==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.909 seconds; current allocated memory: 93.210 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.561 seconds; current allocated memory: 93.168 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.993 seconds; current allocated memory: 93.177 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.978 seconds; current allocated memory: 93.178 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.051 seconds; current allocated memory: 93.178 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.974 seconds; current allocated memory: 93.178 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.729 seconds; current allocated memory: 93.177 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.691 seconds; current allocated memory: 93.177 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.754 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 94.466 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:14:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.005 seconds; current allocated memory: 95.637 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 95.638 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 96.766 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 96.003 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_1' (MA_HLS/ma.cpp:10) in function 'ma' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'memory' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'memory' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 116.312 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 108.406 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_10_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 108.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 108.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'memory_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 109.025 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.781 seconds; current allocated memory: 115.232 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 741.17 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.808 seconds; current allocated memory: 115.423 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.978 seconds; peak allocated memory: 872.754 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.755 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 874.039 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:14:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.73 seconds; current allocated memory: 95.623 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 95.624 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 96.752 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 95.974 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_1' (MA_HLS/ma.cpp:10) in function 'ma' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 116.279 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:9:12)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:11:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 108.431 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_10_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 108.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 108.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 109.221 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 115.919 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.297 seconds; current allocated memory: 116.112 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.538 seconds; peak allocated memory: 874.039 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 874.102 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_1' (MA_HLS/ma.cpp:10:19) in function 'ma' completely with a factor of 15 (MA_HLS/ma.cpp:10:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.719 seconds; current allocated memory: 95.027 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.028 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 95.938 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 95.386 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 115.384 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 106.965 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 107.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 107.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 107.369 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.665 seconds; current allocated memory: 113.548 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.013 seconds; current allocated memory: 113.708 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.274 seconds; peak allocated memory: 874.102 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 874.102 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_1' (MA_HLS/ma.cpp:10:19) in function 'ma' completely with a factor of 15 (MA_HLS/ma.cpp:10:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.714 seconds; current allocated memory: 95.028 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 95.028 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 95.938 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 95.386 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 115.384 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 106.965 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 107.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 107.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 107.370 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.667 seconds; current allocated memory: 113.556 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.999 seconds; current allocated memory: 113.716 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.258 seconds; peak allocated memory: 874.102 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 874.071 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:15:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.731 seconds; current allocated memory: 95.639 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 95.640 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 96.805 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 96.027 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_1' (MA_HLS/ma.cpp:10) in function 'ma' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 116.331 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:9:12)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:12:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 108.452 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_10_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 108.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 108.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 109.241 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.853 seconds; current allocated memory: 115.951 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.281 seconds; current allocated memory: 116.129 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.528 seconds; peak allocated memory: 874.071 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 874.102 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.739 seconds; current allocated memory: 95.653 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.654 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 96.809 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 96.034 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'ma' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_1' (MA_HLS/ma.cpp:10) in function 'ma' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 116.371 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' 
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:9:12)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:12:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 108.584 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_10_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 108.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 109.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 109.480 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.861 seconds; current allocated memory: 116.325 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.362 seconds; current allocated memory: 116.532 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.621 seconds; peak allocated memory: 874.102 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 874.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.741 seconds; current allocated memory: 95.684 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.685 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 96.816 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 96.056 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'ma' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8) in function 'ma' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 116.396 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' 
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:7:12)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:9:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 108.608 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 108.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 109.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 109.489 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.859 seconds; current allocated memory: 116.330 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.349 seconds; current allocated memory: 116.522 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.609 seconds; peak allocated memory: 874.117 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 874.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.765 seconds; current allocated memory: 95.668 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.669 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 96.821 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 96.046 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'ma' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8) in function 'ma' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 116.382 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' 
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:7:12)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:10:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 108.594 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 108.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 109.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 109.475 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 116.332 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.374 seconds; current allocated memory: 116.524 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.607 seconds; peak allocated memory: 874.117 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 874.118 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8:18) in function 'ma' completely with a factor of 15 (MA_HLS/ma.cpp:8:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.713 seconds; current allocated memory: 95.043 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.044 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 95.955 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 95.404 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 115.403 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 106.986 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 107.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 107.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 107.390 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 113.553 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.987 seconds; current allocated memory: 113.713 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.231 seconds; peak allocated memory: 874.118 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 874.118 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.763 seconds; current allocated memory: 95.669 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.669 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 96.822 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.047 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'ma' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8) in function 'ma' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 116.383 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' 
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:7:12)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:10:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 108.595 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 108.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 109.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 109.476 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.855 seconds; current allocated memory: 116.317 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.368 seconds; current allocated memory: 116.525 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.611 seconds; peak allocated memory: 874.118 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 874.118 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.781 seconds; current allocated memory: 95.669 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 95.669 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 96.823 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 96.049 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'ma' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8) in function 'ma' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 116.386 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' 
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:7:12)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:10:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 108.598 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 108.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 109.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 109.479 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.859 seconds; current allocated memory: 116.332 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.393 seconds; current allocated memory: 116.540 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.638 seconds; peak allocated memory: 874.118 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 874.118 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.73 seconds; current allocated memory: 95.669 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.669 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 96.823 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 96.049 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'ma' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8) in function 'ma' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 116.386 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' 
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:7:12)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:10:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 108.598 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 108.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 109.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 109.479 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.852 seconds; current allocated memory: 116.316 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.331 seconds; current allocated memory: 116.524 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.572 seconds; peak allocated memory: 874.118 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS protocol' can only be applied inside compound body: MA_HLS/ma.cpp:4:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 874.088 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.757 seconds; current allocated memory: 95.730 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.731 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 96.869 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 96.095 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'ma' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_1' (MA_HLS/ma.cpp:9) in function 'ma' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 116.448 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' 
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:8:12)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:11:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 108.647 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 108.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 109.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 109.541 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.862 seconds; current allocated memory: 116.357 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.376 seconds; current allocated memory: 116.580 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.621 seconds; peak allocated memory: 874.088 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 874.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.789 seconds; current allocated memory: 95.684 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 95.685 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.840 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 96.067 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'ma' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_1' (MA_HLS/ma.cpp:9) in function 'ma' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 116.406 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' 
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:8:12)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:11:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 108.628 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 108.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 109.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 109.507 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.849 seconds; current allocated memory: 116.254 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.424 seconds; current allocated memory: 116.463 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.689 seconds; peak allocated memory: 874.117 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 874.071 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.758 seconds; current allocated memory: 95.669 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.669 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 96.810 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 96.037 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'ma' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_1' (MA_HLS/ma.cpp:10) in function 'ma' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 116.393 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' 
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:9:12)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:12:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 108.619 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_10_1'
WARNING: [HLS 200-894] User specified latency constraint discarded for region ma since region contains a loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 108.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 109.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 109.502 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.853 seconds; current allocated memory: 116.241 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.391 seconds; current allocated memory: 116.434 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.635 seconds; peak allocated memory: 874.071 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.281 seconds; current allocated memory: 874.102 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.775 seconds; current allocated memory: 95.637 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.638 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 96.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.034 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'ma' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_1' (MA_HLS/ma.cpp:10) in function 'ma' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 116.354 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' 
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:9:12)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:12:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 108.541 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_10_1'
WARNING: [HLS 200-894] User specified latency constraint discarded for region ma since region contains a loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 108.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 108.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 109.268 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 115.847 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 254.13 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.345 seconds; current allocated memory: 116.041 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.586 seconds; peak allocated memory: 874.102 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 93.225 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 483.009 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 872.798 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 872.798 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.672 seconds; current allocated memory: 93.225 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 872.798 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.914 seconds; current allocated memory: 93.210 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.903 seconds; current allocated memory: 93.210 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.211 seconds; current allocated memory: 93.210 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 483.009 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 872.798 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 483.009 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 874.071 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:20)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:13:14)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:15:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.74 seconds; current allocated memory: 95.687 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.687 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 96.818 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.061 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (MA_HLS/ma.cpp:11) in function 'ma' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'memory' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'memory' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 116.369 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 108.505 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
WARNING: [HLS 200-894] User specified latency constraint discarded for region ma since region contains a loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 108.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 109.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 109.306 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.791 seconds; current allocated memory: 115.631 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 196.87 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.303 seconds; current allocated memory: 115.825 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.54 seconds; peak allocated memory: 874.071 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.299 seconds; current allocated memory: 874.071 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:20)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:13:14)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:15:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.745 seconds; current allocated memory: 95.687 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 95.688 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.807 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 96.059 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (MA_HLS/ma.cpp:11) in function 'ma' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'memory' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'memory' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 116.388 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 108.525 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
WARNING: [HLS 200-894] User specified latency constraint discarded for region ma since region contains a loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 108.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 109.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 109.349 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.781 seconds; current allocated memory: 115.699 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 196.87 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.301 seconds; current allocated memory: 115.906 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.542 seconds; peak allocated memory: 874.071 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: MA_HLS/ma.cpp:13:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file MA_HLS/ma.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 874.136 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:20)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:13:14)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:13:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:15:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.798 seconds; current allocated memory: 95.689 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.690 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.817 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 96.075 MB.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_11_1 (MA_HLS/ma.cpp:11)  of function 'ma'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_11_1 at MA_HLS/ma.cpp:11 in function 'ma': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [HLS 200-988] Store statement on variable  'memory' in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_11_1' (MA_HLS/ma.cpp:11:12)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_11_1' (MA_HLS/ma.cpp:11:12), detected/extracted 1 process function(s): 
	 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 116.365 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:15:12)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:13:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 127.499 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 127.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 127.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 127.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 127.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-894] User specified latency constraint discarded for region ma since region contains a loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 128.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 128.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 128.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 128.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 129.242 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.916 seconds; current allocated memory: 135.909 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.758 seconds; current allocated memory: 136.054 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.024 seconds; peak allocated memory: 874.136 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 483.009 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 874.102 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (MA_HLS/ma.cpp:13:19) in function 'ma' completely with a factor of 5 (MA_HLS/ma.cpp:13:19)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:20)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:15:14)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:15:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:15:14)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:15:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:15:14)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:15:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:15:14)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:15:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.792 seconds; current allocated memory: 95.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 95.759 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 96.677 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-62] warning: out of bound array access on variable 'memory'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 96.097 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 116.126 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:12:12)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:15:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 107.887 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 108.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 108.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 108.590 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 115.166 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 169.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.328 seconds; current allocated memory: 115.332 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.543 seconds; peak allocated memory: 874.102 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: MA_HLS/ma.cpp:16:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file MA_HLS/ma.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 874.135 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:20)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:16:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:16:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.738 seconds; current allocated memory: 95.689 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.690 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.838 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 96.079 MB.
ERROR: [XFORM 203-313] Found conflicting loop unroll and dataflow directives, seeloop 'VITIS_LOOP_13_1' in 'ma' function MA_HLS/ma.cpp line 16, 16
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.194 seconds; current allocated memory: 98.160 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.438 seconds; peak allocated memory: 874.135 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: MA_HLS/ma.cpp:15:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file MA_HLS/ma.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 874.135 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:20)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:15:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:15:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.735 seconds; current allocated memory: 95.689 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.690 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.074 MB.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_13_1 (MA_HLS/ma.cpp:15)  of function 'ma'.
INFO: [HLS 200-988] Store statement on variable  'memory' in a dataflow region ( 'dataflow_in_loop_VITIS_LOOP_13_1' (MA_HLS/ma.cpp:13:14)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_13_1' (MA_HLS/ma.cpp:15:14), detected/extracted 1 process function(s): 
	 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 116.380 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:12:12)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:15:14)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_13_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 137.188 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 137.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 137.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 137.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 137.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 137.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 137.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region ma since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 137.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 137.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 138.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 138.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 138.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 139.426 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.946 seconds; current allocated memory: 146.004 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.871 seconds; current allocated memory: 146.224 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.122 seconds; peak allocated memory: 874.135 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 874.071 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:20)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:15:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.788 seconds; current allocated memory: 95.687 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.687 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 96.060 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (MA_HLS/ma.cpp:13) in function 'ma' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 116.384 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:12:12)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:15:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 108.606 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
WARNING: [HLS 200-894] User specified latency constraint discarded for region ma since region contains a loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 108.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 109.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 109.431 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.849 seconds; current allocated memory: 116.067 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.369 seconds; current allocated memory: 116.247 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.617 seconds; peak allocated memory: 874.071 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 874.071 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:20)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:15:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.778 seconds; current allocated memory: 95.687 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.688 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.060 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (MA_HLS/ma.cpp:13) in function 'ma' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 116.384 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:12:12)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:15:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 108.606 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
WARNING: [HLS 200-894] User specified latency constraint discarded for region ma since region contains a loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 108.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 109.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 109.430 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.866 seconds; current allocated memory: 116.066 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.382 seconds; current allocated memory: 116.246 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.62 seconds; peak allocated memory: 874.071 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 874.102 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:20)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:13:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:16:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.832 seconds; current allocated memory: 95.671 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.672 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 96.821 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 96.046 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ma' (MA_HLS/ma.cpp:3).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_14_1' (MA_HLS/ma.cpp:14) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_14_1' (MA_HLS/ma.cpp:14) in function 'ma' completely with a factor of 5.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 116.089 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:13:12)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:16:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 107.872 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ma'.
WARNING: [HLS 200-880] The II Violation in module 'ma' (function 'ma'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('0_write_ln16', MA_HLS/ma.cpp:16) of variable 'memory_load_1', MA_HLS/ma.cpp:16 on array 'memory' and 'load' operation ('memory_load', MA_HLS/ma.cpp:10) on array 'memory'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('memory_load_2', MA_HLS/ma.cpp:16) on array 'memory' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'memory'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'ma': unable to pipeline.
INFO: [SCHED 204-61] Pipelining function 'ma'.
WARNING: [HLS 200-880] The II Violation in module 'ma' (function 'ma'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('0_write_ln16', MA_HLS/ma.cpp:16) of variable 'memory_load_1', MA_HLS/ma.cpp:16 on array 'memory' and 'load' operation ('memory_load', MA_HLS/ma.cpp:10) on array 'memory'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('memory_load_2', MA_HLS/ma.cpp:16) on array 'memory' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'memory'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'ma': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 108.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 108.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 108.605 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.826 seconds; current allocated memory: 115.151 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 169.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.47 seconds; current allocated memory: 115.315 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.736 seconds; peak allocated memory: 874.102 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 874.071 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:20)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:13:13)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:16:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.785 seconds; current allocated memory: 95.687 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 95.687 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.821 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 96.061 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ma' (MA_HLS/ma.cpp:3).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_14_1' (MA_HLS/ma.cpp:14) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_14_1' (MA_HLS/ma.cpp:14) in function 'ma' completely with a factor of 17.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 116.138 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:13:13)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:16:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 108.054 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ma'.
WARNING: [HLS 200-880] The II Violation in module 'ma' (function 'ma'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('0_write_ln16', MA_HLS/ma.cpp:16) of variable 'memory_load_1', MA_HLS/ma.cpp:16 on array 'memory' and 'load' operation ('memory_load', MA_HLS/ma.cpp:10) on array 'memory'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('memory_load_2', MA_HLS/ma.cpp:16) on array 'memory' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'memory'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'ma': unable to pipeline.
INFO: [SCHED 204-61] Pipelining function 'ma'.
WARNING: [HLS 200-880] The II Violation in module 'ma' (function 'ma'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('0_write_ln16', MA_HLS/ma.cpp:16) of variable 'memory_load_1', MA_HLS/ma.cpp:16 on array 'memory' and 'load' operation ('memory_load', MA_HLS/ma.cpp:10) on array 'memory'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('memory_load_2', MA_HLS/ma.cpp:16) on array 'memory' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'memory'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'ma': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 108.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 108.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 109.091 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 116.017 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 169.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.771 seconds; current allocated memory: 116.181 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.034 seconds; peak allocated memory: 874.071 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 874.102 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:8:20)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:13)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:14:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.778 seconds; current allocated memory: 95.656 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.657 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.804 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.059 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (MA_HLS/ma.cpp:12) in function 'ma' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 116.382 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:14:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 108.614 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 108.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 109.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 109.420 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.858 seconds; current allocated memory: 116.071 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.386 seconds; current allocated memory: 116.251 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.633 seconds; peak allocated memory: 874.102 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 874.102 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:14:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.754 seconds; current allocated memory: 95.622 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.623 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 96.756 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 96.016 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'ma' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (MA_HLS/ma.cpp:12) in function 'ma' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 116.335 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' 
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:14:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 108.588 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 108.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 109.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 109.550 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 116.353 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.431 seconds; current allocated memory: 116.545 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.697 seconds; peak allocated memory: 874.102 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 93.226 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 93.225 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 93.210 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.951 seconds; current allocated memory: 93.210 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 872.798 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 873.001 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'line_buffer(int)' into 'ma(int)' (MA_HLS/ma.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.722 seconds; current allocated memory: 95.701 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 95.702 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 96.634 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 96.045 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 116.087 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 107.805 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 108.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 108.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 108.468 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.751 seconds; current allocated memory: 114.503 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 169.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.136 seconds; current allocated memory: 114.681 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.364 seconds; peak allocated memory: 873.001 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 873.002 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'line_buffer(int)' into 'ma(int)' (MA_HLS/ma.cpp:22:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.769 seconds; current allocated memory: 95.701 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 95.702 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 96.635 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 96.045 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 116.088 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 107.806 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 108.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 108.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 108.469 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 114.499 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 169.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.178 seconds; current allocated memory: 114.677 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.425 seconds; peak allocated memory: 873.002 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 874.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'line_buffer(int)' into 'ma(int)' (MA_HLS/ma.cpp:15:0)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:7:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.806 seconds; current allocated memory: 95.687 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.688 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.830 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.056 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8) in function 'ma' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 116.390 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:7:12)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:9:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 108.592 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 108.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 109.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 109.408 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.866 seconds; current allocated memory: 116.039 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.419 seconds; current allocated memory: 116.234 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.673 seconds; peak allocated memory: 874.117 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 874.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'line_buffer(int)' into 'ma(int)' (MA_HLS/ma.cpp:16:0)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:7:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.751 seconds; current allocated memory: 95.687 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.688 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.849 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 96.063 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8) in function 'ma' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 116.395 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:7:12)
INFO: [HLS 200-472] Inferring partial write operation for 'memory' (MA_HLS/ma.cpp:10:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 108.597 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 108.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 109.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 109.414 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_memory_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.868 seconds; current allocated memory: 116.048 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.356 seconds; current allocated memory: 116.244 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.59 seconds; peak allocated memory: 874.117 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 874.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'line_buffer(int)' into 'ma(int)' (MA_HLS/ma.cpp:17:0)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:8:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:13:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.786 seconds; current allocated memory: 95.687 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 95.688 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 96.851 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.069 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_1' (MA_HLS/ma.cpp:9) in function 'ma' automatically.
INFO: [XFORM 203-101] Partitioning array 'memory'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 116.423 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 108.671 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 109.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 109.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 109.482 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 115.814 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 169.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.331 seconds; current allocated memory: 116.023 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.581 seconds; peak allocated memory: 874.117 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 874.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (MA_HLS/ma.cpp:9:18) in function 'line_buffer' completely with a factor of 4 (MA_HLS/ma.cpp:9:18)
INFO: [HLS 214-178] Inlining function 'line_buffer(int)' into 'ma(int)' (MA_HLS/ma.cpp:17:0)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:8:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:14)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:14)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:14)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.811 seconds; current allocated memory: 95.726 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.727 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 96.675 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.089 MB.
INFO: [XFORM 203-101] Partitioning array 'memory'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 116.115 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 107.842 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 108.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 108.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 108.406 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.737 seconds; current allocated memory: 114.526 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 169.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.234 seconds; current allocated memory: 114.662 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.467 seconds; peak allocated memory: 874.117 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'FILTER_DEPTH': C:\Users\bojan\Desktop\git_personal\MA_HLS\ma.cpp:10
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 874.080 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.474 seconds; peak allocated memory: 873.759 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 874.118 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (MA_HLS/ma.cpp:9:18) in function 'line_buffer' completely with a factor of 4 (MA_HLS/ma.cpp:9:18)
INFO: [HLS 214-178] Inlining function 'line_buffer(int)' into 'ma(int)' (MA_HLS/ma.cpp:17:0)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:8:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:14)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:14)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:14)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.856 seconds; current allocated memory: 95.727 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.728 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 96.675 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 96.089 MB.
INFO: [XFORM 203-101] Partitioning array 'memory'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 116.115 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 107.842 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 108.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 108.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 108.407 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 114.518 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 169.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.282 seconds; current allocated memory: 114.654 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.504 seconds; peak allocated memory: 874.118 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 874.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (MA_HLS/ma.cpp:9:18) in function 'line_buffer' completely with a factor of 4 (MA_HLS/ma.cpp:9:18)
INFO: [HLS 214-178] Inlining function 'line_buffer(int)' into 'ma(int)' (MA_HLS/ma.cpp:17:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.782 seconds; current allocated memory: 95.640 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 95.640 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 96.586 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 96.012 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 116.050 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 107.762 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 108.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 108.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 108.395 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.732 seconds; current allocated memory: 114.506 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 169.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.183 seconds; current allocated memory: 114.626 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.417 seconds; peak allocated memory: 874.117 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 872.831 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.171 seconds; current allocated memory: 93.210 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 872.798 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.283 seconds; current allocated memory: 93.210 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 93.217 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 483.009 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 872.798 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 874.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8:18) in function 'line_buffer' completely with a factor of 5 (MA_HLS/ma.cpp:8:18)
INFO: [HLS 214-178] Inlining function 'line_buffer(int)' into 'ma(int)' (MA_HLS/ma.cpp:16:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.797 seconds; current allocated memory: 95.640 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.641 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 96.589 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 96.015 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 116.058 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 107.774 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 108.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 108.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 108.406 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 114.542 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 169.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.228 seconds; current allocated memory: 114.720 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.463 seconds; peak allocated memory: 874.117 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port -rtl vhdl 
ERROR: [COSIM 212-345] Cosim only supports the following 'ap_ctrl_none' designs: (1) combinational designs; (2) pipelined design with II of 1; (3) designs with array streaming or hls_stream or AXI4 stream ports.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 874.687 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 874.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8:18) in function 'line_buffer' completely with a factor of 5 (MA_HLS/ma.cpp:8:18)
INFO: [HLS 214-178] Inlining function 'line_buffer(int)' into 'ma(int)' (MA_HLS/ma.cpp:16:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.763 seconds; current allocated memory: 95.670 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.671 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 96.617 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 96.043 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 116.099 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 107.761 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 108.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 108.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'memory_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 108.456 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.754 seconds; current allocated memory: 114.643 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 169.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.207 seconds; current allocated memory: 114.837 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.473 seconds; peak allocated memory: 874.055 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port -rtl vhdl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.679 seconds; current allocated memory: 97.999 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 93.213 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 874.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8:18) in function 'line_buffer' completely with a factor of 5 (MA_HLS/ma.cpp:8:18)
INFO: [HLS 214-178] Inlining function 'line_buffer(int)' into 'ma(int)' (MA_HLS/ma.cpp:16:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.755 seconds; current allocated memory: 95.670 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 95.671 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 96.618 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 96.046 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 116.103 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 107.766 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 108.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 108.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'memory_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 108.461 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 114.632 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 169.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.198 seconds; current allocated memory: 114.826 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.456 seconds; peak allocated memory: 874.055 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 93.259 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.792 seconds; current allocated memory: 93.275 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.785 seconds; current allocated memory: 93.275 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 93.259 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.564 seconds; current allocated memory: 93.210 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.782 seconds; current allocated memory: 93.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.826 seconds; current allocated memory: 93.210 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.937 seconds; current allocated memory: 94.499 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<18, 12, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 12, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<18, 12, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:5:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<18, 12, true>::minus ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 13, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<18, 12, true>::minus ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<18, 12, true>::minus ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<19, 13, true>::plus ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 14, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<20, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<19, 13, true>::plus ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<19, 13, true>::plus ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<20, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<19, 13, true>::plus ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<20, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 13, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<18, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 12, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 12, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<18, 12, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:18:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 12, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<18, 12, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<18, 12, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<18, 12, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<18, 12, true>::minus ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<18, 12, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<18, 12, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8:18) in function 'line_buffer' completely with a factor of 5 (MA_HLS/ma.cpp:8:18)
INFO: [HLS 214-178] Inlining function 'line_buffer(ap_fixed<18, 12, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'ma(ap_fixed<18, 12, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:16:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_fixeds.i18' into 'ma(ap_fixed<18, 12, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:10:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i18.s_struct.ap_fixeds' into 'ma(ap_fixed<18, 12, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:22:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.017 seconds; current allocated memory: 95.334 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 95.335 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 100.990 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 108.528 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 136.064 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 132.391 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 132.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 132.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'memory_1_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_2_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_3_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_4_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 132.958 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.765 seconds; current allocated memory: 139.724 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 190.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.298 seconds; current allocated memory: 139.885 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.535 seconds; peak allocated memory: 872.756 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 872.798 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.904 seconds; current allocated memory: 94.499 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:5:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:18:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8:18) in function 'line_buffer' completely with a factor of 5 (MA_HLS/ma.cpp:8:18)
INFO: [HLS 214-178] Inlining function 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:16:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_fixeds.i13' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:10:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:22:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.018 seconds; current allocated memory: 95.365 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 95.365 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 102.360 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 111.563 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 142.030 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 138.338 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 138.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 138.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'memory_1_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_2_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_3_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_4_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 138.889 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 145.612 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 199.96 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.288 seconds; current allocated memory: 145.773 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.576 seconds; peak allocated memory: 872.756 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.114 seconds; current allocated memory: 93.259 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.27 seconds; current allocated memory: 93.259 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.407 seconds; current allocated memory: 93.259 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.33 seconds; current allocated memory: 93.259 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.425 seconds; current allocated memory: 93.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -argv -DFILTER_DEPTH=4 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 872.833 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -argv FILTER_DEPTH=4 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 872.833 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.758 seconds; current allocated memory: 93.240 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.772 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.9 seconds; current allocated memory: 94.561 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:4:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:16:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:19:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:19:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_7_1' (MA_HLS/ma.cpp:7:18) in function 'line_buffer' completely with a factor of 5 (MA_HLS/ma.cpp:7:18)
INFO: [HLS 214-178] Inlining function 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:14:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_fixeds.i13' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:9:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.102 seconds; current allocated memory: 95.288 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 95.289 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 102.284 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 111.487 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 141.953 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 138.291 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 138.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 138.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'memory_1_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_2_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_3_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_4_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 138.843 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.754 seconds; current allocated memory: 145.620 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 199.96 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.356 seconds; current allocated memory: 145.735 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.6 seconds; peak allocated memory: 872.772 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.771 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.916 seconds; current allocated memory: 94.561 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:4:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:16:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:19:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:19:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_7_1' (MA_HLS/ma.cpp:7:18) in function 'line_buffer' completely with a factor of 65 (MA_HLS/ma.cpp:7:18)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:6:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.89 seconds; current allocated memory: 95.955 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.956 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 103.033 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 112.291 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 142.995 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory.V' (MA_HLS/ma.cpp:6:16)
INFO: [HLS 200-472] Inferring partial write operation for 'memory.V' (MA_HLS/ma.cpp:9:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 149.624 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'line_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 150.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 150.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 150.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 150.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'line_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'line_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 151.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 154.059 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_line_buffer_memory_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.892 seconds; current allocated memory: 160.655 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 199.96 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.207 seconds; current allocated memory: 160.767 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.482 seconds; peak allocated memory: 872.771 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.772 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.943 seconds; current allocated memory: 94.561 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:4:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:16:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:19:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:19:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_7_1' (MA_HLS/ma.cpp:7:18) in function 'line_buffer' completely with a factor of 17 (MA_HLS/ma.cpp:7:18)
INFO: [HLS 214-178] Inlining function 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:6:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_fixeds.i13' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:6:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.376 seconds; current allocated memory: 95.467 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.468 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 102.465 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 111.671 MB.
INFO: [XFORM 203-102] Partitioning array 'memory.V' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 142.178 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 138.631 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 138.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 139.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 139.399 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.797 seconds; current allocated memory: 146.221 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 199.96 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.82 seconds; current allocated memory: 146.366 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.08 seconds; peak allocated memory: 872.772 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.772 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.904 seconds; current allocated memory: 94.561 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:4:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:16:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:19:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:19:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_7_1' (MA_HLS/ma.cpp:7:18) in function 'line_buffer' completely with a factor of 33 (MA_HLS/ma.cpp:7:18)
INFO: [HLS 214-178] Inlining function 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:6:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_fixeds.i13' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:6:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.464 seconds; current allocated memory: 95.650 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.651 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 102.684 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 111.892 MB.
INFO: [XFORM 203-102] Partitioning array 'memory.V' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 142.435 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 139.042 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 139.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 139.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 140.069 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 147.075 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 199.96 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.983 seconds; current allocated memory: 147.206 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.252 seconds; peak allocated memory: 872.772 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.772 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.874 seconds; current allocated memory: 94.561 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:4:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:16:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:19:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:19:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_7_1' (MA_HLS/ma.cpp:7:18) in function 'line_buffer' completely with a factor of 65 (MA_HLS/ma.cpp:7:18)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:6:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.912 seconds; current allocated memory: 95.955 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.956 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 103.033 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 112.292 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 142.996 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory.V' (MA_HLS/ma.cpp:6:16)
INFO: [HLS 200-472] Inferring partial write operation for 'memory.V' (MA_HLS/ma.cpp:9:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 149.624 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'line_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 150.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 150.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 150.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 150.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'line_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'line_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 151.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 154.059 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_line_buffer_memory_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.879 seconds; current allocated memory: 160.647 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 199.96 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.196 seconds; current allocated memory: 160.760 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.499 seconds; peak allocated memory: 872.772 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.772 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.896 seconds; current allocated memory: 94.561 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:5:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:17:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8:18) in function 'line_buffer' completely with a factor of 65 (MA_HLS/ma.cpp:8:18)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:7:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.891 seconds; current allocated memory: 95.955 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.956 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 103.034 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 112.294 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 142.999 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory.V' (MA_HLS/ma.cpp:7:16)
INFO: [HLS 200-472] Inferring partial write operation for 'memory.V' (MA_HLS/ma.cpp:10:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 149.643 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'line_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 150.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 150.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 150.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 150.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'line_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'line_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 152.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 154.100 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_line_buffer_memory_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.882 seconds; current allocated memory: 160.762 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 199.96 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.192 seconds; current allocated memory: 160.816 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.466 seconds; peak allocated memory: 872.772 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.772 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.877 seconds; current allocated memory: 94.561 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:5:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:17:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8:18) in function 'line_buffer' completely with a factor of 49 (MA_HLS/ma.cpp:8:18)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:7:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.626 seconds; current allocated memory: 95.810 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.811 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 102.868 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 112.105 MB.
INFO: [XFORM 203-102] Partitioning array 'memory.V' automatically.
INFO: [XFORM 203-602] Inlining function 'line_buffer' into 'ma' (MA_HLS/ma.cpp:19) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 142.736 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 139.572 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1148) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 140.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 140.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_15ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 140.945 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.944 seconds; current allocated memory: 148.649 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 198.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.426 seconds; current allocated memory: 148.825 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.704 seconds; peak allocated memory: 872.772 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.772 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.893 seconds; current allocated memory: 94.561 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:5:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:18:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (MA_HLS/ma.cpp:9:18) in function 'line_buffer' completely with a factor of 49 (MA_HLS/ma.cpp:9:18)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:8:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:22:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.675 seconds; current allocated memory: 95.809 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.810 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 102.869 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 112.107 MB.
INFO: [XFORM 203-101] Partitioning array 'memory.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'line_buffer' into 'ma' (MA_HLS/ma.cpp:20) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 142.762 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 139.599 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1148) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 140.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 140.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_15ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 140.972 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.933 seconds; current allocated memory: 148.663 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 198.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.482 seconds; current allocated memory: 148.840 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.764 seconds; peak allocated memory: 872.772 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 872.772 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
WARNING: [HLS 207-5498] the 'dim' option to 'Stream' pragma is not supported and will be ignored: MA_HLS/ma.cpp:6:41
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.917 seconds; current allocated memory: 94.532 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:5:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:18:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (MA_HLS/ma.cpp:9:18) in function 'line_buffer' completely with a factor of 49 (MA_HLS/ma.cpp:9:18)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:8:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port '_ZZ11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEE6memory' (MA_HLS/ma.cpp:5:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>) (.1)' (MA_HLS/ma.cpp:8:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:22:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.654 seconds; current allocated memory: 95.876 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.877 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 103.208 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 112.276 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.229 seconds; current allocated memory: 143.311 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.665 seconds; current allocated memory: 151.280 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'line_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 151.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 152.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1148) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 152.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 152.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'line_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_line_buffer_ap_fixed_13_8_0_3_0_memory' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'line_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 153.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_15ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 156.307 MB.
INFO: [RTMG 210-285] Implementing FIFO 'memory_U(ma_fifo_w16_d50_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.937 seconds; current allocated memory: 163.220 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 148.50 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 10.749 seconds; current allocated memory: 163.288 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.038 seconds; peak allocated memory: 872.772 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 872.771 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.882 seconds; current allocated memory: 94.561 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:17:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8:18) in function 'line_buffer' completely with a factor of 49 (MA_HLS/ma.cpp:8:18)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:7:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.68 seconds; current allocated memory: 95.787 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 95.788 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 102.796 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 112.049 MB.
INFO: [XFORM 203-102] Partitioning array 'memory.V' automatically.
INFO: [XFORM 203-602] Inlining function 'line_buffer' into 'ma' (MA_HLS/ma.cpp:19) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 142.670 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 139.520 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1148) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 139.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 140.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_15ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 140.893 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.941 seconds; current allocated memory: 148.645 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 198.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.489 seconds; current allocated memory: 148.790 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.788 seconds; peak allocated memory: 872.771 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.772 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.898 seconds; current allocated memory: 94.561 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:5:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:17:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8:18) in function 'line_buffer' completely with a factor of 49 (MA_HLS/ma.cpp:8:18)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:7:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.66 seconds; current allocated memory: 95.809 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.810 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 102.867 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 112.104 MB.
INFO: [XFORM 203-102] Partitioning array 'memory.V' automatically.
INFO: [XFORM 203-602] Inlining function 'line_buffer' into 'ma' (MA_HLS/ma.cpp:19) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 142.735 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 139.572 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1148) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 140.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 140.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_15ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 140.945 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.929 seconds; current allocated memory: 148.656 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 198.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.465 seconds; current allocated memory: 148.833 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.753 seconds; peak allocated memory: 872.772 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.772 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.892 seconds; current allocated memory: 94.561 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:5:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:17:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8:18) in function 'line_buffer' completely with a factor of 33 (MA_HLS/ma.cpp:8:18)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:7:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.469 seconds; current allocated memory: 95.596 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.596 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 102.615 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 111.857 MB.
INFO: [XFORM 203-102] Partitioning array 'memory.V' automatically.
INFO: [XFORM 203-602] Inlining function 'line_buffer' into 'ma' (MA_HLS/ma.cpp:19) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 142.416 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 139.043 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 139.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 139.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 140.071 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.819 seconds; current allocated memory: 147.183 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 199.96 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.001 seconds; current allocated memory: 147.343 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.292 seconds; peak allocated memory: 872.772 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.771 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.959 seconds; current allocated memory: 94.561 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:5:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:17:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:20:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8:18) in function 'line_buffer' completely with a factor of 33 (MA_HLS/ma.cpp:8:18)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:7:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:21:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.476 seconds; current allocated memory: 95.595 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.596 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 102.616 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 111.859 MB.
INFO: [XFORM 203-102] Partitioning array 'memory.V' automatically.
INFO: [XFORM 203-602] Inlining function 'line_buffer' into 'ma' (MA_HLS/ma.cpp:19) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 142.420 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 139.058 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 139.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 139.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 140.080 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 147.074 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 199.96 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.077 seconds; current allocated memory: 147.234 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.391 seconds; peak allocated memory: 872.771 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.75 seconds; current allocated memory: 93.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.437 seconds; current allocated memory: 93.226 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.772 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.867 seconds; current allocated memory: 94.561 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:16:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:25:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:28:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:28:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (MA_HLS/ma.cpp:9:18) in function 'line_buffer' completely with a factor of 5 (MA_HLS/ma.cpp:9:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.043 seconds; current allocated memory: 95.974 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 95.975 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 102.952 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'line_buffer' into 'ma' (MA_HLS/ma.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 112.195 MB.
INFO: [XFORM 203-602] Inlining function 'line_buffer' into 'ma' (MA_HLS/ma.cpp:27) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 142.740 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 139.264 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 139.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 139.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 139.873 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.752 seconds; current allocated memory: 146.080 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 150.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.3 seconds; current allocated memory: 146.199 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.538 seconds; peak allocated memory: 872.772 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.772 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.888 seconds; current allocated memory: 94.561 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:16:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:25:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:28:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:28:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (MA_HLS/ma.cpp:9:18) in function 'line_buffer' completely with a factor of 33 (MA_HLS/ma.cpp:9:18)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:8:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.413 seconds; current allocated memory: 96.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 96.337 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 103.308 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 112.578 MB.
INFO: [XFORM 203-102] Partitioning array 'memory.V' automatically.
INFO: [XFORM 203-602] Inlining function 'line_buffer' into 'ma' (MA_HLS/ma.cpp:27) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 143.230 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 140.009 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 140.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 140.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 141.059 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.828 seconds; current allocated memory: 147.560 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 151.53 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.973 seconds; current allocated memory: 147.769 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.221 seconds; peak allocated memory: 872.772 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.772 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.895 seconds; current allocated memory: 94.561 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:16:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:25:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:28:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:28:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (MA_HLS/ma.cpp:9:18) in function 'line_buffer' completely with a factor of 65 (MA_HLS/ma.cpp:9:18)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:8:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:19:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.869 seconds; current allocated memory: 96.645 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 96.645 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 103.679 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 112.962 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 143.722 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'memory.V' (MA_HLS/ma.cpp:8:16)
INFO: [HLS 200-472] Inferring partial write operation for 'memory.V' (MA_HLS/ma.cpp:11:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 150.489 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'line_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 151.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 151.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 151.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 151.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'line_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'line_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 152.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 155.108 MB.
INFO: [RTMG 210-278] Implementing memory 'ma_line_buffer_memory_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.882 seconds; current allocated memory: 161.085 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 151.72 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.23 seconds; current allocated memory: 161.155 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.54 seconds; peak allocated memory: 872.772 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.771 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.868 seconds; current allocated memory: 94.561 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:16:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:25:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:28:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:28:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (MA_HLS/ma.cpp:9:18) in function 'line_buffer' completely with a factor of 33 (MA_HLS/ma.cpp:9:18)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:8:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.419 seconds; current allocated memory: 96.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 96.337 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 103.308 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 112.578 MB.
INFO: [XFORM 203-102] Partitioning array 'memory.V' automatically.
INFO: [XFORM 203-602] Inlining function 'line_buffer' into 'ma' (MA_HLS/ma.cpp:27) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 143.230 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 140.009 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 140.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 140.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 141.059 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.824 seconds; current allocated memory: 147.564 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 151.53 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.959 seconds; current allocated memory: 147.772 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.231 seconds; peak allocated memory: 872.771 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.771 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.872 seconds; current allocated memory: 94.530 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:17:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:26:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:30:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:30:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_1' (MA_HLS/ma.cpp:10:19) in function 'line_buffer' completely with a factor of 33 (MA_HLS/ma.cpp:10:19)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:30:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.428 seconds; current allocated memory: 96.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 96.337 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 103.308 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 112.579 MB.
INFO: [XFORM 203-102] Partitioning array 'memory.V' automatically.
INFO: [XFORM 203-602] Inlining function 'line_buffer' into 'ma' (MA_HLS/ma.cpp:28) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 143.248 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 140.034 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 140.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 140.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 141.090 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.821 seconds; current allocated memory: 147.598 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 151.53 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.967 seconds; current allocated memory: 147.806 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.229 seconds; peak allocated memory: 872.771 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.772 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.899 seconds; current allocated memory: 94.530 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:731:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:6:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:17:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator++(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:15:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:26:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:30:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:30:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_1' (MA_HLS/ma.cpp:10:19) in function 'line_buffer' completely with a factor of 33 (MA_HLS/ma.cpp:10:19)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:30:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.515 seconds; current allocated memory: 96.532 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 96.533 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 105.174 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 117.173 MB.
INFO: [XFORM 203-102] Partitioning array 'memory.V' automatically.
INFO: [XFORM 203-602] Inlining function 'line_buffer' into 'ma' (MA_HLS/ma.cpp:28) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 150.710 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 148.887 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 149.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 149.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 149.943 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.819 seconds; current allocated memory: 156.264 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 158.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.14 seconds; current allocated memory: 156.472 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.41 seconds; peak allocated memory: 872.772 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.772 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.898 seconds; current allocated memory: 94.530 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:731:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:6:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:17:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator++(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:15:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:27:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:31:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:30:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:30:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_1' (MA_HLS/ma.cpp:10:19) in function 'line_buffer' completely with a factor of 33 (MA_HLS/ma.cpp:10:19)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:31:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.542 seconds; current allocated memory: 96.532 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 96.533 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 105.174 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 117.175 MB.
INFO: [XFORM 203-102] Partitioning array 'memory.V' automatically.
INFO: [XFORM 203-602] Inlining function 'line_buffer' into 'ma' (MA_HLS/ma.cpp:29) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 150.712 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 148.902 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'ma'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 149.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 149.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 150.003 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.822 seconds; current allocated memory: 156.312 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 158.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.186 seconds; current allocated memory: 156.490 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.459 seconds; peak allocated memory: 872.772 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.772 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.941 seconds; current allocated memory: 94.530 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:731:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:6:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:17:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator++(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:15:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<15, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<15, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:27:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:31:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:30:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:30:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_1' (MA_HLS/ma.cpp:10:19) in function 'line_buffer' completely with a factor of 33 (MA_HLS/ma.cpp:10:19)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:31:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.504 seconds; current allocated memory: 96.532 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.533 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 105.173 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 117.173 MB.
INFO: [XFORM 203-102] Partitioning array 'memory.V' automatically.
INFO: [XFORM 203-602] Inlining function 'line_buffer' into 'ma' (MA_HLS/ma.cpp:29) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 150.708 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 148.880 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'ma'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 149.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 149.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 149.986 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.847 seconds; current allocated memory: 156.348 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 158.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.201 seconds; current allocated memory: 156.541 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.469 seconds; peak allocated memory: 872.772 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port -rtl vhdl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.232 seconds; current allocated memory: 96.032 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.75 seconds; current allocated memory: 93.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.731 seconds; current allocated memory: 93.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.734 seconds; current allocated memory: 93.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.212 seconds; current allocated memory: 93.210 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.225 seconds; current allocated memory: 93.210 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.116 seconds; current allocated memory: 93.259 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.594 seconds; current allocated memory: 93.210 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.245 seconds; current allocated memory: 93.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.218 seconds; current allocated memory: 93.210 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
ERROR: [HLS 207-2607] non-type template argument is not a constant expression: MA_HLS/ma.hpp:19:30
INFO: [HLS 207-65] subexpression not valid in a constant expression: C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:1554:14
INFO: [HLS 207-1657] in call to 'log2(32)': MA_HLS/ma.hpp:19:51
ERROR: [HLS 207-3796] unknown type name 'hls_acc_int': MA_HLS/ma.cpp:27:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.84 seconds; current allocated memory: 94.514 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.07 seconds; peak allocated memory: 872.756 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.2 seconds; current allocated memory: 93.226 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.061 seconds; current allocated memory: 94.499 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<26, 13, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:731:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:6:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:17:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator++(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:15:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<27, 14, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<27, 14, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:719:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<26, 13, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:27:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:31:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:30:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:30:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_1' (MA_HLS/ma.cpp:10:19) in function 'line_buffer' completely with a factor of 33 (MA_HLS/ma.cpp:10:19)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:31:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.585 seconds; current allocated memory: 96.615 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 96.616 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 105.801 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 118.787 MB.
INFO: [XFORM 203-102] Partitioning array 'memory.V' automatically.
INFO: [XFORM 203-602] Inlining function 'line_buffer' into 'ma' (MA_HLS/ma.cpp:29) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 153.362 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 151.997 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'ma'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 152.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 152.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 153.134 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.855 seconds; current allocated memory: 159.531 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 138.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.443 seconds; current allocated memory: 159.725 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.67 seconds; peak allocated memory: 872.756 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port -rtl vhdl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 22.754 seconds; current allocated memory: 97.997 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.755 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
ERROR: [HLS 214-123] expected unqualified-id: C:\Users\bojan\Desktop\git_personal\MA_HLS\ma.hpp:9
ERROR: [HLS 214-124] use of undeclared identifier 'hls_int': C:\Users\bojan\Desktop\git_personal\MA_HLS\ma.cpp:3
ERROR: [HLS 214-123] expected unqualified-id: C:\Users\bojan\Desktop\git_personal\MA_HLS\ma.cpp:3
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: C:\Users\bojan\Desktop\git_personal\MA_HLS\ma.cpp:4
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: C:\Users\bojan\Desktop\git_personal\MA_HLS\ma.cpp:7
ERROR: [HLS 214-124] use of undeclared identifier 'sample': C:\Users\bojan\Desktop\git_personal\MA_HLS\ma.cpp:9
ERROR: [HLS 214-123] expected unqualified-id: C:\Users\bojan\Desktop\git_personal\MA_HLS\ma.cpp:10
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: C:\Users\bojan\Desktop\git_personal\MA_HLS\ma.cpp:11
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\bojan\Desktop\git_personal\MA_HLS\ma.cpp:12
ERROR: [HLS 214-124] use of undeclared identifier 'i': C:\Users\bojan\Desktop\git_personal\MA_HLS\ma.cpp:12
ERROR: [HLS 214-123] expected unqualified-id: C:\Users\bojan\Desktop\git_personal\MA_HLS\ma.cpp:15
ERROR: [HLS 214-123] expected unqualified-id: C:\Users\bojan\Desktop\git_personal\MA_HLS\ma.cpp:19
ERROR: [HLS 214-124] use of undeclared identifier 'hls_int': C:\Users\bojan\Desktop\git_personal\MA_HLS\ma.cpp:24
ERROR: [HLS 214-123] expected unqualified-id: C:\Users\bojan\Desktop\git_personal\MA_HLS\ma.cpp:24
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: C:\Users\bojan\Desktop\git_personal\MA_HLS\ma.cpp:25
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: C:\Users\bojan\Desktop\git_personal\MA_HLS\ma.cpp:26
ERROR: [HLS 214-124] use of undeclared identifier 'sample': C:\Users\bojan\Desktop\git_personal\MA_HLS\ma.cpp:29
ERROR: [HLS 214-123] expected unqualified-id: C:\Users\bojan\Desktop\git_personal\MA_HLS\ma.cpp:30
ERROR: [HLS 214-123] expected unqualified-id: C:\Users\bojan\Desktop\git_personal\MA_HLS\ma.cpp:31
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.112 seconds; current allocated memory: 94.725 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.436 seconds; peak allocated memory: 872.755 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.993 seconds; current allocated memory: 94.499 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<26, 13, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:731:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:6:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:17:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator++(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:15:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<27, 14, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<27, 14, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:719:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<26, 13, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:27:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:31:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:30:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:30:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_1' (MA_HLS/ma.cpp:10:19) in function 'line_buffer' completely with a factor of 33 (MA_HLS/ma.cpp:10:19)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:9:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:12:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:31:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.606 seconds; current allocated memory: 96.615 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 96.616 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 105.803 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 118.789 MB.
INFO: [XFORM 203-102] Partitioning array 'memory.V' automatically.
INFO: [XFORM 203-602] Inlining function 'line_buffer' into 'ma' (MA_HLS/ma.cpp:29) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 153.366 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 152.019 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'ma'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 152.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 152.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 153.152 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.842 seconds; current allocated memory: 159.489 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 138.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.41 seconds; current allocated memory: 159.698 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.685 seconds; peak allocated memory: 872.756 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.989 seconds; current allocated memory: 94.499 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<26, 13, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:731:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:5:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator++(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:14:3)
INFO: [HLS 214-131] Inlining function 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:13:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<27, 14, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<27, 14, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:719:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<26, 13, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:25:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:28:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:28:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8:18) in function 'line_buffer' completely with a factor of 33 (MA_HLS/ma.cpp:8:18)
INFO: [HLS 214-178] Inlining function 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:7:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.618 seconds; current allocated memory: 96.653 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.654 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 105.853 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 118.828 MB.
INFO: [XFORM 203-102] Partitioning array 'memory.V' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 153.312 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 152.001 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'ma'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 152.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 152.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 153.111 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.841 seconds; current allocated memory: 159.361 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 138.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.376 seconds; current allocated memory: 159.554 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.679 seconds; peak allocated memory: 872.756 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.982 seconds; current allocated memory: 94.499 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<26, 13, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:731:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:5:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator++(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:14:3)
INFO: [HLS 214-131] Inlining function 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:13:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<27, 14, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<27, 14, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:719:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<26, 13, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:25:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:28:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:28:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8:18) in function 'line_buffer' completely with a factor of 33 (MA_HLS/ma.cpp:8:18)
INFO: [HLS 214-178] Inlining function 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:7:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.61 seconds; current allocated memory: 96.653 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 96.654 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 105.853 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 118.828 MB.
INFO: [XFORM 203-102] Partitioning array 'memory.V' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 153.312 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 152.001 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'ma'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 152.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 152.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 153.111 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.838 seconds; current allocated memory: 159.356 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 138.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.36 seconds; current allocated memory: 159.549 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.586 seconds; peak allocated memory: 872.756 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 872.756 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.065 seconds; current allocated memory: 94.499 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<26, 13, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:731:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:5:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator++(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:14:3)
INFO: [HLS 214-131] Inlining function 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:13:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<27, 14, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<27, 14, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:719:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<26, 13, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:25:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:30:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:30:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:29:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_1' (MA_HLS/ma.cpp:8:18) in function 'line_buffer' completely with a factor of 33 (MA_HLS/ma.cpp:8:18)
INFO: [HLS 214-178] Inlining function 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:7:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:10:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:30:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.576 seconds; current allocated memory: 96.653 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.654 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 105.854 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 118.830 MB.
INFO: [XFORM 203-102] Partitioning array 'memory.V' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 153.331 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 152.025 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'ma'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 152.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 152.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 153.138 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.843 seconds; current allocated memory: 159.380 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 138.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.41 seconds; current allocated memory: 159.573 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.711 seconds; peak allocated memory: 872.756 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ma ma 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 872.755 MB.
INFO: [HLS 200-10] Analyzing design file 'MA_HLS/ma.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.996 seconds; current allocated memory: 94.498 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<26, 13, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:731:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:5:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:16:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator++(int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:15:3)
INFO: [HLS 214-131] Inlining function 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' into 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:14:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<14, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<27, 14, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<14, 9, true>::plus ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<27, 14, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:719:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<26, 13, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:26:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<27, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:31:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<26, 13, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<14, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:30:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<13, 8, true>::minus ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<13, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:30:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (MA_HLS/ma.cpp:9:18) in function 'line_buffer' completely with a factor of 33 (MA_HLS/ma.cpp:9:18)
INFO: [HLS 214-178] Inlining function 'line_buffer(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:23:0)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:8:16)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MA_HLS/ma.cpp:11:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_fixeds' into 'ma(ap_fixed<13, 8, (ap_q_mode)0, (ap_o_mode)3, 0>)' (MA_HLS/ma.cpp:31:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.626 seconds; current allocated memory: 96.652 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 96.653 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 105.854 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 118.830 MB.
INFO: [XFORM 203-102] Partitioning array 'memory.V' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 153.332 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 152.036 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'ma'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 152.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 152.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma/sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'memory_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'memory_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 153.152 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 159.397 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ma.
INFO: [VLOG 209-307] Generating Verilog RTL for ma.
INFO: [HLS 200-789] **** Estimated Fmax: 138.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.404 seconds; current allocated memory: 159.590 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.678 seconds; peak allocated memory: 872.755 MB.
