<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   XDp_Config Struct Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Classes</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
    <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
  </ul></div>
<h1>XDp_Config Struct Reference</h1><!-- doxytag: class="XDp_Config" --><code>#include &lt;xdp.h&gt;</code>
<p>
<a href="struct_x_dp___config-members.html">List of all members.</a><hr><a name="_details"></a><h2>Detailed Description</h2>
This typedef contains configuration information for the DisplayPort core.
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">u16&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#1a2be6837a807d11e38d7e18eb73acc0">DeviceId</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#c5b676d77582f11e8df30598a9f4bd22">BaseAddr</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#9a0799787a21f54ae0eddb8de0b7cf14">SAxiClkHz</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#b2987e7be375659d959a7e97a96f035a">MaxLaneCount</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#365f2d8d2631612e1946901662a64b0b">MaxLinkRate</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#1848e773ea65e28aa85440c72c4bc9bd">MaxBitsPerColor</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#3f284f0e071c5a742ac50c143ea66a47">QuadPixelEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#8bd1f6452601ab45a534e5e567cef1e6">DualPixelEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#804bd984a9fe7f1e19d780bf57ed17a7">YCrCbEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#9b41ca69bf5e0ae7300c9a5abd5b34fe">YOnlyEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#d55c96c3cb3b68375ef00270f99624c4">PayloadDataWidth</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#2b28d245a94a32d3cf47f2a48044ed3d">SecondaryChEn</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#ca6d4ff74a97c61024cb9d01208beb15">NumAudioChs</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#d2199240482b0fe872899ab24eb65cab">MstSupport</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#19f28705ad36d2977c7000949184fb9c">NumMstStreams</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#1632df176c6aa05831f6456bc8c0ea6e">DpProtocol</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#69d4f2f8c4557a548f9a0d32fe39ef18">IsRx</a></td></tr>

</table>
<hr><h2>Member Data Documentation</h2>
<a class="anchor" name="c5b676d77582f11e8df30598a9f4bd22"></a><!-- doxytag: member="XDp_Config::BaseAddr" ref="c5b676d77582f11e8df30598a9f4bd22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_dp___config.html#c5b676d77582f11e8df30598a9f4bd22">XDp_Config::BaseAddr</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The base address of the core instance.
</div>
</div><p>
<a class="anchor" name="1a2be6837a807d11e38d7e18eb73acc0"></a><!-- doxytag: member="XDp_Config::DeviceId" ref="1a2be6837a807d11e38d7e18eb73acc0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 <a class="el" href="struct_x_dp___config.html#1a2be6837a807d11e38d7e18eb73acc0">XDp_Config::DeviceId</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device instance ID.
</div>
</div><p>
<a class="anchor" name="1632df176c6aa05831f6456bc8c0ea6e"></a><!-- doxytag: member="XDp_Config::DpProtocol" ref="1632df176c6aa05831f6456bc8c0ea6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dp___config.html#1632df176c6aa05831f6456bc8c0ea6e">XDp_Config::DpProtocol</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The DisplayPort protocol version that this core instance is configured for. 0 = v1.1a, 1 = v1.2.
</div>
</div><p>
<a class="anchor" name="8bd1f6452601ab45a534e5e567cef1e6"></a><!-- doxytag: member="XDp_Config::DualPixelEn" ref="8bd1f6452601ab45a534e5e567cef1e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dp___config.html#8bd1f6452601ab45a534e5e567cef1e6">XDp_Config::DualPixelEn</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Dual pixel support by this core instance.
</div>
</div><p>
<a class="anchor" name="69d4f2f8c4557a548f9a0d32fe39ef18"></a><!-- doxytag: member="XDp_Config::IsRx" ref="69d4f2f8c4557a548f9a0d32fe39ef18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dp___config.html#69d4f2f8c4557a548f9a0d32fe39ef18">XDp_Config::IsRx</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The type of DisplayPort core. 0 = TX, 1 = RX.
</div>
</div><p>
<a class="anchor" name="1848e773ea65e28aa85440c72c4bc9bd"></a><!-- doxytag: member="XDp_Config::MaxBitsPerColor" ref="1848e773ea65e28aa85440c72c4bc9bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dp___config.html#1848e773ea65e28aa85440c72c4bc9bd">XDp_Config::MaxBitsPerColor</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The maximum bits/color supported by this core instance
</div>
</div><p>
<a class="anchor" name="b2987e7be375659d959a7e97a96f035a"></a><!-- doxytag: member="XDp_Config::MaxLaneCount" ref="b2987e7be375659d959a7e97a96f035a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dp___config.html#b2987e7be375659d959a7e97a96f035a">XDp_Config::MaxLaneCount</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The maximum lane count supported by this core instance.
</div>
</div><p>
<a class="anchor" name="365f2d8d2631612e1946901662a64b0b"></a><!-- doxytag: member="XDp_Config::MaxLinkRate" ref="365f2d8d2631612e1946901662a64b0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dp___config.html#365f2d8d2631612e1946901662a64b0b">XDp_Config::MaxLinkRate</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The maximum link rate supported by this core instance.
</div>
</div><p>
<a class="anchor" name="d2199240482b0fe872899ab24eb65cab"></a><!-- doxytag: member="XDp_Config::MstSupport" ref="d2199240482b0fe872899ab24eb65cab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dp___config.html#d2199240482b0fe872899ab24eb65cab">XDp_Config::MstSupport</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Multi-stream transport (MST) mode is enabled by this core instance.
</div>
</div><p>
<a class="anchor" name="ca6d4ff74a97c61024cb9d01208beb15"></a><!-- doxytag: member="XDp_Config::NumAudioChs" ref="ca6d4ff74a97c61024cb9d01208beb15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dp___config.html#ca6d4ff74a97c61024cb9d01208beb15">XDp_Config::NumAudioChs</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The number of audio channels supported by this core instance.
</div>
</div><p>
<a class="anchor" name="19f28705ad36d2977c7000949184fb9c"></a><!-- doxytag: member="XDp_Config::NumMstStreams" ref="19f28705ad36d2977c7000949184fb9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dp___config.html#19f28705ad36d2977c7000949184fb9c">XDp_Config::NumMstStreams</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The total number of MST streams supported by this core instance.
</div>
</div><p>
<a class="anchor" name="d55c96c3cb3b68375ef00270f99624c4"></a><!-- doxytag: member="XDp_Config::PayloadDataWidth" ref="d55c96c3cb3b68375ef00270f99624c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dp___config.html#d55c96c3cb3b68375ef00270f99624c4">XDp_Config::PayloadDataWidth</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The payload data width used by this core instance.
</div>
</div><p>
<a class="anchor" name="3f284f0e071c5a742ac50c143ea66a47"></a><!-- doxytag: member="XDp_Config::QuadPixelEn" ref="3f284f0e071c5a742ac50c143ea66a47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dp___config.html#3f284f0e071c5a742ac50c143ea66a47">XDp_Config::QuadPixelEn</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Quad pixel support by this core instance.
</div>
</div><p>
<a class="anchor" name="9a0799787a21f54ae0eddb8de0b7cf14"></a><!-- doxytag: member="XDp_Config::SAxiClkHz" ref="9a0799787a21f54ae0eddb8de0b7cf14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_dp___config.html#9a0799787a21f54ae0eddb8de0b7cf14">XDp_Config::SAxiClkHz</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The clock frequency of the core instance's S_AXI_ACLK port.
</div>
</div><p>
<a class="anchor" name="2b28d245a94a32d3cf47f2a48044ed3d"></a><!-- doxytag: member="XDp_Config::SecondaryChEn" ref="2b28d245a94a32d3cf47f2a48044ed3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dp___config.html#2b28d245a94a32d3cf47f2a48044ed3d">XDp_Config::SecondaryChEn</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This core instance supports audio packets being sent by the secondary channel.
</div>
</div><p>
<a class="anchor" name="804bd984a9fe7f1e19d780bf57ed17a7"></a><!-- doxytag: member="XDp_Config::YCrCbEn" ref="804bd984a9fe7f1e19d780bf57ed17a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dp___config.html#804bd984a9fe7f1e19d780bf57ed17a7">XDp_Config::YCrCbEn</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
YCrCb format support by this core instance.
</div>
</div><p>
<a class="anchor" name="9b41ca69bf5e0ae7300c9a5abd5b34fe"></a><!-- doxytag: member="XDp_Config::YOnlyEn" ref="9b41ca69bf5e0ae7300c9a5abd5b34fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dp___config.html#9b41ca69bf5e0ae7300c9a5abd5b34fe">XDp_Config::YOnlyEn</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
YOnly format support by this core instance.
</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="xdp_8h.html">xdp.h</a></ul>
Copyright @ 1995-2015 Xilinx, Inc. All rights reserved.
