/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 13:59:02 2014
 *                 Full Compile MD5 Checksum  7f8620d6db569529bdb0529f9fa1fcf2
 *                     (minus title and desc)
 *                 MD5 Checksum               48c8fdf2af4291bac0fa2b0d5245d05c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_VEC_CFG_H__
#define BCHP_VEC_CFG_H__

/***************************************************************************
 *VEC_CFG - Top-Level Controls
 ***************************************************************************/
#define BCHP_VEC_CFG_REVISION_ID                 0x006e6c00 /* [RO] Revision ID Register for Video Encoder */
#define BCHP_VEC_CFG_TP_CTRL                     0x006e6c04 /* [RW] Test port control Register for Video Encoder */
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0           0x006e6c08 /* [RW] ITU656 test control register for path 0 */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR          0x006e6c0c /* [RW] RAM test control for CBAR RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0          0x006e6c10 /* [RW] RAM test control for IT_0 RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1          0x006e6c14 /* [RW] RAM test control for IT_1 RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_2          0x006e6c18 /* [RW] RAM test control for IT_2 RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0       0x006e6c1c /* [RW] RAM test control for DTRAM_0 RAM */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_0             0x006e6c20 /* [RO] trigger debug 0 register */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_1             0x006e6c24 /* [RO] trigger debug 1 register */
#define BCHP_VEC_CFG_VF_0_SOURCE                 0x006e6c28 /* [RW] Source Select Register for VF_0 */
#define BCHP_VEC_CFG_VF_1_SOURCE                 0x006e6c2c /* [RW] Source Select Register for VF_1 */
#define BCHP_VEC_CFG_SECAM_0_SOURCE              0x006e6c30 /* [RW] Source Select Register for SECAM_0 */
#define BCHP_VEC_CFG_SECAM_1_SOURCE              0x006e6c34 /* [RW] Source Select Register for SECAM_1 */
#define BCHP_VEC_CFG_SECAM_2_SOURCE              0x006e6c38 /* [RW] Source Select Register for SECAM_2 */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE              0x006e6c3c /* [RW] Source Select Register for SDSRC_0 */
#define BCHP_VEC_CFG_HDSRC_0_SOURCE              0x006e6c40 /* [RW] Source Select Register for HDSRC_0 */
#define BCHP_VEC_CFG_IT_0_SOURCE                 0x006e6c44 /* [RW] Source Select Register for IT_0 */
#define BCHP_VEC_CFG_IT_1_SOURCE                 0x006e6c48 /* [RW] Source Select Register for IT_1 */
#define BCHP_VEC_CFG_IT_2_SOURCE                 0x006e6c4c /* [RW] Source Select Register for IT_2 */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE            0x006e6c50 /* [RW] Source Select Register for DVI_DTG_0 */
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE         0x006e6c54 /* [RW] Source Select Register for ITU656_DTG_0 */
#define BCHP_VEC_CFG_STG_0_SOURCE                0x006e6c58 /* [RW] Source Select Register for STG_0 */
#define BCHP_VEC_CFG_STG_1_SOURCE                0x006e6c5c /* [RW] Source Select Register for STG_1 */
#define BCHP_VEC_CFG_STG_2_SOURCE                0x006e6c60 /* [RW] Source Select Register for STG_2 */
#define BCHP_VEC_CFG_STG_3_SOURCE                0x006e6c64 /* [RW] Source Select Register for STG_3 */
#define BCHP_VEC_CFG_STG_4_SOURCE                0x006e6c68 /* [RW] Source Select Register for STG_4 */
#define BCHP_VEC_CFG_STG_5_SOURCE                0x006e6c6c /* [RW] Source Select Register for STG_5 */
#define BCHP_VEC_CFG_DECIM_0_SOURCE              0x006e6c70 /* [RW] Source Select Register for DECIM_0 */
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE         0x006e6c74 /* [RW] Source Select Register for DVI_DTG_0 */
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC          0x006e6c78 /* [RW] BP Association Register for DVI_DTG_0 */
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE            0x006e6c7c /* [RW] Source Select Register for DVI_DVF_0 */
#define BCHP_VEC_CFG_TRIGGER_SEL_0               0x006e6c80 /* [RW] Trigger Select Register for source S_0 */
#define BCHP_VEC_CFG_TRIGGER_SEL_1               0x006e6c84 /* [RW] Trigger Select Register for source S_1 */
#define BCHP_VEC_CFG_TRIGGER_SEL_2               0x006e6c88 /* [RW] Trigger Select Register for source S_2 */
#define BCHP_VEC_CFG_TRIGGER_SEL_3               0x006e6c8c /* [RW] Trigger Select Register for source S_3 */
#define BCHP_VEC_CFG_TRIGGER_SEL_4               0x006e6c90 /* [RW] Trigger Select Register for source S_4 */
#define BCHP_VEC_CFG_TRIGGER_SEL_5               0x006e6c94 /* [RW] Trigger Select Register for source S_5 */
#define BCHP_VEC_CFG_TRIGGER_SEL_6               0x006e6c98 /* [RW] Trigger Select Register for source S_6 */
#define BCHP_VEC_CFG_CFG_EOP_MODE                0x006e6c9c /* [RW] VEC EOP Mode Control */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0     0x006e6ca0 /* [RW] VEC Source Enable Mode Control Register for source S_0 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_0             0x006e6ca4 /* [RW] VEC Source Enable Register for source S_0 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1     0x006e6ca8 /* [RW] VEC Source Enable Mode Control Register for source S_1 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_1             0x006e6cac /* [RW] VEC Source Enable Register for source S_1 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_2     0x006e6cb0 /* [RW] VEC Source Enable Mode Control Register for source S_2 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_2             0x006e6cb4 /* [RW] VEC Source Enable Register for source S_2 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_3     0x006e6cb8 /* [RW] VEC Source Enable Mode Control Register for source S_3 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_3             0x006e6cbc /* [RW] VEC Source Enable Register for source S_3 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_4     0x006e6cc0 /* [RW] VEC Source Enable Mode Control Register for source S_4 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_4             0x006e6cc4 /* [RW] VEC Source Enable Register for source S_4 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_5     0x006e6cc8 /* [RW] VEC Source Enable Mode Control Register for source S_5 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_5             0x006e6ccc /* [RW] VEC Source Enable Register for source S_5 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_6     0x006e6cd0 /* [RW] VEC Source Enable Mode Control Register for source S_6 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_6             0x006e6cd4 /* [RW] VEC Source Enable Register for source S_6 */
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0  0x006e6cd8 /* [RW] VEC BP Source Enable Mode Control Register for source BP_0 */
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0          0x006e6cdc /* [RW] VEC BP Source Enable Register for source BP_0 */
#define BCHP_VEC_CFG_SW_INIT_IT_0                0x006e6ce0 /* [RW] Software Init register for IT_0 */
#define BCHP_VEC_CFG_SW_INIT_IT_1                0x006e6ce4 /* [RW] Software Init register for IT_1 */
#define BCHP_VEC_CFG_SW_INIT_IT_2                0x006e6ce8 /* [RW] Software Init register for IT_2 */
#define BCHP_VEC_CFG_SW_INIT_VF_0                0x006e6cec /* [RW] Software Init register for VF_0 */
#define BCHP_VEC_CFG_SW_INIT_VF_1                0x006e6cf0 /* [RW] Software Init register for VF_1 */
#define BCHP_VEC_CFG_SW_INIT_SECAM_0             0x006e6cf4 /* [RW] Software Init register for SECAM_0 */
#define BCHP_VEC_CFG_SW_INIT_SECAM_1             0x006e6cf8 /* [RW] Software Init register for SECAM_1 */
#define BCHP_VEC_CFG_SW_INIT_SECAM_2             0x006e6cfc /* [RW] Software Init register for SECAM_2 */
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0             0x006e6d00 /* [RW] Software Init register for SDSRC_0 */
#define BCHP_VEC_CFG_SW_INIT_HDSRC_0             0x006e6d04 /* [RW] Software Init register for HDSRC_0 */
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC            0x006e6d08 /* [RW] Software Init register for ANA_MISC */
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC            0x006e6d0c /* [RW] Software Init register for VEC MISC */
#define BCHP_VEC_CFG_SW_INIT_TPG_0               0x006e6d10 /* [RW] Software Init register for TPG_0 */
#define BCHP_VEC_CFG_SW_INIT_STG_0               0x006e6d14 /* [RW] Software Init register for STG_0 */
#define BCHP_VEC_CFG_SW_INIT_STG_1               0x006e6d18 /* [RW] Software Init register for STG_1 */
#define BCHP_VEC_CFG_SW_INIT_STG_2               0x006e6d1c /* [RW] Software Init register for STG_2 */
#define BCHP_VEC_CFG_SW_INIT_STG_3               0x006e6d20 /* [RW] Software Init register for STG_3 */
#define BCHP_VEC_CFG_SW_INIT_STG_4               0x006e6d24 /* [RW] Software Init register for STG_4 */
#define BCHP_VEC_CFG_SW_INIT_STG_5               0x006e6d28 /* [RW] Software Init register for STG_5 */
#define BCHP_VEC_CFG_SW_INIT_MISC                0x006e6d2c /* [RW] Software Init register for MISC */
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0      0x006e6d30 /* [RW] Software Init register for CABLE_DETECT_0 */
#define BCHP_VEC_CFG_SW_INIT_DECIM_0             0x006e6d34 /* [RW] Software Init register for DECIM_0 */
#define BCHP_VEC_CFG_SW_INIT_BP_FIFO_0           0x006e6d38 /* [RW] Software Init register for BP_FIFO_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0           0x006e6d3c /* [RW] Software Init register for DVI DTG_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0           0x006e6d40 /* [RW] Software Init register for DVI CSC_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0           0x006e6d44 /* [RW] Software Init register for DVI DVF_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0            0x006e6d48 /* [RW] Software Init register for DVI FC_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0          0x006e6d4c /* [RW] Software Init register for DVI MISC_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1          0x006e6d50 /* [RW] Software Init register for DVI MISC_1 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0        0x006e6d54 /* [RW] Software Init register for ITU656 DTG_0 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0        0x006e6d58 /* [RW] Software Init register for 656 CSC_0 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0        0x006e6d5c /* [RW] Software Init register for 656 DVF_0 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0  0x006e6d60 /* [RW] Software Init register for 656 Formatter 0 */
#define BCHP_VEC_CFG_SW_INIT_CCE_0               0x006e6d64 /* [RW] Software Init register for CCE_0 */
#define BCHP_VEC_CFG_SW_INIT_CCE_1               0x006e6d68 /* [RW] Software Init register for CCE_1 */
#define BCHP_VEC_CFG_SW_INIT_WSE_0               0x006e6d6c /* [RW] Software Init register for WSE_0 */
#define BCHP_VEC_CFG_SW_INIT_WSE_1               0x006e6d70 /* [RW] Software Init register for WSE_1 */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0            0x006e6d74 /* [RW] Software Init register for CGMSAE_0 */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_1            0x006e6d78 /* [RW] Software Init register for CGMSAE_1 */
#define BCHP_VEC_CFG_SW_INIT_TTE_0               0x006e6d7c /* [RW] Software Init register for TTE_0 */
#define BCHP_VEC_CFG_SW_INIT_TTE_1               0x006e6d80 /* [RW] Software Init register for TTE_1 */
#define BCHP_VEC_CFG_SW_INIT_GSE_0               0x006e6d84 /* [RW] Software Init register for GSE_0 */
#define BCHP_VEC_CFG_SW_INIT_GSE_1               0x006e6d88 /* [RW] Software Init register for GSE_1 */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0             0x006e6d8c /* [RW] Software Init register for AMOLE_0 */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_1             0x006e6d90 /* [RW] Software Init register for AMOLE_1 */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0          0x006e6d94 /* [RW] Software Init register for PASSTHRU_0 */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1          0x006e6d98 /* [RW] Software Init register for PASSTHRU_1 */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_2          0x006e6d9c /* [RW] Software Init register for PASSTHRU_2 */
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0         0x006e6da0 /* [RW] Software Init register for CCE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0         0x006e6da4 /* [RW] Software Init register for WSE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0         0x006e6da8 /* [RW] Software Init register for TTE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0         0x006e6dac /* [RW] Software Init register for GSE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0       0x006e6db0 /* [RW] Software Init register for AMOLE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0     0x006e6db4 /* [RW] Software Init register for ANCI656_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0    0x006e6db8 /* [RW] Software Init register for PASSTHRU_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC            0x006e6dbc /* [RW] Software Init register for VBI_MISC */

/***************************************************************************
 *REVISION_ID - Revision ID Register for Video Encoder
 ***************************************************************************/
/* VEC_CFG :: REVISION_ID :: reserved0 [31:16] */
#define BCHP_VEC_CFG_REVISION_ID_reserved0_MASK                    0xffff0000
#define BCHP_VEC_CFG_REVISION_ID_reserved0_SHIFT                   16

/* VEC_CFG :: REVISION_ID :: REVISION_ID [15:00] */
#define BCHP_VEC_CFG_REVISION_ID_REVISION_ID_MASK                  0x0000ffff
#define BCHP_VEC_CFG_REVISION_ID_REVISION_ID_SHIFT                 0
#define BCHP_VEC_CFG_REVISION_ID_REVISION_ID_DEFAULT               0x00006100

/***************************************************************************
 *TP_CTRL - Test port control Register for Video Encoder
 ***************************************************************************/
/* VEC_CFG :: TP_CTRL :: reserved0 [31:03] */
#define BCHP_VEC_CFG_TP_CTRL_reserved0_MASK                        0xfffffff8
#define BCHP_VEC_CFG_TP_CTRL_reserved0_SHIFT                       3

/* VEC_CFG :: TP_CTRL :: TP_SELECT [02:00] */
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_MASK                        0x00000007
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_SHIFT                       0
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_DEFAULT                     0x00000000
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_0                        0
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_1                        1
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_2                        2
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_3                        3
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_4                        4
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_5                        5
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_6                        6
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_7                        7

/***************************************************************************
 *ITU656_TEST_SEL_0 - ITU656 test control register for path 0
 ***************************************************************************/
/* VEC_CFG :: ITU656_TEST_SEL_0 :: reserved0 [31:05] */
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_reserved0_MASK              0xffffffe0
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_reserved0_SHIFT             5

/* VEC_CFG :: ITU656_TEST_SEL_0 :: SEL [04:00] */
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_SEL_MASK                    0x0000001f
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_SEL_SHIFT                   0
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_SEL_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_CBAR - RAM test control for CBAR RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_CBAR :: reserved0 [31:24] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_reserved0_MASK             0xff000000
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_reserved0_SHIFT            24

/* VEC_CFG :: RAM_TEST_CTRL_CBAR :: TM [23:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_TM_MASK                    0x00ffffff
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_TM_SHIFT                   0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_TM_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_IT_0 - RAM test control for IT_0 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_IT_0 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_reserved0_MASK             0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_reserved0_SHIFT            4

/* VEC_CFG :: RAM_TEST_CTRL_IT_0 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_TM_MASK                    0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_TM_SHIFT                   0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_TM_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_IT_1 - RAM test control for IT_1 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_IT_1 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_reserved0_MASK             0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_reserved0_SHIFT            4

/* VEC_CFG :: RAM_TEST_CTRL_IT_1 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_TM_MASK                    0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_TM_SHIFT                   0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_TM_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_IT_2 - RAM test control for IT_2 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_IT_2 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_2_reserved0_MASK             0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_2_reserved0_SHIFT            4

/* VEC_CFG :: RAM_TEST_CTRL_IT_2 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_2_TM_MASK                    0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_2_TM_SHIFT                   0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_2_TM_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_DTRAM_0 - RAM test control for DTRAM_0 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_DTRAM_0 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_reserved0_MASK          0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_reserved0_SHIFT         4

/* VEC_CFG :: RAM_TEST_CTRL_DTRAM_0 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_TM_MASK                 0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_TM_SHIFT                0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_TM_DEFAULT              0x00000000

/***************************************************************************
 *TRIGGER_DEBUG_0 - trigger debug 0 register
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_DEBUG_0 :: MASTER_SEL [31:00] */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_0_MASTER_SEL_MASK               0xffffffff
#define BCHP_VEC_CFG_TRIGGER_DEBUG_0_MASTER_SEL_SHIFT              0
#define BCHP_VEC_CFG_TRIGGER_DEBUG_0_MASTER_SEL_DEFAULT            0x00000000

/***************************************************************************
 *TRIGGER_DEBUG_1 - trigger debug 1 register
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_DEBUG_1 :: TRIGGER_SEL [31:00] */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_1_TRIGGER_SEL_MASK              0xffffffff
#define BCHP_VEC_CFG_TRIGGER_DEBUG_1_TRIGGER_SEL_SHIFT             0
#define BCHP_VEC_CFG_TRIGGER_DEBUG_1_TRIGGER_SEL_DEFAULT           0x00000000

/***************************************************************************
 *VF_0_SOURCE - Source Select Register for VF_0
 ***************************************************************************/
/* VEC_CFG :: VF_0_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_VF_0_SOURCE_reserved0_MASK                    0xfffffffc
#define BCHP_VEC_CFG_VF_0_SOURCE_reserved0_SHIFT                   2

/* VEC_CFG :: VF_0_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_MASK                       0x00000003
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_DEFAULT                    0x00000003
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_IT_0                       0
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_IT_1                       1
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_IT_2                       2
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_DISABLE                    3

/***************************************************************************
 *VF_1_SOURCE - Source Select Register for VF_1
 ***************************************************************************/
/* VEC_CFG :: VF_1_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_VF_1_SOURCE_reserved0_MASK                    0xfffffffc
#define BCHP_VEC_CFG_VF_1_SOURCE_reserved0_SHIFT                   2

/* VEC_CFG :: VF_1_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_MASK                       0x00000003
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_DEFAULT                    0x00000003
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_IT_0                       0
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_IT_1                       1
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_IT_2                       2
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_DISABLE                    3

/***************************************************************************
 *SECAM_0_SOURCE - Source Select Register for SECAM_0
 ***************************************************************************/
/* VEC_CFG :: SECAM_0_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_SECAM_0_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_SECAM_0_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: SECAM_0_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_DEFAULT                 0x00000002
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_VF_0                    0
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_VF_1                    1
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_DISABLE                 2

/***************************************************************************
 *SECAM_1_SOURCE - Source Select Register for SECAM_1
 ***************************************************************************/
/* VEC_CFG :: SECAM_1_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_SECAM_1_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_SECAM_1_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: SECAM_1_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_DEFAULT                 0x00000002
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_VF_0                    0
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_VF_1                    1
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_DISABLE                 2

/***************************************************************************
 *SECAM_2_SOURCE - Source Select Register for SECAM_2
 ***************************************************************************/
/* VEC_CFG :: SECAM_2_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_SECAM_2_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_SECAM_2_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: SECAM_2_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_DEFAULT                 0x00000002
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_VF_0                    0
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_VF_1                    1
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_DISABLE                 2

/***************************************************************************
 *SDSRC_0_SOURCE - Source Select Register for SDSRC_0
 ***************************************************************************/
/* VEC_CFG :: SDSRC_0_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: SDSRC_0_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_DEFAULT                 0x00000003
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SSP_0                   0
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SSP_1                   1
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SSP_2                   2
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_DISABLE                 3

/***************************************************************************
 *HDSRC_0_SOURCE - Source Select Register for HDSRC_0
 ***************************************************************************/
/* VEC_CFG :: HDSRC_0_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: HDSRC_0_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_DEFAULT                 0x00000003
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SSP_0                   0
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SSP_1                   1
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SSP_2                   2
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_DISABLE                 3

/***************************************************************************
 *IT_0_SOURCE - Source Select Register for IT_0
 ***************************************************************************/
/* VEC_CFG :: IT_0_SOURCE :: reserved0 [31:04] */
#define BCHP_VEC_CFG_IT_0_SOURCE_reserved0_MASK                    0xfffffff0
#define BCHP_VEC_CFG_IT_0_SOURCE_reserved0_SHIFT                   4

/* VEC_CFG :: IT_0_SOURCE :: SOURCE [03:00] */
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_MASK                       0x0000000f
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_DEFAULT                    0x00000009
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_0                        0
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_1                        1
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_2                        2
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_3                        3
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_4                        4
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_5                        5
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_6                        6
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_DECIM_0                    7
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_TPG_0                      8
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_DISABLE                    9

/***************************************************************************
 *IT_1_SOURCE - Source Select Register for IT_1
 ***************************************************************************/
/* VEC_CFG :: IT_1_SOURCE :: reserved0 [31:04] */
#define BCHP_VEC_CFG_IT_1_SOURCE_reserved0_MASK                    0xfffffff0
#define BCHP_VEC_CFG_IT_1_SOURCE_reserved0_SHIFT                   4

/* VEC_CFG :: IT_1_SOURCE :: SOURCE [03:00] */
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_MASK                       0x0000000f
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_DEFAULT                    0x00000009
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_0                        0
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_1                        1
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_2                        2
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_3                        3
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_4                        4
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_5                        5
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_6                        6
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_DECIM_0                    7
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_TPG_0                      8
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_DISABLE                    9

/***************************************************************************
 *IT_2_SOURCE - Source Select Register for IT_2
 ***************************************************************************/
/* VEC_CFG :: IT_2_SOURCE :: reserved0 [31:04] */
#define BCHP_VEC_CFG_IT_2_SOURCE_reserved0_MASK                    0xfffffff0
#define BCHP_VEC_CFG_IT_2_SOURCE_reserved0_SHIFT                   4

/* VEC_CFG :: IT_2_SOURCE :: SOURCE [03:00] */
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_MASK                       0x0000000f
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_DEFAULT                    0x00000009
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_S_0                        0
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_S_1                        1
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_S_2                        2
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_S_3                        3
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_S_4                        4
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_S_5                        5
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_S_6                        6
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_DECIM_0                    7
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_TPG_0                      8
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_DISABLE                    9

/***************************************************************************
 *DVI_DTG_0_SOURCE - Source Select Register for DVI_DTG_0
 ***************************************************************************/
/* VEC_CFG :: DVI_DTG_0_SOURCE :: reserved0 [31:04] */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_reserved0_MASK               0xfffffff0
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_reserved0_SHIFT              4

/* VEC_CFG :: DVI_DTG_0_SOURCE :: SOURCE [03:00] */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_MASK                  0x0000000f
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_SHIFT                 0
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_DEFAULT               0x00000009
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_0                   0
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_1                   1
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_2                   2
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_3                   3
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_4                   4
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_5                   5
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_6                   6
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_DECIM_0               7
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_TPG_0                 8
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_DISABLE               9

/***************************************************************************
 *ITU656_DTG_0_SOURCE - Source Select Register for ITU656_DTG_0
 ***************************************************************************/
/* VEC_CFG :: ITU656_DTG_0_SOURCE :: reserved0 [31:04] */
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_reserved0_MASK            0xfffffff0
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_reserved0_SHIFT           4

/* VEC_CFG :: ITU656_DTG_0_SOURCE :: SOURCE [03:00] */
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_MASK               0x0000000f
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_SHIFT              0
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_DEFAULT            0x00000009
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_S_0                0
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_S_1                1
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_S_2                2
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_S_3                3
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_S_4                4
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_S_5                5
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_S_6                6
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_DECIM_0            7
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_TPG_0              8
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_DISABLE            9

/***************************************************************************
 *STG_0_SOURCE - Source Select Register for STG_0
 ***************************************************************************/
/* VEC_CFG :: STG_0_SOURCE :: reserved0 [31:04] */
#define BCHP_VEC_CFG_STG_0_SOURCE_reserved0_MASK                   0xfffffff0
#define BCHP_VEC_CFG_STG_0_SOURCE_reserved0_SHIFT                  4

/* VEC_CFG :: STG_0_SOURCE :: SOURCE [03:00] */
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_MASK                      0x0000000f
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_SHIFT                     0
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_DEFAULT                   0x00000009
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_S_0                       0
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_S_1                       1
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_S_2                       2
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_S_3                       3
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_S_4                       4
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_S_5                       5
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_S_6                       6
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_DECIM_0                   7
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_TPG_0                     8
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_DISABLE                   9

/***************************************************************************
 *STG_1_SOURCE - Source Select Register for STG_1
 ***************************************************************************/
/* VEC_CFG :: STG_1_SOURCE :: reserved0 [31:04] */
#define BCHP_VEC_CFG_STG_1_SOURCE_reserved0_MASK                   0xfffffff0
#define BCHP_VEC_CFG_STG_1_SOURCE_reserved0_SHIFT                  4

/* VEC_CFG :: STG_1_SOURCE :: SOURCE [03:00] */
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_MASK                      0x0000000f
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_SHIFT                     0
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_DEFAULT                   0x00000009
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_S_0                       0
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_S_1                       1
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_S_2                       2
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_S_3                       3
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_S_4                       4
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_S_5                       5
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_S_6                       6
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_DECIM_0                   7
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_TPG_0                     8
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_DISABLE                   9

/***************************************************************************
 *STG_2_SOURCE - Source Select Register for STG_2
 ***************************************************************************/
/* VEC_CFG :: STG_2_SOURCE :: reserved0 [31:04] */
#define BCHP_VEC_CFG_STG_2_SOURCE_reserved0_MASK                   0xfffffff0
#define BCHP_VEC_CFG_STG_2_SOURCE_reserved0_SHIFT                  4

/* VEC_CFG :: STG_2_SOURCE :: SOURCE [03:00] */
#define BCHP_VEC_CFG_STG_2_SOURCE_SOURCE_MASK                      0x0000000f
#define BCHP_VEC_CFG_STG_2_SOURCE_SOURCE_SHIFT                     0
#define BCHP_VEC_CFG_STG_2_SOURCE_SOURCE_DEFAULT                   0x00000009
#define BCHP_VEC_CFG_STG_2_SOURCE_SOURCE_S_0                       0
#define BCHP_VEC_CFG_STG_2_SOURCE_SOURCE_S_1                       1
#define BCHP_VEC_CFG_STG_2_SOURCE_SOURCE_S_2                       2
#define BCHP_VEC_CFG_STG_2_SOURCE_SOURCE_S_3                       3
#define BCHP_VEC_CFG_STG_2_SOURCE_SOURCE_S_4                       4
#define BCHP_VEC_CFG_STG_2_SOURCE_SOURCE_S_5                       5
#define BCHP_VEC_CFG_STG_2_SOURCE_SOURCE_S_6                       6
#define BCHP_VEC_CFG_STG_2_SOURCE_SOURCE_DECIM_0                   7
#define BCHP_VEC_CFG_STG_2_SOURCE_SOURCE_TPG_0                     8
#define BCHP_VEC_CFG_STG_2_SOURCE_SOURCE_DISABLE                   9

/***************************************************************************
 *STG_3_SOURCE - Source Select Register for STG_3
 ***************************************************************************/
/* VEC_CFG :: STG_3_SOURCE :: reserved0 [31:04] */
#define BCHP_VEC_CFG_STG_3_SOURCE_reserved0_MASK                   0xfffffff0
#define BCHP_VEC_CFG_STG_3_SOURCE_reserved0_SHIFT                  4

/* VEC_CFG :: STG_3_SOURCE :: SOURCE [03:00] */
#define BCHP_VEC_CFG_STG_3_SOURCE_SOURCE_MASK                      0x0000000f
#define BCHP_VEC_CFG_STG_3_SOURCE_SOURCE_SHIFT                     0
#define BCHP_VEC_CFG_STG_3_SOURCE_SOURCE_DEFAULT                   0x00000009
#define BCHP_VEC_CFG_STG_3_SOURCE_SOURCE_S_0                       0
#define BCHP_VEC_CFG_STG_3_SOURCE_SOURCE_S_1                       1
#define BCHP_VEC_CFG_STG_3_SOURCE_SOURCE_S_2                       2
#define BCHP_VEC_CFG_STG_3_SOURCE_SOURCE_S_3                       3
#define BCHP_VEC_CFG_STG_3_SOURCE_SOURCE_S_4                       4
#define BCHP_VEC_CFG_STG_3_SOURCE_SOURCE_S_5                       5
#define BCHP_VEC_CFG_STG_3_SOURCE_SOURCE_S_6                       6
#define BCHP_VEC_CFG_STG_3_SOURCE_SOURCE_DECIM_0                   7
#define BCHP_VEC_CFG_STG_3_SOURCE_SOURCE_TPG_0                     8
#define BCHP_VEC_CFG_STG_3_SOURCE_SOURCE_DISABLE                   9

/***************************************************************************
 *STG_4_SOURCE - Source Select Register for STG_4
 ***************************************************************************/
/* VEC_CFG :: STG_4_SOURCE :: reserved0 [31:04] */
#define BCHP_VEC_CFG_STG_4_SOURCE_reserved0_MASK                   0xfffffff0
#define BCHP_VEC_CFG_STG_4_SOURCE_reserved0_SHIFT                  4

/* VEC_CFG :: STG_4_SOURCE :: SOURCE [03:00] */
#define BCHP_VEC_CFG_STG_4_SOURCE_SOURCE_MASK                      0x0000000f
#define BCHP_VEC_CFG_STG_4_SOURCE_SOURCE_SHIFT                     0
#define BCHP_VEC_CFG_STG_4_SOURCE_SOURCE_DEFAULT                   0x00000009
#define BCHP_VEC_CFG_STG_4_SOURCE_SOURCE_S_0                       0
#define BCHP_VEC_CFG_STG_4_SOURCE_SOURCE_S_1                       1
#define BCHP_VEC_CFG_STG_4_SOURCE_SOURCE_S_2                       2
#define BCHP_VEC_CFG_STG_4_SOURCE_SOURCE_S_3                       3
#define BCHP_VEC_CFG_STG_4_SOURCE_SOURCE_S_4                       4
#define BCHP_VEC_CFG_STG_4_SOURCE_SOURCE_S_5                       5
#define BCHP_VEC_CFG_STG_4_SOURCE_SOURCE_S_6                       6
#define BCHP_VEC_CFG_STG_4_SOURCE_SOURCE_DECIM_0                   7
#define BCHP_VEC_CFG_STG_4_SOURCE_SOURCE_TPG_0                     8
#define BCHP_VEC_CFG_STG_4_SOURCE_SOURCE_DISABLE                   9

/***************************************************************************
 *STG_5_SOURCE - Source Select Register for STG_5
 ***************************************************************************/
/* VEC_CFG :: STG_5_SOURCE :: reserved0 [31:04] */
#define BCHP_VEC_CFG_STG_5_SOURCE_reserved0_MASK                   0xfffffff0
#define BCHP_VEC_CFG_STG_5_SOURCE_reserved0_SHIFT                  4

/* VEC_CFG :: STG_5_SOURCE :: SOURCE [03:00] */
#define BCHP_VEC_CFG_STG_5_SOURCE_SOURCE_MASK                      0x0000000f
#define BCHP_VEC_CFG_STG_5_SOURCE_SOURCE_SHIFT                     0
#define BCHP_VEC_CFG_STG_5_SOURCE_SOURCE_DEFAULT                   0x00000009
#define BCHP_VEC_CFG_STG_5_SOURCE_SOURCE_S_0                       0
#define BCHP_VEC_CFG_STG_5_SOURCE_SOURCE_S_1                       1
#define BCHP_VEC_CFG_STG_5_SOURCE_SOURCE_S_2                       2
#define BCHP_VEC_CFG_STG_5_SOURCE_SOURCE_S_3                       3
#define BCHP_VEC_CFG_STG_5_SOURCE_SOURCE_S_4                       4
#define BCHP_VEC_CFG_STG_5_SOURCE_SOURCE_S_5                       5
#define BCHP_VEC_CFG_STG_5_SOURCE_SOURCE_S_6                       6
#define BCHP_VEC_CFG_STG_5_SOURCE_SOURCE_DECIM_0                   7
#define BCHP_VEC_CFG_STG_5_SOURCE_SOURCE_TPG_0                     8
#define BCHP_VEC_CFG_STG_5_SOURCE_SOURCE_DISABLE                   9

/***************************************************************************
 *DECIM_0_SOURCE - Source Select Register for DECIM_0
 ***************************************************************************/
/* VEC_CFG :: DECIM_0_SOURCE :: reserved0 [31:04] */
#define BCHP_VEC_CFG_DECIM_0_SOURCE_reserved0_MASK                 0xfffffff0
#define BCHP_VEC_CFG_DECIM_0_SOURCE_reserved0_SHIFT                4

/* VEC_CFG :: DECIM_0_SOURCE :: SOURCE [03:00] */
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_MASK                    0x0000000f
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_DEFAULT                 0x00000009
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_0                     0
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_1                     1
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_2                     2
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_3                     3
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_4                     4
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_5                     5
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_6                     6
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_DISABLE                 9

/***************************************************************************
 *DVI_DTG_0_BP_SOURCE - Source Select Register for DVI_DTG_0
 ***************************************************************************/
/* VEC_CFG :: DVI_DTG_0_BP_SOURCE :: reserved0 [31:04] */
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_reserved0_MASK            0xfffffff0
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_reserved0_SHIFT           4

/* VEC_CFG :: DVI_DTG_0_BP_SOURCE :: SOURCE [03:00] */
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_MASK               0x0000000f
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_SHIFT              0
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_DEFAULT            0x00000008
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_S_0                0
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_S_1                1
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_S_2                2
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_S_3                3
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_S_4                4
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_S_5                5
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_S_6                6
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_BP_0               7
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_DISABLE            8

/***************************************************************************
 *DVI_DTG_0_BP_ASSOC - BP Association Register for DVI_DTG_0
 ***************************************************************************/
/* VEC_CFG :: DVI_DTG_0_BP_ASSOC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC_reserved0_SHIFT            1

/* VEC_CFG :: DVI_DTG_0_BP_ASSOC :: SOURCE [00:00] */
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC_SOURCE_MASK                0x00000001
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC_SOURCE_SHIFT               0
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC_SOURCE_DEFAULT             0x00000000
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC_SOURCE_BP_0                0

/***************************************************************************
 *DVI_DVF_0_SOURCE - Source Select Register for DVI_DVF_0
 ***************************************************************************/
/* VEC_CFG :: DVI_DVF_0_SOURCE :: reserved0 [31:01] */
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_reserved0_SHIFT              1

/* VEC_CFG :: DVI_DVF_0_SOURCE :: SOURCE [00:00] */
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_MASK                  0x00000001
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_SHIFT                 0
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_DEFAULT               0x00000000
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_DVI_DTG_0             0
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_DISABLE               1

/***************************************************************************
 *TRIGGER_SEL_0 - Trigger Select Register for source S_0
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_SEL_0 :: reserved0 [31:06] */
#define BCHP_VEC_CFG_TRIGGER_SEL_0_reserved0_MASK                  0xffffffc0
#define BCHP_VEC_CFG_TRIGGER_SEL_0_reserved0_SHIFT                 6

/* VEC_CFG :: TRIGGER_SEL_0 :: DONT_SUPPRESS_FIRST_TRIGGER [05:05] */
#define BCHP_VEC_CFG_TRIGGER_SEL_0_DONT_SUPPRESS_FIRST_TRIGGER_MASK 0x00000020
#define BCHP_VEC_CFG_TRIGGER_SEL_0_DONT_SUPPRESS_FIRST_TRIGGER_SHIFT 5
#define BCHP_VEC_CFG_TRIGGER_SEL_0_DONT_SUPPRESS_FIRST_TRIGGER_DEFAULT 0x00000000

/* VEC_CFG :: TRIGGER_SEL_0 :: OVERRIDE [04:04] */
#define BCHP_VEC_CFG_TRIGGER_SEL_0_OVERRIDE_MASK                   0x00000010
#define BCHP_VEC_CFG_TRIGGER_SEL_0_OVERRIDE_SHIFT                  4
#define BCHP_VEC_CFG_TRIGGER_SEL_0_OVERRIDE_DEFAULT                0x00000000

/* VEC_CFG :: TRIGGER_SEL_0 :: SRC [03:00] */
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_MASK                        0x0000000f
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_SHIFT                       0
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_DEFAULT                     0x0000000b
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_IT_0                        0
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_IT_1                        1
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_IT_2                        2
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_DVI_DTG_0                   3
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_ITU656_DTG_0                4
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_STG_0                       5
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_STG_1                       6
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_STG_2                       7
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_STG_3                       8
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_STG_4                       9
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_STG_5                       10
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_DISABLE                     11

/***************************************************************************
 *TRIGGER_SEL_1 - Trigger Select Register for source S_1
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_SEL_1 :: reserved0 [31:06] */
#define BCHP_VEC_CFG_TRIGGER_SEL_1_reserved0_MASK                  0xffffffc0
#define BCHP_VEC_CFG_TRIGGER_SEL_1_reserved0_SHIFT                 6

/* VEC_CFG :: TRIGGER_SEL_1 :: DONT_SUPPRESS_FIRST_TRIGGER [05:05] */
#define BCHP_VEC_CFG_TRIGGER_SEL_1_DONT_SUPPRESS_FIRST_TRIGGER_MASK 0x00000020
#define BCHP_VEC_CFG_TRIGGER_SEL_1_DONT_SUPPRESS_FIRST_TRIGGER_SHIFT 5
#define BCHP_VEC_CFG_TRIGGER_SEL_1_DONT_SUPPRESS_FIRST_TRIGGER_DEFAULT 0x00000000

/* VEC_CFG :: TRIGGER_SEL_1 :: OVERRIDE [04:04] */
#define BCHP_VEC_CFG_TRIGGER_SEL_1_OVERRIDE_MASK                   0x00000010
#define BCHP_VEC_CFG_TRIGGER_SEL_1_OVERRIDE_SHIFT                  4
#define BCHP_VEC_CFG_TRIGGER_SEL_1_OVERRIDE_DEFAULT                0x00000000

/* VEC_CFG :: TRIGGER_SEL_1 :: SRC [03:00] */
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_MASK                        0x0000000f
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_SHIFT                       0
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_DEFAULT                     0x0000000b
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_IT_0                        0
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_IT_1                        1
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_IT_2                        2
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_DVI_DTG_0                   3
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_ITU656_DTG_0                4
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_STG_0                       5
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_STG_1                       6
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_STG_2                       7
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_STG_3                       8
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_STG_4                       9
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_STG_5                       10
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_DISABLE                     11

/***************************************************************************
 *TRIGGER_SEL_2 - Trigger Select Register for source S_2
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_SEL_2 :: reserved0 [31:06] */
#define BCHP_VEC_CFG_TRIGGER_SEL_2_reserved0_MASK                  0xffffffc0
#define BCHP_VEC_CFG_TRIGGER_SEL_2_reserved0_SHIFT                 6

/* VEC_CFG :: TRIGGER_SEL_2 :: DONT_SUPPRESS_FIRST_TRIGGER [05:05] */
#define BCHP_VEC_CFG_TRIGGER_SEL_2_DONT_SUPPRESS_FIRST_TRIGGER_MASK 0x00000020
#define BCHP_VEC_CFG_TRIGGER_SEL_2_DONT_SUPPRESS_FIRST_TRIGGER_SHIFT 5
#define BCHP_VEC_CFG_TRIGGER_SEL_2_DONT_SUPPRESS_FIRST_TRIGGER_DEFAULT 0x00000000

/* VEC_CFG :: TRIGGER_SEL_2 :: OVERRIDE [04:04] */
#define BCHP_VEC_CFG_TRIGGER_SEL_2_OVERRIDE_MASK                   0x00000010
#define BCHP_VEC_CFG_TRIGGER_SEL_2_OVERRIDE_SHIFT                  4
#define BCHP_VEC_CFG_TRIGGER_SEL_2_OVERRIDE_DEFAULT                0x00000000

/* VEC_CFG :: TRIGGER_SEL_2 :: SRC [03:00] */
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_MASK                        0x0000000f
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_SHIFT                       0
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_DEFAULT                     0x0000000b
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_IT_0                        0
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_IT_1                        1
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_IT_2                        2
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_DVI_DTG_0                   3
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_ITU656_DTG_0                4
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_STG_0                       5
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_STG_1                       6
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_STG_2                       7
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_STG_3                       8
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_STG_4                       9
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_STG_5                       10
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_DISABLE                     11

/***************************************************************************
 *TRIGGER_SEL_3 - Trigger Select Register for source S_3
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_SEL_3 :: reserved0 [31:06] */
#define BCHP_VEC_CFG_TRIGGER_SEL_3_reserved0_MASK                  0xffffffc0
#define BCHP_VEC_CFG_TRIGGER_SEL_3_reserved0_SHIFT                 6

/* VEC_CFG :: TRIGGER_SEL_3 :: DONT_SUPPRESS_FIRST_TRIGGER [05:05] */
#define BCHP_VEC_CFG_TRIGGER_SEL_3_DONT_SUPPRESS_FIRST_TRIGGER_MASK 0x00000020
#define BCHP_VEC_CFG_TRIGGER_SEL_3_DONT_SUPPRESS_FIRST_TRIGGER_SHIFT 5
#define BCHP_VEC_CFG_TRIGGER_SEL_3_DONT_SUPPRESS_FIRST_TRIGGER_DEFAULT 0x00000000

/* VEC_CFG :: TRIGGER_SEL_3 :: OVERRIDE [04:04] */
#define BCHP_VEC_CFG_TRIGGER_SEL_3_OVERRIDE_MASK                   0x00000010
#define BCHP_VEC_CFG_TRIGGER_SEL_3_OVERRIDE_SHIFT                  4
#define BCHP_VEC_CFG_TRIGGER_SEL_3_OVERRIDE_DEFAULT                0x00000000

/* VEC_CFG :: TRIGGER_SEL_3 :: SRC [03:00] */
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_MASK                        0x0000000f
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_SHIFT                       0
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_DEFAULT                     0x0000000b
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_IT_0                        0
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_IT_1                        1
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_IT_2                        2
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_DVI_DTG_0                   3
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_ITU656_DTG_0                4
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_STG_0                       5
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_STG_1                       6
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_STG_2                       7
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_STG_3                       8
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_STG_4                       9
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_STG_5                       10
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_DISABLE                     11

/***************************************************************************
 *TRIGGER_SEL_4 - Trigger Select Register for source S_4
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_SEL_4 :: reserved0 [31:06] */
#define BCHP_VEC_CFG_TRIGGER_SEL_4_reserved0_MASK                  0xffffffc0
#define BCHP_VEC_CFG_TRIGGER_SEL_4_reserved0_SHIFT                 6

/* VEC_CFG :: TRIGGER_SEL_4 :: DONT_SUPPRESS_FIRST_TRIGGER [05:05] */
#define BCHP_VEC_CFG_TRIGGER_SEL_4_DONT_SUPPRESS_FIRST_TRIGGER_MASK 0x00000020
#define BCHP_VEC_CFG_TRIGGER_SEL_4_DONT_SUPPRESS_FIRST_TRIGGER_SHIFT 5
#define BCHP_VEC_CFG_TRIGGER_SEL_4_DONT_SUPPRESS_FIRST_TRIGGER_DEFAULT 0x00000000

/* VEC_CFG :: TRIGGER_SEL_4 :: OVERRIDE [04:04] */
#define BCHP_VEC_CFG_TRIGGER_SEL_4_OVERRIDE_MASK                   0x00000010
#define BCHP_VEC_CFG_TRIGGER_SEL_4_OVERRIDE_SHIFT                  4
#define BCHP_VEC_CFG_TRIGGER_SEL_4_OVERRIDE_DEFAULT                0x00000000

/* VEC_CFG :: TRIGGER_SEL_4 :: SRC [03:00] */
#define BCHP_VEC_CFG_TRIGGER_SEL_4_SRC_MASK                        0x0000000f
#define BCHP_VEC_CFG_TRIGGER_SEL_4_SRC_SHIFT                       0
#define BCHP_VEC_CFG_TRIGGER_SEL_4_SRC_DEFAULT                     0x0000000b
#define BCHP_VEC_CFG_TRIGGER_SEL_4_SRC_IT_0                        0
#define BCHP_VEC_CFG_TRIGGER_SEL_4_SRC_IT_1                        1
#define BCHP_VEC_CFG_TRIGGER_SEL_4_SRC_IT_2                        2
#define BCHP_VEC_CFG_TRIGGER_SEL_4_SRC_DVI_DTG_0                   3
#define BCHP_VEC_CFG_TRIGGER_SEL_4_SRC_ITU656_DTG_0                4
#define BCHP_VEC_CFG_TRIGGER_SEL_4_SRC_STG_0                       5
#define BCHP_VEC_CFG_TRIGGER_SEL_4_SRC_STG_1                       6
#define BCHP_VEC_CFG_TRIGGER_SEL_4_SRC_STG_2                       7
#define BCHP_VEC_CFG_TRIGGER_SEL_4_SRC_STG_3                       8
#define BCHP_VEC_CFG_TRIGGER_SEL_4_SRC_STG_4                       9
#define BCHP_VEC_CFG_TRIGGER_SEL_4_SRC_STG_5                       10
#define BCHP_VEC_CFG_TRIGGER_SEL_4_SRC_DISABLE                     11

/***************************************************************************
 *TRIGGER_SEL_5 - Trigger Select Register for source S_5
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_SEL_5 :: reserved0 [31:06] */
#define BCHP_VEC_CFG_TRIGGER_SEL_5_reserved0_MASK                  0xffffffc0
#define BCHP_VEC_CFG_TRIGGER_SEL_5_reserved0_SHIFT                 6

/* VEC_CFG :: TRIGGER_SEL_5 :: DONT_SUPPRESS_FIRST_TRIGGER [05:05] */
#define BCHP_VEC_CFG_TRIGGER_SEL_5_DONT_SUPPRESS_FIRST_TRIGGER_MASK 0x00000020
#define BCHP_VEC_CFG_TRIGGER_SEL_5_DONT_SUPPRESS_FIRST_TRIGGER_SHIFT 5
#define BCHP_VEC_CFG_TRIGGER_SEL_5_DONT_SUPPRESS_FIRST_TRIGGER_DEFAULT 0x00000000

/* VEC_CFG :: TRIGGER_SEL_5 :: OVERRIDE [04:04] */
#define BCHP_VEC_CFG_TRIGGER_SEL_5_OVERRIDE_MASK                   0x00000010
#define BCHP_VEC_CFG_TRIGGER_SEL_5_OVERRIDE_SHIFT                  4
#define BCHP_VEC_CFG_TRIGGER_SEL_5_OVERRIDE_DEFAULT                0x00000000

/* VEC_CFG :: TRIGGER_SEL_5 :: SRC [03:00] */
#define BCHP_VEC_CFG_TRIGGER_SEL_5_SRC_MASK                        0x0000000f
#define BCHP_VEC_CFG_TRIGGER_SEL_5_SRC_SHIFT                       0
#define BCHP_VEC_CFG_TRIGGER_SEL_5_SRC_DEFAULT                     0x0000000b
#define BCHP_VEC_CFG_TRIGGER_SEL_5_SRC_IT_0                        0
#define BCHP_VEC_CFG_TRIGGER_SEL_5_SRC_IT_1                        1
#define BCHP_VEC_CFG_TRIGGER_SEL_5_SRC_IT_2                        2
#define BCHP_VEC_CFG_TRIGGER_SEL_5_SRC_DVI_DTG_0                   3
#define BCHP_VEC_CFG_TRIGGER_SEL_5_SRC_ITU656_DTG_0                4
#define BCHP_VEC_CFG_TRIGGER_SEL_5_SRC_STG_0                       5
#define BCHP_VEC_CFG_TRIGGER_SEL_5_SRC_STG_1                       6
#define BCHP_VEC_CFG_TRIGGER_SEL_5_SRC_STG_2                       7
#define BCHP_VEC_CFG_TRIGGER_SEL_5_SRC_STG_3                       8
#define BCHP_VEC_CFG_TRIGGER_SEL_5_SRC_STG_4                       9
#define BCHP_VEC_CFG_TRIGGER_SEL_5_SRC_STG_5                       10
#define BCHP_VEC_CFG_TRIGGER_SEL_5_SRC_DISABLE                     11

/***************************************************************************
 *TRIGGER_SEL_6 - Trigger Select Register for source S_6
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_SEL_6 :: reserved0 [31:06] */
#define BCHP_VEC_CFG_TRIGGER_SEL_6_reserved0_MASK                  0xffffffc0
#define BCHP_VEC_CFG_TRIGGER_SEL_6_reserved0_SHIFT                 6

/* VEC_CFG :: TRIGGER_SEL_6 :: DONT_SUPPRESS_FIRST_TRIGGER [05:05] */
#define BCHP_VEC_CFG_TRIGGER_SEL_6_DONT_SUPPRESS_FIRST_TRIGGER_MASK 0x00000020
#define BCHP_VEC_CFG_TRIGGER_SEL_6_DONT_SUPPRESS_FIRST_TRIGGER_SHIFT 5
#define BCHP_VEC_CFG_TRIGGER_SEL_6_DONT_SUPPRESS_FIRST_TRIGGER_DEFAULT 0x00000000

/* VEC_CFG :: TRIGGER_SEL_6 :: OVERRIDE [04:04] */
#define BCHP_VEC_CFG_TRIGGER_SEL_6_OVERRIDE_MASK                   0x00000010
#define BCHP_VEC_CFG_TRIGGER_SEL_6_OVERRIDE_SHIFT                  4
#define BCHP_VEC_CFG_TRIGGER_SEL_6_OVERRIDE_DEFAULT                0x00000000

/* VEC_CFG :: TRIGGER_SEL_6 :: SRC [03:00] */
#define BCHP_VEC_CFG_TRIGGER_SEL_6_SRC_MASK                        0x0000000f
#define BCHP_VEC_CFG_TRIGGER_SEL_6_SRC_SHIFT                       0
#define BCHP_VEC_CFG_TRIGGER_SEL_6_SRC_DEFAULT                     0x0000000b
#define BCHP_VEC_CFG_TRIGGER_SEL_6_SRC_IT_0                        0
#define BCHP_VEC_CFG_TRIGGER_SEL_6_SRC_IT_1                        1
#define BCHP_VEC_CFG_TRIGGER_SEL_6_SRC_IT_2                        2
#define BCHP_VEC_CFG_TRIGGER_SEL_6_SRC_DVI_DTG_0                   3
#define BCHP_VEC_CFG_TRIGGER_SEL_6_SRC_ITU656_DTG_0                4
#define BCHP_VEC_CFG_TRIGGER_SEL_6_SRC_STG_0                       5
#define BCHP_VEC_CFG_TRIGGER_SEL_6_SRC_STG_1                       6
#define BCHP_VEC_CFG_TRIGGER_SEL_6_SRC_STG_2                       7
#define BCHP_VEC_CFG_TRIGGER_SEL_6_SRC_STG_3                       8
#define BCHP_VEC_CFG_TRIGGER_SEL_6_SRC_STG_4                       9
#define BCHP_VEC_CFG_TRIGGER_SEL_6_SRC_STG_5                       10
#define BCHP_VEC_CFG_TRIGGER_SEL_6_SRC_DISABLE                     11

/***************************************************************************
 *CFG_EOP_MODE - VEC EOP Mode Control
 ***************************************************************************/
/* VEC_CFG :: CFG_EOP_MODE :: reserved0 [31:01] */
#define BCHP_VEC_CFG_CFG_EOP_MODE_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_CFG_EOP_MODE_reserved0_SHIFT                  1

/* VEC_CFG :: CFG_EOP_MODE :: CFG_EOP_MODE [00:00] */
#define BCHP_VEC_CFG_CFG_EOP_MODE_CFG_EOP_MODE_MASK                0x00000001
#define BCHP_VEC_CFG_CFG_EOP_MODE_CFG_EOP_MODE_SHIFT               0
#define BCHP_VEC_CFG_CFG_EOP_MODE_CFG_EOP_MODE_DEFAULT             0x00000000
#define BCHP_VEC_CFG_CFG_EOP_MODE_CFG_EOP_MODE_NORMAL              0
#define BCHP_VEC_CFG_CFG_EOP_MODE_CFG_EOP_MODE_VACTIVE_ONLY        1

/***************************************************************************
 *SOURCE_ENABLE_CONTROL_0 - VEC Source Enable Mode Control Register for source S_0
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_CONTROL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_reserved0_MASK        0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_reserved0_SHIFT       1

/* VEC_CFG :: SOURCE_ENABLE_CONTROL_0 :: ENABLE_CTRL [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_MASK      0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_SHIFT     0
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_DEFAULT   0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_ENABLE_BY_PICTURE 1
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_ALWAYS_ENABLE 0

/***************************************************************************
 *SOURCE_ENABLE_0 - VEC Source Enable Register for source S_0
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_reserved0_SHIFT               1

/* VEC_CFG :: SOURCE_ENABLE_0 :: VEC_SOURCE_ENABLE [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_MASK        0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_SHIFT       0
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_DEFAULT     0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_OFF         0
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_ON          1

/***************************************************************************
 *SOURCE_ENABLE_CONTROL_1 - VEC Source Enable Mode Control Register for source S_1
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_CONTROL_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_reserved0_MASK        0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_reserved0_SHIFT       1

/* VEC_CFG :: SOURCE_ENABLE_CONTROL_1 :: ENABLE_CTRL [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_ENABLE_CTRL_MASK      0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_ENABLE_CTRL_SHIFT     0
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_ENABLE_CTRL_DEFAULT   0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_ENABLE_CTRL_ENABLE_BY_PICTURE 1
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_ENABLE_CTRL_ALWAYS_ENABLE 0

/***************************************************************************
 *SOURCE_ENABLE_1 - VEC Source Enable Register for source S_1
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_reserved0_SHIFT               1

/* VEC_CFG :: SOURCE_ENABLE_1 :: VEC_SOURCE_ENABLE [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_VEC_SOURCE_ENABLE_MASK        0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_VEC_SOURCE_ENABLE_SHIFT       0
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_VEC_SOURCE_ENABLE_DEFAULT     0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_VEC_SOURCE_ENABLE_OFF         0
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_VEC_SOURCE_ENABLE_ON          1

/***************************************************************************
 *SOURCE_ENABLE_CONTROL_2 - VEC Source Enable Mode Control Register for source S_2
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_CONTROL_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_2_reserved0_MASK        0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_2_reserved0_SHIFT       1

/* VEC_CFG :: SOURCE_ENABLE_CONTROL_2 :: ENABLE_CTRL [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_2_ENABLE_CTRL_MASK      0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_2_ENABLE_CTRL_SHIFT     0
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_2_ENABLE_CTRL_DEFAULT   0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_2_ENABLE_CTRL_ENABLE_BY_PICTURE 1
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_2_ENABLE_CTRL_ALWAYS_ENABLE 0

/***************************************************************************
 *SOURCE_ENABLE_2 - VEC Source Enable Register for source S_2
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_2_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_2_reserved0_SHIFT               1

/* VEC_CFG :: SOURCE_ENABLE_2 :: VEC_SOURCE_ENABLE [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_2_VEC_SOURCE_ENABLE_MASK        0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_2_VEC_SOURCE_ENABLE_SHIFT       0
#define BCHP_VEC_CFG_SOURCE_ENABLE_2_VEC_SOURCE_ENABLE_DEFAULT     0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_2_VEC_SOURCE_ENABLE_OFF         0
#define BCHP_VEC_CFG_SOURCE_ENABLE_2_VEC_SOURCE_ENABLE_ON          1

/***************************************************************************
 *SOURCE_ENABLE_CONTROL_3 - VEC Source Enable Mode Control Register for source S_3
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_CONTROL_3 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_3_reserved0_MASK        0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_3_reserved0_SHIFT       1

/* VEC_CFG :: SOURCE_ENABLE_CONTROL_3 :: ENABLE_CTRL [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_3_ENABLE_CTRL_MASK      0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_3_ENABLE_CTRL_SHIFT     0
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_3_ENABLE_CTRL_DEFAULT   0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_3_ENABLE_CTRL_ENABLE_BY_PICTURE 1
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_3_ENABLE_CTRL_ALWAYS_ENABLE 0

/***************************************************************************
 *SOURCE_ENABLE_3 - VEC Source Enable Register for source S_3
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_3 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_3_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_3_reserved0_SHIFT               1

/* VEC_CFG :: SOURCE_ENABLE_3 :: VEC_SOURCE_ENABLE [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_3_VEC_SOURCE_ENABLE_MASK        0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_3_VEC_SOURCE_ENABLE_SHIFT       0
#define BCHP_VEC_CFG_SOURCE_ENABLE_3_VEC_SOURCE_ENABLE_DEFAULT     0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_3_VEC_SOURCE_ENABLE_OFF         0
#define BCHP_VEC_CFG_SOURCE_ENABLE_3_VEC_SOURCE_ENABLE_ON          1

/***************************************************************************
 *SOURCE_ENABLE_CONTROL_4 - VEC Source Enable Mode Control Register for source S_4
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_CONTROL_4 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_4_reserved0_MASK        0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_4_reserved0_SHIFT       1

/* VEC_CFG :: SOURCE_ENABLE_CONTROL_4 :: ENABLE_CTRL [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_4_ENABLE_CTRL_MASK      0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_4_ENABLE_CTRL_SHIFT     0
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_4_ENABLE_CTRL_DEFAULT   0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_4_ENABLE_CTRL_ENABLE_BY_PICTURE 1
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_4_ENABLE_CTRL_ALWAYS_ENABLE 0

/***************************************************************************
 *SOURCE_ENABLE_4 - VEC Source Enable Register for source S_4
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_4 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_4_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_4_reserved0_SHIFT               1

/* VEC_CFG :: SOURCE_ENABLE_4 :: VEC_SOURCE_ENABLE [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_4_VEC_SOURCE_ENABLE_MASK        0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_4_VEC_SOURCE_ENABLE_SHIFT       0
#define BCHP_VEC_CFG_SOURCE_ENABLE_4_VEC_SOURCE_ENABLE_DEFAULT     0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_4_VEC_SOURCE_ENABLE_OFF         0
#define BCHP_VEC_CFG_SOURCE_ENABLE_4_VEC_SOURCE_ENABLE_ON          1

/***************************************************************************
 *SOURCE_ENABLE_CONTROL_5 - VEC Source Enable Mode Control Register for source S_5
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_CONTROL_5 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_5_reserved0_MASK        0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_5_reserved0_SHIFT       1

/* VEC_CFG :: SOURCE_ENABLE_CONTROL_5 :: ENABLE_CTRL [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_5_ENABLE_CTRL_MASK      0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_5_ENABLE_CTRL_SHIFT     0
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_5_ENABLE_CTRL_DEFAULT   0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_5_ENABLE_CTRL_ENABLE_BY_PICTURE 1
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_5_ENABLE_CTRL_ALWAYS_ENABLE 0

/***************************************************************************
 *SOURCE_ENABLE_5 - VEC Source Enable Register for source S_5
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_5 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_5_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_5_reserved0_SHIFT               1

/* VEC_CFG :: SOURCE_ENABLE_5 :: VEC_SOURCE_ENABLE [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_5_VEC_SOURCE_ENABLE_MASK        0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_5_VEC_SOURCE_ENABLE_SHIFT       0
#define BCHP_VEC_CFG_SOURCE_ENABLE_5_VEC_SOURCE_ENABLE_DEFAULT     0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_5_VEC_SOURCE_ENABLE_OFF         0
#define BCHP_VEC_CFG_SOURCE_ENABLE_5_VEC_SOURCE_ENABLE_ON          1

/***************************************************************************
 *SOURCE_ENABLE_CONTROL_6 - VEC Source Enable Mode Control Register for source S_6
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_CONTROL_6 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_6_reserved0_MASK        0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_6_reserved0_SHIFT       1

/* VEC_CFG :: SOURCE_ENABLE_CONTROL_6 :: ENABLE_CTRL [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_6_ENABLE_CTRL_MASK      0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_6_ENABLE_CTRL_SHIFT     0
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_6_ENABLE_CTRL_DEFAULT   0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_6_ENABLE_CTRL_ENABLE_BY_PICTURE 1
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_6_ENABLE_CTRL_ALWAYS_ENABLE 0

/***************************************************************************
 *SOURCE_ENABLE_6 - VEC Source Enable Register for source S_6
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_6 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_6_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_6_reserved0_SHIFT               1

/* VEC_CFG :: SOURCE_ENABLE_6 :: VEC_SOURCE_ENABLE [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_6_VEC_SOURCE_ENABLE_MASK        0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_6_VEC_SOURCE_ENABLE_SHIFT       0
#define BCHP_VEC_CFG_SOURCE_ENABLE_6_VEC_SOURCE_ENABLE_DEFAULT     0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_6_VEC_SOURCE_ENABLE_OFF         0
#define BCHP_VEC_CFG_SOURCE_ENABLE_6_VEC_SOURCE_ENABLE_ON          1

/***************************************************************************
 *BP_SOURCE_ENABLE_CONTROL_0 - VEC BP Source Enable Mode Control Register for source BP_0
 ***************************************************************************/
/* VEC_CFG :: BP_SOURCE_ENABLE_CONTROL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_reserved0_MASK     0xfffffffe
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_reserved0_SHIFT    1

/* VEC_CFG :: BP_SOURCE_ENABLE_CONTROL_0 :: ENABLE_CTRL [00:00] */
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_MASK   0x00000001
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_SHIFT  0
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_DEFAULT 0x00000000
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_ENABLE_BY_PICTURE 1
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_ALWAYS_ENABLE 0

/***************************************************************************
 *BP_SOURCE_ENABLE_0 - VEC BP Source Enable Register for source BP_0
 ***************************************************************************/
/* VEC_CFG :: BP_SOURCE_ENABLE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_reserved0_SHIFT            1

/* VEC_CFG :: BP_SOURCE_ENABLE_0 :: VEC_SOURCE_ENABLE [00:00] */
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_MASK     0x00000001
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_SHIFT    0
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_DEFAULT  0x00000000
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_OFF      0
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_ON       1

/***************************************************************************
 *SW_INIT_IT_0 - Software Init register for IT_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_IT_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_IT_0_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_IT_0_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_IT_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_IT_0_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_IT_0_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_IT_0_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_IT_1 - Software Init register for IT_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_IT_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_IT_1_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_IT_1_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_IT_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_IT_1_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_IT_1_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_IT_1_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_IT_2 - Software Init register for IT_2
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_IT_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_IT_2_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_IT_2_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_IT_2 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_IT_2_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_IT_2_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_IT_2_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_VF_0 - Software Init register for VF_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_VF_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_VF_0_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_VF_0_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_VF_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_VF_0_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_VF_0_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_VF_0_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_VF_1 - Software Init register for VF_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_VF_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_VF_1_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_VF_1_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_VF_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_VF_1_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_VF_1_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_VF_1_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_SECAM_0 - Software Init register for SECAM_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_SECAM_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_SECAM_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_SECAM_1 - Software Init register for SECAM_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_SECAM_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_1_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_SECAM_1_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_SECAM_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_1_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_SECAM_1_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_SECAM_1_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_SECAM_2 - Software Init register for SECAM_2
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_SECAM_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_2_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_SECAM_2_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_SECAM_2 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_2_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_SECAM_2_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_SECAM_2_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_SDSRC_0 - Software Init register for SDSRC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_SDSRC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_SDSRC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_HDSRC_0 - Software Init register for HDSRC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_HDSRC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_HDSRC_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_HDSRC_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_HDSRC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_HDSRC_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_HDSRC_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_HDSRC_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_ANA_MISC - Software Init register for ANA_MISC
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ANA_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_ANA_MISC :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_VEC_MISC - Software Init register for VEC MISC
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_VEC_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_VEC_MISC :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_TPG_0 - Software Init register for TPG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_TPG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_TPG_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_TPG_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_TPG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_TPG_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_TPG_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_TPG_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_STG_0 - Software Init register for STG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_STG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_STG_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_STG_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_STG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_STG_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_STG_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_STG_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_STG_1 - Software Init register for STG_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_STG_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_STG_1_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_STG_1_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_STG_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_STG_1_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_STG_1_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_STG_1_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_STG_2 - Software Init register for STG_2
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_STG_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_STG_2_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_STG_2_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_STG_2 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_STG_2_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_STG_2_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_STG_2_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_STG_3 - Software Init register for STG_3
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_STG_3 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_STG_3_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_STG_3_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_STG_3 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_STG_3_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_STG_3_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_STG_3_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_STG_4 - Software Init register for STG_4
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_STG_4 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_STG_4_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_STG_4_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_STG_4 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_STG_4_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_STG_4_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_STG_4_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_STG_5 - Software Init register for STG_5
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_STG_5 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_STG_5_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_STG_5_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_STG_5 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_STG_5_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_STG_5_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_STG_5_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_MISC - Software Init register for MISC
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_MISC_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_MISC_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_MISC :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_MISC_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_MISC_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_MISC_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_CABLE_DETECT_0 - Software Init register for CABLE_DETECT_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CABLE_DETECT_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_reserved0_MASK         0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_reserved0_SHIFT        1

/* VEC_CFG :: SW_INIT_CABLE_DETECT_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_INIT_MASK              0x00000001
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_INIT_SHIFT             0
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_INIT_DEFAULT           0x00000000

/***************************************************************************
 *SW_INIT_DECIM_0 - Software Init register for DECIM_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DECIM_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_DECIM_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_BP_FIFO_0 - Software Init register for BP_FIFO_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_BP_FIFO_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_BP_FIFO_0_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_BP_FIFO_0_reserved0_SHIFT             1

/* VEC_CFG :: SW_INIT_BP_FIFO_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_BP_FIFO_0_INIT_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_INIT_BP_FIFO_0_INIT_SHIFT                  0
#define BCHP_VEC_CFG_SW_INIT_BP_FIFO_0_INIT_DEFAULT                0x00000000

/***************************************************************************
 *SW_INIT_DVI_DTG_0 - Software Init register for DVI DTG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_DTG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_reserved0_SHIFT             1

/* VEC_CFG :: SW_INIT_DVI_DTG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_INIT_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_INIT_SHIFT                  0
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_INIT_DEFAULT                0x00000000

/***************************************************************************
 *SW_INIT_DVI_CSC_0 - Software Init register for DVI CSC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_CSC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0_reserved0_SHIFT             1

/* VEC_CFG :: SW_INIT_DVI_CSC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0_INIT_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0_INIT_SHIFT                  0
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0_INIT_DEFAULT                0x00000000

/***************************************************************************
 *SW_INIT_DVI_DVF_0 - Software Init register for DVI DVF_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_DVF_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_reserved0_SHIFT             1

/* VEC_CFG :: SW_INIT_DVI_DVF_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_INIT_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_INIT_SHIFT                  0
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_INIT_DEFAULT                0x00000000

/***************************************************************************
 *SW_INIT_DVI_FC_0 - Software Init register for DVI FC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_FC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_DVI_FC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_DVI_MISC_0 - Software Init register for DVI MISC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_MISC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_DVI_MISC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_DVI_MISC_1 - Software Init register for DVI MISC_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_MISC_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_DVI_MISC_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_ITU656_DTG_0 - Software Init register for ITU656 DTG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_DTG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_reserved0_SHIFT          1

/* VEC_CFG :: SW_INIT_ITU656_DTG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_INIT_MASK                0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_INIT_SHIFT               0
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_INIT_DEFAULT             0x00000000

/***************************************************************************
 *SW_INIT_ITU656_CSC_0 - Software Init register for 656 CSC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_CSC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_reserved0_SHIFT          1

/* VEC_CFG :: SW_INIT_ITU656_CSC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_INIT_MASK                0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_INIT_SHIFT               0
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_INIT_DEFAULT             0x00000000

/***************************************************************************
 *SW_INIT_ITU656_DVF_0 - Software Init register for 656 DVF_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_DVF_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_reserved0_SHIFT          1

/* VEC_CFG :: SW_INIT_ITU656_DVF_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_INIT_MASK                0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_INIT_SHIFT               0
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_INIT_DEFAULT             0x00000000

/***************************************************************************
 *SW_INIT_ITU656_FORMATTER_0 - Software Init register for 656 Formatter 0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_FORMATTER_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_reserved0_MASK     0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_reserved0_SHIFT    1

/* VEC_CFG :: SW_INIT_ITU656_FORMATTER_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_INIT_MASK          0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_INIT_SHIFT         0
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_INIT_DEFAULT       0x00000000

/***************************************************************************
 *SW_INIT_CCE_0 - Software Init register for CCE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CCE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CCE_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CCE_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_CCE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CCE_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_CCE_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_CCE_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_CCE_1 - Software Init register for CCE_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CCE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CCE_1_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CCE_1_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_CCE_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CCE_1_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_CCE_1_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_CCE_1_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_WSE_0 - Software Init register for WSE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_WSE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_WSE_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_WSE_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_WSE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_WSE_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_WSE_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_WSE_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_WSE_1 - Software Init register for WSE_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_WSE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_WSE_1_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_WSE_1_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_WSE_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_WSE_1_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_WSE_1_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_WSE_1_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_CGMSAE_0 - Software Init register for CGMSAE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CGMSAE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_CGMSAE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_CGMSAE_1 - Software Init register for CGMSAE_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CGMSAE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_1_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_1_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_CGMSAE_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_1_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_1_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_1_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_TTE_0 - Software Init register for TTE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_TTE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_TTE_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_TTE_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_TTE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_TTE_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_TTE_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_TTE_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_TTE_1 - Software Init register for TTE_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_TTE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_TTE_1_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_TTE_1_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_TTE_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_TTE_1_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_TTE_1_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_TTE_1_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_GSE_0 - Software Init register for GSE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_GSE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_GSE_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_GSE_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_GSE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_GSE_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_GSE_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_GSE_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_GSE_1 - Software Init register for GSE_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_GSE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_GSE_1_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_GSE_1_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_GSE_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_GSE_1_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_GSE_1_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_GSE_1_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_AMOLE_0 - Software Init register for AMOLE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_AMOLE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_AMOLE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_AMOLE_1 - Software Init register for AMOLE_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_AMOLE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_1_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_AMOLE_1_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_AMOLE_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_1_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_AMOLE_1_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_AMOLE_1_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_PASSTHRU_0 - Software Init register for PASSTHRU_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_PASSTHRU_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_PASSTHRU_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_PASSTHRU_1 - Software Init register for PASSTHRU_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_PASSTHRU_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_PASSTHRU_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_PASSTHRU_2 - Software Init register for PASSTHRU_2
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_PASSTHRU_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_2_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_2_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_PASSTHRU_2 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_2_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_2_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_2_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_CCE_ANCIL_0 - Software Init register for CCE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CCE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_CCE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_WSE_ANCIL_0 - Software Init register for WSE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_WSE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_WSE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_TTE_ANCIL_0 - Software Init register for TTE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_TTE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_TTE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_GSE_ANCIL_0 - Software Init register for GSE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_GSE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_GSE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_AMOLE_ANCIL_0 - Software Init register for AMOLE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_AMOLE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_reserved0_MASK          0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_reserved0_SHIFT         1

/* VEC_CFG :: SW_INIT_AMOLE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_INIT_MASK               0x00000001
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_INIT_SHIFT              0
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_INIT_DEFAULT            0x00000000

/***************************************************************************
 *SW_INIT_ANCI656_ANCIL_0 - Software Init register for ANCI656_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ANCI656_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_reserved0_MASK        0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_reserved0_SHIFT       1

/* VEC_CFG :: SW_INIT_ANCI656_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_INIT_MASK             0x00000001
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_INIT_SHIFT            0
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_INIT_DEFAULT          0x00000000

/***************************************************************************
 *SW_INIT_PASSTHRU_ANCIL_0 - Software Init register for PASSTHRU_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_PASSTHRU_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_reserved0_MASK       0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_reserved0_SHIFT      1

/* VEC_CFG :: SW_INIT_PASSTHRU_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_INIT_MASK            0x00000001
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_INIT_SHIFT           0
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_INIT_DEFAULT         0x00000000

/***************************************************************************
 *SW_INIT_VBI_MISC - Software Init register for VBI_MISC
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_VBI_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_VBI_MISC :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_INIT_DEFAULT                 0x00000000

#endif /* #ifndef BCHP_VEC_CFG_H__ */

/* End of File */
