{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 06 13:34:39 2012 " "Info: Processing started: Mon Aug 06 13:34:39 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clk_test_led -c clk_test_led " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clk_test_led -c clk_test_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "clk_test_led.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test_led.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_test:a1\|clk_out_sig " "Info: Detected ripple clock \"clk_test:a1\|clk_out_sig\" as buffer" {  } { { "clk_test.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_test:a1\|clk_out_sig" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register clk_test:a1\|clk_sig\[4\] register clk_test:a1\|clk_sig\[18\] 55.18 MHz 18.122 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 55.18 MHz between source register \"clk_test:a1\|clk_sig\[4\]\" and destination register \"clk_test:a1\|clk_sig\[18\]\" (period= 18.122 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.413 ns + Longest register register " "Info: + Longest register to register delay is 17.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_test:a1\|clk_sig\[4\] 1 REG LC_X15_Y3_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y3_N2; Fanout = 3; REG Node = 'clk_test:a1\|clk_sig\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_test:a1|clk_sig[4] } "NODE_NAME" } } { "clk_test.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.181 ns) + CELL(0.747 ns) 3.928 ns clk_test:a1\|Add0~27 2 COMB LC_X8_Y5_N7 2 " "Info: 2: + IC(3.181 ns) + CELL(0.747 ns) = 3.928 ns; Loc. = LC_X8_Y5_N7; Fanout = 2; COMB Node = 'clk_test:a1\|Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.928 ns" { clk_test:a1|clk_sig[4] clk_test:a1|Add0~27 } "NODE_NAME" } } { "clk_test.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.051 ns clk_test:a1\|Add0~32 3 COMB LC_X8_Y5_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 4.051 ns; Loc. = LC_X8_Y5_N8; Fanout = 2; COMB Node = 'clk_test:a1\|Add0~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { clk_test:a1|Add0~27 clk_test:a1|Add0~32 } "NODE_NAME" } } { "clk_test.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 4.450 ns clk_test:a1\|Add0~22 4 COMB LC_X8_Y5_N9 6 " "Info: 4: + IC(0.000 ns) + CELL(0.399 ns) = 4.450 ns; Loc. = LC_X8_Y5_N9; Fanout = 6; COMB Node = 'clk_test:a1\|Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { clk_test:a1|Add0~32 clk_test:a1|Add0~22 } "NODE_NAME" } } { "clk_test.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 4.696 ns clk_test:a1\|Add0~42 5 COMB LC_X9_Y5_N4 6 " "Info: 5: + IC(0.000 ns) + CELL(0.246 ns) = 4.696 ns; Loc. = LC_X9_Y5_N4; Fanout = 6; COMB Node = 'clk_test:a1\|Add0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk_test:a1|Add0~22 clk_test:a1|Add0~42 } "NODE_NAME" } } { "clk_test.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 5.671 ns clk_test:a1\|Add0~60 6 COMB LC_X9_Y5_N5 2 " "Info: 6: + IC(0.000 ns) + CELL(0.975 ns) = 5.671 ns; Loc. = LC_X9_Y5_N5; Fanout = 2; COMB Node = 'clk_test:a1\|Add0~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { clk_test:a1|Add0~42 clk_test:a1|Add0~60 } "NODE_NAME" } } { "clk_test.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.473 ns) + CELL(0.511 ns) 8.655 ns clk_test:a1\|Equal0~3 7 COMB LC_X8_Y6_N4 1 " "Info: 7: + IC(2.473 ns) + CELL(0.511 ns) = 8.655 ns; Loc. = LC_X8_Y6_N4; Fanout = 1; COMB Node = 'clk_test:a1\|Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.984 ns" { clk_test:a1|Add0~60 clk_test:a1|Equal0~3 } "NODE_NAME" } } { "clk_test.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.511 ns) 9.923 ns clk_test:a1\|Equal0~4 8 COMB LC_X8_Y6_N8 2 " "Info: 8: + IC(0.757 ns) + CELL(0.511 ns) = 9.923 ns; Loc. = LC_X8_Y6_N8; Fanout = 2; COMB Node = 'clk_test:a1\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk_test:a1|Equal0~3 clk_test:a1|Equal0~4 } "NODE_NAME" } } { "clk_test.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.013 ns) + CELL(0.200 ns) 13.136 ns clk_test:a1\|Equal0~7 9 COMB LC_X14_Y4_N8 12 " "Info: 9: + IC(3.013 ns) + CELL(0.200 ns) = 13.136 ns; Loc. = LC_X14_Y4_N8; Fanout = 12; COMB Node = 'clk_test:a1\|Equal0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.213 ns" { clk_test:a1|Equal0~4 clk_test:a1|Equal0~7 } "NODE_NAME" } } { "clk_test.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.686 ns) + CELL(0.591 ns) 17.413 ns clk_test:a1\|clk_sig\[18\] 10 REG LC_X6_Y9_N2 3 " "Info: 10: + IC(3.686 ns) + CELL(0.591 ns) = 17.413 ns; Loc. = LC_X6_Y9_N2; Fanout = 3; REG Node = 'clk_test:a1\|clk_sig\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.277 ns" { clk_test:a1|Equal0~7 clk_test:a1|clk_sig[18] } "NODE_NAME" } } { "clk_test.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.303 ns ( 24.71 % ) " "Info: Total cell delay = 4.303 ns ( 24.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.110 ns ( 75.29 % ) " "Info: Total interconnect delay = 13.110 ns ( 75.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.413 ns" { clk_test:a1|clk_sig[4] clk_test:a1|Add0~27 clk_test:a1|Add0~32 clk_test:a1|Add0~22 clk_test:a1|Add0~42 clk_test:a1|Add0~60 clk_test:a1|Equal0~3 clk_test:a1|Equal0~4 clk_test:a1|Equal0~7 clk_test:a1|clk_sig[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.413 ns" { clk_test:a1|clk_sig[4] {} clk_test:a1|Add0~27 {} clk_test:a1|Add0~32 {} clk_test:a1|Add0~22 {} clk_test:a1|Add0~42 {} clk_test:a1|Add0~60 {} clk_test:a1|Equal0~3 {} clk_test:a1|Equal0~4 {} clk_test:a1|Equal0~7 {} clk_test:a1|clk_sig[18] {} } { 0.000ns 3.181ns 0.000ns 0.000ns 0.000ns 0.000ns 2.473ns 0.757ns 3.013ns 3.686ns } { 0.000ns 0.747ns 0.123ns 0.399ns 0.246ns 0.975ns 0.511ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "clk_test_led.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test_led.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns clk_test:a1\|clk_sig\[18\] 2 REG LC_X6_Y9_N2 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X6_Y9_N2; Fanout = 3; REG Node = 'clk_test:a1\|clk_sig\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in clk_test:a1|clk_sig[18] } "NODE_NAME" } } { "clk_test.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clk_test:a1|clk_sig[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clk_test:a1|clk_sig[18] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "clk_test_led.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test_led.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns clk_test:a1\|clk_sig\[4\] 2 REG LC_X15_Y3_N2 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X15_Y3_N2; Fanout = 3; REG Node = 'clk_test:a1\|clk_sig\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in clk_test:a1|clk_sig[4] } "NODE_NAME" } } { "clk_test.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clk_test:a1|clk_sig[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clk_test:a1|clk_sig[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clk_test:a1|clk_sig[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clk_test:a1|clk_sig[18] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clk_test:a1|clk_sig[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clk_test:a1|clk_sig[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "clk_test.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "clk_test.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.413 ns" { clk_test:a1|clk_sig[4] clk_test:a1|Add0~27 clk_test:a1|Add0~32 clk_test:a1|Add0~22 clk_test:a1|Add0~42 clk_test:a1|Add0~60 clk_test:a1|Equal0~3 clk_test:a1|Equal0~4 clk_test:a1|Equal0~7 clk_test:a1|clk_sig[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.413 ns" { clk_test:a1|clk_sig[4] {} clk_test:a1|Add0~27 {} clk_test:a1|Add0~32 {} clk_test:a1|Add0~22 {} clk_test:a1|Add0~42 {} clk_test:a1|Add0~60 {} clk_test:a1|Equal0~3 {} clk_test:a1|Equal0~4 {} clk_test:a1|Equal0~7 {} clk_test:a1|clk_sig[18] {} } { 0.000ns 3.181ns 0.000ns 0.000ns 0.000ns 0.000ns 2.473ns 0.757ns 3.013ns 3.686ns } { 0.000ns 0.747ns 0.123ns 0.399ns 0.246ns 0.975ns 0.511ns 0.511ns 0.200ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clk_test:a1|clk_sig[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clk_test:a1|clk_sig[18] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clk_test:a1|clk_sig[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clk_test:a1|clk_sig[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in led_out led_sig 11.220 ns register " "Info: tco from clock \"clk_in\" to destination pin \"led_out\" through register \"led_sig\" is 11.220 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 5.971 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 5.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "clk_test_led.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test_led.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clk_test:a1\|clk_out_sig 2 REG LC_X14_Y4_N6 2 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y4_N6; Fanout = 2; REG Node = 'clk_test:a1\|clk_out_sig'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clk_test:a1|clk_out_sig } "NODE_NAME" } } { "clk_test.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.918 ns) 5.971 ns led_sig 3 REG LC_X14_Y4_N5 2 " "Info: 3: + IC(0.858 ns) + CELL(0.918 ns) = 5.971 ns; Loc. = LC_X14_Y4_N5; Fanout = 2; REG Node = 'led_sig'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { clk_test:a1|clk_out_sig led_sig } "NODE_NAME" } } { "clk_test_led.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test_led.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 56.52 % ) " "Info: Total cell delay = 3.375 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.596 ns ( 43.48 % ) " "Info: Total interconnect delay = 2.596 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.971 ns" { clk_in clk_test:a1|clk_out_sig led_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.971 ns" { clk_in {} clk_in~combout {} clk_test:a1|clk_out_sig {} led_sig {} } { 0.000ns 0.000ns 1.738ns 0.858ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "clk_test_led.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test_led.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.873 ns + Longest register pin " "Info: + Longest register to pin delay is 4.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_sig 1 REG LC_X14_Y4_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y4_N5; Fanout = 2; REG Node = 'led_sig'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_sig } "NODE_NAME" } } { "clk_test_led.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test_led.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.551 ns) + CELL(2.322 ns) 4.873 ns led_out 2 PIN PIN_80 0 " "Info: 2: + IC(2.551 ns) + CELL(2.322 ns) = 4.873 ns; Loc. = PIN_80; Fanout = 0; PIN Node = 'led_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.873 ns" { led_sig led_out } "NODE_NAME" } } { "clk_test_led.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clk_test_led.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 47.65 % ) " "Info: Total cell delay = 2.322 ns ( 47.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.551 ns ( 52.35 % ) " "Info: Total interconnect delay = 2.551 ns ( 52.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.873 ns" { led_sig led_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.873 ns" { led_sig {} led_out {} } { 0.000ns 2.551ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.971 ns" { clk_in clk_test:a1|clk_out_sig led_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.971 ns" { clk_in {} clk_in~combout {} clk_test:a1|clk_out_sig {} led_sig {} } { 0.000ns 0.000ns 1.738ns 0.858ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.873 ns" { led_sig led_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.873 ns" { led_sig {} led_out {} } { 0.000ns 2.551ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 06 13:34:40 2012 " "Info: Processing ended: Mon Aug 06 13:34:40 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
