Info (10281): Verilog HDL Declaration information at lab_PD4_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab_PD4_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab_PD4_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab_PD4_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/synthesis/submodules/lab_PD4_mm_interconnect_0_router.sv Line: 49
