# Reading pref.tcl
# do mips_sc_org_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org {C:/Users/alexa/Documents/GitHub/mips_sc_org/mips_sc_org.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:57:17 on Jun 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org" C:/Users/alexa/Documents/GitHub/mips_sc_org/mips_sc_org.sv 
# -- Compiling module mips_sc_org
# 
# Top level modules:
# 	mips_sc_org
# End time: 05:57:17 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org {C:/Users/alexa/Documents/GitHub/mips_sc_org/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:57:17 on Jun 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org" C:/Users/alexa/Documents/GitHub/mips_sc_org/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 05:57:17 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org {C:/Users/alexa/Documents/GitHub/mips_sc_org/mips.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:57:17 on Jun 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org" C:/Users/alexa/Documents/GitHub/mips_sc_org/mips.sv 
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# End time: 05:57:17 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org {C:/Users/alexa/Documents/GitHub/mips_sc_org/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:57:18 on Jun 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org" C:/Users/alexa/Documents/GitHub/mips_sc_org/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 05:57:18 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org {C:/Users/alexa/Documents/GitHub/mips_sc_org/maindec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:57:18 on Jun 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org" C:/Users/alexa/Documents/GitHub/mips_sc_org/maindec.sv 
# -- Compiling module maindec
# 
# Top level modules:
# 	maindec
# End time: 05:57:18 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org {C:/Users/alexa/Documents/GitHub/mips_sc_org/aludec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:57:18 on Jun 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org" C:/Users/alexa/Documents/GitHub/mips_sc_org/aludec.sv 
# -- Compiling module aludec
# 
# Top level modules:
# 	aludec
# End time: 05:57:18 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org {C:/Users/alexa/Documents/GitHub/mips_sc_org/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:57:18 on Jun 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org" C:/Users/alexa/Documents/GitHub/mips_sc_org/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 05:57:18 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org {C:/Users/alexa/Documents/GitHub/mips_sc_org/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:57:18 on Jun 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org" C:/Users/alexa/Documents/GitHub/mips_sc_org/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 05:57:18 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org {C:/Users/alexa/Documents/GitHub/mips_sc_org/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:57:18 on Jun 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org" C:/Users/alexa/Documents/GitHub/mips_sc_org/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 05:57:18 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org {C:/Users/alexa/Documents/GitHub/mips_sc_org/sl2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:57:18 on Jun 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org" C:/Users/alexa/Documents/GitHub/mips_sc_org/sl2.sv 
# -- Compiling module sl2
# 
# Top level modules:
# 	sl2
# End time: 05:57:18 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org {C:/Users/alexa/Documents/GitHub/mips_sc_org/signext.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:57:18 on Jun 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org" C:/Users/alexa/Documents/GitHub/mips_sc_org/signext.sv 
# -- Compiling module signext
# 
# Top level modules:
# 	signext
# End time: 05:57:18 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org {C:/Users/alexa/Documents/GitHub/mips_sc_org/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:57:18 on Jun 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org" C:/Users/alexa/Documents/GitHub/mips_sc_org/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 05:57:18 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org {C:/Users/alexa/Documents/GitHub/mips_sc_org/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:57:18 on Jun 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org" C:/Users/alexa/Documents/GitHub/mips_sc_org/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 05:57:19 on Jun 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org {C:/Users/alexa/Documents/GitHub/mips_sc_org/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:57:19 on Jun 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org" C:/Users/alexa/Documents/GitHub/mips_sc_org/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 05:57:19 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org {C:/Users/alexa/Documents/GitHub/mips_sc_org/muxBEQBNE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:57:19 on Jun 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org" C:/Users/alexa/Documents/GitHub/mips_sc_org/muxBEQBNE.sv 
# -- Compiling module muxBEQBNE
# 
# Top level modules:
# 	muxBEQBNE
# End time: 05:57:19 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org {C:/Users/alexa/Documents/GitHub/mips_sc_org/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:57:19 on Jun 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_sc_org" C:/Users/alexa/Documents/GitHub/mips_sc_org/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 05:57:19 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
cd ..
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
cd ..
vlog *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:57:31 on Jun 18,2025
# vlog -reportprogress 300 adder.sv alu.sv aludec.sv controller.sv cpu_tb.sv datapath.sv dmem.sv flopr.sv imem.sv maindec.sv mips.sv mips_sc_org.sv mux2.sv muxBEQBNE.sv regfile.sv signext.sv sl2.sv tb_dmem.sv tb_flopr.sv tb_imem.sv tb_singext.sv tb_sl2.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module aludec
# -- Compiling module controller
# -- Compiling module tb_cpu
# -- Compiling module datapath
# -- Compiling module dmem
# -- Compiling module flopr
# -- Compiling module imem
# -- Compiling module maindec
# -- Compiling module mips
# -- Compiling module mips_sc_org
# -- Compiling module mux2
# -- Compiling module muxBEQBNE
# -- Compiling module regfile
# -- Compiling module signext
# -- Compiling module sl2
# -- Compiling module tb_dmem
# -- Compiling module tb_flopr
# -- Compiling module tb_imem
# -- Compiling module tb_signext
# -- Compiling module tb_sl2
# 
# Top level modules:
# 	tb_cpu
# 	tb_dmem
# 	tb_flopr
# 	tb_imem
# 	tb_signext
# 	tb_sl2
# End time: 05:57:31 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim tb_imem
# vsim tb_imem 
# Start time: 05:57:37 on Jun 18,2025
# Loading sv_std.std
# Loading work.tb_imem
# Loading work.imem
# ** Error: (vsim-3043) Unresolved reference to 'mem'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_imem File: tb_imem.sv Line: 30
# Error loading design
# End time: 05:57:38 on Jun 18,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:59:10 on Jun 18,2025
# vlog -reportprogress 300 adder.sv alu.sv aludec.sv controller.sv cpu_tb.sv datapath.sv dmem.sv flopr.sv imem.sv maindec.sv mips.sv mips_sc_org.sv mux2.sv muxBEQBNE.sv regfile.sv signext.sv sl2.sv tb_dmem.sv tb_flopr.sv tb_imem.sv tb_singext.sv tb_sl2.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module aludec
# -- Compiling module controller
# -- Compiling module tb_cpu
# -- Compiling module datapath
# -- Compiling module dmem
# -- Compiling module flopr
# -- Compiling module imem
# -- Compiling module maindec
# -- Compiling module mips
# -- Compiling module mips_sc_org
# -- Compiling module mux2
# -- Compiling module muxBEQBNE
# -- Compiling module regfile
# -- Compiling module signext
# -- Compiling module sl2
# -- Compiling module tb_dmem
# -- Compiling module tb_flopr
# -- Compiling module tb_imem
# -- Compiling module tb_signext
# -- Compiling module tb_sl2
# 
# Top level modules:
# 	tb_cpu
# 	tb_dmem
# 	tb_flopr
# 	tb_imem
# 	tb_signext
# 	tb_sl2
# End time: 05:59:10 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim tb_imem
# vsim tb_imem 
# Start time: 05:59:12 on Jun 18,2025
# Loading sv_std.std
# Loading work.tb_imem
# Loading work.imem
run -all
# ===================================
#  INÍCIO DO TESTE PARA IMEM
# ===================================
# Memória inicializada com valores:
# Endereço 0: 00000000
# Endereço 1: 11111111
# Endereço 2: 22222222
# Endereço 3: 33333333
# 
# [TESTE 1] Leitura endereço 0
# Entrada: a= 0
# Saída: rd=20080018
# ** Error: Leitura addr 0 falhou
#    Time: 10 ps  Scope: tb_imem File: tb_imem.sv Line: 38
# 
# [TESTE 2] Leitura endereço 1
# Entrada: a= 1
# Saída: rd=20090001
# ** Error: Leitura addr 1 falhou
#    Time: 20 ps  Scope: tb_imem File: tb_imem.sv Line: 45
# 
# [TESTE 3] Leitura endereço 2
# Entrada: a= 2
# Saída: rd=200a0002
# ** Error: Leitura addr 2 falhou
#    Time: 30 ps  Scope: tb_imem File: tb_imem.sv Line: 52
# 
# [TESTE 4] Leitura endereço fora do range (64)
# Entrada: a= 0
# Saída: rd=20080018
# ** Error: Leitura fora do range falhou
#    Time: 40 ps  Scope: tb_imem File: tb_imem.sv Line: 59
# 
# ===================================
#  TODOS OS TESTES DA IMEM PASSARAM!
# ===================================
# ** Note: $finish    : tb_imem.sv(64)
#    Time: 40 ps  Iteration: 0  Instance: /tb_imem
# 1
# Break in Module tb_imem at tb_imem.sv line 64
# End time: 05:59:29 on Jun 18,2025, Elapsed time: 0:00:17
# Errors: 4, Warnings: 0
