vendor_name = ModelSim
source_file = 1, /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/status_reg.vhd
source_file = 1, /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/Waveform.vwf
source_file = 1, /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/datapath.bdf
source_file = 1, /opt/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/db/status_reg.cbx.xml
design_name = hard_block
design_name = status_reg
instance = comp, \N~output\, N~output, status_reg, 1
instance = comp, \C~output\, C~output, status_reg, 1
instance = comp, \Z~output\, Z~output, status_reg, 1
instance = comp, \CLK~input\, CLK~input, status_reg, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, status_reg, 1
instance = comp, \in_N~input\, in_N~input, status_reg, 1
instance = comp, \N~reg0feeder\, N~reg0feeder, status_reg, 1
instance = comp, \N~reg0\, N~reg0, status_reg, 1
instance = comp, \in_C~input\, in_C~input, status_reg, 1
instance = comp, \C~reg0feeder\, C~reg0feeder, status_reg, 1
instance = comp, \C~reg0\, C~reg0, status_reg, 1
instance = comp, \in_Z~input\, in_Z~input, status_reg, 1
instance = comp, \Z~reg0feeder\, Z~reg0feeder, status_reg, 1
instance = comp, \Z~reg0\, Z~reg0, status_reg, 1
