<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_6C94B1BC-AF72-4C72-BAA6-7BB13B39132A"><title>CLK PCIe Gen1-3 Device Down Clock Topology</title><body><section id="SECTION_187D58D4-632D-44D1-A533-4CE4A8F8CE7C"><fig id="FIG_clk_pcie_gen1-3_device_down_clock_topology_diagram_1"><title>CLK PCIe Gen1-3 Device Down Clock Topology Diagram</title><image href="FIG_clk pcie gen1-3 device down clock topology diagram_1.png" scalefit="yes" id="IMG_clk_pcie_gen1-3_device_down_clock_topology_diagram_1_png" /></fig><table id="TABLE_187D58D4-632D-44D1-A533-4CE4A8F8CE7C_1"><title>CLK PCIe Gen1-3 Device Down Clock Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Reference plane</p></entry><entry><p>Continuous ground only.</p></entry></row></tbody></tgroup></table><table id="TABLE_187D58D4-632D-44D1-A533-4CE4A8F8CE7C_2"><title>Max Number of vias</title><tgroup cols="2"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry></row></thead><tbody><row><entry><p>Tx</p></entry><entry><p>4</p></entry></row></tbody></tgroup></table></section><section id="SECTION_FA19C09F-8522-42BF-891E-5A44F623115A"><title>Mainstream, Premium Mid Loss (PML), Tx</title><table id="TABLE_FA19C09F-8522-42BF-891E-5A44F623115A_1"><title>CLK PCIe Gen1-3 Device Down Clock Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1 + M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p /></entry></row><row><entry><p>M3</p></entry><entry><p>MS</p></entry><entry><p>25.4</p></entry></row></tbody></tgroup></table><p>Min Length Total (mm): 89</p><p>Max Length Total (mm): 304.8</p></section></body></topic>