// Seed: 2906927001
module module_0 (
    input wor id_0,
    output wor id_1,
    output wire id_2,
    output supply0 id_3
);
  assign module_2.id_9 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input wand id_2,
    input uwire id_3,
    input supply0 id_4
);
  logic id_6;
  ;
  always begin : LABEL_0
    id_6 <= -1;
  end
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input tri id_0,
    input wor id_1,
    output tri1 id_2,
    input tri1 id_3,
    input uwire id_4,
    input wor id_5
    , id_17,
    input supply1 id_6,
    input tri1 id_7,
    input uwire id_8,
    output tri id_9,
    input tri id_10,
    output logic id_11,
    input wor id_12,
    output tri0 id_13,
    input tri id_14,
    input tri1 id_15
);
  initial id_11 <= -1;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_13,
      id_2
  );
endmodule
