Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date             : Mon Aug 18 15:49:59 2025
| Host             : LAPTOP-UKM8GMC3 running 64-bit major release  (build 9200)
| Command          : report_power -file TEST_PATTERN_TO_AXIS_wrapper_power_routed.rpt -pb TEST_PATTERN_TO_AXIS_wrapper_power_summary_routed.pb -rpx TEST_PATTERN_TO_AXIS_wrapper_power_routed.rpx
| Design           : TEST_PATTERN_TO_AXIS_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.592        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.476        |
| Device Static (W)        | 0.116        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 78.2         |
| Junction Temperature (C) | 31.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.032 |       14 |       --- |             --- |
| Slice Logic              |     0.004 |    13088 |       --- |             --- |
|   LUT as Logic           |     0.003 |     3721 |     53200 |            6.99 |
|   Register               |    <0.001 |     6759 |    106400 |            6.35 |
|   CARRY4                 |    <0.001 |      149 |     13300 |            1.12 |
|   LUT as Shift Register  |    <0.001 |      504 |     17400 |            2.90 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   F7/F8 Muxes            |    <0.001 |       22 |     53200 |            0.04 |
|   Others                 |     0.000 |      853 |       --- |             --- |
| Signals                  |     0.006 |     9510 |       --- |             --- |
| Block RAM                |     0.006 |        7 |       140 |            5.00 |
| MMCM                     |     0.329 |        3 |         4 |           75.00 |
| I/O                      |     0.101 |       20 |       200 |           10.00 |
| Static Power             |     0.116 |          |           |                 |
| Total                    |     0.592 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.058 |       0.049 |      0.009 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.198 |       0.187 |      0.012 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.014 |       0.013 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.020 |       0.019 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                      | Constraint (ns) |
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------+
| clk                                                                                        | clk                                                                                         |            10.0 |
| clk                                                                                        | clk_IBUF_BUFG                                                                               |            10.0 |
| clk_out1_LVDS_to_AXIS_clk_wiz_0_0                                                          | TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/clk_wiz_0/inst/clk_out1_LVDS_to_AXIS_clk_wiz_0_0 |             5.0 |
| clk_out1_TEST_PATTERN_TO_AXIS_clk_wiz_0                                                    | TEST_PATTERN_TO_AXIS_i/clk_wiz/inst/clk_out1_TEST_PATTERN_TO_AXIS_clk_wiz_0                 |             5.0 |
| clk_out1_TEST_PATTERN_TO_AXIS_clk_wiz_0_0                                                  | TEST_PATTERN_TO_AXIS_i/clk_wiz_0/inst/clk_out1_TEST_PATTERN_TO_AXIS_clk_wiz_0_0             |            40.0 |
| clk_out2_TEST_PATTERN_TO_AXIS_clk_wiz_0                                                    | TEST_PATTERN_TO_AXIS_i/clk_wiz/inst/clk_out2_TEST_PATTERN_TO_AXIS_clk_wiz_0                 |            20.0 |
| clkfbout_LVDS_to_AXIS_clk_wiz_0_0                                                          | TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/clk_wiz_0/inst/clkfbout_LVDS_to_AXIS_clk_wiz_0_0 |            10.0 |
| clkfbout_TEST_PATTERN_TO_AXIS_clk_wiz_0                                                    | TEST_PATTERN_TO_AXIS_i/clk_wiz/inst/clkfbout_TEST_PATTERN_TO_AXIS_clk_wiz_0                 |            10.0 |
| clkfbout_TEST_PATTERN_TO_AXIS_clk_wiz_0_0                                                  | TEST_PATTERN_TO_AXIS_i/clk_wiz_0/inst/clkfbout_TEST_PATTERN_TO_AXIS_clk_wiz_0_0             |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK                           |            33.0 |
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| TEST_PATTERN_TO_AXIS_wrapper |     0.476 |
|   TEST_PATTERN_TO_AXIS_i     |     0.426 |
|     LVDS_to_AXIS_0           |     0.186 |
|       inst                   |     0.186 |
|     clk_wiz                  |     0.107 |
|       inst                   |     0.107 |
|     clk_wiz_0                |     0.116 |
|       inst                   |     0.116 |
|     ila_0                    |     0.010 |
|       inst                   |     0.010 |
|     ila_2                    |     0.006 |
|       inst                   |     0.006 |
|   dbg_hub                    |     0.003 |
|     inst                     |     0.003 |
|       BSCANID.u_xsdbm_id     |     0.003 |
+------------------------------+-----------+


