# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALU.v" \
"../../../../project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALUcu.v" \
"../../../../project_4.srcs/sources_1/imports/new/BCD.v" \
"../../../../project_4.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/DFlipFlop.v" \
"../../../../project_4.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/DataMem.v" \
"../../../../project_4.srcs/sources_1/imports/new/F_Dig_7_dig.v" \
"../../../../project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/Full_Adder.v" \
"../../../../project_4.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/ImmGen.v" \
"../../../../project_4.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/InstMem.v" \
"../../../../project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/Mux2x1.v" \
"../../../../project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/cu.v" \
"../../../../project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/mMuxes.v" \
"../../../../project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/mux16x1.v" \
"../../../../project_4.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/nBitRegister.v" \
"../../../../project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab 2/Lab 2.srcs/sources_1/new/n_bit_RCA.v" \
"../../../../project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/regFile.v" \
"../../../../project_4.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/sl1.v" \
"../../../../project_4.srcs/sources_1/new/TOP.v" \
"../../../../project_4.srcs/sources_1/new/rising_edge_detector.v" \
"../../../../project_4.srcs/sources_1/new/debouncer.v" \
"../../../../project_4.srcs/sources_1/new/synchronizer.v" \
"../../../../project_4.srcs/sources_1/new/push_button_detector.v" \
"../../../../project_4.srcs/sources_1/new/RISCV_pipeline.v" \
"../../../../project_4.srcs/sources_1/imports/VerilogSrc/prv32_ALU.v" \
"../../../../project_4.srcs/sources_1/imports/VerilogSrc/ImmGen.v" \
"../../../../project_4.srcs/sources_1/imports/VerilogSrc/defines.v" \
"../../../../project_4.srcs/sources_1/new/forwarding_unit.v" \
"../../../../project_4.srcs/sources_1/new/Mux4to1.v" \
"../../../../project_4.srcs/sources_1/new/hazardCU.v" \
"../../../../project_4.srcs/sim_1/new/TOP_tb.v" \
"../../../../project_4.srcs/sim_1/new/RCA_tb2.v" \
"../../../../project_4.srcs/sim_1/new/pipe_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
