
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/pool/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/pool
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/pool.v
# synth_design -part xc7z020clg484-3 -top pool -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top pool -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 276446 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 24.895 ; free physical = 239055 ; free virtual = 307868
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pool' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/pool.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/pool.v:85]
INFO: [Synth 8-6155] done synthesizing module 'pool' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/pool.v:49]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[15]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[14]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[13]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[12]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[11]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[10]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[9]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[8]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[7]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[6]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[5]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[4]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[3]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[2]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[1]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 239068 ; free virtual = 307882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 239068 ; free virtual = 307881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.293 ; gain = 78.656 ; free physical = 239067 ; free virtual = 307881
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "out_data_temp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1562.297 ; gain = 86.660 ; free physical = 239055 ; free virtual = 307868
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pool 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "out_data_temp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[15]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[14]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[13]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[12]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[11]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[10]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[9]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[8]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[7]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[6]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[5]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[4]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[3]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[2]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[1]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1706.074 ; gain = 230.438 ; free physical = 238872 ; free virtual = 307686
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1706.074 ; gain = 230.438 ; free physical = 238878 ; free virtual = 307692
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1706.074 ; gain = 230.438 ; free physical = 238865 ; free virtual = 307679
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1706.074 ; gain = 230.438 ; free physical = 238866 ; free virtual = 307680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1706.074 ; gain = 230.438 ; free physical = 238866 ; free virtual = 307680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1706.074 ; gain = 230.438 ; free physical = 238865 ; free virtual = 307680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1706.074 ; gain = 230.438 ; free physical = 238865 ; free virtual = 307679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1706.074 ; gain = 230.438 ; free physical = 238865 ; free virtual = 307679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1706.074 ; gain = 230.438 ; free physical = 238864 ; free virtual = 307679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    20|
|2     |LUT1   |     1|
|3     |LUT2   |     9|
|4     |LUT3   |   141|
|5     |LUT4   |     7|
|6     |LUT6   |    14|
|7     |FDRE   |   291|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   483|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1706.074 ; gain = 230.438 ; free physical = 238864 ; free virtual = 307679
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1706.074 ; gain = 230.438 ; free physical = 238866 ; free virtual = 307680
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1706.074 ; gain = 230.438 ; free physical = 238867 ; free virtual = 307681
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.238 ; gain = 0.000 ; free physical = 238793 ; free virtual = 307608
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1848.238 ; gain = 372.699 ; free physical = 238849 ; free virtual = 307663
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2409.895 ; gain = 561.656 ; free physical = 238400 ; free virtual = 307214
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.895 ; gain = 0.000 ; free physical = 238400 ; free virtual = 307214
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2433.906 ; gain = 0.000 ; free physical = 238397 ; free virtual = 307212
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/pool/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/pool/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2501.969 ; gain = 0.000 ; free physical = 238412 ; free virtual = 307227

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: de06d4df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.969 ; gain = 0.000 ; free physical = 238413 ; free virtual = 307227

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: de06d4df

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2501.969 ; gain = 0.000 ; free physical = 238404 ; free virtual = 307218
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7f981f8b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2501.969 ; gain = 0.000 ; free physical = 238404 ; free virtual = 307218
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16951550e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2501.969 ; gain = 0.000 ; free physical = 238404 ; free virtual = 307218
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16951550e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2501.969 ; gain = 0.000 ; free physical = 238404 ; free virtual = 307218
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1363037f9

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2501.969 ; gain = 0.000 ; free physical = 238407 ; free virtual = 307221
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1363037f9

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2501.969 ; gain = 0.000 ; free physical = 238407 ; free virtual = 307221
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.969 ; gain = 0.000 ; free physical = 238407 ; free virtual = 307221
Ending Logic Optimization Task | Checksum: 1363037f9

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2501.969 ; gain = 0.000 ; free physical = 238407 ; free virtual = 307221

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1363037f9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2501.969 ; gain = 0.000 ; free physical = 238407 ; free virtual = 307221

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1363037f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.969 ; gain = 0.000 ; free physical = 238407 ; free virtual = 307221

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.969 ; gain = 0.000 ; free physical = 238407 ; free virtual = 307221
Ending Netlist Obfuscation Task | Checksum: 1363037f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.969 ; gain = 0.000 ; free physical = 238407 ; free virtual = 307221
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2501.969 ; gain = 0.000 ; free physical = 238407 ; free virtual = 307221
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1363037f9
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module pool ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2517.961 ; gain = 0.000 ; free physical = 238375 ; free virtual = 307190
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2517.961 ; gain = 0.000 ; free physical = 238358 ; free virtual = 307173
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.119 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2519.949 ; gain = 1.988 ; free physical = 238349 ; free virtual = 307163
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2717.141 ; gain = 199.180 ; free physical = 238342 ; free virtual = 307156
Power optimization passes: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2717.141 ; gain = 199.180 ; free physical = 238342 ; free virtual = 307156

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238360 ; free virtual = 307174


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design pool ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 291
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1363037f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238359 ; free virtual = 307174
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1363037f9
Power optimization: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2717.141 ; gain = 215.172 ; free physical = 238363 ; free virtual = 307177
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28607720 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1363037f9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238392 ; free virtual = 307207
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1363037f9

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238400 ; free virtual = 307214
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1363037f9

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238407 ; free virtual = 307222
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1363037f9

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238407 ; free virtual = 307222
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1363037f9

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238407 ; free virtual = 307222

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238407 ; free virtual = 307222
Ending Netlist Obfuscation Task | Checksum: 1363037f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238407 ; free virtual = 307222
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238389 ; free virtual = 307204
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a4ebe808

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238389 ; free virtual = 307204
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238389 ; free virtual = 307203

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 774c9eed

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238396 ; free virtual = 307211

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11423040d

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238383 ; free virtual = 307198

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11423040d

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238383 ; free virtual = 307197
Phase 1 Placer Initialization | Checksum: 11423040d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238383 ; free virtual = 307197

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15dc55c95

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238386 ; free virtual = 307200

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238363 ; free virtual = 307177

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 16ac9cf63

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238362 ; free virtual = 307177
Phase 2 Global Placement | Checksum: 1496e8675

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238375 ; free virtual = 307190

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1496e8675

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238375 ; free virtual = 307190

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fcd57e36

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238375 ; free virtual = 307189

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 162dfe4ad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238375 ; free virtual = 307189

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1036a2cdc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238375 ; free virtual = 307189

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c37a09c9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238371 ; free virtual = 307185

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17a0f7c8e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238371 ; free virtual = 307185

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19aa404dd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238371 ; free virtual = 307185
Phase 3 Detail Placement | Checksum: 19aa404dd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238371 ; free virtual = 307185

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c832d88c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c832d88c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238371 ; free virtual = 307186
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.400. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fea82c23

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238371 ; free virtual = 307186
Phase 4.1 Post Commit Optimization | Checksum: fea82c23

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238371 ; free virtual = 307186

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fea82c23

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238372 ; free virtual = 307187

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fea82c23

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238372 ; free virtual = 307187

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238372 ; free virtual = 307187
Phase 4.4 Final Placement Cleanup | Checksum: 12c47753e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238372 ; free virtual = 307187
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12c47753e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238372 ; free virtual = 307187
Ending Placer Task | Checksum: 10286ec80

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238386 ; free virtual = 307201
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238386 ; free virtual = 307201
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238358 ; free virtual = 307173
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238356 ; free virtual = 307171
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238355 ; free virtual = 307171
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/pool/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5d9b0478 ConstDB: 0 ShapeSum: a4ebe808 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "inp_data[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "enable_pool" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable_pool". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pool_window_size[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pool_window_size[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pool_window_size[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pool_window_size[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pool_window_size[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pool_window_size[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_available" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_available". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: d605f8a6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238219 ; free virtual = 307034
Post Restoration Checksum: NetGraph: 6da3d265 NumContArr: 68622641 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d605f8a6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238217 ; free virtual = 307032

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d605f8a6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238182 ; free virtual = 306997

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d605f8a6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238182 ; free virtual = 306997
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2ba8700b2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238187 ; free virtual = 307002
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.411  | TNS=0.000  | WHS=0.192  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 2a9afb4df

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238186 ; free virtual = 307001

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d207265a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238182 ; free virtual = 306997

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.039  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1505ec0e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238188 ; free virtual = 307003
Phase 4 Rip-up And Reroute | Checksum: 1505ec0e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238188 ; free virtual = 307003

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1505ec0e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238187 ; free virtual = 307002

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1505ec0e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238187 ; free virtual = 307002
Phase 5 Delay and Skew Optimization | Checksum: 1505ec0e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238187 ; free virtual = 307002

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e571ad45

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238186 ; free virtual = 307001
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.039  | TNS=0.000  | WHS=0.237  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e571ad45

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238186 ; free virtual = 307001
Phase 6 Post Hold Fix | Checksum: e571ad45

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238186 ; free virtual = 307001

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0107176 %
  Global Horizontal Routing Utilization  = 0.0168188 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e571ad45

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238182 ; free virtual = 306997

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e571ad45

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238182 ; free virtual = 306997

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: cfe3ad01

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238179 ; free virtual = 306994

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.039  | TNS=0.000  | WHS=0.237  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: cfe3ad01

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238179 ; free virtual = 306994
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238210 ; free virtual = 307025

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238210 ; free virtual = 307025
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238208 ; free virtual = 307024
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238208 ; free virtual = 307024
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.141 ; gain = 0.000 ; free physical = 238217 ; free virtual = 307033
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/pool/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/pool/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/pool/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/pool/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2831.281 ; gain = 0.000 ; free physical = 238177 ; free virtual = 306993
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 10:43:24 2022...
