OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/priority_encoder/runs/RUN_2024.11.06_13.57.03/tmp/15-priority_encoder.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Propagating all clocks
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: D[6] (input port clocked by clk)
Endpoint: _18_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v D[6] (in)
                                         D[6] (net)
                  0.01    0.00    2.00 v input6/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.06    0.09    2.10 v input6/X (sky130_fd_sc_hd__buf_1)
                                         net6 (net)
                  0.06    0.00    2.10 v _15_/A1 (sky130_fd_sc_hd__o21bai_1)
     1    0.00    0.06    0.13    2.23 ^ _15_/Y (sky130_fd_sc_hd__o21bai_1)
                                         _02_ (net)
                  0.06    0.00    2.23 ^ _18_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.23   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.12    0.27 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.27 ^ _18_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.52   clock uncertainty
                          0.00    0.52   clock reconvergence pessimism
                         -0.04    0.49   library hold time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -2.23   data arrival time
-----------------------------------------------------------------------------
                                  1.74   slack (MET)


Startpoint: D[5] (input port clocked by clk)
Endpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.01    0.03    0.02    2.02 ^ D[5] (in)
                                         D[5] (net)
                  0.03    0.00    2.02 ^ input5/A (sky130_fd_sc_hd__clkbuf_1)
     3    0.01    0.11    0.11    2.13 ^ input5/X (sky130_fd_sc_hd__clkbuf_1)
                                         net5 (net)
                  0.11    0.00    2.13 ^ _10_/C (sky130_fd_sc_hd__or4_1)
     1    0.00    0.04    0.11    2.24 ^ _10_/X (sky130_fd_sc_hd__or4_1)
                                         _00_ (net)
                  0.04    0.00    2.24 ^ _16_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.27 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.52   clock uncertainty
                          0.00    0.52   clock reconvergence pessimism
                         -0.03    0.49   library hold time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -2.24   data arrival time
-----------------------------------------------------------------------------
                                  1.75   slack (MET)


Startpoint: D[6] (input port clocked by clk)
Endpoint: _17_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ D[6] (in)
                                         D[6] (net)
                  0.02    0.00    2.01 ^ input6/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.12    0.12    2.13 ^ input6/X (sky130_fd_sc_hd__buf_1)
                                         net6 (net)
                  0.12    0.00    2.13 ^ _12_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.05    0.11    2.24 ^ _12_/X (sky130_fd_sc_hd__a211o_1)
                                         _01_ (net)
                  0.05    0.00    2.24 ^ _17_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.12    0.27 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.27 ^ _17_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.52   clock uncertainty
                          0.00    0.52   clock reconvergence pessimism
                         -0.03    0.49   library hold time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -2.24   data arrival time
-----------------------------------------------------------------------------
                                  1.76   slack (MET)


Startpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.10    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.24 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.02    0.27    0.51 v _16_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net10 (net)
                  0.02    0.00    0.51 v output10/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.67 v output10/X (sky130_fd_sc_hd__buf_2)
                                         O[2] (net)
                  0.09    0.00    0.67 v O[2] (out)
                                  0.67   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  2.42   slack (MET)


Startpoint: _17_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.10    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.25 ^ _17_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.02    0.27    0.51 v _17_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net9 (net)
                  0.02    0.00    0.51 v output9/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.67 v output9/X (sky130_fd_sc_hd__buf_2)
                                         O[1] (net)
                  0.09    0.00    0.67 v O[1] (out)
                                  0.67   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  2.42   slack (MET)


Startpoint: _18_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.10    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.25 ^ _18_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.28    0.52 v _18_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net8 (net)
                  0.03    0.00    0.52 v output8/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.17    0.69 v output8/X (sky130_fd_sc_hd__buf_2)
                                         O[0] (net)
                  0.09    0.00    0.69 v O[0] (out)
                                  0.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  2.44   slack (MET)



worst slack corner Typical: 1.7405
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: _18_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.12    0.27 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.27 ^ _18_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.05    0.32    0.59 ^ _18_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net8 (net)
                  0.05    0.00    0.59 ^ output8/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.80 ^ output8/X (sky130_fd_sc_hd__buf_2)
                                         O[0] (net)
                  0.17    0.00    0.80 ^ O[0] (out)
                                  0.80   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  6.95   slack (MET)


Startpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11    0.27 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.27 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.30    0.57 ^ _16_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net10 (net)
                  0.03    0.00    0.57 ^ output10/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.78 ^ output10/X (sky130_fd_sc_hd__buf_2)
                                         O[2] (net)
                  0.17    0.00    0.78 ^ O[2] (out)
                                  0.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  6.97   slack (MET)


Startpoint: _17_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.12    0.27 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.27 ^ _17_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.30    0.57 ^ _17_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net9 (net)
                  0.03    0.00    0.57 ^ output9/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.20    0.78 ^ output9/X (sky130_fd_sc_hd__buf_2)
                                         O[1] (net)
                  0.17    0.00    0.78 ^ O[1] (out)
                                  0.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  6.97   slack (MET)


Startpoint: D[7] (input port clocked by clk)
Endpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v D[7] (in)
                                         D[7] (net)
                  0.01    0.00    2.01 v input7/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.06    0.10    2.11 v input7/X (sky130_fd_sc_hd__buf_1)
                                         net7 (net)
                  0.06    0.00    2.11 v _10_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.54    2.65 v _10_/X (sky130_fd_sc_hd__or4_1)
                                         _00_ (net)
                  0.08    0.00    2.65 v _16_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.65   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.10   10.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.24 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25    9.99   clock uncertainty
                          0.00    9.99   clock reconvergence pessimism
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.65   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: D[3] (input port clocked by clk)
Endpoint: _17_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v D[3] (in)
                                         D[3] (net)
                  0.01    0.00    2.01 v input3/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.09    2.10 v input3/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.04    0.00    2.10 v _11_/A (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.24    2.33 v _11_/X (sky130_fd_sc_hd__or2_1)
                                         _05_ (net)
                  0.05    0.00    2.33 v _12_/A2 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.05    0.31    2.64 v _12_/X (sky130_fd_sc_hd__a211o_1)
                                         _01_ (net)
                  0.05    0.00    2.64 v _17_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.64   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.10   10.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.25 ^ _17_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.00   clock uncertainty
                          0.00   10.00   clock reconvergence pessimism
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.64   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: D[2] (input port clocked by clk)
Endpoint: _18_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ D[2] (in)
                                         D[2] (net)
                  0.02    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.10    0.12    2.13 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net2 (net)
                  0.10    0.00    2.13 ^ _08_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.04    2.17 v _08_/Y (sky130_fd_sc_hd__inv_2)
                                         _03_ (net)
                  0.03    0.00    2.17 v _13_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.12    0.13    2.30 ^ _13_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _06_ (net)
                  0.12    0.00    2.30 ^ _14_/A2 (sky130_fd_sc_hd__o21ba_1)
     1    0.00    0.05    0.13    2.43 ^ _14_/X (sky130_fd_sc_hd__o21ba_1)
                                         _07_ (net)
                  0.05    0.00    2.43 ^ _15_/A2 (sky130_fd_sc_hd__o21bai_1)
     1    0.00    0.05    0.06    2.49 v _15_/Y (sky130_fd_sc_hd__o21bai_1)
                                         _02_ (net)
                  0.05    0.00    2.49 v _18_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.49   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.04    0.03   10.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.10   10.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.25 ^ _18_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.00   clock uncertainty
                          0.00   10.00   clock reconvergence pessimism
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                  7.39   slack (MET)



worst slack corner Typical: 6.9502
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _18_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.04    0.03    0.03 ^ clk (in)
                                         clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.12    0.27 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.27 ^ _18_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.05    0.32    0.59 ^ _18_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net8 (net)
                  0.05    0.00    0.59 ^ output8/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.80 ^ output8/X (sky130_fd_sc_hd__buf_2)
                                         O[0] (net)
                  0.17    0.00    0.80 ^ O[0] (out)
                                  0.80   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  6.95   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 D[0]
 clkload0/X
Found 4 partially unannotated drivers.
 clk
 _16_/Q
 _17_/Q
 clkbuf_0_clk/X

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.27e-05   1.36e-07   2.49e-11   1.28e-05  15.7%
Combinational          1.91e-06   3.07e-06   4.16e-11   4.99e-06   6.1%
Clock                  5.50e-05   9.07e-06   1.06e-10   6.41e-05  78.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.96e-05   1.23e-05   1.73e-10   8.19e-05 100.0%
                          85.0%      15.0%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
No launch/capture paths found.

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 6.95

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 1.74
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 251 u^2 24% utilization.
area_report_end
check_nonpropagated_clocks
check_nonpropagated_clocks_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/openlane/designs/priority_encoder/runs/RUN_2024.11.06_13.57.03/results/signoff/priority_encoder.sdf'…
Writing timing model to '/openlane/designs/priority_encoder/runs/RUN_2024.11.06_13.57.03/results/signoff/priority_encoder.lib'…
