#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jan 15 19:43:13 2025
# Process ID: 7716
# Current directory: C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/RV32I_WSC_Instruction_Decode_0_0_synth_1
# Command line: vivado.exe -log RV32I_WSC_Instruction_Decode_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RV32I_WSC_Instruction_Decode_0_0.tcl
# Log file: C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/RV32I_WSC_Instruction_Decode_0_0_synth_1/RV32I_WSC_Instruction_Decode_0_0.vds
# Journal file: C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/RV32I_WSC_Instruction_Decode_0_0_synth_1\vivado.jou
# Running On        :COMSYS01
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :2112 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34020 MB
# Swap memory       :2147 MB
# Total Virtual     :36167 MB
# Available Virtual :22927 MB
#-----------------------------------------------------------
source RV32I_WSC_Instruction_Decode_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top RV32I_WSC_Instruction_Decode_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5352
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 989.098 ; gain = 451.086
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I_WSC_Instruction_Decode_0_0' [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Instruction_Decode_0_0/synth/RV32I_WSC_Instruction_Decode_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Decode' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Instruction_Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (0#1) [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Controller.v:55]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (0#1) [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'Imm_Gen' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Imm_Gen' (0#1) [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Decode' (0#1) [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Instruction_Decode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_WSC_Instruction_Decode_0_0' (0#1) [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Instruction_Decode_0_0/synth/RV32I_WSC_Instruction_Decode_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1099.734 ; gain = 561.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1099.734 ; gain = 561.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1099.734 ; gain = 561.723
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
WARNING: [Synth 8-327] inferring latch for variable 'alusrc_reg' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Controller.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'pc_vs_rs1_con_reg' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Controller.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'aluop_reg' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Controller.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'branch_reg' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Controller.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'memwrite_reg' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Controller.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'memread_reg' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Controller.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'regwrite_reg' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Controller.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1099.734 ; gain = 561.723
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z007sclg400-1 does not have CEAM library.
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (inst/Controller_0/memread_reg) is unused and will be removed from module RV32I_WSC_Instruction_Decode_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1287.207 ; gain = 749.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------+------------------------------------+-----------+----------------------+--------------+
|Module Name                      | RTL Object                         | Inference | Size (Depth x Width) | Primitives   | 
+---------------------------------+------------------------------------+-----------+----------------------+--------------+
|RV32I_WSC_Instruction_Decode_0_0 | inst/Register_File_0/registers_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+---------------------------------+------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1287.207 ; gain = 749.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+---------------------------------+------------------------------------+-----------+----------------------+--------------+
|Module Name                      | RTL Object                         | Inference | Size (Depth x Width) | Primitives   | 
+---------------------------------+------------------------------------+-----------+----------------------+--------------+
|RV32I_WSC_Instruction_Decode_0_0 | inst/Register_File_0/registers_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+---------------------------------+------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1287.207 ; gain = 749.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1287.207 ; gain = 749.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1287.207 ; gain = 749.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1287.207 ; gain = 749.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1287.207 ; gain = 749.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1287.207 ; gain = 749.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1287.207 ; gain = 749.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     1|
|2     |LUT2     |     3|
|3     |LUT3     |     3|
|4     |LUT4     |    10|
|5     |LUT5     |    25|
|6     |LUT6     |    71|
|7     |RAM32M   |    10|
|8     |RAM32X1D |     4|
|9     |LD       |     9|
+------+---------+------+

Report Instance Areas: 
+------+--------------------+-------------------+------+
|      |Instance            |Module             |Cells |
+------+--------------------+-------------------+------+
|1     |top                 |                   |   136|
|2     |  inst              |Instruction_Decode |   100|
|3     |    Controller_0    |Controller         |    21|
|4     |    Register_File_0 |Register_File      |    79|
+------+--------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1287.207 ; gain = 749.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1287.207 ; gain = 749.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1287.207 ; gain = 749.195
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1297.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 14 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1395.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  LD => LDCE: 9 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: b30d3377
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1395.891 ; gain = 862.914
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1690.070 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/RV32I_WSC_Instruction_Decode_0_0_synth_1/RV32I_WSC_Instruction_Decode_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file RV32I_WSC_Instruction_Decode_0_0_utilization_synth.rpt -pb RV32I_WSC_Instruction_Decode_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 15 19:43:35 2025...
