Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Mar 17 15:43:34 2025
| Host         : WPS-171005 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_methodology -file example_ibert_ultrascale_gth_1_methodology_drc_routed.rpt -pb example_ibert_ultrascale_gth_1_methodology_drc_routed.pb -rpx example_ibert_ultrascale_gth_1_methodology_drc_routed.rpx
| Design       : example_ibert_ultrascale_gth_1
| Device       : xczu6eg-ffvb1156-1-e
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 76
+-----------+------------------+-------------------------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                                         | Violations |
+-----------+------------------+-------------------------------------------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree                                  | 1          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin                                           | 1          |
| TIMING-54 | Critical Warning | Scoped false path, clock group or max delay datapath only constraint between clocks | 8          |
| LUTAR-1   | Warning          | LUT drives async reset alert                                                        | 57         |
| TIMING-9  | Warning          | Unknown CDC Logic                                                                   | 1          |
| TIMING-10 | Warning          | Missing property on synchronizer                                                    | 1          |
| CLKC-40   | Advisory         | Substitute PLLE4 for MMCME4 check                                                   | 1          |
| CLKC-47   | Advisory         | GTHE4_COMMON REFCLKMONITOR pin should drive BUFG                                    | 4          |
| CLKC-56   | Advisory         | MMCME4 with global clock driver has no LOC                                          | 1          |
| CLKC-58   | Advisory         | PLLE4 with global clock driver has no LOC                                           | 1          |
+-----------+------------------+-------------------------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock sys_clk0/inst/clk_in1 is defined downstream of clock clk_pl_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock sys_clk0/inst/clk_in1 is created on an inappropriate internal pin sys_clk0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-54#1 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Clock Group timing constraint is set between clocks u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK and USE_DIVIDER.dclk_mmcm (see constraint position 7 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#2 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Clock Group timing constraint is set between clocks u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK and USE_DIVIDER.dclk_mmcm (see constraint position 9 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#3 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Clock Group timing constraint is set between clocks u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK and USE_DIVIDER.dclk_mmcm (see constraint position 11 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#4 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Clock Group timing constraint is set between clocks u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK and USE_DIVIDER.dclk_mmcm (see constraint position 13 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#5 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Clock Group timing constraint is set between clocks u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK and USE_DIVIDER.dclk_mmcm (see constraint position 15 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#6 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Clock Group timing constraint is set between clocks u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK and USE_DIVIDER.dclk_mmcm (see constraint position 17 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#7 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Clock Group timing constraint is set between clocks u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK and USE_DIVIDER.dclk_mmcm (see constraint position 19 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#8 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Clock Group timing constraint is set between clocks u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK and USE_DIVIDER.dclk_mmcm (see constraint position 21 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXCDR_RESET/u_gthe4_channel_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[0]/CLR,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[1]/CLR,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[2]/CLR,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[3]/CLR,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[4]/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[5]/CLR,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/link_down_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/link_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXCDR_RESET/u_gthe4_channel_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[0]/CLR,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[1]/CLR,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[2]/CLR,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[3]/CLR,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[4]/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[5]/CLR,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/link_down_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/link_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXCDR_RESET/u_gthe4_channel_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[0]/CLR,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[1]/CLR,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[2]/CLR,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[3]/CLR,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[4]/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[5]/CLR,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/link_down_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/link_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/u_gthe4_channel_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[0]/CLR,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[1]/CLR,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[2]/CLR,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[3]/CLR,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[4]/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[5]/CLR,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/link_down_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/link_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXCDR_RESET/u_gthe4_channel_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[0]/CLR,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[1]/CLR,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[2]/CLR,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[3]/CLR,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[4]/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[5]/CLR,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/link_down_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/link_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXCDR_RESET/u_gthe4_channel_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[0]/CLR,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[1]/CLR,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[2]/CLR,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[3]/CLR,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[4]/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[5]/CLR,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/link_down_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/link_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXCDR_RESET/u_gthe4_channel_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[0]/CLR,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[1]/CLR,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[2]/CLR,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[3]/CLR,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[4]/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[5]/CLR,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/link_down_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/link_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/u_gthe4_channel_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[0]/CLR,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[1]/CLR,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[2]/CLR,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[3]/CLR,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[4]/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[5]/CLR,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/link_down_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/link_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE,
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE
u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

CLKC-40#1 Advisory
Substitute PLLE4 for MMCME4 check  
The MMCME4 cell dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM has a single input clock whose source driver, UNKNOWN, is not optimally located and the MMCM has a configuration which could be accommodated by a PLL.  Consider changing the MMCM to a PLL which could align better with the input clock driver.
Related violations: <none>

CLKC-47#1 Advisory
GTHE4_COMMON REFCLKMONITOR pin should drive BUFG  
The GTHE4_COMMON cell u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common pin u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common/REFCLKOUTMONITOR0 should be driving a global clock buffer such as BUFGCE, BUFGCE_DIV, or BUFGCTRL, but not a BUFG_GT. Instead, it is driving a FDRE cell u_ibert_gth_core/inst/QUAD[0].u_q/u_common/U_COMMON_REGS/reg_40e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] (and 1 other loads).
Related violations: <none>

CLKC-47#2 Advisory
GTHE4_COMMON REFCLKMONITOR pin should drive BUFG  
The GTHE4_COMMON cell u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common pin u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common/REFCLKOUTMONITOR1 should be driving a global clock buffer such as BUFGCE, BUFGCE_DIV, or BUFGCTRL, but not a BUFG_GT. Instead, it is driving a FDRE cell u_ibert_gth_core/inst/QUAD[0].u_q/u_common/U_COMMON_REGS/reg_40e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] (and 1 other loads).
Related violations: <none>

CLKC-47#3 Advisory
GTHE4_COMMON REFCLKMONITOR pin should drive BUFG  
The GTHE4_COMMON cell u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_gthe4_common pin u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_gthe4_common/REFCLKOUTMONITOR0 should be driving a global clock buffer such as BUFGCE, BUFGCE_DIV, or BUFGCTRL, but not a BUFG_GT. Instead, it is driving a FDRE cell u_ibert_gth_core/inst/QUAD[1].u_q/u_common/U_COMMON_REGS/reg_40e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] (and 1 other loads).
Related violations: <none>

CLKC-47#4 Advisory
GTHE4_COMMON REFCLKMONITOR pin should drive BUFG  
The GTHE4_COMMON cell u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_gthe4_common pin u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_gthe4_common/REFCLKOUTMONITOR1 should be driving a global clock buffer such as BUFGCE, BUFGCE_DIV, or BUFGCTRL, but not a BUFG_GT. Instead, it is driving a FDRE cell u_ibert_gth_core/inst/QUAD[1].u_q/u_common/U_COMMON_REGS/reg_40e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] (and 1 other loads).
Related violations: <none>

CLKC-56#1 Advisory
MMCME4 with global clock driver has no LOC  
The MMCME4_ADV cell dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM CLKIN1 or CLKIN2 pin is driven by global Clock buffer(s) sys_clk0/inst/clkout1_buf and does not have a LOC constraint. It is recommended to LOC the MMCM and use the CLOCK_DEDICATED_ROUTE constraint on the net(s) driven by the global Clock buffer(s).
Related violations: <none>

CLKC-58#1 Advisory
PLLE4 with global clock driver has no LOC  
The PLLE4_ADV cell sys_clk0/inst/plle4_adv_inst CLKIN pin is driven by global Clock buffer system/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG and does not have a LOC constraint. It is recommended to LOC the PLL and use the CLOCK_DEDICATED_ROUTE constraint on the net driven by the global Clock buffer.
Related violations: <none>


