// Seed: 645331645
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    input id_1
    , id_6,
    output logic id_2,
    input id_3,
    input id_4,
    output id_5
);
  type_0 id_7 (
      1,
      id_3,
      1
  );
endmodule
