{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476261089652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476261089714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 16:31:29 2016 " "Processing started: Wed Oct 12 16:31:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476261089714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476261089714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off S1P1 -c S1P1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off S1P1 -c S1P1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476261089714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1476261090494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s1p1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s1p1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S1P1-BEHAVE " "Found design unit 1: S1P1-BEHAVE" {  } { { "S1P1.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/S1P1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110219 ""} { "Info" "ISGN_ENTITY_NAME" "1 S1P1 " "Found entity 1: S1P1" {  } { { "S1P1.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/S1P1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476261110219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVIDER-DIVIDE " "Found design unit 1: DIVIDER-DIVIDE" {  } { { "DIVIDER.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/DIVIDER.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110219 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVIDER " "Found entity 1: DIVIDER" {  } { { "DIVIDER.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/DIVIDER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476261110219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disseg.vhd 8 4 " "Found 8 design units, including 4 entities, in source file disseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seg_Decoder-Decode " "Found design unit 1: Seg_Decoder-Decode" {  } { { "DISSEG.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/DISSEG.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110219 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DIS-DIS_UNIT " "Found design unit 2: DIS-DIS_UNIT" {  } { { "DISSEG.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/DISSEG.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110219 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 CONVERTER-CONVERT " "Found design unit 3: CONVERTER-CONVERT" {  } { { "DISSEG.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/DISSEG.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110219 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 SEG_DIS-MAIN " "Found design unit 4: SEG_DIS-MAIN" {  } { { "DISSEG.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/DISSEG.vhd" 141 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110219 ""} { "Info" "ISGN_ENTITY_NAME" "1 Seg_Decoder " "Found entity 1: Seg_Decoder" {  } { { "DISSEG.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/DISSEG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110219 ""} { "Info" "ISGN_ENTITY_NAME" "2 DIS " "Found entity 2: DIS" {  } { { "DISSEG.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/DISSEG.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110219 ""} { "Info" "ISGN_ENTITY_NAME" "3 CONVERTER " "Found entity 3: CONVERTER" {  } { { "DISSEG.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/DISSEG.vhd" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110219 ""} { "Info" "ISGN_ENTITY_NAME" "4 SEG_DIS " "Found entity 4: SEG_DIS" {  } { { "DISSEG.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/DISSEG.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476261110219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_array.vhd 2 1 " "Found 2 design units, including 1 entities, in source file btn_array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BTN_DETECT-DETECTION " "Found design unit 1: BTN_DETECT-DETECTION" {  } { { "BTN_ARRAY.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/BTN_ARRAY.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110219 ""} { "Info" "ISGN_ENTITY_NAME" "1 BTN_DETECT " "Found entity 1: BTN_DETECT" {  } { { "BTN_ARRAY.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/BTN_ARRAY.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476261110219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lightarray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lightarray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIGHTARRAY-BEHAVE " "Found design unit 1: LIGHTARRAY-BEHAVE" {  } { { "LIGHTARRAY.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/LIGHTARRAY.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110219 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIGHTARRAY " "Found entity 1: LIGHTARRAY" {  } { { "LIGHTARRAY.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/LIGHTARRAY.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476261110219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file user1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USER1-FUN " "Found design unit 1: USER1-FUN" {  } { { "USER1.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/USER1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110234 ""} { "Info" "ISGN_ENTITY_NAME" "1 USER1 " "Found entity 1: USER1" {  } { { "USER1.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/USER1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476261110234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file user2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USER2-FUN " "Found design unit 1: USER2-FUN" {  } { { "USER2.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/USER2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110234 ""} { "Info" "ISGN_ENTITY_NAME" "1 USER2 " "Found entity 1: USER2" {  } { { "USER2.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/USER2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476261110234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "judgement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file judgement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JUDGEMENT-JUDGE " "Found design unit 1: JUDGEMENT-JUDGE" {  } { { "JUDGEMENT.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/JUDGEMENT.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110234 ""} { "Info" "ISGN_ENTITY_NAME" "1 JUDGEMENT " "Found entity 1: JUDGEMENT" {  } { { "JUDGEMENT.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/JUDGEMENT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476261110234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scantrigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scantrigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCANTRIGGER-BEHAVE " "Found design unit 1: SCANTRIGGER-BEHAVE" {  } { { "SCANTRIGGER.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/SCANTRIGGER.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110234 ""} { "Info" "ISGN_ENTITY_NAME" "1 SCANTRIGGER " "Found entity 1: SCANTRIGGER" {  } { { "SCANTRIGGER.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/SCANTRIGGER.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476261110234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greenmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file greenmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GREENMEMEORY-BEHAVE " "Found design unit 1: GREENMEMEORY-BEHAVE" {  } { { "GREENMEMORY.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/GREENMEMORY.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110234 ""} { "Info" "ISGN_ENTITY_NAME" "1 GREENMEMEORY " "Found entity 1: GREENMEMEORY" {  } { { "GREENMEMORY.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/GREENMEMORY.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476261110234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "redmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file redmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REDMEMEORY-BEHAVE " "Found design unit 1: REDMEMEORY-BEHAVE" {  } { { "REDMEMORY.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/REDMEMORY.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110234 ""} { "Info" "ISGN_ENTITY_NAME" "1 REDMEMEORY " "Found entity 1: REDMEMEORY" {  } { { "REDMEMORY.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/REDMEMORY.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476261110234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEBOUNCING-BEHAVE " "Found design unit 1: DEBOUNCING-BEHAVE" {  } { { "DEBOUNCING.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/DEBOUNCING.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110250 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEBOUNCING " "Found entity 1: DEBOUNCING" {  } { { "DEBOUNCING.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/DEBOUNCING.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476261110250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-BEHAVE " "Found design unit 1: COUNTER-BEHAVE" {  } { { "COUNTER.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/COUNTER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110250 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "COUNTER.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/COUNTER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476261110250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVIDER_SERIAL-DIVIDE_SERIAL " "Found design unit 1: DIVIDER_SERIAL-DIVIDE_SERIAL" {  } { { "DIVIDER_SERIAL.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/DIVIDER_SERIAL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110250 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVIDER_SERIAL " "Found entity 1: DIVIDER_SERIAL" {  } { { "DIVIDER_SERIAL.vhd" "" { Text "F:/src/FPGA/Rock-Paper-Scissor/src/DIVIDER_SERIAL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476261110250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476261110250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DIVIDER_SERIAL " "Elaborating entity \"DIVIDER_SERIAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1476261110343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1476261110926 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1476261110926 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1476261110926 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1476261110926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "791 " "Peak virtual memory: 791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476261111082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 16:31:51 2016 " "Processing ended: Wed Oct 12 16:31:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476261111082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476261111082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476261111082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476261111082 ""}
