int\r\nF_1 ( T_1 )\r\n{\r\nconst T_2 V_1 = V_2 -> V_3 * 0x800 ;\r\nunion {\r\nstruct V_4 V_5 ;\r\n} * args = V_6 ;\r\nT_2 V_7 ;\r\nint V_8 ;\r\nF_2 ( V_9 , L_1 , V_10 ) ;\r\nif ( F_3 ( args -> V_5 , 0 , 0 , false ) ) {\r\nF_2 ( V_9 , L_2\r\nL_3 ,\r\nargs -> V_5 . V_11 , args -> V_5 . V_12 , args -> V_5 . V_6 ,\r\nargs -> V_5 . V_13 , args -> V_5 . V_14 ) ;\r\nV_7 = 0x00000040 * ! args -> V_5 . V_12 ;\r\nV_7 |= 0x00000010 * ! args -> V_5 . V_6 ;\r\nV_7 |= 0x00000004 * ! args -> V_5 . V_13 ;\r\nV_7 |= 0x00000001 * ! args -> V_5 . V_14 ;\r\n} else\r\nreturn V_8 ;\r\nF_4 ( V_15 , 0x61a004 + V_1 , 0x80000000 , 0x00000000 ) ;\r\nF_5 ( V_15 , 0x61a004 + V_1 , 0xc000007f , 0x80000000 | V_7 ) ;\r\nF_4 ( V_15 , 0x61a004 + V_1 , 0x80000000 , 0x00000000 ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_6 ( T_1 )\r\n{\r\nunion {\r\nstruct V_16 V_5 ;\r\n} * args = V_6 ;\r\nconst T_2 V_1 = V_2 -> V_3 * 0x800 ;\r\nT_2 V_17 ;\r\nint V_8 ;\r\nF_2 ( V_9 , L_4 , V_10 ) ;\r\nif ( F_3 ( args -> V_5 , 0 , 0 , false ) ) {\r\nF_2 ( V_9 , L_5 ,\r\nargs -> V_5 . V_11 , args -> V_5 . V_6 ) ;\r\nif ( args -> V_5 . V_6 & 0xfff00000 )\r\nreturn - V_18 ;\r\nV_17 = args -> V_5 . V_6 ;\r\n} else\r\nreturn V_8 ;\r\nF_5 ( V_15 , 0x61a004 + V_1 , 0x807f0000 , 0x80150000 ) ;\r\nF_4 ( V_15 , 0x61a004 + V_1 , 0x80000000 , 0x00000000 ) ;\r\nF_7 ( V_15 , 0x61a00c + V_1 , 0x00100000 | V_17 ) ;\r\nF_8 ( 9 ) ;\r\nF_9 ( 500 ) ;\r\nV_17 = F_5 ( V_15 , 0x61a00c + V_1 , 0xffffffff , 0x00000000 ) ;\r\nF_5 ( V_15 , 0x61a004 + V_1 , 0x807f0000 , 0x80550000 ) ;\r\nF_4 ( V_15 , 0x61a004 + V_1 , 0x80000000 , 0x00000000 ) ;\r\nF_10 ( V_15 , L_6 , V_2 -> V_3 , V_17 ) ;\r\nif ( ! ( V_17 & 0x80000000 ) )\r\nreturn - V_19 ;\r\nargs -> V_5 . V_20 = ( V_17 & 0x38000000 ) >> 27 ;\r\nreturn 0 ;\r\n}
