// Seed: 1659097302
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    output wire id_2,
    output supply1 id_3,
    input wire id_4,
    output wire id_5
);
  wor  id_7;
  tri0 id_8 = id_1 + id_7 - id_8;
endmodule
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    output tri1 id_2,
    input  tri1 id_3,
    input  wor  id_4,
    output wand id_5
);
  generate
    for (id_7 = id_1 < 1; id_1; module_1 = 1) begin : LABEL_0
      id_8(
          .id_0(1), .id_1(id_1), .id_2(id_2 - 1), .id_3(1 == 1), .id_4(id_0 < id_1), .id_5(id_3)
      );
    end
  endgenerate
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_5,
      id_7,
      id_7
  );
  assign modCall_1.id_8 = 0;
endmodule
