Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [IPv6:2610:10:20:722:a800:ff:fe36:1795])
	by mail.lfdr.de (Postfix) with ESMTPS id E432750E51C
	for <lists+amd-gfx@lfdr.de>; Mon, 25 Apr 2022 18:03:58 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 61F9810E43C;
	Mon, 25 Apr 2022 16:03:57 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-ej1-x62c.google.com (mail-ej1-x62c.google.com
 [IPv6:2a00:1450:4864:20::62c])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 9B33210E43C
 for <amd-gfx@lists.freedesktop.org>; Mon, 25 Apr 2022 16:03:55 +0000 (UTC)
Received: by mail-ej1-x62c.google.com with SMTP id g6so7713618ejw.1
 for <amd-gfx@lists.freedesktop.org>; Mon, 25 Apr 2022 09:03:55 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112;
 h=message-id:date:mime-version:user-agent:subject:content-language:to
 :cc:references:from:in-reply-to:content-transfer-encoding;
 bh=9uPpKNgvW/uH5GgsB8Zuqwi9GQwsh7FUuHH+RMb7ae4=;
 b=ijsf36cSHOIMMceQqYxrQ6iNNg5X+opI70bDq3D66ePTlTd10EI4TbPAL93YG332z4
 O6f6gJMnRyTiOFMrvFMn+sTvoKR50Y4xy6LTI3bUdFu5PVqbx7Vz4qzlHjO0d9due2Fz
 4wTBWcrEkJFiPAkvBFJLuvdMgr+CXf/aDNq7LJ0FaQPUr/HQEy+XVvLwXJKlCrluiJep
 //0MCzKYvcHbWAif4wPlmqEhRjZBfKmSl9GFX1DsC6baRHRe6goBCj+lFm0kXcGDs+KW
 RY1boyHO5YWzoQABhJ3nYGNFwUSD8dVmQgJvguPA8eJkecYhp9AELyzyn4H+jOXcb8NT
 AXEg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=x-gm-message-state:message-id:date:mime-version:user-agent:subject
 :content-language:to:cc:references:from:in-reply-to
 :content-transfer-encoding;
 bh=9uPpKNgvW/uH5GgsB8Zuqwi9GQwsh7FUuHH+RMb7ae4=;
 b=yLXcw8PuA1hPG1o6TjyhWM8yXIwf7+tj8rN4yJlZHoMj9F1cfdK9/1JMgtc8hL5qUD
 qemxeHurTmrQjbbXW7iShi2fvRq5E6tlbLTubC1gKVbhIY+vT9RSgKMs2yTHFWbdyzCP
 E0Re1cvx2ozaODFo1a1T0klCQgMEUv5mURo3vAzWnaf6zvvatuC1dxSKV1AZdFWEdXRt
 3QGcIMLGrUvvN7fDszvlHyrTEJnKi1YI/OkY9Ib9AYiL7ZhBVHXU/9uXVx1uByAi7x0X
 y4+Eqnvn6hxKeWGYDp7BbfhDBriVOykKi99fW8CNJbcKDcujIBaaCiVm0TWY6JwTHQk7
 ccwA==
X-Gm-Message-State: AOAM533bhSMisEMFr7FtsMaIzJTclwLNx9Vpj2ckm2D2E0tUjX2vGeAJ
 DB5SewnVahcrAsaqsgjd+ws=
X-Google-Smtp-Source: ABdhPJz0Omlfie4IkAXvBNjt0XX0CKmPBZD/hhqTenj3amceCaFmxfCifDZZkaWTUW57cAanJQUTNg==
X-Received: by 2002:a17:907:98cf:b0:6f3:9901:bc0c with SMTP id
 kd15-20020a17090798cf00b006f39901bc0cmr4424677ejc.315.1650902633169; 
 Mon, 25 Apr 2022 09:03:53 -0700 (PDT)
Received: from ?IPV6:2a02:908:1252:fb60:944a:f372:bd22:8205?
 ([2a02:908:1252:fb60:944a:f372:bd22:8205])
 by smtp.gmail.com with ESMTPSA id
 jw12-20020a17090776ac00b006e87137194esm3780726ejc.150.2022.04.25.09.03.51
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Mon, 25 Apr 2022 09:03:52 -0700 (PDT)
Message-ID: <35e5c8a5-6f1e-93f0-337b-7c8c5e23efc8@gmail.com>
Date: Mon, 25 Apr 2022 18:03:51 +0200
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101
 Thunderbird/91.7.0
Subject: Re: [PATCH 1/2] Fix incorrect calculations of the wptr of the
 doorbells
Content-Language: en-US
To: Haohui Mai <ricetons@gmail.com>
References: <CAHpOOhHgvsM0YzuhP+9j=PsJLp5s2t9xCmcCOg+LvSiQX8rqug@mail.gmail.com>
 <6b9f94ea-695b-22d7-5d95-e3d3f45c4ef3@gmail.com>
 <CAHpOOhE7r+m=t3qY3aYLdU2AKp+SBiaL2=M1D45bK=HpE7OB3g@mail.gmail.com>
 <33ff47fa-b719-faae-a63d-4a5c31213f93@gmail.com>
 <CAHpOOhFmZ+oSB0Jskwuho2rDP1V4t9tzMboKA1cMLYsotdUw0g@mail.gmail.com>
 <CAHpOOhFAaNqO6PgtHADMFG-AUiJYiAmTRAcWajuQoYZ=6-mgWw@mail.gmail.com>
From: =?UTF-8?Q?Christian_K=c3=b6nig?= <ckoenig.leichtzumerken@gmail.com>
In-Reply-To: <CAHpOOhFAaNqO6PgtHADMFG-AUiJYiAmTRAcWajuQoYZ=6-mgWw@mail.gmail.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: emily.deng@amd.com, amd-gfx@lists.freedesktop.org
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

Alex is usually picking up patches like this one here from the mailing list.

Feel free to add a Reviewed-by: Christian KÃ¶nig 
<christian.koenig@amd.com> to the series.

Thanks for the help,
Christian.

Am 25.04.22 um 14:44 schrieb Haohui Mai:
> Your prompt reviews are highly appreciated. Thanks.
>
> A little bit off-topic -- I'm not too familiar with the whole process.
> Just wondering, what else needs to be done in order to ensure the
> patches get picked up in the next available merge window?
>
> Thanks,
> Haohui
>
> On Mon, Apr 25, 2022 at 8:41 PM Haohui Mai <ricetons@gmail.com> wrote:
>> This patch fixes the issue where the driver miscomputes the 64-bit
>> values of the wptr of the SDMA doorbell when initializing the
>> hardware. SDMA engines v4 and later on have full 64-bit registers for
>> wptr thus they should be set properly.
>>
>> Older generation hardwares like CIK / SI have only 16 / 20 / 24bits
>> for the WPTR, where the calls of lower_32_bits() will be removed in a
>> following patch.
>>
>> Signed-off-by: Haohui Mai <ricetons@gmail.com>
>> ---
>>   drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c | 4 ++--
>>   drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c | 8 ++++----
>>   drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c | 8 ++++----
>>   3 files changed, 10 insertions(+), 10 deletions(-)
>>
>>
>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
>> b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
>> index d7e8f7232364..ff86c43b63d1 100644
>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
>> @@ -772,8 +772,8 @@ static void sdma_v4_0_ring_set_wptr(struct
>> amdgpu_ring *ring)
>>
>>                  DRM_DEBUG("Using doorbell -- "
>>                                  "wptr_offs == 0x%08x "
>> -                               "lower_32_bits(ring->wptr) << 2 == 0x%08x "
>> -                               "upper_32_bits(ring->wptr) << 2 == 0x%08x\n",
>> +                               "lower_32_bits(ring->wptr << 2) == 0x%08x "
>> +                               "upper_32_bits(ring->wptr << 2) == 0x%08x\n",
>>                                  ring->wptr_offs,
>>                                  lower_32_bits(ring->wptr << 2),
>>                                  upper_32_bits(ring->wptr << 2));
>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
>> b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
>> index a8d49c005f73..627eb1f147c2 100644
>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
>> @@ -394,8 +394,8 @@ static void sdma_v5_0_ring_set_wptr(struct
>> amdgpu_ring *ring)
>>          if (ring->use_doorbell) {
>>                  DRM_DEBUG("Using doorbell -- "
>>                                  "wptr_offs == 0x%08x "
>> -                               "lower_32_bits(ring->wptr) << 2 == 0x%08x "
>> -                               "upper_32_bits(ring->wptr) << 2 == 0x%08x\n",
>> +                               "lower_32_bits(ring->wptr << 2) == 0x%08x "
>> +                               "upper_32_bits(ring->wptr << 2) == 0x%08x\n",
>>                                  ring->wptr_offs,
>>                                  lower_32_bits(ring->wptr << 2),
>>                                  upper_32_bits(ring->wptr << 2));
>> @@ -774,9 +774,9 @@ static int sdma_v5_0_gfx_resume(struct amdgpu_device *adev)
>>
>>                  if (!amdgpu_sriov_vf(adev)) { /* only bare-metal use
>> register write for wptr */
>>                          WREG32(sdma_v5_0_get_reg_offset(adev, i,
>> mmSDMA0_GFX_RB_WPTR),
>> -                              lower_32_bits(ring->wptr) << 2);
>> +                              lower_32_bits(ring->wptr << 2));
>>                          WREG32(sdma_v5_0_get_reg_offset(adev, i,
>> mmSDMA0_GFX_RB_WPTR_HI),
>> -                              upper_32_bits(ring->wptr) << 2);
>> +                              upper_32_bits(ring->wptr << 2));
>>                  }
>>
>>                  doorbell = RREG32_SOC15_IP(GC,
>> sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_DOORBELL));
>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
>> b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
>> index 824eace69884..a5eb82bfeaa8 100644
>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
>> @@ -295,8 +295,8 @@ static void sdma_v5_2_ring_set_wptr(struct
>> amdgpu_ring *ring)
>>          if (ring->use_doorbell) {
>>                  DRM_DEBUG("Using doorbell -- "
>>                                  "wptr_offs == 0x%08x "
>> -                               "lower_32_bits(ring->wptr) << 2 == 0x%08x "
>> -                               "upper_32_bits(ring->wptr) << 2 == 0x%08x\n",
>> +                               "lower_32_bits(ring->wptr << 2) == 0x%08x "
>> +                               "upper_32_bits(ring->wptr << 2) == 0x%08x\n",
>>                                  ring->wptr_offs,
>>                                  lower_32_bits(ring->wptr << 2),
>>                                  upper_32_bits(ring->wptr << 2));
>> @@ -672,8 +672,8 @@ static int sdma_v5_2_gfx_resume(struct amdgpu_device *adev)
>>                  WREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i,
>> mmSDMA0_GFX_MINOR_PTR_UPDATE), 1);
>>
>>                  if (!amdgpu_sriov_vf(adev)) { /* only bare-metal use
>> register write for wptr */
>> -                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
>> mmSDMA0_GFX_RB_WPTR), lower_32_bits(ring->wptr) << 2);
>> -                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
>> mmSDMA0_GFX_RB_WPTR_HI), upper_32_bits(ring->wptr) << 2);
>> +                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
>> mmSDMA0_GFX_RB_WPTR), lower_32_bits(ring->wptr << 2));
>> +                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
>> mmSDMA0_GFX_RB_WPTR_HI), upper_32_bits(ring->wptr << 2));
>>                  }
>>
>>                  doorbell = RREG32_SOC15_IP(GC,
>> sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_DOORBELL));
>> --
>> 2.25.1
>>
>> On Mon, Apr 25, 2022 at 8:33 PM Christian KÃ¶nig
>> <ckoenig.leichtzumerken@gmail.com> wrote:
>>> Am 25.04.22 um 14:19 schrieb Haohui Mai:
>>>> Dropped the changes of older generations.
>>>>
>>>> Signed-off-by: Haohui Mai <ricetons@gmail.com>
>>> Please update the commit messages to include all the background we just
>>> discussed.
>>>
>>> With that done the series is Reviewed-by: Christian KÃ¶nig
>>> <christian.koenig@amd.com>
>>>
>>>> ---
>>>>    drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c | 4 ++--
>>>>    drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c | 8 ++++----
>>>>    drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c | 8 ++++----
>>>>    3 files changed, 10 insertions(+), 10 deletions(-)
>>>>
>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
>>>> b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
>>>> index d7e8f7232364..ff86c43b63d1 100644
>>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
>>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
>>>> @@ -772,8 +772,8 @@ static void sdma_v4_0_ring_set_wptr(struct
>>>> amdgpu_ring *ring)
>>>>
>>>>                   DRM_DEBUG("Using doorbell -- "
>>>>                                   "wptr_offs == 0x%08x "
>>>> -                               "lower_32_bits(ring->wptr) << 2 == 0x%08x "
>>>> -                               "upper_32_bits(ring->wptr) << 2 == 0x%08x\n",
>>>> +                               "lower_32_bits(ring->wptr << 2) == 0x%08x "
>>>> +                               "upper_32_bits(ring->wptr << 2) == 0x%08x\n",
>>>>                                   ring->wptr_offs,
>>>>                                   lower_32_bits(ring->wptr << 2),
>>>>                                   upper_32_bits(ring->wptr << 2));
>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
>>>> b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
>>>> index a8d49c005f73..627eb1f147c2 100644
>>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
>>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
>>>> @@ -394,8 +394,8 @@ static void sdma_v5_0_ring_set_wptr(struct
>>>> amdgpu_ring *ring)
>>>>           if (ring->use_doorbell) {
>>>>                   DRM_DEBUG("Using doorbell -- "
>>>>                                   "wptr_offs == 0x%08x "
>>>> -                               "lower_32_bits(ring->wptr) << 2 == 0x%08x "
>>>> -                               "upper_32_bits(ring->wptr) << 2 == 0x%08x\n",
>>>> +                               "lower_32_bits(ring->wptr << 2) == 0x%08x "
>>>> +                               "upper_32_bits(ring->wptr << 2) == 0x%08x\n",
>>>>                                   ring->wptr_offs,
>>>>                                   lower_32_bits(ring->wptr << 2),
>>>>                                   upper_32_bits(ring->wptr << 2));
>>>> @@ -774,9 +774,9 @@ static int sdma_v5_0_gfx_resume(struct amdgpu_device *adev)
>>>>
>>>>                   if (!amdgpu_sriov_vf(adev)) { /* only bare-metal use
>>>> register write for wptr */
>>>>                           WREG32(sdma_v5_0_get_reg_offset(adev, i,
>>>> mmSDMA0_GFX_RB_WPTR),
>>>> -                              lower_32_bits(ring->wptr) << 2);
>>>> +                              lower_32_bits(ring->wptr << 2));
>>>>                           WREG32(sdma_v5_0_get_reg_offset(adev, i,
>>>> mmSDMA0_GFX_RB_WPTR_HI),
>>>> -                              upper_32_bits(ring->wptr) << 2);
>>>> +                              upper_32_bits(ring->wptr << 2));
>>>>                   }
>>>>
>>>>                   doorbell = RREG32_SOC15_IP(GC,
>>>> sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_DOORBELL));
>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
>>>> b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
>>>> index 824eace69884..a5eb82bfeaa8 100644
>>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
>>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
>>>> @@ -295,8 +295,8 @@ static void sdma_v5_2_ring_set_wptr(struct
>>>> amdgpu_ring *ring)
>>>>           if (ring->use_doorbell) {
>>>>                   DRM_DEBUG("Using doorbell -- "
>>>>                                   "wptr_offs == 0x%08x "
>>>> -                               "lower_32_bits(ring->wptr) << 2 == 0x%08x "
>>>> -                               "upper_32_bits(ring->wptr) << 2 == 0x%08x\n",
>>>> +                               "lower_32_bits(ring->wptr << 2) == 0x%08x "
>>>> +                               "upper_32_bits(ring->wptr << 2) == 0x%08x\n",
>>>>                                   ring->wptr_offs,
>>>>                                   lower_32_bits(ring->wptr << 2),
>>>>                                   upper_32_bits(ring->wptr << 2));
>>>> @@ -672,8 +672,8 @@ static int sdma_v5_2_gfx_resume(struct amdgpu_device *adev)
>>>>                   WREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i,
>>>> mmSDMA0_GFX_MINOR_PTR_UPDATE), 1);
>>>>
>>>>                   if (!amdgpu_sriov_vf(adev)) { /* only bare-metal use
>>>> register write for wptr */
>>>> -                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
>>>> mmSDMA0_GFX_RB_WPTR), lower_32_bits(ring->wptr) << 2);
>>>> -                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
>>>> mmSDMA0_GFX_RB_WPTR_HI), upper_32_bits(ring->wptr) << 2);
>>>> +                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
>>>> mmSDMA0_GFX_RB_WPTR), lower_32_bits(ring->wptr << 2));
>>>> +                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
>>>> mmSDMA0_GFX_RB_WPTR_HI), upper_32_bits(ring->wptr << 2));
>>>>                   }
>>>>
>>>>                   doorbell = RREG32_SOC15_IP(GC,
>>>> sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_DOORBELL));
>>>> --
>>>> 2.25.1
>>>>
>>>> On Mon, Apr 25, 2022 at 7:52 PM Christian KÃ¶nig
>>>> <ckoenig.leichtzumerken@gmail.com> wrote:
>>>>> Am 25.04.22 um 13:47 schrieb Haohui Mai:
>>>>>> Updated the commit messages based on the previous discussion.
>>>>> Please drop all the changes for pre SDMA v4 hardware (e.g. the ones with
>>>>> only a 32bit register), so that we only have the changes for the 64bit
>>>>> hw versions in here.
>>>>>
>>>>> Apart from that looks good to me.
>>>>>
>>>>> Thanks,
>>>>> Christian.
>>>>>
>>>>>> Signed-off-by: Haohui Mai <ricetons@gmail.com>
>>>>>> ---
>>>>>>     drivers/gpu/drm/amd/amdgpu/cik_sdma.c  | 4 ++--
>>>>>>     drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c | 4 ++--
>>>>>>     drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c | 8 ++++----
>>>>>>     drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c | 4 ++--
>>>>>>     drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c | 8 ++++----
>>>>>>     drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c | 8 ++++----
>>>>>>     drivers/gpu/drm/amd/amdgpu/si_dma.c    | 4 ++--
>>>>>>     7 files changed, 20 insertions(+), 20 deletions(-)
>>>>>>
>>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
>>>>>> b/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
>>>>>> index c8ebd108548d..df863d346995 100644
>>>>>> --- a/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
>>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
>>>>>> @@ -195,7 +195,7 @@ static void cik_sdma_ring_set_wptr(struct amdgpu_ring *ring)
>>>>>>      struct amdgpu_device *adev = ring->adev;
>>>>>>
>>>>>>      WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[ring->me],
>>>>>> -        (lower_32_bits(ring->wptr) << 2) & 0x3fffc);
>>>>>> +        (lower_32_bits(ring->wptr << 2)) & 0x3fffc);
>>>>>>     }
>>>>>>
>>>>>>     static void cik_sdma_ring_insert_nop(struct amdgpu_ring *ring, uint32_t count)
>>>>>> @@ -487,7 +487,7 @@ static int cik_sdma_gfx_resume(struct amdgpu_device *adev)
>>>>>>      WREG32(mmSDMA0_GFX_RB_BASE_HI + sdma_offsets[i], ring->gpu_addr >> 40);
>>>>>>
>>>>>>      ring->wptr = 0;
>>>>>> - WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[i], lower_32_bits(ring->wptr) << 2);
>>>>>> + WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[i], lower_32_bits(ring->wptr << 2));
>>>>>>
>>>>>>      /* enable DMA RB */
>>>>>>      WREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i],
>>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
>>>>>> b/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
>>>>>> index 1d8bbcbd7a37..b83fd00466fe 100644
>>>>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
>>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
>>>>>> @@ -223,7 +223,7 @@ static void sdma_v2_4_ring_set_wptr(struct
>>>>>> amdgpu_ring *ring)
>>>>>>     {
>>>>>>      struct amdgpu_device *adev = ring->adev;
>>>>>>
>>>>>> - WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[ring->me],
>>>>>> lower_32_bits(ring->wptr) << 2);
>>>>>> + WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[ring->me],
>>>>>> lower_32_bits(ring->wptr << 2));
>>>>>>     }
>>>>>>
>>>>>>     static void sdma_v2_4_ring_insert_nop(struct amdgpu_ring *ring, uint32_t count)
>>>>>> @@ -465,7 +465,7 @@ static int sdma_v2_4_gfx_resume(struct amdgpu_device *adev)
>>>>>>      WREG32(mmSDMA0_GFX_RB_BASE_HI + sdma_offsets[i], ring->gpu_addr >> 40);
>>>>>>
>>>>>>      ring->wptr = 0;
>>>>>> - WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[i], lower_32_bits(ring->wptr) << 2);
>>>>>> + WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[i], lower_32_bits(ring->wptr << 2));
>>>>>>
>>>>>>      /* enable DMA RB */
>>>>>>      rb_cntl = REG_SET_FIELD(rb_cntl, SDMA0_GFX_RB_CNTL, RB_ENABLE, 1);
>>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
>>>>>> b/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
>>>>>> index 4ef4feff5649..557a7d5174b0 100644
>>>>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
>>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
>>>>>> @@ -389,14 +389,14 @@ static void sdma_v3_0_ring_set_wptr(struct
>>>>>> amdgpu_ring *ring)
>>>>>>      if (ring->use_doorbell) {
>>>>>>      u32 *wb = (u32 *)&adev->wb.wb[ring->wptr_offs];
>>>>>>      /* XXX check if swapping is necessary on BE */
>>>>>> - WRITE_ONCE(*wb, (lower_32_bits(ring->wptr) << 2));
>>>>>> - WDOORBELL32(ring->doorbell_index, lower_32_bits(ring->wptr) << 2);
>>>>>> + WRITE_ONCE(*wb, (lower_32_bits(ring->wptr << 2)));
>>>>>> + WDOORBELL32(ring->doorbell_index, lower_32_bits(ring->wptr << 2));
>>>>>>      } else if (ring->use_pollmem) {
>>>>>>      u32 *wb = (u32 *)&adev->wb.wb[ring->wptr_offs];
>>>>>>
>>>>>> - WRITE_ONCE(*wb, (lower_32_bits(ring->wptr) << 2));
>>>>>> + WRITE_ONCE(*wb, (lower_32_bits(ring->wptr << 2)));
>>>>>>      } else {
>>>>>> - WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[ring->me],
>>>>>> lower_32_bits(ring->wptr) << 2);
>>>>>> + WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[ring->me],
>>>>>> lower_32_bits(ring->wptr << 2));
>>>>>>      }
>>>>>>     }
>>>>>>
>>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
>>>>>> b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
>>>>>> index d7e8f7232364..ff86c43b63d1 100644
>>>>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
>>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
>>>>>> @@ -772,8 +772,8 @@ static void sdma_v4_0_ring_set_wptr(struct
>>>>>> amdgpu_ring *ring)
>>>>>>
>>>>>>      DRM_DEBUG("Using doorbell -- "
>>>>>>      "wptr_offs == 0x%08x "
>>>>>> - "lower_32_bits(ring->wptr) << 2 == 0x%08x "
>>>>>> - "upper_32_bits(ring->wptr) << 2 == 0x%08x\n",
>>>>>> + "lower_32_bits(ring->wptr << 2) == 0x%08x "
>>>>>> + "upper_32_bits(ring->wptr << 2) == 0x%08x\n",
>>>>>>      ring->wptr_offs,
>>>>>>      lower_32_bits(ring->wptr << 2),
>>>>>>      upper_32_bits(ring->wptr << 2));
>>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
>>>>>> b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
>>>>>> index a8d49c005f73..627eb1f147c2 100644
>>>>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
>>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
>>>>>> @@ -394,8 +394,8 @@ static void sdma_v5_0_ring_set_wptr(struct
>>>>>> amdgpu_ring *ring)
>>>>>>      if (ring->use_doorbell) {
>>>>>>      DRM_DEBUG("Using doorbell -- "
>>>>>>      "wptr_offs == 0x%08x "
>>>>>> - "lower_32_bits(ring->wptr) << 2 == 0x%08x "
>>>>>> - "upper_32_bits(ring->wptr) << 2 == 0x%08x\n",
>>>>>> + "lower_32_bits(ring->wptr << 2) == 0x%08x "
>>>>>> + "upper_32_bits(ring->wptr << 2) == 0x%08x\n",
>>>>>>      ring->wptr_offs,
>>>>>>      lower_32_bits(ring->wptr << 2),
>>>>>>      upper_32_bits(ring->wptr << 2));
>>>>>> @@ -774,9 +774,9 @@ static int sdma_v5_0_gfx_resume(struct amdgpu_device *adev)
>>>>>>
>>>>>>      if (!amdgpu_sriov_vf(adev)) { /* only bare-metal use register write
>>>>>> for wptr */
>>>>>>      WREG32(sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR),
>>>>>> -        lower_32_bits(ring->wptr) << 2);
>>>>>> +        lower_32_bits(ring->wptr << 2));
>>>>>>      WREG32(sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR_HI),
>>>>>> -        upper_32_bits(ring->wptr) << 2);
>>>>>> +        upper_32_bits(ring->wptr << 2));
>>>>>>      }
>>>>>>
>>>>>>      doorbell = RREG32_SOC15_IP(GC, sdma_v5_0_get_reg_offset(adev, i,
>>>>>> mmSDMA0_GFX_DOORBELL));
>>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
>>>>>> b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
>>>>>> index 824eace69884..a5eb82bfeaa8 100644
>>>>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
>>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
>>>>>> @@ -295,8 +295,8 @@ static void sdma_v5_2_ring_set_wptr(struct
>>>>>> amdgpu_ring *ring)
>>>>>>      if (ring->use_doorbell) {
>>>>>>      DRM_DEBUG("Using doorbell -- "
>>>>>>      "wptr_offs == 0x%08x "
>>>>>> - "lower_32_bits(ring->wptr) << 2 == 0x%08x "
>>>>>> - "upper_32_bits(ring->wptr) << 2 == 0x%08x\n",
>>>>>> + "lower_32_bits(ring->wptr << 2) == 0x%08x "
>>>>>> + "upper_32_bits(ring->wptr << 2) == 0x%08x\n",
>>>>>>      ring->wptr_offs,
>>>>>>      lower_32_bits(ring->wptr << 2),
>>>>>>      upper_32_bits(ring->wptr << 2));
>>>>>> @@ -672,8 +672,8 @@ static int sdma_v5_2_gfx_resume(struct amdgpu_device *adev)
>>>>>>      WREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i,
>>>>>> mmSDMA0_GFX_MINOR_PTR_UPDATE), 1);
>>>>>>
>>>>>>      if (!amdgpu_sriov_vf(adev)) { /* only bare-metal use register write
>>>>>> for wptr */
>>>>>> - WREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR),
>>>>>> lower_32_bits(ring->wptr) << 2);
>>>>>> - WREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR_HI),
>>>>>> upper_32_bits(ring->wptr) << 2);
>>>>>> + WREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR),
>>>>>> lower_32_bits(ring->wptr << 2));
>>>>>> + WREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR_HI),
>>>>>> upper_32_bits(ring->wptr << 2));
>>>>>>      }
>>>>>>
>>>>>>      doorbell = RREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i,
>>>>>> mmSDMA0_GFX_DOORBELL));
>>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/si_dma.c
>>>>>> b/drivers/gpu/drm/amd/amdgpu/si_dma.c
>>>>>> index 195b45bcb8ad..0af11d3b00e7 100644
>>>>>> --- a/drivers/gpu/drm/amd/amdgpu/si_dma.c
>>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/si_dma.c
>>>>>> @@ -57,7 +57,7 @@ static void si_dma_ring_set_wptr(struct amdgpu_ring *ring)
>>>>>>      u32 me = (ring == &adev->sdma.instance[0].ring) ? 0 : 1;
>>>>>>
>>>>>>      WREG32(DMA_RB_WPTR + sdma_offsets[me],
>>>>>> -        (lower_32_bits(ring->wptr) << 2) & 0x3fffc);
>>>>>> +        (lower_32_bits(ring->wptr << 2)) & 0x3fffc);
>>>>>>     }
>>>>>>
>>>>>>     static void si_dma_ring_emit_ib(struct amdgpu_ring *ring,
>>>>>> @@ -175,7 +175,7 @@ static int si_dma_start(struct amdgpu_device *adev)
>>>>>>      WREG32(DMA_CNTL + sdma_offsets[i], dma_cntl);
>>>>>>
>>>>>>      ring->wptr = 0;
>>>>>> - WREG32(DMA_RB_WPTR + sdma_offsets[i], lower_32_bits(ring->wptr) << 2);
>>>>>> + WREG32(DMA_RB_WPTR + sdma_offsets[i], lower_32_bits(ring->wptr << 2));
>>>>>>      WREG32(DMA_RB_CNTL + sdma_offsets[i], rb_cntl | DMA_RB_ENABLE);
>>>>>>
>>>>>>      ring->sched.ready = true;
>>>>>> --
>>>>>> 2.25.1

