
DoroboGenerated.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e04  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ac  08007ec4  08007ec4  00017ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008270  08008270  00018270  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008274  08008274  00018274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000074  20000000  08008278  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00002420  20000074  080082ec  00020074  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20002494  080082ec  00022494  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  9 .debug_info   000222e6  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000047fb  00000000  00000000  00042382  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000015a8  00000000  00000000  00046b80  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000013a0  00000000  00000000  00048128  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000afef  00000000  00000000  000494c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000065f2  00000000  00000000  000544b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0005aaa9  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00004f0c  00000000  00000000  0005ab28  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007eac 	.word	0x08007eac

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	08007eac 	.word	0x08007eac

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_f2uiz>:
 8000230:	219e      	movs	r1, #158	; 0x9e
 8000232:	b510      	push	{r4, lr}
 8000234:	05c9      	lsls	r1, r1, #23
 8000236:	1c04      	adds	r4, r0, #0
 8000238:	f000 fa44 	bl	80006c4 <__aeabi_fcmpge>
 800023c:	2800      	cmp	r0, #0
 800023e:	d103      	bne.n	8000248 <__aeabi_f2uiz+0x18>
 8000240:	1c20      	adds	r0, r4, #0
 8000242:	f000 f9a9 	bl	8000598 <__aeabi_f2iz>
 8000246:	bd10      	pop	{r4, pc}
 8000248:	219e      	movs	r1, #158	; 0x9e
 800024a:	1c20      	adds	r0, r4, #0
 800024c:	05c9      	lsls	r1, r1, #23
 800024e:	f000 f807 	bl	8000260 <__aeabi_fsub>
 8000252:	f000 f9a1 	bl	8000598 <__aeabi_f2iz>
 8000256:	2380      	movs	r3, #128	; 0x80
 8000258:	061b      	lsls	r3, r3, #24
 800025a:	469c      	mov	ip, r3
 800025c:	4460      	add	r0, ip
 800025e:	e7f2      	b.n	8000246 <__aeabi_f2uiz+0x16>

08000260 <__aeabi_fsub>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	464f      	mov	r7, r9
 8000264:	46d6      	mov	lr, sl
 8000266:	4646      	mov	r6, r8
 8000268:	0044      	lsls	r4, r0, #1
 800026a:	b5c0      	push	{r6, r7, lr}
 800026c:	0fc2      	lsrs	r2, r0, #31
 800026e:	0247      	lsls	r7, r0, #9
 8000270:	0248      	lsls	r0, r1, #9
 8000272:	0a40      	lsrs	r0, r0, #9
 8000274:	4684      	mov	ip, r0
 8000276:	4666      	mov	r6, ip
 8000278:	0a7b      	lsrs	r3, r7, #9
 800027a:	0048      	lsls	r0, r1, #1
 800027c:	0fc9      	lsrs	r1, r1, #31
 800027e:	469a      	mov	sl, r3
 8000280:	0e24      	lsrs	r4, r4, #24
 8000282:	0015      	movs	r5, r2
 8000284:	00db      	lsls	r3, r3, #3
 8000286:	0e00      	lsrs	r0, r0, #24
 8000288:	4689      	mov	r9, r1
 800028a:	00f6      	lsls	r6, r6, #3
 800028c:	28ff      	cmp	r0, #255	; 0xff
 800028e:	d100      	bne.n	8000292 <__aeabi_fsub+0x32>
 8000290:	e08f      	b.n	80003b2 <__aeabi_fsub+0x152>
 8000292:	2101      	movs	r1, #1
 8000294:	464f      	mov	r7, r9
 8000296:	404f      	eors	r7, r1
 8000298:	0039      	movs	r1, r7
 800029a:	4291      	cmp	r1, r2
 800029c:	d066      	beq.n	800036c <__aeabi_fsub+0x10c>
 800029e:	1a22      	subs	r2, r4, r0
 80002a0:	2a00      	cmp	r2, #0
 80002a2:	dc00      	bgt.n	80002a6 <__aeabi_fsub+0x46>
 80002a4:	e09d      	b.n	80003e2 <__aeabi_fsub+0x182>
 80002a6:	2800      	cmp	r0, #0
 80002a8:	d13d      	bne.n	8000326 <__aeabi_fsub+0xc6>
 80002aa:	2e00      	cmp	r6, #0
 80002ac:	d100      	bne.n	80002b0 <__aeabi_fsub+0x50>
 80002ae:	e08b      	b.n	80003c8 <__aeabi_fsub+0x168>
 80002b0:	1e51      	subs	r1, r2, #1
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d000      	beq.n	80002b8 <__aeabi_fsub+0x58>
 80002b6:	e0b5      	b.n	8000424 <__aeabi_fsub+0x1c4>
 80002b8:	2401      	movs	r4, #1
 80002ba:	1b9b      	subs	r3, r3, r6
 80002bc:	015a      	lsls	r2, r3, #5
 80002be:	d544      	bpl.n	800034a <__aeabi_fsub+0xea>
 80002c0:	019b      	lsls	r3, r3, #6
 80002c2:	099f      	lsrs	r7, r3, #6
 80002c4:	0038      	movs	r0, r7
 80002c6:	f000 fa07 	bl	80006d8 <__clzsi2>
 80002ca:	3805      	subs	r0, #5
 80002cc:	4087      	lsls	r7, r0
 80002ce:	4284      	cmp	r4, r0
 80002d0:	dd00      	ble.n	80002d4 <__aeabi_fsub+0x74>
 80002d2:	e096      	b.n	8000402 <__aeabi_fsub+0x1a2>
 80002d4:	1b04      	subs	r4, r0, r4
 80002d6:	003a      	movs	r2, r7
 80002d8:	2020      	movs	r0, #32
 80002da:	3401      	adds	r4, #1
 80002dc:	40e2      	lsrs	r2, r4
 80002de:	1b04      	subs	r4, r0, r4
 80002e0:	40a7      	lsls	r7, r4
 80002e2:	003b      	movs	r3, r7
 80002e4:	1e5f      	subs	r7, r3, #1
 80002e6:	41bb      	sbcs	r3, r7
 80002e8:	2400      	movs	r4, #0
 80002ea:	4313      	orrs	r3, r2
 80002ec:	075a      	lsls	r2, r3, #29
 80002ee:	d004      	beq.n	80002fa <__aeabi_fsub+0x9a>
 80002f0:	220f      	movs	r2, #15
 80002f2:	401a      	ands	r2, r3
 80002f4:	2a04      	cmp	r2, #4
 80002f6:	d000      	beq.n	80002fa <__aeabi_fsub+0x9a>
 80002f8:	3304      	adds	r3, #4
 80002fa:	015a      	lsls	r2, r3, #5
 80002fc:	d527      	bpl.n	800034e <__aeabi_fsub+0xee>
 80002fe:	3401      	adds	r4, #1
 8000300:	2cff      	cmp	r4, #255	; 0xff
 8000302:	d100      	bne.n	8000306 <__aeabi_fsub+0xa6>
 8000304:	e079      	b.n	80003fa <__aeabi_fsub+0x19a>
 8000306:	2201      	movs	r2, #1
 8000308:	019b      	lsls	r3, r3, #6
 800030a:	0a5b      	lsrs	r3, r3, #9
 800030c:	b2e4      	uxtb	r4, r4
 800030e:	402a      	ands	r2, r5
 8000310:	025b      	lsls	r3, r3, #9
 8000312:	05e4      	lsls	r4, r4, #23
 8000314:	0a58      	lsrs	r0, r3, #9
 8000316:	07d2      	lsls	r2, r2, #31
 8000318:	4320      	orrs	r0, r4
 800031a:	4310      	orrs	r0, r2
 800031c:	bc1c      	pop	{r2, r3, r4}
 800031e:	4690      	mov	r8, r2
 8000320:	4699      	mov	r9, r3
 8000322:	46a2      	mov	sl, r4
 8000324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000326:	2cff      	cmp	r4, #255	; 0xff
 8000328:	d0e0      	beq.n	80002ec <__aeabi_fsub+0x8c>
 800032a:	2180      	movs	r1, #128	; 0x80
 800032c:	04c9      	lsls	r1, r1, #19
 800032e:	430e      	orrs	r6, r1
 8000330:	2a1b      	cmp	r2, #27
 8000332:	dc7b      	bgt.n	800042c <__aeabi_fsub+0x1cc>
 8000334:	0031      	movs	r1, r6
 8000336:	2020      	movs	r0, #32
 8000338:	40d1      	lsrs	r1, r2
 800033a:	1a82      	subs	r2, r0, r2
 800033c:	4096      	lsls	r6, r2
 800033e:	1e72      	subs	r2, r6, #1
 8000340:	4196      	sbcs	r6, r2
 8000342:	430e      	orrs	r6, r1
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	015a      	lsls	r2, r3, #5
 8000348:	d4ba      	bmi.n	80002c0 <__aeabi_fsub+0x60>
 800034a:	075a      	lsls	r2, r3, #29
 800034c:	d1d0      	bne.n	80002f0 <__aeabi_fsub+0x90>
 800034e:	2201      	movs	r2, #1
 8000350:	08df      	lsrs	r7, r3, #3
 8000352:	402a      	ands	r2, r5
 8000354:	2cff      	cmp	r4, #255	; 0xff
 8000356:	d133      	bne.n	80003c0 <__aeabi_fsub+0x160>
 8000358:	2f00      	cmp	r7, #0
 800035a:	d100      	bne.n	800035e <__aeabi_fsub+0xfe>
 800035c:	e0a8      	b.n	80004b0 <__aeabi_fsub+0x250>
 800035e:	2380      	movs	r3, #128	; 0x80
 8000360:	03db      	lsls	r3, r3, #15
 8000362:	433b      	orrs	r3, r7
 8000364:	025b      	lsls	r3, r3, #9
 8000366:	0a5b      	lsrs	r3, r3, #9
 8000368:	24ff      	movs	r4, #255	; 0xff
 800036a:	e7d1      	b.n	8000310 <__aeabi_fsub+0xb0>
 800036c:	1a21      	subs	r1, r4, r0
 800036e:	2900      	cmp	r1, #0
 8000370:	dd4c      	ble.n	800040c <__aeabi_fsub+0x1ac>
 8000372:	2800      	cmp	r0, #0
 8000374:	d02a      	beq.n	80003cc <__aeabi_fsub+0x16c>
 8000376:	2cff      	cmp	r4, #255	; 0xff
 8000378:	d0b8      	beq.n	80002ec <__aeabi_fsub+0x8c>
 800037a:	2080      	movs	r0, #128	; 0x80
 800037c:	04c0      	lsls	r0, r0, #19
 800037e:	4306      	orrs	r6, r0
 8000380:	291b      	cmp	r1, #27
 8000382:	dd00      	ble.n	8000386 <__aeabi_fsub+0x126>
 8000384:	e0af      	b.n	80004e6 <__aeabi_fsub+0x286>
 8000386:	0030      	movs	r0, r6
 8000388:	2720      	movs	r7, #32
 800038a:	40c8      	lsrs	r0, r1
 800038c:	1a79      	subs	r1, r7, r1
 800038e:	408e      	lsls	r6, r1
 8000390:	1e71      	subs	r1, r6, #1
 8000392:	418e      	sbcs	r6, r1
 8000394:	4306      	orrs	r6, r0
 8000396:	199b      	adds	r3, r3, r6
 8000398:	0159      	lsls	r1, r3, #5
 800039a:	d5d6      	bpl.n	800034a <__aeabi_fsub+0xea>
 800039c:	3401      	adds	r4, #1
 800039e:	2cff      	cmp	r4, #255	; 0xff
 80003a0:	d100      	bne.n	80003a4 <__aeabi_fsub+0x144>
 80003a2:	e085      	b.n	80004b0 <__aeabi_fsub+0x250>
 80003a4:	2201      	movs	r2, #1
 80003a6:	497a      	ldr	r1, [pc, #488]	; (8000590 <__aeabi_fsub+0x330>)
 80003a8:	401a      	ands	r2, r3
 80003aa:	085b      	lsrs	r3, r3, #1
 80003ac:	400b      	ands	r3, r1
 80003ae:	4313      	orrs	r3, r2
 80003b0:	e79c      	b.n	80002ec <__aeabi_fsub+0x8c>
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	d000      	beq.n	80003b8 <__aeabi_fsub+0x158>
 80003b6:	e770      	b.n	800029a <__aeabi_fsub+0x3a>
 80003b8:	e76b      	b.n	8000292 <__aeabi_fsub+0x32>
 80003ba:	1e3b      	subs	r3, r7, #0
 80003bc:	d1c5      	bne.n	800034a <__aeabi_fsub+0xea>
 80003be:	2200      	movs	r2, #0
 80003c0:	027b      	lsls	r3, r7, #9
 80003c2:	0a5b      	lsrs	r3, r3, #9
 80003c4:	b2e4      	uxtb	r4, r4
 80003c6:	e7a3      	b.n	8000310 <__aeabi_fsub+0xb0>
 80003c8:	0014      	movs	r4, r2
 80003ca:	e78f      	b.n	80002ec <__aeabi_fsub+0x8c>
 80003cc:	2e00      	cmp	r6, #0
 80003ce:	d04d      	beq.n	800046c <__aeabi_fsub+0x20c>
 80003d0:	1e48      	subs	r0, r1, #1
 80003d2:	2800      	cmp	r0, #0
 80003d4:	d157      	bne.n	8000486 <__aeabi_fsub+0x226>
 80003d6:	199b      	adds	r3, r3, r6
 80003d8:	2401      	movs	r4, #1
 80003da:	015a      	lsls	r2, r3, #5
 80003dc:	d5b5      	bpl.n	800034a <__aeabi_fsub+0xea>
 80003de:	2402      	movs	r4, #2
 80003e0:	e7e0      	b.n	80003a4 <__aeabi_fsub+0x144>
 80003e2:	2a00      	cmp	r2, #0
 80003e4:	d125      	bne.n	8000432 <__aeabi_fsub+0x1d2>
 80003e6:	1c62      	adds	r2, r4, #1
 80003e8:	b2d2      	uxtb	r2, r2
 80003ea:	2a01      	cmp	r2, #1
 80003ec:	dd72      	ble.n	80004d4 <__aeabi_fsub+0x274>
 80003ee:	1b9f      	subs	r7, r3, r6
 80003f0:	017a      	lsls	r2, r7, #5
 80003f2:	d535      	bpl.n	8000460 <__aeabi_fsub+0x200>
 80003f4:	1af7      	subs	r7, r6, r3
 80003f6:	000d      	movs	r5, r1
 80003f8:	e764      	b.n	80002c4 <__aeabi_fsub+0x64>
 80003fa:	2201      	movs	r2, #1
 80003fc:	2300      	movs	r3, #0
 80003fe:	402a      	ands	r2, r5
 8000400:	e786      	b.n	8000310 <__aeabi_fsub+0xb0>
 8000402:	003b      	movs	r3, r7
 8000404:	4a63      	ldr	r2, [pc, #396]	; (8000594 <__aeabi_fsub+0x334>)
 8000406:	1a24      	subs	r4, r4, r0
 8000408:	4013      	ands	r3, r2
 800040a:	e76f      	b.n	80002ec <__aeabi_fsub+0x8c>
 800040c:	2900      	cmp	r1, #0
 800040e:	d16c      	bne.n	80004ea <__aeabi_fsub+0x28a>
 8000410:	1c61      	adds	r1, r4, #1
 8000412:	b2c8      	uxtb	r0, r1
 8000414:	2801      	cmp	r0, #1
 8000416:	dd4e      	ble.n	80004b6 <__aeabi_fsub+0x256>
 8000418:	29ff      	cmp	r1, #255	; 0xff
 800041a:	d049      	beq.n	80004b0 <__aeabi_fsub+0x250>
 800041c:	199b      	adds	r3, r3, r6
 800041e:	085b      	lsrs	r3, r3, #1
 8000420:	000c      	movs	r4, r1
 8000422:	e763      	b.n	80002ec <__aeabi_fsub+0x8c>
 8000424:	2aff      	cmp	r2, #255	; 0xff
 8000426:	d041      	beq.n	80004ac <__aeabi_fsub+0x24c>
 8000428:	000a      	movs	r2, r1
 800042a:	e781      	b.n	8000330 <__aeabi_fsub+0xd0>
 800042c:	2601      	movs	r6, #1
 800042e:	1b9b      	subs	r3, r3, r6
 8000430:	e789      	b.n	8000346 <__aeabi_fsub+0xe6>
 8000432:	2c00      	cmp	r4, #0
 8000434:	d01c      	beq.n	8000470 <__aeabi_fsub+0x210>
 8000436:	28ff      	cmp	r0, #255	; 0xff
 8000438:	d021      	beq.n	800047e <__aeabi_fsub+0x21e>
 800043a:	2480      	movs	r4, #128	; 0x80
 800043c:	04e4      	lsls	r4, r4, #19
 800043e:	4252      	negs	r2, r2
 8000440:	4323      	orrs	r3, r4
 8000442:	2a1b      	cmp	r2, #27
 8000444:	dd00      	ble.n	8000448 <__aeabi_fsub+0x1e8>
 8000446:	e096      	b.n	8000576 <__aeabi_fsub+0x316>
 8000448:	001c      	movs	r4, r3
 800044a:	2520      	movs	r5, #32
 800044c:	40d4      	lsrs	r4, r2
 800044e:	1aaa      	subs	r2, r5, r2
 8000450:	4093      	lsls	r3, r2
 8000452:	1e5a      	subs	r2, r3, #1
 8000454:	4193      	sbcs	r3, r2
 8000456:	4323      	orrs	r3, r4
 8000458:	1af3      	subs	r3, r6, r3
 800045a:	0004      	movs	r4, r0
 800045c:	000d      	movs	r5, r1
 800045e:	e72d      	b.n	80002bc <__aeabi_fsub+0x5c>
 8000460:	2f00      	cmp	r7, #0
 8000462:	d000      	beq.n	8000466 <__aeabi_fsub+0x206>
 8000464:	e72e      	b.n	80002c4 <__aeabi_fsub+0x64>
 8000466:	2200      	movs	r2, #0
 8000468:	2400      	movs	r4, #0
 800046a:	e7a9      	b.n	80003c0 <__aeabi_fsub+0x160>
 800046c:	000c      	movs	r4, r1
 800046e:	e73d      	b.n	80002ec <__aeabi_fsub+0x8c>
 8000470:	2b00      	cmp	r3, #0
 8000472:	d058      	beq.n	8000526 <__aeabi_fsub+0x2c6>
 8000474:	43d2      	mvns	r2, r2
 8000476:	2a00      	cmp	r2, #0
 8000478:	d0ee      	beq.n	8000458 <__aeabi_fsub+0x1f8>
 800047a:	28ff      	cmp	r0, #255	; 0xff
 800047c:	d1e1      	bne.n	8000442 <__aeabi_fsub+0x1e2>
 800047e:	0033      	movs	r3, r6
 8000480:	24ff      	movs	r4, #255	; 0xff
 8000482:	000d      	movs	r5, r1
 8000484:	e732      	b.n	80002ec <__aeabi_fsub+0x8c>
 8000486:	29ff      	cmp	r1, #255	; 0xff
 8000488:	d010      	beq.n	80004ac <__aeabi_fsub+0x24c>
 800048a:	0001      	movs	r1, r0
 800048c:	e778      	b.n	8000380 <__aeabi_fsub+0x120>
 800048e:	2b00      	cmp	r3, #0
 8000490:	d06e      	beq.n	8000570 <__aeabi_fsub+0x310>
 8000492:	24ff      	movs	r4, #255	; 0xff
 8000494:	2e00      	cmp	r6, #0
 8000496:	d100      	bne.n	800049a <__aeabi_fsub+0x23a>
 8000498:	e728      	b.n	80002ec <__aeabi_fsub+0x8c>
 800049a:	2280      	movs	r2, #128	; 0x80
 800049c:	4651      	mov	r1, sl
 800049e:	03d2      	lsls	r2, r2, #15
 80004a0:	4211      	tst	r1, r2
 80004a2:	d003      	beq.n	80004ac <__aeabi_fsub+0x24c>
 80004a4:	4661      	mov	r1, ip
 80004a6:	4211      	tst	r1, r2
 80004a8:	d100      	bne.n	80004ac <__aeabi_fsub+0x24c>
 80004aa:	0033      	movs	r3, r6
 80004ac:	24ff      	movs	r4, #255	; 0xff
 80004ae:	e71d      	b.n	80002ec <__aeabi_fsub+0x8c>
 80004b0:	24ff      	movs	r4, #255	; 0xff
 80004b2:	2300      	movs	r3, #0
 80004b4:	e72c      	b.n	8000310 <__aeabi_fsub+0xb0>
 80004b6:	2c00      	cmp	r4, #0
 80004b8:	d1e9      	bne.n	800048e <__aeabi_fsub+0x22e>
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d063      	beq.n	8000586 <__aeabi_fsub+0x326>
 80004be:	2e00      	cmp	r6, #0
 80004c0:	d100      	bne.n	80004c4 <__aeabi_fsub+0x264>
 80004c2:	e713      	b.n	80002ec <__aeabi_fsub+0x8c>
 80004c4:	199b      	adds	r3, r3, r6
 80004c6:	015a      	lsls	r2, r3, #5
 80004c8:	d400      	bmi.n	80004cc <__aeabi_fsub+0x26c>
 80004ca:	e73e      	b.n	800034a <__aeabi_fsub+0xea>
 80004cc:	4a31      	ldr	r2, [pc, #196]	; (8000594 <__aeabi_fsub+0x334>)
 80004ce:	000c      	movs	r4, r1
 80004d0:	4013      	ands	r3, r2
 80004d2:	e70b      	b.n	80002ec <__aeabi_fsub+0x8c>
 80004d4:	2c00      	cmp	r4, #0
 80004d6:	d11e      	bne.n	8000516 <__aeabi_fsub+0x2b6>
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d12f      	bne.n	800053c <__aeabi_fsub+0x2dc>
 80004dc:	2e00      	cmp	r6, #0
 80004de:	d04f      	beq.n	8000580 <__aeabi_fsub+0x320>
 80004e0:	0033      	movs	r3, r6
 80004e2:	000d      	movs	r5, r1
 80004e4:	e702      	b.n	80002ec <__aeabi_fsub+0x8c>
 80004e6:	2601      	movs	r6, #1
 80004e8:	e755      	b.n	8000396 <__aeabi_fsub+0x136>
 80004ea:	2c00      	cmp	r4, #0
 80004ec:	d11f      	bne.n	800052e <__aeabi_fsub+0x2ce>
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d043      	beq.n	800057a <__aeabi_fsub+0x31a>
 80004f2:	43c9      	mvns	r1, r1
 80004f4:	2900      	cmp	r1, #0
 80004f6:	d00b      	beq.n	8000510 <__aeabi_fsub+0x2b0>
 80004f8:	28ff      	cmp	r0, #255	; 0xff
 80004fa:	d039      	beq.n	8000570 <__aeabi_fsub+0x310>
 80004fc:	291b      	cmp	r1, #27
 80004fe:	dc44      	bgt.n	800058a <__aeabi_fsub+0x32a>
 8000500:	001c      	movs	r4, r3
 8000502:	2720      	movs	r7, #32
 8000504:	40cc      	lsrs	r4, r1
 8000506:	1a79      	subs	r1, r7, r1
 8000508:	408b      	lsls	r3, r1
 800050a:	1e59      	subs	r1, r3, #1
 800050c:	418b      	sbcs	r3, r1
 800050e:	4323      	orrs	r3, r4
 8000510:	199b      	adds	r3, r3, r6
 8000512:	0004      	movs	r4, r0
 8000514:	e740      	b.n	8000398 <__aeabi_fsub+0x138>
 8000516:	2b00      	cmp	r3, #0
 8000518:	d11a      	bne.n	8000550 <__aeabi_fsub+0x2f0>
 800051a:	2e00      	cmp	r6, #0
 800051c:	d124      	bne.n	8000568 <__aeabi_fsub+0x308>
 800051e:	2780      	movs	r7, #128	; 0x80
 8000520:	2200      	movs	r2, #0
 8000522:	03ff      	lsls	r7, r7, #15
 8000524:	e71b      	b.n	800035e <__aeabi_fsub+0xfe>
 8000526:	0033      	movs	r3, r6
 8000528:	0004      	movs	r4, r0
 800052a:	000d      	movs	r5, r1
 800052c:	e6de      	b.n	80002ec <__aeabi_fsub+0x8c>
 800052e:	28ff      	cmp	r0, #255	; 0xff
 8000530:	d01e      	beq.n	8000570 <__aeabi_fsub+0x310>
 8000532:	2480      	movs	r4, #128	; 0x80
 8000534:	04e4      	lsls	r4, r4, #19
 8000536:	4249      	negs	r1, r1
 8000538:	4323      	orrs	r3, r4
 800053a:	e7df      	b.n	80004fc <__aeabi_fsub+0x29c>
 800053c:	2e00      	cmp	r6, #0
 800053e:	d100      	bne.n	8000542 <__aeabi_fsub+0x2e2>
 8000540:	e6d4      	b.n	80002ec <__aeabi_fsub+0x8c>
 8000542:	1b9f      	subs	r7, r3, r6
 8000544:	017a      	lsls	r2, r7, #5
 8000546:	d400      	bmi.n	800054a <__aeabi_fsub+0x2ea>
 8000548:	e737      	b.n	80003ba <__aeabi_fsub+0x15a>
 800054a:	1af3      	subs	r3, r6, r3
 800054c:	000d      	movs	r5, r1
 800054e:	e6cd      	b.n	80002ec <__aeabi_fsub+0x8c>
 8000550:	24ff      	movs	r4, #255	; 0xff
 8000552:	2e00      	cmp	r6, #0
 8000554:	d100      	bne.n	8000558 <__aeabi_fsub+0x2f8>
 8000556:	e6c9      	b.n	80002ec <__aeabi_fsub+0x8c>
 8000558:	2280      	movs	r2, #128	; 0x80
 800055a:	4650      	mov	r0, sl
 800055c:	03d2      	lsls	r2, r2, #15
 800055e:	4210      	tst	r0, r2
 8000560:	d0a4      	beq.n	80004ac <__aeabi_fsub+0x24c>
 8000562:	4660      	mov	r0, ip
 8000564:	4210      	tst	r0, r2
 8000566:	d1a1      	bne.n	80004ac <__aeabi_fsub+0x24c>
 8000568:	0033      	movs	r3, r6
 800056a:	000d      	movs	r5, r1
 800056c:	24ff      	movs	r4, #255	; 0xff
 800056e:	e6bd      	b.n	80002ec <__aeabi_fsub+0x8c>
 8000570:	0033      	movs	r3, r6
 8000572:	24ff      	movs	r4, #255	; 0xff
 8000574:	e6ba      	b.n	80002ec <__aeabi_fsub+0x8c>
 8000576:	2301      	movs	r3, #1
 8000578:	e76e      	b.n	8000458 <__aeabi_fsub+0x1f8>
 800057a:	0033      	movs	r3, r6
 800057c:	0004      	movs	r4, r0
 800057e:	e6b5      	b.n	80002ec <__aeabi_fsub+0x8c>
 8000580:	2700      	movs	r7, #0
 8000582:	2200      	movs	r2, #0
 8000584:	e71c      	b.n	80003c0 <__aeabi_fsub+0x160>
 8000586:	0033      	movs	r3, r6
 8000588:	e6b0      	b.n	80002ec <__aeabi_fsub+0x8c>
 800058a:	2301      	movs	r3, #1
 800058c:	e7c0      	b.n	8000510 <__aeabi_fsub+0x2b0>
 800058e:	46c0      	nop			; (mov r8, r8)
 8000590:	7dffffff 	.word	0x7dffffff
 8000594:	fbffffff 	.word	0xfbffffff

08000598 <__aeabi_f2iz>:
 8000598:	0241      	lsls	r1, r0, #9
 800059a:	0043      	lsls	r3, r0, #1
 800059c:	0fc2      	lsrs	r2, r0, #31
 800059e:	0a49      	lsrs	r1, r1, #9
 80005a0:	0e1b      	lsrs	r3, r3, #24
 80005a2:	2000      	movs	r0, #0
 80005a4:	2b7e      	cmp	r3, #126	; 0x7e
 80005a6:	dd0d      	ble.n	80005c4 <__aeabi_f2iz+0x2c>
 80005a8:	2b9d      	cmp	r3, #157	; 0x9d
 80005aa:	dc0c      	bgt.n	80005c6 <__aeabi_f2iz+0x2e>
 80005ac:	2080      	movs	r0, #128	; 0x80
 80005ae:	0400      	lsls	r0, r0, #16
 80005b0:	4301      	orrs	r1, r0
 80005b2:	2b95      	cmp	r3, #149	; 0x95
 80005b4:	dc0a      	bgt.n	80005cc <__aeabi_f2iz+0x34>
 80005b6:	2096      	movs	r0, #150	; 0x96
 80005b8:	1ac3      	subs	r3, r0, r3
 80005ba:	40d9      	lsrs	r1, r3
 80005bc:	4248      	negs	r0, r1
 80005be:	2a00      	cmp	r2, #0
 80005c0:	d100      	bne.n	80005c4 <__aeabi_f2iz+0x2c>
 80005c2:	0008      	movs	r0, r1
 80005c4:	4770      	bx	lr
 80005c6:	4b03      	ldr	r3, [pc, #12]	; (80005d4 <__aeabi_f2iz+0x3c>)
 80005c8:	18d0      	adds	r0, r2, r3
 80005ca:	e7fb      	b.n	80005c4 <__aeabi_f2iz+0x2c>
 80005cc:	3b96      	subs	r3, #150	; 0x96
 80005ce:	4099      	lsls	r1, r3
 80005d0:	e7f4      	b.n	80005bc <__aeabi_f2iz+0x24>
 80005d2:	46c0      	nop			; (mov r8, r8)
 80005d4:	7fffffff 	.word	0x7fffffff

080005d8 <__aeabi_ui2f>:
 80005d8:	b510      	push	{r4, lr}
 80005da:	1e04      	subs	r4, r0, #0
 80005dc:	d027      	beq.n	800062e <__aeabi_ui2f+0x56>
 80005de:	f000 f87b 	bl	80006d8 <__clzsi2>
 80005e2:	239e      	movs	r3, #158	; 0x9e
 80005e4:	1a1b      	subs	r3, r3, r0
 80005e6:	2b96      	cmp	r3, #150	; 0x96
 80005e8:	dc0a      	bgt.n	8000600 <__aeabi_ui2f+0x28>
 80005ea:	2296      	movs	r2, #150	; 0x96
 80005ec:	1ad2      	subs	r2, r2, r3
 80005ee:	4094      	lsls	r4, r2
 80005f0:	0264      	lsls	r4, r4, #9
 80005f2:	0a64      	lsrs	r4, r4, #9
 80005f4:	b2db      	uxtb	r3, r3
 80005f6:	0264      	lsls	r4, r4, #9
 80005f8:	05db      	lsls	r3, r3, #23
 80005fa:	0a60      	lsrs	r0, r4, #9
 80005fc:	4318      	orrs	r0, r3
 80005fe:	bd10      	pop	{r4, pc}
 8000600:	2b99      	cmp	r3, #153	; 0x99
 8000602:	dc17      	bgt.n	8000634 <__aeabi_ui2f+0x5c>
 8000604:	2299      	movs	r2, #153	; 0x99
 8000606:	1ad2      	subs	r2, r2, r3
 8000608:	2a00      	cmp	r2, #0
 800060a:	dd27      	ble.n	800065c <__aeabi_ui2f+0x84>
 800060c:	4094      	lsls	r4, r2
 800060e:	0022      	movs	r2, r4
 8000610:	4c13      	ldr	r4, [pc, #76]	; (8000660 <__aeabi_ui2f+0x88>)
 8000612:	4014      	ands	r4, r2
 8000614:	0751      	lsls	r1, r2, #29
 8000616:	d004      	beq.n	8000622 <__aeabi_ui2f+0x4a>
 8000618:	210f      	movs	r1, #15
 800061a:	400a      	ands	r2, r1
 800061c:	2a04      	cmp	r2, #4
 800061e:	d000      	beq.n	8000622 <__aeabi_ui2f+0x4a>
 8000620:	3404      	adds	r4, #4
 8000622:	0162      	lsls	r2, r4, #5
 8000624:	d412      	bmi.n	800064c <__aeabi_ui2f+0x74>
 8000626:	01a4      	lsls	r4, r4, #6
 8000628:	0a64      	lsrs	r4, r4, #9
 800062a:	b2db      	uxtb	r3, r3
 800062c:	e7e3      	b.n	80005f6 <__aeabi_ui2f+0x1e>
 800062e:	2300      	movs	r3, #0
 8000630:	2400      	movs	r4, #0
 8000632:	e7e0      	b.n	80005f6 <__aeabi_ui2f+0x1e>
 8000634:	22b9      	movs	r2, #185	; 0xb9
 8000636:	0021      	movs	r1, r4
 8000638:	1ad2      	subs	r2, r2, r3
 800063a:	4091      	lsls	r1, r2
 800063c:	000a      	movs	r2, r1
 800063e:	1e51      	subs	r1, r2, #1
 8000640:	418a      	sbcs	r2, r1
 8000642:	2105      	movs	r1, #5
 8000644:	1a09      	subs	r1, r1, r0
 8000646:	40cc      	lsrs	r4, r1
 8000648:	4314      	orrs	r4, r2
 800064a:	e7db      	b.n	8000604 <__aeabi_ui2f+0x2c>
 800064c:	4b04      	ldr	r3, [pc, #16]	; (8000660 <__aeabi_ui2f+0x88>)
 800064e:	401c      	ands	r4, r3
 8000650:	239f      	movs	r3, #159	; 0x9f
 8000652:	01a4      	lsls	r4, r4, #6
 8000654:	1a1b      	subs	r3, r3, r0
 8000656:	0a64      	lsrs	r4, r4, #9
 8000658:	b2db      	uxtb	r3, r3
 800065a:	e7cc      	b.n	80005f6 <__aeabi_ui2f+0x1e>
 800065c:	0022      	movs	r2, r4
 800065e:	e7d7      	b.n	8000610 <__aeabi_ui2f+0x38>
 8000660:	fbffffff 	.word	0xfbffffff

08000664 <__aeabi_cfrcmple>:
 8000664:	4684      	mov	ip, r0
 8000666:	1c08      	adds	r0, r1, #0
 8000668:	4661      	mov	r1, ip
 800066a:	e7ff      	b.n	800066c <__aeabi_cfcmpeq>

0800066c <__aeabi_cfcmpeq>:
 800066c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800066e:	f000 f8b7 	bl	80007e0 <__lesf2>
 8000672:	2800      	cmp	r0, #0
 8000674:	d401      	bmi.n	800067a <__aeabi_cfcmpeq+0xe>
 8000676:	2100      	movs	r1, #0
 8000678:	42c8      	cmn	r0, r1
 800067a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800067c <__aeabi_fcmpeq>:
 800067c:	b510      	push	{r4, lr}
 800067e:	f000 f849 	bl	8000714 <__eqsf2>
 8000682:	4240      	negs	r0, r0
 8000684:	3001      	adds	r0, #1
 8000686:	bd10      	pop	{r4, pc}

08000688 <__aeabi_fcmplt>:
 8000688:	b510      	push	{r4, lr}
 800068a:	f000 f8a9 	bl	80007e0 <__lesf2>
 800068e:	2800      	cmp	r0, #0
 8000690:	db01      	blt.n	8000696 <__aeabi_fcmplt+0xe>
 8000692:	2000      	movs	r0, #0
 8000694:	bd10      	pop	{r4, pc}
 8000696:	2001      	movs	r0, #1
 8000698:	bd10      	pop	{r4, pc}
 800069a:	46c0      	nop			; (mov r8, r8)

0800069c <__aeabi_fcmple>:
 800069c:	b510      	push	{r4, lr}
 800069e:	f000 f89f 	bl	80007e0 <__lesf2>
 80006a2:	2800      	cmp	r0, #0
 80006a4:	dd01      	ble.n	80006aa <__aeabi_fcmple+0xe>
 80006a6:	2000      	movs	r0, #0
 80006a8:	bd10      	pop	{r4, pc}
 80006aa:	2001      	movs	r0, #1
 80006ac:	bd10      	pop	{r4, pc}
 80006ae:	46c0      	nop			; (mov r8, r8)

080006b0 <__aeabi_fcmpgt>:
 80006b0:	b510      	push	{r4, lr}
 80006b2:	f000 f855 	bl	8000760 <__gesf2>
 80006b6:	2800      	cmp	r0, #0
 80006b8:	dc01      	bgt.n	80006be <__aeabi_fcmpgt+0xe>
 80006ba:	2000      	movs	r0, #0
 80006bc:	bd10      	pop	{r4, pc}
 80006be:	2001      	movs	r0, #1
 80006c0:	bd10      	pop	{r4, pc}
 80006c2:	46c0      	nop			; (mov r8, r8)

080006c4 <__aeabi_fcmpge>:
 80006c4:	b510      	push	{r4, lr}
 80006c6:	f000 f84b 	bl	8000760 <__gesf2>
 80006ca:	2800      	cmp	r0, #0
 80006cc:	da01      	bge.n	80006d2 <__aeabi_fcmpge+0xe>
 80006ce:	2000      	movs	r0, #0
 80006d0:	bd10      	pop	{r4, pc}
 80006d2:	2001      	movs	r0, #1
 80006d4:	bd10      	pop	{r4, pc}
 80006d6:	46c0      	nop			; (mov r8, r8)

080006d8 <__clzsi2>:
 80006d8:	211c      	movs	r1, #28
 80006da:	2301      	movs	r3, #1
 80006dc:	041b      	lsls	r3, r3, #16
 80006de:	4298      	cmp	r0, r3
 80006e0:	d301      	bcc.n	80006e6 <__clzsi2+0xe>
 80006e2:	0c00      	lsrs	r0, r0, #16
 80006e4:	3910      	subs	r1, #16
 80006e6:	0a1b      	lsrs	r3, r3, #8
 80006e8:	4298      	cmp	r0, r3
 80006ea:	d301      	bcc.n	80006f0 <__clzsi2+0x18>
 80006ec:	0a00      	lsrs	r0, r0, #8
 80006ee:	3908      	subs	r1, #8
 80006f0:	091b      	lsrs	r3, r3, #4
 80006f2:	4298      	cmp	r0, r3
 80006f4:	d301      	bcc.n	80006fa <__clzsi2+0x22>
 80006f6:	0900      	lsrs	r0, r0, #4
 80006f8:	3904      	subs	r1, #4
 80006fa:	a202      	add	r2, pc, #8	; (adr r2, 8000704 <__clzsi2+0x2c>)
 80006fc:	5c10      	ldrb	r0, [r2, r0]
 80006fe:	1840      	adds	r0, r0, r1
 8000700:	4770      	bx	lr
 8000702:	46c0      	nop			; (mov r8, r8)
 8000704:	02020304 	.word	0x02020304
 8000708:	01010101 	.word	0x01010101
	...

08000714 <__eqsf2>:
 8000714:	b570      	push	{r4, r5, r6, lr}
 8000716:	0042      	lsls	r2, r0, #1
 8000718:	0245      	lsls	r5, r0, #9
 800071a:	024e      	lsls	r6, r1, #9
 800071c:	004c      	lsls	r4, r1, #1
 800071e:	0fc3      	lsrs	r3, r0, #31
 8000720:	0a6d      	lsrs	r5, r5, #9
 8000722:	0e12      	lsrs	r2, r2, #24
 8000724:	0a76      	lsrs	r6, r6, #9
 8000726:	0e24      	lsrs	r4, r4, #24
 8000728:	0fc9      	lsrs	r1, r1, #31
 800072a:	2001      	movs	r0, #1
 800072c:	2aff      	cmp	r2, #255	; 0xff
 800072e:	d006      	beq.n	800073e <__eqsf2+0x2a>
 8000730:	2cff      	cmp	r4, #255	; 0xff
 8000732:	d003      	beq.n	800073c <__eqsf2+0x28>
 8000734:	42a2      	cmp	r2, r4
 8000736:	d101      	bne.n	800073c <__eqsf2+0x28>
 8000738:	42b5      	cmp	r5, r6
 800073a:	d006      	beq.n	800074a <__eqsf2+0x36>
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	2d00      	cmp	r5, #0
 8000740:	d1fc      	bne.n	800073c <__eqsf2+0x28>
 8000742:	2cff      	cmp	r4, #255	; 0xff
 8000744:	d1fa      	bne.n	800073c <__eqsf2+0x28>
 8000746:	2e00      	cmp	r6, #0
 8000748:	d1f8      	bne.n	800073c <__eqsf2+0x28>
 800074a:	428b      	cmp	r3, r1
 800074c:	d006      	beq.n	800075c <__eqsf2+0x48>
 800074e:	2001      	movs	r0, #1
 8000750:	2a00      	cmp	r2, #0
 8000752:	d1f3      	bne.n	800073c <__eqsf2+0x28>
 8000754:	0028      	movs	r0, r5
 8000756:	1e45      	subs	r5, r0, #1
 8000758:	41a8      	sbcs	r0, r5
 800075a:	e7ef      	b.n	800073c <__eqsf2+0x28>
 800075c:	2000      	movs	r0, #0
 800075e:	e7ed      	b.n	800073c <__eqsf2+0x28>

08000760 <__gesf2>:
 8000760:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000762:	0042      	lsls	r2, r0, #1
 8000764:	0245      	lsls	r5, r0, #9
 8000766:	024c      	lsls	r4, r1, #9
 8000768:	0fc3      	lsrs	r3, r0, #31
 800076a:	0048      	lsls	r0, r1, #1
 800076c:	0a6d      	lsrs	r5, r5, #9
 800076e:	0e12      	lsrs	r2, r2, #24
 8000770:	0a64      	lsrs	r4, r4, #9
 8000772:	0e00      	lsrs	r0, r0, #24
 8000774:	0fc9      	lsrs	r1, r1, #31
 8000776:	2aff      	cmp	r2, #255	; 0xff
 8000778:	d01e      	beq.n	80007b8 <__gesf2+0x58>
 800077a:	28ff      	cmp	r0, #255	; 0xff
 800077c:	d021      	beq.n	80007c2 <__gesf2+0x62>
 800077e:	2a00      	cmp	r2, #0
 8000780:	d10a      	bne.n	8000798 <__gesf2+0x38>
 8000782:	426e      	negs	r6, r5
 8000784:	416e      	adcs	r6, r5
 8000786:	b2f6      	uxtb	r6, r6
 8000788:	2800      	cmp	r0, #0
 800078a:	d10f      	bne.n	80007ac <__gesf2+0x4c>
 800078c:	2c00      	cmp	r4, #0
 800078e:	d10d      	bne.n	80007ac <__gesf2+0x4c>
 8000790:	2000      	movs	r0, #0
 8000792:	2d00      	cmp	r5, #0
 8000794:	d009      	beq.n	80007aa <__gesf2+0x4a>
 8000796:	e005      	b.n	80007a4 <__gesf2+0x44>
 8000798:	2800      	cmp	r0, #0
 800079a:	d101      	bne.n	80007a0 <__gesf2+0x40>
 800079c:	2c00      	cmp	r4, #0
 800079e:	d001      	beq.n	80007a4 <__gesf2+0x44>
 80007a0:	428b      	cmp	r3, r1
 80007a2:	d011      	beq.n	80007c8 <__gesf2+0x68>
 80007a4:	2101      	movs	r1, #1
 80007a6:	4258      	negs	r0, r3
 80007a8:	4308      	orrs	r0, r1
 80007aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007ac:	2e00      	cmp	r6, #0
 80007ae:	d0f7      	beq.n	80007a0 <__gesf2+0x40>
 80007b0:	2001      	movs	r0, #1
 80007b2:	3901      	subs	r1, #1
 80007b4:	4308      	orrs	r0, r1
 80007b6:	e7f8      	b.n	80007aa <__gesf2+0x4a>
 80007b8:	2d00      	cmp	r5, #0
 80007ba:	d0de      	beq.n	800077a <__gesf2+0x1a>
 80007bc:	2002      	movs	r0, #2
 80007be:	4240      	negs	r0, r0
 80007c0:	e7f3      	b.n	80007aa <__gesf2+0x4a>
 80007c2:	2c00      	cmp	r4, #0
 80007c4:	d0db      	beq.n	800077e <__gesf2+0x1e>
 80007c6:	e7f9      	b.n	80007bc <__gesf2+0x5c>
 80007c8:	4282      	cmp	r2, r0
 80007ca:	dceb      	bgt.n	80007a4 <__gesf2+0x44>
 80007cc:	db04      	blt.n	80007d8 <__gesf2+0x78>
 80007ce:	42a5      	cmp	r5, r4
 80007d0:	d8e8      	bhi.n	80007a4 <__gesf2+0x44>
 80007d2:	2000      	movs	r0, #0
 80007d4:	42a5      	cmp	r5, r4
 80007d6:	d2e8      	bcs.n	80007aa <__gesf2+0x4a>
 80007d8:	2101      	movs	r1, #1
 80007da:	1e58      	subs	r0, r3, #1
 80007dc:	4308      	orrs	r0, r1
 80007de:	e7e4      	b.n	80007aa <__gesf2+0x4a>

080007e0 <__lesf2>:
 80007e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007e2:	0042      	lsls	r2, r0, #1
 80007e4:	024d      	lsls	r5, r1, #9
 80007e6:	004c      	lsls	r4, r1, #1
 80007e8:	0246      	lsls	r6, r0, #9
 80007ea:	0a76      	lsrs	r6, r6, #9
 80007ec:	0e12      	lsrs	r2, r2, #24
 80007ee:	0fc3      	lsrs	r3, r0, #31
 80007f0:	0a6d      	lsrs	r5, r5, #9
 80007f2:	0e24      	lsrs	r4, r4, #24
 80007f4:	0fc9      	lsrs	r1, r1, #31
 80007f6:	2aff      	cmp	r2, #255	; 0xff
 80007f8:	d016      	beq.n	8000828 <__lesf2+0x48>
 80007fa:	2cff      	cmp	r4, #255	; 0xff
 80007fc:	d018      	beq.n	8000830 <__lesf2+0x50>
 80007fe:	2a00      	cmp	r2, #0
 8000800:	d10a      	bne.n	8000818 <__lesf2+0x38>
 8000802:	4270      	negs	r0, r6
 8000804:	4170      	adcs	r0, r6
 8000806:	b2c0      	uxtb	r0, r0
 8000808:	2c00      	cmp	r4, #0
 800080a:	d015      	beq.n	8000838 <__lesf2+0x58>
 800080c:	2800      	cmp	r0, #0
 800080e:	d005      	beq.n	800081c <__lesf2+0x3c>
 8000810:	2001      	movs	r0, #1
 8000812:	3901      	subs	r1, #1
 8000814:	4308      	orrs	r0, r1
 8000816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000818:	2c00      	cmp	r4, #0
 800081a:	d013      	beq.n	8000844 <__lesf2+0x64>
 800081c:	4299      	cmp	r1, r3
 800081e:	d014      	beq.n	800084a <__lesf2+0x6a>
 8000820:	2001      	movs	r0, #1
 8000822:	425b      	negs	r3, r3
 8000824:	4318      	orrs	r0, r3
 8000826:	e7f6      	b.n	8000816 <__lesf2+0x36>
 8000828:	2002      	movs	r0, #2
 800082a:	2e00      	cmp	r6, #0
 800082c:	d1f3      	bne.n	8000816 <__lesf2+0x36>
 800082e:	e7e4      	b.n	80007fa <__lesf2+0x1a>
 8000830:	2002      	movs	r0, #2
 8000832:	2d00      	cmp	r5, #0
 8000834:	d1ef      	bne.n	8000816 <__lesf2+0x36>
 8000836:	e7e2      	b.n	80007fe <__lesf2+0x1e>
 8000838:	2d00      	cmp	r5, #0
 800083a:	d1e7      	bne.n	800080c <__lesf2+0x2c>
 800083c:	2000      	movs	r0, #0
 800083e:	2e00      	cmp	r6, #0
 8000840:	d0e9      	beq.n	8000816 <__lesf2+0x36>
 8000842:	e7ed      	b.n	8000820 <__lesf2+0x40>
 8000844:	2d00      	cmp	r5, #0
 8000846:	d1e9      	bne.n	800081c <__lesf2+0x3c>
 8000848:	e7ea      	b.n	8000820 <__lesf2+0x40>
 800084a:	42a2      	cmp	r2, r4
 800084c:	dc06      	bgt.n	800085c <__lesf2+0x7c>
 800084e:	dbdf      	blt.n	8000810 <__lesf2+0x30>
 8000850:	42ae      	cmp	r6, r5
 8000852:	d803      	bhi.n	800085c <__lesf2+0x7c>
 8000854:	2000      	movs	r0, #0
 8000856:	42ae      	cmp	r6, r5
 8000858:	d3da      	bcc.n	8000810 <__lesf2+0x30>
 800085a:	e7dc      	b.n	8000816 <__lesf2+0x36>
 800085c:	2001      	movs	r0, #1
 800085e:	4249      	negs	r1, r1
 8000860:	4308      	orrs	r0, r1
 8000862:	e7d8      	b.n	8000816 <__lesf2+0x36>

08000864 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000868:	4b07      	ldr	r3, [pc, #28]	; (8000888 <HAL_Init+0x24>)
 800086a:	4a07      	ldr	r2, [pc, #28]	; (8000888 <HAL_Init+0x24>)
 800086c:	6812      	ldr	r2, [r2, #0]
 800086e:	2110      	movs	r1, #16
 8000870:	430a      	orrs	r2, r1
 8000872:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000874:	2000      	movs	r0, #0
 8000876:	f006 fc3b 	bl	80070f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800087a:	f006 f9d7 	bl	8006c2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800087e:	2300      	movs	r3, #0
}
 8000880:	0018      	movs	r0, r3
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	46c0      	nop			; (mov r8, r8)
 8000888:	40022000 	.word	0x40022000

0800088c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  uwTick++;
 8000890:	4b03      	ldr	r3, [pc, #12]	; (80008a0 <HAL_IncTick+0x14>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	1c5a      	adds	r2, r3, #1
 8000896:	4b02      	ldr	r3, [pc, #8]	; (80008a0 <HAL_IncTick+0x14>)
 8000898:	601a      	str	r2, [r3, #0]
}
 800089a:	46c0      	nop			; (mov r8, r8)
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	20002188 	.word	0x20002188

080008a4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  return uwTick;
 80008a8:	4b02      	ldr	r3, [pc, #8]	; (80008b4 <HAL_GetTick+0x10>)
 80008aa:	681b      	ldr	r3, [r3, #0]
}
 80008ac:	0018      	movs	r0, r3
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	46c0      	nop			; (mov r8, r8)
 80008b4:	20002188 	.word	0x20002188

080008b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b084      	sub	sp, #16
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008c0:	f7ff fff0 	bl	80008a4 <HAL_GetTick>
 80008c4:	0003      	movs	r3, r0
 80008c6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	3301      	adds	r3, #1
 80008d0:	d002      	beq.n	80008d8 <HAL_Delay+0x20>
  {
     wait++;
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	3301      	adds	r3, #1
 80008d6:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80008d8:	46c0      	nop			; (mov r8, r8)
 80008da:	f7ff ffe3 	bl	80008a4 <HAL_GetTick>
 80008de:	0002      	movs	r2, r0
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	1ad2      	subs	r2, r2, r3
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	429a      	cmp	r2, r3
 80008e8:	d3f7      	bcc.n	80008da <HAL_Delay+0x22>
  {
  }
}
 80008ea:	46c0      	nop			; (mov r8, r8)
 80008ec:	46bd      	mov	sp, r7
 80008ee:	b004      	add	sp, #16
 80008f0:	bd80      	pop	{r7, pc}
	...

080008f4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b084      	sub	sp, #16
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80008fc:	230f      	movs	r3, #15
 80008fe:	18fb      	adds	r3, r7, r3
 8000900:	2200      	movs	r2, #0
 8000902:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000904:	2300      	movs	r3, #0
 8000906:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d101      	bne.n	8000912 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800090e:	2301      	movs	r3, #1
 8000910:	e124      	b.n	8000b5c <HAL_ADC_Init+0x268>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000916:	2b00      	cmp	r3, #0
 8000918:	d10a      	bne.n	8000930 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	2200      	movs	r2, #0
 800091e:	649a      	str	r2, [r3, #72]	; 0x48
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	2240      	movs	r2, #64	; 0x40
 8000924:	2100      	movs	r1, #0
 8000926:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	0018      	movs	r0, r3
 800092c:	f006 f9b6 	bl	8006c9c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000934:	2210      	movs	r2, #16
 8000936:	4013      	ands	r3, r2
 8000938:	d000      	beq.n	800093c <HAL_ADC_Init+0x48>
 800093a:	e102      	b.n	8000b42 <HAL_ADC_Init+0x24e>
 800093c:	230f      	movs	r3, #15
 800093e:	18fb      	adds	r3, r7, r3
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	2b00      	cmp	r3, #0
 8000944:	d000      	beq.n	8000948 <HAL_ADC_Init+0x54>
 8000946:	e0fc      	b.n	8000b42 <HAL_ADC_Init+0x24e>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	689b      	ldr	r3, [r3, #8]
 800094e:	2204      	movs	r2, #4
 8000950:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000952:	d000      	beq.n	8000956 <HAL_ADC_Init+0x62>
 8000954:	e0f5      	b.n	8000b42 <HAL_ADC_Init+0x24e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800095a:	4a82      	ldr	r2, [pc, #520]	; (8000b64 <HAL_ADC_Init+0x270>)
 800095c:	4013      	ands	r3, r2
 800095e:	2202      	movs	r2, #2
 8000960:	431a      	orrs	r2, r3
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	645a      	str	r2, [r3, #68]	; 0x44
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	689b      	ldr	r3, [r3, #8]
 800096c:	2203      	movs	r2, #3
 800096e:	4013      	ands	r3, r2
 8000970:	2b01      	cmp	r3, #1
 8000972:	d112      	bne.n	800099a <HAL_ADC_Init+0xa6>
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	2201      	movs	r2, #1
 800097c:	4013      	ands	r3, r2
 800097e:	2b01      	cmp	r3, #1
 8000980:	d009      	beq.n	8000996 <HAL_ADC_Init+0xa2>
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	68da      	ldr	r2, [r3, #12]
 8000988:	2380      	movs	r3, #128	; 0x80
 800098a:	021b      	lsls	r3, r3, #8
 800098c:	401a      	ands	r2, r3
 800098e:	2380      	movs	r3, #128	; 0x80
 8000990:	021b      	lsls	r3, r3, #8
 8000992:	429a      	cmp	r2, r3
 8000994:	d101      	bne.n	800099a <HAL_ADC_Init+0xa6>
 8000996:	2301      	movs	r3, #1
 8000998:	e000      	b.n	800099c <HAL_ADC_Init+0xa8>
 800099a:	2300      	movs	r3, #0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d116      	bne.n	80009ce <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	687a      	ldr	r2, [r7, #4]
 80009a6:	6812      	ldr	r2, [r2, #0]
 80009a8:	68d2      	ldr	r2, [r2, #12]
 80009aa:	2118      	movs	r1, #24
 80009ac:	438a      	bics	r2, r1
 80009ae:	0011      	movs	r1, r2
 80009b0:	687a      	ldr	r2, [r7, #4]
 80009b2:	6892      	ldr	r2, [r2, #8]
 80009b4:	430a      	orrs	r2, r1
 80009b6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	687a      	ldr	r2, [r7, #4]
 80009be:	6812      	ldr	r2, [r2, #0]
 80009c0:	6912      	ldr	r2, [r2, #16]
 80009c2:	0092      	lsls	r2, r2, #2
 80009c4:	0891      	lsrs	r1, r2, #2
 80009c6:	687a      	ldr	r2, [r7, #4]
 80009c8:	6852      	ldr	r2, [r2, #4]
 80009ca:	430a      	orrs	r2, r1
 80009cc:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	687a      	ldr	r2, [r7, #4]
 80009d4:	6812      	ldr	r2, [r2, #0]
 80009d6:	68d2      	ldr	r2, [r2, #12]
 80009d8:	4963      	ldr	r1, [pc, #396]	; (8000b68 <HAL_ADC_Init+0x274>)
 80009da:	400a      	ands	r2, r1
 80009dc:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	699b      	ldr	r3, [r3, #24]
 80009e2:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	69db      	ldr	r3, [r3, #28]
 80009e8:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 80009ea:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	6a1b      	ldr	r3, [r3, #32]
 80009f0:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 80009f2:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	d002      	beq.n	8000a02 <HAL_ADC_Init+0x10e>
 80009fc:	2380      	movs	r3, #128	; 0x80
 80009fe:	015b      	lsls	r3, r3, #5
 8000a00:	e000      	b.n	8000a04 <HAL_ADC_Init+0x110>
 8000a02:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8000a04:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                   |
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8000a0a:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	691b      	ldr	r3, [r3, #16]
 8000a10:	2b02      	cmp	r3, #2
 8000a12:	d101      	bne.n	8000a18 <HAL_ADC_Init+0x124>
 8000a14:	2304      	movs	r3, #4
 8000a16:	e000      	b.n	8000a1a <HAL_ADC_Init+0x126>
 8000a18:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                   |
 8000a1a:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a20:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8000a22:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8000a24:	68ba      	ldr	r2, [r7, #8]
 8000a26:	4313      	orrs	r3, r2
 8000a28:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a2e:	2b01      	cmp	r3, #1
 8000a30:	d115      	bne.n	8000a5e <HAL_ADC_Init+0x16a>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	6a1b      	ldr	r3, [r3, #32]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d105      	bne.n	8000a46 <HAL_ADC_Init+0x152>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000a3a:	68bb      	ldr	r3, [r7, #8]
 8000a3c:	2280      	movs	r2, #128	; 0x80
 8000a3e:	0252      	lsls	r2, r2, #9
 8000a40:	4313      	orrs	r3, r2
 8000a42:	60bb      	str	r3, [r7, #8]
 8000a44:	e00b      	b.n	8000a5e <HAL_ADC_Init+0x16a>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a4a:	2220      	movs	r2, #32
 8000a4c:	431a      	orrs	r2, r3
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000a56:	2201      	movs	r2, #1
 8000a58:	431a      	orrs	r2, r3
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	649a      	str	r2, [r3, #72]	; 0x48
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000a62:	23c2      	movs	r3, #194	; 0xc2
 8000a64:	33ff      	adds	r3, #255	; 0xff
 8000a66:	429a      	cmp	r2, r3
 8000a68:	d007      	beq.n	8000a7a <HAL_ADC_Init+0x186>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
                    hadc->Init.ExternalTrigConvEdge );
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000a72:	4313      	orrs	r3, r2
 8000a74:	68ba      	ldr	r2, [r7, #8]
 8000a76:	4313      	orrs	r3, r2
 8000a78:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	687a      	ldr	r2, [r7, #4]
 8000a80:	6812      	ldr	r2, [r2, #0]
 8000a82:	68d1      	ldr	r1, [r2, #12]
 8000a84:	68ba      	ldr	r2, [r7, #8]
 8000a86:	430a      	orrs	r2, r1
 8000a88:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000a8e:	2380      	movs	r3, #128	; 0x80
 8000a90:	055b      	lsls	r3, r3, #21
 8000a92:	429a      	cmp	r2, r3
 8000a94:	d01b      	beq.n	8000ace <HAL_ADC_Init+0x1da>
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a9a:	2b01      	cmp	r3, #1
 8000a9c:	d017      	beq.n	8000ace <HAL_ADC_Init+0x1da>
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000aa2:	2b02      	cmp	r3, #2
 8000aa4:	d013      	beq.n	8000ace <HAL_ADC_Init+0x1da>
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000aaa:	2b03      	cmp	r3, #3
 8000aac:	d00f      	beq.n	8000ace <HAL_ADC_Init+0x1da>
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ab2:	2b04      	cmp	r3, #4
 8000ab4:	d00b      	beq.n	8000ace <HAL_ADC_Init+0x1da>
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000aba:	2b05      	cmp	r3, #5
 8000abc:	d007      	beq.n	8000ace <HAL_ADC_Init+0x1da>
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ac2:	2b06      	cmp	r3, #6
 8000ac4:	d003      	beq.n	8000ace <HAL_ADC_Init+0x1da>
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000aca:	2b07      	cmp	r3, #7
 8000acc:	d112      	bne.n	8000af4 <HAL_ADC_Init+0x200>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	687a      	ldr	r2, [r7, #4]
 8000ad4:	6812      	ldr	r2, [r2, #0]
 8000ad6:	6952      	ldr	r2, [r2, #20]
 8000ad8:	2107      	movs	r1, #7
 8000ada:	438a      	bics	r2, r1
 8000adc:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	687a      	ldr	r2, [r7, #4]
 8000ae4:	6812      	ldr	r2, [r2, #0]
 8000ae6:	6951      	ldr	r1, [r2, #20]
 8000ae8:	687a      	ldr	r2, [r7, #4]
 8000aea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8000aec:	2007      	movs	r0, #7
 8000aee:	4002      	ands	r2, r0
 8000af0:	430a      	orrs	r2, r1
 8000af2:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	68db      	ldr	r3, [r3, #12]
 8000afa:	4a1c      	ldr	r2, [pc, #112]	; (8000b6c <HAL_ADC_Init+0x278>)
 8000afc:	401a      	ands	r2, r3
 8000afe:	68bb      	ldr	r3, [r7, #8]
 8000b00:	429a      	cmp	r2, r3
 8000b02:	d10b      	bne.n	8000b1c <HAL_ADC_Init+0x228>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2200      	movs	r2, #0
 8000b08:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b0e:	2203      	movs	r2, #3
 8000b10:	4393      	bics	r3, r2
 8000b12:	2201      	movs	r2, #1
 8000b14:	431a      	orrs	r2, r3
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	645a      	str	r2, [r3, #68]	; 0x44
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000b1a:	e01c      	b.n	8000b56 <HAL_ADC_Init+0x262>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b20:	2212      	movs	r2, #18
 8000b22:	4393      	bics	r3, r2
 8000b24:	2210      	movs	r2, #16
 8000b26:	431a      	orrs	r2, r3
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000b30:	2201      	movs	r2, #1
 8000b32:	431a      	orrs	r2, r3
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	649a      	str	r2, [r3, #72]	; 0x48
      
      tmp_hal_status = HAL_ERROR;
 8000b38:	230f      	movs	r3, #15
 8000b3a:	18fb      	adds	r3, r7, r3
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000b40:	e009      	b.n	8000b56 <HAL_ADC_Init+0x262>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b46:	2210      	movs	r2, #16
 8000b48:	431a      	orrs	r2, r3
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	645a      	str	r2, [r3, #68]	; 0x44
        
    tmp_hal_status = HAL_ERROR;
 8000b4e:	230f      	movs	r3, #15
 8000b50:	18fb      	adds	r3, r7, r3
 8000b52:	2201      	movs	r2, #1
 8000b54:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000b56:	230f      	movs	r3, #15
 8000b58:	18fb      	adds	r3, r7, r3
 8000b5a:	781b      	ldrb	r3, [r3, #0]
}
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	b004      	add	sp, #16
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	fffffefd 	.word	0xfffffefd
 8000b68:	fffe0219 	.word	0xfffe0219
 8000b6c:	833fffe7 	.word	0x833fffe7

08000b70 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000b70:	b590      	push	{r4, r7, lr}
 8000b72:	b085      	sub	sp, #20
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b78:	230f      	movs	r3, #15
 8000b7a:	18fb      	adds	r3, r7, r3
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	689b      	ldr	r3, [r3, #8]
 8000b86:	2204      	movs	r2, #4
 8000b88:	4013      	ands	r3, r2
 8000b8a:	d138      	bne.n	8000bfe <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	2240      	movs	r2, #64	; 0x40
 8000b90:	5c9b      	ldrb	r3, [r3, r2]
 8000b92:	2b01      	cmp	r3, #1
 8000b94:	d101      	bne.n	8000b9a <HAL_ADC_Start+0x2a>
 8000b96:	2302      	movs	r3, #2
 8000b98:	e038      	b.n	8000c0c <HAL_ADC_Start+0x9c>
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	2240      	movs	r2, #64	; 0x40
 8000b9e:	2101      	movs	r1, #1
 8000ba0:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	69db      	ldr	r3, [r3, #28]
 8000ba6:	2b01      	cmp	r3, #1
 8000ba8:	d007      	beq.n	8000bba <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8000baa:	230f      	movs	r3, #15
 8000bac:	18fc      	adds	r4, r7, r3
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	0018      	movs	r0, r3
 8000bb2:	f000 fa1d 	bl	8000ff0 <ADC_Enable>
 8000bb6:	0003      	movs	r3, r0
 8000bb8:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000bba:	230f      	movs	r3, #15
 8000bbc:	18fb      	adds	r3, r7, r3
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d120      	bne.n	8000c06 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bc8:	4a12      	ldr	r2, [pc, #72]	; (8000c14 <HAL_ADC_Start+0xa4>)
 8000bca:	4013      	ands	r3, r2
 8000bcc:	2280      	movs	r2, #128	; 0x80
 8000bce:	0052      	lsls	r2, r2, #1
 8000bd0:	431a      	orrs	r2, r3
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2200      	movs	r2, #0
 8000bda:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2240      	movs	r2, #64	; 0x40
 8000be0:	2100      	movs	r1, #0
 8000be2:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	221c      	movs	r2, #28
 8000bea:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	687a      	ldr	r2, [r7, #4]
 8000bf2:	6812      	ldr	r2, [r2, #0]
 8000bf4:	6892      	ldr	r2, [r2, #8]
 8000bf6:	2104      	movs	r1, #4
 8000bf8:	430a      	orrs	r2, r1
 8000bfa:	609a      	str	r2, [r3, #8]
 8000bfc:	e003      	b.n	8000c06 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000bfe:	230f      	movs	r3, #15
 8000c00:	18fb      	adds	r3, r7, r3
 8000c02:	2202      	movs	r2, #2
 8000c04:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000c06:	230f      	movs	r3, #15
 8000c08:	18fb      	adds	r3, r7, r3
 8000c0a:	781b      	ldrb	r3, [r3, #0]
}
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	b005      	add	sp, #20
 8000c12:	bd90      	pop	{r4, r7, pc}
 8000c14:	fffff0fe 	.word	0xfffff0fe

08000c18 <HAL_ADC_Stop>:
  * @brief  Stop ADC conversion of regular group, disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{ 
 8000c18:	b590      	push	{r4, r7, lr}
 8000c1a:	b085      	sub	sp, #20
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c20:	230f      	movs	r3, #15
 8000c22:	18fb      	adds	r3, r7, r3
 8000c24:	2200      	movs	r2, #0
 8000c26:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	2240      	movs	r2, #64	; 0x40
 8000c2c:	5c9b      	ldrb	r3, [r3, r2]
 8000c2e:	2b01      	cmp	r3, #1
 8000c30:	d101      	bne.n	8000c36 <HAL_ADC_Stop+0x1e>
 8000c32:	2302      	movs	r3, #2
 8000c34:	e02c      	b.n	8000c90 <HAL_ADC_Stop+0x78>
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	2240      	movs	r2, #64	; 0x40
 8000c3a:	2101      	movs	r1, #1
 8000c3c:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8000c3e:	230f      	movs	r3, #15
 8000c40:	18fc      	adds	r4, r7, r3
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	0018      	movs	r0, r3
 8000c46:	f000 fab8 	bl	80011ba <ADC_ConversionStop>
 8000c4a:	0003      	movs	r3, r0
 8000c4c:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8000c4e:	230f      	movs	r3, #15
 8000c50:	18fb      	adds	r3, r7, r3
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d114      	bne.n	8000c82 <HAL_ADC_Stop+0x6a>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8000c58:	230f      	movs	r3, #15
 8000c5a:	18fc      	adds	r4, r7, r3
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	0018      	movs	r0, r3
 8000c60:	f000 fa42 	bl	80010e8 <ADC_Disable>
 8000c64:	0003      	movs	r3, r0
 8000c66:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8000c68:	230f      	movs	r3, #15
 8000c6a:	18fb      	adds	r3, r7, r3
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d107      	bne.n	8000c82 <HAL_ADC_Stop+0x6a>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c76:	4a08      	ldr	r2, [pc, #32]	; (8000c98 <HAL_ADC_Stop+0x80>)
 8000c78:	4013      	ands	r3, r2
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	431a      	orrs	r2, r3
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	2240      	movs	r2, #64	; 0x40
 8000c86:	2100      	movs	r1, #0
 8000c88:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8000c8a:	230f      	movs	r3, #15
 8000c8c:	18fb      	adds	r3, r7, r3
 8000c8e:	781b      	ldrb	r3, [r3, #0]
}
 8000c90:	0018      	movs	r0, r3
 8000c92:	46bd      	mov	sp, r7
 8000c94:	b005      	add	sp, #20
 8000c96:	bd90      	pop	{r4, r7, pc}
 8000c98:	fffffefe 	.word	0xfffffefe

08000c9c <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	695b      	ldr	r3, [r3, #20]
 8000caa:	2b08      	cmp	r3, #8
 8000cac:	d102      	bne.n	8000cb4 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8000cae:	2308      	movs	r3, #8
 8000cb0:	60fb      	str	r3, [r7, #12]
 8000cb2:	e013      	b.n	8000cdc <HAL_ADC_PollForConversion+0x40>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	68db      	ldr	r3, [r3, #12]
 8000cba:	2201      	movs	r2, #1
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	d00b      	beq.n	8000cd8 <HAL_ADC_PollForConversion+0x3c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cc4:	2220      	movs	r2, #32
 8000cc6:	431a      	orrs	r2, r3
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2240      	movs	r2, #64	; 0x40
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	e06b      	b.n	8000db0 <HAL_ADC_PollForConversion+0x114>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8000cd8:	230c      	movs	r3, #12
 8000cda:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8000cdc:	f7ff fde2 	bl	80008a4 <HAL_GetTick>
 8000ce0:	0003      	movs	r3, r0
 8000ce2:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000ce4:	e019      	b.n	8000d1a <HAL_ADC_PollForConversion+0x7e>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8000ce6:	683b      	ldr	r3, [r7, #0]
 8000ce8:	3301      	adds	r3, #1
 8000cea:	d016      	beq.n	8000d1a <HAL_ADC_PollForConversion+0x7e>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d007      	beq.n	8000d02 <HAL_ADC_PollForConversion+0x66>
 8000cf2:	f7ff fdd7 	bl	80008a4 <HAL_GetTick>
 8000cf6:	0002      	movs	r2, r0
 8000cf8:	68bb      	ldr	r3, [r7, #8]
 8000cfa:	1ad2      	subs	r2, r2, r3
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	d90b      	bls.n	8000d1a <HAL_ADC_PollForConversion+0x7e>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d06:	2204      	movs	r2, #4
 8000d08:	431a      	orrs	r2, r3
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	2240      	movs	r2, #64	; 0x40
 8000d12:	2100      	movs	r1, #0
 8000d14:	5499      	strb	r1, [r3, r2]
        
        return HAL_TIMEOUT;
 8000d16:	2303      	movs	r3, #3
 8000d18:	e04a      	b.n	8000db0 <HAL_ADC_PollForConversion+0x114>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	68fa      	ldr	r2, [r7, #12]
 8000d22:	4013      	ands	r3, r2
 8000d24:	d0df      	beq.n	8000ce6 <HAL_ADC_PollForConversion+0x4a>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d2a:	2280      	movs	r2, #128	; 0x80
 8000d2c:	0092      	lsls	r2, r2, #2
 8000d2e:	431a      	orrs	r2, r3
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	68da      	ldr	r2, [r3, #12]
 8000d3a:	23c0      	movs	r3, #192	; 0xc0
 8000d3c:	011b      	lsls	r3, r3, #4
 8000d3e:	4013      	ands	r3, r2
 8000d40:	d12d      	bne.n	8000d9e <HAL_ADC_PollForConversion+0x102>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	6a1b      	ldr	r3, [r3, #32]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d129      	bne.n	8000d9e <HAL_ADC_PollForConversion+0x102>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2208      	movs	r2, #8
 8000d52:	4013      	ands	r3, r2
 8000d54:	2b08      	cmp	r3, #8
 8000d56:	d122      	bne.n	8000d9e <HAL_ADC_PollForConversion+0x102>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	689b      	ldr	r3, [r3, #8]
 8000d5e:	2204      	movs	r2, #4
 8000d60:	4013      	ands	r3, r2
 8000d62:	d110      	bne.n	8000d86 <HAL_ADC_PollForConversion+0xea>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	687a      	ldr	r2, [r7, #4]
 8000d6a:	6812      	ldr	r2, [r2, #0]
 8000d6c:	6852      	ldr	r2, [r2, #4]
 8000d6e:	210c      	movs	r1, #12
 8000d70:	438a      	bics	r2, r1
 8000d72:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d78:	4a0f      	ldr	r2, [pc, #60]	; (8000db8 <HAL_ADC_PollForConversion+0x11c>)
 8000d7a:	4013      	ands	r3, r2
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	431a      	orrs	r2, r3
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	645a      	str	r2, [r3, #68]	; 0x44
 8000d84:	e00b      	b.n	8000d9e <HAL_ADC_PollForConversion+0x102>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d8a:	2220      	movs	r2, #32
 8000d8c:	431a      	orrs	r2, r3
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d96:	2201      	movs	r2, #1
 8000d98:	431a      	orrs	r2, r3
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	649a      	str	r2, [r3, #72]	; 0x48
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	699b      	ldr	r3, [r3, #24]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d103      	bne.n	8000dae <HAL_ADC_PollForConversion+0x112>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	220c      	movs	r2, #12
 8000dac:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000dae:	2300      	movs	r3, #0
}
 8000db0:	0018      	movs	r0, r3
 8000db2:	46bd      	mov	sp, r7
 8000db4:	b004      	add	sp, #16
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	fffffefe 	.word	0xfffffefe

08000dbc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8000dca:	0018      	movs	r0, r3
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	b002      	add	sp, #8
 8000dd0:	bd80      	pop	{r7, pc}
	...

08000dd4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b084      	sub	sp, #16
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000dde:	230f      	movs	r3, #15
 8000de0:	18fb      	adds	r3, r7, r3
 8000de2:	2200      	movs	r2, #0
 8000de4:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8000de6:	2300      	movs	r3, #0
 8000de8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000dee:	2380      	movs	r3, #128	; 0x80
 8000df0:	055b      	lsls	r3, r3, #21
 8000df2:	429a      	cmp	r2, r3
 8000df4:	d011      	beq.n	8000e1a <HAL_ADC_ConfigChannel+0x46>
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000dfa:	2b01      	cmp	r3, #1
 8000dfc:	d00d      	beq.n	8000e1a <HAL_ADC_ConfigChannel+0x46>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e02:	2b02      	cmp	r3, #2
 8000e04:	d009      	beq.n	8000e1a <HAL_ADC_ConfigChannel+0x46>
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e0a:	2b03      	cmp	r3, #3
 8000e0c:	d005      	beq.n	8000e1a <HAL_ADC_ConfigChannel+0x46>
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e12:	2b04      	cmp	r3, #4
 8000e14:	d001      	beq.n	8000e1a <HAL_ADC_ConfigChannel+0x46>
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2240      	movs	r2, #64	; 0x40
 8000e1e:	5c9b      	ldrb	r3, [r3, r2]
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	d101      	bne.n	8000e28 <HAL_ADC_ConfigChannel+0x54>
 8000e24:	2302      	movs	r3, #2
 8000e26:	e0d1      	b.n	8000fcc <HAL_ADC_ConfigChannel+0x1f8>
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2240      	movs	r2, #64	; 0x40
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	689b      	ldr	r3, [r3, #8]
 8000e36:	2204      	movs	r2, #4
 8000e38:	4013      	ands	r3, r2
 8000e3a:	d000      	beq.n	8000e3e <HAL_ADC_ConfigChannel+0x6a>
 8000e3c:	e0b5      	b.n	8000faa <HAL_ADC_ConfigChannel+0x1d6>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	4a64      	ldr	r2, [pc, #400]	; (8000fd4 <HAL_ADC_ConfigChannel+0x200>)
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d100      	bne.n	8000e4a <HAL_ADC_ConfigChannel+0x76>
 8000e48:	e083      	b.n	8000f52 <HAL_ADC_ConfigChannel+0x17e>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	687a      	ldr	r2, [r7, #4]
 8000e50:	6812      	ldr	r2, [r2, #0]
 8000e52:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8000e54:	683a      	ldr	r2, [r7, #0]
 8000e56:	6812      	ldr	r2, [r2, #0]
 8000e58:	2001      	movs	r0, #1
 8000e5a:	4090      	lsls	r0, r2
 8000e5c:	0002      	movs	r2, r0
 8000e5e:	430a      	orrs	r2, r1
 8000e60:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000e66:	2380      	movs	r3, #128	; 0x80
 8000e68:	055b      	lsls	r3, r3, #21
 8000e6a:	429a      	cmp	r2, r3
 8000e6c:	d037      	beq.n	8000ede <HAL_ADC_ConfigChannel+0x10a>
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	d033      	beq.n	8000ede <HAL_ADC_ConfigChannel+0x10a>
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e7a:	2b02      	cmp	r3, #2
 8000e7c:	d02f      	beq.n	8000ede <HAL_ADC_ConfigChannel+0x10a>
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e82:	2b03      	cmp	r3, #3
 8000e84:	d02b      	beq.n	8000ede <HAL_ADC_ConfigChannel+0x10a>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e8a:	2b04      	cmp	r3, #4
 8000e8c:	d027      	beq.n	8000ede <HAL_ADC_ConfigChannel+0x10a>
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e92:	2b05      	cmp	r3, #5
 8000e94:	d023      	beq.n	8000ede <HAL_ADC_ConfigChannel+0x10a>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e9a:	2b06      	cmp	r3, #6
 8000e9c:	d01f      	beq.n	8000ede <HAL_ADC_ConfigChannel+0x10a>
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ea2:	2b07      	cmp	r3, #7
 8000ea4:	d01b      	beq.n	8000ede <HAL_ADC_ConfigChannel+0x10a>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	689a      	ldr	r2, [r3, #8]
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	695b      	ldr	r3, [r3, #20]
 8000eb0:	2107      	movs	r1, #7
 8000eb2:	400b      	ands	r3, r1
 8000eb4:	429a      	cmp	r2, r3
 8000eb6:	d012      	beq.n	8000ede <HAL_ADC_ConfigChannel+0x10a>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	687a      	ldr	r2, [r7, #4]
 8000ebe:	6812      	ldr	r2, [r2, #0]
 8000ec0:	6952      	ldr	r2, [r2, #20]
 8000ec2:	2107      	movs	r1, #7
 8000ec4:	438a      	bics	r2, r1
 8000ec6:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	687a      	ldr	r2, [r7, #4]
 8000ece:	6812      	ldr	r2, [r2, #0]
 8000ed0:	6951      	ldr	r1, [r2, #20]
 8000ed2:	683a      	ldr	r2, [r7, #0]
 8000ed4:	6892      	ldr	r2, [r2, #8]
 8000ed6:	2007      	movs	r0, #7
 8000ed8:	4002      	ands	r2, r0
 8000eda:	430a      	orrs	r2, r1
 8000edc:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	2b10      	cmp	r3, #16
 8000ee4:	d007      	beq.n	8000ef6 <HAL_ADC_ConfigChannel+0x122>
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	2b11      	cmp	r3, #17
 8000eec:	d003      	beq.n	8000ef6 <HAL_ADC_ConfigChannel+0x122>
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	2b12      	cmp	r3, #18
 8000ef4:	d163      	bne.n	8000fbe <HAL_ADC_ConfigChannel+0x1ea>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000ef6:	4a38      	ldr	r2, [pc, #224]	; (8000fd8 <HAL_ADC_ConfigChannel+0x204>)
 8000ef8:	4b37      	ldr	r3, [pc, #220]	; (8000fd8 <HAL_ADC_ConfigChannel+0x204>)
 8000efa:	6819      	ldr	r1, [r3, #0]
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	2b10      	cmp	r3, #16
 8000f02:	d009      	beq.n	8000f18 <HAL_ADC_ConfigChannel+0x144>
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	2b11      	cmp	r3, #17
 8000f0a:	d102      	bne.n	8000f12 <HAL_ADC_ConfigChannel+0x13e>
 8000f0c:	2380      	movs	r3, #128	; 0x80
 8000f0e:	03db      	lsls	r3, r3, #15
 8000f10:	e004      	b.n	8000f1c <HAL_ADC_ConfigChannel+0x148>
 8000f12:	2380      	movs	r3, #128	; 0x80
 8000f14:	045b      	lsls	r3, r3, #17
 8000f16:	e001      	b.n	8000f1c <HAL_ADC_ConfigChannel+0x148>
 8000f18:	2380      	movs	r3, #128	; 0x80
 8000f1a:	041b      	lsls	r3, r3, #16
 8000f1c:	430b      	orrs	r3, r1
 8000f1e:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	2b10      	cmp	r3, #16
 8000f26:	d14a      	bne.n	8000fbe <HAL_ADC_ConfigChannel+0x1ea>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000f28:	4b2c      	ldr	r3, [pc, #176]	; (8000fdc <HAL_ADC_ConfigChannel+0x208>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	492c      	ldr	r1, [pc, #176]	; (8000fe0 <HAL_ADC_ConfigChannel+0x20c>)
 8000f2e:	0018      	movs	r0, r3
 8000f30:	f7ff f8f2 	bl	8000118 <__udivsi3>
 8000f34:	0003      	movs	r3, r0
 8000f36:	001a      	movs	r2, r3
 8000f38:	0013      	movs	r3, r2
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	189b      	adds	r3, r3, r2
 8000f3e:	005b      	lsls	r3, r3, #1
 8000f40:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f42:	e002      	b.n	8000f4a <HAL_ADC_ConfigChannel+0x176>
          {
            wait_loop_index--;
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	3b01      	subs	r3, #1
 8000f48:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f4a:	68bb      	ldr	r3, [r7, #8]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d1f9      	bne.n	8000f44 <HAL_ADC_ConfigChannel+0x170>
 8000f50:	e035      	b.n	8000fbe <HAL_ADC_ConfigChannel+0x1ea>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	687a      	ldr	r2, [r7, #4]
 8000f58:	6812      	ldr	r2, [r2, #0]
 8000f5a:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8000f5c:	683a      	ldr	r2, [r7, #0]
 8000f5e:	6812      	ldr	r2, [r2, #0]
 8000f60:	2001      	movs	r0, #1
 8000f62:	4090      	lsls	r0, r2
 8000f64:	0002      	movs	r2, r0
 8000f66:	43d2      	mvns	r2, r2
 8000f68:	400a      	ands	r2, r1
 8000f6a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2b10      	cmp	r3, #16
 8000f72:	d007      	beq.n	8000f84 <HAL_ADC_ConfigChannel+0x1b0>
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	2b11      	cmp	r3, #17
 8000f7a:	d003      	beq.n	8000f84 <HAL_ADC_ConfigChannel+0x1b0>
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2b12      	cmp	r3, #18
 8000f82:	d11c      	bne.n	8000fbe <HAL_ADC_ConfigChannel+0x1ea>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000f84:	4a14      	ldr	r2, [pc, #80]	; (8000fd8 <HAL_ADC_ConfigChannel+0x204>)
 8000f86:	4b14      	ldr	r3, [pc, #80]	; (8000fd8 <HAL_ADC_ConfigChannel+0x204>)
 8000f88:	6819      	ldr	r1, [r3, #0]
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	2b10      	cmp	r3, #16
 8000f90:	d007      	beq.n	8000fa2 <HAL_ADC_ConfigChannel+0x1ce>
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	2b11      	cmp	r3, #17
 8000f98:	d101      	bne.n	8000f9e <HAL_ADC_ConfigChannel+0x1ca>
 8000f9a:	4b12      	ldr	r3, [pc, #72]	; (8000fe4 <HAL_ADC_ConfigChannel+0x210>)
 8000f9c:	e002      	b.n	8000fa4 <HAL_ADC_ConfigChannel+0x1d0>
 8000f9e:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <HAL_ADC_ConfigChannel+0x214>)
 8000fa0:	e000      	b.n	8000fa4 <HAL_ADC_ConfigChannel+0x1d0>
 8000fa2:	4b12      	ldr	r3, [pc, #72]	; (8000fec <HAL_ADC_ConfigChannel+0x218>)
 8000fa4:	400b      	ands	r3, r1
 8000fa6:	6013      	str	r3, [r2, #0]
 8000fa8:	e009      	b.n	8000fbe <HAL_ADC_ConfigChannel+0x1ea>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fae:	2220      	movs	r2, #32
 8000fb0:	431a      	orrs	r2, r3
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 8000fb6:	230f      	movs	r3, #15
 8000fb8:	18fb      	adds	r3, r7, r3
 8000fba:	2201      	movs	r2, #1
 8000fbc:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2240      	movs	r2, #64	; 0x40
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8000fc6:	230f      	movs	r3, #15
 8000fc8:	18fb      	adds	r3, r7, r3
 8000fca:	781b      	ldrb	r3, [r3, #0]
}
 8000fcc:	0018      	movs	r0, r3
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	b004      	add	sp, #16
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	00001001 	.word	0x00001001
 8000fd8:	40012708 	.word	0x40012708
 8000fdc:	20000004 	.word	0x20000004
 8000fe0:	000f4240 	.word	0x000f4240
 8000fe4:	ffbfffff 	.word	0xffbfffff
 8000fe8:	feffffff 	.word	0xfeffffff
 8000fec:	ff7fffff 	.word	0xff7fffff

08000ff0 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	689b      	ldr	r3, [r3, #8]
 8001006:	2203      	movs	r2, #3
 8001008:	4013      	ands	r3, r2
 800100a:	2b01      	cmp	r3, #1
 800100c:	d112      	bne.n	8001034 <ADC_Enable+0x44>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	2201      	movs	r2, #1
 8001016:	4013      	ands	r3, r2
 8001018:	2b01      	cmp	r3, #1
 800101a:	d009      	beq.n	8001030 <ADC_Enable+0x40>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	68da      	ldr	r2, [r3, #12]
 8001022:	2380      	movs	r3, #128	; 0x80
 8001024:	021b      	lsls	r3, r3, #8
 8001026:	401a      	ands	r2, r3
 8001028:	2380      	movs	r3, #128	; 0x80
 800102a:	021b      	lsls	r3, r3, #8
 800102c:	429a      	cmp	r2, r3
 800102e:	d101      	bne.n	8001034 <ADC_Enable+0x44>
 8001030:	2301      	movs	r3, #1
 8001032:	e000      	b.n	8001036 <ADC_Enable+0x46>
 8001034:	2300      	movs	r3, #0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d14b      	bne.n	80010d2 <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	689b      	ldr	r3, [r3, #8]
 8001040:	4a26      	ldr	r2, [pc, #152]	; (80010dc <ADC_Enable+0xec>)
 8001042:	4013      	ands	r3, r2
 8001044:	d00d      	beq.n	8001062 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800104a:	2210      	movs	r2, #16
 800104c:	431a      	orrs	r2, r3
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	645a      	str	r2, [r3, #68]	; 0x44
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001056:	2201      	movs	r2, #1
 8001058:	431a      	orrs	r2, r3
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	649a      	str	r2, [r3, #72]	; 0x48
      
      return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
 8001060:	e038      	b.n	80010d4 <ADC_Enable+0xe4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	6812      	ldr	r2, [r2, #0]
 800106a:	6892      	ldr	r2, [r2, #8]
 800106c:	2101      	movs	r1, #1
 800106e:	430a      	orrs	r2, r1
 8001070:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001072:	4b1b      	ldr	r3, [pc, #108]	; (80010e0 <ADC_Enable+0xf0>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	491b      	ldr	r1, [pc, #108]	; (80010e4 <ADC_Enable+0xf4>)
 8001078:	0018      	movs	r0, r3
 800107a:	f7ff f84d 	bl	8000118 <__udivsi3>
 800107e:	0003      	movs	r3, r0
 8001080:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001082:	e002      	b.n	800108a <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	3b01      	subs	r3, #1
 8001088:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d1f9      	bne.n	8001084 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001090:	f7ff fc08 	bl	80008a4 <HAL_GetTick>
 8001094:	0003      	movs	r3, r0
 8001096:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001098:	e014      	b.n	80010c4 <ADC_Enable+0xd4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800109a:	f7ff fc03 	bl	80008a4 <HAL_GetTick>
 800109e:	0002      	movs	r2, r0
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	2b02      	cmp	r3, #2
 80010a6:	d90d      	bls.n	80010c4 <ADC_Enable+0xd4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ac:	2210      	movs	r2, #16
 80010ae:	431a      	orrs	r2, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	645a      	str	r2, [r3, #68]	; 0x44
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80010b8:	2201      	movs	r2, #1
 80010ba:	431a      	orrs	r2, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	649a      	str	r2, [r3, #72]	; 0x48
      
        return HAL_ERROR;
 80010c0:	2301      	movs	r3, #1
 80010c2:	e007      	b.n	80010d4 <ADC_Enable+0xe4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	2201      	movs	r2, #1
 80010cc:	4013      	ands	r3, r2
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d1e3      	bne.n	800109a <ADC_Enable+0xaa>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 80010d2:	2300      	movs	r3, #0
}
 80010d4:	0018      	movs	r0, r3
 80010d6:	46bd      	mov	sp, r7
 80010d8:	b004      	add	sp, #16
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	80000017 	.word	0x80000017
 80010e0:	20000004 	.word	0x20000004
 80010e4:	000f4240 	.word	0x000f4240

080010e8 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80010f0:	2300      	movs	r3, #0
 80010f2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	689b      	ldr	r3, [r3, #8]
 80010fa:	2203      	movs	r2, #3
 80010fc:	4013      	ands	r3, r2
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d112      	bne.n	8001128 <ADC_Disable+0x40>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	2201      	movs	r2, #1
 800110a:	4013      	ands	r3, r2
 800110c:	2b01      	cmp	r3, #1
 800110e:	d009      	beq.n	8001124 <ADC_Disable+0x3c>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	68da      	ldr	r2, [r3, #12]
 8001116:	2380      	movs	r3, #128	; 0x80
 8001118:	021b      	lsls	r3, r3, #8
 800111a:	401a      	ands	r2, r3
 800111c:	2380      	movs	r3, #128	; 0x80
 800111e:	021b      	lsls	r3, r3, #8
 8001120:	429a      	cmp	r2, r3
 8001122:	d101      	bne.n	8001128 <ADC_Disable+0x40>
 8001124:	2301      	movs	r3, #1
 8001126:	e000      	b.n	800112a <ADC_Disable+0x42>
 8001128:	2300      	movs	r3, #0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d040      	beq.n	80011b0 <ADC_Disable+0xc8>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	2205      	movs	r2, #5
 8001136:	4013      	ands	r3, r2
 8001138:	2b01      	cmp	r3, #1
 800113a:	d110      	bne.n	800115e <ADC_Disable+0x76>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	687a      	ldr	r2, [r7, #4]
 8001142:	6812      	ldr	r2, [r2, #0]
 8001144:	6892      	ldr	r2, [r2, #8]
 8001146:	2102      	movs	r1, #2
 8001148:	430a      	orrs	r2, r1
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2203      	movs	r2, #3
 8001152:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001154:	f7ff fba6 	bl	80008a4 <HAL_GetTick>
 8001158:	0003      	movs	r3, r0
 800115a:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800115c:	e022      	b.n	80011a4 <ADC_Disable+0xbc>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001162:	2210      	movs	r2, #16
 8001164:	431a      	orrs	r2, r3
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	645a      	str	r2, [r3, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800116e:	2201      	movs	r2, #1
 8001170:	431a      	orrs	r2, r3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	649a      	str	r2, [r3, #72]	; 0x48
      return HAL_ERROR;
 8001176:	2301      	movs	r3, #1
 8001178:	e01b      	b.n	80011b2 <ADC_Disable+0xca>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800117a:	f7ff fb93 	bl	80008a4 <HAL_GetTick>
 800117e:	0002      	movs	r2, r0
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	1ad3      	subs	r3, r2, r3
 8001184:	2b02      	cmp	r3, #2
 8001186:	d90d      	bls.n	80011a4 <ADC_Disable+0xbc>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800118c:	2210      	movs	r2, #16
 800118e:	431a      	orrs	r2, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	645a      	str	r2, [r3, #68]	; 0x44
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001198:	2201      	movs	r2, #1
 800119a:	431a      	orrs	r2, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	649a      	str	r2, [r3, #72]	; 0x48
        
        return HAL_ERROR;
 80011a0:	2301      	movs	r3, #1
 80011a2:	e006      	b.n	80011b2 <ADC_Disable+0xca>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	2201      	movs	r2, #1
 80011ac:	4013      	ands	r3, r2
 80011ae:	d1e4      	bne.n	800117a <ADC_Disable+0x92>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80011b0:	2300      	movs	r3, #0
}
 80011b2:	0018      	movs	r0, r3
 80011b4:	46bd      	mov	sp, r7
 80011b6:	b004      	add	sp, #16
 80011b8:	bd80      	pop	{r7, pc}

080011ba <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 80011ba:	b580      	push	{r7, lr}
 80011bc:	b084      	sub	sp, #16
 80011be:	af00      	add	r7, sp, #0
 80011c0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80011c2:	2300      	movs	r3, #0
 80011c4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	2204      	movs	r2, #4
 80011ce:	4013      	ands	r3, r2
 80011d0:	d033      	beq.n	800123a <ADC_ConversionStop+0x80>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	689b      	ldr	r3, [r3, #8]
 80011d8:	2204      	movs	r2, #4
 80011da:	4013      	ands	r3, r2
 80011dc:	d00d      	beq.n	80011fa <ADC_ConversionStop+0x40>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	689b      	ldr	r3, [r3, #8]
 80011e4:	2202      	movs	r2, #2
 80011e6:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80011e8:	d107      	bne.n	80011fa <ADC_ConversionStop+0x40>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	687a      	ldr	r2, [r7, #4]
 80011f0:	6812      	ldr	r2, [r2, #0]
 80011f2:	6892      	ldr	r2, [r2, #8]
 80011f4:	2110      	movs	r1, #16
 80011f6:	430a      	orrs	r2, r1
 80011f8:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80011fa:	f7ff fb53 	bl	80008a4 <HAL_GetTick>
 80011fe:	0003      	movs	r3, r0
 8001200:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001202:	e014      	b.n	800122e <ADC_ConversionStop+0x74>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001204:	f7ff fb4e 	bl	80008a4 <HAL_GetTick>
 8001208:	0002      	movs	r2, r0
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	1ad3      	subs	r3, r2, r3
 800120e:	2b02      	cmp	r3, #2
 8001210:	d90d      	bls.n	800122e <ADC_ConversionStop+0x74>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001216:	2210      	movs	r2, #16
 8001218:	431a      	orrs	r2, r3
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	645a      	str	r2, [r3, #68]	; 0x44
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001222:	2201      	movs	r2, #1
 8001224:	431a      	orrs	r2, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	649a      	str	r2, [r3, #72]	; 0x48
        
        return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
 800122c:	e006      	b.n	800123c <ADC_ConversionStop+0x82>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	2204      	movs	r2, #4
 8001236:	4013      	ands	r3, r2
 8001238:	d1e4      	bne.n	8001204 <ADC_ConversionStop+0x4a>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 800123a:	2300      	movs	r3, #0
}
 800123c:	0018      	movs	r0, r3
 800123e:	46bd      	mov	sp, r7
 8001240:	b004      	add	sp, #16
 8001242:	bd80      	pop	{r7, pc}

08001244 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	0002      	movs	r2, r0
 800124c:	1dfb      	adds	r3, r7, #7
 800124e:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001250:	4b06      	ldr	r3, [pc, #24]	; (800126c <NVIC_EnableIRQ+0x28>)
 8001252:	1dfa      	adds	r2, r7, #7
 8001254:	7812      	ldrb	r2, [r2, #0]
 8001256:	0011      	movs	r1, r2
 8001258:	221f      	movs	r2, #31
 800125a:	400a      	ands	r2, r1
 800125c:	2101      	movs	r1, #1
 800125e:	4091      	lsls	r1, r2
 8001260:	000a      	movs	r2, r1
 8001262:	601a      	str	r2, [r3, #0]
}
 8001264:	46c0      	nop			; (mov r8, r8)
 8001266:	46bd      	mov	sp, r7
 8001268:	b002      	add	sp, #8
 800126a:	bd80      	pop	{r7, pc}
 800126c:	e000e100 	.word	0xe000e100

08001270 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001270:	b5b0      	push	{r4, r5, r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	0002      	movs	r2, r0
 8001278:	6039      	str	r1, [r7, #0]
 800127a:	1dfb      	adds	r3, r7, #7
 800127c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 800127e:	1dfb      	adds	r3, r7, #7
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	2b7f      	cmp	r3, #127	; 0x7f
 8001284:	d932      	bls.n	80012ec <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001286:	4c2f      	ldr	r4, [pc, #188]	; (8001344 <NVIC_SetPriority+0xd4>)
 8001288:	1dfb      	adds	r3, r7, #7
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	001a      	movs	r2, r3
 800128e:	230f      	movs	r3, #15
 8001290:	4013      	ands	r3, r2
 8001292:	3b08      	subs	r3, #8
 8001294:	0899      	lsrs	r1, r3, #2
 8001296:	4a2b      	ldr	r2, [pc, #172]	; (8001344 <NVIC_SetPriority+0xd4>)
 8001298:	1dfb      	adds	r3, r7, #7
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	0018      	movs	r0, r3
 800129e:	230f      	movs	r3, #15
 80012a0:	4003      	ands	r3, r0
 80012a2:	3b08      	subs	r3, #8
 80012a4:	089b      	lsrs	r3, r3, #2
 80012a6:	3306      	adds	r3, #6
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	18d3      	adds	r3, r2, r3
 80012ac:	3304      	adds	r3, #4
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	1dfa      	adds	r2, r7, #7
 80012b2:	7812      	ldrb	r2, [r2, #0]
 80012b4:	0010      	movs	r0, r2
 80012b6:	2203      	movs	r2, #3
 80012b8:	4002      	ands	r2, r0
 80012ba:	00d2      	lsls	r2, r2, #3
 80012bc:	20ff      	movs	r0, #255	; 0xff
 80012be:	4090      	lsls	r0, r2
 80012c0:	0002      	movs	r2, r0
 80012c2:	43d2      	mvns	r2, r2
 80012c4:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	019b      	lsls	r3, r3, #6
 80012ca:	20ff      	movs	r0, #255	; 0xff
 80012cc:	4018      	ands	r0, r3
 80012ce:	1dfb      	adds	r3, r7, #7
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	001d      	movs	r5, r3
 80012d4:	2303      	movs	r3, #3
 80012d6:	402b      	ands	r3, r5
 80012d8:	00db      	lsls	r3, r3, #3
 80012da:	4098      	lsls	r0, r3
 80012dc:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012de:	431a      	orrs	r2, r3
 80012e0:	1d8b      	adds	r3, r1, #6
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	18e3      	adds	r3, r4, r3
 80012e6:	3304      	adds	r3, #4
 80012e8:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80012ea:	e027      	b.n	800133c <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012ec:	4c16      	ldr	r4, [pc, #88]	; (8001348 <NVIC_SetPriority+0xd8>)
 80012ee:	1dfb      	adds	r3, r7, #7
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	b25b      	sxtb	r3, r3
 80012f4:	089b      	lsrs	r3, r3, #2
 80012f6:	4914      	ldr	r1, [pc, #80]	; (8001348 <NVIC_SetPriority+0xd8>)
 80012f8:	1dfa      	adds	r2, r7, #7
 80012fa:	7812      	ldrb	r2, [r2, #0]
 80012fc:	b252      	sxtb	r2, r2
 80012fe:	0892      	lsrs	r2, r2, #2
 8001300:	32c0      	adds	r2, #192	; 0xc0
 8001302:	0092      	lsls	r2, r2, #2
 8001304:	5852      	ldr	r2, [r2, r1]
 8001306:	1df9      	adds	r1, r7, #7
 8001308:	7809      	ldrb	r1, [r1, #0]
 800130a:	0008      	movs	r0, r1
 800130c:	2103      	movs	r1, #3
 800130e:	4001      	ands	r1, r0
 8001310:	00c9      	lsls	r1, r1, #3
 8001312:	20ff      	movs	r0, #255	; 0xff
 8001314:	4088      	lsls	r0, r1
 8001316:	0001      	movs	r1, r0
 8001318:	43c9      	mvns	r1, r1
 800131a:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800131c:	683a      	ldr	r2, [r7, #0]
 800131e:	0192      	lsls	r2, r2, #6
 8001320:	20ff      	movs	r0, #255	; 0xff
 8001322:	4010      	ands	r0, r2
 8001324:	1dfa      	adds	r2, r7, #7
 8001326:	7812      	ldrb	r2, [r2, #0]
 8001328:	0015      	movs	r5, r2
 800132a:	2203      	movs	r2, #3
 800132c:	402a      	ands	r2, r5
 800132e:	00d2      	lsls	r2, r2, #3
 8001330:	4090      	lsls	r0, r2
 8001332:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001334:	430a      	orrs	r2, r1
 8001336:	33c0      	adds	r3, #192	; 0xc0
 8001338:	009b      	lsls	r3, r3, #2
 800133a:	511a      	str	r2, [r3, r4]
}
 800133c:	46c0      	nop			; (mov r8, r8)
 800133e:	46bd      	mov	sp, r7
 8001340:	b002      	add	sp, #8
 8001342:	bdb0      	pop	{r4, r5, r7, pc}
 8001344:	e000ed00 	.word	0xe000ed00
 8001348:	e000e100 	.word	0xe000e100

0800134c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	3b01      	subs	r3, #1
 8001358:	4a0c      	ldr	r2, [pc, #48]	; (800138c <SysTick_Config+0x40>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d901      	bls.n	8001362 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800135e:	2301      	movs	r3, #1
 8001360:	e010      	b.n	8001384 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001362:	4b0b      	ldr	r3, [pc, #44]	; (8001390 <SysTick_Config+0x44>)
 8001364:	687a      	ldr	r2, [r7, #4]
 8001366:	3a01      	subs	r2, #1
 8001368:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800136a:	2301      	movs	r3, #1
 800136c:	425b      	negs	r3, r3
 800136e:	2103      	movs	r1, #3
 8001370:	0018      	movs	r0, r3
 8001372:	f7ff ff7d 	bl	8001270 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001376:	4b06      	ldr	r3, [pc, #24]	; (8001390 <SysTick_Config+0x44>)
 8001378:	2200      	movs	r2, #0
 800137a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800137c:	4b04      	ldr	r3, [pc, #16]	; (8001390 <SysTick_Config+0x44>)
 800137e:	2207      	movs	r2, #7
 8001380:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001382:	2300      	movs	r3, #0
}
 8001384:	0018      	movs	r0, r3
 8001386:	46bd      	mov	sp, r7
 8001388:	b002      	add	sp, #8
 800138a:	bd80      	pop	{r7, pc}
 800138c:	00ffffff 	.word	0x00ffffff
 8001390:	e000e010 	.word	0xe000e010

08001394 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0
 800139a:	60b9      	str	r1, [r7, #8]
 800139c:	607a      	str	r2, [r7, #4]
 800139e:	230f      	movs	r3, #15
 80013a0:	18fb      	adds	r3, r7, r3
 80013a2:	1c02      	adds	r2, r0, #0
 80013a4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80013a6:	68ba      	ldr	r2, [r7, #8]
 80013a8:	230f      	movs	r3, #15
 80013aa:	18fb      	adds	r3, r7, r3
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	b25b      	sxtb	r3, r3
 80013b0:	0011      	movs	r1, r2
 80013b2:	0018      	movs	r0, r3
 80013b4:	f7ff ff5c 	bl	8001270 <NVIC_SetPriority>
}
 80013b8:	46c0      	nop			; (mov r8, r8)
 80013ba:	46bd      	mov	sp, r7
 80013bc:	b004      	add	sp, #16
 80013be:	bd80      	pop	{r7, pc}

080013c0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	0002      	movs	r2, r0
 80013c8:	1dfb      	adds	r3, r7, #7
 80013ca:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013cc:	1dfb      	adds	r3, r7, #7
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	b25b      	sxtb	r3, r3
 80013d2:	0018      	movs	r0, r3
 80013d4:	f7ff ff36 	bl	8001244 <NVIC_EnableIRQ>
}
 80013d8:	46c0      	nop			; (mov r8, r8)
 80013da:	46bd      	mov	sp, r7
 80013dc:	b002      	add	sp, #8
 80013de:	bd80      	pop	{r7, pc}

080013e0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	0018      	movs	r0, r3
 80013ec:	f7ff ffae 	bl	800134c <SysTick_Config>
 80013f0:	0003      	movs	r3, r0
}
 80013f2:	0018      	movs	r0, r3
 80013f4:	46bd      	mov	sp, r7
 80013f6:	b002      	add	sp, #8
 80013f8:	bd80      	pop	{r7, pc}
	...

080013fc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2b04      	cmp	r3, #4
 8001408:	d106      	bne.n	8001418 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800140a:	4b08      	ldr	r3, [pc, #32]	; (800142c <HAL_SYSTICK_CLKSourceConfig+0x30>)
 800140c:	4a07      	ldr	r2, [pc, #28]	; (800142c <HAL_SYSTICK_CLKSourceConfig+0x30>)
 800140e:	6812      	ldr	r2, [r2, #0]
 8001410:	2104      	movs	r1, #4
 8001412:	430a      	orrs	r2, r1
 8001414:	601a      	str	r2, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001416:	e005      	b.n	8001424 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001418:	4b04      	ldr	r3, [pc, #16]	; (800142c <HAL_SYSTICK_CLKSourceConfig+0x30>)
 800141a:	4a04      	ldr	r2, [pc, #16]	; (800142c <HAL_SYSTICK_CLKSourceConfig+0x30>)
 800141c:	6812      	ldr	r2, [r2, #0]
 800141e:	2104      	movs	r1, #4
 8001420:	438a      	bics	r2, r1
 8001422:	601a      	str	r2, [r3, #0]
}
 8001424:	46c0      	nop			; (mov r8, r8)
 8001426:	46bd      	mov	sp, r7
 8001428:	b002      	add	sp, #8
 800142a:	bd80      	pop	{r7, pc}
 800142c:	e000e010 	.word	0xe000e010

08001430 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001438:	230f      	movs	r3, #15
 800143a:	18fb      	adds	r3, r7, r3
 800143c:	2200      	movs	r2, #0
 800143e:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2221      	movs	r2, #33	; 0x21
 8001444:	5c9b      	ldrb	r3, [r3, r2]
 8001446:	b2db      	uxtb	r3, r3
 8001448:	2b02      	cmp	r3, #2
 800144a:	d007      	beq.n	800145c <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2204      	movs	r2, #4
 8001450:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001452:	230f      	movs	r3, #15
 8001454:	18fb      	adds	r3, r7, r3
 8001456:	2201      	movs	r2, #1
 8001458:	701a      	strb	r2, [r3, #0]
 800145a:	e028      	b.n	80014ae <HAL_DMA_Abort_IT+0x7e>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	6812      	ldr	r2, [r2, #0]
 8001464:	6812      	ldr	r2, [r2, #0]
 8001466:	210e      	movs	r1, #14
 8001468:	438a      	bics	r2, r1
 800146a:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	6812      	ldr	r2, [r2, #0]
 8001474:	6812      	ldr	r2, [r2, #0]
 8001476:	2101      	movs	r1, #1
 8001478:	438a      	bics	r2, r1
 800147a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001484:	2101      	movs	r1, #1
 8001486:	4091      	lsls	r1, r2
 8001488:	000a      	movs	r2, r1
 800148a:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2221      	movs	r2, #33	; 0x21
 8001490:	2101      	movs	r1, #1
 8001492:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2220      	movs	r2, #32
 8001498:	2100      	movs	r1, #0
 800149a:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d004      	beq.n	80014ae <HAL_DMA_Abort_IT+0x7e>
    {
      hdma->XferAbortCallback(hdma);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	0010      	movs	r0, r2
 80014ac:	4798      	blx	r3
    } 
  }
  return status;
 80014ae:	230f      	movs	r3, #15
 80014b0:	18fb      	adds	r3, r7, r3
 80014b2:	781b      	ldrb	r3, [r3, #0]
}
 80014b4:	0018      	movs	r0, r3
 80014b6:	46bd      	mov	sp, r7
 80014b8:	b004      	add	sp, #16
 80014ba:	bd80      	pop	{r7, pc}

080014bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80014c6:	2300      	movs	r3, #0
 80014c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80014ca:	2300      	movs	r3, #0
 80014cc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80014ce:	2300      	movs	r3, #0
 80014d0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80014d2:	e155      	b.n	8001780 <HAL_GPIO_Init+0x2c4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2101      	movs	r1, #1
 80014da:	697a      	ldr	r2, [r7, #20]
 80014dc:	4091      	lsls	r1, r2
 80014de:	000a      	movs	r2, r1
 80014e0:	4013      	ands	r3, r2
 80014e2:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d100      	bne.n	80014ec <HAL_GPIO_Init+0x30>
 80014ea:	e146      	b.n	800177a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	2b02      	cmp	r3, #2
 80014f2:	d003      	beq.n	80014fc <HAL_GPIO_Init+0x40>
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	2b12      	cmp	r3, #18
 80014fa:	d123      	bne.n	8001544 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	08da      	lsrs	r2, r3, #3
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	3208      	adds	r2, #8
 8001504:	0092      	lsls	r2, r2, #2
 8001506:	58d3      	ldr	r3, [r2, r3]
 8001508:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	2207      	movs	r2, #7
 800150e:	4013      	ands	r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	220f      	movs	r2, #15
 8001514:	409a      	lsls	r2, r3
 8001516:	0013      	movs	r3, r2
 8001518:	43da      	mvns	r2, r3
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	4013      	ands	r3, r2
 800151e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	691a      	ldr	r2, [r3, #16]
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	2107      	movs	r1, #7
 8001528:	400b      	ands	r3, r1
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	409a      	lsls	r2, r3
 800152e:	0013      	movs	r3, r2
 8001530:	693a      	ldr	r2, [r7, #16]
 8001532:	4313      	orrs	r3, r2
 8001534:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	08da      	lsrs	r2, r3, #3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	3208      	adds	r2, #8
 800153e:	0092      	lsls	r2, r2, #2
 8001540:	6939      	ldr	r1, [r7, #16]
 8001542:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	2203      	movs	r2, #3
 8001550:	409a      	lsls	r2, r3
 8001552:	0013      	movs	r3, r2
 8001554:	43da      	mvns	r2, r3
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	4013      	ands	r3, r2
 800155a:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	2203      	movs	r2, #3
 8001562:	401a      	ands	r2, r3
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	409a      	lsls	r2, r3
 800156a:	0013      	movs	r3, r2
 800156c:	693a      	ldr	r2, [r7, #16]
 800156e:	4313      	orrs	r3, r2
 8001570:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	693a      	ldr	r2, [r7, #16]
 8001576:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	2b01      	cmp	r3, #1
 800157e:	d00b      	beq.n	8001598 <HAL_GPIO_Init+0xdc>
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	2b02      	cmp	r3, #2
 8001586:	d007      	beq.n	8001598 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800158c:	2b11      	cmp	r3, #17
 800158e:	d003      	beq.n	8001598 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	2b12      	cmp	r3, #18
 8001596:	d130      	bne.n	80015fa <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	005b      	lsls	r3, r3, #1
 80015a2:	2203      	movs	r2, #3
 80015a4:	409a      	lsls	r2, r3
 80015a6:	0013      	movs	r3, r2
 80015a8:	43da      	mvns	r2, r3
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	4013      	ands	r3, r2
 80015ae:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	68da      	ldr	r2, [r3, #12]
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	005b      	lsls	r3, r3, #1
 80015b8:	409a      	lsls	r2, r3
 80015ba:	0013      	movs	r3, r2
 80015bc:	693a      	ldr	r2, [r7, #16]
 80015be:	4313      	orrs	r3, r2
 80015c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	693a      	ldr	r2, [r7, #16]
 80015c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80015ce:	2201      	movs	r2, #1
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	409a      	lsls	r2, r3
 80015d4:	0013      	movs	r3, r2
 80015d6:	43da      	mvns	r2, r3
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	4013      	ands	r3, r2
 80015dc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	091b      	lsrs	r3, r3, #4
 80015e4:	2201      	movs	r2, #1
 80015e6:	401a      	ands	r2, r3
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	409a      	lsls	r2, r3
 80015ec:	0013      	movs	r3, r2
 80015ee:	693a      	ldr	r2, [r7, #16]
 80015f0:	4313      	orrs	r3, r2
 80015f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	693a      	ldr	r2, [r7, #16]
 80015f8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	68db      	ldr	r3, [r3, #12]
 80015fe:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	2203      	movs	r2, #3
 8001606:	409a      	lsls	r2, r3
 8001608:	0013      	movs	r3, r2
 800160a:	43da      	mvns	r2, r3
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	4013      	ands	r3, r2
 8001610:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	689a      	ldr	r2, [r3, #8]
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	005b      	lsls	r3, r3, #1
 800161a:	409a      	lsls	r2, r3
 800161c:	0013      	movs	r3, r2
 800161e:	693a      	ldr	r2, [r7, #16]
 8001620:	4313      	orrs	r3, r2
 8001622:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	693a      	ldr	r2, [r7, #16]
 8001628:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	685a      	ldr	r2, [r3, #4]
 800162e:	2380      	movs	r3, #128	; 0x80
 8001630:	055b      	lsls	r3, r3, #21
 8001632:	4013      	ands	r3, r2
 8001634:	d100      	bne.n	8001638 <HAL_GPIO_Init+0x17c>
 8001636:	e0a0      	b.n	800177a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001638:	4b57      	ldr	r3, [pc, #348]	; (8001798 <HAL_GPIO_Init+0x2dc>)
 800163a:	4a57      	ldr	r2, [pc, #348]	; (8001798 <HAL_GPIO_Init+0x2dc>)
 800163c:	6992      	ldr	r2, [r2, #24]
 800163e:	2101      	movs	r1, #1
 8001640:	430a      	orrs	r2, r1
 8001642:	619a      	str	r2, [r3, #24]
 8001644:	4b54      	ldr	r3, [pc, #336]	; (8001798 <HAL_GPIO_Init+0x2dc>)
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	2201      	movs	r2, #1
 800164a:	4013      	ands	r3, r2
 800164c:	60bb      	str	r3, [r7, #8]
 800164e:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 8001650:	4a52      	ldr	r2, [pc, #328]	; (800179c <HAL_GPIO_Init+0x2e0>)
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	089b      	lsrs	r3, r3, #2
 8001656:	3302      	adds	r3, #2
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	589b      	ldr	r3, [r3, r2]
 800165c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	2203      	movs	r2, #3
 8001662:	4013      	ands	r3, r2
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	220f      	movs	r2, #15
 8001668:	409a      	lsls	r2, r3
 800166a:	0013      	movs	r3, r2
 800166c:	43da      	mvns	r2, r3
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	4013      	ands	r3, r2
 8001672:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	2390      	movs	r3, #144	; 0x90
 8001678:	05db      	lsls	r3, r3, #23
 800167a:	429a      	cmp	r2, r3
 800167c:	d019      	beq.n	80016b2 <HAL_GPIO_Init+0x1f6>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a47      	ldr	r2, [pc, #284]	; (80017a0 <HAL_GPIO_Init+0x2e4>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d013      	beq.n	80016ae <HAL_GPIO_Init+0x1f2>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4a46      	ldr	r2, [pc, #280]	; (80017a4 <HAL_GPIO_Init+0x2e8>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d00d      	beq.n	80016aa <HAL_GPIO_Init+0x1ee>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4a45      	ldr	r2, [pc, #276]	; (80017a8 <HAL_GPIO_Init+0x2ec>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d007      	beq.n	80016a6 <HAL_GPIO_Init+0x1ea>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4a44      	ldr	r2, [pc, #272]	; (80017ac <HAL_GPIO_Init+0x2f0>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d101      	bne.n	80016a2 <HAL_GPIO_Init+0x1e6>
 800169e:	2304      	movs	r3, #4
 80016a0:	e008      	b.n	80016b4 <HAL_GPIO_Init+0x1f8>
 80016a2:	2305      	movs	r3, #5
 80016a4:	e006      	b.n	80016b4 <HAL_GPIO_Init+0x1f8>
 80016a6:	2303      	movs	r3, #3
 80016a8:	e004      	b.n	80016b4 <HAL_GPIO_Init+0x1f8>
 80016aa:	2302      	movs	r3, #2
 80016ac:	e002      	b.n	80016b4 <HAL_GPIO_Init+0x1f8>
 80016ae:	2301      	movs	r3, #1
 80016b0:	e000      	b.n	80016b4 <HAL_GPIO_Init+0x1f8>
 80016b2:	2300      	movs	r3, #0
 80016b4:	697a      	ldr	r2, [r7, #20]
 80016b6:	2103      	movs	r1, #3
 80016b8:	400a      	ands	r2, r1
 80016ba:	0092      	lsls	r2, r2, #2
 80016bc:	4093      	lsls	r3, r2
 80016be:	693a      	ldr	r2, [r7, #16]
 80016c0:	4313      	orrs	r3, r2
 80016c2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80016c4:	4935      	ldr	r1, [pc, #212]	; (800179c <HAL_GPIO_Init+0x2e0>)
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	089b      	lsrs	r3, r3, #2
 80016ca:	3302      	adds	r3, #2
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016d2:	4b37      	ldr	r3, [pc, #220]	; (80017b0 <HAL_GPIO_Init+0x2f4>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	43da      	mvns	r2, r3
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	4013      	ands	r3, r2
 80016e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685a      	ldr	r2, [r3, #4]
 80016e6:	2380      	movs	r3, #128	; 0x80
 80016e8:	025b      	lsls	r3, r3, #9
 80016ea:	4013      	ands	r3, r2
 80016ec:	d003      	beq.n	80016f6 <HAL_GPIO_Init+0x23a>
        {
          SET_BIT(temp, iocurrent); 
 80016ee:	693a      	ldr	r2, [r7, #16]
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80016f6:	4b2e      	ldr	r3, [pc, #184]	; (80017b0 <HAL_GPIO_Init+0x2f4>)
 80016f8:	693a      	ldr	r2, [r7, #16]
 80016fa:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80016fc:	4b2c      	ldr	r3, [pc, #176]	; (80017b0 <HAL_GPIO_Init+0x2f4>)
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	43da      	mvns	r2, r3
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	4013      	ands	r3, r2
 800170a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685a      	ldr	r2, [r3, #4]
 8001710:	2380      	movs	r3, #128	; 0x80
 8001712:	029b      	lsls	r3, r3, #10
 8001714:	4013      	ands	r3, r2
 8001716:	d003      	beq.n	8001720 <HAL_GPIO_Init+0x264>
        { 
          SET_BIT(temp, iocurrent); 
 8001718:	693a      	ldr	r2, [r7, #16]
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	4313      	orrs	r3, r2
 800171e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001720:	4b23      	ldr	r3, [pc, #140]	; (80017b0 <HAL_GPIO_Init+0x2f4>)
 8001722:	693a      	ldr	r2, [r7, #16]
 8001724:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001726:	4b22      	ldr	r3, [pc, #136]	; (80017b0 <HAL_GPIO_Init+0x2f4>)
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	43da      	mvns	r2, r3
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	4013      	ands	r3, r2
 8001734:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	685a      	ldr	r2, [r3, #4]
 800173a:	2380      	movs	r3, #128	; 0x80
 800173c:	035b      	lsls	r3, r3, #13
 800173e:	4013      	ands	r3, r2
 8001740:	d003      	beq.n	800174a <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(temp, iocurrent); 
 8001742:	693a      	ldr	r2, [r7, #16]
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	4313      	orrs	r3, r2
 8001748:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800174a:	4b19      	ldr	r3, [pc, #100]	; (80017b0 <HAL_GPIO_Init+0x2f4>)
 800174c:	693a      	ldr	r2, [r7, #16]
 800174e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001750:	4b17      	ldr	r3, [pc, #92]	; (80017b0 <HAL_GPIO_Init+0x2f4>)
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	43da      	mvns	r2, r3
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	4013      	ands	r3, r2
 800175e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	685a      	ldr	r2, [r3, #4]
 8001764:	2380      	movs	r3, #128	; 0x80
 8001766:	039b      	lsls	r3, r3, #14
 8001768:	4013      	ands	r3, r2
 800176a:	d003      	beq.n	8001774 <HAL_GPIO_Init+0x2b8>
        {
          SET_BIT(temp, iocurrent); 
 800176c:	693a      	ldr	r2, [r7, #16]
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	4313      	orrs	r3, r2
 8001772:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001774:	4b0e      	ldr	r3, [pc, #56]	; (80017b0 <HAL_GPIO_Init+0x2f4>)
 8001776:	693a      	ldr	r2, [r7, #16]
 8001778:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	3301      	adds	r3, #1
 800177e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	40da      	lsrs	r2, r3
 8001788:	1e13      	subs	r3, r2, #0
 800178a:	d000      	beq.n	800178e <HAL_GPIO_Init+0x2d2>
 800178c:	e6a2      	b.n	80014d4 <HAL_GPIO_Init+0x18>
  } 
}
 800178e:	46c0      	nop			; (mov r8, r8)
 8001790:	46bd      	mov	sp, r7
 8001792:	b006      	add	sp, #24
 8001794:	bd80      	pop	{r7, pc}
 8001796:	46c0      	nop			; (mov r8, r8)
 8001798:	40021000 	.word	0x40021000
 800179c:	40010000 	.word	0x40010000
 80017a0:	48000400 	.word	0x48000400
 80017a4:	48000800 	.word	0x48000800
 80017a8:	48000c00 	.word	0x48000c00
 80017ac:	48001000 	.word	0x48001000
 80017b0:	40010400 	.word	0x40010400

080017b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	000a      	movs	r2, r1
 80017be:	1cbb      	adds	r3, r7, #2
 80017c0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	691b      	ldr	r3, [r3, #16]
 80017c6:	1cba      	adds	r2, r7, #2
 80017c8:	8812      	ldrh	r2, [r2, #0]
 80017ca:	4013      	ands	r3, r2
 80017cc:	d004      	beq.n	80017d8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80017ce:	230f      	movs	r3, #15
 80017d0:	18fb      	adds	r3, r7, r3
 80017d2:	2201      	movs	r2, #1
 80017d4:	701a      	strb	r2, [r3, #0]
 80017d6:	e003      	b.n	80017e0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80017d8:	230f      	movs	r3, #15
 80017da:	18fb      	adds	r3, r7, r3
 80017dc:	2200      	movs	r2, #0
 80017de:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80017e0:	230f      	movs	r3, #15
 80017e2:	18fb      	adds	r3, r7, r3
 80017e4:	781b      	ldrb	r3, [r3, #0]
  }
 80017e6:	0018      	movs	r0, r3
 80017e8:	46bd      	mov	sp, r7
 80017ea:	b004      	add	sp, #16
 80017ec:	bd80      	pop	{r7, pc}

080017ee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017ee:	b580      	push	{r7, lr}
 80017f0:	b082      	sub	sp, #8
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	6078      	str	r0, [r7, #4]
 80017f6:	0008      	movs	r0, r1
 80017f8:	0011      	movs	r1, r2
 80017fa:	1cbb      	adds	r3, r7, #2
 80017fc:	1c02      	adds	r2, r0, #0
 80017fe:	801a      	strh	r2, [r3, #0]
 8001800:	1c7b      	adds	r3, r7, #1
 8001802:	1c0a      	adds	r2, r1, #0
 8001804:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001806:	1c7b      	adds	r3, r7, #1
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d004      	beq.n	8001818 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800180e:	1cbb      	adds	r3, r7, #2
 8001810:	881a      	ldrh	r2, [r3, #0]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001816:	e003      	b.n	8001820 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001818:	1cbb      	adds	r3, r7, #2
 800181a:	881a      	ldrh	r2, [r3, #0]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001820:	46c0      	nop			; (mov r8, r8)
 8001822:	46bd      	mov	sp, r7
 8001824:	b002      	add	sp, #8
 8001826:	bd80      	pop	{r7, pc}

08001828 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b086      	sub	sp, #24
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8001830:	2300      	movs	r3, #0
 8001832:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2201      	movs	r2, #1
 800183a:	4013      	ands	r3, r2
 800183c:	d100      	bne.n	8001840 <HAL_RCC_OscConfig+0x18>
 800183e:	e08d      	b.n	800195c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001840:	4bc5      	ldr	r3, [pc, #788]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	220c      	movs	r2, #12
 8001846:	4013      	ands	r3, r2
 8001848:	2b04      	cmp	r3, #4
 800184a:	d00e      	beq.n	800186a <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800184c:	4bc2      	ldr	r3, [pc, #776]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	220c      	movs	r2, #12
 8001852:	4013      	ands	r3, r2
 8001854:	2b08      	cmp	r3, #8
 8001856:	d116      	bne.n	8001886 <HAL_RCC_OscConfig+0x5e>
 8001858:	4bbf      	ldr	r3, [pc, #764]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 800185a:	685a      	ldr	r2, [r3, #4]
 800185c:	23c0      	movs	r3, #192	; 0xc0
 800185e:	025b      	lsls	r3, r3, #9
 8001860:	401a      	ands	r2, r3
 8001862:	2380      	movs	r3, #128	; 0x80
 8001864:	025b      	lsls	r3, r3, #9
 8001866:	429a      	cmp	r2, r3
 8001868:	d10d      	bne.n	8001886 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800186a:	4bbb      	ldr	r3, [pc, #748]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	2380      	movs	r3, #128	; 0x80
 8001870:	029b      	lsls	r3, r3, #10
 8001872:	4013      	ands	r3, r2
 8001874:	d100      	bne.n	8001878 <HAL_RCC_OscConfig+0x50>
 8001876:	e070      	b.n	800195a <HAL_RCC_OscConfig+0x132>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d000      	beq.n	8001882 <HAL_RCC_OscConfig+0x5a>
 8001880:	e06b      	b.n	800195a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e327      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6ae>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	2b01      	cmp	r3, #1
 800188c:	d107      	bne.n	800189e <HAL_RCC_OscConfig+0x76>
 800188e:	4bb2      	ldr	r3, [pc, #712]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001890:	4ab1      	ldr	r2, [pc, #708]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001892:	6812      	ldr	r2, [r2, #0]
 8001894:	2180      	movs	r1, #128	; 0x80
 8001896:	0249      	lsls	r1, r1, #9
 8001898:	430a      	orrs	r2, r1
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	e02f      	b.n	80018fe <HAL_RCC_OscConfig+0xd6>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d10c      	bne.n	80018c0 <HAL_RCC_OscConfig+0x98>
 80018a6:	4bac      	ldr	r3, [pc, #688]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 80018a8:	4aab      	ldr	r2, [pc, #684]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 80018aa:	6812      	ldr	r2, [r2, #0]
 80018ac:	49ab      	ldr	r1, [pc, #684]	; (8001b5c <HAL_RCC_OscConfig+0x334>)
 80018ae:	400a      	ands	r2, r1
 80018b0:	601a      	str	r2, [r3, #0]
 80018b2:	4ba9      	ldr	r3, [pc, #676]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 80018b4:	4aa8      	ldr	r2, [pc, #672]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 80018b6:	6812      	ldr	r2, [r2, #0]
 80018b8:	49a9      	ldr	r1, [pc, #676]	; (8001b60 <HAL_RCC_OscConfig+0x338>)
 80018ba:	400a      	ands	r2, r1
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	e01e      	b.n	80018fe <HAL_RCC_OscConfig+0xd6>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	2b05      	cmp	r3, #5
 80018c6:	d10e      	bne.n	80018e6 <HAL_RCC_OscConfig+0xbe>
 80018c8:	4ba3      	ldr	r3, [pc, #652]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 80018ca:	4aa3      	ldr	r2, [pc, #652]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 80018cc:	6812      	ldr	r2, [r2, #0]
 80018ce:	2180      	movs	r1, #128	; 0x80
 80018d0:	02c9      	lsls	r1, r1, #11
 80018d2:	430a      	orrs	r2, r1
 80018d4:	601a      	str	r2, [r3, #0]
 80018d6:	4ba0      	ldr	r3, [pc, #640]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 80018d8:	4a9f      	ldr	r2, [pc, #636]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 80018da:	6812      	ldr	r2, [r2, #0]
 80018dc:	2180      	movs	r1, #128	; 0x80
 80018de:	0249      	lsls	r1, r1, #9
 80018e0:	430a      	orrs	r2, r1
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	e00b      	b.n	80018fe <HAL_RCC_OscConfig+0xd6>
 80018e6:	4b9c      	ldr	r3, [pc, #624]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 80018e8:	4a9b      	ldr	r2, [pc, #620]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 80018ea:	6812      	ldr	r2, [r2, #0]
 80018ec:	499b      	ldr	r1, [pc, #620]	; (8001b5c <HAL_RCC_OscConfig+0x334>)
 80018ee:	400a      	ands	r2, r1
 80018f0:	601a      	str	r2, [r3, #0]
 80018f2:	4b99      	ldr	r3, [pc, #612]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 80018f4:	4a98      	ldr	r2, [pc, #608]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 80018f6:	6812      	ldr	r2, [r2, #0]
 80018f8:	4999      	ldr	r1, [pc, #612]	; (8001b60 <HAL_RCC_OscConfig+0x338>)
 80018fa:	400a      	ands	r2, r1
 80018fc:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d014      	beq.n	8001930 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001906:	f7fe ffcd 	bl	80008a4 <HAL_GetTick>
 800190a:	0003      	movs	r3, r0
 800190c:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800190e:	e008      	b.n	8001922 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001910:	f7fe ffc8 	bl	80008a4 <HAL_GetTick>
 8001914:	0002      	movs	r2, r0
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	2b64      	cmp	r3, #100	; 0x64
 800191c:	d901      	bls.n	8001922 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e2d9      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001922:	4b8d      	ldr	r3, [pc, #564]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001924:	681a      	ldr	r2, [r3, #0]
 8001926:	2380      	movs	r3, #128	; 0x80
 8001928:	029b      	lsls	r3, r3, #10
 800192a:	4013      	ands	r3, r2
 800192c:	d0f0      	beq.n	8001910 <HAL_RCC_OscConfig+0xe8>
 800192e:	e015      	b.n	800195c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001930:	f7fe ffb8 	bl	80008a4 <HAL_GetTick>
 8001934:	0003      	movs	r3, r0
 8001936:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001938:	e008      	b.n	800194c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800193a:	f7fe ffb3 	bl	80008a4 <HAL_GetTick>
 800193e:	0002      	movs	r2, r0
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	2b64      	cmp	r3, #100	; 0x64
 8001946:	d901      	bls.n	800194c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001948:	2303      	movs	r3, #3
 800194a:	e2c4      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800194c:	4b82      	ldr	r3, [pc, #520]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	2380      	movs	r3, #128	; 0x80
 8001952:	029b      	lsls	r3, r3, #10
 8001954:	4013      	ands	r3, r2
 8001956:	d1f0      	bne.n	800193a <HAL_RCC_OscConfig+0x112>
 8001958:	e000      	b.n	800195c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800195a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2202      	movs	r2, #2
 8001962:	4013      	ands	r3, r2
 8001964:	d100      	bne.n	8001968 <HAL_RCC_OscConfig+0x140>
 8001966:	e06c      	b.n	8001a42 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001968:	4b7b      	ldr	r3, [pc, #492]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	220c      	movs	r2, #12
 800196e:	4013      	ands	r3, r2
 8001970:	d00e      	beq.n	8001990 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001972:	4b79      	ldr	r3, [pc, #484]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	220c      	movs	r2, #12
 8001978:	4013      	ands	r3, r2
 800197a:	2b08      	cmp	r3, #8
 800197c:	d11f      	bne.n	80019be <HAL_RCC_OscConfig+0x196>
 800197e:	4b76      	ldr	r3, [pc, #472]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001980:	685a      	ldr	r2, [r3, #4]
 8001982:	23c0      	movs	r3, #192	; 0xc0
 8001984:	025b      	lsls	r3, r3, #9
 8001986:	401a      	ands	r2, r3
 8001988:	2380      	movs	r3, #128	; 0x80
 800198a:	021b      	lsls	r3, r3, #8
 800198c:	429a      	cmp	r2, r3
 800198e:	d116      	bne.n	80019be <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001990:	4b71      	ldr	r3, [pc, #452]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2202      	movs	r2, #2
 8001996:	4013      	ands	r3, r2
 8001998:	d005      	beq.n	80019a6 <HAL_RCC_OscConfig+0x17e>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	68db      	ldr	r3, [r3, #12]
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d001      	beq.n	80019a6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
 80019a4:	e297      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6ae>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019a6:	4a6c      	ldr	r2, [pc, #432]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 80019a8:	4b6b      	ldr	r3, [pc, #428]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	21f8      	movs	r1, #248	; 0xf8
 80019ae:	438b      	bics	r3, r1
 80019b0:	0019      	movs	r1, r3
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	691b      	ldr	r3, [r3, #16]
 80019b6:	00db      	lsls	r3, r3, #3
 80019b8:	430b      	orrs	r3, r1
 80019ba:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019bc:	e041      	b.n	8001a42 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	68db      	ldr	r3, [r3, #12]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d024      	beq.n	8001a10 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019c6:	4b64      	ldr	r3, [pc, #400]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 80019c8:	4a63      	ldr	r2, [pc, #396]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 80019ca:	6812      	ldr	r2, [r2, #0]
 80019cc:	2101      	movs	r1, #1
 80019ce:	430a      	orrs	r2, r1
 80019d0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d2:	f7fe ff67 	bl	80008a4 <HAL_GetTick>
 80019d6:	0003      	movs	r3, r0
 80019d8:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019da:	e008      	b.n	80019ee <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019dc:	f7fe ff62 	bl	80008a4 <HAL_GetTick>
 80019e0:	0002      	movs	r2, r0
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e273      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019ee:	4b5a      	ldr	r3, [pc, #360]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	2202      	movs	r2, #2
 80019f4:	4013      	ands	r3, r2
 80019f6:	d0f1      	beq.n	80019dc <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019f8:	4a57      	ldr	r2, [pc, #348]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 80019fa:	4b57      	ldr	r3, [pc, #348]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	21f8      	movs	r1, #248	; 0xf8
 8001a00:	438b      	bics	r3, r1
 8001a02:	0019      	movs	r1, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	691b      	ldr	r3, [r3, #16]
 8001a08:	00db      	lsls	r3, r3, #3
 8001a0a:	430b      	orrs	r3, r1
 8001a0c:	6013      	str	r3, [r2, #0]
 8001a0e:	e018      	b.n	8001a42 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a10:	4b51      	ldr	r3, [pc, #324]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001a12:	4a51      	ldr	r2, [pc, #324]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001a14:	6812      	ldr	r2, [r2, #0]
 8001a16:	2101      	movs	r1, #1
 8001a18:	438a      	bics	r2, r1
 8001a1a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a1c:	f7fe ff42 	bl	80008a4 <HAL_GetTick>
 8001a20:	0003      	movs	r3, r0
 8001a22:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a24:	e008      	b.n	8001a38 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a26:	f7fe ff3d 	bl	80008a4 <HAL_GetTick>
 8001a2a:	0002      	movs	r2, r0
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d901      	bls.n	8001a38 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001a34:	2303      	movs	r3, #3
 8001a36:	e24e      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a38:	4b47      	ldr	r3, [pc, #284]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2202      	movs	r2, #2
 8001a3e:	4013      	ands	r3, r2
 8001a40:	d1f1      	bne.n	8001a26 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2208      	movs	r2, #8
 8001a48:	4013      	ands	r3, r2
 8001a4a:	d036      	beq.n	8001aba <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	69db      	ldr	r3, [r3, #28]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d019      	beq.n	8001a88 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a54:	4b40      	ldr	r3, [pc, #256]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001a56:	4a40      	ldr	r2, [pc, #256]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001a58:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	430a      	orrs	r2, r1
 8001a5e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a60:	f7fe ff20 	bl	80008a4 <HAL_GetTick>
 8001a64:	0003      	movs	r3, r0
 8001a66:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a68:	e008      	b.n	8001a7c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a6a:	f7fe ff1b 	bl	80008a4 <HAL_GetTick>
 8001a6e:	0002      	movs	r2, r0
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d901      	bls.n	8001a7c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001a78:	2303      	movs	r3, #3
 8001a7a:	e22c      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a7c:	4b36      	ldr	r3, [pc, #216]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a80:	2202      	movs	r2, #2
 8001a82:	4013      	ands	r3, r2
 8001a84:	d0f1      	beq.n	8001a6a <HAL_RCC_OscConfig+0x242>
 8001a86:	e018      	b.n	8001aba <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a88:	4b33      	ldr	r3, [pc, #204]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001a8a:	4a33      	ldr	r2, [pc, #204]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001a8c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001a8e:	2101      	movs	r1, #1
 8001a90:	438a      	bics	r2, r1
 8001a92:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a94:	f7fe ff06 	bl	80008a4 <HAL_GetTick>
 8001a98:	0003      	movs	r3, r0
 8001a9a:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a9c:	e008      	b.n	8001ab0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a9e:	f7fe ff01 	bl	80008a4 <HAL_GetTick>
 8001aa2:	0002      	movs	r2, r0
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	1ad3      	subs	r3, r2, r3
 8001aa8:	2b02      	cmp	r3, #2
 8001aaa:	d901      	bls.n	8001ab0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001aac:	2303      	movs	r3, #3
 8001aae:	e212      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ab0:	4b29      	ldr	r3, [pc, #164]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab4:	2202      	movs	r2, #2
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	d1f1      	bne.n	8001a9e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	2204      	movs	r2, #4
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	d100      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x29e>
 8001ac4:	e0b6      	b.n	8001c34 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ac6:	2317      	movs	r3, #23
 8001ac8:	18fb      	adds	r3, r7, r3
 8001aca:	2200      	movs	r2, #0
 8001acc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ace:	4b22      	ldr	r3, [pc, #136]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001ad0:	69da      	ldr	r2, [r3, #28]
 8001ad2:	2380      	movs	r3, #128	; 0x80
 8001ad4:	055b      	lsls	r3, r3, #21
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	d111      	bne.n	8001afe <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ada:	4b1f      	ldr	r3, [pc, #124]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001adc:	4a1e      	ldr	r2, [pc, #120]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001ade:	69d2      	ldr	r2, [r2, #28]
 8001ae0:	2180      	movs	r1, #128	; 0x80
 8001ae2:	0549      	lsls	r1, r1, #21
 8001ae4:	430a      	orrs	r2, r1
 8001ae6:	61da      	str	r2, [r3, #28]
 8001ae8:	4b1b      	ldr	r3, [pc, #108]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001aea:	69da      	ldr	r2, [r3, #28]
 8001aec:	2380      	movs	r3, #128	; 0x80
 8001aee:	055b      	lsls	r3, r3, #21
 8001af0:	4013      	ands	r3, r2
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001af6:	2317      	movs	r3, #23
 8001af8:	18fb      	adds	r3, r7, r3
 8001afa:	2201      	movs	r2, #1
 8001afc:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001afe:	4b19      	ldr	r3, [pc, #100]	; (8001b64 <HAL_RCC_OscConfig+0x33c>)
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	2380      	movs	r3, #128	; 0x80
 8001b04:	005b      	lsls	r3, r3, #1
 8001b06:	4013      	ands	r3, r2
 8001b08:	d11a      	bne.n	8001b40 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b0a:	4b16      	ldr	r3, [pc, #88]	; (8001b64 <HAL_RCC_OscConfig+0x33c>)
 8001b0c:	4a15      	ldr	r2, [pc, #84]	; (8001b64 <HAL_RCC_OscConfig+0x33c>)
 8001b0e:	6812      	ldr	r2, [r2, #0]
 8001b10:	2180      	movs	r1, #128	; 0x80
 8001b12:	0049      	lsls	r1, r1, #1
 8001b14:	430a      	orrs	r2, r1
 8001b16:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b18:	f7fe fec4 	bl	80008a4 <HAL_GetTick>
 8001b1c:	0003      	movs	r3, r0
 8001b1e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b20:	e008      	b.n	8001b34 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b22:	f7fe febf 	bl	80008a4 <HAL_GetTick>
 8001b26:	0002      	movs	r2, r0
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	1ad3      	subs	r3, r2, r3
 8001b2c:	2b64      	cmp	r3, #100	; 0x64
 8001b2e:	d901      	bls.n	8001b34 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8001b30:	2303      	movs	r3, #3
 8001b32:	e1d0      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6ae>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b34:	4b0b      	ldr	r3, [pc, #44]	; (8001b64 <HAL_RCC_OscConfig+0x33c>)
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	2380      	movs	r3, #128	; 0x80
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	d0f0      	beq.n	8001b22 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d10f      	bne.n	8001b68 <HAL_RCC_OscConfig+0x340>
 8001b48:	4b03      	ldr	r3, [pc, #12]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001b4a:	4a03      	ldr	r2, [pc, #12]	; (8001b58 <HAL_RCC_OscConfig+0x330>)
 8001b4c:	6a12      	ldr	r2, [r2, #32]
 8001b4e:	2101      	movs	r1, #1
 8001b50:	430a      	orrs	r2, r1
 8001b52:	621a      	str	r2, [r3, #32]
 8001b54:	e036      	b.n	8001bc4 <HAL_RCC_OscConfig+0x39c>
 8001b56:	46c0      	nop			; (mov r8, r8)
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	fffeffff 	.word	0xfffeffff
 8001b60:	fffbffff 	.word	0xfffbffff
 8001b64:	40007000 	.word	0x40007000
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d10c      	bne.n	8001b8a <HAL_RCC_OscConfig+0x362>
 8001b70:	4bc9      	ldr	r3, [pc, #804]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001b72:	4ac9      	ldr	r2, [pc, #804]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001b74:	6a12      	ldr	r2, [r2, #32]
 8001b76:	2101      	movs	r1, #1
 8001b78:	438a      	bics	r2, r1
 8001b7a:	621a      	str	r2, [r3, #32]
 8001b7c:	4bc6      	ldr	r3, [pc, #792]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001b7e:	4ac6      	ldr	r2, [pc, #792]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001b80:	6a12      	ldr	r2, [r2, #32]
 8001b82:	2104      	movs	r1, #4
 8001b84:	438a      	bics	r2, r1
 8001b86:	621a      	str	r2, [r3, #32]
 8001b88:	e01c      	b.n	8001bc4 <HAL_RCC_OscConfig+0x39c>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	2b05      	cmp	r3, #5
 8001b90:	d10c      	bne.n	8001bac <HAL_RCC_OscConfig+0x384>
 8001b92:	4bc1      	ldr	r3, [pc, #772]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001b94:	4ac0      	ldr	r2, [pc, #768]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001b96:	6a12      	ldr	r2, [r2, #32]
 8001b98:	2104      	movs	r1, #4
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	621a      	str	r2, [r3, #32]
 8001b9e:	4bbe      	ldr	r3, [pc, #760]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001ba0:	4abd      	ldr	r2, [pc, #756]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001ba2:	6a12      	ldr	r2, [r2, #32]
 8001ba4:	2101      	movs	r1, #1
 8001ba6:	430a      	orrs	r2, r1
 8001ba8:	621a      	str	r2, [r3, #32]
 8001baa:	e00b      	b.n	8001bc4 <HAL_RCC_OscConfig+0x39c>
 8001bac:	4bba      	ldr	r3, [pc, #744]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001bae:	4aba      	ldr	r2, [pc, #744]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001bb0:	6a12      	ldr	r2, [r2, #32]
 8001bb2:	2101      	movs	r1, #1
 8001bb4:	438a      	bics	r2, r1
 8001bb6:	621a      	str	r2, [r3, #32]
 8001bb8:	4bb7      	ldr	r3, [pc, #732]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001bba:	4ab7      	ldr	r2, [pc, #732]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001bbc:	6a12      	ldr	r2, [r2, #32]
 8001bbe:	2104      	movs	r1, #4
 8001bc0:	438a      	bics	r2, r1
 8001bc2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d014      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bcc:	f7fe fe6a 	bl	80008a4 <HAL_GetTick>
 8001bd0:	0003      	movs	r3, r0
 8001bd2:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bd4:	e009      	b.n	8001bea <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bd6:	f7fe fe65 	bl	80008a4 <HAL_GetTick>
 8001bda:	0002      	movs	r2, r0
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	4aae      	ldr	r2, [pc, #696]	; (8001e9c <HAL_RCC_OscConfig+0x674>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d901      	bls.n	8001bea <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e175      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bea:	4bab      	ldr	r3, [pc, #684]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001bec:	6a1b      	ldr	r3, [r3, #32]
 8001bee:	2202      	movs	r2, #2
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	d0f0      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x3ae>
 8001bf4:	e013      	b.n	8001c1e <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bf6:	f7fe fe55 	bl	80008a4 <HAL_GetTick>
 8001bfa:	0003      	movs	r3, r0
 8001bfc:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bfe:	e009      	b.n	8001c14 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c00:	f7fe fe50 	bl	80008a4 <HAL_GetTick>
 8001c04:	0002      	movs	r2, r0
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	4aa4      	ldr	r2, [pc, #656]	; (8001e9c <HAL_RCC_OscConfig+0x674>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d901      	bls.n	8001c14 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e160      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c14:	4ba0      	ldr	r3, [pc, #640]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001c16:	6a1b      	ldr	r3, [r3, #32]
 8001c18:	2202      	movs	r2, #2
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	d1f0      	bne.n	8001c00 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c1e:	2317      	movs	r3, #23
 8001c20:	18fb      	adds	r3, r7, r3
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d105      	bne.n	8001c34 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c28:	4b9b      	ldr	r3, [pc, #620]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001c2a:	4a9b      	ldr	r2, [pc, #620]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001c2c:	69d2      	ldr	r2, [r2, #28]
 8001c2e:	499c      	ldr	r1, [pc, #624]	; (8001ea0 <HAL_RCC_OscConfig+0x678>)
 8001c30:	400a      	ands	r2, r1
 8001c32:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2210      	movs	r2, #16
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	d063      	beq.n	8001d06 <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	695b      	ldr	r3, [r3, #20]
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d12a      	bne.n	8001c9c <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001c46:	4b94      	ldr	r3, [pc, #592]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001c48:	4a93      	ldr	r2, [pc, #588]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001c4a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001c4c:	2104      	movs	r1, #4
 8001c4e:	430a      	orrs	r2, r1
 8001c50:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001c52:	4b91      	ldr	r3, [pc, #580]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001c54:	4a90      	ldr	r2, [pc, #576]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001c56:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001c58:	2101      	movs	r1, #1
 8001c5a:	430a      	orrs	r2, r1
 8001c5c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c5e:	f7fe fe21 	bl	80008a4 <HAL_GetTick>
 8001c62:	0003      	movs	r3, r0
 8001c64:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001c66:	e008      	b.n	8001c7a <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001c68:	f7fe fe1c 	bl	80008a4 <HAL_GetTick>
 8001c6c:	0002      	movs	r2, r0
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	2b02      	cmp	r3, #2
 8001c74:	d901      	bls.n	8001c7a <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8001c76:	2303      	movs	r3, #3
 8001c78:	e12d      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001c7a:	4b87      	ldr	r3, [pc, #540]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001c7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c7e:	2202      	movs	r2, #2
 8001c80:	4013      	ands	r3, r2
 8001c82:	d0f1      	beq.n	8001c68 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001c84:	4a84      	ldr	r2, [pc, #528]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001c86:	4b84      	ldr	r3, [pc, #528]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001c88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c8a:	21f8      	movs	r1, #248	; 0xf8
 8001c8c:	438b      	bics	r3, r1
 8001c8e:	0019      	movs	r1, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	00db      	lsls	r3, r3, #3
 8001c96:	430b      	orrs	r3, r1
 8001c98:	6353      	str	r3, [r2, #52]	; 0x34
 8001c9a:	e034      	b.n	8001d06 <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	695b      	ldr	r3, [r3, #20]
 8001ca0:	3305      	adds	r3, #5
 8001ca2:	d111      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001ca4:	4b7c      	ldr	r3, [pc, #496]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001ca6:	4a7c      	ldr	r2, [pc, #496]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001ca8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001caa:	2104      	movs	r1, #4
 8001cac:	438a      	bics	r2, r1
 8001cae:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001cb0:	4a79      	ldr	r2, [pc, #484]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001cb2:	4b79      	ldr	r3, [pc, #484]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001cb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cb6:	21f8      	movs	r1, #248	; 0xf8
 8001cb8:	438b      	bics	r3, r1
 8001cba:	0019      	movs	r1, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	699b      	ldr	r3, [r3, #24]
 8001cc0:	00db      	lsls	r3, r3, #3
 8001cc2:	430b      	orrs	r3, r1
 8001cc4:	6353      	str	r3, [r2, #52]	; 0x34
 8001cc6:	e01e      	b.n	8001d06 <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001cc8:	4b73      	ldr	r3, [pc, #460]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001cca:	4a73      	ldr	r2, [pc, #460]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001ccc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001cce:	2104      	movs	r1, #4
 8001cd0:	430a      	orrs	r2, r1
 8001cd2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001cd4:	4b70      	ldr	r3, [pc, #448]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001cd6:	4a70      	ldr	r2, [pc, #448]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001cd8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001cda:	2101      	movs	r1, #1
 8001cdc:	438a      	bics	r2, r1
 8001cde:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ce0:	f7fe fde0 	bl	80008a4 <HAL_GetTick>
 8001ce4:	0003      	movs	r3, r0
 8001ce6:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001ce8:	e008      	b.n	8001cfc <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001cea:	f7fe fddb 	bl	80008a4 <HAL_GetTick>
 8001cee:	0002      	movs	r2, r0
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	d901      	bls.n	8001cfc <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	e0ec      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001cfc:	4b66      	ldr	r3, [pc, #408]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001cfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d00:	2202      	movs	r2, #2
 8001d02:	4013      	ands	r3, r2
 8001d04:	d1f1      	bne.n	8001cea <HAL_RCC_OscConfig+0x4c2>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	2220      	movs	r2, #32
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	d05c      	beq.n	8001dca <HAL_RCC_OscConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001d10:	4b61      	ldr	r3, [pc, #388]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	220c      	movs	r2, #12
 8001d16:	4013      	ands	r3, r2
 8001d18:	2b0c      	cmp	r3, #12
 8001d1a:	d00e      	beq.n	8001d3a <HAL_RCC_OscConfig+0x512>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001d1c:	4b5e      	ldr	r3, [pc, #376]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	220c      	movs	r2, #12
 8001d22:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001d24:	2b08      	cmp	r3, #8
 8001d26:	d114      	bne.n	8001d52 <HAL_RCC_OscConfig+0x52a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001d28:	4b5b      	ldr	r3, [pc, #364]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001d2a:	685a      	ldr	r2, [r3, #4]
 8001d2c:	23c0      	movs	r3, #192	; 0xc0
 8001d2e:	025b      	lsls	r3, r3, #9
 8001d30:	401a      	ands	r2, r3
 8001d32:	23c0      	movs	r3, #192	; 0xc0
 8001d34:	025b      	lsls	r3, r3, #9
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d10b      	bne.n	8001d52 <HAL_RCC_OscConfig+0x52a>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001d3a:	4b57      	ldr	r3, [pc, #348]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001d3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d3e:	2380      	movs	r3, #128	; 0x80
 8001d40:	025b      	lsls	r3, r3, #9
 8001d42:	4013      	ands	r3, r2
 8001d44:	d040      	beq.n	8001dc8 <HAL_RCC_OscConfig+0x5a0>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6a1b      	ldr	r3, [r3, #32]
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d03c      	beq.n	8001dc8 <HAL_RCC_OscConfig+0x5a0>
      {
        return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e0c1      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6ae>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6a1b      	ldr	r3, [r3, #32]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d01b      	beq.n	8001d92 <HAL_RCC_OscConfig+0x56a>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001d5a:	4b4f      	ldr	r3, [pc, #316]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001d5c:	4a4e      	ldr	r2, [pc, #312]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001d5e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001d60:	2180      	movs	r1, #128	; 0x80
 8001d62:	0249      	lsls	r1, r1, #9
 8001d64:	430a      	orrs	r2, r1
 8001d66:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d68:	f7fe fd9c 	bl	80008a4 <HAL_GetTick>
 8001d6c:	0003      	movs	r3, r0
 8001d6e:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001d70:	e008      	b.n	8001d84 <HAL_RCC_OscConfig+0x55c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d72:	f7fe fd97 	bl	80008a4 <HAL_GetTick>
 8001d76:	0002      	movs	r2, r0
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	2b02      	cmp	r3, #2
 8001d7e:	d901      	bls.n	8001d84 <HAL_RCC_OscConfig+0x55c>
          {
            return HAL_TIMEOUT;
 8001d80:	2303      	movs	r3, #3
 8001d82:	e0a8      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001d84:	4b44      	ldr	r3, [pc, #272]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001d86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d88:	2380      	movs	r3, #128	; 0x80
 8001d8a:	025b      	lsls	r3, r3, #9
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	d0f0      	beq.n	8001d72 <HAL_RCC_OscConfig+0x54a>
 8001d90:	e01b      	b.n	8001dca <HAL_RCC_OscConfig+0x5a2>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001d92:	4b41      	ldr	r3, [pc, #260]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001d94:	4a40      	ldr	r2, [pc, #256]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001d96:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001d98:	4942      	ldr	r1, [pc, #264]	; (8001ea4 <HAL_RCC_OscConfig+0x67c>)
 8001d9a:	400a      	ands	r2, r1
 8001d9c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d9e:	f7fe fd81 	bl	80008a4 <HAL_GetTick>
 8001da2:	0003      	movs	r3, r0
 8001da4:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001da6:	e008      	b.n	8001dba <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001da8:	f7fe fd7c 	bl	80008a4 <HAL_GetTick>
 8001dac:	0002      	movs	r2, r0
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	2b02      	cmp	r3, #2
 8001db4:	d901      	bls.n	8001dba <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8001db6:	2303      	movs	r3, #3
 8001db8:	e08d      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001dba:	4b37      	ldr	r3, [pc, #220]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001dbc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001dbe:	2380      	movs	r3, #128	; 0x80
 8001dc0:	025b      	lsls	r3, r3, #9
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	d1f0      	bne.n	8001da8 <HAL_RCC_OscConfig+0x580>
 8001dc6:	e000      	b.n	8001dca <HAL_RCC_OscConfig+0x5a2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001dc8:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d100      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x5ac>
 8001dd2:	e07f      	b.n	8001ed4 <HAL_RCC_OscConfig+0x6ac>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dd4:	4b30      	ldr	r3, [pc, #192]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	220c      	movs	r2, #12
 8001dda:	4013      	ands	r3, r2
 8001ddc:	2b08      	cmp	r3, #8
 8001dde:	d100      	bne.n	8001de2 <HAL_RCC_OscConfig+0x5ba>
 8001de0:	e076      	b.n	8001ed0 <HAL_RCC_OscConfig+0x6a8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	d14b      	bne.n	8001e82 <HAL_RCC_OscConfig+0x65a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dea:	4b2b      	ldr	r3, [pc, #172]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001dec:	4a2a      	ldr	r2, [pc, #168]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001dee:	6812      	ldr	r2, [r2, #0]
 8001df0:	492d      	ldr	r1, [pc, #180]	; (8001ea8 <HAL_RCC_OscConfig+0x680>)
 8001df2:	400a      	ands	r2, r1
 8001df4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df6:	f7fe fd55 	bl	80008a4 <HAL_GetTick>
 8001dfa:	0003      	movs	r3, r0
 8001dfc:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dfe:	e008      	b.n	8001e12 <HAL_RCC_OscConfig+0x5ea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e00:	f7fe fd50 	bl	80008a4 <HAL_GetTick>
 8001e04:	0002      	movs	r2, r0
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d901      	bls.n	8001e12 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e061      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e12:	4b21      	ldr	r3, [pc, #132]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	2380      	movs	r3, #128	; 0x80
 8001e18:	049b      	lsls	r3, r3, #18
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	d1f0      	bne.n	8001e00 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e1e:	4a1e      	ldr	r2, [pc, #120]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001e20:	4b1d      	ldr	r3, [pc, #116]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e24:	210f      	movs	r1, #15
 8001e26:	438b      	bics	r3, r1
 8001e28:	0019      	movs	r1, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2e:	430b      	orrs	r3, r1
 8001e30:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001e32:	4a19      	ldr	r2, [pc, #100]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001e34:	4b18      	ldr	r3, [pc, #96]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	491c      	ldr	r1, [pc, #112]	; (8001eac <HAL_RCC_OscConfig+0x684>)
 8001e3a:	4019      	ands	r1, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e44:	4303      	orrs	r3, r0
 8001e46:	430b      	orrs	r3, r1
 8001e48:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e4a:	4b13      	ldr	r3, [pc, #76]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001e4c:	4a12      	ldr	r2, [pc, #72]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001e4e:	6812      	ldr	r2, [r2, #0]
 8001e50:	2180      	movs	r1, #128	; 0x80
 8001e52:	0449      	lsls	r1, r1, #17
 8001e54:	430a      	orrs	r2, r1
 8001e56:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e58:	f7fe fd24 	bl	80008a4 <HAL_GetTick>
 8001e5c:	0003      	movs	r3, r0
 8001e5e:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e60:	e008      	b.n	8001e74 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e62:	f7fe fd1f 	bl	80008a4 <HAL_GetTick>
 8001e66:	0002      	movs	r2, r0
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	2b02      	cmp	r3, #2
 8001e6e:	d901      	bls.n	8001e74 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8001e70:	2303      	movs	r3, #3
 8001e72:	e030      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e74:	4b08      	ldr	r3, [pc, #32]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	2380      	movs	r3, #128	; 0x80
 8001e7a:	049b      	lsls	r3, r3, #18
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	d0f0      	beq.n	8001e62 <HAL_RCC_OscConfig+0x63a>
 8001e80:	e028      	b.n	8001ed4 <HAL_RCC_OscConfig+0x6ac>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e82:	4b05      	ldr	r3, [pc, #20]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001e84:	4a04      	ldr	r2, [pc, #16]	; (8001e98 <HAL_RCC_OscConfig+0x670>)
 8001e86:	6812      	ldr	r2, [r2, #0]
 8001e88:	4907      	ldr	r1, [pc, #28]	; (8001ea8 <HAL_RCC_OscConfig+0x680>)
 8001e8a:	400a      	ands	r2, r1
 8001e8c:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e8e:	f7fe fd09 	bl	80008a4 <HAL_GetTick>
 8001e92:	0003      	movs	r3, r0
 8001e94:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e96:	e014      	b.n	8001ec2 <HAL_RCC_OscConfig+0x69a>
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	00001388 	.word	0x00001388
 8001ea0:	efffffff 	.word	0xefffffff
 8001ea4:	fffeffff 	.word	0xfffeffff
 8001ea8:	feffffff 	.word	0xfeffffff
 8001eac:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001eb0:	f7fe fcf8 	bl	80008a4 <HAL_GetTick>
 8001eb4:	0002      	movs	r2, r0
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	1ad3      	subs	r3, r2, r3
 8001eba:	2b02      	cmp	r3, #2
 8001ebc:	d901      	bls.n	8001ec2 <HAL_RCC_OscConfig+0x69a>
          {
            return HAL_TIMEOUT;
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	e009      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ec2:	4b07      	ldr	r3, [pc, #28]	; (8001ee0 <HAL_RCC_OscConfig+0x6b8>)
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	2380      	movs	r3, #128	; 0x80
 8001ec8:	049b      	lsls	r3, r3, #18
 8001eca:	4013      	ands	r3, r2
 8001ecc:	d1f0      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x688>
 8001ece:	e001      	b.n	8001ed4 <HAL_RCC_OscConfig+0x6ac>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e000      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6ae>
    }
  }
  
  return HAL_OK;
 8001ed4:	2300      	movs	r3, #0
}
 8001ed6:	0018      	movs	r0, r3
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	b006      	add	sp, #24
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	46c0      	nop			; (mov r8, r8)
 8001ee0:	40021000 	.word	0x40021000

08001ee4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001ef2:	4b7a      	ldr	r3, [pc, #488]	; (80020dc <HAL_RCC_ClockConfig+0x1f8>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	401a      	ands	r2, r3
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d211      	bcs.n	8001f24 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f00:	4b76      	ldr	r3, [pc, #472]	; (80020dc <HAL_RCC_ClockConfig+0x1f8>)
 8001f02:	4a76      	ldr	r2, [pc, #472]	; (80020dc <HAL_RCC_ClockConfig+0x1f8>)
 8001f04:	6812      	ldr	r2, [r2, #0]
 8001f06:	2101      	movs	r1, #1
 8001f08:	438a      	bics	r2, r1
 8001f0a:	0011      	movs	r1, r2
 8001f0c:	683a      	ldr	r2, [r7, #0]
 8001f0e:	430a      	orrs	r2, r1
 8001f10:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f12:	4b72      	ldr	r3, [pc, #456]	; (80020dc <HAL_RCC_ClockConfig+0x1f8>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	2201      	movs	r2, #1
 8001f18:	401a      	ands	r2, r3
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d001      	beq.n	8001f24 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e0d7      	b.n	80020d4 <HAL_RCC_ClockConfig+0x1f0>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2202      	movs	r2, #2
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	d009      	beq.n	8001f42 <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f2e:	4a6c      	ldr	r2, [pc, #432]	; (80020e0 <HAL_RCC_ClockConfig+0x1fc>)
 8001f30:	4b6b      	ldr	r3, [pc, #428]	; (80020e0 <HAL_RCC_ClockConfig+0x1fc>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	21f0      	movs	r1, #240	; 0xf0
 8001f36:	438b      	bics	r3, r1
 8001f38:	0019      	movs	r1, r3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	430b      	orrs	r3, r1
 8001f40:	6053      	str	r3, [r2, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	2201      	movs	r2, #1
 8001f48:	4013      	ands	r3, r2
 8001f4a:	d100      	bne.n	8001f4e <HAL_RCC_ClockConfig+0x6a>
 8001f4c:	e089      	b.n	8002062 <HAL_RCC_ClockConfig+0x17e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d107      	bne.n	8001f66 <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f56:	4b62      	ldr	r3, [pc, #392]	; (80020e0 <HAL_RCC_ClockConfig+0x1fc>)
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	2380      	movs	r3, #128	; 0x80
 8001f5c:	029b      	lsls	r3, r3, #10
 8001f5e:	4013      	ands	r3, r2
 8001f60:	d120      	bne.n	8001fa4 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e0b6      	b.n	80020d4 <HAL_RCC_ClockConfig+0x1f0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d107      	bne.n	8001f7e <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f6e:	4b5c      	ldr	r3, [pc, #368]	; (80020e0 <HAL_RCC_ClockConfig+0x1fc>)
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	2380      	movs	r3, #128	; 0x80
 8001f74:	049b      	lsls	r3, r3, #18
 8001f76:	4013      	ands	r3, r2
 8001f78:	d114      	bne.n	8001fa4 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e0aa      	b.n	80020d4 <HAL_RCC_ClockConfig+0x1f0>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	2b03      	cmp	r3, #3
 8001f84:	d107      	bne.n	8001f96 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001f86:	4b56      	ldr	r3, [pc, #344]	; (80020e0 <HAL_RCC_ClockConfig+0x1fc>)
 8001f88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f8a:	2380      	movs	r3, #128	; 0x80
 8001f8c:	025b      	lsls	r3, r3, #9
 8001f8e:	4013      	ands	r3, r2
 8001f90:	d108      	bne.n	8001fa4 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e09e      	b.n	80020d4 <HAL_RCC_ClockConfig+0x1f0>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f96:	4b52      	ldr	r3, [pc, #328]	; (80020e0 <HAL_RCC_ClockConfig+0x1fc>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	2202      	movs	r2, #2
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	d101      	bne.n	8001fa4 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	e097      	b.n	80020d4 <HAL_RCC_ClockConfig+0x1f0>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fa4:	4a4e      	ldr	r2, [pc, #312]	; (80020e0 <HAL_RCC_ClockConfig+0x1fc>)
 8001fa6:	4b4e      	ldr	r3, [pc, #312]	; (80020e0 <HAL_RCC_ClockConfig+0x1fc>)
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	2103      	movs	r1, #3
 8001fac:	438b      	bics	r3, r1
 8001fae:	0019      	movs	r1, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	430b      	orrs	r3, r1
 8001fb6:	6053      	str	r3, [r2, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fb8:	f7fe fc74 	bl	80008a4 <HAL_GetTick>
 8001fbc:	0003      	movs	r3, r0
 8001fbe:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d111      	bne.n	8001fec <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fc8:	e009      	b.n	8001fde <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fca:	f7fe fc6b 	bl	80008a4 <HAL_GetTick>
 8001fce:	0002      	movs	r2, r0
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	1ad3      	subs	r3, r2, r3
 8001fd4:	4a43      	ldr	r2, [pc, #268]	; (80020e4 <HAL_RCC_ClockConfig+0x200>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d901      	bls.n	8001fde <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e07a      	b.n	80020d4 <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fde:	4b40      	ldr	r3, [pc, #256]	; (80020e0 <HAL_RCC_ClockConfig+0x1fc>)
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	220c      	movs	r2, #12
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	2b04      	cmp	r3, #4
 8001fe8:	d1ef      	bne.n	8001fca <HAL_RCC_ClockConfig+0xe6>
 8001fea:	e03a      	b.n	8002062 <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d111      	bne.n	8002018 <HAL_RCC_ClockConfig+0x134>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ff4:	e009      	b.n	800200a <HAL_RCC_ClockConfig+0x126>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ff6:	f7fe fc55 	bl	80008a4 <HAL_GetTick>
 8001ffa:	0002      	movs	r2, r0
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	4a38      	ldr	r2, [pc, #224]	; (80020e4 <HAL_RCC_ClockConfig+0x200>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d901      	bls.n	800200a <HAL_RCC_ClockConfig+0x126>
        {
          return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e064      	b.n	80020d4 <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800200a:	4b35      	ldr	r3, [pc, #212]	; (80020e0 <HAL_RCC_ClockConfig+0x1fc>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	220c      	movs	r2, #12
 8002010:	4013      	ands	r3, r2
 8002012:	2b08      	cmp	r3, #8
 8002014:	d1ef      	bne.n	8001ff6 <HAL_RCC_ClockConfig+0x112>
 8002016:	e024      	b.n	8002062 <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	2b03      	cmp	r3, #3
 800201e:	d11b      	bne.n	8002058 <HAL_RCC_ClockConfig+0x174>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8002020:	e009      	b.n	8002036 <HAL_RCC_ClockConfig+0x152>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002022:	f7fe fc3f 	bl	80008a4 <HAL_GetTick>
 8002026:	0002      	movs	r2, r0
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	4a2d      	ldr	r2, [pc, #180]	; (80020e4 <HAL_RCC_ClockConfig+0x200>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d901      	bls.n	8002036 <HAL_RCC_ClockConfig+0x152>
        {
          return HAL_TIMEOUT;
 8002032:	2303      	movs	r3, #3
 8002034:	e04e      	b.n	80020d4 <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8002036:	4b2a      	ldr	r3, [pc, #168]	; (80020e0 <HAL_RCC_ClockConfig+0x1fc>)
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	220c      	movs	r2, #12
 800203c:	4013      	ands	r3, r2
 800203e:	2b0c      	cmp	r3, #12
 8002040:	d1ef      	bne.n	8002022 <HAL_RCC_ClockConfig+0x13e>
 8002042:	e00e      	b.n	8002062 <HAL_RCC_ClockConfig+0x17e>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002044:	f7fe fc2e 	bl	80008a4 <HAL_GetTick>
 8002048:	0002      	movs	r2, r0
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	4a25      	ldr	r2, [pc, #148]	; (80020e4 <HAL_RCC_ClockConfig+0x200>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d901      	bls.n	8002058 <HAL_RCC_ClockConfig+0x174>
        {
          return HAL_TIMEOUT;
 8002054:	2303      	movs	r3, #3
 8002056:	e03d      	b.n	80020d4 <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002058:	4b21      	ldr	r3, [pc, #132]	; (80020e0 <HAL_RCC_ClockConfig+0x1fc>)
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	220c      	movs	r2, #12
 800205e:	4013      	ands	r3, r2
 8002060:	d1f0      	bne.n	8002044 <HAL_RCC_ClockConfig+0x160>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002062:	4b1e      	ldr	r3, [pc, #120]	; (80020dc <HAL_RCC_ClockConfig+0x1f8>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	2201      	movs	r2, #1
 8002068:	401a      	ands	r2, r3
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	429a      	cmp	r2, r3
 800206e:	d911      	bls.n	8002094 <HAL_RCC_ClockConfig+0x1b0>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002070:	4b1a      	ldr	r3, [pc, #104]	; (80020dc <HAL_RCC_ClockConfig+0x1f8>)
 8002072:	4a1a      	ldr	r2, [pc, #104]	; (80020dc <HAL_RCC_ClockConfig+0x1f8>)
 8002074:	6812      	ldr	r2, [r2, #0]
 8002076:	2101      	movs	r1, #1
 8002078:	438a      	bics	r2, r1
 800207a:	0011      	movs	r1, r2
 800207c:	683a      	ldr	r2, [r7, #0]
 800207e:	430a      	orrs	r2, r1
 8002080:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002082:	4b16      	ldr	r3, [pc, #88]	; (80020dc <HAL_RCC_ClockConfig+0x1f8>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2201      	movs	r2, #1
 8002088:	401a      	ands	r2, r3
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	429a      	cmp	r2, r3
 800208e:	d001      	beq.n	8002094 <HAL_RCC_ClockConfig+0x1b0>
    {
      return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e01f      	b.n	80020d4 <HAL_RCC_ClockConfig+0x1f0>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2204      	movs	r2, #4
 800209a:	4013      	ands	r3, r2
 800209c:	d008      	beq.n	80020b0 <HAL_RCC_ClockConfig+0x1cc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800209e:	4a10      	ldr	r2, [pc, #64]	; (80020e0 <HAL_RCC_ClockConfig+0x1fc>)
 80020a0:	4b0f      	ldr	r3, [pc, #60]	; (80020e0 <HAL_RCC_ClockConfig+0x1fc>)
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	4910      	ldr	r1, [pc, #64]	; (80020e8 <HAL_RCC_ClockConfig+0x204>)
 80020a6:	4019      	ands	r1, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	430b      	orrs	r3, r1
 80020ae:	6053      	str	r3, [r2, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80020b0:	f000 f820 	bl	80020f4 <HAL_RCC_GetSysClockFreq>
 80020b4:	0001      	movs	r1, r0
 80020b6:	4b0a      	ldr	r3, [pc, #40]	; (80020e0 <HAL_RCC_ClockConfig+0x1fc>)
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	091b      	lsrs	r3, r3, #4
 80020bc:	220f      	movs	r2, #15
 80020be:	4013      	ands	r3, r2
 80020c0:	4a0a      	ldr	r2, [pc, #40]	; (80020ec <HAL_RCC_ClockConfig+0x208>)
 80020c2:	5cd3      	ldrb	r3, [r2, r3]
 80020c4:	000a      	movs	r2, r1
 80020c6:	40da      	lsrs	r2, r3
 80020c8:	4b09      	ldr	r3, [pc, #36]	; (80020f0 <HAL_RCC_ClockConfig+0x20c>)
 80020ca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80020cc:	2000      	movs	r0, #0
 80020ce:	f005 f80f 	bl	80070f0 <HAL_InitTick>
  
  return HAL_OK;
 80020d2:	2300      	movs	r3, #0
}
 80020d4:	0018      	movs	r0, r3
 80020d6:	46bd      	mov	sp, r7
 80020d8:	b004      	add	sp, #16
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	40022000 	.word	0x40022000
 80020e0:	40021000 	.word	0x40021000
 80020e4:	00001388 	.word	0x00001388
 80020e8:	fffff8ff 	.word	0xfffff8ff
 80020ec:	08008224 	.word	0x08008224
 80020f0:	20000004 	.word	0x20000004

080020f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020f4:	b590      	push	{r4, r7, lr}
 80020f6:	b08f      	sub	sp, #60	; 0x3c
 80020f8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80020fa:	2314      	movs	r3, #20
 80020fc:	18fb      	adds	r3, r7, r3
 80020fe:	4a37      	ldr	r2, [pc, #220]	; (80021dc <HAL_RCC_GetSysClockFreq+0xe8>)
 8002100:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002102:	c313      	stmia	r3!, {r0, r1, r4}
 8002104:	6812      	ldr	r2, [r2, #0]
 8002106:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002108:	1d3b      	adds	r3, r7, #4
 800210a:	4a35      	ldr	r2, [pc, #212]	; (80021e0 <HAL_RCC_GetSysClockFreq+0xec>)
 800210c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800210e:	c313      	stmia	r3!, {r0, r1, r4}
 8002110:	6812      	ldr	r2, [r2, #0]
 8002112:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002114:	2300      	movs	r3, #0
 8002116:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002118:	2300      	movs	r3, #0
 800211a:	62bb      	str	r3, [r7, #40]	; 0x28
 800211c:	2300      	movs	r3, #0
 800211e:	637b      	str	r3, [r7, #52]	; 0x34
 8002120:	2300      	movs	r3, #0
 8002122:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002124:	2300      	movs	r3, #0
 8002126:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002128:	4b2e      	ldr	r3, [pc, #184]	; (80021e4 <HAL_RCC_GetSysClockFreq+0xf0>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800212e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002130:	220c      	movs	r2, #12
 8002132:	4013      	ands	r3, r2
 8002134:	2b08      	cmp	r3, #8
 8002136:	d006      	beq.n	8002146 <HAL_RCC_GetSysClockFreq+0x52>
 8002138:	2b0c      	cmp	r3, #12
 800213a:	d043      	beq.n	80021c4 <HAL_RCC_GetSysClockFreq+0xd0>
 800213c:	2b04      	cmp	r3, #4
 800213e:	d144      	bne.n	80021ca <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002140:	4b29      	ldr	r3, [pc, #164]	; (80021e8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002142:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002144:	e044      	b.n	80021d0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002148:	0c9b      	lsrs	r3, r3, #18
 800214a:	220f      	movs	r2, #15
 800214c:	4013      	ands	r3, r2
 800214e:	2214      	movs	r2, #20
 8002150:	18ba      	adds	r2, r7, r2
 8002152:	5cd3      	ldrb	r3, [r2, r3]
 8002154:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002156:	4b23      	ldr	r3, [pc, #140]	; (80021e4 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800215a:	220f      	movs	r2, #15
 800215c:	4013      	ands	r3, r2
 800215e:	1d3a      	adds	r2, r7, #4
 8002160:	5cd3      	ldrb	r3, [r2, r3]
 8002162:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002164:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002166:	23c0      	movs	r3, #192	; 0xc0
 8002168:	025b      	lsls	r3, r3, #9
 800216a:	401a      	ands	r2, r3
 800216c:	2380      	movs	r3, #128	; 0x80
 800216e:	025b      	lsls	r3, r3, #9
 8002170:	429a      	cmp	r2, r3
 8002172:	d109      	bne.n	8002188 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002174:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002176:	481c      	ldr	r0, [pc, #112]	; (80021e8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002178:	f7fd ffce 	bl	8000118 <__udivsi3>
 800217c:	0003      	movs	r3, r0
 800217e:	001a      	movs	r2, r3
 8002180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002182:	4353      	muls	r3, r2
 8002184:	637b      	str	r3, [r7, #52]	; 0x34
 8002186:	e01a      	b.n	80021be <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002188:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800218a:	23c0      	movs	r3, #192	; 0xc0
 800218c:	025b      	lsls	r3, r3, #9
 800218e:	401a      	ands	r2, r3
 8002190:	23c0      	movs	r3, #192	; 0xc0
 8002192:	025b      	lsls	r3, r3, #9
 8002194:	429a      	cmp	r2, r3
 8002196:	d109      	bne.n	80021ac <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (HSI48_VALUE / prediv) * pllmul;
 8002198:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800219a:	4814      	ldr	r0, [pc, #80]	; (80021ec <HAL_RCC_GetSysClockFreq+0xf8>)
 800219c:	f7fd ffbc 	bl	8000118 <__udivsi3>
 80021a0:	0003      	movs	r3, r0
 80021a2:	001a      	movs	r2, r3
 80021a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a6:	4353      	muls	r3, r2
 80021a8:	637b      	str	r3, [r7, #52]	; 0x34
 80021aa:	e008      	b.n	80021be <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80021ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80021ae:	480e      	ldr	r0, [pc, #56]	; (80021e8 <HAL_RCC_GetSysClockFreq+0xf4>)
 80021b0:	f7fd ffb2 	bl	8000118 <__udivsi3>
 80021b4:	0003      	movs	r3, r0
 80021b6:	001a      	movs	r2, r3
 80021b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ba:	4353      	muls	r3, r2
 80021bc:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
#endif
      }
      sysclockfreq = pllclk;
 80021be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021c0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80021c2:	e005      	b.n	80021d0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80021c4:	4b09      	ldr	r3, [pc, #36]	; (80021ec <HAL_RCC_GetSysClockFreq+0xf8>)
 80021c6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80021c8:	e002      	b.n	80021d0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80021ca:	4b07      	ldr	r3, [pc, #28]	; (80021e8 <HAL_RCC_GetSysClockFreq+0xf4>)
 80021cc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80021ce:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80021d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80021d2:	0018      	movs	r0, r3
 80021d4:	46bd      	mov	sp, r7
 80021d6:	b00f      	add	sp, #60	; 0x3c
 80021d8:	bd90      	pop	{r4, r7, pc}
 80021da:	46c0      	nop			; (mov r8, r8)
 80021dc:	08007ec4 	.word	0x08007ec4
 80021e0:	08007ed4 	.word	0x08007ed4
 80021e4:	40021000 	.word	0x40021000
 80021e8:	007a1200 	.word	0x007a1200
 80021ec:	02dc6c00 	.word	0x02dc6c00

080021f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021f4:	4b02      	ldr	r3, [pc, #8]	; (8002200 <HAL_RCC_GetHCLKFreq+0x10>)
 80021f6:	681b      	ldr	r3, [r3, #0]
}
 80021f8:	0018      	movs	r0, r3
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	46c0      	nop			; (mov r8, r8)
 8002200:	20000004 	.word	0x20000004

08002204 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002208:	f7ff fff2 	bl	80021f0 <HAL_RCC_GetHCLKFreq>
 800220c:	0001      	movs	r1, r0
 800220e:	4b06      	ldr	r3, [pc, #24]	; (8002228 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	0a1b      	lsrs	r3, r3, #8
 8002214:	2207      	movs	r2, #7
 8002216:	4013      	ands	r3, r2
 8002218:	4a04      	ldr	r2, [pc, #16]	; (800222c <HAL_RCC_GetPCLK1Freq+0x28>)
 800221a:	5cd3      	ldrb	r3, [r2, r3]
 800221c:	40d9      	lsrs	r1, r3
 800221e:	000b      	movs	r3, r1
}    
 8002220:	0018      	movs	r0, r3
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	46c0      	nop			; (mov r8, r8)
 8002228:	40021000 	.word	0x40021000
 800222c:	08008234 	.word	0x08008234

08002230 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2207      	movs	r2, #7
 800223e:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002240:	4b0e      	ldr	r3, [pc, #56]	; (800227c <HAL_RCC_GetClockConfig+0x4c>)
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	2203      	movs	r2, #3
 8002246:	401a      	ands	r2, r3
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 800224c:	4b0b      	ldr	r3, [pc, #44]	; (800227c <HAL_RCC_GetClockConfig+0x4c>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	22f0      	movs	r2, #240	; 0xf0
 8002252:	401a      	ands	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8002258:	4b08      	ldr	r3, [pc, #32]	; (800227c <HAL_RCC_GetClockConfig+0x4c>)
 800225a:	685a      	ldr	r2, [r3, #4]
 800225c:	23e0      	movs	r3, #224	; 0xe0
 800225e:	00db      	lsls	r3, r3, #3
 8002260:	401a      	ands	r2, r3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8002266:	4b06      	ldr	r3, [pc, #24]	; (8002280 <HAL_RCC_GetClockConfig+0x50>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	2201      	movs	r2, #1
 800226c:	401a      	ands	r2, r3
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	601a      	str	r2, [r3, #0]
}
 8002272:	46c0      	nop			; (mov r8, r8)
 8002274:	46bd      	mov	sp, r7
 8002276:	b002      	add	sp, #8
 8002278:	bd80      	pop	{r7, pc}
 800227a:	46c0      	nop			; (mov r8, r8)
 800227c:	40021000 	.word	0x40021000
 8002280:	40022000 	.word	0x40022000

08002284 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b086      	sub	sp, #24
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800228c:	2300      	movs	r3, #0
 800228e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002290:	2300      	movs	r3, #0
 8002292:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	2380      	movs	r3, #128	; 0x80
 800229a:	025b      	lsls	r3, r3, #9
 800229c:	4013      	ands	r3, r2
 800229e:	d100      	bne.n	80022a2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80022a0:	e08e      	b.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80022a2:	2317      	movs	r3, #23
 80022a4:	18fb      	adds	r3, r7, r3
 80022a6:	2200      	movs	r2, #0
 80022a8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022aa:	4b6e      	ldr	r3, [pc, #440]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80022ac:	69da      	ldr	r2, [r3, #28]
 80022ae:	2380      	movs	r3, #128	; 0x80
 80022b0:	055b      	lsls	r3, r3, #21
 80022b2:	4013      	ands	r3, r2
 80022b4:	d111      	bne.n	80022da <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80022b6:	4b6b      	ldr	r3, [pc, #428]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80022b8:	4a6a      	ldr	r2, [pc, #424]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80022ba:	69d2      	ldr	r2, [r2, #28]
 80022bc:	2180      	movs	r1, #128	; 0x80
 80022be:	0549      	lsls	r1, r1, #21
 80022c0:	430a      	orrs	r2, r1
 80022c2:	61da      	str	r2, [r3, #28]
 80022c4:	4b67      	ldr	r3, [pc, #412]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80022c6:	69da      	ldr	r2, [r3, #28]
 80022c8:	2380      	movs	r3, #128	; 0x80
 80022ca:	055b      	lsls	r3, r3, #21
 80022cc:	4013      	ands	r3, r2
 80022ce:	60bb      	str	r3, [r7, #8]
 80022d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022d2:	2317      	movs	r3, #23
 80022d4:	18fb      	adds	r3, r7, r3
 80022d6:	2201      	movs	r2, #1
 80022d8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022da:	4b63      	ldr	r3, [pc, #396]	; (8002468 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	2380      	movs	r3, #128	; 0x80
 80022e0:	005b      	lsls	r3, r3, #1
 80022e2:	4013      	ands	r3, r2
 80022e4:	d11a      	bne.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022e6:	4b60      	ldr	r3, [pc, #384]	; (8002468 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80022e8:	4a5f      	ldr	r2, [pc, #380]	; (8002468 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80022ea:	6812      	ldr	r2, [r2, #0]
 80022ec:	2180      	movs	r1, #128	; 0x80
 80022ee:	0049      	lsls	r1, r1, #1
 80022f0:	430a      	orrs	r2, r1
 80022f2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022f4:	f7fe fad6 	bl	80008a4 <HAL_GetTick>
 80022f8:	0003      	movs	r3, r0
 80022fa:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022fc:	e008      	b.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022fe:	f7fe fad1 	bl	80008a4 <HAL_GetTick>
 8002302:	0002      	movs	r2, r0
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	2b64      	cmp	r3, #100	; 0x64
 800230a:	d901      	bls.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 800230c:	2303      	movs	r3, #3
 800230e:	e0a4      	b.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002310:	4b55      	ldr	r3, [pc, #340]	; (8002468 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	2380      	movs	r3, #128	; 0x80
 8002316:	005b      	lsls	r3, r3, #1
 8002318:	4013      	ands	r3, r2
 800231a:	d0f0      	beq.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800231c:	4b51      	ldr	r3, [pc, #324]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800231e:	6a1a      	ldr	r2, [r3, #32]
 8002320:	23c0      	movs	r3, #192	; 0xc0
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	4013      	ands	r3, r2
 8002326:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d034      	beq.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x114>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	685a      	ldr	r2, [r3, #4]
 8002332:	23c0      	movs	r3, #192	; 0xc0
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	401a      	ands	r2, r3
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	429a      	cmp	r2, r3
 800233c:	d02c      	beq.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800233e:	4b49      	ldr	r3, [pc, #292]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002340:	6a1b      	ldr	r3, [r3, #32]
 8002342:	4a4a      	ldr	r2, [pc, #296]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002344:	4013      	ands	r3, r2
 8002346:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002348:	4b46      	ldr	r3, [pc, #280]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800234a:	4a46      	ldr	r2, [pc, #280]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800234c:	6a12      	ldr	r2, [r2, #32]
 800234e:	2180      	movs	r1, #128	; 0x80
 8002350:	0249      	lsls	r1, r1, #9
 8002352:	430a      	orrs	r2, r1
 8002354:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002356:	4b43      	ldr	r3, [pc, #268]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002358:	4a42      	ldr	r2, [pc, #264]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800235a:	6a12      	ldr	r2, [r2, #32]
 800235c:	4944      	ldr	r1, [pc, #272]	; (8002470 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 800235e:	400a      	ands	r2, r1
 8002360:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002362:	4b40      	ldr	r3, [pc, #256]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002364:	68fa      	ldr	r2, [r7, #12]
 8002366:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2201      	movs	r2, #1
 800236c:	4013      	ands	r3, r2
 800236e:	d013      	beq.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002370:	f7fe fa98 	bl	80008a4 <HAL_GetTick>
 8002374:	0003      	movs	r3, r0
 8002376:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002378:	e009      	b.n	800238e <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800237a:	f7fe fa93 	bl	80008a4 <HAL_GetTick>
 800237e:	0002      	movs	r2, r0
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	1ad3      	subs	r3, r2, r3
 8002384:	4a3b      	ldr	r2, [pc, #236]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d901      	bls.n	800238e <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e065      	b.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800238e:	4b35      	ldr	r3, [pc, #212]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002390:	6a1b      	ldr	r3, [r3, #32]
 8002392:	2202      	movs	r2, #2
 8002394:	4013      	ands	r3, r2
 8002396:	d0f0      	beq.n	800237a <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002398:	4a32      	ldr	r2, [pc, #200]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800239a:	4b32      	ldr	r3, [pc, #200]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800239c:	6a1b      	ldr	r3, [r3, #32]
 800239e:	4933      	ldr	r1, [pc, #204]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80023a0:	4019      	ands	r1, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	430b      	orrs	r3, r1
 80023a8:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80023aa:	2317      	movs	r3, #23
 80023ac:	18fb      	adds	r3, r7, r3
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d105      	bne.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023b4:	4b2b      	ldr	r3, [pc, #172]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80023b6:	4a2b      	ldr	r2, [pc, #172]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80023b8:	69d2      	ldr	r2, [r2, #28]
 80023ba:	492f      	ldr	r1, [pc, #188]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80023bc:	400a      	ands	r2, r1
 80023be:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	2201      	movs	r2, #1
 80023c6:	4013      	ands	r3, r2
 80023c8:	d009      	beq.n	80023de <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80023ca:	4a26      	ldr	r2, [pc, #152]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80023cc:	4b25      	ldr	r3, [pc, #148]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80023ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d0:	2103      	movs	r1, #3
 80023d2:	438b      	bics	r3, r1
 80023d4:	0019      	movs	r1, r3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	430b      	orrs	r3, r1
 80023dc:	6313      	str	r3, [r2, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2202      	movs	r2, #2
 80023e4:	4013      	ands	r3, r2
 80023e6:	d008      	beq.n	80023fa <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80023e8:	4a1e      	ldr	r2, [pc, #120]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80023ea:	4b1e      	ldr	r3, [pc, #120]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80023ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ee:	4923      	ldr	r1, [pc, #140]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80023f0:	4019      	ands	r1, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	68db      	ldr	r3, [r3, #12]
 80023f6:	430b      	orrs	r3, r1
 80023f8:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2220      	movs	r2, #32
 8002400:	4013      	ands	r3, r2
 8002402:	d009      	beq.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002404:	4a17      	ldr	r2, [pc, #92]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002406:	4b17      	ldr	r3, [pc, #92]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240a:	2110      	movs	r1, #16
 800240c:	438b      	bics	r3, r1
 800240e:	0019      	movs	r1, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	691b      	ldr	r3, [r3, #16]
 8002414:	430b      	orrs	r3, r1
 8002416:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	2380      	movs	r3, #128	; 0x80
 800241e:	029b      	lsls	r3, r3, #10
 8002420:	4013      	ands	r3, r2
 8002422:	d009      	beq.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002424:	4a0f      	ldr	r2, [pc, #60]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002426:	4b0f      	ldr	r3, [pc, #60]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242a:	2180      	movs	r1, #128	; 0x80
 800242c:	438b      	bics	r3, r1
 800242e:	0019      	movs	r1, r3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	699b      	ldr	r3, [r3, #24]
 8002434:	430b      	orrs	r3, r1
 8002436:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	2380      	movs	r3, #128	; 0x80
 800243e:	00db      	lsls	r3, r3, #3
 8002440:	4013      	ands	r3, r2
 8002442:	d009      	beq.n	8002458 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002444:	4a07      	ldr	r2, [pc, #28]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002446:	4b07      	ldr	r3, [pc, #28]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244a:	2140      	movs	r1, #64	; 0x40
 800244c:	438b      	bics	r3, r1
 800244e:	0019      	movs	r1, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	695b      	ldr	r3, [r3, #20]
 8002454:	430b      	orrs	r3, r1
 8002456:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002458:	2300      	movs	r3, #0
}
 800245a:	0018      	movs	r0, r3
 800245c:	46bd      	mov	sp, r7
 800245e:	b006      	add	sp, #24
 8002460:	bd80      	pop	{r7, pc}
 8002462:	46c0      	nop			; (mov r8, r8)
 8002464:	40021000 	.word	0x40021000
 8002468:	40007000 	.word	0x40007000
 800246c:	fffffcff 	.word	0xfffffcff
 8002470:	fffeffff 	.word	0xfffeffff
 8002474:	00001388 	.word	0x00001388
 8002478:	efffffff 	.word	0xefffffff
 800247c:	fffcffff 	.word	0xfffcffff

08002480 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d101      	bne.n	8002492 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e01e      	b.n	80024d0 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	223d      	movs	r2, #61	; 0x3d
 8002496:	5c9b      	ldrb	r3, [r3, r2]
 8002498:	b2db      	uxtb	r3, r3
 800249a:	2b00      	cmp	r3, #0
 800249c:	d107      	bne.n	80024ae <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	223c      	movs	r2, #60	; 0x3c
 80024a2:	2100      	movs	r1, #0
 80024a4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	0018      	movs	r0, r3
 80024aa:	f004 fc71 	bl	8006d90 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	223d      	movs	r2, #61	; 0x3d
 80024b2:	2102      	movs	r1, #2
 80024b4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	3304      	adds	r3, #4
 80024be:	0019      	movs	r1, r3
 80024c0:	0010      	movs	r0, r2
 80024c2:	f000 fb47 	bl	8002b54 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	223d      	movs	r2, #61	; 0x3d
 80024ca:	2101      	movs	r1, #1
 80024cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80024ce:	2300      	movs	r3, #0
}
 80024d0:	0018      	movs	r0, r3
 80024d2:	46bd      	mov	sp, r7
 80024d4:	b002      	add	sp, #8
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	687a      	ldr	r2, [r7, #4]
 80024e6:	6812      	ldr	r2, [r2, #0]
 80024e8:	68d2      	ldr	r2, [r2, #12]
 80024ea:	2101      	movs	r1, #1
 80024ec:	430a      	orrs	r2, r1
 80024ee:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	687a      	ldr	r2, [r7, #4]
 80024f6:	6812      	ldr	r2, [r2, #0]
 80024f8:	6812      	ldr	r2, [r2, #0]
 80024fa:	2101      	movs	r1, #1
 80024fc:	430a      	orrs	r2, r1
 80024fe:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002500:	2300      	movs	r3, #0
}
 8002502:	0018      	movs	r0, r3
 8002504:	46bd      	mov	sp, r7
 8002506:	b002      	add	sp, #8
 8002508:	bd80      	pop	{r7, pc}
	...

0800250c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	6812      	ldr	r2, [r2, #0]
 800251c:	68d2      	ldr	r2, [r2, #12]
 800251e:	2101      	movs	r1, #1
 8002520:	438a      	bics	r2, r1
 8002522:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6a1b      	ldr	r3, [r3, #32]
 800252a:	4a0b      	ldr	r2, [pc, #44]	; (8002558 <HAL_TIM_Base_Stop_IT+0x4c>)
 800252c:	4013      	ands	r3, r2
 800252e:	d10d      	bne.n	800254c <HAL_TIM_Base_Stop_IT+0x40>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	6a1b      	ldr	r3, [r3, #32]
 8002536:	4a09      	ldr	r2, [pc, #36]	; (800255c <HAL_TIM_Base_Stop_IT+0x50>)
 8002538:	4013      	ands	r3, r2
 800253a:	d107      	bne.n	800254c <HAL_TIM_Base_Stop_IT+0x40>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	687a      	ldr	r2, [r7, #4]
 8002542:	6812      	ldr	r2, [r2, #0]
 8002544:	6812      	ldr	r2, [r2, #0]
 8002546:	2101      	movs	r1, #1
 8002548:	438a      	bics	r2, r1
 800254a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800254c:	2300      	movs	r3, #0
}
 800254e:	0018      	movs	r0, r3
 8002550:	46bd      	mov	sp, r7
 8002552:	b002      	add	sp, #8
 8002554:	bd80      	pop	{r7, pc}
 8002556:	46c0      	nop			; (mov r8, r8)
 8002558:	00001111 	.word	0x00001111
 800255c:	00000444 	.word	0x00000444

08002560 <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d101      	bne.n	8002572 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e01e      	b.n	80025b0 <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	223d      	movs	r2, #61	; 0x3d
 8002576:	5c9b      	ldrb	r3, [r3, r2]
 8002578:	b2db      	uxtb	r3, r3
 800257a:	2b00      	cmp	r3, #0
 800257c:	d107      	bne.n	800258e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	223c      	movs	r2, #60	; 0x3c
 8002582:	2100      	movs	r1, #0
 8002584:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	0018      	movs	r0, r3
 800258a:	f004 fbcf 	bl	8006d2c <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	223d      	movs	r2, #61	; 0x3d
 8002592:	2102      	movs	r1, #2
 8002594:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	3304      	adds	r3, #4
 800259e:	0019      	movs	r1, r3
 80025a0:	0010      	movs	r0, r2
 80025a2:	f000 fad7 	bl	8002b54 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	223d      	movs	r2, #61	; 0x3d
 80025aa:	2101      	movs	r1, #1
 80025ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80025ae:	2300      	movs	r3, #0
}
 80025b0:	0018      	movs	r0, r3
 80025b2:	46bd      	mov	sp, r7
 80025b4:	b002      	add	sp, #8
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	691b      	ldr	r3, [r3, #16]
 80025c6:	2202      	movs	r2, #2
 80025c8:	4013      	ands	r3, r2
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d124      	bne.n	8002618 <HAL_TIM_IRQHandler+0x60>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	2202      	movs	r2, #2
 80025d6:	4013      	ands	r3, r2
 80025d8:	2b02      	cmp	r3, #2
 80025da:	d11d      	bne.n	8002618 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2203      	movs	r2, #3
 80025e2:	4252      	negs	r2, r2
 80025e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2201      	movs	r2, #1
 80025ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	2203      	movs	r2, #3
 80025f4:	4013      	ands	r3, r2
 80025f6:	d004      	beq.n	8002602 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	0018      	movs	r0, r3
 80025fc:	f000 fa92 	bl	8002b24 <HAL_TIM_IC_CaptureCallback>
 8002600:	e007      	b.n	8002612 <HAL_TIM_IRQHandler+0x5a>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	0018      	movs	r0, r3
 8002606:	f000 fa85 	bl	8002b14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	0018      	movs	r0, r3
 800260e:	f000 fa91 	bl	8002b34 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	691b      	ldr	r3, [r3, #16]
 800261e:	2204      	movs	r2, #4
 8002620:	4013      	ands	r3, r2
 8002622:	2b04      	cmp	r3, #4
 8002624:	d125      	bne.n	8002672 <HAL_TIM_IRQHandler+0xba>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	2204      	movs	r2, #4
 800262e:	4013      	ands	r3, r2
 8002630:	2b04      	cmp	r3, #4
 8002632:	d11e      	bne.n	8002672 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2205      	movs	r2, #5
 800263a:	4252      	negs	r2, r2
 800263c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2202      	movs	r2, #2
 8002642:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	699a      	ldr	r2, [r3, #24]
 800264a:	23c0      	movs	r3, #192	; 0xc0
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	4013      	ands	r3, r2
 8002650:	d004      	beq.n	800265c <HAL_TIM_IRQHandler+0xa4>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	0018      	movs	r0, r3
 8002656:	f000 fa65 	bl	8002b24 <HAL_TIM_IC_CaptureCallback>
 800265a:	e007      	b.n	800266c <HAL_TIM_IRQHandler+0xb4>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	0018      	movs	r0, r3
 8002660:	f000 fa58 	bl	8002b14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	0018      	movs	r0, r3
 8002668:	f000 fa64 	bl	8002b34 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2200      	movs	r2, #0
 8002670:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	691b      	ldr	r3, [r3, #16]
 8002678:	2208      	movs	r2, #8
 800267a:	4013      	ands	r3, r2
 800267c:	2b08      	cmp	r3, #8
 800267e:	d124      	bne.n	80026ca <HAL_TIM_IRQHandler+0x112>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	68db      	ldr	r3, [r3, #12]
 8002686:	2208      	movs	r2, #8
 8002688:	4013      	ands	r3, r2
 800268a:	2b08      	cmp	r3, #8
 800268c:	d11d      	bne.n	80026ca <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2209      	movs	r2, #9
 8002694:	4252      	negs	r2, r2
 8002696:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2204      	movs	r2, #4
 800269c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	69db      	ldr	r3, [r3, #28]
 80026a4:	2203      	movs	r2, #3
 80026a6:	4013      	ands	r3, r2
 80026a8:	d004      	beq.n	80026b4 <HAL_TIM_IRQHandler+0xfc>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	0018      	movs	r0, r3
 80026ae:	f000 fa39 	bl	8002b24 <HAL_TIM_IC_CaptureCallback>
 80026b2:	e007      	b.n	80026c4 <HAL_TIM_IRQHandler+0x10c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	0018      	movs	r0, r3
 80026b8:	f000 fa2c 	bl	8002b14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	0018      	movs	r0, r3
 80026c0:	f000 fa38 	bl	8002b34 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2200      	movs	r2, #0
 80026c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	691b      	ldr	r3, [r3, #16]
 80026d0:	2210      	movs	r2, #16
 80026d2:	4013      	ands	r3, r2
 80026d4:	2b10      	cmp	r3, #16
 80026d6:	d125      	bne.n	8002724 <HAL_TIM_IRQHandler+0x16c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	68db      	ldr	r3, [r3, #12]
 80026de:	2210      	movs	r2, #16
 80026e0:	4013      	ands	r3, r2
 80026e2:	2b10      	cmp	r3, #16
 80026e4:	d11e      	bne.n	8002724 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	2211      	movs	r2, #17
 80026ec:	4252      	negs	r2, r2
 80026ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2208      	movs	r2, #8
 80026f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	69da      	ldr	r2, [r3, #28]
 80026fc:	23c0      	movs	r3, #192	; 0xc0
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	4013      	ands	r3, r2
 8002702:	d004      	beq.n	800270e <HAL_TIM_IRQHandler+0x156>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	0018      	movs	r0, r3
 8002708:	f000 fa0c 	bl	8002b24 <HAL_TIM_IC_CaptureCallback>
 800270c:	e007      	b.n	800271e <HAL_TIM_IRQHandler+0x166>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	0018      	movs	r0, r3
 8002712:	f000 f9ff 	bl	8002b14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	0018      	movs	r0, r3
 800271a:	f000 fa0b 	bl	8002b34 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	691b      	ldr	r3, [r3, #16]
 800272a:	2201      	movs	r2, #1
 800272c:	4013      	ands	r3, r2
 800272e:	2b01      	cmp	r3, #1
 8002730:	d10f      	bne.n	8002752 <HAL_TIM_IRQHandler+0x19a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	68db      	ldr	r3, [r3, #12]
 8002738:	2201      	movs	r2, #1
 800273a:	4013      	ands	r3, r2
 800273c:	2b01      	cmp	r3, #1
 800273e:	d108      	bne.n	8002752 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	2202      	movs	r2, #2
 8002746:	4252      	negs	r2, r2
 8002748:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	0018      	movs	r0, r3
 800274e:	f004 fa55 	bl	8006bfc <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	691b      	ldr	r3, [r3, #16]
 8002758:	2280      	movs	r2, #128	; 0x80
 800275a:	4013      	ands	r3, r2
 800275c:	2b80      	cmp	r3, #128	; 0x80
 800275e:	d10f      	bne.n	8002780 <HAL_TIM_IRQHandler+0x1c8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	2280      	movs	r2, #128	; 0x80
 8002768:	4013      	ands	r3, r2
 800276a:	2b80      	cmp	r3, #128	; 0x80
 800276c:	d108      	bne.n	8002780 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	2281      	movs	r2, #129	; 0x81
 8002774:	4252      	negs	r2, r2
 8002776:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	0018      	movs	r0, r3
 800277c:	f000 fde4 	bl	8003348 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	691b      	ldr	r3, [r3, #16]
 8002786:	2240      	movs	r2, #64	; 0x40
 8002788:	4013      	ands	r3, r2
 800278a:	2b40      	cmp	r3, #64	; 0x40
 800278c:	d10f      	bne.n	80027ae <HAL_TIM_IRQHandler+0x1f6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	2240      	movs	r2, #64	; 0x40
 8002796:	4013      	ands	r3, r2
 8002798:	2b40      	cmp	r3, #64	; 0x40
 800279a:	d108      	bne.n	80027ae <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2241      	movs	r2, #65	; 0x41
 80027a2:	4252      	negs	r2, r2
 80027a4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	0018      	movs	r0, r3
 80027aa:	f000 f9cb 	bl	8002b44 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	691b      	ldr	r3, [r3, #16]
 80027b4:	2220      	movs	r2, #32
 80027b6:	4013      	ands	r3, r2
 80027b8:	2b20      	cmp	r3, #32
 80027ba:	d10f      	bne.n	80027dc <HAL_TIM_IRQHandler+0x224>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	68db      	ldr	r3, [r3, #12]
 80027c2:	2220      	movs	r2, #32
 80027c4:	4013      	ands	r3, r2
 80027c6:	2b20      	cmp	r3, #32
 80027c8:	d108      	bne.n	80027dc <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	2221      	movs	r2, #33	; 0x21
 80027d0:	4252      	negs	r2, r2
 80027d2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	0018      	movs	r0, r3
 80027d8:	f000 fdae 	bl	8003338 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80027dc:	46c0      	nop			; (mov r8, r8)
 80027de:	46bd      	mov	sp, r7
 80027e0:	b002      	add	sp, #8
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b084      	sub	sp, #16
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	223c      	movs	r2, #60	; 0x3c
 80027f4:	5c9b      	ldrb	r3, [r3, r2]
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d101      	bne.n	80027fe <HAL_TIM_PWM_ConfigChannel+0x1a>
 80027fa:	2302      	movs	r3, #2
 80027fc:	e0a4      	b.n	8002948 <HAL_TIM_PWM_ConfigChannel+0x164>
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	223c      	movs	r2, #60	; 0x3c
 8002802:	2101      	movs	r1, #1
 8002804:	5499      	strb	r1, [r3, r2]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	223d      	movs	r2, #61	; 0x3d
 800280a:	2102      	movs	r1, #2
 800280c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2b04      	cmp	r3, #4
 8002812:	d029      	beq.n	8002868 <HAL_TIM_PWM_ConfigChannel+0x84>
 8002814:	d802      	bhi.n	800281c <HAL_TIM_PWM_ConfigChannel+0x38>
 8002816:	2b00      	cmp	r3, #0
 8002818:	d005      	beq.n	8002826 <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
    }
    break;

    default:
    break;
 800281a:	e08c      	b.n	8002936 <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 800281c:	2b08      	cmp	r3, #8
 800281e:	d046      	beq.n	80028ae <HAL_TIM_PWM_ConfigChannel+0xca>
 8002820:	2b0c      	cmp	r3, #12
 8002822:	d065      	beq.n	80028f0 <HAL_TIM_PWM_ConfigChannel+0x10c>
    break;
 8002824:	e087      	b.n	8002936 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	68ba      	ldr	r2, [r7, #8]
 800282c:	0011      	movs	r1, r2
 800282e:	0018      	movs	r0, r3
 8002830:	f000 fa12 	bl	8002c58 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68fa      	ldr	r2, [r7, #12]
 800283a:	6812      	ldr	r2, [r2, #0]
 800283c:	6992      	ldr	r2, [r2, #24]
 800283e:	2108      	movs	r1, #8
 8002840:	430a      	orrs	r2, r1
 8002842:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	68fa      	ldr	r2, [r7, #12]
 800284a:	6812      	ldr	r2, [r2, #0]
 800284c:	6992      	ldr	r2, [r2, #24]
 800284e:	2104      	movs	r1, #4
 8002850:	438a      	bics	r2, r1
 8002852:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	68fa      	ldr	r2, [r7, #12]
 800285a:	6812      	ldr	r2, [r2, #0]
 800285c:	6991      	ldr	r1, [r2, #24]
 800285e:	68ba      	ldr	r2, [r7, #8]
 8002860:	6912      	ldr	r2, [r2, #16]
 8002862:	430a      	orrs	r2, r1
 8002864:	619a      	str	r2, [r3, #24]
    break;
 8002866:	e066      	b.n	8002936 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68ba      	ldr	r2, [r7, #8]
 800286e:	0011      	movs	r1, r2
 8002870:	0018      	movs	r0, r3
 8002872:	f000 fa7f 	bl	8002d74 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	68fa      	ldr	r2, [r7, #12]
 800287c:	6812      	ldr	r2, [r2, #0]
 800287e:	6992      	ldr	r2, [r2, #24]
 8002880:	2180      	movs	r1, #128	; 0x80
 8002882:	0109      	lsls	r1, r1, #4
 8002884:	430a      	orrs	r2, r1
 8002886:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	68fa      	ldr	r2, [r7, #12]
 800288e:	6812      	ldr	r2, [r2, #0]
 8002890:	6992      	ldr	r2, [r2, #24]
 8002892:	492f      	ldr	r1, [pc, #188]	; (8002950 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8002894:	400a      	ands	r2, r1
 8002896:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	68fa      	ldr	r2, [r7, #12]
 800289e:	6812      	ldr	r2, [r2, #0]
 80028a0:	6991      	ldr	r1, [r2, #24]
 80028a2:	68ba      	ldr	r2, [r7, #8]
 80028a4:	6912      	ldr	r2, [r2, #16]
 80028a6:	0212      	lsls	r2, r2, #8
 80028a8:	430a      	orrs	r2, r1
 80028aa:	619a      	str	r2, [r3, #24]
    break;
 80028ac:	e043      	b.n	8002936 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	68ba      	ldr	r2, [r7, #8]
 80028b4:	0011      	movs	r1, r2
 80028b6:	0018      	movs	r0, r3
 80028b8:	f000 fae6 	bl	8002e88 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	68fa      	ldr	r2, [r7, #12]
 80028c2:	6812      	ldr	r2, [r2, #0]
 80028c4:	69d2      	ldr	r2, [r2, #28]
 80028c6:	2108      	movs	r1, #8
 80028c8:	430a      	orrs	r2, r1
 80028ca:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	68fa      	ldr	r2, [r7, #12]
 80028d2:	6812      	ldr	r2, [r2, #0]
 80028d4:	69d2      	ldr	r2, [r2, #28]
 80028d6:	2104      	movs	r1, #4
 80028d8:	438a      	bics	r2, r1
 80028da:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	68fa      	ldr	r2, [r7, #12]
 80028e2:	6812      	ldr	r2, [r2, #0]
 80028e4:	69d1      	ldr	r1, [r2, #28]
 80028e6:	68ba      	ldr	r2, [r7, #8]
 80028e8:	6912      	ldr	r2, [r2, #16]
 80028ea:	430a      	orrs	r2, r1
 80028ec:	61da      	str	r2, [r3, #28]
    break;
 80028ee:	e022      	b.n	8002936 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	68ba      	ldr	r2, [r7, #8]
 80028f6:	0011      	movs	r1, r2
 80028f8:	0018      	movs	r0, r3
 80028fa:	f000 fb51 	bl	8002fa0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	68fa      	ldr	r2, [r7, #12]
 8002904:	6812      	ldr	r2, [r2, #0]
 8002906:	69d2      	ldr	r2, [r2, #28]
 8002908:	2180      	movs	r1, #128	; 0x80
 800290a:	0109      	lsls	r1, r1, #4
 800290c:	430a      	orrs	r2, r1
 800290e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	68fa      	ldr	r2, [r7, #12]
 8002916:	6812      	ldr	r2, [r2, #0]
 8002918:	69d2      	ldr	r2, [r2, #28]
 800291a:	490d      	ldr	r1, [pc, #52]	; (8002950 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 800291c:	400a      	ands	r2, r1
 800291e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	68fa      	ldr	r2, [r7, #12]
 8002926:	6812      	ldr	r2, [r2, #0]
 8002928:	69d1      	ldr	r1, [r2, #28]
 800292a:	68ba      	ldr	r2, [r7, #8]
 800292c:	6912      	ldr	r2, [r2, #16]
 800292e:	0212      	lsls	r2, r2, #8
 8002930:	430a      	orrs	r2, r1
 8002932:	61da      	str	r2, [r3, #28]
    break;
 8002934:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	223d      	movs	r2, #61	; 0x3d
 800293a:	2101      	movs	r1, #1
 800293c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	223c      	movs	r2, #60	; 0x3c
 8002942:	2100      	movs	r1, #0
 8002944:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002946:	2300      	movs	r3, #0
}
 8002948:	0018      	movs	r0, r3
 800294a:	46bd      	mov	sp, r7
 800294c:	b004      	add	sp, #16
 800294e:	bd80      	pop	{r7, pc}
 8002950:	fffffbff 	.word	0xfffffbff

08002954 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800295e:	2300      	movs	r3, #0
 8002960:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	223c      	movs	r2, #60	; 0x3c
 8002966:	5c9b      	ldrb	r3, [r3, r2]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d101      	bne.n	8002970 <HAL_TIM_ConfigClockSource+0x1c>
 800296c:	2302      	movs	r3, #2
 800296e:	e0ca      	b.n	8002b06 <HAL_TIM_ConfigClockSource+0x1b2>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	223c      	movs	r2, #60	; 0x3c
 8002974:	2101      	movs	r1, #1
 8002976:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	223d      	movs	r2, #61	; 0x3d
 800297c:	2102      	movs	r1, #2
 800297e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2277      	movs	r2, #119	; 0x77
 800298c:	4393      	bics	r3, r2
 800298e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	4a5f      	ldr	r2, [pc, #380]	; (8002b10 <HAL_TIM_ConfigClockSource+0x1bc>)
 8002994:	4013      	ands	r3, r2
 8002996:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	68fa      	ldr	r2, [r7, #12]
 800299e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2b40      	cmp	r3, #64	; 0x40
 80029a6:	d100      	bne.n	80029aa <HAL_TIM_ConfigClockSource+0x56>
 80029a8:	e078      	b.n	8002a9c <HAL_TIM_ConfigClockSource+0x148>
 80029aa:	d80e      	bhi.n	80029ca <HAL_TIM_ConfigClockSource+0x76>
 80029ac:	2b10      	cmp	r3, #16
 80029ae:	d100      	bne.n	80029b2 <HAL_TIM_ConfigClockSource+0x5e>
 80029b0:	e08b      	b.n	8002aca <HAL_TIM_ConfigClockSource+0x176>
 80029b2:	d803      	bhi.n	80029bc <HAL_TIM_ConfigClockSource+0x68>
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d100      	bne.n	80029ba <HAL_TIM_ConfigClockSource+0x66>
 80029b8:	e080      	b.n	8002abc <HAL_TIM_ConfigClockSource+0x168>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 80029ba:	e09b      	b.n	8002af4 <HAL_TIM_ConfigClockSource+0x1a0>
  switch (sClockSourceConfig->ClockSource)
 80029bc:	2b20      	cmp	r3, #32
 80029be:	d100      	bne.n	80029c2 <HAL_TIM_ConfigClockSource+0x6e>
 80029c0:	e08a      	b.n	8002ad8 <HAL_TIM_ConfigClockSource+0x184>
 80029c2:	2b30      	cmp	r3, #48	; 0x30
 80029c4:	d100      	bne.n	80029c8 <HAL_TIM_ConfigClockSource+0x74>
 80029c6:	e08e      	b.n	8002ae6 <HAL_TIM_ConfigClockSource+0x192>
    break;
 80029c8:	e094      	b.n	8002af4 <HAL_TIM_ConfigClockSource+0x1a0>
  switch (sClockSourceConfig->ClockSource)
 80029ca:	2b70      	cmp	r3, #112	; 0x70
 80029cc:	d017      	beq.n	80029fe <HAL_TIM_ConfigClockSource+0xaa>
 80029ce:	d804      	bhi.n	80029da <HAL_TIM_ConfigClockSource+0x86>
 80029d0:	2b50      	cmp	r3, #80	; 0x50
 80029d2:	d043      	beq.n	8002a5c <HAL_TIM_ConfigClockSource+0x108>
 80029d4:	2b60      	cmp	r3, #96	; 0x60
 80029d6:	d051      	beq.n	8002a7c <HAL_TIM_ConfigClockSource+0x128>
    break;
 80029d8:	e08c      	b.n	8002af4 <HAL_TIM_ConfigClockSource+0x1a0>
  switch (sClockSourceConfig->ClockSource)
 80029da:	2280      	movs	r2, #128	; 0x80
 80029dc:	0152      	lsls	r2, r2, #5
 80029de:	4293      	cmp	r3, r2
 80029e0:	d004      	beq.n	80029ec <HAL_TIM_ConfigClockSource+0x98>
 80029e2:	2280      	movs	r2, #128	; 0x80
 80029e4:	0192      	lsls	r2, r2, #6
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d024      	beq.n	8002a34 <HAL_TIM_ConfigClockSource+0xe0>
    break;
 80029ea:	e083      	b.n	8002af4 <HAL_TIM_ConfigClockSource+0x1a0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	6812      	ldr	r2, [r2, #0]
 80029f4:	6892      	ldr	r2, [r2, #8]
 80029f6:	2107      	movs	r1, #7
 80029f8:	438a      	bics	r2, r1
 80029fa:	609a      	str	r2, [r3, #8]
    break;
 80029fc:	e07a      	b.n	8002af4 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ETR_SetConfig(htim->Instance,
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6818      	ldr	r0, [r3, #0]
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	6899      	ldr	r1, [r3, #8]
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685a      	ldr	r2, [r3, #4]
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	f000 fbbf 	bl	8003190 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2277      	movs	r2, #119	; 0x77
 8002a1e:	4393      	bics	r3, r2
 8002a20:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2277      	movs	r2, #119	; 0x77
 8002a26:	4313      	orrs	r3, r2
 8002a28:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	68fa      	ldr	r2, [r7, #12]
 8002a30:	609a      	str	r2, [r3, #8]
    break;
 8002a32:	e05f      	b.n	8002af4 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ETR_SetConfig(htim->Instance,
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6818      	ldr	r0, [r3, #0]
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	6899      	ldr	r1, [r3, #8]
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	685a      	ldr	r2, [r3, #4]
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	f000 fba4 	bl	8003190 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	687a      	ldr	r2, [r7, #4]
 8002a4e:	6812      	ldr	r2, [r2, #0]
 8002a50:	6892      	ldr	r2, [r2, #8]
 8002a52:	2180      	movs	r1, #128	; 0x80
 8002a54:	01c9      	lsls	r1, r1, #7
 8002a56:	430a      	orrs	r2, r1
 8002a58:	609a      	str	r2, [r3, #8]
    break;
 8002a5a:	e04b      	b.n	8002af4 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6818      	ldr	r0, [r3, #0]
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	6859      	ldr	r1, [r3, #4]
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	001a      	movs	r2, r3
 8002a6a:	f000 fb09 	bl	8003080 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2150      	movs	r1, #80	; 0x50
 8002a74:	0018      	movs	r0, r3
 8002a76:	f000 fb6b 	bl	8003150 <TIM_ITRx_SetConfig>
    break;
 8002a7a:	e03b      	b.n	8002af4 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6818      	ldr	r0, [r3, #0]
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	6859      	ldr	r1, [r3, #4]
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	001a      	movs	r2, r3
 8002a8a:	f000 fb2b 	bl	80030e4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	2160      	movs	r1, #96	; 0x60
 8002a94:	0018      	movs	r0, r3
 8002a96:	f000 fb5b 	bl	8003150 <TIM_ITRx_SetConfig>
    break;
 8002a9a:	e02b      	b.n	8002af4 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6818      	ldr	r0, [r3, #0]
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	6859      	ldr	r1, [r3, #4]
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	001a      	movs	r2, r3
 8002aaa:	f000 fae9 	bl	8003080 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2140      	movs	r1, #64	; 0x40
 8002ab4:	0018      	movs	r0, r3
 8002ab6:	f000 fb4b 	bl	8003150 <TIM_ITRx_SetConfig>
    break;
 8002aba:	e01b      	b.n	8002af4 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	2100      	movs	r1, #0
 8002ac2:	0018      	movs	r0, r3
 8002ac4:	f000 fb44 	bl	8003150 <TIM_ITRx_SetConfig>
    break;
 8002ac8:	e014      	b.n	8002af4 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2110      	movs	r1, #16
 8002ad0:	0018      	movs	r0, r3
 8002ad2:	f000 fb3d 	bl	8003150 <TIM_ITRx_SetConfig>
    break;
 8002ad6:	e00d      	b.n	8002af4 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2120      	movs	r1, #32
 8002ade:	0018      	movs	r0, r3
 8002ae0:	f000 fb36 	bl	8003150 <TIM_ITRx_SetConfig>
    break;
 8002ae4:	e006      	b.n	8002af4 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	2130      	movs	r1, #48	; 0x30
 8002aec:	0018      	movs	r0, r3
 8002aee:	f000 fb2f 	bl	8003150 <TIM_ITRx_SetConfig>
    break;
 8002af2:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	223d      	movs	r2, #61	; 0x3d
 8002af8:	2101      	movs	r1, #1
 8002afa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	223c      	movs	r2, #60	; 0x3c
 8002b00:	2100      	movs	r1, #0
 8002b02:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	0018      	movs	r0, r3
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	b004      	add	sp, #16
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	46c0      	nop			; (mov r8, r8)
 8002b10:	ffff00ff 	.word	0xffff00ff

08002b14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b1c:	46c0      	nop			; (mov r8, r8)
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	b002      	add	sp, #8
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b2c:	46c0      	nop			; (mov r8, r8)
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	b002      	add	sp, #8
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b082      	sub	sp, #8
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b3c:	46c0      	nop			; (mov r8, r8)
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	b002      	add	sp, #8
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b4c:	46c0      	nop			; (mov r8, r8)
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	b002      	add	sp, #8
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	4a34      	ldr	r2, [pc, #208]	; (8002c3c <TIM_Base_SetConfig+0xe8>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d008      	beq.n	8002b82 <TIM_Base_SetConfig+0x2e>
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	2380      	movs	r3, #128	; 0x80
 8002b74:	05db      	lsls	r3, r3, #23
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d003      	beq.n	8002b82 <TIM_Base_SetConfig+0x2e>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4a30      	ldr	r2, [pc, #192]	; (8002c40 <TIM_Base_SetConfig+0xec>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d108      	bne.n	8002b94 <TIM_Base_SetConfig+0x40>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2270      	movs	r2, #112	; 0x70
 8002b86:	4393      	bics	r3, r2
 8002b88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	68fa      	ldr	r2, [r7, #12]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	4a29      	ldr	r2, [pc, #164]	; (8002c3c <TIM_Base_SetConfig+0xe8>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d018      	beq.n	8002bce <TIM_Base_SetConfig+0x7a>
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	2380      	movs	r3, #128	; 0x80
 8002ba0:	05db      	lsls	r3, r3, #23
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d013      	beq.n	8002bce <TIM_Base_SetConfig+0x7a>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4a25      	ldr	r2, [pc, #148]	; (8002c40 <TIM_Base_SetConfig+0xec>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d00f      	beq.n	8002bce <TIM_Base_SetConfig+0x7a>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	4a24      	ldr	r2, [pc, #144]	; (8002c44 <TIM_Base_SetConfig+0xf0>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d00b      	beq.n	8002bce <TIM_Base_SetConfig+0x7a>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4a23      	ldr	r2, [pc, #140]	; (8002c48 <TIM_Base_SetConfig+0xf4>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d007      	beq.n	8002bce <TIM_Base_SetConfig+0x7a>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4a22      	ldr	r2, [pc, #136]	; (8002c4c <TIM_Base_SetConfig+0xf8>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d003      	beq.n	8002bce <TIM_Base_SetConfig+0x7a>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4a21      	ldr	r2, [pc, #132]	; (8002c50 <TIM_Base_SetConfig+0xfc>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d108      	bne.n	8002be0 <TIM_Base_SetConfig+0x8c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	4a20      	ldr	r2, [pc, #128]	; (8002c54 <TIM_Base_SetConfig+0x100>)
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	68db      	ldr	r3, [r3, #12]
 8002bda:	68fa      	ldr	r2, [r7, #12]
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2280      	movs	r2, #128	; 0x80
 8002be4:	4393      	bics	r3, r2
 8002be6:	001a      	movs	r2, r3
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	695b      	ldr	r3, [r3, #20]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	68fa      	ldr	r2, [r7, #12]
 8002bf4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	689a      	ldr	r2, [r3, #8]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4a0c      	ldr	r2, [pc, #48]	; (8002c3c <TIM_Base_SetConfig+0xe8>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d00b      	beq.n	8002c26 <TIM_Base_SetConfig+0xd2>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4a0d      	ldr	r2, [pc, #52]	; (8002c48 <TIM_Base_SetConfig+0xf4>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d007      	beq.n	8002c26 <TIM_Base_SetConfig+0xd2>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4a0c      	ldr	r2, [pc, #48]	; (8002c4c <TIM_Base_SetConfig+0xf8>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d003      	beq.n	8002c26 <TIM_Base_SetConfig+0xd2>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a0b      	ldr	r2, [pc, #44]	; (8002c50 <TIM_Base_SetConfig+0xfc>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d103      	bne.n	8002c2e <TIM_Base_SetConfig+0xda>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	691a      	ldr	r2, [r3, #16]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2201      	movs	r2, #1
 8002c32:	615a      	str	r2, [r3, #20]
}
 8002c34:	46c0      	nop			; (mov r8, r8)
 8002c36:	46bd      	mov	sp, r7
 8002c38:	b004      	add	sp, #16
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	40012c00 	.word	0x40012c00
 8002c40:	40000400 	.word	0x40000400
 8002c44:	40002000 	.word	0x40002000
 8002c48:	40014000 	.word	0x40014000
 8002c4c:	40014400 	.word	0x40014400
 8002c50:	40014800 	.word	0x40014800
 8002c54:	fffffcff 	.word	0xfffffcff

08002c58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b086      	sub	sp, #24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002c62:	2300      	movs	r3, #0
 8002c64:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8002c66:	2300      	movs	r3, #0
 8002c68:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a1b      	ldr	r3, [r3, #32]
 8002c72:	2201      	movs	r2, #1
 8002c74:	4393      	bics	r3, r2
 8002c76:	001a      	movs	r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6a1b      	ldr	r3, [r3, #32]
 8002c80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	699b      	ldr	r3, [r3, #24]
 8002c8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2270      	movs	r2, #112	; 0x70
 8002c92:	4393      	bics	r3, r2
 8002c94:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2203      	movs	r2, #3
 8002c9a:	4393      	bics	r3, r2
 8002c9c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	68fa      	ldr	r2, [r7, #12]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	2202      	movs	r2, #2
 8002cac:	4393      	bics	r3, r2
 8002cae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	697a      	ldr	r2, [r7, #20]
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4a27      	ldr	r2, [pc, #156]	; (8002d5c <TIM_OC1_SetConfig+0x104>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d00b      	beq.n	8002cda <TIM_OC1_SetConfig+0x82>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4a26      	ldr	r2, [pc, #152]	; (8002d60 <TIM_OC1_SetConfig+0x108>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d007      	beq.n	8002cda <TIM_OC1_SetConfig+0x82>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4a25      	ldr	r2, [pc, #148]	; (8002d64 <TIM_OC1_SetConfig+0x10c>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d003      	beq.n	8002cda <TIM_OC1_SetConfig+0x82>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a24      	ldr	r2, [pc, #144]	; (8002d68 <TIM_OC1_SetConfig+0x110>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d10c      	bne.n	8002cf4 <TIM_OC1_SetConfig+0x9c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	2208      	movs	r2, #8
 8002cde:	4393      	bics	r3, r2
 8002ce0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	68db      	ldr	r3, [r3, #12]
 8002ce6:	697a      	ldr	r2, [r7, #20]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	2204      	movs	r2, #4
 8002cf0:	4393      	bics	r3, r2
 8002cf2:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a19      	ldr	r2, [pc, #100]	; (8002d5c <TIM_OC1_SetConfig+0x104>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d00b      	beq.n	8002d14 <TIM_OC1_SetConfig+0xbc>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4a18      	ldr	r2, [pc, #96]	; (8002d60 <TIM_OC1_SetConfig+0x108>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d007      	beq.n	8002d14 <TIM_OC1_SetConfig+0xbc>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4a17      	ldr	r2, [pc, #92]	; (8002d64 <TIM_OC1_SetConfig+0x10c>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d003      	beq.n	8002d14 <TIM_OC1_SetConfig+0xbc>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	4a16      	ldr	r2, [pc, #88]	; (8002d68 <TIM_OC1_SetConfig+0x110>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d111      	bne.n	8002d38 <TIM_OC1_SetConfig+0xe0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	4a15      	ldr	r2, [pc, #84]	; (8002d6c <TIM_OC1_SetConfig+0x114>)
 8002d18:	4013      	ands	r3, r2
 8002d1a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	4a14      	ldr	r2, [pc, #80]	; (8002d70 <TIM_OC1_SetConfig+0x118>)
 8002d20:	4013      	ands	r3, r2
 8002d22:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	695b      	ldr	r3, [r3, #20]
 8002d28:	693a      	ldr	r2, [r7, #16]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	699b      	ldr	r3, [r3, #24]
 8002d32:	693a      	ldr	r2, [r7, #16]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	693a      	ldr	r2, [r7, #16]
 8002d3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	68fa      	ldr	r2, [r7, #12]
 8002d42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	685a      	ldr	r2, [r3, #4]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	697a      	ldr	r2, [r7, #20]
 8002d50:	621a      	str	r2, [r3, #32]
}
 8002d52:	46c0      	nop			; (mov r8, r8)
 8002d54:	46bd      	mov	sp, r7
 8002d56:	b006      	add	sp, #24
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	46c0      	nop			; (mov r8, r8)
 8002d5c:	40012c00 	.word	0x40012c00
 8002d60:	40014000 	.word	0x40014000
 8002d64:	40014400 	.word	0x40014400
 8002d68:	40014800 	.word	0x40014800
 8002d6c:	fffffeff 	.word	0xfffffeff
 8002d70:	fffffdff 	.word	0xfffffdff

08002d74 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b086      	sub	sp, #24
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8002d82:	2300      	movs	r3, #0
 8002d84:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8002d86:	2300      	movs	r3, #0
 8002d88:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a1b      	ldr	r3, [r3, #32]
 8002d8e:	2210      	movs	r2, #16
 8002d90:	4393      	bics	r3, r2
 8002d92:	001a      	movs	r2, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a1b      	ldr	r3, [r3, #32]
 8002d9c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	699b      	ldr	r3, [r3, #24]
 8002da8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	4a2e      	ldr	r2, [pc, #184]	; (8002e68 <TIM_OC2_SetConfig+0xf4>)
 8002dae:	4013      	ands	r3, r2
 8002db0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	4a2d      	ldr	r2, [pc, #180]	; (8002e6c <TIM_OC2_SetConfig+0xf8>)
 8002db6:	4013      	ands	r3, r2
 8002db8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	021b      	lsls	r3, r3, #8
 8002dc0:	68fa      	ldr	r2, [r7, #12]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	2220      	movs	r2, #32
 8002dca:	4393      	bics	r3, r2
 8002dcc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	011b      	lsls	r3, r3, #4
 8002dd4:	697a      	ldr	r2, [r7, #20]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a24      	ldr	r2, [pc, #144]	; (8002e70 <TIM_OC2_SetConfig+0xfc>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d10d      	bne.n	8002dfe <TIM_OC2_SetConfig+0x8a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	2280      	movs	r2, #128	; 0x80
 8002de6:	4393      	bics	r3, r2
 8002de8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	68db      	ldr	r3, [r3, #12]
 8002dee:	011b      	lsls	r3, r3, #4
 8002df0:	697a      	ldr	r2, [r7, #20]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	2240      	movs	r2, #64	; 0x40
 8002dfa:	4393      	bics	r3, r2
 8002dfc:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4a1b      	ldr	r2, [pc, #108]	; (8002e70 <TIM_OC2_SetConfig+0xfc>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d00b      	beq.n	8002e1e <TIM_OC2_SetConfig+0xaa>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	4a1a      	ldr	r2, [pc, #104]	; (8002e74 <TIM_OC2_SetConfig+0x100>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d007      	beq.n	8002e1e <TIM_OC2_SetConfig+0xaa>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	4a19      	ldr	r2, [pc, #100]	; (8002e78 <TIM_OC2_SetConfig+0x104>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d003      	beq.n	8002e1e <TIM_OC2_SetConfig+0xaa>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a18      	ldr	r2, [pc, #96]	; (8002e7c <TIM_OC2_SetConfig+0x108>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d113      	bne.n	8002e46 <TIM_OC2_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	4a17      	ldr	r2, [pc, #92]	; (8002e80 <TIM_OC2_SetConfig+0x10c>)
 8002e22:	4013      	ands	r3, r2
 8002e24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	4a16      	ldr	r2, [pc, #88]	; (8002e84 <TIM_OC2_SetConfig+0x110>)
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	695b      	ldr	r3, [r3, #20]
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	693a      	ldr	r2, [r7, #16]
 8002e36:	4313      	orrs	r3, r2
 8002e38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	693a      	ldr	r2, [r7, #16]
 8002e42:	4313      	orrs	r3, r2
 8002e44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	693a      	ldr	r2, [r7, #16]
 8002e4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	68fa      	ldr	r2, [r7, #12]
 8002e50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	685a      	ldr	r2, [r3, #4]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	697a      	ldr	r2, [r7, #20]
 8002e5e:	621a      	str	r2, [r3, #32]
}
 8002e60:	46c0      	nop			; (mov r8, r8)
 8002e62:	46bd      	mov	sp, r7
 8002e64:	b006      	add	sp, #24
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	ffff8fff 	.word	0xffff8fff
 8002e6c:	fffffcff 	.word	0xfffffcff
 8002e70:	40012c00 	.word	0x40012c00
 8002e74:	40014000 	.word	0x40014000
 8002e78:	40014400 	.word	0x40014400
 8002e7c:	40014800 	.word	0x40014800
 8002e80:	fffffbff 	.word	0xfffffbff
 8002e84:	fffff7ff 	.word	0xfffff7ff

08002e88 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b086      	sub	sp, #24
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002e92:	2300      	movs	r3, #0
 8002e94:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8002e96:	2300      	movs	r3, #0
 8002e98:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a1b      	ldr	r3, [r3, #32]
 8002ea2:	4a35      	ldr	r2, [pc, #212]	; (8002f78 <TIM_OC3_SetConfig+0xf0>)
 8002ea4:	401a      	ands	r2, r3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a1b      	ldr	r3, [r3, #32]
 8002eae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	69db      	ldr	r3, [r3, #28]
 8002eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2270      	movs	r2, #112	; 0x70
 8002ec0:	4393      	bics	r3, r2
 8002ec2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2203      	movs	r2, #3
 8002ec8:	4393      	bics	r3, r2
 8002eca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	68fa      	ldr	r2, [r7, #12]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	4a28      	ldr	r2, [pc, #160]	; (8002f7c <TIM_OC3_SetConfig+0xf4>)
 8002eda:	4013      	ands	r3, r2
 8002edc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	021b      	lsls	r3, r3, #8
 8002ee4:	697a      	ldr	r2, [r7, #20]
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4a24      	ldr	r2, [pc, #144]	; (8002f80 <TIM_OC3_SetConfig+0xf8>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d10d      	bne.n	8002f0e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	4a23      	ldr	r2, [pc, #140]	; (8002f84 <TIM_OC3_SetConfig+0xfc>)
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	021b      	lsls	r3, r3, #8
 8002f00:	697a      	ldr	r2, [r7, #20]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	4a1f      	ldr	r2, [pc, #124]	; (8002f88 <TIM_OC3_SetConfig+0x100>)
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a1b      	ldr	r2, [pc, #108]	; (8002f80 <TIM_OC3_SetConfig+0xf8>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d00b      	beq.n	8002f2e <TIM_OC3_SetConfig+0xa6>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4a1c      	ldr	r2, [pc, #112]	; (8002f8c <TIM_OC3_SetConfig+0x104>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d007      	beq.n	8002f2e <TIM_OC3_SetConfig+0xa6>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	4a1b      	ldr	r2, [pc, #108]	; (8002f90 <TIM_OC3_SetConfig+0x108>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d003      	beq.n	8002f2e <TIM_OC3_SetConfig+0xa6>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4a1a      	ldr	r2, [pc, #104]	; (8002f94 <TIM_OC3_SetConfig+0x10c>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d113      	bne.n	8002f56 <TIM_OC3_SetConfig+0xce>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	4a19      	ldr	r2, [pc, #100]	; (8002f98 <TIM_OC3_SetConfig+0x110>)
 8002f32:	4013      	ands	r3, r2
 8002f34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	4a18      	ldr	r2, [pc, #96]	; (8002f9c <TIM_OC3_SetConfig+0x114>)
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	695b      	ldr	r3, [r3, #20]
 8002f42:	011b      	lsls	r3, r3, #4
 8002f44:	693a      	ldr	r2, [r7, #16]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	699b      	ldr	r3, [r3, #24]
 8002f4e:	011b      	lsls	r3, r3, #4
 8002f50:	693a      	ldr	r2, [r7, #16]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	693a      	ldr	r2, [r7, #16]
 8002f5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	68fa      	ldr	r2, [r7, #12]
 8002f60:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	685a      	ldr	r2, [r3, #4]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	697a      	ldr	r2, [r7, #20]
 8002f6e:	621a      	str	r2, [r3, #32]
}
 8002f70:	46c0      	nop			; (mov r8, r8)
 8002f72:	46bd      	mov	sp, r7
 8002f74:	b006      	add	sp, #24
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	fffffeff 	.word	0xfffffeff
 8002f7c:	fffffdff 	.word	0xfffffdff
 8002f80:	40012c00 	.word	0x40012c00
 8002f84:	fffff7ff 	.word	0xfffff7ff
 8002f88:	fffffbff 	.word	0xfffffbff
 8002f8c:	40014000 	.word	0x40014000
 8002f90:	40014400 	.word	0x40014400
 8002f94:	40014800 	.word	0x40014800
 8002f98:	ffffefff 	.word	0xffffefff
 8002f9c:	ffffdfff 	.word	0xffffdfff

08002fa0 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b086      	sub	sp, #24
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002faa:	2300      	movs	r3, #0
 8002fac:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6a1b      	ldr	r3, [r3, #32]
 8002fba:	4a28      	ldr	r2, [pc, #160]	; (800305c <TIM_OC4_SetConfig+0xbc>)
 8002fbc:	401a      	ands	r2, r3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6a1b      	ldr	r3, [r3, #32]
 8002fc6:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	69db      	ldr	r3, [r3, #28]
 8002fd2:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	4a22      	ldr	r2, [pc, #136]	; (8003060 <TIM_OC4_SetConfig+0xc0>)
 8002fd8:	4013      	ands	r3, r2
 8002fda:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	4a21      	ldr	r2, [pc, #132]	; (8003064 <TIM_OC4_SetConfig+0xc4>)
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	021b      	lsls	r3, r3, #8
 8002fea:	693a      	ldr	r2, [r7, #16]
 8002fec:	4313      	orrs	r3, r2
 8002fee:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	4a1d      	ldr	r2, [pc, #116]	; (8003068 <TIM_OC4_SetConfig+0xc8>)
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	031b      	lsls	r3, r3, #12
 8002ffe:	68fa      	ldr	r2, [r7, #12]
 8003000:	4313      	orrs	r3, r2
 8003002:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	4a19      	ldr	r2, [pc, #100]	; (800306c <TIM_OC4_SetConfig+0xcc>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d00b      	beq.n	8003024 <TIM_OC4_SetConfig+0x84>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	4a18      	ldr	r2, [pc, #96]	; (8003070 <TIM_OC4_SetConfig+0xd0>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d007      	beq.n	8003024 <TIM_OC4_SetConfig+0x84>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4a17      	ldr	r2, [pc, #92]	; (8003074 <TIM_OC4_SetConfig+0xd4>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d003      	beq.n	8003024 <TIM_OC4_SetConfig+0x84>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4a16      	ldr	r2, [pc, #88]	; (8003078 <TIM_OC4_SetConfig+0xd8>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d109      	bne.n	8003038 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	4a15      	ldr	r2, [pc, #84]	; (800307c <TIM_OC4_SetConfig+0xdc>)
 8003028:	4013      	ands	r3, r2
 800302a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	695b      	ldr	r3, [r3, #20]
 8003030:	019b      	lsls	r3, r3, #6
 8003032:	697a      	ldr	r2, [r7, #20]
 8003034:	4313      	orrs	r3, r2
 8003036:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	697a      	ldr	r2, [r7, #20]
 800303c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	693a      	ldr	r2, [r7, #16]
 8003042:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685a      	ldr	r2, [r3, #4]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	68fa      	ldr	r2, [r7, #12]
 8003050:	621a      	str	r2, [r3, #32]
}
 8003052:	46c0      	nop			; (mov r8, r8)
 8003054:	46bd      	mov	sp, r7
 8003056:	b006      	add	sp, #24
 8003058:	bd80      	pop	{r7, pc}
 800305a:	46c0      	nop			; (mov r8, r8)
 800305c:	ffffefff 	.word	0xffffefff
 8003060:	ffff8fff 	.word	0xffff8fff
 8003064:	fffffcff 	.word	0xfffffcff
 8003068:	ffffdfff 	.word	0xffffdfff
 800306c:	40012c00 	.word	0x40012c00
 8003070:	40014000 	.word	0x40014000
 8003074:	40014400 	.word	0x40014400
 8003078:	40014800 	.word	0x40014800
 800307c:	ffffbfff 	.word	0xffffbfff

08003080 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b086      	sub	sp, #24
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800308c:	2300      	movs	r3, #0
 800308e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8003090:	2300      	movs	r3, #0
 8003092:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6a1b      	ldr	r3, [r3, #32]
 8003098:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	6a1b      	ldr	r3, [r3, #32]
 800309e:	2201      	movs	r2, #1
 80030a0:	4393      	bics	r3, r2
 80030a2:	001a      	movs	r2, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	699b      	ldr	r3, [r3, #24]
 80030ac:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	22f0      	movs	r2, #240	; 0xf0
 80030b2:	4393      	bics	r3, r2
 80030b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	011b      	lsls	r3, r3, #4
 80030ba:	697a      	ldr	r2, [r7, #20]
 80030bc:	4313      	orrs	r3, r2
 80030be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	220a      	movs	r2, #10
 80030c4:	4393      	bics	r3, r2
 80030c6:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 80030c8:	693a      	ldr	r2, [r7, #16]
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	697a      	ldr	r2, [r7, #20]
 80030d4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	693a      	ldr	r2, [r7, #16]
 80030da:	621a      	str	r2, [r3, #32]
}
 80030dc:	46c0      	nop			; (mov r8, r8)
 80030de:	46bd      	mov	sp, r7
 80030e0:	b006      	add	sp, #24
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80030f0:	2300      	movs	r3, #0
 80030f2:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80030f4:	2300      	movs	r3, #0
 80030f6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	6a1b      	ldr	r3, [r3, #32]
 80030fc:	2210      	movs	r2, #16
 80030fe:	4393      	bics	r3, r2
 8003100:	001a      	movs	r2, r3
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	699b      	ldr	r3, [r3, #24]
 800310a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	6a1b      	ldr	r3, [r3, #32]
 8003110:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	4a0d      	ldr	r2, [pc, #52]	; (800314c <TIM_TI2_ConfigInputStage+0x68>)
 8003116:	4013      	ands	r3, r2
 8003118:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	031b      	lsls	r3, r3, #12
 800311e:	697a      	ldr	r2, [r7, #20]
 8003120:	4313      	orrs	r3, r2
 8003122:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	22a0      	movs	r2, #160	; 0xa0
 8003128:	4393      	bics	r3, r2
 800312a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	011b      	lsls	r3, r3, #4
 8003130:	693a      	ldr	r2, [r7, #16]
 8003132:	4313      	orrs	r3, r2
 8003134:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	697a      	ldr	r2, [r7, #20]
 800313a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	693a      	ldr	r2, [r7, #16]
 8003140:	621a      	str	r2, [r3, #32]
}
 8003142:	46c0      	nop			; (mov r8, r8)
 8003144:	46bd      	mov	sp, r7
 8003146:	b006      	add	sp, #24
 8003148:	bd80      	pop	{r7, pc}
 800314a:	46c0      	nop			; (mov r8, r8)
 800314c:	ffff0fff 	.word	0xffff0fff

08003150 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	000a      	movs	r2, r1
 800315a:	1cbb      	adds	r3, r7, #2
 800315c:	801a      	strh	r2, [r3, #0]
  uint32_t tmpsmcr = 0U;
 800315e:	2300      	movs	r3, #0
 8003160:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2270      	movs	r2, #112	; 0x70
 800316c:	4393      	bics	r3, r2
 800316e:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003170:	1cbb      	adds	r3, r7, #2
 8003172:	881b      	ldrh	r3, [r3, #0]
 8003174:	2207      	movs	r2, #7
 8003176:	4313      	orrs	r3, r2
 8003178:	b29b      	uxth	r3, r3
 800317a:	001a      	movs	r2, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	4313      	orrs	r3, r2
 8003180:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	68fa      	ldr	r2, [r7, #12]
 8003186:	609a      	str	r2, [r3, #8]
}
 8003188:	46c0      	nop			; (mov r8, r8)
 800318a:	46bd      	mov	sp, r7
 800318c:	b004      	add	sp, #16
 800318e:	bd80      	pop	{r7, pc}

08003190 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b086      	sub	sp, #24
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
 800319c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800319e:	2300      	movs	r3, #0
 80031a0:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	4a09      	ldr	r2, [pc, #36]	; (80031d0 <TIM_ETR_SetConfig+0x40>)
 80031ac:	4013      	ands	r3, r2
 80031ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	021a      	lsls	r2, r3, #8
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	431a      	orrs	r2, r3
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	697a      	ldr	r2, [r7, #20]
 80031be:	4313      	orrs	r3, r2
 80031c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	697a      	ldr	r2, [r7, #20]
 80031c6:	609a      	str	r2, [r3, #8]
}
 80031c8:	46c0      	nop			; (mov r8, r8)
 80031ca:	46bd      	mov	sp, r7
 80031cc:	b006      	add	sp, #24
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	ffff00ff 	.word	0xffff00ff

080031d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
 80031dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	223c      	movs	r2, #60	; 0x3c
 80031e2:	5c9b      	ldrb	r3, [r3, r2]
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d101      	bne.n	80031ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80031e8:	2302      	movs	r3, #2
 80031ea:	e032      	b.n	8003252 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	223c      	movs	r2, #60	; 0x3c
 80031f0:	2101      	movs	r1, #1
 80031f2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	223d      	movs	r2, #61	; 0x3d
 80031f8:	2102      	movs	r1, #2
 80031fa:	5499      	strb	r1, [r3, r2]

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	6812      	ldr	r2, [r2, #0]
 8003204:	6852      	ldr	r2, [r2, #4]
 8003206:	2170      	movs	r1, #112	; 0x70
 8003208:	438a      	bics	r2, r1
 800320a:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	6812      	ldr	r2, [r2, #0]
 8003214:	6851      	ldr	r1, [r2, #4]
 8003216:	683a      	ldr	r2, [r7, #0]
 8003218:	6812      	ldr	r2, [r2, #0]
 800321a:	430a      	orrs	r2, r1
 800321c:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	687a      	ldr	r2, [r7, #4]
 8003224:	6812      	ldr	r2, [r2, #0]
 8003226:	6892      	ldr	r2, [r2, #8]
 8003228:	2180      	movs	r1, #128	; 0x80
 800322a:	438a      	bics	r2, r1
 800322c:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	6812      	ldr	r2, [r2, #0]
 8003236:	6891      	ldr	r1, [r2, #8]
 8003238:	683a      	ldr	r2, [r7, #0]
 800323a:	6852      	ldr	r2, [r2, #4]
 800323c:	430a      	orrs	r2, r1
 800323e:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	223d      	movs	r2, #61	; 0x3d
 8003244:	2101      	movs	r1, #1
 8003246:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	223c      	movs	r2, #60	; 0x3c
 800324c:	2100      	movs	r1, #0
 800324e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003250:	2300      	movs	r3, #0
}
 8003252:	0018      	movs	r0, r3
 8003254:	46bd      	mov	sp, r7
 8003256:	b002      	add	sp, #8
 8003258:	bd80      	pop	{r7, pc}
	...

0800325c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */    
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 8003266:	2300      	movs	r3, #0
 8003268:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	223c      	movs	r2, #60	; 0x3c
 800326e:	5c9b      	ldrb	r3, [r3, r2]
 8003270:	2b01      	cmp	r3, #1
 8003272:	d101      	bne.n	8003278 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003274:	2302      	movs	r3, #2
 8003276:	e04d      	b.n	8003314 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	223c      	movs	r2, #60	; 0x3c
 800327c:	2101      	movs	r1, #1
 800327e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	223d      	movs	r2, #61	; 0x3d
 8003284:	2102      	movs	r1, #2
 8003286:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	22ff      	movs	r2, #255	; 0xff
 800328c:	4393      	bics	r3, r2
 800328e:	001a      	movs	r2, r3
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	4313      	orrs	r3, r2
 8003296:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	4a20      	ldr	r2, [pc, #128]	; (800331c <HAL_TIMEx_ConfigBreakDeadTime+0xc0>)
 800329c:	401a      	ands	r2, r3
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	4a1d      	ldr	r2, [pc, #116]	; (8003320 <HAL_TIMEx_ConfigBreakDeadTime+0xc4>)
 80032aa:	401a      	ands	r2, r3
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	4a1b      	ldr	r2, [pc, #108]	; (8003324 <HAL_TIMEx_ConfigBreakDeadTime+0xc8>)
 80032b8:	401a      	ands	r2, r3
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4313      	orrs	r3, r2
 80032c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	4a18      	ldr	r2, [pc, #96]	; (8003328 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>)
 80032c6:	401a      	ands	r2, r3
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	691b      	ldr	r3, [r3, #16]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	4a16      	ldr	r2, [pc, #88]	; (800332c <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 80032d4:	401a      	ands	r2, r3
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	695b      	ldr	r3, [r3, #20]
 80032da:	4313      	orrs	r3, r2
 80032dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	4a13      	ldr	r2, [pc, #76]	; (8003330 <HAL_TIMEx_ConfigBreakDeadTime+0xd4>)
 80032e2:	401a      	ands	r2, r3
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	699b      	ldr	r3, [r3, #24]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	4a11      	ldr	r2, [pc, #68]	; (8003334 <HAL_TIMEx_ConfigBreakDeadTime+0xd8>)
 80032f0:	401a      	ands	r2, r3
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	699b      	ldr	r3, [r3, #24]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	60fb      	str	r3, [r7, #12]
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	68fa      	ldr	r2, [r7, #12]
 8003300:	645a      	str	r2, [r3, #68]	; 0x44
  
  htim->State = HAL_TIM_STATE_READY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	223d      	movs	r2, #61	; 0x3d
 8003306:	2101      	movs	r1, #1
 8003308:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	223c      	movs	r2, #60	; 0x3c
 800330e:	2100      	movs	r1, #0
 8003310:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003312:	2300      	movs	r3, #0
}
 8003314:	0018      	movs	r0, r3
 8003316:	46bd      	mov	sp, r7
 8003318:	b004      	add	sp, #16
 800331a:	bd80      	pop	{r7, pc}
 800331c:	fffffcff 	.word	0xfffffcff
 8003320:	fffffbff 	.word	0xfffffbff
 8003324:	fffff7ff 	.word	0xfffff7ff
 8003328:	ffffefff 	.word	0xffffefff
 800332c:	ffffdfff 	.word	0xffffdfff
 8003330:	ffffbfff 	.word	0xffffbfff
 8003334:	ffff7fff 	.word	0xffff7fff

08003338 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8003340:	46c0      	nop			; (mov r8, r8)
 8003342:	46bd      	mov	sp, r7
 8003344:	b002      	add	sp, #8
 8003346:	bd80      	pop	{r7, pc}

08003348 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b082      	sub	sp, #8
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003350:	46c0      	nop			; (mov r8, r8)
 8003352:	46bd      	mov	sp, r7
 8003354:	b002      	add	sp, #8
 8003356:	bd80      	pop	{r7, pc}

08003358 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d101      	bne.n	800336a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e047      	b.n	80033fa <HAL_UART_Init+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2269      	movs	r2, #105	; 0x69
 800336e:	5c9b      	ldrb	r3, [r3, r2]
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b00      	cmp	r3, #0
 8003374:	d107      	bne.n	8003386 <HAL_UART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2268      	movs	r2, #104	; 0x68
 800337a:	2100      	movs	r1, #0
 800337c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	0018      	movs	r0, r3
 8003382:	f003 fe45 	bl	8007010 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2269      	movs	r2, #105	; 0x69
 800338a:	2124      	movs	r1, #36	; 0x24
 800338c:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	6812      	ldr	r2, [r2, #0]
 8003396:	6812      	ldr	r2, [r2, #0]
 8003398:	2101      	movs	r1, #1
 800339a:	438a      	bics	r2, r1
 800339c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	0018      	movs	r0, r3
 80033a2:	f000 fae5 	bl	8003970 <UART_SetConfig>
 80033a6:	0003      	movs	r3, r0
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d101      	bne.n	80033b0 <HAL_UART_Init+0x58>
  {
    return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e024      	b.n	80033fa <HAL_UART_Init+0xa2>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d003      	beq.n	80033c0 <HAL_UART_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	0018      	movs	r0, r3
 80033bc:	f000 fc94 	bl	8003ce8 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register. */
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	687a      	ldr	r2, [r7, #4]
 80033c6:	6812      	ldr	r2, [r2, #0]
 80033c8:	6852      	ldr	r2, [r2, #4]
 80033ca:	490e      	ldr	r1, [pc, #56]	; (8003404 <HAL_UART_Init+0xac>)
 80033cc:	400a      	ands	r2, r1
 80033ce:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	687a      	ldr	r2, [r7, #4]
 80033d6:	6812      	ldr	r2, [r2, #0]
 80033d8:	6892      	ldr	r2, [r2, #8]
 80033da:	212a      	movs	r1, #42	; 0x2a
 80033dc:	438a      	bics	r2, r1
 80033de:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif
#endif

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	6812      	ldr	r2, [r2, #0]
 80033e8:	6812      	ldr	r2, [r2, #0]
 80033ea:	2101      	movs	r1, #1
 80033ec:	430a      	orrs	r2, r1
 80033ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	0018      	movs	r0, r3
 80033f4:	f000 fd24 	bl	8003e40 <UART_CheckIdleState>
 80033f8:	0003      	movs	r3, r0
}
 80033fa:	0018      	movs	r0, r3
 80033fc:	46bd      	mov	sp, r7
 80033fe:	b002      	add	sp, #8
 8003400:	bd80      	pop	{r7, pc}
 8003402:	46c0      	nop			; (mov r8, r8)
 8003404:	ffffb7ff 	.word	0xffffb7ff

08003408 <HAL_UART_Transmit>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b088      	sub	sp, #32
 800340c:	af02      	add	r7, sp, #8
 800340e:	60f8      	str	r0, [r7, #12]
 8003410:	60b9      	str	r1, [r7, #8]
 8003412:	603b      	str	r3, [r7, #0]
 8003414:	1dbb      	adds	r3, r7, #6
 8003416:	801a      	strh	r2, [r3, #0]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8003418:	2300      	movs	r3, #0
 800341a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2269      	movs	r2, #105	; 0x69
 8003420:	5c9b      	ldrb	r3, [r3, r2]
 8003422:	b2db      	uxtb	r3, r3
 8003424:	2b20      	cmp	r3, #32
 8003426:	d000      	beq.n	800342a <HAL_UART_Transmit+0x22>
 8003428:	e08c      	b.n	8003544 <HAL_UART_Transmit+0x13c>
  {
    if((pData == NULL ) || (Size == 0U))
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d003      	beq.n	8003438 <HAL_UART_Transmit+0x30>
 8003430:	1dbb      	adds	r3, r7, #6
 8003432:	881b      	ldrh	r3, [r3, #0]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d101      	bne.n	800343c <HAL_UART_Transmit+0x34>
    {
      return  HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e084      	b.n	8003546 <HAL_UART_Transmit+0x13e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data to be filled into TDR will be 
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	689a      	ldr	r2, [r3, #8]
 8003440:	2380      	movs	r3, #128	; 0x80
 8003442:	015b      	lsls	r3, r3, #5
 8003444:	429a      	cmp	r2, r3
 8003446:	d109      	bne.n	800345c <HAL_UART_Transmit+0x54>
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	691b      	ldr	r3, [r3, #16]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d105      	bne.n	800345c <HAL_UART_Transmit+0x54>
    {
      if((((uint32_t)pData)&1U) != 0U)
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	2201      	movs	r2, #1
 8003454:	4013      	ands	r3, r2
 8003456:	d001      	beq.n	800345c <HAL_UART_Transmit+0x54>
      {
        return  HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e074      	b.n	8003546 <HAL_UART_Transmit+0x13e>
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2268      	movs	r2, #104	; 0x68
 8003460:	5c9b      	ldrb	r3, [r3, r2]
 8003462:	2b01      	cmp	r3, #1
 8003464:	d101      	bne.n	800346a <HAL_UART_Transmit+0x62>
 8003466:	2302      	movs	r3, #2
 8003468:	e06d      	b.n	8003546 <HAL_UART_Transmit+0x13e>
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2268      	movs	r2, #104	; 0x68
 800346e:	2101      	movs	r1, #1
 8003470:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	2200      	movs	r2, #0
 8003476:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2269      	movs	r2, #105	; 0x69
 800347c:	2121      	movs	r1, #33	; 0x21
 800347e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003480:	f7fd fa10 	bl	80008a4 <HAL_GetTick>
 8003484:	0003      	movs	r3, r0
 8003486:	617b      	str	r3, [r7, #20]

    huart->TxXferSize = Size;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	1dba      	adds	r2, r7, #6
 800348c:	2150      	movs	r1, #80	; 0x50
 800348e:	8812      	ldrh	r2, [r2, #0]
 8003490:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	1dba      	adds	r2, r7, #6
 8003496:	2152      	movs	r1, #82	; 0x52
 8003498:	8812      	ldrh	r2, [r2, #0]
 800349a:	525a      	strh	r2, [r3, r1]
    while(huart->TxXferCount > 0)
 800349c:	e035      	b.n	800350a <HAL_UART_Transmit+0x102>
    {
      huart->TxXferCount--;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2252      	movs	r2, #82	; 0x52
 80034a2:	5a9b      	ldrh	r3, [r3, r2]
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	3b01      	subs	r3, #1
 80034a8:	b299      	uxth	r1, r3
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2252      	movs	r2, #82	; 0x52
 80034ae:	5299      	strh	r1, [r3, r2]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80034b0:	697a      	ldr	r2, [r7, #20]
 80034b2:	68f8      	ldr	r0, [r7, #12]
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	9300      	str	r3, [sp, #0]
 80034b8:	0013      	movs	r3, r2
 80034ba:	2200      	movs	r2, #0
 80034bc:	2180      	movs	r1, #128	; 0x80
 80034be:	f000 fd17 	bl	8003ef0 <UART_WaitOnFlagUntilTimeout>
 80034c2:	1e03      	subs	r3, r0, #0
 80034c4:	d001      	beq.n	80034ca <HAL_UART_Transmit+0xc2>
      {
        return HAL_TIMEOUT;
 80034c6:	2303      	movs	r3, #3
 80034c8:	e03d      	b.n	8003546 <HAL_UART_Transmit+0x13e>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	689a      	ldr	r2, [r3, #8]
 80034ce:	2380      	movs	r3, #128	; 0x80
 80034d0:	015b      	lsls	r3, r3, #5
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d111      	bne.n	80034fa <HAL_UART_Transmit+0xf2>
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	691b      	ldr	r3, [r3, #16]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d10d      	bne.n	80034fa <HAL_UART_Transmit+0xf2>
      {
        tmp = (uint16_t*) pData;
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	693a      	ldr	r2, [r7, #16]
 80034e8:	8812      	ldrh	r2, [r2, #0]
 80034ea:	05d2      	lsls	r2, r2, #23
 80034ec:	0dd2      	lsrs	r2, r2, #23
 80034ee:	b292      	uxth	r2, r2
 80034f0:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2;
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	3302      	adds	r3, #2
 80034f6:	60bb      	str	r3, [r7, #8]
 80034f8:	e007      	b.n	800350a <HAL_UART_Transmit+0x102>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	1c59      	adds	r1, r3, #1
 8003502:	60b9      	str	r1, [r7, #8]
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	b29b      	uxth	r3, r3
 8003508:	8513      	strh	r3, [r2, #40]	; 0x28
    while(huart->TxXferCount > 0)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2252      	movs	r2, #82	; 0x52
 800350e:	5a9b      	ldrh	r3, [r3, r2]
 8003510:	b29b      	uxth	r3, r3
 8003512:	2b00      	cmp	r3, #0
 8003514:	d1c3      	bne.n	800349e <HAL_UART_Transmit+0x96>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003516:	697a      	ldr	r2, [r7, #20]
 8003518:	68f8      	ldr	r0, [r7, #12]
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	9300      	str	r3, [sp, #0]
 800351e:	0013      	movs	r3, r2
 8003520:	2200      	movs	r2, #0
 8003522:	2140      	movs	r1, #64	; 0x40
 8003524:	f000 fce4 	bl	8003ef0 <UART_WaitOnFlagUntilTimeout>
 8003528:	1e03      	subs	r3, r0, #0
 800352a:	d001      	beq.n	8003530 <HAL_UART_Transmit+0x128>
    {
      return HAL_TIMEOUT;
 800352c:	2303      	movs	r3, #3
 800352e:	e00a      	b.n	8003546 <HAL_UART_Transmit+0x13e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2269      	movs	r2, #105	; 0x69
 8003534:	2120      	movs	r1, #32
 8003536:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2268      	movs	r2, #104	; 0x68
 800353c:	2100      	movs	r1, #0
 800353e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003540:	2300      	movs	r3, #0
 8003542:	e000      	b.n	8003546 <HAL_UART_Transmit+0x13e>
  }
  else
  {
    return HAL_BUSY;
 8003544:	2302      	movs	r3, #2
  }
}
 8003546:	0018      	movs	r0, r3
 8003548:	46bd      	mov	sp, r7
 800354a:	b006      	add	sp, #24
 800354c:	bd80      	pop	{r7, pc}
	...

08003550 <HAL_UART_Receive>:
  *         (as received data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b08a      	sub	sp, #40	; 0x28
 8003554:	af02      	add	r7, sp, #8
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	60b9      	str	r1, [r7, #8]
 800355a:	603b      	str	r3, [r7, #0]
 800355c:	1dbb      	adds	r3, r7, #6
 800355e:	801a      	strh	r2, [r3, #0]
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0;
 8003560:	2300      	movs	r3, #0
 8003562:	61fb      	str	r3, [r7, #28]

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	226a      	movs	r2, #106	; 0x6a
 8003568:	5c9b      	ldrb	r3, [r3, r2]
 800356a:	b2db      	uxtb	r3, r3
 800356c:	2b20      	cmp	r3, #32
 800356e:	d000      	beq.n	8003572 <HAL_UART_Receive+0x22>
 8003570:	e0c8      	b.n	8003704 <HAL_UART_Receive+0x1b4>
  {
    if((pData == NULL ) || (Size == 0U))
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d003      	beq.n	8003580 <HAL_UART_Receive+0x30>
 8003578:	1dbb      	adds	r3, r7, #6
 800357a:	881b      	ldrh	r3, [r3, #0]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d101      	bne.n	8003584 <HAL_UART_Receive+0x34>
    {
      return  HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e0c0      	b.n	8003706 <HAL_UART_Receive+0x1b6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data to be received from RDR will be 
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	689a      	ldr	r2, [r3, #8]
 8003588:	2380      	movs	r3, #128	; 0x80
 800358a:	015b      	lsls	r3, r3, #5
 800358c:	429a      	cmp	r2, r3
 800358e:	d109      	bne.n	80035a4 <HAL_UART_Receive+0x54>
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	691b      	ldr	r3, [r3, #16]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d105      	bne.n	80035a4 <HAL_UART_Receive+0x54>
    {
      if((((uint32_t)pData)&1U) != 0U)
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	2201      	movs	r2, #1
 800359c:	4013      	ands	r3, r2
 800359e:	d001      	beq.n	80035a4 <HAL_UART_Receive+0x54>
      {
        return  HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e0b0      	b.n	8003706 <HAL_UART_Receive+0x1b6>
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2268      	movs	r2, #104	; 0x68
 80035a8:	5c9b      	ldrb	r3, [r3, r2]
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d101      	bne.n	80035b2 <HAL_UART_Receive+0x62>
 80035ae:	2302      	movs	r3, #2
 80035b0:	e0a9      	b.n	8003706 <HAL_UART_Receive+0x1b6>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2268      	movs	r2, #104	; 0x68
 80035b6:	2101      	movs	r1, #1
 80035b8:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2200      	movs	r2, #0
 80035be:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	226a      	movs	r2, #106	; 0x6a
 80035c4:	2122      	movs	r1, #34	; 0x22
 80035c6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80035c8:	f7fd f96c 	bl	80008a4 <HAL_GetTick>
 80035cc:	0003      	movs	r3, r0
 80035ce:	61fb      	str	r3, [r7, #28]

    huart->RxXferSize = Size;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	1dba      	adds	r2, r7, #6
 80035d4:	2158      	movs	r1, #88	; 0x58
 80035d6:	8812      	ldrh	r2, [r2, #0]
 80035d8:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	1dba      	adds	r2, r7, #6
 80035de:	215a      	movs	r1, #90	; 0x5a
 80035e0:	8812      	ldrh	r2, [r2, #0]
 80035e2:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	689a      	ldr	r2, [r3, #8]
 80035e8:	2380      	movs	r3, #128	; 0x80
 80035ea:	015b      	lsls	r3, r3, #5
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d10d      	bne.n	800360c <HAL_UART_Receive+0xbc>
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	691b      	ldr	r3, [r3, #16]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d104      	bne.n	8003602 <HAL_UART_Receive+0xb2>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	225c      	movs	r2, #92	; 0x5c
 80035fc:	4944      	ldr	r1, [pc, #272]	; (8003710 <HAL_UART_Receive+0x1c0>)
 80035fe:	5299      	strh	r1, [r3, r2]
 8003600:	e029      	b.n	8003656 <HAL_UART_Receive+0x106>
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	225c      	movs	r2, #92	; 0x5c
 8003606:	21ff      	movs	r1, #255	; 0xff
 8003608:	5299      	strh	r1, [r3, r2]
 800360a:	e024      	b.n	8003656 <HAL_UART_Receive+0x106>
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d10d      	bne.n	8003630 <HAL_UART_Receive+0xe0>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	691b      	ldr	r3, [r3, #16]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d104      	bne.n	8003626 <HAL_UART_Receive+0xd6>
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	225c      	movs	r2, #92	; 0x5c
 8003620:	21ff      	movs	r1, #255	; 0xff
 8003622:	5299      	strh	r1, [r3, r2]
 8003624:	e017      	b.n	8003656 <HAL_UART_Receive+0x106>
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	225c      	movs	r2, #92	; 0x5c
 800362a:	217f      	movs	r1, #127	; 0x7f
 800362c:	5299      	strh	r1, [r3, r2]
 800362e:	e012      	b.n	8003656 <HAL_UART_Receive+0x106>
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	689a      	ldr	r2, [r3, #8]
 8003634:	2380      	movs	r3, #128	; 0x80
 8003636:	055b      	lsls	r3, r3, #21
 8003638:	429a      	cmp	r2, r3
 800363a:	d10c      	bne.n	8003656 <HAL_UART_Receive+0x106>
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	691b      	ldr	r3, [r3, #16]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d104      	bne.n	800364e <HAL_UART_Receive+0xfe>
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	225c      	movs	r2, #92	; 0x5c
 8003648:	217f      	movs	r1, #127	; 0x7f
 800364a:	5299      	strh	r1, [r3, r2]
 800364c:	e003      	b.n	8003656 <HAL_UART_Receive+0x106>
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	225c      	movs	r2, #92	; 0x5c
 8003652:	213f      	movs	r1, #63	; 0x3f
 8003654:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8003656:	231a      	movs	r3, #26
 8003658:	18fb      	adds	r3, r7, r3
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	215c      	movs	r1, #92	; 0x5c
 800365e:	5a52      	ldrh	r2, [r2, r1]
 8003660:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while(huart->RxXferCount > 0U)
 8003662:	e03f      	b.n	80036e4 <HAL_UART_Receive+0x194>
    {
      huart->RxXferCount--;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	225a      	movs	r2, #90	; 0x5a
 8003668:	5a9b      	ldrh	r3, [r3, r2]
 800366a:	b29b      	uxth	r3, r3
 800366c:	3b01      	subs	r3, #1
 800366e:	b299      	uxth	r1, r3
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	225a      	movs	r2, #90	; 0x5a
 8003674:	5299      	strh	r1, [r3, r2]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003676:	69fa      	ldr	r2, [r7, #28]
 8003678:	68f8      	ldr	r0, [r7, #12]
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	9300      	str	r3, [sp, #0]
 800367e:	0013      	movs	r3, r2
 8003680:	2200      	movs	r2, #0
 8003682:	2120      	movs	r1, #32
 8003684:	f000 fc34 	bl	8003ef0 <UART_WaitOnFlagUntilTimeout>
 8003688:	1e03      	subs	r3, r0, #0
 800368a:	d001      	beq.n	8003690 <HAL_UART_Receive+0x140>
      {
        return HAL_TIMEOUT;
 800368c:	2303      	movs	r3, #3
 800368e:	e03a      	b.n	8003706 <HAL_UART_Receive+0x1b6>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	689a      	ldr	r2, [r3, #8]
 8003694:	2380      	movs	r3, #128	; 0x80
 8003696:	015b      	lsls	r3, r3, #5
 8003698:	429a      	cmp	r2, r3
 800369a:	d114      	bne.n	80036c6 <HAL_UART_Receive+0x176>
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	691b      	ldr	r3, [r3, #16]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d110      	bne.n	80036c6 <HAL_UART_Receive+0x176>
      {
        tmp = (uint16_t*) pData ;
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	617b      	str	r3, [r7, #20]
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	221a      	movs	r2, #26
 80036b2:	18ba      	adds	r2, r7, r2
 80036b4:	8812      	ldrh	r2, [r2, #0]
 80036b6:	4013      	ands	r3, r2
 80036b8:	b29a      	uxth	r2, r3
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	801a      	strh	r2, [r3, #0]
        pData +=2U;
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	3302      	adds	r3, #2
 80036c2:	60bb      	str	r3, [r7, #8]
 80036c4:	e00e      	b.n	80036e4 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	1c5a      	adds	r2, r3, #1
 80036ca:	60ba      	str	r2, [r7, #8]
 80036cc:	68fa      	ldr	r2, [r7, #12]
 80036ce:	6812      	ldr	r2, [r2, #0]
 80036d0:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80036d2:	b292      	uxth	r2, r2
 80036d4:	b2d2      	uxtb	r2, r2
 80036d6:	211a      	movs	r1, #26
 80036d8:	1879      	adds	r1, r7, r1
 80036da:	8809      	ldrh	r1, [r1, #0]
 80036dc:	b2c9      	uxtb	r1, r1
 80036de:	400a      	ands	r2, r1
 80036e0:	b2d2      	uxtb	r2, r2
 80036e2:	701a      	strb	r2, [r3, #0]
    while(huart->RxXferCount > 0U)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	225a      	movs	r2, #90	; 0x5a
 80036e8:	5a9b      	ldrh	r3, [r3, r2]
 80036ea:	b29b      	uxth	r3, r3
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d1b9      	bne.n	8003664 <HAL_UART_Receive+0x114>
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	226a      	movs	r2, #106	; 0x6a
 80036f4:	2120      	movs	r1, #32
 80036f6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2268      	movs	r2, #104	; 0x68
 80036fc:	2100      	movs	r1, #0
 80036fe:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003700:	2300      	movs	r3, #0
 8003702:	e000      	b.n	8003706 <HAL_UART_Receive+0x1b6>
  }
  else
  {
    return HAL_BUSY;
 8003704:	2302      	movs	r3, #2
  }
}
 8003706:	0018      	movs	r0, r3
 8003708:	46bd      	mov	sp, r7
 800370a:	b008      	add	sp, #32
 800370c:	bd80      	pop	{r7, pc}
 800370e:	46c0      	nop			; (mov r8, r8)
 8003710:	000001ff 	.word	0x000001ff

08003714 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b086      	sub	sp, #24
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	69db      	ldr	r3, [r3, #28]
 8003722:	617b      	str	r3, [r7, #20]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	613b      	str	r3, [r7, #16]
  uint32_t cr3its;
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	220f      	movs	r2, #15
 8003730:	4013      	ands	r3, r2
 8003732:	60fb      	str	r3, [r7, #12]
  if (errorflags == RESET)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d10c      	bne.n	8003754 <HAL_UART_IRQHandler+0x40>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	2220      	movs	r2, #32
 800373e:	4013      	ands	r3, r2
 8003740:	d008      	beq.n	8003754 <HAL_UART_IRQHandler+0x40>
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	2220      	movs	r2, #32
 8003746:	4013      	ands	r3, r2
 8003748:	d004      	beq.n	8003754 <HAL_UART_IRQHandler+0x40>
    {
      UART_Receive_IT(huart);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	0018      	movs	r0, r3
 800374e:	f000 fcc1 	bl	80040d4 <UART_Receive_IT>
      return;
 8003752:	e0ef      	b.n	8003934 <HAL_UART_IRQHandler+0x220>
    }
  }  

  /* If some errors occur */
  cr3its = READ_REG(huart->Instance->CR3);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	60bb      	str	r3, [r7, #8]
  if(   (errorflags != RESET)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d100      	bne.n	8003764 <HAL_UART_IRQHandler+0x50>
 8003762:	e0af      	b.n	80038c4 <HAL_UART_IRQHandler+0x1b0>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	2201      	movs	r2, #1
 8003768:	4013      	ands	r3, r2
 800376a:	d105      	bne.n	8003778 <HAL_UART_IRQHandler+0x64>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 800376c:	693a      	ldr	r2, [r7, #16]
 800376e:	2390      	movs	r3, #144	; 0x90
 8003770:	005b      	lsls	r3, r3, #1
 8003772:	4013      	ands	r3, r2
 8003774:	d100      	bne.n	8003778 <HAL_UART_IRQHandler+0x64>
 8003776:	e0a5      	b.n	80038c4 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	2201      	movs	r2, #1
 800377c:	4013      	ands	r3, r2
 800377e:	d00e      	beq.n	800379e <HAL_UART_IRQHandler+0x8a>
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	2380      	movs	r3, #128	; 0x80
 8003784:	005b      	lsls	r3, r3, #1
 8003786:	4013      	ands	r3, r2
 8003788:	d009      	beq.n	800379e <HAL_UART_IRQHandler+0x8a>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	2201      	movs	r2, #1
 8003790:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003796:	2201      	movs	r2, #1
 8003798:	431a      	orrs	r2, r3
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	2202      	movs	r2, #2
 80037a2:	4013      	ands	r3, r2
 80037a4:	d00d      	beq.n	80037c2 <HAL_UART_IRQHandler+0xae>
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	2201      	movs	r2, #1
 80037aa:	4013      	ands	r3, r2
 80037ac:	d009      	beq.n	80037c2 <HAL_UART_IRQHandler+0xae>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2202      	movs	r2, #2
 80037b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80037ba:	2204      	movs	r2, #4
 80037bc:	431a      	orrs	r2, r3
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	2204      	movs	r2, #4
 80037c6:	4013      	ands	r3, r2
 80037c8:	d00d      	beq.n	80037e6 <HAL_UART_IRQHandler+0xd2>
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	2201      	movs	r2, #1
 80037ce:	4013      	ands	r3, r2
 80037d0:	d009      	beq.n	80037e6 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	2204      	movs	r2, #4
 80037d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80037de:	2202      	movs	r2, #2
 80037e0:	431a      	orrs	r2, r3
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	66da      	str	r2, [r3, #108]	; 0x6c
    }
    
    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	2208      	movs	r2, #8
 80037ea:	4013      	ands	r3, r2
 80037ec:	d011      	beq.n	8003812 <HAL_UART_IRQHandler+0xfe>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	2220      	movs	r2, #32
 80037f2:	4013      	ands	r3, r2
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 80037f4:	d103      	bne.n	80037fe <HAL_UART_IRQHandler+0xea>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	2201      	movs	r2, #1
 80037fa:	4013      	ands	r3, r2
 80037fc:	d009      	beq.n	8003812 <HAL_UART_IRQHandler+0xfe>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	2208      	movs	r2, #8
 8003804:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800380a:	2208      	movs	r2, #8
 800380c:	431a      	orrs	r2, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003816:	2b00      	cmp	r3, #0
 8003818:	d100      	bne.n	800381c <HAL_UART_IRQHandler+0x108>
 800381a:	e08a      	b.n	8003932 <HAL_UART_IRQHandler+0x21e>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	2220      	movs	r2, #32
 8003820:	4013      	ands	r3, r2
 8003822:	d007      	beq.n	8003834 <HAL_UART_IRQHandler+0x120>
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	2220      	movs	r2, #32
 8003828:	4013      	ands	r3, r2
 800382a:	d003      	beq.n	8003834 <HAL_UART_IRQHandler+0x120>
      {
        UART_Receive_IT(huart);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	0018      	movs	r0, r3
 8003830:	f000 fc50 	bl	80040d4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003838:	2208      	movs	r2, #8
 800383a:	4013      	ands	r3, r2
 800383c:	d105      	bne.n	800384a <HAL_UART_IRQHandler+0x136>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	2240      	movs	r2, #64	; 0x40
 8003846:	4013      	ands	r3, r2
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8003848:	d032      	beq.n	80038b0 <HAL_UART_IRQHandler+0x19c>
      {  
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	0018      	movs	r0, r3
 800384e:	f000 fb9b 	bl	8003f88 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	2240      	movs	r2, #64	; 0x40
 800385a:	4013      	ands	r3, r2
 800385c:	d023      	beq.n	80038a6 <HAL_UART_IRQHandler+0x192>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	6812      	ldr	r2, [r2, #0]
 8003866:	6892      	ldr	r2, [r2, #8]
 8003868:	2140      	movs	r1, #64	; 0x40
 800386a:	438a      	bics	r2, r1
 800386c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003872:	2b00      	cmp	r3, #0
 8003874:	d012      	beq.n	800389c <HAL_UART_IRQHandler+0x188>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800387a:	4a30      	ldr	r2, [pc, #192]	; (800393c <HAL_UART_IRQHandler+0x228>)
 800387c:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003882:	0018      	movs	r0, r3
 8003884:	f7fd fdd4 	bl	8001430 <HAL_DMA_Abort_IT>
 8003888:	1e03      	subs	r3, r0, #0
 800388a:	d019      	beq.n	80038c0 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003890:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003896:	0018      	movs	r0, r3
 8003898:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800389a:	e011      	b.n	80038c0 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	0018      	movs	r0, r3
 80038a0:	f000 f85e 	bl	8003960 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038a4:	e00c      	b.n	80038c0 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	0018      	movs	r0, r3
 80038aa:	f000 f859 	bl	8003960 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038ae:	e007      	b.n	80038c0 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	0018      	movs	r0, r3
 80038b4:	f000 f854 	bl	8003960 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	66da      	str	r2, [r3, #108]	; 0x6c
      }
    }
    return;
 80038be:	e038      	b.n	8003932 <HAL_UART_IRQHandler+0x21e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038c0:	46c0      	nop			; (mov r8, r8)
    return;
 80038c2:	e036      	b.n	8003932 <HAL_UART_IRQHandler+0x21e>

  } /* End if some error occurs */

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 80038c4:	697a      	ldr	r2, [r7, #20]
 80038c6:	2380      	movs	r3, #128	; 0x80
 80038c8:	035b      	lsls	r3, r3, #13
 80038ca:	4013      	ands	r3, r2
 80038cc:	d016      	beq.n	80038fc <HAL_UART_IRQHandler+0x1e8>
 80038ce:	68ba      	ldr	r2, [r7, #8]
 80038d0:	2380      	movs	r3, #128	; 0x80
 80038d2:	03db      	lsls	r3, r3, #15
 80038d4:	4013      	ands	r3, r2
 80038d6:	d011      	beq.n	80038fc <HAL_UART_IRQHandler+0x1e8>
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2280      	movs	r2, #128	; 0x80
 80038de:	0352      	lsls	r2, r2, #13
 80038e0:	621a      	str	r2, [r3, #32]
    /* Set the UART state ready to be able to start again the process */
    huart->gState  = HAL_UART_STATE_READY;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2269      	movs	r2, #105	; 0x69
 80038e6:	2120      	movs	r1, #32
 80038e8:	5499      	strb	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_READY;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	226a      	movs	r2, #106	; 0x6a
 80038ee:	2120      	movs	r1, #32
 80038f0:	5499      	strb	r1, [r3, r2]
    HAL_UARTEx_WakeupCallback(huart);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	0018      	movs	r0, r3
 80038f6:	f000 fc67 	bl	80041c8 <HAL_UARTEx_WakeupCallback>
    return;
 80038fa:	e01b      	b.n	8003934 <HAL_UART_IRQHandler+0x220>
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	2280      	movs	r2, #128	; 0x80
 8003900:	4013      	ands	r3, r2
 8003902:	d008      	beq.n	8003916 <HAL_UART_IRQHandler+0x202>
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	2280      	movs	r2, #128	; 0x80
 8003908:	4013      	ands	r3, r2
 800390a:	d004      	beq.n	8003916 <HAL_UART_IRQHandler+0x202>
  {
    UART_Transmit_IT(huart);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	0018      	movs	r0, r3
 8003910:	f000 fb6f 	bl	8003ff2 <UART_Transmit_IT>
    return;
 8003914:	e00e      	b.n	8003934 <HAL_UART_IRQHandler+0x220>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	2240      	movs	r2, #64	; 0x40
 800391a:	4013      	ands	r3, r2
 800391c:	d00a      	beq.n	8003934 <HAL_UART_IRQHandler+0x220>
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	2240      	movs	r2, #64	; 0x40
 8003922:	4013      	ands	r3, r2
 8003924:	d006      	beq.n	8003934 <HAL_UART_IRQHandler+0x220>
  {
    UART_EndTransmit_IT(huart);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	0018      	movs	r0, r3
 800392a:	f000 fbb9 	bl	80040a0 <UART_EndTransmit_IT>
    return;
 800392e:	46c0      	nop			; (mov r8, r8)
 8003930:	e000      	b.n	8003934 <HAL_UART_IRQHandler+0x220>
    return;
 8003932:	46c0      	nop			; (mov r8, r8)
  }

}
 8003934:	46bd      	mov	sp, r7
 8003936:	b006      	add	sp, #24
 8003938:	bd80      	pop	{r7, pc}
 800393a:	46c0      	nop			; (mov r8, r8)
 800393c:	08003fc5 	.word	0x08003fc5

08003940 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b082      	sub	sp, #8
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003948:	46c0      	nop			; (mov r8, r8)
 800394a:	46bd      	mov	sp, r7
 800394c:	b002      	add	sp, #8
 800394e:	bd80      	pop	{r7, pc}

08003950 <HAL_UART_RxCpltCallback>:
  * @brief Rx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b082      	sub	sp, #8
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003958:	46c0      	nop			; (mov r8, r8)
 800395a:	46bd      	mov	sp, r7
 800395c:	b002      	add	sp, #8
 800395e:	bd80      	pop	{r7, pc}

08003960 <HAL_UART_ErrorCallback>:
  * @brief UART error callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003968:	46c0      	nop			; (mov r8, r8)
 800396a:	46bd      	mov	sp, r7
 800396c:	b002      	add	sp, #8
 800396e:	bd80      	pop	{r7, pc}

08003970 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003970:	b590      	push	{r4, r7, lr}
 8003972:	b087      	sub	sp, #28
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8003978:	2300      	movs	r3, #0
 800397a:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 800397c:	2317      	movs	r3, #23
 800397e:	18fb      	adds	r3, r7, r3
 8003980:	2210      	movs	r2, #16
 8003982:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp                    = 0x0000U;
 8003984:	230a      	movs	r3, #10
 8003986:	18fb      	adds	r3, r7, r3
 8003988:	2200      	movs	r2, #0
 800398a:	801a      	strh	r2, [r3, #0]
  uint16_t usartdiv                   = 0x0000U;
 800398c:	2314      	movs	r3, #20
 800398e:	18fb      	adds	r3, r7, r3
 8003990:	2200      	movs	r2, #0
 8003992:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003994:	2313      	movs	r3, #19
 8003996:	18fb      	adds	r3, r7, r3
 8003998:	2200      	movs	r2, #0
 800399a:	701a      	strb	r2, [r3, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	689a      	ldr	r2, [r3, #8]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	691b      	ldr	r3, [r3, #16]
 80039a4:	431a      	orrs	r2, r3
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	695b      	ldr	r3, [r3, #20]
 80039aa:	431a      	orrs	r2, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	69db      	ldr	r3, [r3, #28]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	6812      	ldr	r2, [r2, #0]
 80039bc:	6812      	ldr	r2, [r2, #0]
 80039be:	49c0      	ldr	r1, [pc, #768]	; (8003cc0 <UART_SetConfig+0x350>)
 80039c0:	4011      	ands	r1, r2
 80039c2:	68fa      	ldr	r2, [r7, #12]
 80039c4:	430a      	orrs	r2, r1
 80039c6:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	687a      	ldr	r2, [r7, #4]
 80039ce:	6812      	ldr	r2, [r2, #0]
 80039d0:	6852      	ldr	r2, [r2, #4]
 80039d2:	49bc      	ldr	r1, [pc, #752]	; (8003cc4 <UART_SetConfig+0x354>)
 80039d4:	4011      	ands	r1, r2
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	68d2      	ldr	r2, [r2, #12]
 80039da:	430a      	orrs	r2, r1
 80039dc:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	699a      	ldr	r2, [r3, #24]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6a1b      	ldr	r3, [r3, #32]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	6812      	ldr	r2, [r2, #0]
 80039f2:	6892      	ldr	r2, [r2, #8]
 80039f4:	49b4      	ldr	r1, [pc, #720]	; (8003cc8 <UART_SetConfig+0x358>)
 80039f6:	4011      	ands	r1, r2
 80039f8:	68fa      	ldr	r2, [r7, #12]
 80039fa:	430a      	orrs	r2, r1
 80039fc:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4ab2      	ldr	r2, [pc, #712]	; (8003ccc <UART_SetConfig+0x35c>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d125      	bne.n	8003a54 <UART_SetConfig+0xe4>
 8003a08:	4bb1      	ldr	r3, [pc, #708]	; (8003cd0 <UART_SetConfig+0x360>)
 8003a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a0c:	2203      	movs	r2, #3
 8003a0e:	4013      	ands	r3, r2
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d00f      	beq.n	8003a34 <UART_SetConfig+0xc4>
 8003a14:	d304      	bcc.n	8003a20 <UART_SetConfig+0xb0>
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	d011      	beq.n	8003a3e <UART_SetConfig+0xce>
 8003a1a:	2b03      	cmp	r3, #3
 8003a1c:	d005      	beq.n	8003a2a <UART_SetConfig+0xba>
 8003a1e:	e013      	b.n	8003a48 <UART_SetConfig+0xd8>
 8003a20:	2317      	movs	r3, #23
 8003a22:	18fb      	adds	r3, r7, r3
 8003a24:	2200      	movs	r2, #0
 8003a26:	701a      	strb	r2, [r3, #0]
 8003a28:	e064      	b.n	8003af4 <UART_SetConfig+0x184>
 8003a2a:	2317      	movs	r3, #23
 8003a2c:	18fb      	adds	r3, r7, r3
 8003a2e:	2202      	movs	r2, #2
 8003a30:	701a      	strb	r2, [r3, #0]
 8003a32:	e05f      	b.n	8003af4 <UART_SetConfig+0x184>
 8003a34:	2317      	movs	r3, #23
 8003a36:	18fb      	adds	r3, r7, r3
 8003a38:	2204      	movs	r2, #4
 8003a3a:	701a      	strb	r2, [r3, #0]
 8003a3c:	e05a      	b.n	8003af4 <UART_SetConfig+0x184>
 8003a3e:	2317      	movs	r3, #23
 8003a40:	18fb      	adds	r3, r7, r3
 8003a42:	2208      	movs	r2, #8
 8003a44:	701a      	strb	r2, [r3, #0]
 8003a46:	e055      	b.n	8003af4 <UART_SetConfig+0x184>
 8003a48:	2317      	movs	r3, #23
 8003a4a:	18fb      	adds	r3, r7, r3
 8003a4c:	2210      	movs	r2, #16
 8003a4e:	701a      	strb	r2, [r3, #0]
 8003a50:	46c0      	nop			; (mov r8, r8)
 8003a52:	e04f      	b.n	8003af4 <UART_SetConfig+0x184>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a9e      	ldr	r2, [pc, #632]	; (8003cd4 <UART_SetConfig+0x364>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d132      	bne.n	8003ac4 <UART_SetConfig+0x154>
 8003a5e:	4b9c      	ldr	r3, [pc, #624]	; (8003cd0 <UART_SetConfig+0x360>)
 8003a60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a62:	23c0      	movs	r3, #192	; 0xc0
 8003a64:	029b      	lsls	r3, r3, #10
 8003a66:	4013      	ands	r3, r2
 8003a68:	2280      	movs	r2, #128	; 0x80
 8003a6a:	0252      	lsls	r2, r2, #9
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d019      	beq.n	8003aa4 <UART_SetConfig+0x134>
 8003a70:	2280      	movs	r2, #128	; 0x80
 8003a72:	0252      	lsls	r2, r2, #9
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d802      	bhi.n	8003a7e <UART_SetConfig+0x10e>
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d009      	beq.n	8003a90 <UART_SetConfig+0x120>
 8003a7c:	e01c      	b.n	8003ab8 <UART_SetConfig+0x148>
 8003a7e:	2280      	movs	r2, #128	; 0x80
 8003a80:	0292      	lsls	r2, r2, #10
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d013      	beq.n	8003aae <UART_SetConfig+0x13e>
 8003a86:	22c0      	movs	r2, #192	; 0xc0
 8003a88:	0292      	lsls	r2, r2, #10
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d005      	beq.n	8003a9a <UART_SetConfig+0x12a>
 8003a8e:	e013      	b.n	8003ab8 <UART_SetConfig+0x148>
 8003a90:	2317      	movs	r3, #23
 8003a92:	18fb      	adds	r3, r7, r3
 8003a94:	2200      	movs	r2, #0
 8003a96:	701a      	strb	r2, [r3, #0]
 8003a98:	e02c      	b.n	8003af4 <UART_SetConfig+0x184>
 8003a9a:	2317      	movs	r3, #23
 8003a9c:	18fb      	adds	r3, r7, r3
 8003a9e:	2202      	movs	r2, #2
 8003aa0:	701a      	strb	r2, [r3, #0]
 8003aa2:	e027      	b.n	8003af4 <UART_SetConfig+0x184>
 8003aa4:	2317      	movs	r3, #23
 8003aa6:	18fb      	adds	r3, r7, r3
 8003aa8:	2204      	movs	r2, #4
 8003aaa:	701a      	strb	r2, [r3, #0]
 8003aac:	e022      	b.n	8003af4 <UART_SetConfig+0x184>
 8003aae:	2317      	movs	r3, #23
 8003ab0:	18fb      	adds	r3, r7, r3
 8003ab2:	2208      	movs	r2, #8
 8003ab4:	701a      	strb	r2, [r3, #0]
 8003ab6:	e01d      	b.n	8003af4 <UART_SetConfig+0x184>
 8003ab8:	2317      	movs	r3, #23
 8003aba:	18fb      	adds	r3, r7, r3
 8003abc:	2210      	movs	r2, #16
 8003abe:	701a      	strb	r2, [r3, #0]
 8003ac0:	46c0      	nop			; (mov r8, r8)
 8003ac2:	e017      	b.n	8003af4 <UART_SetConfig+0x184>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a83      	ldr	r2, [pc, #524]	; (8003cd8 <UART_SetConfig+0x368>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d104      	bne.n	8003ad8 <UART_SetConfig+0x168>
 8003ace:	2317      	movs	r3, #23
 8003ad0:	18fb      	adds	r3, r7, r3
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	701a      	strb	r2, [r3, #0]
 8003ad6:	e00d      	b.n	8003af4 <UART_SetConfig+0x184>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a7f      	ldr	r2, [pc, #508]	; (8003cdc <UART_SetConfig+0x36c>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d104      	bne.n	8003aec <UART_SetConfig+0x17c>
 8003ae2:	2317      	movs	r3, #23
 8003ae4:	18fb      	adds	r3, r7, r3
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	701a      	strb	r2, [r3, #0]
 8003aea:	e003      	b.n	8003af4 <UART_SetConfig+0x184>
 8003aec:	2317      	movs	r3, #23
 8003aee:	18fb      	adds	r3, r7, r3
 8003af0:	2210      	movs	r2, #16
 8003af2:	701a      	strb	r2, [r3, #0]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	69da      	ldr	r2, [r3, #28]
 8003af8:	2380      	movs	r3, #128	; 0x80
 8003afa:	021b      	lsls	r3, r3, #8
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d000      	beq.n	8003b02 <UART_SetConfig+0x192>
 8003b00:	e07b      	b.n	8003bfa <UART_SetConfig+0x28a>
  {
    switch (clocksource)
 8003b02:	2317      	movs	r3, #23
 8003b04:	18fb      	adds	r3, r7, r3
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	d01c      	beq.n	8003b46 <UART_SetConfig+0x1d6>
 8003b0c:	dc02      	bgt.n	8003b14 <UART_SetConfig+0x1a4>
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d005      	beq.n	8003b1e <UART_SetConfig+0x1ae>
 8003b12:	e04f      	b.n	8003bb4 <UART_SetConfig+0x244>
 8003b14:	2b04      	cmp	r3, #4
 8003b16:	d027      	beq.n	8003b68 <UART_SetConfig+0x1f8>
 8003b18:	2b08      	cmp	r3, #8
 8003b1a:	d039      	beq.n	8003b90 <UART_SetConfig+0x220>
 8003b1c:	e04a      	b.n	8003bb4 <UART_SetConfig+0x244>
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003b1e:	f7fe fb71 	bl	8002204 <HAL_RCC_GetPCLK1Freq>
 8003b22:	0003      	movs	r3, r0
 8003b24:	005a      	lsls	r2, r3, #1
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	085b      	lsrs	r3, r3, #1
 8003b2c:	18d2      	adds	r2, r2, r3
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	0019      	movs	r1, r3
 8003b34:	0010      	movs	r0, r2
 8003b36:	f7fc faef 	bl	8000118 <__udivsi3>
 8003b3a:	0003      	movs	r3, r0
 8003b3c:	001a      	movs	r2, r3
 8003b3e:	2314      	movs	r3, #20
 8003b40:	18fb      	adds	r3, r7, r3
 8003b42:	801a      	strh	r2, [r3, #0]
        break;
 8003b44:	e03b      	b.n	8003bbe <UART_SetConfig+0x24e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	085b      	lsrs	r3, r3, #1
 8003b4c:	4a64      	ldr	r2, [pc, #400]	; (8003ce0 <UART_SetConfig+0x370>)
 8003b4e:	189a      	adds	r2, r3, r2
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	0019      	movs	r1, r3
 8003b56:	0010      	movs	r0, r2
 8003b58:	f7fc fade 	bl	8000118 <__udivsi3>
 8003b5c:	0003      	movs	r3, r0
 8003b5e:	001a      	movs	r2, r3
 8003b60:	2314      	movs	r3, #20
 8003b62:	18fb      	adds	r3, r7, r3
 8003b64:	801a      	strh	r2, [r3, #0]
        break;
 8003b66:	e02a      	b.n	8003bbe <UART_SetConfig+0x24e>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003b68:	f7fe fac4 	bl	80020f4 <HAL_RCC_GetSysClockFreq>
 8003b6c:	0003      	movs	r3, r0
 8003b6e:	005a      	lsls	r2, r3, #1
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	085b      	lsrs	r3, r3, #1
 8003b76:	18d2      	adds	r2, r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	0019      	movs	r1, r3
 8003b7e:	0010      	movs	r0, r2
 8003b80:	f7fc faca 	bl	8000118 <__udivsi3>
 8003b84:	0003      	movs	r3, r0
 8003b86:	001a      	movs	r2, r3
 8003b88:	2314      	movs	r3, #20
 8003b8a:	18fb      	adds	r3, r7, r3
 8003b8c:	801a      	strh	r2, [r3, #0]
        break;
 8003b8e:	e016      	b.n	8003bbe <UART_SetConfig+0x24e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	085b      	lsrs	r3, r3, #1
 8003b96:	2280      	movs	r2, #128	; 0x80
 8003b98:	0252      	lsls	r2, r2, #9
 8003b9a:	189a      	adds	r2, r3, r2
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	0019      	movs	r1, r3
 8003ba2:	0010      	movs	r0, r2
 8003ba4:	f7fc fab8 	bl	8000118 <__udivsi3>
 8003ba8:	0003      	movs	r3, r0
 8003baa:	001a      	movs	r2, r3
 8003bac:	2314      	movs	r3, #20
 8003bae:	18fb      	adds	r3, r7, r3
 8003bb0:	801a      	strh	r2, [r3, #0]
        break;
 8003bb2:	e004      	b.n	8003bbe <UART_SetConfig+0x24e>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003bb4:	2313      	movs	r3, #19
 8003bb6:	18fb      	adds	r3, r7, r3
 8003bb8:	2201      	movs	r2, #1
 8003bba:	701a      	strb	r2, [r3, #0]
        break;
 8003bbc:	46c0      	nop			; (mov r8, r8)
    }

    brrtemp = usartdiv & 0xFFF0U;
 8003bbe:	230a      	movs	r3, #10
 8003bc0:	18fb      	adds	r3, r7, r3
 8003bc2:	2214      	movs	r2, #20
 8003bc4:	18ba      	adds	r2, r7, r2
 8003bc6:	8812      	ldrh	r2, [r2, #0]
 8003bc8:	210f      	movs	r1, #15
 8003bca:	438a      	bics	r2, r1
 8003bcc:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003bce:	2314      	movs	r3, #20
 8003bd0:	18fb      	adds	r3, r7, r3
 8003bd2:	881b      	ldrh	r3, [r3, #0]
 8003bd4:	105b      	asrs	r3, r3, #1
 8003bd6:	b29b      	uxth	r3, r3
 8003bd8:	2207      	movs	r2, #7
 8003bda:	4013      	ands	r3, r2
 8003bdc:	b299      	uxth	r1, r3
 8003bde:	230a      	movs	r3, #10
 8003be0:	18fb      	adds	r3, r7, r3
 8003be2:	220a      	movs	r2, #10
 8003be4:	18ba      	adds	r2, r7, r2
 8003be6:	8812      	ldrh	r2, [r2, #0]
 8003be8:	430a      	orrs	r2, r1
 8003bea:	801a      	strh	r2, [r3, #0]
    huart->Instance->BRR = brrtemp;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	220a      	movs	r2, #10
 8003bf2:	18ba      	adds	r2, r7, r2
 8003bf4:	8812      	ldrh	r2, [r2, #0]
 8003bf6:	60da      	str	r2, [r3, #12]
 8003bf8:	e05b      	b.n	8003cb2 <UART_SetConfig+0x342>
  }
  else
  {
    switch (clocksource)
 8003bfa:	2317      	movs	r3, #23
 8003bfc:	18fb      	adds	r3, r7, r3
 8003bfe:	781b      	ldrb	r3, [r3, #0]
 8003c00:	2b02      	cmp	r3, #2
 8003c02:	d01b      	beq.n	8003c3c <UART_SetConfig+0x2cc>
 8003c04:	dc02      	bgt.n	8003c0c <UART_SetConfig+0x29c>
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d005      	beq.n	8003c16 <UART_SetConfig+0x2a6>
 8003c0a:	e04d      	b.n	8003ca8 <UART_SetConfig+0x338>
 8003c0c:	2b04      	cmp	r3, #4
 8003c0e:	d026      	beq.n	8003c5e <UART_SetConfig+0x2ee>
 8003c10:	2b08      	cmp	r3, #8
 8003c12:	d037      	beq.n	8003c84 <UART_SetConfig+0x314>
 8003c14:	e048      	b.n	8003ca8 <UART_SetConfig+0x338>
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681c      	ldr	r4, [r3, #0]
 8003c1a:	f7fe faf3 	bl	8002204 <HAL_RCC_GetPCLK1Freq>
 8003c1e:	0002      	movs	r2, r0
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	085b      	lsrs	r3, r3, #1
 8003c26:	18d2      	adds	r2, r2, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	0019      	movs	r1, r3
 8003c2e:	0010      	movs	r0, r2
 8003c30:	f7fc fa72 	bl	8000118 <__udivsi3>
 8003c34:	0003      	movs	r3, r0
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	60e3      	str	r3, [r4, #12]
        break;
 8003c3a:	e03a      	b.n	8003cb2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681c      	ldr	r4, [r3, #0]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	085b      	lsrs	r3, r3, #1
 8003c46:	4a27      	ldr	r2, [pc, #156]	; (8003ce4 <UART_SetConfig+0x374>)
 8003c48:	189a      	adds	r2, r3, r2
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	0019      	movs	r1, r3
 8003c50:	0010      	movs	r0, r2
 8003c52:	f7fc fa61 	bl	8000118 <__udivsi3>
 8003c56:	0003      	movs	r3, r0
 8003c58:	b29b      	uxth	r3, r3
 8003c5a:	60e3      	str	r3, [r4, #12]
        break;
 8003c5c:	e029      	b.n	8003cb2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681c      	ldr	r4, [r3, #0]
 8003c62:	f7fe fa47 	bl	80020f4 <HAL_RCC_GetSysClockFreq>
 8003c66:	0002      	movs	r2, r0
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	085b      	lsrs	r3, r3, #1
 8003c6e:	18d2      	adds	r2, r2, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	0019      	movs	r1, r3
 8003c76:	0010      	movs	r0, r2
 8003c78:	f7fc fa4e 	bl	8000118 <__udivsi3>
 8003c7c:	0003      	movs	r3, r0
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	60e3      	str	r3, [r4, #12]
        break;
 8003c82:	e016      	b.n	8003cb2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681c      	ldr	r4, [r3, #0]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	085b      	lsrs	r3, r3, #1
 8003c8e:	2280      	movs	r2, #128	; 0x80
 8003c90:	0212      	lsls	r2, r2, #8
 8003c92:	189a      	adds	r2, r3, r2
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	0019      	movs	r1, r3
 8003c9a:	0010      	movs	r0, r2
 8003c9c:	f7fc fa3c 	bl	8000118 <__udivsi3>
 8003ca0:	0003      	movs	r3, r0
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	60e3      	str	r3, [r4, #12]
        break;
 8003ca6:	e004      	b.n	8003cb2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003ca8:	2313      	movs	r3, #19
 8003caa:	18fb      	adds	r3, r7, r3
 8003cac:	2201      	movs	r2, #1
 8003cae:	701a      	strb	r2, [r3, #0]
        break;
 8003cb0:	46c0      	nop			; (mov r8, r8)
    }
  }

  return ret;
 8003cb2:	2313      	movs	r3, #19
 8003cb4:	18fb      	adds	r3, r7, r3
 8003cb6:	781b      	ldrb	r3, [r3, #0]

}
 8003cb8:	0018      	movs	r0, r3
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	b007      	add	sp, #28
 8003cbe:	bd90      	pop	{r4, r7, pc}
 8003cc0:	efff69f3 	.word	0xefff69f3
 8003cc4:	ffffcfff 	.word	0xffffcfff
 8003cc8:	fffff4ff 	.word	0xfffff4ff
 8003ccc:	40013800 	.word	0x40013800
 8003cd0:	40021000 	.word	0x40021000
 8003cd4:	40004400 	.word	0x40004400
 8003cd8:	40004800 	.word	0x40004800
 8003cdc:	40004c00 	.word	0x40004c00
 8003ce0:	00f42400 	.word	0x00f42400
 8003ce4:	007a1200 	.word	0x007a1200

08003ce8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	d00a      	beq.n	8003d10 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	6812      	ldr	r2, [r2, #0]
 8003d02:	6852      	ldr	r2, [r2, #4]
 8003d04:	4945      	ldr	r1, [pc, #276]	; (8003e1c <UART_AdvFeatureConfig+0x134>)
 8003d06:	4011      	ands	r1, r2
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d14:	2202      	movs	r2, #2
 8003d16:	4013      	ands	r3, r2
 8003d18:	d00a      	beq.n	8003d30 <UART_AdvFeatureConfig+0x48>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	6812      	ldr	r2, [r2, #0]
 8003d22:	6852      	ldr	r2, [r2, #4]
 8003d24:	493e      	ldr	r1, [pc, #248]	; (8003e20 <UART_AdvFeatureConfig+0x138>)
 8003d26:	4011      	ands	r1, r2
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003d2c:	430a      	orrs	r2, r1
 8003d2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d34:	2204      	movs	r2, #4
 8003d36:	4013      	ands	r3, r2
 8003d38:	d00a      	beq.n	8003d50 <UART_AdvFeatureConfig+0x68>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	6812      	ldr	r2, [r2, #0]
 8003d42:	6852      	ldr	r2, [r2, #4]
 8003d44:	4937      	ldr	r1, [pc, #220]	; (8003e24 <UART_AdvFeatureConfig+0x13c>)
 8003d46:	4011      	ands	r1, r2
 8003d48:	687a      	ldr	r2, [r7, #4]
 8003d4a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003d4c:	430a      	orrs	r2, r1
 8003d4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d54:	2208      	movs	r2, #8
 8003d56:	4013      	ands	r3, r2
 8003d58:	d00a      	beq.n	8003d70 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	6812      	ldr	r2, [r2, #0]
 8003d62:	6852      	ldr	r2, [r2, #4]
 8003d64:	4930      	ldr	r1, [pc, #192]	; (8003e28 <UART_AdvFeatureConfig+0x140>)
 8003d66:	4011      	ands	r1, r2
 8003d68:	687a      	ldr	r2, [r7, #4]
 8003d6a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003d6c:	430a      	orrs	r2, r1
 8003d6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d74:	2210      	movs	r2, #16
 8003d76:	4013      	ands	r3, r2
 8003d78:	d00a      	beq.n	8003d90 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	6812      	ldr	r2, [r2, #0]
 8003d82:	6892      	ldr	r2, [r2, #8]
 8003d84:	4929      	ldr	r1, [pc, #164]	; (8003e2c <UART_AdvFeatureConfig+0x144>)
 8003d86:	4011      	ands	r1, r2
 8003d88:	687a      	ldr	r2, [r7, #4]
 8003d8a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d94:	2220      	movs	r2, #32
 8003d96:	4013      	ands	r3, r2
 8003d98:	d00a      	beq.n	8003db0 <UART_AdvFeatureConfig+0xc8>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	6812      	ldr	r2, [r2, #0]
 8003da2:	6892      	ldr	r2, [r2, #8]
 8003da4:	4922      	ldr	r1, [pc, #136]	; (8003e30 <UART_AdvFeatureConfig+0x148>)
 8003da6:	4011      	ands	r1, r2
 8003da8:	687a      	ldr	r2, [r7, #4]
 8003daa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003dac:	430a      	orrs	r2, r1
 8003dae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db4:	2240      	movs	r2, #64	; 0x40
 8003db6:	4013      	ands	r3, r2
 8003db8:	d01b      	beq.n	8003df2 <UART_AdvFeatureConfig+0x10a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	687a      	ldr	r2, [r7, #4]
 8003dc0:	6812      	ldr	r2, [r2, #0]
 8003dc2:	6852      	ldr	r2, [r2, #4]
 8003dc4:	491b      	ldr	r1, [pc, #108]	; (8003e34 <UART_AdvFeatureConfig+0x14c>)
 8003dc6:	4011      	ands	r1, r2
 8003dc8:	687a      	ldr	r2, [r7, #4]
 8003dca:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003dd4:	2380      	movs	r3, #128	; 0x80
 8003dd6:	035b      	lsls	r3, r3, #13
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d10a      	bne.n	8003df2 <UART_AdvFeatureConfig+0x10a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	687a      	ldr	r2, [r7, #4]
 8003de2:	6812      	ldr	r2, [r2, #0]
 8003de4:	6852      	ldr	r2, [r2, #4]
 8003de6:	4914      	ldr	r1, [pc, #80]	; (8003e38 <UART_AdvFeatureConfig+0x150>)
 8003de8:	4011      	ands	r1, r2
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003dee:	430a      	orrs	r2, r1
 8003df0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df6:	2280      	movs	r2, #128	; 0x80
 8003df8:	4013      	ands	r3, r2
 8003dfa:	d00a      	beq.n	8003e12 <UART_AdvFeatureConfig+0x12a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	6812      	ldr	r2, [r2, #0]
 8003e04:	6852      	ldr	r2, [r2, #4]
 8003e06:	490d      	ldr	r1, [pc, #52]	; (8003e3c <UART_AdvFeatureConfig+0x154>)
 8003e08:	4011      	ands	r1, r2
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003e0e:	430a      	orrs	r2, r1
 8003e10:	605a      	str	r2, [r3, #4]
  }
}
 8003e12:	46c0      	nop			; (mov r8, r8)
 8003e14:	46bd      	mov	sp, r7
 8003e16:	b002      	add	sp, #8
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	46c0      	nop			; (mov r8, r8)
 8003e1c:	fffdffff 	.word	0xfffdffff
 8003e20:	fffeffff 	.word	0xfffeffff
 8003e24:	fffbffff 	.word	0xfffbffff
 8003e28:	ffff7fff 	.word	0xffff7fff
 8003e2c:	ffffefff 	.word	0xffffefff
 8003e30:	ffffdfff 	.word	0xffffdfff
 8003e34:	ffefffff 	.word	0xffefffff
 8003e38:	ff9fffff 	.word	0xff9fffff
 8003e3c:	fff7ffff 	.word	0xfff7ffff

08003e40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b086      	sub	sp, #24
 8003e44:	af02      	add	r7, sp, #8
 8003e46:	6078      	str	r0, [r7, #4]
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	60fb      	str	r3, [r7, #12]
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	66da      	str	r2, [r3, #108]	; 0x6c

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003e52:	f7fc fd27 	bl	80008a4 <HAL_GetTick>
 8003e56:	0003      	movs	r3, r0
 8003e58:	60fb      	str	r3, [r7, #12]

  /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a21      	ldr	r2, [pc, #132]	; (8003ee4 <UART_CheckIdleState+0xa4>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d004      	beq.n	8003e6e <UART_CheckIdleState+0x2e>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a1f      	ldr	r2, [pc, #124]	; (8003ee8 <UART_CheckIdleState+0xa8>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d129      	bne.n	8003ec2 <UART_CheckIdleState+0x82>
  {
    /* Check if the Transmitter is enabled */
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	2208      	movs	r2, #8
 8003e76:	4013      	ands	r3, r2
 8003e78:	2b08      	cmp	r3, #8
 8003e7a:	d10d      	bne.n	8003e98 <UART_CheckIdleState+0x58>
    {
      /* Wait until TEACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e7c:	68fa      	ldr	r2, [r7, #12]
 8003e7e:	2380      	movs	r3, #128	; 0x80
 8003e80:	0399      	lsls	r1, r3, #14
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	4b19      	ldr	r3, [pc, #100]	; (8003eec <UART_CheckIdleState+0xac>)
 8003e86:	9300      	str	r3, [sp, #0]
 8003e88:	0013      	movs	r3, r2
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	f000 f830 	bl	8003ef0 <UART_WaitOnFlagUntilTimeout>
 8003e90:	1e03      	subs	r3, r0, #0
 8003e92:	d001      	beq.n	8003e98 <UART_CheckIdleState+0x58>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 8003e94:	2303      	movs	r3, #3
 8003e96:	e021      	b.n	8003edc <UART_CheckIdleState+0x9c>
      }
    }

    /* Check if the Receiver is enabled */
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	2204      	movs	r2, #4
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	2b04      	cmp	r3, #4
 8003ea4:	d10d      	bne.n	8003ec2 <UART_CheckIdleState+0x82>
    {
      /* Wait until REACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ea6:	68fa      	ldr	r2, [r7, #12]
 8003ea8:	2380      	movs	r3, #128	; 0x80
 8003eaa:	03d9      	lsls	r1, r3, #15
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	4b0f      	ldr	r3, [pc, #60]	; (8003eec <UART_CheckIdleState+0xac>)
 8003eb0:	9300      	str	r3, [sp, #0]
 8003eb2:	0013      	movs	r3, r2
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	f000 f81b 	bl	8003ef0 <UART_WaitOnFlagUntilTimeout>
 8003eba:	1e03      	subs	r3, r0, #0
 8003ebc:	d001      	beq.n	8003ec2 <UART_CheckIdleState+0x82>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e00c      	b.n	8003edc <UART_CheckIdleState+0x9c>
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2269      	movs	r2, #105	; 0x69
 8003ec6:	2120      	movs	r1, #32
 8003ec8:	5499      	strb	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	226a      	movs	r2, #106	; 0x6a
 8003ece:	2120      	movs	r1, #32
 8003ed0:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2268      	movs	r2, #104	; 0x68
 8003ed6:	2100      	movs	r1, #0
 8003ed8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003eda:	2300      	movs	r3, #0
}
 8003edc:	0018      	movs	r0, r3
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	b004      	add	sp, #16
 8003ee2:	bd80      	pop	{r7, pc}
 8003ee4:	40013800 	.word	0x40013800
 8003ee8:	40004400 	.word	0x40004400
 8003eec:	01ffffff 	.word	0x01ffffff

08003ef0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b084      	sub	sp, #16
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	603b      	str	r3, [r7, #0]
 8003efc:	1dfb      	adds	r3, r7, #7
 8003efe:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f00:	e02b      	b.n	8003f5a <UART_WaitOnFlagUntilTimeout+0x6a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003f02:	69bb      	ldr	r3, [r7, #24]
 8003f04:	3301      	adds	r3, #1
 8003f06:	d028      	beq.n	8003f5a <UART_WaitOnFlagUntilTimeout+0x6a>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d007      	beq.n	8003f1e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003f0e:	f7fc fcc9 	bl	80008a4 <HAL_GetTick>
 8003f12:	0002      	movs	r2, r0
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	1ad2      	subs	r2, r2, r3
 8003f18:	69bb      	ldr	r3, [r7, #24]
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	d91d      	bls.n	8003f5a <UART_WaitOnFlagUntilTimeout+0x6a>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	68fa      	ldr	r2, [r7, #12]
 8003f24:	6812      	ldr	r2, [r2, #0]
 8003f26:	6812      	ldr	r2, [r2, #0]
 8003f28:	4916      	ldr	r1, [pc, #88]	; (8003f84 <UART_WaitOnFlagUntilTimeout+0x94>)
 8003f2a:	400a      	ands	r2, r1
 8003f2c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	68fa      	ldr	r2, [r7, #12]
 8003f34:	6812      	ldr	r2, [r2, #0]
 8003f36:	6892      	ldr	r2, [r2, #8]
 8003f38:	2101      	movs	r1, #1
 8003f3a:	438a      	bics	r2, r1
 8003f3c:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2269      	movs	r2, #105	; 0x69
 8003f42:	2120      	movs	r1, #32
 8003f44:	5499      	strb	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	226a      	movs	r2, #106	; 0x6a
 8003f4a:	2120      	movs	r1, #32
 8003f4c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2268      	movs	r2, #104	; 0x68
 8003f52:	2100      	movs	r1, #0
 8003f54:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e00f      	b.n	8003f7a <UART_WaitOnFlagUntilTimeout+0x8a>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	69db      	ldr	r3, [r3, #28]
 8003f60:	68ba      	ldr	r2, [r7, #8]
 8003f62:	401a      	ands	r2, r3
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	425a      	negs	r2, r3
 8003f6a:	4153      	adcs	r3, r2
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	001a      	movs	r2, r3
 8003f70:	1dfb      	adds	r3, r7, #7
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d0c4      	beq.n	8003f02 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	0018      	movs	r0, r3
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	b004      	add	sp, #16
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	46c0      	nop			; (mov r8, r8)
 8003f84:	fffffe5f 	.word	0xfffffe5f

08003f88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b082      	sub	sp, #8
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	687a      	ldr	r2, [r7, #4]
 8003f96:	6812      	ldr	r2, [r2, #0]
 8003f98:	6812      	ldr	r2, [r2, #0]
 8003f9a:	4909      	ldr	r1, [pc, #36]	; (8003fc0 <UART_EndRxTransfer+0x38>)
 8003f9c:	400a      	ands	r2, r1
 8003f9e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	6812      	ldr	r2, [r2, #0]
 8003fa8:	6892      	ldr	r2, [r2, #8]
 8003faa:	2101      	movs	r1, #1
 8003fac:	438a      	bics	r2, r1
 8003fae:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	226a      	movs	r2, #106	; 0x6a
 8003fb4:	2120      	movs	r1, #32
 8003fb6:	5499      	strb	r1, [r3, r2]
}
 8003fb8:	46c0      	nop			; (mov r8, r8)
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	b002      	add	sp, #8
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	fffffedf 	.word	0xfffffedf

08003fc4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	225a      	movs	r2, #90	; 0x5a
 8003fd6:	2100      	movs	r1, #0
 8003fd8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2252      	movs	r2, #82	; 0x52
 8003fde:	2100      	movs	r1, #0
 8003fe0:	5299      	strh	r1, [r3, r2]

  HAL_UART_ErrorCallback(huart);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	0018      	movs	r0, r3
 8003fe6:	f7ff fcbb 	bl	8003960 <HAL_UART_ErrorCallback>
}
 8003fea:	46c0      	nop			; (mov r8, r8)
 8003fec:	46bd      	mov	sp, r7
 8003fee:	b004      	add	sp, #16
 8003ff0:	bd80      	pop	{r7, pc}

08003ff2 <UART_Transmit_IT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003ff2:	b580      	push	{r7, lr}
 8003ff4:	b084      	sub	sp, #16
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2269      	movs	r2, #105	; 0x69
 8003ffe:	5c9b      	ldrb	r3, [r3, r2]
 8004000:	b2db      	uxtb	r3, r3
 8004002:	2b21      	cmp	r3, #33	; 0x21
 8004004:	d147      	bne.n	8004096 <UART_Transmit_IT+0xa4>
  {
    if(huart->TxXferCount == 0U)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2252      	movs	r2, #82	; 0x52
 800400a:	5a9b      	ldrh	r3, [r3, r2]
 800400c:	b29b      	uxth	r3, r3
 800400e:	2b00      	cmp	r3, #0
 8004010:	d111      	bne.n	8004036 <UART_Transmit_IT+0x44>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	6812      	ldr	r2, [r2, #0]
 800401a:	6812      	ldr	r2, [r2, #0]
 800401c:	2180      	movs	r1, #128	; 0x80
 800401e:	438a      	bics	r2, r1
 8004020:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	6812      	ldr	r2, [r2, #0]
 800402a:	6812      	ldr	r2, [r2, #0]
 800402c:	2140      	movs	r1, #64	; 0x40
 800402e:	430a      	orrs	r2, r1
 8004030:	601a      	str	r2, [r3, #0]

      return HAL_OK;
 8004032:	2300      	movs	r3, #0
 8004034:	e030      	b.n	8004098 <UART_Transmit_IT+0xa6>
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	689a      	ldr	r2, [r3, #8]
 800403a:	2380      	movs	r3, #128	; 0x80
 800403c:	015b      	lsls	r3, r3, #5
 800403e:	429a      	cmp	r2, r3
 8004040:	d114      	bne.n	800406c <UART_Transmit_IT+0x7a>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	691b      	ldr	r3, [r3, #16]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d110      	bne.n	800406c <UART_Transmit_IT+0x7a>
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800404e:	60fb      	str	r3, [r7, #12]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	68fa      	ldr	r2, [r7, #12]
 8004056:	8812      	ldrh	r2, [r2, #0]
 8004058:	05d2      	lsls	r2, r2, #23
 800405a:	0dd2      	lsrs	r2, r2, #23
 800405c:	b292      	uxth	r2, r2
 800405e:	851a      	strh	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004064:	1c9a      	adds	r2, r3, #2
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	64da      	str	r2, [r3, #76]	; 0x4c
 800406a:	e009      	b.n	8004080 <UART_Transmit_IT+0x8e>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6819      	ldr	r1, [r3, #0]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004074:	1c58      	adds	r0, r3, #1
 8004076:	687a      	ldr	r2, [r7, #4]
 8004078:	64d0      	str	r0, [r2, #76]	; 0x4c
 800407a:	781b      	ldrb	r3, [r3, #0]
 800407c:	b29b      	uxth	r3, r3
 800407e:	850b      	strh	r3, [r1, #40]	; 0x28
      }
      huart->TxXferCount--;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2252      	movs	r2, #82	; 0x52
 8004084:	5a9b      	ldrh	r3, [r3, r2]
 8004086:	b29b      	uxth	r3, r3
 8004088:	3b01      	subs	r3, #1
 800408a:	b299      	uxth	r1, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2252      	movs	r2, #82	; 0x52
 8004090:	5299      	strh	r1, [r3, r2]

      return HAL_OK;
 8004092:	2300      	movs	r3, #0
 8004094:	e000      	b.n	8004098 <UART_Transmit_IT+0xa6>
    }
  }
  else
  {
    return HAL_BUSY;
 8004096:	2302      	movs	r3, #2
  }
}
 8004098:	0018      	movs	r0, r3
 800409a:	46bd      	mov	sp, r7
 800409c:	b004      	add	sp, #16
 800409e:	bd80      	pop	{r7, pc}

080040a0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b082      	sub	sp, #8
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	6812      	ldr	r2, [r2, #0]
 80040b0:	6812      	ldr	r2, [r2, #0]
 80040b2:	2140      	movs	r1, #64	; 0x40
 80040b4:	438a      	bics	r2, r1
 80040b6:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2269      	movs	r2, #105	; 0x69
 80040bc:	2120      	movs	r1, #32
 80040be:	5499      	strb	r1, [r3, r2]

  HAL_UART_TxCpltCallback(huart);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	0018      	movs	r0, r3
 80040c4:	f7ff fc3c 	bl	8003940 <HAL_UART_TxCpltCallback>

  return HAL_OK;
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	0018      	movs	r0, r3
 80040cc:	46bd      	mov	sp, r7
 80040ce:	b002      	add	sp, #8
 80040d0:	bd80      	pop	{r7, pc}
	...

080040d4 <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b084      	sub	sp, #16
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
 80040dc:	230e      	movs	r3, #14
 80040de:	18fb      	adds	r3, r7, r3
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	215c      	movs	r1, #92	; 0x5c
 80040e4:	5a52      	ldrh	r2, [r2, r1]
 80040e6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	226a      	movs	r2, #106	; 0x6a
 80040ec:	5c9b      	ldrb	r3, [r3, r2]
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	2b22      	cmp	r3, #34	; 0x22
 80040f2:	d15a      	bne.n	80041aa <UART_Receive_IT+0xd6>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	230c      	movs	r3, #12
 80040fa:	18fb      	adds	r3, r7, r3
 80040fc:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80040fe:	801a      	strh	r2, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	689a      	ldr	r2, [r3, #8]
 8004104:	2380      	movs	r3, #128	; 0x80
 8004106:	015b      	lsls	r3, r3, #5
 8004108:	429a      	cmp	r2, r3
 800410a:	d116      	bne.n	800413a <UART_Receive_IT+0x66>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	691b      	ldr	r3, [r3, #16]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d112      	bne.n	800413a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004118:	60bb      	str	r3, [r7, #8]
      *tmp = (uint16_t)(uhdata & uhMask);
 800411a:	230c      	movs	r3, #12
 800411c:	18fb      	adds	r3, r7, r3
 800411e:	220e      	movs	r2, #14
 8004120:	18ba      	adds	r2, r7, r2
 8004122:	881b      	ldrh	r3, [r3, #0]
 8004124:	8812      	ldrh	r2, [r2, #0]
 8004126:	4013      	ands	r3, r2
 8004128:	b29a      	uxth	r2, r3
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr +=2U;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004132:	1c9a      	adds	r2, r3, #2
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	655a      	str	r2, [r3, #84]	; 0x54
 8004138:	e00f      	b.n	800415a <UART_Receive_IT+0x86>
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800413e:	1c59      	adds	r1, r3, #1
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	6551      	str	r1, [r2, #84]	; 0x54
 8004144:	220c      	movs	r2, #12
 8004146:	18ba      	adds	r2, r7, r2
 8004148:	8812      	ldrh	r2, [r2, #0]
 800414a:	b2d2      	uxtb	r2, r2
 800414c:	210e      	movs	r1, #14
 800414e:	1879      	adds	r1, r7, r1
 8004150:	8809      	ldrh	r1, [r1, #0]
 8004152:	b2c9      	uxtb	r1, r1
 8004154:	400a      	ands	r2, r1
 8004156:	b2d2      	uxtb	r2, r2
 8004158:	701a      	strb	r2, [r3, #0]
    }

    if(--huart->RxXferCount == 0U)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	225a      	movs	r2, #90	; 0x5a
 800415e:	5a9b      	ldrh	r3, [r3, r2]
 8004160:	b29b      	uxth	r3, r3
 8004162:	3b01      	subs	r3, #1
 8004164:	b29b      	uxth	r3, r3
 8004166:	687a      	ldr	r2, [r7, #4]
 8004168:	215a      	movs	r1, #90	; 0x5a
 800416a:	1c18      	adds	r0, r3, #0
 800416c:	5250      	strh	r0, [r2, r1]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d119      	bne.n	80041a6 <UART_Receive_IT+0xd2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	6812      	ldr	r2, [r2, #0]
 800417a:	6812      	ldr	r2, [r2, #0]
 800417c:	4911      	ldr	r1, [pc, #68]	; (80041c4 <UART_Receive_IT+0xf0>)
 800417e:	400a      	ands	r2, r1
 8004180:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	6812      	ldr	r2, [r2, #0]
 800418a:	6892      	ldr	r2, [r2, #8]
 800418c:	2101      	movs	r1, #1
 800418e:	438a      	bics	r2, r1
 8004190:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	226a      	movs	r2, #106	; 0x6a
 8004196:	2120      	movs	r1, #32
 8004198:	5499      	strb	r1, [r3, r2]

      HAL_UART_RxCpltCallback(huart);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	0018      	movs	r0, r3
 800419e:	f7ff fbd7 	bl	8003950 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80041a2:	2300      	movs	r3, #0
 80041a4:	e00a      	b.n	80041bc <UART_Receive_IT+0xe8>
    }

    return HAL_OK;
 80041a6:	2300      	movs	r3, #0
 80041a8:	e008      	b.n	80041bc <UART_Receive_IT+0xe8>
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	6812      	ldr	r2, [r2, #0]
 80041b2:	6992      	ldr	r2, [r2, #24]
 80041b4:	2108      	movs	r1, #8
 80041b6:	430a      	orrs	r2, r1
 80041b8:	619a      	str	r2, [r3, #24]

    return HAL_BUSY;
 80041ba:	2302      	movs	r3, #2
  }
}
 80041bc:	0018      	movs	r0, r3
 80041be:	46bd      	mov	sp, r7
 80041c0:	b004      	add	sp, #16
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	fffffedf 	.word	0xfffffedf

080041c8 <HAL_UARTEx_WakeupCallback>:
  * @brief  UART wakeup from Stop mode callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80041d0:	46c0      	nop			; (mov r8, r8)
 80041d2:	46bd      	mov	sp, r7
 80041d4:	b002      	add	sp, #8
 80041d6:	bd80      	pop	{r7, pc}

080041d8 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	af00      	add	r7, sp, #0

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80041dc:	f001 fb1e 	bl	800581c <xTaskGetSchedulerState>
 80041e0:	0003      	movs	r3, r0
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d001      	beq.n	80041ea <osSystickHandler+0x12>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 80041e6:	f000 f997 	bl	8004518 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80041ea:	46c0      	nop			; (mov r8, r8)
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}

080041f0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	3308      	adds	r3, #8
 80041fc:	001a      	movs	r2, r3
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2201      	movs	r2, #1
 8004206:	4252      	negs	r2, r2
 8004208:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	3308      	adds	r3, #8
 800420e:	001a      	movs	r2, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	3308      	adds	r3, #8
 8004218:	001a      	movs	r2, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004224:	46c0      	nop			; (mov r8, r8)
 8004226:	46bd      	mov	sp, r7
 8004228:	b002      	add	sp, #8
 800422a:	bd80      	pop	{r7, pc}

0800422c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b082      	sub	sp, #8
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2200      	movs	r2, #0
 8004238:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800423a:	46c0      	nop			; (mov r8, r8)
 800423c:	46bd      	mov	sp, r7
 800423e:	b002      	add	sp, #8
 8004240:	bd80      	pop	{r7, pc}

08004242 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004242:	b580      	push	{r7, lr}
 8004244:	b084      	sub	sp, #16
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
 800424a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	68fa      	ldr	r2, [r7, #12]
 8004256:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	689a      	ldr	r2, [r3, #8]
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	683a      	ldr	r2, [r7, #0]
 8004266:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	683a      	ldr	r2, [r7, #0]
 800426c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	687a      	ldr	r2, [r7, #4]
 8004272:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	1c5a      	adds	r2, r3, #1
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	601a      	str	r2, [r3, #0]
}
 800427e:	46c0      	nop			; (mov r8, r8)
 8004280:	46bd      	mov	sp, r7
 8004282:	b004      	add	sp, #16
 8004284:	bd80      	pop	{r7, pc}

08004286 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004286:	b580      	push	{r7, lr}
 8004288:	b084      	sub	sp, #16
 800428a:	af00      	add	r7, sp, #0
 800428c:	6078      	str	r0, [r7, #4]
 800428e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	3301      	adds	r3, #1
 800429a:	d103      	bne.n	80042a4 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	691b      	ldr	r3, [r3, #16]
 80042a0:	60fb      	str	r3, [r7, #12]
 80042a2:	e00c      	b.n	80042be <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	3308      	adds	r3, #8
 80042a8:	60fb      	str	r3, [r7, #12]
 80042aa:	e002      	b.n	80042b2 <vListInsert+0x2c>
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	60fb      	str	r3, [r7, #12]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d9f6      	bls.n	80042ac <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	685a      	ldr	r2, [r3, #4]
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	683a      	ldr	r2, [r7, #0]
 80042cc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	68fa      	ldr	r2, [r7, #12]
 80042d2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	683a      	ldr	r2, [r7, #0]
 80042d8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	1c5a      	adds	r2, r3, #1
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	601a      	str	r2, [r3, #0]
}
 80042ea:	46c0      	nop			; (mov r8, r8)
 80042ec:	46bd      	mov	sp, r7
 80042ee:	b004      	add	sp, #16
 80042f0:	bd80      	pop	{r7, pc}

080042f2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b084      	sub	sp, #16
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	6892      	ldr	r2, [r2, #8]
 8004308:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	6852      	ldr	r2, [r2, #4]
 8004312:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	685a      	ldr	r2, [r3, #4]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	429a      	cmp	r2, r3
 800431c:	d103      	bne.n	8004326 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	689a      	ldr	r2, [r3, #8]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	1e5a      	subs	r2, r3, #1
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
}
 800433a:	0018      	movs	r0, r3
 800433c:	46bd      	mov	sp, r7
 800433e:	b004      	add	sp, #16
 8004340:	bd80      	pop	{r7, pc}
	...

08004344 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b084      	sub	sp, #16
 8004348:	af00      	add	r7, sp, #0
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	3b04      	subs	r3, #4
 8004354:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2280      	movs	r2, #128	; 0x80
 800435a:	0452      	lsls	r2, r2, #17
 800435c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	3b04      	subs	r3, #4
 8004362:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8004364:	68ba      	ldr	r2, [r7, #8]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	3b04      	subs	r3, #4
 800436e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004370:	4a08      	ldr	r2, [pc, #32]	; (8004394 <pxPortInitialiseStack+0x50>)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	3b14      	subs	r3, #20
 800437a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800437c:	687a      	ldr	r2, [r7, #4]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	3b20      	subs	r3, #32
 8004386:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004388:	68fb      	ldr	r3, [r7, #12]
}
 800438a:	0018      	movs	r0, r3
 800438c:	46bd      	mov	sp, r7
 800438e:	b004      	add	sp, #16
 8004390:	bd80      	pop	{r7, pc}
 8004392:	46c0      	nop			; (mov r8, r8)
 8004394:	08004399 	.word	0x08004399

08004398 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004398:	b580      	push	{r7, lr}
 800439a:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800439c:	4b03      	ldr	r3, [pc, #12]	; (80043ac <prvTaskExitError+0x14>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	3301      	adds	r3, #1
 80043a2:	d001      	beq.n	80043a8 <prvTaskExitError+0x10>
 80043a4:	b672      	cpsid	i
 80043a6:	e7fe      	b.n	80043a6 <prvTaskExitError+0xe>
	portDISABLE_INTERRUPTS();
 80043a8:	b672      	cpsid	i
	for( ;; );
 80043aa:	e7fe      	b.n	80043aa <prvTaskExitError+0x12>
 80043ac:	20000000 	.word	0x20000000

080043b0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 80043b4:	46c0      	nop			; (mov r8, r8)
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	0000      	movs	r0, r0
 80043bc:	0000      	movs	r0, r0
	...

080043c0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 80043c0:	4a0b      	ldr	r2, [pc, #44]	; (80043f0 <pxCurrentTCBConst2>)
 80043c2:	6813      	ldr	r3, [r2, #0]
 80043c4:	6818      	ldr	r0, [r3, #0]
 80043c6:	3020      	adds	r0, #32
 80043c8:	f380 8809 	msr	PSP, r0
 80043cc:	2002      	movs	r0, #2
 80043ce:	f380 8814 	msr	CONTROL, r0
 80043d2:	f3bf 8f6f 	isb	sy
 80043d6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 80043d8:	46ae      	mov	lr, r5
 80043da:	bc08      	pop	{r3}
 80043dc:	bc04      	pop	{r2}
 80043de:	b662      	cpsie	i
 80043e0:	4718      	bx	r3
 80043e2:	46c0      	nop			; (mov r8, r8)
 80043e4:	46c0      	nop			; (mov r8, r8)
 80043e6:	46c0      	nop			; (mov r8, r8)
 80043e8:	46c0      	nop			; (mov r8, r8)
 80043ea:	46c0      	nop			; (mov r8, r8)
 80043ec:	46c0      	nop			; (mov r8, r8)
 80043ee:	46c0      	nop			; (mov r8, r8)

080043f0 <pxCurrentTCBConst2>:
 80043f0:	20001fe8 	.word	0x20001fe8
	"	bx r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 80043f4:	46c0      	nop			; (mov r8, r8)
 80043f6:	46c0      	nop			; (mov r8, r8)

080043f8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80043fc:	4b0d      	ldr	r3, [pc, #52]	; (8004434 <xPortStartScheduler+0x3c>)
 80043fe:	4a0d      	ldr	r2, [pc, #52]	; (8004434 <xPortStartScheduler+0x3c>)
 8004400:	6812      	ldr	r2, [r2, #0]
 8004402:	21ff      	movs	r1, #255	; 0xff
 8004404:	0409      	lsls	r1, r1, #16
 8004406:	430a      	orrs	r2, r1
 8004408:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800440a:	4b0a      	ldr	r3, [pc, #40]	; (8004434 <xPortStartScheduler+0x3c>)
 800440c:	4a09      	ldr	r2, [pc, #36]	; (8004434 <xPortStartScheduler+0x3c>)
 800440e:	6812      	ldr	r2, [r2, #0]
 8004410:	21ff      	movs	r1, #255	; 0xff
 8004412:	0609      	lsls	r1, r1, #24
 8004414:	430a      	orrs	r2, r1
 8004416:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004418:	f000 f898 	bl	800454c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800441c:	4b06      	ldr	r3, [pc, #24]	; (8004438 <xPortStartScheduler+0x40>)
 800441e:	2200      	movs	r2, #0
 8004420:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8004422:	f7ff ffcd 	bl	80043c0 <vPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8004426:	f7ff ffb7 	bl	8004398 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800442a:	2300      	movs	r3, #0
}
 800442c:	0018      	movs	r0, r3
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
 8004432:	46c0      	nop			; (mov r8, r8)
 8004434:	e000ed20 	.word	0xe000ed20
 8004438:	20000000 	.word	0x20000000

0800443c <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 800443c:	b580      	push	{r7, lr}
 800443e:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8004440:	4b05      	ldr	r3, [pc, #20]	; (8004458 <vPortYield+0x1c>)
 8004442:	2280      	movs	r2, #128	; 0x80
 8004444:	0552      	lsls	r2, r2, #21
 8004446:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 8004448:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800444c:	f3bf 8f6f 	isb	sy
}
 8004450:	46c0      	nop			; (mov r8, r8)
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
 8004456:	46c0      	nop			; (mov r8, r8)
 8004458:	e000ed04 	.word	0xe000ed04

0800445c <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800445c:	b580      	push	{r7, lr}
 800445e:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8004460:	b672      	cpsid	i
    uxCriticalNesting++;
 8004462:	4b06      	ldr	r3, [pc, #24]	; (800447c <vPortEnterCritical+0x20>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	1c5a      	adds	r2, r3, #1
 8004468:	4b04      	ldr	r3, [pc, #16]	; (800447c <vPortEnterCritical+0x20>)
 800446a:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" );
 800446c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8004470:	f3bf 8f6f 	isb	sy
}
 8004474:	46c0      	nop			; (mov r8, r8)
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}
 800447a:	46c0      	nop			; (mov r8, r8)
 800447c:	20000000 	.word	0x20000000

08004480 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004480:	b580      	push	{r7, lr}
 8004482:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004484:	4b09      	ldr	r3, [pc, #36]	; (80044ac <vPortExitCritical+0x2c>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d101      	bne.n	8004490 <vPortExitCritical+0x10>
 800448c:	b672      	cpsid	i
 800448e:	e7fe      	b.n	800448e <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8004490:	4b06      	ldr	r3, [pc, #24]	; (80044ac <vPortExitCritical+0x2c>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	1e5a      	subs	r2, r3, #1
 8004496:	4b05      	ldr	r3, [pc, #20]	; (80044ac <vPortExitCritical+0x2c>)
 8004498:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 800449a:	4b04      	ldr	r3, [pc, #16]	; (80044ac <vPortExitCritical+0x2c>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d100      	bne.n	80044a4 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 80044a2:	b662      	cpsie	i
    }
}
 80044a4:	46c0      	nop			; (mov r8, r8)
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	46c0      	nop			; (mov r8, r8)
 80044ac:	20000000 	.word	0x20000000

080044b0 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 80044b0:	f3ef 8010 	mrs	r0, PRIMASK
 80044b4:	b672      	cpsid	i
 80044b6:	4770      	bx	lr
					" cpsid i			\n"
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
 80044b8:	2300      	movs	r3, #0
}
 80044ba:	0018      	movs	r0, r3

080044bc <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
 80044bc:	f380 8810 	msr	PRIMASK, r0
 80044c0:	4770      	bx	lr
					" bx lr				  "
				  );

	/* Just to avoid compiler warning. */
	( void ) ulMask;
}
 80044c2:	46c0      	nop			; (mov r8, r8)
	...

080044d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80044d0:	f3ef 8009 	mrs	r0, PSP
 80044d4:	4b0e      	ldr	r3, [pc, #56]	; (8004510 <pxCurrentTCBConst>)
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	3820      	subs	r0, #32
 80044da:	6010      	str	r0, [r2, #0]
 80044dc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80044de:	4644      	mov	r4, r8
 80044e0:	464d      	mov	r5, r9
 80044e2:	4656      	mov	r6, sl
 80044e4:	465f      	mov	r7, fp
 80044e6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80044e8:	b508      	push	{r3, lr}
 80044ea:	b672      	cpsid	i
 80044ec:	f000 ff94 	bl	8005418 <vTaskSwitchContext>
 80044f0:	b662      	cpsie	i
 80044f2:	bc0c      	pop	{r2, r3}
 80044f4:	6811      	ldr	r1, [r2, #0]
 80044f6:	6808      	ldr	r0, [r1, #0]
 80044f8:	3010      	adds	r0, #16
 80044fa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80044fc:	46a0      	mov	r8, r4
 80044fe:	46a9      	mov	r9, r5
 8004500:	46b2      	mov	sl, r6
 8004502:	46bb      	mov	fp, r7
 8004504:	f380 8809 	msr	PSP, r0
 8004508:	3820      	subs	r0, #32
 800450a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800450c:	4718      	bx	r3
 800450e:	46c0      	nop			; (mov r8, r8)

08004510 <pxCurrentTCBConst>:
 8004510:	20001fe8 	.word	0x20001fe8
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8004514:	46c0      	nop			; (mov r8, r8)
 8004516:	46c0      	nop			; (mov r8, r8)

08004518 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b082      	sub	sp, #8
 800451c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800451e:	f7ff ffc7 	bl	80044b0 <ulSetInterruptMaskFromISR>
 8004522:	0003      	movs	r3, r0
 8004524:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004526:	f000 fec3 	bl	80052b0 <xTaskIncrementTick>
 800452a:	1e03      	subs	r3, r0, #0
 800452c:	d003      	beq.n	8004536 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800452e:	4b06      	ldr	r3, [pc, #24]	; (8004548 <xPortSysTickHandler+0x30>)
 8004530:	2280      	movs	r2, #128	; 0x80
 8004532:	0552      	lsls	r2, r2, #21
 8004534:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	0018      	movs	r0, r3
 800453a:	f7ff ffbf 	bl	80044bc <vClearInterruptMaskFromISR>
}
 800453e:	46c0      	nop			; (mov r8, r8)
 8004540:	46bd      	mov	sp, r7
 8004542:	b002      	add	sp, #8
 8004544:	bd80      	pop	{r7, pc}
 8004546:	46c0      	nop			; (mov r8, r8)
 8004548:	e000ed04 	.word	0xe000ed04

0800454c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800454c:	b5b0      	push	{r4, r5, r7, lr}
 800454e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */
	/* Configure SysTick to interrupt at the requested rate. */

	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004550:	4c07      	ldr	r4, [pc, #28]	; (8004570 <vPortSetupTimerInterrupt+0x24>)
 8004552:	4b08      	ldr	r3, [pc, #32]	; (8004574 <vPortSetupTimerInterrupt+0x28>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	21c8      	movs	r1, #200	; 0xc8
 8004558:	0018      	movs	r0, r3
 800455a:	f7fb fddd 	bl	8000118 <__udivsi3>
 800455e:	0003      	movs	r3, r0
 8004560:	3b01      	subs	r3, #1
 8004562:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8004564:	4b04      	ldr	r3, [pc, #16]	; (8004578 <vPortSetupTimerInterrupt+0x2c>)
 8004566:	2207      	movs	r2, #7
 8004568:	601a      	str	r2, [r3, #0]
}
 800456a:	46c0      	nop			; (mov r8, r8)
 800456c:	46bd      	mov	sp, r7
 800456e:	bdb0      	pop	{r4, r5, r7, pc}
 8004570:	e000e014 	.word	0xe000e014
 8004574:	20000004 	.word	0x20000004
 8004578:	e000e010 	.word	0xe000e010

0800457c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b086      	sub	sp, #24
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004584:	2300      	movs	r3, #0
 8004586:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8004588:	f000 fdec 	bl	8005164 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800458c:	4b49      	ldr	r3, [pc, #292]	; (80046b4 <pvPortMalloc+0x138>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d101      	bne.n	8004598 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004594:	f000 f8e0 	bl	8004758 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004598:	4b47      	ldr	r3, [pc, #284]	; (80046b8 <pvPortMalloc+0x13c>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	4013      	ands	r3, r2
 80045a0:	d000      	beq.n	80045a4 <pvPortMalloc+0x28>
 80045a2:	e079      	b.n	8004698 <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d012      	beq.n	80045d0 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 80045aa:	2208      	movs	r2, #8
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	189b      	adds	r3, r3, r2
 80045b0:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2207      	movs	r2, #7
 80045b6:	4013      	ands	r3, r2
 80045b8:	d00a      	beq.n	80045d0 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2207      	movs	r2, #7
 80045be:	4393      	bics	r3, r2
 80045c0:	3308      	adds	r3, #8
 80045c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2207      	movs	r2, #7
 80045c8:	4013      	ands	r3, r2
 80045ca:	d001      	beq.n	80045d0 <pvPortMalloc+0x54>
 80045cc:	b672      	cpsid	i
 80045ce:	e7fe      	b.n	80045ce <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d060      	beq.n	8004698 <pvPortMalloc+0x11c>
 80045d6:	4b39      	ldr	r3, [pc, #228]	; (80046bc <pvPortMalloc+0x140>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	687a      	ldr	r2, [r7, #4]
 80045dc:	429a      	cmp	r2, r3
 80045de:	d85b      	bhi.n	8004698 <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80045e0:	4b37      	ldr	r3, [pc, #220]	; (80046c0 <pvPortMalloc+0x144>)
 80045e2:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 80045e4:	4b36      	ldr	r3, [pc, #216]	; (80046c0 <pvPortMalloc+0x144>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80045ea:	e004      	b.n	80045f6 <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	685a      	ldr	r2, [r3, #4]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d203      	bcs.n	8004608 <pvPortMalloc+0x8c>
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d1f1      	bne.n	80045ec <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004608:	4b2a      	ldr	r3, [pc, #168]	; (80046b4 <pvPortMalloc+0x138>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	697a      	ldr	r2, [r7, #20]
 800460e:	429a      	cmp	r2, r3
 8004610:	d042      	beq.n	8004698 <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	2208      	movs	r2, #8
 8004618:	189b      	adds	r3, r3, r2
 800461a:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	685a      	ldr	r2, [r3, #4]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	1ad2      	subs	r2, r2, r3
 800462c:	2308      	movs	r3, #8
 800462e:	005b      	lsls	r3, r3, #1
 8004630:	429a      	cmp	r2, r3
 8004632:	d916      	bls.n	8004662 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004634:	697a      	ldr	r2, [r7, #20]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	18d3      	adds	r3, r2, r3
 800463a:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	2207      	movs	r2, #7
 8004640:	4013      	ands	r3, r2
 8004642:	d001      	beq.n	8004648 <pvPortMalloc+0xcc>
 8004644:	b672      	cpsid	i
 8004646:	e7fe      	b.n	8004646 <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	685a      	ldr	r2, [r3, #4]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	1ad2      	subs	r2, r2, r3
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	0018      	movs	r0, r3
 800465e:	f000 f8db 	bl	8004818 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004662:	4b16      	ldr	r3, [pc, #88]	; (80046bc <pvPortMalloc+0x140>)
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	1ad2      	subs	r2, r2, r3
 800466c:	4b13      	ldr	r3, [pc, #76]	; (80046bc <pvPortMalloc+0x140>)
 800466e:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004670:	4b12      	ldr	r3, [pc, #72]	; (80046bc <pvPortMalloc+0x140>)
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	4b13      	ldr	r3, [pc, #76]	; (80046c4 <pvPortMalloc+0x148>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	429a      	cmp	r2, r3
 800467a:	d203      	bcs.n	8004684 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800467c:	4b0f      	ldr	r3, [pc, #60]	; (80046bc <pvPortMalloc+0x140>)
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	4b10      	ldr	r3, [pc, #64]	; (80046c4 <pvPortMalloc+0x148>)
 8004682:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	685a      	ldr	r2, [r3, #4]
 8004688:	4b0b      	ldr	r3, [pc, #44]	; (80046b8 <pvPortMalloc+0x13c>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	431a      	orrs	r2, r3
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	2200      	movs	r2, #0
 8004696:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004698:	f000 fd70 	bl	800517c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2207      	movs	r2, #7
 80046a0:	4013      	ands	r3, r2
 80046a2:	d001      	beq.n	80046a8 <pvPortMalloc+0x12c>
 80046a4:	b672      	cpsid	i
 80046a6:	e7fe      	b.n	80046a6 <pvPortMalloc+0x12a>
	return pvReturn;
 80046a8:	68fb      	ldr	r3, [r7, #12]
}
 80046aa:	0018      	movs	r0, r3
 80046ac:	46bd      	mov	sp, r7
 80046ae:	b006      	add	sp, #24
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	46c0      	nop			; (mov r8, r8)
 80046b4:	20001fd8 	.word	0x20001fd8
 80046b8:	20001fe4 	.word	0x20001fe4
 80046bc:	20001fdc 	.word	0x20001fdc
 80046c0:	20001fd0 	.word	0x20001fd0
 80046c4:	20001fe0 	.word	0x20001fe0

080046c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d035      	beq.n	8004746 <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80046da:	2308      	movs	r3, #8
 80046dc:	425b      	negs	r3, r3
 80046de:	68fa      	ldr	r2, [r7, #12]
 80046e0:	18d3      	adds	r3, r2, r3
 80046e2:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	685a      	ldr	r2, [r3, #4]
 80046ec:	4b18      	ldr	r3, [pc, #96]	; (8004750 <vPortFree+0x88>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4013      	ands	r3, r2
 80046f2:	d101      	bne.n	80046f8 <vPortFree+0x30>
 80046f4:	b672      	cpsid	i
 80046f6:	e7fe      	b.n	80046f6 <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d001      	beq.n	8004704 <vPortFree+0x3c>
 8004700:	b672      	cpsid	i
 8004702:	e7fe      	b.n	8004702 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	685a      	ldr	r2, [r3, #4]
 8004708:	4b11      	ldr	r3, [pc, #68]	; (8004750 <vPortFree+0x88>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4013      	ands	r3, r2
 800470e:	d01a      	beq.n	8004746 <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d116      	bne.n	8004746 <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	685a      	ldr	r2, [r3, #4]
 800471c:	4b0c      	ldr	r3, [pc, #48]	; (8004750 <vPortFree+0x88>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	43db      	mvns	r3, r3
 8004722:	401a      	ands	r2, r3
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004728:	f000 fd1c 	bl	8005164 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	685a      	ldr	r2, [r3, #4]
 8004730:	4b08      	ldr	r3, [pc, #32]	; (8004754 <vPortFree+0x8c>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	18d2      	adds	r2, r2, r3
 8004736:	4b07      	ldr	r3, [pc, #28]	; (8004754 <vPortFree+0x8c>)
 8004738:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	0018      	movs	r0, r3
 800473e:	f000 f86b 	bl	8004818 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004742:	f000 fd1b 	bl	800517c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004746:	46c0      	nop			; (mov r8, r8)
 8004748:	46bd      	mov	sp, r7
 800474a:	b004      	add	sp, #16
 800474c:	bd80      	pop	{r7, pc}
 800474e:	46c0      	nop			; (mov r8, r8)
 8004750:	20001fe4 	.word	0x20001fe4
 8004754:	20001fdc 	.word	0x20001fdc

08004758 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b084      	sub	sp, #16
 800475c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800475e:	23fa      	movs	r3, #250	; 0xfa
 8004760:	015b      	lsls	r3, r3, #5
 8004762:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004764:	4b26      	ldr	r3, [pc, #152]	; (8004800 <prvHeapInit+0xa8>)
 8004766:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2207      	movs	r2, #7
 800476c:	4013      	ands	r3, r2
 800476e:	d00c      	beq.n	800478a <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	3307      	adds	r3, #7
 8004774:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2207      	movs	r2, #7
 800477a:	4393      	bics	r3, r2
 800477c:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800477e:	68ba      	ldr	r2, [r7, #8]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	1ad2      	subs	r2, r2, r3
 8004784:	4b1e      	ldr	r3, [pc, #120]	; (8004800 <prvHeapInit+0xa8>)
 8004786:	18d3      	adds	r3, r2, r3
 8004788:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800478e:	4b1d      	ldr	r3, [pc, #116]	; (8004804 <prvHeapInit+0xac>)
 8004790:	687a      	ldr	r2, [r7, #4]
 8004792:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004794:	4b1b      	ldr	r3, [pc, #108]	; (8004804 <prvHeapInit+0xac>)
 8004796:	2200      	movs	r2, #0
 8004798:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800479a:	687a      	ldr	r2, [r7, #4]
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	18d3      	adds	r3, r2, r3
 80047a0:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80047a2:	2208      	movs	r2, #8
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	1a9b      	subs	r3, r3, r2
 80047a8:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2207      	movs	r2, #7
 80047ae:	4393      	bics	r3, r2
 80047b0:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80047b2:	68fa      	ldr	r2, [r7, #12]
 80047b4:	4b14      	ldr	r3, [pc, #80]	; (8004808 <prvHeapInit+0xb0>)
 80047b6:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 80047b8:	4b13      	ldr	r3, [pc, #76]	; (8004808 <prvHeapInit+0xb0>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2200      	movs	r2, #0
 80047be:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80047c0:	4b11      	ldr	r3, [pc, #68]	; (8004808 <prvHeapInit+0xb0>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2200      	movs	r2, #0
 80047c6:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	68fa      	ldr	r2, [r7, #12]
 80047d0:	1ad2      	subs	r2, r2, r3
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80047d6:	4b0c      	ldr	r3, [pc, #48]	; (8004808 <prvHeapInit+0xb0>)
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	685a      	ldr	r2, [r3, #4]
 80047e2:	4b0a      	ldr	r3, [pc, #40]	; (800480c <prvHeapInit+0xb4>)
 80047e4:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	685a      	ldr	r2, [r3, #4]
 80047ea:	4b09      	ldr	r3, [pc, #36]	; (8004810 <prvHeapInit+0xb8>)
 80047ec:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80047ee:	4b09      	ldr	r3, [pc, #36]	; (8004814 <prvHeapInit+0xbc>)
 80047f0:	2280      	movs	r2, #128	; 0x80
 80047f2:	0612      	lsls	r2, r2, #24
 80047f4:	601a      	str	r2, [r3, #0]
}
 80047f6:	46c0      	nop			; (mov r8, r8)
 80047f8:	46bd      	mov	sp, r7
 80047fa:	b004      	add	sp, #16
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	46c0      	nop			; (mov r8, r8)
 8004800:	20000090 	.word	0x20000090
 8004804:	20001fd0 	.word	0x20001fd0
 8004808:	20001fd8 	.word	0x20001fd8
 800480c:	20001fe0 	.word	0x20001fe0
 8004810:	20001fdc 	.word	0x20001fdc
 8004814:	20001fe4 	.word	0x20001fe4

08004818 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b084      	sub	sp, #16
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004820:	4b27      	ldr	r3, [pc, #156]	; (80048c0 <prvInsertBlockIntoFreeList+0xa8>)
 8004822:	60fb      	str	r3, [r7, #12]
 8004824:	e002      	b.n	800482c <prvInsertBlockIntoFreeList+0x14>
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	60fb      	str	r3, [r7, #12]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	429a      	cmp	r2, r3
 8004834:	d3f7      	bcc.n	8004826 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	68ba      	ldr	r2, [r7, #8]
 8004840:	18d2      	adds	r2, r2, r3
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	429a      	cmp	r2, r3
 8004846:	d108      	bne.n	800485a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	685a      	ldr	r2, [r3, #4]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	18d2      	adds	r2, r2, r3
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	68ba      	ldr	r2, [r7, #8]
 8004864:	18d2      	adds	r2, r2, r3
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	429a      	cmp	r2, r3
 800486c:	d118      	bne.n	80048a0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	4b14      	ldr	r3, [pc, #80]	; (80048c4 <prvInsertBlockIntoFreeList+0xac>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	429a      	cmp	r2, r3
 8004878:	d00d      	beq.n	8004896 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685a      	ldr	r2, [r3, #4]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	18d2      	adds	r2, r2, r3
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	601a      	str	r2, [r3, #0]
 8004894:	e008      	b.n	80048a8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004896:	4b0b      	ldr	r3, [pc, #44]	; (80048c4 <prvInsertBlockIntoFreeList+0xac>)
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	601a      	str	r2, [r3, #0]
 800489e:	e003      	b.n	80048a8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80048a8:	68fa      	ldr	r2, [r7, #12]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d002      	beq.n	80048b6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	687a      	ldr	r2, [r7, #4]
 80048b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80048b6:	46c0      	nop			; (mov r8, r8)
 80048b8:	46bd      	mov	sp, r7
 80048ba:	b004      	add	sp, #16
 80048bc:	bd80      	pop	{r7, pc}
 80048be:	46c0      	nop			; (mov r8, r8)
 80048c0:	20001fd0 	.word	0x20001fd0
 80048c4:	20001fd8 	.word	0x20001fd8

080048c8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d101      	bne.n	80048e0 <xQueueGenericReset+0x18>
 80048dc:	b672      	cpsid	i
 80048de:	e7fe      	b.n	80048de <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 80048e0:	f7ff fdbc 	bl	800445c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f0:	434b      	muls	r3, r1
 80048f2:	18d2      	adds	r2, r2, r3
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2200      	movs	r2, #0
 80048fc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800490e:	1e59      	subs	r1, r3, #1
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004914:	434b      	muls	r3, r1
 8004916:	18d2      	adds	r2, r2, r3
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2244      	movs	r2, #68	; 0x44
 8004920:	21ff      	movs	r1, #255	; 0xff
 8004922:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2245      	movs	r2, #69	; 0x45
 8004928:	21ff      	movs	r1, #255	; 0xff
 800492a:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d10d      	bne.n	800494e <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	691b      	ldr	r3, [r3, #16]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d013      	beq.n	8004962 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	3310      	adds	r3, #16
 800493e:	0018      	movs	r0, r3
 8004940:	f000 fdda 	bl	80054f8 <xTaskRemoveFromEventList>
 8004944:	1e03      	subs	r3, r0, #0
 8004946:	d00c      	beq.n	8004962 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004948:	f7ff fd78 	bl	800443c <vPortYield>
 800494c:	e009      	b.n	8004962 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	3310      	adds	r3, #16
 8004952:	0018      	movs	r0, r3
 8004954:	f7ff fc4c 	bl	80041f0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	3324      	adds	r3, #36	; 0x24
 800495c:	0018      	movs	r0, r3
 800495e:	f7ff fc47 	bl	80041f0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004962:	f7ff fd8d 	bl	8004480 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004966:	2301      	movs	r3, #1
}
 8004968:	0018      	movs	r0, r3
 800496a:	46bd      	mov	sp, r7
 800496c:	b004      	add	sp, #16
 800496e:	bd80      	pop	{r7, pc}

08004970 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004970:	b590      	push	{r4, r7, lr}
 8004972:	b08b      	sub	sp, #44	; 0x2c
 8004974:	af02      	add	r7, sp, #8
 8004976:	60f8      	str	r0, [r7, #12]
 8004978:	60b9      	str	r1, [r7, #8]
 800497a:	1dfb      	adds	r3, r7, #7
 800497c:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d101      	bne.n	8004988 <xQueueGenericCreate+0x18>
 8004984:	b672      	cpsid	i
 8004986:	e7fe      	b.n	8004986 <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d102      	bne.n	8004994 <xQueueGenericCreate+0x24>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800498e:	2300      	movs	r3, #0
 8004990:	61fb      	str	r3, [r7, #28]
 8004992:	e003      	b.n	800499c <xQueueGenericCreate+0x2c>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	68ba      	ldr	r2, [r7, #8]
 8004998:	4353      	muls	r3, r2
 800499a:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800499c:	69fb      	ldr	r3, [r7, #28]
 800499e:	3350      	adds	r3, #80	; 0x50
 80049a0:	0018      	movs	r0, r3
 80049a2:	f7ff fdeb 	bl	800457c <pvPortMalloc>
 80049a6:	0003      	movs	r3, r0
 80049a8:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 80049aa:	69bb      	ldr	r3, [r7, #24]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d00c      	beq.n	80049ca <xQueueGenericCreate+0x5a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80049b0:	69bb      	ldr	r3, [r7, #24]
 80049b2:	3350      	adds	r3, #80	; 0x50
 80049b4:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80049b6:	1dfb      	adds	r3, r7, #7
 80049b8:	781c      	ldrb	r4, [r3, #0]
 80049ba:	697a      	ldr	r2, [r7, #20]
 80049bc:	68b9      	ldr	r1, [r7, #8]
 80049be:	68f8      	ldr	r0, [r7, #12]
 80049c0:	69bb      	ldr	r3, [r7, #24]
 80049c2:	9300      	str	r3, [sp, #0]
 80049c4:	0023      	movs	r3, r4
 80049c6:	f000 f805 	bl	80049d4 <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 80049ca:	69bb      	ldr	r3, [r7, #24]
	}
 80049cc:	0018      	movs	r0, r3
 80049ce:	46bd      	mov	sp, r7
 80049d0:	b009      	add	sp, #36	; 0x24
 80049d2:	bd90      	pop	{r4, r7, pc}

080049d4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b084      	sub	sp, #16
 80049d8:	af00      	add	r7, sp, #0
 80049da:	60f8      	str	r0, [r7, #12]
 80049dc:	60b9      	str	r1, [r7, #8]
 80049de:	607a      	str	r2, [r7, #4]
 80049e0:	001a      	movs	r2, r3
 80049e2:	1cfb      	adds	r3, r7, #3
 80049e4:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d103      	bne.n	80049f4 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80049ec:	69bb      	ldr	r3, [r7, #24]
 80049ee:	69ba      	ldr	r2, [r7, #24]
 80049f0:	601a      	str	r2, [r3, #0]
 80049f2:	e002      	b.n	80049fa <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80049f4:	69bb      	ldr	r3, [r7, #24]
 80049f6:	687a      	ldr	r2, [r7, #4]
 80049f8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80049fa:	69bb      	ldr	r3, [r7, #24]
 80049fc:	68fa      	ldr	r2, [r7, #12]
 80049fe:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004a00:	69bb      	ldr	r3, [r7, #24]
 8004a02:	68ba      	ldr	r2, [r7, #8]
 8004a04:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004a06:	69bb      	ldr	r3, [r7, #24]
 8004a08:	2101      	movs	r1, #1
 8004a0a:	0018      	movs	r0, r3
 8004a0c:	f7ff ff5c 	bl	80048c8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004a10:	69bb      	ldr	r3, [r7, #24]
 8004a12:	1cfa      	adds	r2, r7, #3
 8004a14:	214c      	movs	r1, #76	; 0x4c
 8004a16:	7812      	ldrb	r2, [r2, #0]
 8004a18:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004a1a:	46c0      	nop			; (mov r8, r8)
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	b004      	add	sp, #16
 8004a20:	bd80      	pop	{r7, pc}

08004a22 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8004a22:	b580      	push	{r7, lr}
 8004a24:	b082      	sub	sp, #8
 8004a26:	af00      	add	r7, sp, #0
 8004a28:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d00e      	beq.n	8004a4e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2200      	movs	r2, #0
 8004a34:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	2300      	movs	r3, #0
 8004a46:	2200      	movs	r2, #0
 8004a48:	2100      	movs	r1, #0
 8004a4a:	f000 f820 	bl	8004a8e <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004a4e:	46c0      	nop			; (mov r8, r8)
 8004a50:	46bd      	mov	sp, r7
 8004a52:	b002      	add	sp, #8
 8004a54:	bd80      	pop	{r7, pc}

08004a56 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004a56:	b580      	push	{r7, lr}
 8004a58:	b086      	sub	sp, #24
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	0002      	movs	r2, r0
 8004a5e:	1dfb      	adds	r3, r7, #7
 8004a60:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004a62:	2301      	movs	r3, #1
 8004a64:	617b      	str	r3, [r7, #20]
 8004a66:	2300      	movs	r3, #0
 8004a68:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004a6a:	1dfb      	adds	r3, r7, #7
 8004a6c:	781a      	ldrb	r2, [r3, #0]
 8004a6e:	6939      	ldr	r1, [r7, #16]
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	0018      	movs	r0, r3
 8004a74:	f7ff ff7c 	bl	8004970 <xQueueGenericCreate>
 8004a78:	0003      	movs	r3, r0
 8004a7a:	60fb      	str	r3, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	0018      	movs	r0, r3
 8004a80:	f7ff ffcf 	bl	8004a22 <prvInitialiseMutex>

		return pxNewQueue;
 8004a84:	68fb      	ldr	r3, [r7, #12]
	}
 8004a86:	0018      	movs	r0, r3
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	b006      	add	sp, #24
 8004a8c:	bd80      	pop	{r7, pc}

08004a8e <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004a8e:	b580      	push	{r7, lr}
 8004a90:	b08a      	sub	sp, #40	; 0x28
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	60f8      	str	r0, [r7, #12]
 8004a96:	60b9      	str	r1, [r7, #8]
 8004a98:	607a      	str	r2, [r7, #4]
 8004a9a:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8004aa4:	6a3b      	ldr	r3, [r7, #32]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d101      	bne.n	8004aae <xQueueGenericSend+0x20>
 8004aaa:	b672      	cpsid	i
 8004aac:	e7fe      	b.n	8004aac <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d103      	bne.n	8004abc <xQueueGenericSend+0x2e>
 8004ab4:	6a3b      	ldr	r3, [r7, #32]
 8004ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d101      	bne.n	8004ac0 <xQueueGenericSend+0x32>
 8004abc:	2301      	movs	r3, #1
 8004abe:	e000      	b.n	8004ac2 <xQueueGenericSend+0x34>
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d101      	bne.n	8004aca <xQueueGenericSend+0x3c>
 8004ac6:	b672      	cpsid	i
 8004ac8:	e7fe      	b.n	8004ac8 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	2b02      	cmp	r3, #2
 8004ace:	d103      	bne.n	8004ad8 <xQueueGenericSend+0x4a>
 8004ad0:	6a3b      	ldr	r3, [r7, #32]
 8004ad2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	d101      	bne.n	8004adc <xQueueGenericSend+0x4e>
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e000      	b.n	8004ade <xQueueGenericSend+0x50>
 8004adc:	2300      	movs	r3, #0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d101      	bne.n	8004ae6 <xQueueGenericSend+0x58>
 8004ae2:	b672      	cpsid	i
 8004ae4:	e7fe      	b.n	8004ae4 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004ae6:	f000 fe99 	bl	800581c <xTaskGetSchedulerState>
 8004aea:	1e03      	subs	r3, r0, #0
 8004aec:	d102      	bne.n	8004af4 <xQueueGenericSend+0x66>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d101      	bne.n	8004af8 <xQueueGenericSend+0x6a>
 8004af4:	2301      	movs	r3, #1
 8004af6:	e000      	b.n	8004afa <xQueueGenericSend+0x6c>
 8004af8:	2300      	movs	r3, #0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d101      	bne.n	8004b02 <xQueueGenericSend+0x74>
 8004afe:	b672      	cpsid	i
 8004b00:	e7fe      	b.n	8004b00 <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004b02:	f7ff fcab 	bl	800445c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004b06:	6a3b      	ldr	r3, [r7, #32]
 8004b08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b0a:	6a3b      	ldr	r3, [r7, #32]
 8004b0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	d302      	bcc.n	8004b18 <xQueueGenericSend+0x8a>
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	2b02      	cmp	r3, #2
 8004b16:	d11e      	bne.n	8004b56 <xQueueGenericSend+0xc8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004b18:	683a      	ldr	r2, [r7, #0]
 8004b1a:	68b9      	ldr	r1, [r7, #8]
 8004b1c:	6a3b      	ldr	r3, [r7, #32]
 8004b1e:	0018      	movs	r0, r3
 8004b20:	f000 f879 	bl	8004c16 <prvCopyDataToQueue>
 8004b24:	0003      	movs	r3, r0
 8004b26:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b28:	6a3b      	ldr	r3, [r7, #32]
 8004b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d009      	beq.n	8004b44 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b30:	6a3b      	ldr	r3, [r7, #32]
 8004b32:	3324      	adds	r3, #36	; 0x24
 8004b34:	0018      	movs	r0, r3
 8004b36:	f000 fcdf 	bl	80054f8 <xTaskRemoveFromEventList>
 8004b3a:	1e03      	subs	r3, r0, #0
 8004b3c:	d007      	beq.n	8004b4e <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004b3e:	f7ff fc7d 	bl	800443c <vPortYield>
 8004b42:	e004      	b.n	8004b4e <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d001      	beq.n	8004b4e <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004b4a:	f7ff fc77 	bl	800443c <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004b4e:	f7ff fc97 	bl	8004480 <vPortExitCritical>
				return pdPASS;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e05b      	b.n	8004c0e <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d103      	bne.n	8004b64 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004b5c:	f7ff fc90 	bl	8004480 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004b60:	2300      	movs	r3, #0
 8004b62:	e054      	b.n	8004c0e <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d106      	bne.n	8004b78 <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8004b6a:	2314      	movs	r3, #20
 8004b6c:	18fb      	adds	r3, r7, r3
 8004b6e:	0018      	movs	r0, r3
 8004b70:	f000 fd1e 	bl	80055b0 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b74:	2301      	movs	r3, #1
 8004b76:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b78:	f7ff fc82 	bl	8004480 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b7c:	f000 faf2 	bl	8005164 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b80:	f7ff fc6c 	bl	800445c <vPortEnterCritical>
 8004b84:	6a3b      	ldr	r3, [r7, #32]
 8004b86:	2244      	movs	r2, #68	; 0x44
 8004b88:	5c9b      	ldrb	r3, [r3, r2]
 8004b8a:	b25b      	sxtb	r3, r3
 8004b8c:	3301      	adds	r3, #1
 8004b8e:	d103      	bne.n	8004b98 <xQueueGenericSend+0x10a>
 8004b90:	6a3b      	ldr	r3, [r7, #32]
 8004b92:	2244      	movs	r2, #68	; 0x44
 8004b94:	2100      	movs	r1, #0
 8004b96:	5499      	strb	r1, [r3, r2]
 8004b98:	6a3b      	ldr	r3, [r7, #32]
 8004b9a:	2245      	movs	r2, #69	; 0x45
 8004b9c:	5c9b      	ldrb	r3, [r3, r2]
 8004b9e:	b25b      	sxtb	r3, r3
 8004ba0:	3301      	adds	r3, #1
 8004ba2:	d103      	bne.n	8004bac <xQueueGenericSend+0x11e>
 8004ba4:	6a3b      	ldr	r3, [r7, #32]
 8004ba6:	2245      	movs	r2, #69	; 0x45
 8004ba8:	2100      	movs	r1, #0
 8004baa:	5499      	strb	r1, [r3, r2]
 8004bac:	f7ff fc68 	bl	8004480 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004bb0:	1d3a      	adds	r2, r7, #4
 8004bb2:	2314      	movs	r3, #20
 8004bb4:	18fb      	adds	r3, r7, r3
 8004bb6:	0011      	movs	r1, r2
 8004bb8:	0018      	movs	r0, r3
 8004bba:	f000 fd13 	bl	80055e4 <xTaskCheckForTimeOut>
 8004bbe:	1e03      	subs	r3, r0, #0
 8004bc0:	d11e      	bne.n	8004c00 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004bc2:	6a3b      	ldr	r3, [r7, #32]
 8004bc4:	0018      	movs	r0, r3
 8004bc6:	f000 f8f1 	bl	8004dac <prvIsQueueFull>
 8004bca:	1e03      	subs	r3, r0, #0
 8004bcc:	d011      	beq.n	8004bf2 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004bce:	6a3b      	ldr	r3, [r7, #32]
 8004bd0:	3310      	adds	r3, #16
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	0011      	movs	r1, r2
 8004bd6:	0018      	movs	r0, r3
 8004bd8:	f000 fc70 	bl	80054bc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004bdc:	6a3b      	ldr	r3, [r7, #32]
 8004bde:	0018      	movs	r0, r3
 8004be0:	f000 f884 	bl	8004cec <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004be4:	f000 faca 	bl	800517c <xTaskResumeAll>
 8004be8:	1e03      	subs	r3, r0, #0
 8004bea:	d18a      	bne.n	8004b02 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 8004bec:	f7ff fc26 	bl	800443c <vPortYield>
 8004bf0:	e787      	b.n	8004b02 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004bf2:	6a3b      	ldr	r3, [r7, #32]
 8004bf4:	0018      	movs	r0, r3
 8004bf6:	f000 f879 	bl	8004cec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004bfa:	f000 fabf 	bl	800517c <xTaskResumeAll>
 8004bfe:	e780      	b.n	8004b02 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004c00:	6a3b      	ldr	r3, [r7, #32]
 8004c02:	0018      	movs	r0, r3
 8004c04:	f000 f872 	bl	8004cec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004c08:	f000 fab8 	bl	800517c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004c0c:	2300      	movs	r3, #0
		}
	}
}
 8004c0e:	0018      	movs	r0, r3
 8004c10:	46bd      	mov	sp, r7
 8004c12:	b00a      	add	sp, #40	; 0x28
 8004c14:	bd80      	pop	{r7, pc}

08004c16 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004c16:	b580      	push	{r7, lr}
 8004c18:	b086      	sub	sp, #24
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	60f8      	str	r0, [r7, #12]
 8004c1e:	60b9      	str	r1, [r7, #8]
 8004c20:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004c22:	2300      	movs	r3, #0
 8004c24:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c2a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d10e      	bne.n	8004c52 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d14e      	bne.n	8004cda <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	0018      	movs	r0, r3
 8004c42:	f000 fe07 	bl	8005854 <xTaskPriorityDisinherit>
 8004c46:	0003      	movs	r3, r0
 8004c48:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	605a      	str	r2, [r3, #4]
 8004c50:	e043      	b.n	8004cda <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d119      	bne.n	8004c8c <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6898      	ldr	r0, [r3, #8]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	0019      	movs	r1, r3
 8004c64:	f002 fce4 	bl	8007630 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	689a      	ldr	r2, [r3, #8]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c70:	18d2      	adds	r2, r2, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	689a      	ldr	r2, [r3, #8]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d32b      	bcc.n	8004cda <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	609a      	str	r2, [r3, #8]
 8004c8a:	e026      	b.n	8004cda <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	68d8      	ldr	r0, [r3, #12]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	0019      	movs	r1, r3
 8004c98:	f002 fcca 	bl	8007630 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	68da      	ldr	r2, [r3, #12]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca4:	425b      	negs	r3, r3
 8004ca6:	18d2      	adds	r2, r2, r3
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	68da      	ldr	r2, [r3, #12]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d207      	bcs.n	8004cc8 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	685a      	ldr	r2, [r3, #4]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc0:	425b      	negs	r3, r3
 8004cc2:	18d2      	adds	r2, r2, r3
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2b02      	cmp	r3, #2
 8004ccc:	d105      	bne.n	8004cda <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d002      	beq.n	8004cda <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	3b01      	subs	r3, #1
 8004cd8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	1c5a      	adds	r2, r3, #1
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004ce2:	697b      	ldr	r3, [r7, #20]
}
 8004ce4:	0018      	movs	r0, r3
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	b006      	add	sp, #24
 8004cea:	bd80      	pop	{r7, pc}

08004cec <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b084      	sub	sp, #16
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004cf4:	f7ff fbb2 	bl	800445c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004cf8:	230f      	movs	r3, #15
 8004cfa:	18fb      	adds	r3, r7, r3
 8004cfc:	687a      	ldr	r2, [r7, #4]
 8004cfe:	2145      	movs	r1, #69	; 0x45
 8004d00:	5c52      	ldrb	r2, [r2, r1]
 8004d02:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004d04:	e014      	b.n	8004d30 <prvUnlockQueue+0x44>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d017      	beq.n	8004d3e <prvUnlockQueue+0x52>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	3324      	adds	r3, #36	; 0x24
 8004d12:	0018      	movs	r0, r3
 8004d14:	f000 fbf0 	bl	80054f8 <xTaskRemoveFromEventList>
 8004d18:	1e03      	subs	r3, r0, #0
 8004d1a:	d001      	beq.n	8004d20 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004d1c:	f000 fcb0 	bl	8005680 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004d20:	230f      	movs	r3, #15
 8004d22:	18fb      	adds	r3, r7, r3
 8004d24:	781b      	ldrb	r3, [r3, #0]
 8004d26:	3b01      	subs	r3, #1
 8004d28:	b2da      	uxtb	r2, r3
 8004d2a:	230f      	movs	r3, #15
 8004d2c:	18fb      	adds	r3, r7, r3
 8004d2e:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004d30:	230f      	movs	r3, #15
 8004d32:	18fb      	adds	r3, r7, r3
 8004d34:	781b      	ldrb	r3, [r3, #0]
 8004d36:	b25b      	sxtb	r3, r3
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	dce4      	bgt.n	8004d06 <prvUnlockQueue+0x1a>
 8004d3c:	e000      	b.n	8004d40 <prvUnlockQueue+0x54>
					break;
 8004d3e:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2245      	movs	r2, #69	; 0x45
 8004d44:	21ff      	movs	r1, #255	; 0xff
 8004d46:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8004d48:	f7ff fb9a 	bl	8004480 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004d4c:	f7ff fb86 	bl	800445c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004d50:	230e      	movs	r3, #14
 8004d52:	18fb      	adds	r3, r7, r3
 8004d54:	687a      	ldr	r2, [r7, #4]
 8004d56:	2144      	movs	r1, #68	; 0x44
 8004d58:	5c52      	ldrb	r2, [r2, r1]
 8004d5a:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d5c:	e014      	b.n	8004d88 <prvUnlockQueue+0x9c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	691b      	ldr	r3, [r3, #16]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d017      	beq.n	8004d96 <prvUnlockQueue+0xaa>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	3310      	adds	r3, #16
 8004d6a:	0018      	movs	r0, r3
 8004d6c:	f000 fbc4 	bl	80054f8 <xTaskRemoveFromEventList>
 8004d70:	1e03      	subs	r3, r0, #0
 8004d72:	d001      	beq.n	8004d78 <prvUnlockQueue+0x8c>
				{
					vTaskMissedYield();
 8004d74:	f000 fc84 	bl	8005680 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004d78:	230e      	movs	r3, #14
 8004d7a:	18fb      	adds	r3, r7, r3
 8004d7c:	781b      	ldrb	r3, [r3, #0]
 8004d7e:	3b01      	subs	r3, #1
 8004d80:	b2da      	uxtb	r2, r3
 8004d82:	230e      	movs	r3, #14
 8004d84:	18fb      	adds	r3, r7, r3
 8004d86:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d88:	230e      	movs	r3, #14
 8004d8a:	18fb      	adds	r3, r7, r3
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	b25b      	sxtb	r3, r3
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	dce4      	bgt.n	8004d5e <prvUnlockQueue+0x72>
 8004d94:	e000      	b.n	8004d98 <prvUnlockQueue+0xac>
			}
			else
			{
				break;
 8004d96:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2244      	movs	r2, #68	; 0x44
 8004d9c:	21ff      	movs	r1, #255	; 0xff
 8004d9e:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8004da0:	f7ff fb6e 	bl	8004480 <vPortExitCritical>
}
 8004da4:	46c0      	nop			; (mov r8, r8)
 8004da6:	46bd      	mov	sp, r7
 8004da8:	b004      	add	sp, #16
 8004daa:	bd80      	pop	{r7, pc}

08004dac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b084      	sub	sp, #16
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004db4:	f7ff fb52 	bl	800445c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	d102      	bne.n	8004dca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	60fb      	str	r3, [r7, #12]
 8004dc8:	e001      	b.n	8004dce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004dce:	f7ff fb57 	bl	8004480 <vPortExitCritical>

	return xReturn;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
}
 8004dd4:	0018      	movs	r0, r3
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	b004      	add	sp, #16
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004ddc:	b590      	push	{r4, r7, lr}
 8004dde:	b08d      	sub	sp, #52	; 0x34
 8004de0:	af04      	add	r7, sp, #16
 8004de2:	60f8      	str	r0, [r7, #12]
 8004de4:	60b9      	str	r1, [r7, #8]
 8004de6:	603b      	str	r3, [r7, #0]
 8004de8:	1dbb      	adds	r3, r7, #6
 8004dea:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004dec:	1dbb      	adds	r3, r7, #6
 8004dee:	881b      	ldrh	r3, [r3, #0]
 8004df0:	009b      	lsls	r3, r3, #2
 8004df2:	0018      	movs	r0, r3
 8004df4:	f7ff fbc2 	bl	800457c <pvPortMalloc>
 8004df8:	0003      	movs	r3, r0
 8004dfa:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d010      	beq.n	8004e24 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004e02:	205c      	movs	r0, #92	; 0x5c
 8004e04:	f7ff fbba 	bl	800457c <pvPortMalloc>
 8004e08:	0003      	movs	r3, r0
 8004e0a:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d003      	beq.n	8004e1a <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004e12:	69fb      	ldr	r3, [r7, #28]
 8004e14:	697a      	ldr	r2, [r7, #20]
 8004e16:	631a      	str	r2, [r3, #48]	; 0x30
 8004e18:	e006      	b.n	8004e28 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	0018      	movs	r0, r3
 8004e1e:	f7ff fc53 	bl	80046c8 <vPortFree>
 8004e22:	e001      	b.n	8004e28 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004e24:	2300      	movs	r3, #0
 8004e26:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004e28:	69fb      	ldr	r3, [r7, #28]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d016      	beq.n	8004e5c <xTaskCreate+0x80>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004e2e:	1dbb      	adds	r3, r7, #6
 8004e30:	881a      	ldrh	r2, [r3, #0]
 8004e32:	683c      	ldr	r4, [r7, #0]
 8004e34:	68b9      	ldr	r1, [r7, #8]
 8004e36:	68f8      	ldr	r0, [r7, #12]
 8004e38:	2300      	movs	r3, #0
 8004e3a:	9303      	str	r3, [sp, #12]
 8004e3c:	69fb      	ldr	r3, [r7, #28]
 8004e3e:	9302      	str	r3, [sp, #8]
 8004e40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e42:	9301      	str	r3, [sp, #4]
 8004e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e46:	9300      	str	r3, [sp, #0]
 8004e48:	0023      	movs	r3, r4
 8004e4a:	f000 f80f 	bl	8004e6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e4e:	69fb      	ldr	r3, [r7, #28]
 8004e50:	0018      	movs	r0, r3
 8004e52:	f000 f88d 	bl	8004f70 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004e56:	2301      	movs	r3, #1
 8004e58:	61bb      	str	r3, [r7, #24]
 8004e5a:	e002      	b.n	8004e62 <xTaskCreate+0x86>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	425b      	negs	r3, r3
 8004e60:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004e62:	69bb      	ldr	r3, [r7, #24]
	}
 8004e64:	0018      	movs	r0, r3
 8004e66:	46bd      	mov	sp, r7
 8004e68:	b009      	add	sp, #36	; 0x24
 8004e6a:	bd90      	pop	{r4, r7, pc}

08004e6c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b086      	sub	sp, #24
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	60b9      	str	r1, [r7, #8]
 8004e76:	607a      	str	r2, [r7, #4]
 8004e78:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004e7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e7c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	009b      	lsls	r3, r3, #2
 8004e82:	001a      	movs	r2, r3
 8004e84:	21a5      	movs	r1, #165	; 0xa5
 8004e86:	f002 fbdc 	bl	8007642 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004e8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4936      	ldr	r1, [pc, #216]	; (8004f6c <prvInitialiseNewTask+0x100>)
 8004e92:	468c      	mov	ip, r1
 8004e94:	4463      	add	r3, ip
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	18d3      	adds	r3, r2, r3
 8004e9a:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	2207      	movs	r2, #7
 8004ea0:	4393      	bics	r3, r2
 8004ea2:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004ea4:	693b      	ldr	r3, [r7, #16]
 8004ea6:	2207      	movs	r2, #7
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	d001      	beq.n	8004eb0 <prvInitialiseNewTask+0x44>
 8004eac:	b672      	cpsid	i
 8004eae:	e7fe      	b.n	8004eae <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	617b      	str	r3, [r7, #20]
 8004eb4:	e013      	b.n	8004ede <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004eb6:	68ba      	ldr	r2, [r7, #8]
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	18d3      	adds	r3, r2, r3
 8004ebc:	7818      	ldrb	r0, [r3, #0]
 8004ebe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ec0:	2134      	movs	r1, #52	; 0x34
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	18d3      	adds	r3, r2, r3
 8004ec6:	185b      	adds	r3, r3, r1
 8004ec8:	1c02      	adds	r2, r0, #0
 8004eca:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8004ecc:	68ba      	ldr	r2, [r7, #8]
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	18d3      	adds	r3, r2, r3
 8004ed2:	781b      	ldrb	r3, [r3, #0]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d006      	beq.n	8004ee6 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	3301      	adds	r3, #1
 8004edc:	617b      	str	r3, [r7, #20]
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	2b0f      	cmp	r3, #15
 8004ee2:	d9e8      	bls.n	8004eb6 <prvInitialiseNewTask+0x4a>
 8004ee4:	e000      	b.n	8004ee8 <prvInitialiseNewTask+0x7c>
		{
			break;
 8004ee6:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eea:	2243      	movs	r2, #67	; 0x43
 8004eec:	2100      	movs	r1, #0
 8004eee:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004ef0:	6a3b      	ldr	r3, [r7, #32]
 8004ef2:	2b04      	cmp	r3, #4
 8004ef4:	d901      	bls.n	8004efa <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004ef6:	2304      	movs	r3, #4
 8004ef8:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004efc:	6a3a      	ldr	r2, [r7, #32]
 8004efe:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f02:	6a3a      	ldr	r2, [r7, #32]
 8004f04:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004f06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f08:	2200      	movs	r2, #0
 8004f0a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f0e:	3304      	adds	r3, #4
 8004f10:	0018      	movs	r0, r3
 8004f12:	f7ff f98b 	bl	800422c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004f16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f18:	3318      	adds	r3, #24
 8004f1a:	0018      	movs	r0, r3
 8004f1c:	f7ff f986 	bl	800422c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004f20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f24:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f26:	6a3b      	ldr	r3, [r7, #32]
 8004f28:	2205      	movs	r2, #5
 8004f2a:	1ad2      	subs	r2, r2, r3
 8004f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f2e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f34:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004f36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f38:	2200      	movs	r2, #0
 8004f3a:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f3e:	2258      	movs	r2, #88	; 0x58
 8004f40:	2100      	movs	r1, #0
 8004f42:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004f44:	683a      	ldr	r2, [r7, #0]
 8004f46:	68f9      	ldr	r1, [r7, #12]
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	0018      	movs	r0, r3
 8004f4c:	f7ff f9fa 	bl	8004344 <pxPortInitialiseStack>
 8004f50:	0002      	movs	r2, r0
 8004f52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f54:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d002      	beq.n	8004f62 <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f60:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f62:	46c0      	nop			; (mov r8, r8)
 8004f64:	46bd      	mov	sp, r7
 8004f66:	b006      	add	sp, #24
 8004f68:	bd80      	pop	{r7, pc}
 8004f6a:	46c0      	nop			; (mov r8, r8)
 8004f6c:	3fffffff 	.word	0x3fffffff

08004f70 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b082      	sub	sp, #8
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004f78:	f7ff fa70 	bl	800445c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004f7c:	4b2a      	ldr	r3, [pc, #168]	; (8005028 <prvAddNewTaskToReadyList+0xb8>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	1c5a      	adds	r2, r3, #1
 8004f82:	4b29      	ldr	r3, [pc, #164]	; (8005028 <prvAddNewTaskToReadyList+0xb8>)
 8004f84:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8004f86:	4b29      	ldr	r3, [pc, #164]	; (800502c <prvAddNewTaskToReadyList+0xbc>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d109      	bne.n	8004fa2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004f8e:	4b27      	ldr	r3, [pc, #156]	; (800502c <prvAddNewTaskToReadyList+0xbc>)
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004f94:	4b24      	ldr	r3, [pc, #144]	; (8005028 <prvAddNewTaskToReadyList+0xb8>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d110      	bne.n	8004fbe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004f9c:	f000 fb8a 	bl	80056b4 <prvInitialiseTaskLists>
 8004fa0:	e00d      	b.n	8004fbe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004fa2:	4b23      	ldr	r3, [pc, #140]	; (8005030 <prvAddNewTaskToReadyList+0xc0>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d109      	bne.n	8004fbe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004faa:	4b20      	ldr	r3, [pc, #128]	; (800502c <prvAddNewTaskToReadyList+0xbc>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d802      	bhi.n	8004fbe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004fb8:	4b1c      	ldr	r3, [pc, #112]	; (800502c <prvAddNewTaskToReadyList+0xbc>)
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004fbe:	4b1d      	ldr	r3, [pc, #116]	; (8005034 <prvAddNewTaskToReadyList+0xc4>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	1c5a      	adds	r2, r3, #1
 8004fc4:	4b1b      	ldr	r3, [pc, #108]	; (8005034 <prvAddNewTaskToReadyList+0xc4>)
 8004fc6:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004fc8:	4b1a      	ldr	r3, [pc, #104]	; (8005034 <prvAddNewTaskToReadyList+0xc4>)
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fd4:	4b18      	ldr	r3, [pc, #96]	; (8005038 <prvAddNewTaskToReadyList+0xc8>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d903      	bls.n	8004fe4 <prvAddNewTaskToReadyList+0x74>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fe0:	4b15      	ldr	r3, [pc, #84]	; (8005038 <prvAddNewTaskToReadyList+0xc8>)
 8004fe2:	601a      	str	r2, [r3, #0]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fe8:	0013      	movs	r3, r2
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	189b      	adds	r3, r3, r2
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	4a12      	ldr	r2, [pc, #72]	; (800503c <prvAddNewTaskToReadyList+0xcc>)
 8004ff2:	189a      	adds	r2, r3, r2
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	3304      	adds	r3, #4
 8004ff8:	0019      	movs	r1, r3
 8004ffa:	0010      	movs	r0, r2
 8004ffc:	f7ff f921 	bl	8004242 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005000:	f7ff fa3e 	bl	8004480 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005004:	4b0a      	ldr	r3, [pc, #40]	; (8005030 <prvAddNewTaskToReadyList+0xc0>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d008      	beq.n	800501e <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800500c:	4b07      	ldr	r3, [pc, #28]	; (800502c <prvAddNewTaskToReadyList+0xbc>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005016:	429a      	cmp	r2, r3
 8005018:	d201      	bcs.n	800501e <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800501a:	f7ff fa0f 	bl	800443c <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800501e:	46c0      	nop			; (mov r8, r8)
 8005020:	46bd      	mov	sp, r7
 8005022:	b002      	add	sp, #8
 8005024:	bd80      	pop	{r7, pc}
 8005026:	46c0      	nop			; (mov r8, r8)
 8005028:	200020c0 	.word	0x200020c0
 800502c:	20001fe8 	.word	0x20001fe8
 8005030:	200020cc 	.word	0x200020cc
 8005034:	200020dc 	.word	0x200020dc
 8005038:	200020c8 	.word	0x200020c8
 800503c:	20001fec 	.word	0x20001fec

08005040 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8005040:	b580      	push	{r7, lr}
 8005042:	b086      	sub	sp, #24
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
 8005048:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800504a:	2300      	movs	r3, #0
 800504c:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d101      	bne.n	8005058 <vTaskDelayUntil+0x18>
 8005054:	b672      	cpsid	i
 8005056:	e7fe      	b.n	8005056 <vTaskDelayUntil+0x16>
		configASSERT( ( xTimeIncrement > 0U ) );
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d101      	bne.n	8005062 <vTaskDelayUntil+0x22>
 800505e:	b672      	cpsid	i
 8005060:	e7fe      	b.n	8005060 <vTaskDelayUntil+0x20>
		configASSERT( uxSchedulerSuspended == 0 );
 8005062:	4b23      	ldr	r3, [pc, #140]	; (80050f0 <vTaskDelayUntil+0xb0>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d001      	beq.n	800506e <vTaskDelayUntil+0x2e>
 800506a:	b672      	cpsid	i
 800506c:	e7fe      	b.n	800506c <vTaskDelayUntil+0x2c>

		vTaskSuspendAll();
 800506e:	f000 f879 	bl	8005164 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8005072:	4b20      	ldr	r3, [pc, #128]	; (80050f4 <vTaskDelayUntil+0xb4>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	18d3      	adds	r3, r2, r3
 8005080:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	429a      	cmp	r2, r3
 800508a:	d90b      	bls.n	80050a4 <vTaskDelayUntil+0x64>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	429a      	cmp	r2, r3
 8005094:	d911      	bls.n	80050ba <vTaskDelayUntil+0x7a>
 8005096:	68fa      	ldr	r2, [r7, #12]
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	429a      	cmp	r2, r3
 800509c:	d90d      	bls.n	80050ba <vTaskDelayUntil+0x7a>
				{
					xShouldDelay = pdTRUE;
 800509e:	2301      	movs	r3, #1
 80050a0:	617b      	str	r3, [r7, #20]
 80050a2:	e00a      	b.n	80050ba <vTaskDelayUntil+0x7a>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d803      	bhi.n	80050b6 <vTaskDelayUntil+0x76>
 80050ae:	68fa      	ldr	r2, [r7, #12]
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d901      	bls.n	80050ba <vTaskDelayUntil+0x7a>
				{
					xShouldDelay = pdTRUE;
 80050b6:	2301      	movs	r3, #1
 80050b8:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	68fa      	ldr	r2, [r7, #12]
 80050be:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d006      	beq.n	80050d4 <vTaskDelayUntil+0x94>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	1ad3      	subs	r3, r2, r3
 80050cc:	2100      	movs	r1, #0
 80050ce:	0018      	movs	r0, r3
 80050d0:	f000 fc1c 	bl	800590c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80050d4:	f000 f852 	bl	800517c <xTaskResumeAll>
 80050d8:	0003      	movs	r3, r0
 80050da:	60bb      	str	r3, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d101      	bne.n	80050e6 <vTaskDelayUntil+0xa6>
		{
			portYIELD_WITHIN_API();
 80050e2:	f7ff f9ab 	bl	800443c <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80050e6:	46c0      	nop			; (mov r8, r8)
 80050e8:	46bd      	mov	sp, r7
 80050ea:	b006      	add	sp, #24
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	46c0      	nop			; (mov r8, r8)
 80050f0:	200020e8 	.word	0x200020e8
 80050f4:	200020c4 	.word	0x200020c4

080050f8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b084      	sub	sp, #16
 80050fc:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80050fe:	4913      	ldr	r1, [pc, #76]	; (800514c <vTaskStartScheduler+0x54>)
 8005100:	4813      	ldr	r0, [pc, #76]	; (8005150 <vTaskStartScheduler+0x58>)
 8005102:	4b14      	ldr	r3, [pc, #80]	; (8005154 <vTaskStartScheduler+0x5c>)
 8005104:	9301      	str	r3, [sp, #4]
 8005106:	2300      	movs	r3, #0
 8005108:	9300      	str	r3, [sp, #0]
 800510a:	2300      	movs	r3, #0
 800510c:	2240      	movs	r2, #64	; 0x40
 800510e:	f7ff fe65 	bl	8004ddc <xTaskCreate>
 8005112:	0003      	movs	r3, r0
 8005114:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2b01      	cmp	r3, #1
 800511a:	d10d      	bne.n	8005138 <vTaskStartScheduler+0x40>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 800511c:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800511e:	4b0e      	ldr	r3, [pc, #56]	; (8005158 <vTaskStartScheduler+0x60>)
 8005120:	2201      	movs	r2, #1
 8005122:	4252      	negs	r2, r2
 8005124:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005126:	4b0d      	ldr	r3, [pc, #52]	; (800515c <vTaskStartScheduler+0x64>)
 8005128:	2201      	movs	r2, #1
 800512a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800512c:	4b0c      	ldr	r3, [pc, #48]	; (8005160 <vTaskStartScheduler+0x68>)
 800512e:	2200      	movs	r2, #0
 8005130:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005132:	f7ff f961 	bl	80043f8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005136:	e004      	b.n	8005142 <vTaskStartScheduler+0x4a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	3301      	adds	r3, #1
 800513c:	d101      	bne.n	8005142 <vTaskStartScheduler+0x4a>
 800513e:	b672      	cpsid	i
 8005140:	e7fe      	b.n	8005140 <vTaskStartScheduler+0x48>
}
 8005142:	46c0      	nop			; (mov r8, r8)
 8005144:	46bd      	mov	sp, r7
 8005146:	b002      	add	sp, #8
 8005148:	bd80      	pop	{r7, pc}
 800514a:	46c0      	nop			; (mov r8, r8)
 800514c:	08007ee4 	.word	0x08007ee4
 8005150:	08005695 	.word	0x08005695
 8005154:	200020e4 	.word	0x200020e4
 8005158:	200020e0 	.word	0x200020e0
 800515c:	200020cc 	.word	0x200020cc
 8005160:	200020c4 	.word	0x200020c4

08005164 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005164:	b580      	push	{r7, lr}
 8005166:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005168:	4b03      	ldr	r3, [pc, #12]	; (8005178 <vTaskSuspendAll+0x14>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	1c5a      	adds	r2, r3, #1
 800516e:	4b02      	ldr	r3, [pc, #8]	; (8005178 <vTaskSuspendAll+0x14>)
 8005170:	601a      	str	r2, [r3, #0]
}
 8005172:	46c0      	nop			; (mov r8, r8)
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}
 8005178:	200020e8 	.word	0x200020e8

0800517c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b084      	sub	sp, #16
 8005180:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005182:	2300      	movs	r3, #0
 8005184:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005186:	2300      	movs	r3, #0
 8005188:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800518a:	4b3a      	ldr	r3, [pc, #232]	; (8005274 <xTaskResumeAll+0xf8>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d101      	bne.n	8005196 <xTaskResumeAll+0x1a>
 8005192:	b672      	cpsid	i
 8005194:	e7fe      	b.n	8005194 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005196:	f7ff f961 	bl	800445c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800519a:	4b36      	ldr	r3, [pc, #216]	; (8005274 <xTaskResumeAll+0xf8>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	1e5a      	subs	r2, r3, #1
 80051a0:	4b34      	ldr	r3, [pc, #208]	; (8005274 <xTaskResumeAll+0xf8>)
 80051a2:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051a4:	4b33      	ldr	r3, [pc, #204]	; (8005274 <xTaskResumeAll+0xf8>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d15b      	bne.n	8005264 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80051ac:	4b32      	ldr	r3, [pc, #200]	; (8005278 <xTaskResumeAll+0xfc>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d057      	beq.n	8005264 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80051b4:	e02f      	b.n	8005216 <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80051b6:	4b31      	ldr	r3, [pc, #196]	; (800527c <xTaskResumeAll+0x100>)
 80051b8:	68db      	ldr	r3, [r3, #12]
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	3318      	adds	r3, #24
 80051c2:	0018      	movs	r0, r3
 80051c4:	f7ff f895 	bl	80042f2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	3304      	adds	r3, #4
 80051cc:	0018      	movs	r0, r3
 80051ce:	f7ff f890 	bl	80042f2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051d6:	4b2a      	ldr	r3, [pc, #168]	; (8005280 <xTaskResumeAll+0x104>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	429a      	cmp	r2, r3
 80051dc:	d903      	bls.n	80051e6 <xTaskResumeAll+0x6a>
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051e2:	4b27      	ldr	r3, [pc, #156]	; (8005280 <xTaskResumeAll+0x104>)
 80051e4:	601a      	str	r2, [r3, #0]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051ea:	0013      	movs	r3, r2
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	189b      	adds	r3, r3, r2
 80051f0:	009b      	lsls	r3, r3, #2
 80051f2:	4a24      	ldr	r2, [pc, #144]	; (8005284 <xTaskResumeAll+0x108>)
 80051f4:	189a      	adds	r2, r3, r2
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	3304      	adds	r3, #4
 80051fa:	0019      	movs	r1, r3
 80051fc:	0010      	movs	r0, r2
 80051fe:	f7ff f820 	bl	8004242 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005206:	4b20      	ldr	r3, [pc, #128]	; (8005288 <xTaskResumeAll+0x10c>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800520c:	429a      	cmp	r2, r3
 800520e:	d302      	bcc.n	8005216 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8005210:	4b1e      	ldr	r3, [pc, #120]	; (800528c <xTaskResumeAll+0x110>)
 8005212:	2201      	movs	r2, #1
 8005214:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005216:	4b19      	ldr	r3, [pc, #100]	; (800527c <xTaskResumeAll+0x100>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d1cb      	bne.n	80051b6 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d001      	beq.n	8005228 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005224:	f000 fad6 	bl	80057d4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005228:	4b19      	ldr	r3, [pc, #100]	; (8005290 <xTaskResumeAll+0x114>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d00f      	beq.n	8005254 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005234:	f000 f83c 	bl	80052b0 <xTaskIncrementTick>
 8005238:	1e03      	subs	r3, r0, #0
 800523a:	d002      	beq.n	8005242 <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 800523c:	4b13      	ldr	r3, [pc, #76]	; (800528c <xTaskResumeAll+0x110>)
 800523e:	2201      	movs	r2, #1
 8005240:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	3b01      	subs	r3, #1
 8005246:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d1f2      	bne.n	8005234 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 800524e:	4b10      	ldr	r3, [pc, #64]	; (8005290 <xTaskResumeAll+0x114>)
 8005250:	2200      	movs	r2, #0
 8005252:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005254:	4b0d      	ldr	r3, [pc, #52]	; (800528c <xTaskResumeAll+0x110>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d003      	beq.n	8005264 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800525c:	2301      	movs	r3, #1
 800525e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005260:	f7ff f8ec 	bl	800443c <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005264:	f7ff f90c 	bl	8004480 <vPortExitCritical>

	return xAlreadyYielded;
 8005268:	68bb      	ldr	r3, [r7, #8]
}
 800526a:	0018      	movs	r0, r3
 800526c:	46bd      	mov	sp, r7
 800526e:	b004      	add	sp, #16
 8005270:	bd80      	pop	{r7, pc}
 8005272:	46c0      	nop			; (mov r8, r8)
 8005274:	200020e8 	.word	0x200020e8
 8005278:	200020c0 	.word	0x200020c0
 800527c:	20002080 	.word	0x20002080
 8005280:	200020c8 	.word	0x200020c8
 8005284:	20001fec 	.word	0x20001fec
 8005288:	20001fe8 	.word	0x20001fe8
 800528c:	200020d4 	.word	0x200020d4
 8005290:	200020d0 	.word	0x200020d0

08005294 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b082      	sub	sp, #8
 8005298:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800529a:	4b04      	ldr	r3, [pc, #16]	; (80052ac <xTaskGetTickCount+0x18>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80052a0:	687b      	ldr	r3, [r7, #4]
}
 80052a2:	0018      	movs	r0, r3
 80052a4:	46bd      	mov	sp, r7
 80052a6:	b002      	add	sp, #8
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	46c0      	nop			; (mov r8, r8)
 80052ac:	200020c4 	.word	0x200020c4

080052b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b086      	sub	sp, #24
 80052b4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80052b6:	2300      	movs	r3, #0
 80052b8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80052ba:	4b4c      	ldr	r3, [pc, #304]	; (80053ec <xTaskIncrementTick+0x13c>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d000      	beq.n	80052c4 <xTaskIncrementTick+0x14>
 80052c2:	e083      	b.n	80053cc <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 80052c4:	4b4a      	ldr	r3, [pc, #296]	; (80053f0 <xTaskIncrementTick+0x140>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	3301      	adds	r3, #1
 80052ca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80052cc:	4b48      	ldr	r3, [pc, #288]	; (80053f0 <xTaskIncrementTick+0x140>)
 80052ce:	693a      	ldr	r2, [r7, #16]
 80052d0:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d117      	bne.n	8005308 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 80052d8:	4b46      	ldr	r3, [pc, #280]	; (80053f4 <xTaskIncrementTick+0x144>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d001      	beq.n	80052e6 <xTaskIncrementTick+0x36>
 80052e2:	b672      	cpsid	i
 80052e4:	e7fe      	b.n	80052e4 <xTaskIncrementTick+0x34>
 80052e6:	4b43      	ldr	r3, [pc, #268]	; (80053f4 <xTaskIncrementTick+0x144>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	60fb      	str	r3, [r7, #12]
 80052ec:	4b42      	ldr	r3, [pc, #264]	; (80053f8 <xTaskIncrementTick+0x148>)
 80052ee:	681a      	ldr	r2, [r3, #0]
 80052f0:	4b40      	ldr	r3, [pc, #256]	; (80053f4 <xTaskIncrementTick+0x144>)
 80052f2:	601a      	str	r2, [r3, #0]
 80052f4:	4b40      	ldr	r3, [pc, #256]	; (80053f8 <xTaskIncrementTick+0x148>)
 80052f6:	68fa      	ldr	r2, [r7, #12]
 80052f8:	601a      	str	r2, [r3, #0]
 80052fa:	4b40      	ldr	r3, [pc, #256]	; (80053fc <xTaskIncrementTick+0x14c>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	1c5a      	adds	r2, r3, #1
 8005300:	4b3e      	ldr	r3, [pc, #248]	; (80053fc <xTaskIncrementTick+0x14c>)
 8005302:	601a      	str	r2, [r3, #0]
 8005304:	f000 fa66 	bl	80057d4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005308:	4b3d      	ldr	r3, [pc, #244]	; (8005400 <xTaskIncrementTick+0x150>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	693a      	ldr	r2, [r7, #16]
 800530e:	429a      	cmp	r2, r3
 8005310:	d34e      	bcc.n	80053b0 <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005312:	4b38      	ldr	r3, [pc, #224]	; (80053f4 <xTaskIncrementTick+0x144>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d101      	bne.n	8005320 <xTaskIncrementTick+0x70>
 800531c:	2301      	movs	r3, #1
 800531e:	e000      	b.n	8005322 <xTaskIncrementTick+0x72>
 8005320:	2300      	movs	r3, #0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d004      	beq.n	8005330 <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005326:	4b36      	ldr	r3, [pc, #216]	; (8005400 <xTaskIncrementTick+0x150>)
 8005328:	2201      	movs	r2, #1
 800532a:	4252      	negs	r2, r2
 800532c:	601a      	str	r2, [r3, #0]
					break;
 800532e:	e03f      	b.n	80053b0 <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005330:	4b30      	ldr	r3, [pc, #192]	; (80053f4 <xTaskIncrementTick+0x144>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	68db      	ldr	r3, [r3, #12]
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005340:	693a      	ldr	r2, [r7, #16]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	429a      	cmp	r2, r3
 8005346:	d203      	bcs.n	8005350 <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005348:	4b2d      	ldr	r3, [pc, #180]	; (8005400 <xTaskIncrementTick+0x150>)
 800534a:	687a      	ldr	r2, [r7, #4]
 800534c:	601a      	str	r2, [r3, #0]
						break;
 800534e:	e02f      	b.n	80053b0 <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	3304      	adds	r3, #4
 8005354:	0018      	movs	r0, r3
 8005356:	f7fe ffcc 	bl	80042f2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800535e:	2b00      	cmp	r3, #0
 8005360:	d004      	beq.n	800536c <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	3318      	adds	r3, #24
 8005366:	0018      	movs	r0, r3
 8005368:	f7fe ffc3 	bl	80042f2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005370:	4b24      	ldr	r3, [pc, #144]	; (8005404 <xTaskIncrementTick+0x154>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	429a      	cmp	r2, r3
 8005376:	d903      	bls.n	8005380 <xTaskIncrementTick+0xd0>
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800537c:	4b21      	ldr	r3, [pc, #132]	; (8005404 <xTaskIncrementTick+0x154>)
 800537e:	601a      	str	r2, [r3, #0]
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005384:	0013      	movs	r3, r2
 8005386:	009b      	lsls	r3, r3, #2
 8005388:	189b      	adds	r3, r3, r2
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	4a1e      	ldr	r2, [pc, #120]	; (8005408 <xTaskIncrementTick+0x158>)
 800538e:	189a      	adds	r2, r3, r2
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	3304      	adds	r3, #4
 8005394:	0019      	movs	r1, r3
 8005396:	0010      	movs	r0, r2
 8005398:	f7fe ff53 	bl	8004242 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053a0:	4b1a      	ldr	r3, [pc, #104]	; (800540c <xTaskIncrementTick+0x15c>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d3b3      	bcc.n	8005312 <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 80053aa:	2301      	movs	r3, #1
 80053ac:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053ae:	e7b0      	b.n	8005312 <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80053b0:	4b16      	ldr	r3, [pc, #88]	; (800540c <xTaskIncrementTick+0x15c>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053b6:	4914      	ldr	r1, [pc, #80]	; (8005408 <xTaskIncrementTick+0x158>)
 80053b8:	0013      	movs	r3, r2
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	189b      	adds	r3, r3, r2
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	585b      	ldr	r3, [r3, r1]
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d907      	bls.n	80053d6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80053c6:	2301      	movs	r3, #1
 80053c8:	617b      	str	r3, [r7, #20]
 80053ca:	e004      	b.n	80053d6 <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80053cc:	4b10      	ldr	r3, [pc, #64]	; (8005410 <xTaskIncrementTick+0x160>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	1c5a      	adds	r2, r3, #1
 80053d2:	4b0f      	ldr	r3, [pc, #60]	; (8005410 <xTaskIncrementTick+0x160>)
 80053d4:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80053d6:	4b0f      	ldr	r3, [pc, #60]	; (8005414 <xTaskIncrementTick+0x164>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d001      	beq.n	80053e2 <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 80053de:	2301      	movs	r3, #1
 80053e0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80053e2:	697b      	ldr	r3, [r7, #20]
}
 80053e4:	0018      	movs	r0, r3
 80053e6:	46bd      	mov	sp, r7
 80053e8:	b006      	add	sp, #24
 80053ea:	bd80      	pop	{r7, pc}
 80053ec:	200020e8 	.word	0x200020e8
 80053f0:	200020c4 	.word	0x200020c4
 80053f4:	20002078 	.word	0x20002078
 80053f8:	2000207c 	.word	0x2000207c
 80053fc:	200020d8 	.word	0x200020d8
 8005400:	200020e0 	.word	0x200020e0
 8005404:	200020c8 	.word	0x200020c8
 8005408:	20001fec 	.word	0x20001fec
 800540c:	20001fe8 	.word	0x20001fe8
 8005410:	200020d0 	.word	0x200020d0
 8005414:	200020d4 	.word	0x200020d4

08005418 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b082      	sub	sp, #8
 800541c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800541e:	4b22      	ldr	r3, [pc, #136]	; (80054a8 <vTaskSwitchContext+0x90>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d003      	beq.n	800542e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005426:	4b21      	ldr	r3, [pc, #132]	; (80054ac <vTaskSwitchContext+0x94>)
 8005428:	2201      	movs	r2, #1
 800542a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800542c:	e037      	b.n	800549e <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 800542e:	4b1f      	ldr	r3, [pc, #124]	; (80054ac <vTaskSwitchContext+0x94>)
 8005430:	2200      	movs	r2, #0
 8005432:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005434:	4b1e      	ldr	r3, [pc, #120]	; (80054b0 <vTaskSwitchContext+0x98>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	607b      	str	r3, [r7, #4]
 800543a:	e007      	b.n	800544c <vTaskSwitchContext+0x34>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d101      	bne.n	8005446 <vTaskSwitchContext+0x2e>
 8005442:	b672      	cpsid	i
 8005444:	e7fe      	b.n	8005444 <vTaskSwitchContext+0x2c>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	3b01      	subs	r3, #1
 800544a:	607b      	str	r3, [r7, #4]
 800544c:	4919      	ldr	r1, [pc, #100]	; (80054b4 <vTaskSwitchContext+0x9c>)
 800544e:	687a      	ldr	r2, [r7, #4]
 8005450:	0013      	movs	r3, r2
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	189b      	adds	r3, r3, r2
 8005456:	009b      	lsls	r3, r3, #2
 8005458:	585b      	ldr	r3, [r3, r1]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d0ee      	beq.n	800543c <vTaskSwitchContext+0x24>
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	0013      	movs	r3, r2
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	189b      	adds	r3, r3, r2
 8005466:	009b      	lsls	r3, r3, #2
 8005468:	4a12      	ldr	r2, [pc, #72]	; (80054b4 <vTaskSwitchContext+0x9c>)
 800546a:	189b      	adds	r3, r3, r2
 800546c:	603b      	str	r3, [r7, #0]
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	685a      	ldr	r2, [r3, #4]
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	605a      	str	r2, [r3, #4]
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	685a      	ldr	r2, [r3, #4]
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	3308      	adds	r3, #8
 8005480:	429a      	cmp	r2, r3
 8005482:	d104      	bne.n	800548e <vTaskSwitchContext+0x76>
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	685a      	ldr	r2, [r3, #4]
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	605a      	str	r2, [r3, #4]
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	68da      	ldr	r2, [r3, #12]
 8005494:	4b08      	ldr	r3, [pc, #32]	; (80054b8 <vTaskSwitchContext+0xa0>)
 8005496:	601a      	str	r2, [r3, #0]
 8005498:	4b05      	ldr	r3, [pc, #20]	; (80054b0 <vTaskSwitchContext+0x98>)
 800549a:	687a      	ldr	r2, [r7, #4]
 800549c:	601a      	str	r2, [r3, #0]
}
 800549e:	46c0      	nop			; (mov r8, r8)
 80054a0:	46bd      	mov	sp, r7
 80054a2:	b002      	add	sp, #8
 80054a4:	bd80      	pop	{r7, pc}
 80054a6:	46c0      	nop			; (mov r8, r8)
 80054a8:	200020e8 	.word	0x200020e8
 80054ac:	200020d4 	.word	0x200020d4
 80054b0:	200020c8 	.word	0x200020c8
 80054b4:	20001fec 	.word	0x20001fec
 80054b8:	20001fe8 	.word	0x20001fe8

080054bc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b082      	sub	sp, #8
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d101      	bne.n	80054d0 <vTaskPlaceOnEventList+0x14>
 80054cc:	b672      	cpsid	i
 80054ce:	e7fe      	b.n	80054ce <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80054d0:	4b08      	ldr	r3, [pc, #32]	; (80054f4 <vTaskPlaceOnEventList+0x38>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	3318      	adds	r3, #24
 80054d6:	001a      	movs	r2, r3
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	0011      	movs	r1, r2
 80054dc:	0018      	movs	r0, r3
 80054de:	f7fe fed2 	bl	8004286 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	2101      	movs	r1, #1
 80054e6:	0018      	movs	r0, r3
 80054e8:	f000 fa10 	bl	800590c <prvAddCurrentTaskToDelayedList>
}
 80054ec:	46c0      	nop			; (mov r8, r8)
 80054ee:	46bd      	mov	sp, r7
 80054f0:	b002      	add	sp, #8
 80054f2:	bd80      	pop	{r7, pc}
 80054f4:	20001fe8 	.word	0x20001fe8

080054f8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b084      	sub	sp, #16
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	68db      	ldr	r3, [r3, #12]
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d101      	bne.n	8005512 <xTaskRemoveFromEventList+0x1a>
 800550e:	b672      	cpsid	i
 8005510:	e7fe      	b.n	8005510 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	3318      	adds	r3, #24
 8005516:	0018      	movs	r0, r3
 8005518:	f7fe feeb 	bl	80042f2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800551c:	4b1e      	ldr	r3, [pc, #120]	; (8005598 <xTaskRemoveFromEventList+0xa0>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d11d      	bne.n	8005560 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	3304      	adds	r3, #4
 8005528:	0018      	movs	r0, r3
 800552a:	f7fe fee2 	bl	80042f2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005532:	4b1a      	ldr	r3, [pc, #104]	; (800559c <xTaskRemoveFromEventList+0xa4>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	429a      	cmp	r2, r3
 8005538:	d903      	bls.n	8005542 <xTaskRemoveFromEventList+0x4a>
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800553e:	4b17      	ldr	r3, [pc, #92]	; (800559c <xTaskRemoveFromEventList+0xa4>)
 8005540:	601a      	str	r2, [r3, #0]
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005546:	0013      	movs	r3, r2
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	189b      	adds	r3, r3, r2
 800554c:	009b      	lsls	r3, r3, #2
 800554e:	4a14      	ldr	r2, [pc, #80]	; (80055a0 <xTaskRemoveFromEventList+0xa8>)
 8005550:	189a      	adds	r2, r3, r2
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	3304      	adds	r3, #4
 8005556:	0019      	movs	r1, r3
 8005558:	0010      	movs	r0, r2
 800555a:	f7fe fe72 	bl	8004242 <vListInsertEnd>
 800555e:	e007      	b.n	8005570 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	3318      	adds	r3, #24
 8005564:	001a      	movs	r2, r3
 8005566:	4b0f      	ldr	r3, [pc, #60]	; (80055a4 <xTaskRemoveFromEventList+0xac>)
 8005568:	0011      	movs	r1, r2
 800556a:	0018      	movs	r0, r3
 800556c:	f7fe fe69 	bl	8004242 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005574:	4b0c      	ldr	r3, [pc, #48]	; (80055a8 <xTaskRemoveFromEventList+0xb0>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800557a:	429a      	cmp	r2, r3
 800557c:	d905      	bls.n	800558a <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800557e:	2301      	movs	r3, #1
 8005580:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005582:	4b0a      	ldr	r3, [pc, #40]	; (80055ac <xTaskRemoveFromEventList+0xb4>)
 8005584:	2201      	movs	r2, #1
 8005586:	601a      	str	r2, [r3, #0]
 8005588:	e001      	b.n	800558e <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 800558a:	2300      	movs	r3, #0
 800558c:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800558e:	68fb      	ldr	r3, [r7, #12]
}
 8005590:	0018      	movs	r0, r3
 8005592:	46bd      	mov	sp, r7
 8005594:	b004      	add	sp, #16
 8005596:	bd80      	pop	{r7, pc}
 8005598:	200020e8 	.word	0x200020e8
 800559c:	200020c8 	.word	0x200020c8
 80055a0:	20001fec 	.word	0x20001fec
 80055a4:	20002080 	.word	0x20002080
 80055a8:	20001fe8 	.word	0x20001fe8
 80055ac:	200020d4 	.word	0x200020d4

080055b0 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b082      	sub	sp, #8
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d101      	bne.n	80055c2 <vTaskSetTimeOutState+0x12>
 80055be:	b672      	cpsid	i
 80055c0:	e7fe      	b.n	80055c0 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80055c2:	4b06      	ldr	r3, [pc, #24]	; (80055dc <vTaskSetTimeOutState+0x2c>)
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80055ca:	4b05      	ldr	r3, [pc, #20]	; (80055e0 <vTaskSetTimeOutState+0x30>)
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	605a      	str	r2, [r3, #4]
}
 80055d2:	46c0      	nop			; (mov r8, r8)
 80055d4:	46bd      	mov	sp, r7
 80055d6:	b002      	add	sp, #8
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	46c0      	nop			; (mov r8, r8)
 80055dc:	200020d8 	.word	0x200020d8
 80055e0:	200020c4 	.word	0x200020c4

080055e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b084      	sub	sp, #16
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
 80055ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d101      	bne.n	80055f8 <xTaskCheckForTimeOut+0x14>
 80055f4:	b672      	cpsid	i
 80055f6:	e7fe      	b.n	80055f6 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d101      	bne.n	8005602 <xTaskCheckForTimeOut+0x1e>
 80055fe:	b672      	cpsid	i
 8005600:	e7fe      	b.n	8005600 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 8005602:	f7fe ff2b 	bl	800445c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005606:	4b1c      	ldr	r3, [pc, #112]	; (8005678 <xTaskCheckForTimeOut+0x94>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	60bb      	str	r3, [r7, #8]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	3301      	adds	r3, #1
 8005612:	d102      	bne.n	800561a <xTaskCheckForTimeOut+0x36>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005614:	2300      	movs	r3, #0
 8005616:	60fb      	str	r3, [r7, #12]
 8005618:	e027      	b.n	800566a <xTaskCheckForTimeOut+0x86>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	4b17      	ldr	r3, [pc, #92]	; (800567c <xTaskCheckForTimeOut+0x98>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	429a      	cmp	r2, r3
 8005624:	d007      	beq.n	8005636 <xTaskCheckForTimeOut+0x52>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	685a      	ldr	r2, [r3, #4]
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	429a      	cmp	r2, r3
 800562e:	d802      	bhi.n	8005636 <xTaskCheckForTimeOut+0x52>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005630:	2301      	movs	r3, #1
 8005632:	60fb      	str	r3, [r7, #12]
 8005634:	e019      	b.n	800566a <xTaskCheckForTimeOut+0x86>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	68ba      	ldr	r2, [r7, #8]
 800563c:	1ad2      	subs	r2, r2, r3
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	429a      	cmp	r2, r3
 8005644:	d20f      	bcs.n	8005666 <xTaskCheckForTimeOut+0x82>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6859      	ldr	r1, [r3, #4]
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	1acb      	subs	r3, r1, r3
 8005652:	18d2      	adds	r2, r2, r3
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	0018      	movs	r0, r3
 800565c:	f7ff ffa8 	bl	80055b0 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8005660:	2300      	movs	r3, #0
 8005662:	60fb      	str	r3, [r7, #12]
 8005664:	e001      	b.n	800566a <xTaskCheckForTimeOut+0x86>
		}
		else
		{
			xReturn = pdTRUE;
 8005666:	2301      	movs	r3, #1
 8005668:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800566a:	f7fe ff09 	bl	8004480 <vPortExitCritical>

	return xReturn;
 800566e:	68fb      	ldr	r3, [r7, #12]
}
 8005670:	0018      	movs	r0, r3
 8005672:	46bd      	mov	sp, r7
 8005674:	b004      	add	sp, #16
 8005676:	bd80      	pop	{r7, pc}
 8005678:	200020c4 	.word	0x200020c4
 800567c:	200020d8 	.word	0x200020d8

08005680 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005680:	b580      	push	{r7, lr}
 8005682:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005684:	4b02      	ldr	r3, [pc, #8]	; (8005690 <vTaskMissedYield+0x10>)
 8005686:	2201      	movs	r2, #1
 8005688:	601a      	str	r2, [r3, #0]
}
 800568a:	46c0      	nop			; (mov r8, r8)
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}
 8005690:	200020d4 	.word	0x200020d4

08005694 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b082      	sub	sp, #8
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800569c:	f000 f84e 	bl	800573c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80056a0:	4b03      	ldr	r3, [pc, #12]	; (80056b0 <prvIdleTask+0x1c>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d9f9      	bls.n	800569c <prvIdleTask+0x8>
			{
				taskYIELD();
 80056a8:	f7fe fec8 	bl	800443c <vPortYield>
		prvCheckTasksWaitingTermination();
 80056ac:	e7f6      	b.n	800569c <prvIdleTask+0x8>
 80056ae:	46c0      	nop			; (mov r8, r8)
 80056b0:	20001fec 	.word	0x20001fec

080056b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b082      	sub	sp, #8
 80056b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80056ba:	2300      	movs	r3, #0
 80056bc:	607b      	str	r3, [r7, #4]
 80056be:	e00c      	b.n	80056da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80056c0:	687a      	ldr	r2, [r7, #4]
 80056c2:	0013      	movs	r3, r2
 80056c4:	009b      	lsls	r3, r3, #2
 80056c6:	189b      	adds	r3, r3, r2
 80056c8:	009b      	lsls	r3, r3, #2
 80056ca:	4a14      	ldr	r2, [pc, #80]	; (800571c <prvInitialiseTaskLists+0x68>)
 80056cc:	189b      	adds	r3, r3, r2
 80056ce:	0018      	movs	r0, r3
 80056d0:	f7fe fd8e 	bl	80041f0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	3301      	adds	r3, #1
 80056d8:	607b      	str	r3, [r7, #4]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2b04      	cmp	r3, #4
 80056de:	d9ef      	bls.n	80056c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80056e0:	4b0f      	ldr	r3, [pc, #60]	; (8005720 <prvInitialiseTaskLists+0x6c>)
 80056e2:	0018      	movs	r0, r3
 80056e4:	f7fe fd84 	bl	80041f0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80056e8:	4b0e      	ldr	r3, [pc, #56]	; (8005724 <prvInitialiseTaskLists+0x70>)
 80056ea:	0018      	movs	r0, r3
 80056ec:	f7fe fd80 	bl	80041f0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80056f0:	4b0d      	ldr	r3, [pc, #52]	; (8005728 <prvInitialiseTaskLists+0x74>)
 80056f2:	0018      	movs	r0, r3
 80056f4:	f7fe fd7c 	bl	80041f0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80056f8:	4b0c      	ldr	r3, [pc, #48]	; (800572c <prvInitialiseTaskLists+0x78>)
 80056fa:	0018      	movs	r0, r3
 80056fc:	f7fe fd78 	bl	80041f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005700:	4b0b      	ldr	r3, [pc, #44]	; (8005730 <prvInitialiseTaskLists+0x7c>)
 8005702:	0018      	movs	r0, r3
 8005704:	f7fe fd74 	bl	80041f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005708:	4b0a      	ldr	r3, [pc, #40]	; (8005734 <prvInitialiseTaskLists+0x80>)
 800570a:	4a05      	ldr	r2, [pc, #20]	; (8005720 <prvInitialiseTaskLists+0x6c>)
 800570c:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800570e:	4b0a      	ldr	r3, [pc, #40]	; (8005738 <prvInitialiseTaskLists+0x84>)
 8005710:	4a04      	ldr	r2, [pc, #16]	; (8005724 <prvInitialiseTaskLists+0x70>)
 8005712:	601a      	str	r2, [r3, #0]
}
 8005714:	46c0      	nop			; (mov r8, r8)
 8005716:	46bd      	mov	sp, r7
 8005718:	b002      	add	sp, #8
 800571a:	bd80      	pop	{r7, pc}
 800571c:	20001fec 	.word	0x20001fec
 8005720:	20002050 	.word	0x20002050
 8005724:	20002064 	.word	0x20002064
 8005728:	20002080 	.word	0x20002080
 800572c:	20002094 	.word	0x20002094
 8005730:	200020ac 	.word	0x200020ac
 8005734:	20002078 	.word	0x20002078
 8005738:	2000207c 	.word	0x2000207c

0800573c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b082      	sub	sp, #8
 8005740:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005742:	e027      	b.n	8005794 <prvCheckTasksWaitingTermination+0x58>
		{
			vTaskSuspendAll();
 8005744:	f7ff fd0e 	bl	8005164 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8005748:	4b16      	ldr	r3, [pc, #88]	; (80057a4 <prvCheckTasksWaitingTermination+0x68>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	425a      	negs	r2, r3
 800574e:	4153      	adcs	r3, r2
 8005750:	b2db      	uxtb	r3, r3
 8005752:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8005754:	f7ff fd12 	bl	800517c <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d11a      	bne.n	8005794 <prvCheckTasksWaitingTermination+0x58>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800575e:	f7fe fe7d 	bl	800445c <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005762:	4b10      	ldr	r3, [pc, #64]	; (80057a4 <prvCheckTasksWaitingTermination+0x68>)
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	68db      	ldr	r3, [r3, #12]
 8005768:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	3304      	adds	r3, #4
 800576e:	0018      	movs	r0, r3
 8005770:	f7fe fdbf 	bl	80042f2 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8005774:	4b0c      	ldr	r3, [pc, #48]	; (80057a8 <prvCheckTasksWaitingTermination+0x6c>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	1e5a      	subs	r2, r3, #1
 800577a:	4b0b      	ldr	r3, [pc, #44]	; (80057a8 <prvCheckTasksWaitingTermination+0x6c>)
 800577c:	601a      	str	r2, [r3, #0]
					--uxDeletedTasksWaitingCleanUp;
 800577e:	4b0b      	ldr	r3, [pc, #44]	; (80057ac <prvCheckTasksWaitingTermination+0x70>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	1e5a      	subs	r2, r3, #1
 8005784:	4b09      	ldr	r3, [pc, #36]	; (80057ac <prvCheckTasksWaitingTermination+0x70>)
 8005786:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
 8005788:	f7fe fe7a 	bl	8004480 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	0018      	movs	r0, r3
 8005790:	f000 f80e 	bl	80057b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005794:	4b05      	ldr	r3, [pc, #20]	; (80057ac <prvCheckTasksWaitingTermination+0x70>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d1d3      	bne.n	8005744 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800579c:	46c0      	nop			; (mov r8, r8)
 800579e:	46bd      	mov	sp, r7
 80057a0:	b002      	add	sp, #8
 80057a2:	bd80      	pop	{r7, pc}
 80057a4:	20002094 	.word	0x20002094
 80057a8:	200020c0 	.word	0x200020c0
 80057ac:	200020a8 	.word	0x200020a8

080057b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b082      	sub	sp, #8
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057bc:	0018      	movs	r0, r3
 80057be:	f7fe ff83 	bl	80046c8 <vPortFree>
			vPortFree( pxTCB );
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	0018      	movs	r0, r3
 80057c6:	f7fe ff7f 	bl	80046c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80057ca:	46c0      	nop			; (mov r8, r8)
 80057cc:	46bd      	mov	sp, r7
 80057ce:	b002      	add	sp, #8
 80057d0:	bd80      	pop	{r7, pc}
	...

080057d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b082      	sub	sp, #8
 80057d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80057da:	4b0e      	ldr	r3, [pc, #56]	; (8005814 <prvResetNextTaskUnblockTime+0x40>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d101      	bne.n	80057e8 <prvResetNextTaskUnblockTime+0x14>
 80057e4:	2301      	movs	r3, #1
 80057e6:	e000      	b.n	80057ea <prvResetNextTaskUnblockTime+0x16>
 80057e8:	2300      	movs	r3, #0
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d004      	beq.n	80057f8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80057ee:	4b0a      	ldr	r3, [pc, #40]	; (8005818 <prvResetNextTaskUnblockTime+0x44>)
 80057f0:	2201      	movs	r2, #1
 80057f2:	4252      	negs	r2, r2
 80057f4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80057f6:	e008      	b.n	800580a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80057f8:	4b06      	ldr	r3, [pc, #24]	; (8005814 <prvResetNextTaskUnblockTime+0x40>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	685a      	ldr	r2, [r3, #4]
 8005806:	4b04      	ldr	r3, [pc, #16]	; (8005818 <prvResetNextTaskUnblockTime+0x44>)
 8005808:	601a      	str	r2, [r3, #0]
}
 800580a:	46c0      	nop			; (mov r8, r8)
 800580c:	46bd      	mov	sp, r7
 800580e:	b002      	add	sp, #8
 8005810:	bd80      	pop	{r7, pc}
 8005812:	46c0      	nop			; (mov r8, r8)
 8005814:	20002078 	.word	0x20002078
 8005818:	200020e0 	.word	0x200020e0

0800581c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800581c:	b580      	push	{r7, lr}
 800581e:	b082      	sub	sp, #8
 8005820:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005822:	4b0a      	ldr	r3, [pc, #40]	; (800584c <xTaskGetSchedulerState+0x30>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d102      	bne.n	8005830 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800582a:	2301      	movs	r3, #1
 800582c:	607b      	str	r3, [r7, #4]
 800582e:	e008      	b.n	8005842 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005830:	4b07      	ldr	r3, [pc, #28]	; (8005850 <xTaskGetSchedulerState+0x34>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d102      	bne.n	800583e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005838:	2302      	movs	r3, #2
 800583a:	607b      	str	r3, [r7, #4]
 800583c:	e001      	b.n	8005842 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800583e:	2300      	movs	r3, #0
 8005840:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005842:	687b      	ldr	r3, [r7, #4]
	}
 8005844:	0018      	movs	r0, r3
 8005846:	46bd      	mov	sp, r7
 8005848:	b002      	add	sp, #8
 800584a:	bd80      	pop	{r7, pc}
 800584c:	200020cc 	.word	0x200020cc
 8005850:	200020e8 	.word	0x200020e8

08005854 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005854:	b580      	push	{r7, lr}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005860:	2300      	movs	r3, #0
 8005862:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d044      	beq.n	80058f4 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800586a:	4b25      	ldr	r3, [pc, #148]	; (8005900 <xTaskPriorityDisinherit+0xac>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	68ba      	ldr	r2, [r7, #8]
 8005870:	429a      	cmp	r2, r3
 8005872:	d001      	beq.n	8005878 <xTaskPriorityDisinherit+0x24>
 8005874:	b672      	cpsid	i
 8005876:	e7fe      	b.n	8005876 <xTaskPriorityDisinherit+0x22>

			configASSERT( pxTCB->uxMutexesHeld );
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800587c:	2b00      	cmp	r3, #0
 800587e:	d101      	bne.n	8005884 <xTaskPriorityDisinherit+0x30>
 8005880:	b672      	cpsid	i
 8005882:	e7fe      	b.n	8005882 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005888:	1e5a      	subs	r2, r3, #1
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005896:	429a      	cmp	r2, r3
 8005898:	d02c      	beq.n	80058f4 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d128      	bne.n	80058f4 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	3304      	adds	r3, #4
 80058a6:	0018      	movs	r0, r3
 80058a8:	f7fe fd23 	bl	80042f2 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058b8:	2205      	movs	r2, #5
 80058ba:	1ad2      	subs	r2, r2, r3
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058c4:	4b0f      	ldr	r3, [pc, #60]	; (8005904 <xTaskPriorityDisinherit+0xb0>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d903      	bls.n	80058d4 <xTaskPriorityDisinherit+0x80>
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058d0:	4b0c      	ldr	r3, [pc, #48]	; (8005904 <xTaskPriorityDisinherit+0xb0>)
 80058d2:	601a      	str	r2, [r3, #0]
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058d8:	0013      	movs	r3, r2
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	189b      	adds	r3, r3, r2
 80058de:	009b      	lsls	r3, r3, #2
 80058e0:	4a09      	ldr	r2, [pc, #36]	; (8005908 <xTaskPriorityDisinherit+0xb4>)
 80058e2:	189a      	adds	r2, r3, r2
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	3304      	adds	r3, #4
 80058e8:	0019      	movs	r1, r3
 80058ea:	0010      	movs	r0, r2
 80058ec:	f7fe fca9 	bl	8004242 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80058f0:	2301      	movs	r3, #1
 80058f2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80058f4:	68fb      	ldr	r3, [r7, #12]
	}
 80058f6:	0018      	movs	r0, r3
 80058f8:	46bd      	mov	sp, r7
 80058fa:	b004      	add	sp, #16
 80058fc:	bd80      	pop	{r7, pc}
 80058fe:	46c0      	nop			; (mov r8, r8)
 8005900:	20001fe8 	.word	0x20001fe8
 8005904:	200020c8 	.word	0x200020c8
 8005908:	20001fec 	.word	0x20001fec

0800590c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b084      	sub	sp, #16
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005916:	4b21      	ldr	r3, [pc, #132]	; (800599c <prvAddCurrentTaskToDelayedList+0x90>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800591c:	4b20      	ldr	r3, [pc, #128]	; (80059a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	3304      	adds	r3, #4
 8005922:	0018      	movs	r0, r3
 8005924:	f7fe fce5 	bl	80042f2 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	3301      	adds	r3, #1
 800592c:	d10b      	bne.n	8005946 <prvAddCurrentTaskToDelayedList+0x3a>
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d008      	beq.n	8005946 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005934:	4b1a      	ldr	r3, [pc, #104]	; (80059a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	1d1a      	adds	r2, r3, #4
 800593a:	4b1a      	ldr	r3, [pc, #104]	; (80059a4 <prvAddCurrentTaskToDelayedList+0x98>)
 800593c:	0011      	movs	r1, r2
 800593e:	0018      	movs	r0, r3
 8005940:	f7fe fc7f 	bl	8004242 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005944:	e026      	b.n	8005994 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005946:	68fa      	ldr	r2, [r7, #12]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	18d3      	adds	r3, r2, r3
 800594c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800594e:	4b14      	ldr	r3, [pc, #80]	; (80059a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68ba      	ldr	r2, [r7, #8]
 8005954:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005956:	68ba      	ldr	r2, [r7, #8]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	429a      	cmp	r2, r3
 800595c:	d209      	bcs.n	8005972 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800595e:	4b12      	ldr	r3, [pc, #72]	; (80059a8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005960:	681a      	ldr	r2, [r3, #0]
 8005962:	4b0f      	ldr	r3, [pc, #60]	; (80059a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	3304      	adds	r3, #4
 8005968:	0019      	movs	r1, r3
 800596a:	0010      	movs	r0, r2
 800596c:	f7fe fc8b 	bl	8004286 <vListInsert>
}
 8005970:	e010      	b.n	8005994 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005972:	4b0e      	ldr	r3, [pc, #56]	; (80059ac <prvAddCurrentTaskToDelayedList+0xa0>)
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	4b0a      	ldr	r3, [pc, #40]	; (80059a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	3304      	adds	r3, #4
 800597c:	0019      	movs	r1, r3
 800597e:	0010      	movs	r0, r2
 8005980:	f7fe fc81 	bl	8004286 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005984:	4b0a      	ldr	r3, [pc, #40]	; (80059b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	68ba      	ldr	r2, [r7, #8]
 800598a:	429a      	cmp	r2, r3
 800598c:	d202      	bcs.n	8005994 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800598e:	4b08      	ldr	r3, [pc, #32]	; (80059b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005990:	68ba      	ldr	r2, [r7, #8]
 8005992:	601a      	str	r2, [r3, #0]
}
 8005994:	46c0      	nop			; (mov r8, r8)
 8005996:	46bd      	mov	sp, r7
 8005998:	b004      	add	sp, #16
 800599a:	bd80      	pop	{r7, pc}
 800599c:	200020c4 	.word	0x200020c4
 80059a0:	20001fe8 	.word	0x20001fe8
 80059a4:	200020ac 	.word	0x200020ac
 80059a8:	2000207c 	.word	0x2000207c
 80059ac:	20002078 	.word	0x20002078
 80059b0:	200020e0 	.word	0x200020e0

080059b4 <InitMotorControl>:
#define MAX_ROT_VEL 60

static MovementControl robotMovement;

void InitMotorControl()
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	af00      	add	r7, sp, #0
    robotMovement.direction = Mov_Stop;
 80059b8:	4b04      	ldr	r3, [pc, #16]	; (80059cc <InitMotorControl+0x18>)
 80059ba:	2200      	movs	r2, #0
 80059bc:	705a      	strb	r2, [r3, #1]
    robotMovement.duration = 1;
 80059be:	4b03      	ldr	r3, [pc, #12]	; (80059cc <InitMotorControl+0x18>)
 80059c0:	2201      	movs	r2, #1
 80059c2:	701a      	strb	r2, [r3, #0]
}
 80059c4:	46c0      	nop			; (mov r8, r8)
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	46c0      	nop			; (mov r8, r8)
 80059cc:	200020ec 	.word	0x200020ec

080059d0 <SetUpSensors>:
 */

#include "ObstacleSensor.H"

void SetUpSensors()
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	af00      	add	r7, sp, #0

    digital_configure_pin(DD_PIN_PC13, DD_CFG_INPUT_PULLUP);
 80059d4:	2101      	movs	r1, #1
 80059d6:	2005      	movs	r0, #5
 80059d8:	f000 f95a 	bl	8005c90 <digital_configure_pin>

    digital_configure_pin(DD_PIN_PA8, DD_CFG_INPUT_PULLUP);
 80059dc:	2101      	movs	r1, #1
 80059de:	2004      	movs	r0, #4
 80059e0:	f000 f956 	bl	8005c90 <digital_configure_pin>
}
 80059e4:	46c0      	nop			; (mov r8, r8)
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}

080059ea <ReadBumperSensors>:

Bumpers ReadBumperSensors()
{
 80059ea:	b580      	push	{r7, lr}
 80059ec:	b082      	sub	sp, #8
 80059ee:	af00      	add	r7, sp, #0
    Bumpers _bumperSensors;

    _bumperSensors.Left = digital_get_pin(DD_PIN_PA8);
 80059f0:	2004      	movs	r0, #4
 80059f2:	f000 f9be 	bl	8005d72 <digital_get_pin>
 80059f6:	0003      	movs	r3, r0
 80059f8:	1e5a      	subs	r2, r3, #1
 80059fa:	4193      	sbcs	r3, r2
 80059fc:	b2da      	uxtb	r2, r3
 80059fe:	1d3b      	adds	r3, r7, #4
 8005a00:	2101      	movs	r1, #1
 8005a02:	400a      	ands	r2, r1
 8005a04:	0010      	movs	r0, r2
 8005a06:	781a      	ldrb	r2, [r3, #0]
 8005a08:	2101      	movs	r1, #1
 8005a0a:	438a      	bics	r2, r1
 8005a0c:	1c11      	adds	r1, r2, #0
 8005a0e:	1c02      	adds	r2, r0, #0
 8005a10:	430a      	orrs	r2, r1
 8005a12:	701a      	strb	r2, [r3, #0]

    _bumperSensors.Right = digital_get_pin(DD_PIN_PC13);
 8005a14:	2005      	movs	r0, #5
 8005a16:	f000 f9ac 	bl	8005d72 <digital_get_pin>
 8005a1a:	0003      	movs	r3, r0
 8005a1c:	1e5a      	subs	r2, r3, #1
 8005a1e:	4193      	sbcs	r3, r2
 8005a20:	b2da      	uxtb	r2, r3
 8005a22:	1d3b      	adds	r3, r7, #4
 8005a24:	2101      	movs	r1, #1
 8005a26:	400a      	ands	r2, r1
 8005a28:	1890      	adds	r0, r2, r2
 8005a2a:	781a      	ldrb	r2, [r3, #0]
 8005a2c:	2102      	movs	r1, #2
 8005a2e:	438a      	bics	r2, r1
 8005a30:	1c11      	adds	r1, r2, #0
 8005a32:	1c02      	adds	r2, r0, #0
 8005a34:	430a      	orrs	r2, r1
 8005a36:	701a      	strb	r2, [r3, #0]

    return _bumperSensors;
 8005a38:	1d3b      	adds	r3, r7, #4
 8005a3a:	781b      	ldrb	r3, [r3, #0]
}
 8005a3c:	1c18      	adds	r0, r3, #0
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	b002      	add	sp, #8
 8005a42:	bd80      	pop	{r7, pc}

08005a44 <ReadDistanceSensors>:

DistanceSensor ReadDistanceSensors()
{
 8005a44:	b590      	push	{r4, r7, lr}
 8005a46:	b089      	sub	sp, #36	; 0x24
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
    DistanceSensor _distanceSensors;

    _distanceSensors.RightRawValue = adc_get_value(DA_ADC_CHANNEL0);
 8005a4c:	2000      	movs	r0, #0
 8005a4e:	f000 f8b5 	bl	8005bbc <adc_get_value>
 8005a52:	0002      	movs	r2, r0
 8005a54:	230c      	movs	r3, #12
 8005a56:	18fb      	adds	r3, r7, r3
 8005a58:	605a      	str	r2, [r3, #4]
    _distanceSensors.LeftRawValue = adc_get_value(DA_ADC_CHANNEL2);
 8005a5a:	2002      	movs	r0, #2
 8005a5c:	f000 f8ae 	bl	8005bbc <adc_get_value>
 8005a60:	0002      	movs	r2, r0
 8005a62:	230c      	movs	r3, #12
 8005a64:	18fb      	adds	r3, r7, r3
 8005a66:	601a      	str	r2, [r3, #0]

    float floatValueRight = (1789 - _distanceSensors.RightRawValue) / 19;
 8005a68:	230c      	movs	r3, #12
 8005a6a:	18fb      	adds	r3, r7, r3
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	4a1a      	ldr	r2, [pc, #104]	; (8005ad8 <ReadDistanceSensors+0x94>)
 8005a70:	1ad3      	subs	r3, r2, r3
 8005a72:	2113      	movs	r1, #19
 8005a74:	0018      	movs	r0, r3
 8005a76:	f7fa fb4f 	bl	8000118 <__udivsi3>
 8005a7a:	0003      	movs	r3, r0
 8005a7c:	0018      	movs	r0, r3
 8005a7e:	f7fa fdab 	bl	80005d8 <__aeabi_ui2f>
 8005a82:	1c03      	adds	r3, r0, #0
 8005a84:	61fb      	str	r3, [r7, #28]

    float floatValueLeft = (1647 - _distanceSensors.LeftRawValue) / 19;
 8005a86:	230c      	movs	r3, #12
 8005a88:	18fb      	adds	r3, r7, r3
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a13      	ldr	r2, [pc, #76]	; (8005adc <ReadDistanceSensors+0x98>)
 8005a8e:	1ad3      	subs	r3, r2, r3
 8005a90:	2113      	movs	r1, #19
 8005a92:	0018      	movs	r0, r3
 8005a94:	f7fa fb40 	bl	8000118 <__udivsi3>
 8005a98:	0003      	movs	r3, r0
 8005a9a:	0018      	movs	r0, r3
 8005a9c:	f7fa fd9c 	bl	80005d8 <__aeabi_ui2f>
 8005aa0:	1c03      	adds	r3, r0, #0
 8005aa2:	61bb      	str	r3, [r7, #24]

    _distanceSensors.Right = (uint32_t) floatValueRight;
 8005aa4:	69f8      	ldr	r0, [r7, #28]
 8005aa6:	f7fa fbc3 	bl	8000230 <__aeabi_f2uiz>
 8005aaa:	0003      	movs	r3, r0
 8005aac:	b2da      	uxtb	r2, r3
 8005aae:	230c      	movs	r3, #12
 8005ab0:	18fb      	adds	r3, r7, r3
 8005ab2:	725a      	strb	r2, [r3, #9]
    _distanceSensors.Left = (uint32_t) floatValueLeft;
 8005ab4:	69b8      	ldr	r0, [r7, #24]
 8005ab6:	f7fa fbbb 	bl	8000230 <__aeabi_f2uiz>
 8005aba:	0003      	movs	r3, r0
 8005abc:	b2da      	uxtb	r2, r3
 8005abe:	230c      	movs	r3, #12
 8005ac0:	18fb      	adds	r3, r7, r3
 8005ac2:	721a      	strb	r2, [r3, #8]


    return _distanceSensors;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	220c      	movs	r2, #12
 8005ac8:	18ba      	adds	r2, r7, r2
 8005aca:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005acc:	c313      	stmia	r3!, {r0, r1, r4}
}
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	b009      	add	sp, #36	; 0x24
 8005ad4:	bd90      	pop	{r4, r7, pc}
 8005ad6:	46c0      	nop			; (mov r8, r8)
 8005ad8:	000006fd 	.word	0x000006fd
 8005adc:	0000066f 	.word	0x0000066f

08005ae0 <select_adc_channel>:

extern ADC_HandleTypeDef hadc;


static uint32_t select_adc_channel(enum DA_ADC_CHANNEL_E adc_channels)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b082      	sub	sp, #8
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	0002      	movs	r2, r0
 8005ae8:	1dfb      	adds	r3, r7, #7
 8005aea:	701a      	strb	r2, [r3, #0]
    switch (adc_channels)
 8005aec:	1dfb      	adds	r3, r7, #7
 8005aee:	781b      	ldrb	r3, [r3, #0]
 8005af0:	2b09      	cmp	r3, #9
 8005af2:	d818      	bhi.n	8005b26 <select_adc_channel+0x46>
 8005af4:	009a      	lsls	r2, r3, #2
 8005af6:	4b0e      	ldr	r3, [pc, #56]	; (8005b30 <select_adc_channel+0x50>)
 8005af8:	18d3      	adds	r3, r2, r3
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	469f      	mov	pc, r3
    {
    case DA_ADC_CHANNEL0:
        return ADC_CHANNEL_0;
 8005afe:	2300      	movs	r3, #0
 8005b00:	e012      	b.n	8005b28 <select_adc_channel+0x48>
        break;
    case DA_ADC_CHANNEL1:
        return ADC_CHANNEL_1;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e010      	b.n	8005b28 <select_adc_channel+0x48>
        break;
    case DA_ADC_CHANNEL2:
        return ADC_CHANNEL_2;
 8005b06:	2302      	movs	r3, #2
 8005b08:	e00e      	b.n	8005b28 <select_adc_channel+0x48>
        break;
    case DA_ADC_CHANNEL3:
        return ADC_CHANNEL_3;
 8005b0a:	2303      	movs	r3, #3
 8005b0c:	e00c      	b.n	8005b28 <select_adc_channel+0x48>
        break;
    case DA_ADC_CHANNEL4:
        return ADC_CHANNEL_4;
 8005b0e:	2304      	movs	r3, #4
 8005b10:	e00a      	b.n	8005b28 <select_adc_channel+0x48>
        break;
    case DA_ADC_CHANNEL5:
        return ADC_CHANNEL_5;
 8005b12:	2305      	movs	r3, #5
 8005b14:	e008      	b.n	8005b28 <select_adc_channel+0x48>
        break;
    case DA_ADC_CHANNEL6:
        return ADC_CHANNEL_6;
 8005b16:	2306      	movs	r3, #6
 8005b18:	e006      	b.n	8005b28 <select_adc_channel+0x48>
        break;
    case DA_ADC_CHANNEL7:
        return ADC_CHANNEL_7;
 8005b1a:	2307      	movs	r3, #7
 8005b1c:	e004      	b.n	8005b28 <select_adc_channel+0x48>
        break;
    case DA_ADC_CHANNEL8:
        return ADC_CHANNEL_14;
 8005b1e:	230e      	movs	r3, #14
 8005b20:	e002      	b.n	8005b28 <select_adc_channel+0x48>
        break;
    case DA_ADC_CHANNEL9:
        return ADC_CHANNEL_15;
 8005b22:	230f      	movs	r3, #15
 8005b24:	e000      	b.n	8005b28 <select_adc_channel+0x48>
        break;
    default:
        return ADC_CHANNEL_0;
 8005b26:	2300      	movs	r3, #0
    }
}
 8005b28:	0018      	movs	r0, r3
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	b002      	add	sp, #8
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	080081b4 	.word	0x080081b4

08005b34 <activate_channel>:

static void activate_channel(uint32_t adc_channel)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b086      	sub	sp, #24
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig;
    sConfig.Channel = adc_channel;
 8005b3c:	230c      	movs	r3, #12
 8005b3e:	18fb      	adds	r3, r7, r3
 8005b40:	687a      	ldr	r2, [r7, #4]
 8005b42:	601a      	str	r2, [r3, #0]
    sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8005b44:	230c      	movs	r3, #12
 8005b46:	18fb      	adds	r3, r7, r3
 8005b48:	2280      	movs	r2, #128	; 0x80
 8005b4a:	0152      	lsls	r2, r2, #5
 8005b4c:	605a      	str	r2, [r3, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5; //ADC_SAMPLETIME_71CYCLES_5;
 8005b4e:	230c      	movs	r3, #12
 8005b50:	18fb      	adds	r3, r7, r3
 8005b52:	2202      	movs	r2, #2
 8005b54:	609a      	str	r2, [r3, #8]
    HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8005b56:	230c      	movs	r3, #12
 8005b58:	18fa      	adds	r2, r7, r3
 8005b5a:	4b04      	ldr	r3, [pc, #16]	; (8005b6c <activate_channel+0x38>)
 8005b5c:	0011      	movs	r1, r2
 8005b5e:	0018      	movs	r0, r3
 8005b60:	f7fb f938 	bl	8000dd4 <HAL_ADC_ConfigChannel>
}
 8005b64:	46c0      	nop			; (mov r8, r8)
 8005b66:	46bd      	mov	sp, r7
 8005b68:	b006      	add	sp, #24
 8005b6a:	bd80      	pop	{r7, pc}
 8005b6c:	200023b0 	.word	0x200023b0

08005b70 <deactivate_channel>:

static void deactivate_channel(uint32_t adc_channel)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b086      	sub	sp, #24
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig;
    sConfig.Channel = adc_channel;
 8005b78:	230c      	movs	r3, #12
 8005b7a:	18fb      	adds	r3, r7, r3
 8005b7c:	687a      	ldr	r2, [r7, #4]
 8005b7e:	601a      	str	r2, [r3, #0]
    sConfig.Rank = ADC_RANK_NONE;
 8005b80:	230c      	movs	r3, #12
 8005b82:	18fb      	adds	r3, r7, r3
 8005b84:	4a08      	ldr	r2, [pc, #32]	; (8005ba8 <deactivate_channel+0x38>)
 8005b86:	605a      	str	r2, [r3, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5; //ADC_SAMPLETIME_71CYCLES_5;
 8005b88:	230c      	movs	r3, #12
 8005b8a:	18fb      	adds	r3, r7, r3
 8005b8c:	2202      	movs	r2, #2
 8005b8e:	609a      	str	r2, [r3, #8]
    HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8005b90:	230c      	movs	r3, #12
 8005b92:	18fa      	adds	r2, r7, r3
 8005b94:	4b05      	ldr	r3, [pc, #20]	; (8005bac <deactivate_channel+0x3c>)
 8005b96:	0011      	movs	r1, r2
 8005b98:	0018      	movs	r0, r3
 8005b9a:	f7fb f91b 	bl	8000dd4 <HAL_ADC_ConfigChannel>
}
 8005b9e:	46c0      	nop			; (mov r8, r8)
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	b006      	add	sp, #24
 8005ba4:	bd80      	pop	{r7, pc}
 8005ba6:	46c0      	nop			; (mov r8, r8)
 8005ba8:	00001001 	.word	0x00001001
 8005bac:	200023b0 	.word	0x200023b0

08005bb0 <adc_init>:
// **************************************************************************
// Public interface
// **************************************************************************

void adc_init()
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	af00      	add	r7, sp, #0
    // no initialization
}
 8005bb4:	46c0      	nop			; (mov r8, r8)
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}
	...

08005bbc <adc_get_value>:


uint32_t adc_get_value(enum DA_ADC_CHANNEL_E adc_channel_no)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b086      	sub	sp, #24
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	0002      	movs	r2, r0
 8005bc4:	1dfb      	adds	r3, r7, #7
 8005bc6:	701a      	strb	r2, [r3, #0]
    uint32_t adc_channel = select_adc_channel(adc_channel_no);
 8005bc8:	1dfb      	adds	r3, r7, #7
 8005bca:	781b      	ldrb	r3, [r3, #0]
 8005bcc:	0018      	movs	r0, r3
 8005bce:	f7ff ff87 	bl	8005ae0 <select_adc_channel>
 8005bd2:	0003      	movs	r3, r0
 8005bd4:	617b      	str	r3, [r7, #20]
    uint32_t adc_value = 0;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	613b      	str	r3, [r7, #16]
    uint32_t timeout = 10;
 8005bda:	230a      	movs	r3, #10
 8005bdc:	60fb      	str	r3, [r7, #12]
    activate_channel(adc_channel);
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	0018      	movs	r0, r3
 8005be2:	f7ff ffa7 	bl	8005b34 <activate_channel>
    HAL_ADC_Start(&hadc);
 8005be6:	4b0e      	ldr	r3, [pc, #56]	; (8005c20 <adc_get_value+0x64>)
 8005be8:	0018      	movs	r0, r3
 8005bea:	f7fa ffc1 	bl	8000b70 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc, timeout);
 8005bee:	68fa      	ldr	r2, [r7, #12]
 8005bf0:	4b0b      	ldr	r3, [pc, #44]	; (8005c20 <adc_get_value+0x64>)
 8005bf2:	0011      	movs	r1, r2
 8005bf4:	0018      	movs	r0, r3
 8005bf6:	f7fb f851 	bl	8000c9c <HAL_ADC_PollForConversion>
    adc_value = HAL_ADC_GetValue(&hadc);
 8005bfa:	4b09      	ldr	r3, [pc, #36]	; (8005c20 <adc_get_value+0x64>)
 8005bfc:	0018      	movs	r0, r3
 8005bfe:	f7fb f8dd 	bl	8000dbc <HAL_ADC_GetValue>
 8005c02:	0003      	movs	r3, r0
 8005c04:	613b      	str	r3, [r7, #16]
    HAL_ADC_Stop(&hadc);
 8005c06:	4b06      	ldr	r3, [pc, #24]	; (8005c20 <adc_get_value+0x64>)
 8005c08:	0018      	movs	r0, r3
 8005c0a:	f7fb f805 	bl	8000c18 <HAL_ADC_Stop>
    deactivate_channel(adc_channel);
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	0018      	movs	r0, r3
 8005c12:	f7ff ffad 	bl	8005b70 <deactivate_channel>
    return adc_value;
 8005c16:	693b      	ldr	r3, [r7, #16]
}
 8005c18:	0018      	movs	r0, r3
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	b006      	add	sp, #24
 8005c1e:	bd80      	pop	{r7, pc}
 8005c20:	200023b0 	.word	0x200023b0

08005c24 <digital_init>:

static void select_pin(enum DD_PINS_E pin_no, pin_t* currentPin);


void digital_init(void)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b086      	sub	sp, #24
 8005c28:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005c2a:	1d3b      	adds	r3, r7, #4
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005c30:	1d3b      	adds	r3, r7, #4
 8005c32:	2201      	movs	r2, #1
 8005c34:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Pin = DIP1_Pin;
 8005c36:	1d3b      	adds	r3, r7, #4
 8005c38:	2280      	movs	r2, #128	; 0x80
 8005c3a:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(DIP1_GPIO_Port, &GPIO_InitStruct);
 8005c3c:	1d3b      	adds	r3, r7, #4
 8005c3e:	4a12      	ldr	r2, [pc, #72]	; (8005c88 <digital_init+0x64>)
 8005c40:	0019      	movs	r1, r3
 8005c42:	0010      	movs	r0, r2
 8005c44:	f7fb fc3a 	bl	80014bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DIP2_Pin;
 8005c48:	1d3b      	adds	r3, r7, #4
 8005c4a:	2240      	movs	r2, #64	; 0x40
 8005c4c:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(DIP2_GPIO_Port, &GPIO_InitStruct);
 8005c4e:	1d3b      	adds	r3, r7, #4
 8005c50:	4a0d      	ldr	r2, [pc, #52]	; (8005c88 <digital_init+0x64>)
 8005c52:	0019      	movs	r1, r3
 8005c54:	0010      	movs	r0, r2
 8005c56:	f7fb fc31 	bl	80014bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DIP3_Pin;
 8005c5a:	1d3b      	adds	r3, r7, #4
 8005c5c:	2220      	movs	r2, #32
 8005c5e:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(DIP3_GPIO_Port, &GPIO_InitStruct);
 8005c60:	1d3b      	adds	r3, r7, #4
 8005c62:	4a09      	ldr	r2, [pc, #36]	; (8005c88 <digital_init+0x64>)
 8005c64:	0019      	movs	r1, r3
 8005c66:	0010      	movs	r0, r2
 8005c68:	f7fb fc28 	bl	80014bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DIP4_Pin;
 8005c6c:	1d3b      	adds	r3, r7, #4
 8005c6e:	2280      	movs	r2, #128	; 0x80
 8005c70:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(DIP4_GPIO_Port, &GPIO_InitStruct);
 8005c72:	1d3b      	adds	r3, r7, #4
 8005c74:	4a05      	ldr	r2, [pc, #20]	; (8005c8c <digital_init+0x68>)
 8005c76:	0019      	movs	r1, r3
 8005c78:	0010      	movs	r0, r2
 8005c7a:	f7fb fc1f 	bl	80014bc <HAL_GPIO_Init>
}
 8005c7e:	46c0      	nop			; (mov r8, r8)
 8005c80:	46bd      	mov	sp, r7
 8005c82:	b006      	add	sp, #24
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	46c0      	nop			; (mov r8, r8)
 8005c88:	48000400 	.word	0x48000400
 8005c8c:	48000c00 	.word	0x48000c00

08005c90 <digital_configure_pin>:

void digital_configure_pin(enum DD_PINS_E pin_no, enum DD_PINCONFIG_E direction)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b08a      	sub	sp, #40	; 0x28
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	0002      	movs	r2, r0
 8005c98:	1dfb      	adds	r3, r7, #7
 8005c9a:	701a      	strb	r2, [r3, #0]
 8005c9c:	1dbb      	adds	r3, r7, #6
 8005c9e:	1c0a      	adds	r2, r1, #0
 8005ca0:	701a      	strb	r2, [r3, #0]
    GPIO_InitTypeDef GPIO_InitStruct;
    pin_t pin;
    select_pin(pin_no, &pin);
 8005ca2:	230c      	movs	r3, #12
 8005ca4:	18fa      	adds	r2, r7, r3
 8005ca6:	1dfb      	adds	r3, r7, #7
 8005ca8:	781b      	ldrb	r3, [r3, #0]
 8005caa:	0011      	movs	r1, r2
 8005cac:	0018      	movs	r0, r3
 8005cae:	f000 f87d 	bl	8005dac <select_pin>
    GPIO_InitStruct.Pin = pin.pin;
 8005cb2:	230c      	movs	r3, #12
 8005cb4:	18fb      	adds	r3, r7, r3
 8005cb6:	889b      	ldrh	r3, [r3, #4]
 8005cb8:	001a      	movs	r2, r3
 8005cba:	2314      	movs	r3, #20
 8005cbc:	18fb      	adds	r3, r7, r3
 8005cbe:	601a      	str	r2, [r3, #0]
    switch(direction)
 8005cc0:	1dbb      	adds	r3, r7, #6
 8005cc2:	781b      	ldrb	r3, [r3, #0]
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d01a      	beq.n	8005cfe <digital_configure_pin+0x6e>
 8005cc8:	dc02      	bgt.n	8005cd0 <digital_configure_pin+0x40>
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d005      	beq.n	8005cda <digital_configure_pin+0x4a>
            GPIO_InitStruct.Pull = GPIO_NOPULL;
            HAL_GPIO_Init(pin.port, &GPIO_InitStruct);
            break;
        }
    }
}
 8005cce:	e04c      	b.n	8005d6a <digital_configure_pin+0xda>
    switch(direction)
 8005cd0:	2b02      	cmp	r3, #2
 8005cd2:	d026      	beq.n	8005d22 <digital_configure_pin+0x92>
 8005cd4:	2b03      	cmp	r3, #3
 8005cd6:	d036      	beq.n	8005d46 <digital_configure_pin+0xb6>
}
 8005cd8:	e047      	b.n	8005d6a <digital_configure_pin+0xda>
            GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005cda:	2314      	movs	r3, #20
 8005cdc:	18fb      	adds	r3, r7, r3
 8005cde:	2201      	movs	r2, #1
 8005ce0:	605a      	str	r2, [r3, #4]
            GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005ce2:	2314      	movs	r3, #20
 8005ce4:	18fb      	adds	r3, r7, r3
 8005ce6:	2202      	movs	r2, #2
 8005ce8:	609a      	str	r2, [r3, #8]
            HAL_GPIO_Init(pin.port, &GPIO_InitStruct);
 8005cea:	230c      	movs	r3, #12
 8005cec:	18fb      	adds	r3, r7, r3
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	2214      	movs	r2, #20
 8005cf2:	18ba      	adds	r2, r7, r2
 8005cf4:	0011      	movs	r1, r2
 8005cf6:	0018      	movs	r0, r3
 8005cf8:	f7fb fbe0 	bl	80014bc <HAL_GPIO_Init>
            break;
 8005cfc:	e035      	b.n	8005d6a <digital_configure_pin+0xda>
            GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005cfe:	2314      	movs	r3, #20
 8005d00:	18fb      	adds	r3, r7, r3
 8005d02:	2200      	movs	r2, #0
 8005d04:	605a      	str	r2, [r3, #4]
            GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005d06:	2314      	movs	r3, #20
 8005d08:	18fb      	adds	r3, r7, r3
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	609a      	str	r2, [r3, #8]
            HAL_GPIO_Init(pin.port, &GPIO_InitStruct);
 8005d0e:	230c      	movs	r3, #12
 8005d10:	18fb      	adds	r3, r7, r3
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	2214      	movs	r2, #20
 8005d16:	18ba      	adds	r2, r7, r2
 8005d18:	0011      	movs	r1, r2
 8005d1a:	0018      	movs	r0, r3
 8005d1c:	f7fb fbce 	bl	80014bc <HAL_GPIO_Init>
            break;
 8005d20:	e023      	b.n	8005d6a <digital_configure_pin+0xda>
            GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005d22:	2314      	movs	r3, #20
 8005d24:	18fb      	adds	r3, r7, r3
 8005d26:	2200      	movs	r2, #0
 8005d28:	605a      	str	r2, [r3, #4]
            GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005d2a:	2314      	movs	r3, #20
 8005d2c:	18fb      	adds	r3, r7, r3
 8005d2e:	2202      	movs	r2, #2
 8005d30:	609a      	str	r2, [r3, #8]
            HAL_GPIO_Init(pin.port, &GPIO_InitStruct);
 8005d32:	230c      	movs	r3, #12
 8005d34:	18fb      	adds	r3, r7, r3
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	2214      	movs	r2, #20
 8005d3a:	18ba      	adds	r2, r7, r2
 8005d3c:	0011      	movs	r1, r2
 8005d3e:	0018      	movs	r0, r3
 8005d40:	f7fb fbbc 	bl	80014bc <HAL_GPIO_Init>
            break;
 8005d44:	e011      	b.n	8005d6a <digital_configure_pin+0xda>
            GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005d46:	2314      	movs	r3, #20
 8005d48:	18fb      	adds	r3, r7, r3
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	605a      	str	r2, [r3, #4]
            GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d4e:	2314      	movs	r3, #20
 8005d50:	18fb      	adds	r3, r7, r3
 8005d52:	2200      	movs	r2, #0
 8005d54:	609a      	str	r2, [r3, #8]
            HAL_GPIO_Init(pin.port, &GPIO_InitStruct);
 8005d56:	230c      	movs	r3, #12
 8005d58:	18fb      	adds	r3, r7, r3
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	2214      	movs	r2, #20
 8005d5e:	18ba      	adds	r2, r7, r2
 8005d60:	0011      	movs	r1, r2
 8005d62:	0018      	movs	r0, r3
 8005d64:	f7fb fbaa 	bl	80014bc <HAL_GPIO_Init>
            break;
 8005d68:	46c0      	nop			; (mov r8, r8)
}
 8005d6a:	46c0      	nop			; (mov r8, r8)
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	b00a      	add	sp, #40	; 0x28
 8005d70:	bd80      	pop	{r7, pc}

08005d72 <digital_get_pin>:
    select_pin(pin_no, &selectedPin);
    HAL_GPIO_WritePin(selectedPin.port, selectedPin.pin, level);
}

enum DD_PINLEVEL_E digital_get_pin(enum DD_PINS_E pin_no)
{
 8005d72:	b580      	push	{r7, lr}
 8005d74:	b084      	sub	sp, #16
 8005d76:	af00      	add	r7, sp, #0
 8005d78:	0002      	movs	r2, r0
 8005d7a:	1dfb      	adds	r3, r7, #7
 8005d7c:	701a      	strb	r2, [r3, #0]
    pin_t selectedPin;
    select_pin(pin_no, &selectedPin);
 8005d7e:	2308      	movs	r3, #8
 8005d80:	18fa      	adds	r2, r7, r3
 8005d82:	1dfb      	adds	r3, r7, #7
 8005d84:	781b      	ldrb	r3, [r3, #0]
 8005d86:	0011      	movs	r1, r2
 8005d88:	0018      	movs	r0, r3
 8005d8a:	f000 f80f 	bl	8005dac <select_pin>
    return HAL_GPIO_ReadPin(selectedPin.port, selectedPin.pin);
 8005d8e:	2308      	movs	r3, #8
 8005d90:	18fb      	adds	r3, r7, r3
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	2308      	movs	r3, #8
 8005d96:	18fb      	adds	r3, r7, r3
 8005d98:	889b      	ldrh	r3, [r3, #4]
 8005d9a:	0019      	movs	r1, r3
 8005d9c:	0010      	movs	r0, r2
 8005d9e:	f7fb fd09 	bl	80017b4 <HAL_GPIO_ReadPin>
 8005da2:	0003      	movs	r3, r0
}
 8005da4:	0018      	movs	r0, r3
 8005da6:	46bd      	mov	sp, r7
 8005da8:	b004      	add	sp, #16
 8005daa:	bd80      	pop	{r7, pc}

08005dac <select_pin>:
    return ( level == DD_LEVEL_HIGH ? DD_DIP_OFF : DD_DIP_ON );
}


static void select_pin(enum DD_PINS_E pin_no, pin_t* currentPin)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b082      	sub	sp, #8
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	0002      	movs	r2, r0
 8005db4:	6039      	str	r1, [r7, #0]
 8005db6:	1dfb      	adds	r3, r7, #7
 8005db8:	701a      	strb	r2, [r3, #0]
    switch (pin_no)
 8005dba:	1dfb      	adds	r3, r7, #7
 8005dbc:	781b      	ldrb	r3, [r3, #0]
 8005dbe:	2b11      	cmp	r3, #17
 8005dc0:	d900      	bls.n	8005dc4 <select_pin+0x18>
 8005dc2:	e090      	b.n	8005ee6 <select_pin+0x13a>
 8005dc4:	009a      	lsls	r2, r3, #2
 8005dc6:	4b4d      	ldr	r3, [pc, #308]	; (8005efc <select_pin+0x150>)
 8005dc8:	18d3      	adds	r3, r2, r3
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	469f      	mov	pc, r3
    {
    case DD_PIN_PD14:
    {
        currentPin->port = DIGITAL0_GPIO_Port;
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	4a4b      	ldr	r2, [pc, #300]	; (8005f00 <select_pin+0x154>)
 8005dd2:	601a      	str	r2, [r3, #0]
        currentPin->pin = DIGITAL0_Pin;
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	2280      	movs	r2, #128	; 0x80
 8005dd8:	01d2      	lsls	r2, r2, #7
 8005dda:	809a      	strh	r2, [r3, #4]
        break;
 8005ddc:	e08a      	b.n	8005ef4 <select_pin+0x148>
    }
    case DD_PIN_PD15:
    {
        currentPin->port = DIGITAL1_GPIO_Port;
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	4a47      	ldr	r2, [pc, #284]	; (8005f00 <select_pin+0x154>)
 8005de2:	601a      	str	r2, [r3, #0]
        currentPin->pin = DIGITAL1_Pin;
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	4a47      	ldr	r2, [pc, #284]	; (8005f04 <select_pin+0x158>)
 8005de8:	809a      	strh	r2, [r3, #4]
        break;
 8005dea:	e083      	b.n	8005ef4 <select_pin+0x148>
    }
    case DD_PIN_PC8:
    {
        currentPin->port = DIGITAL2_GPIO_Port;
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	4a46      	ldr	r2, [pc, #280]	; (8005f08 <select_pin+0x15c>)
 8005df0:	601a      	str	r2, [r3, #0]
        currentPin->pin = DIGITAL2_Pin;
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	2280      	movs	r2, #128	; 0x80
 8005df6:	0052      	lsls	r2, r2, #1
 8005df8:	809a      	strh	r2, [r3, #4]
        break;
 8005dfa:	e07b      	b.n	8005ef4 <select_pin+0x148>
    }
    case DD_PIN_PC9:
    {
        currentPin->port = DIGITAL3_GPIO_Port;
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	4a42      	ldr	r2, [pc, #264]	; (8005f08 <select_pin+0x15c>)
 8005e00:	601a      	str	r2, [r3, #0]
        currentPin->pin = DIGITAL3_Pin;
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	2280      	movs	r2, #128	; 0x80
 8005e06:	0092      	lsls	r2, r2, #2
 8005e08:	809a      	strh	r2, [r3, #4]
        break;
 8005e0a:	e073      	b.n	8005ef4 <select_pin+0x148>
    }
    case DD_PIN_PA8:
    {
        currentPin->port = DIGITAL4_GPIO_Port;
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	2290      	movs	r2, #144	; 0x90
 8005e10:	05d2      	lsls	r2, r2, #23
 8005e12:	601a      	str	r2, [r3, #0]
        currentPin->pin = DIGITAL4_Pin;
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	2280      	movs	r2, #128	; 0x80
 8005e18:	0052      	lsls	r2, r2, #1
 8005e1a:	809a      	strh	r2, [r3, #4]
        break;
 8005e1c:	e06a      	b.n	8005ef4 <select_pin+0x148>
    }
    case DD_PIN_PC13:
    {
        currentPin->port = DIGITAL5_GPIO_Port;
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	4a39      	ldr	r2, [pc, #228]	; (8005f08 <select_pin+0x15c>)
 8005e22:	601a      	str	r2, [r3, #0]
        currentPin->pin = DIGITAL5_Pin;
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	2280      	movs	r2, #128	; 0x80
 8005e28:	0192      	lsls	r2, r2, #6
 8005e2a:	809a      	strh	r2, [r3, #4]
        break;
 8005e2c:	e062      	b.n	8005ef4 <select_pin+0x148>
    }
    case DD_PIN_PB11:
    {
        currentPin->port = SERVO0_GPIO_Port;
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	4a36      	ldr	r2, [pc, #216]	; (8005f0c <select_pin+0x160>)
 8005e32:	601a      	str	r2, [r3, #0]
        currentPin->pin = SERVO0_Pin;
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	2280      	movs	r2, #128	; 0x80
 8005e38:	0112      	lsls	r2, r2, #4
 8005e3a:	809a      	strh	r2, [r3, #4]
        break;
 8005e3c:	e05a      	b.n	8005ef4 <select_pin+0x148>
    }
    case DD_PIN_PB10:
    {
        currentPin->port = SERVO1_GPIO_Port;
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	4a32      	ldr	r2, [pc, #200]	; (8005f0c <select_pin+0x160>)
 8005e42:	601a      	str	r2, [r3, #0]
        currentPin->pin = SERVO1_Pin;
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	2280      	movs	r2, #128	; 0x80
 8005e48:	00d2      	lsls	r2, r2, #3
 8005e4a:	809a      	strh	r2, [r3, #4]
        break;
 8005e4c:	e052      	b.n	8005ef4 <select_pin+0x148>
    }
    case DD_PIN_PE14:
    {
        currentPin->port = SERVO2_GPIO_Port;
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	4a2f      	ldr	r2, [pc, #188]	; (8005f10 <select_pin+0x164>)
 8005e52:	601a      	str	r2, [r3, #0]
        currentPin->pin = SERVO2_Pin;
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	2280      	movs	r2, #128	; 0x80
 8005e58:	01d2      	lsls	r2, r2, #7
 8005e5a:	809a      	strh	r2, [r3, #4]
        break;
 8005e5c:	e04a      	b.n	8005ef4 <select_pin+0x148>
    }
    case DD_PIN_PE11:
    {
        currentPin->port = SERVO3_GPIO_Port;
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	4a2b      	ldr	r2, [pc, #172]	; (8005f10 <select_pin+0x164>)
 8005e62:	601a      	str	r2, [r3, #0]
        currentPin->pin = SERVO3_Pin;
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	2280      	movs	r2, #128	; 0x80
 8005e68:	0112      	lsls	r2, r2, #4
 8005e6a:	809a      	strh	r2, [r3, #4]
        break;
 8005e6c:	e042      	b.n	8005ef4 <select_pin+0x148>
    }
    case DD_PIN_PE9:
    {
        currentPin->port = SERVO4_GPIO_Port;
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	4a27      	ldr	r2, [pc, #156]	; (8005f10 <select_pin+0x164>)
 8005e72:	601a      	str	r2, [r3, #0]
        currentPin->pin = SERVO4_Pin;
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	2280      	movs	r2, #128	; 0x80
 8005e78:	0092      	lsls	r2, r2, #2
 8005e7a:	809a      	strh	r2, [r3, #4]
        break;
 8005e7c:	e03a      	b.n	8005ef4 <select_pin+0x148>
    }
    case DD_PIN_PB1:
    {
        currentPin->port = SERVO5_GPIO_Port;
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	4a22      	ldr	r2, [pc, #136]	; (8005f0c <select_pin+0x160>)
 8005e82:	601a      	str	r2, [r3, #0]
        currentPin->pin = SERVO5_Pin;
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	2202      	movs	r2, #2
 8005e88:	809a      	strh	r2, [r3, #4]
        break;
 8005e8a:	e033      	b.n	8005ef4 <select_pin+0x148>
    }
    case DD_PIN_PF10:
    {
        currentPin->port = PWM5_GPIO_Port;
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	4a21      	ldr	r2, [pc, #132]	; (8005f14 <select_pin+0x168>)
 8005e90:	601a      	str	r2, [r3, #0]
        currentPin->pin = PWM5_Pin;
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	2280      	movs	r2, #128	; 0x80
 8005e96:	00d2      	lsls	r2, r2, #3
 8005e98:	809a      	strh	r2, [r3, #4]
        break;
 8005e9a:	e02b      	b.n	8005ef4 <select_pin+0x148>
    }
    case DD_PIN_PF9:
	{
		currentPin->port = PWM4_GPIO_Port;
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	4a1d      	ldr	r2, [pc, #116]	; (8005f14 <select_pin+0x168>)
 8005ea0:	601a      	str	r2, [r3, #0]
		currentPin->pin = PWM4_Pin;
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	2280      	movs	r2, #128	; 0x80
 8005ea6:	0092      	lsls	r2, r2, #2
 8005ea8:	809a      	strh	r2, [r3, #4]
		break;
 8005eaa:	e023      	b.n	8005ef4 <select_pin+0x148>
	}
    case DD_PIN_PE1:
    {
    	currentPin->port = PWM3_GPIO_Port;
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	4a18      	ldr	r2, [pc, #96]	; (8005f10 <select_pin+0x164>)
 8005eb0:	601a      	str	r2, [r3, #0]
    	currentPin->pin = PWM3_Pin;
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	2202      	movs	r2, #2
 8005eb6:	809a      	strh	r2, [r3, #4]
    	break;
 8005eb8:	e01c      	b.n	8005ef4 <select_pin+0x148>
    }
    case DD_PIN_PE0:
    {
    	currentPin->port = PWM2_GPIO_Port;
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	4a14      	ldr	r2, [pc, #80]	; (8005f10 <select_pin+0x164>)
 8005ebe:	601a      	str	r2, [r3, #0]
    	currentPin->pin = PWM2_Pin;
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	809a      	strh	r2, [r3, #4]
    	break;
 8005ec6:	e015      	b.n	8005ef4 <select_pin+0x148>
    }
    case DD_PIN_PB3:
    {
    	currentPin->port = PWM1_GPIO_Port;
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	4a10      	ldr	r2, [pc, #64]	; (8005f0c <select_pin+0x160>)
 8005ecc:	601a      	str	r2, [r3, #0]
    	currentPin->pin = PWM1_Pin;
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	2208      	movs	r2, #8
 8005ed2:	809a      	strh	r2, [r3, #4]
    	break;
 8005ed4:	e00e      	b.n	8005ef4 <select_pin+0x148>
    }
    case DD_PIN_PA15:
    {
    	currentPin->port = PWM0_GPIO_Port;
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	2290      	movs	r2, #144	; 0x90
 8005eda:	05d2      	lsls	r2, r2, #23
 8005edc:	601a      	str	r2, [r3, #0]
    	currentPin->pin = PWM0_Pin;
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	4a08      	ldr	r2, [pc, #32]	; (8005f04 <select_pin+0x158>)
 8005ee2:	809a      	strh	r2, [r3, #4]
    	break;
 8005ee4:	e006      	b.n	8005ef4 <select_pin+0x148>
    }
    default:
    {
        currentPin->port = LED_GREEN_GPIO_Port;
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	4a07      	ldr	r2, [pc, #28]	; (8005f08 <select_pin+0x15c>)
 8005eea:	601a      	str	r2, [r3, #0]
        currentPin->pin = LED_GREEN_Pin;
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	2204      	movs	r2, #4
 8005ef0:	809a      	strh	r2, [r3, #4]
        break;
 8005ef2:	46c0      	nop			; (mov r8, r8)
    }
        ;
    }
}
 8005ef4:	46c0      	nop			; (mov r8, r8)
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	b002      	add	sp, #8
 8005efa:	bd80      	pop	{r7, pc}
 8005efc:	080081dc 	.word	0x080081dc
 8005f00:	48000c00 	.word	0x48000c00
 8005f04:	ffff8000 	.word	0xffff8000
 8005f08:	48000800 	.word	0x48000800
 8005f0c:	48000400 	.word	0x48000400
 8005f10:	48001000 	.word	0x48001000
 8005f14:	48001400 	.word	0x48001400

08005f18 <dorobo_init>:
// Die main()-Funktion aus der CubeMX-generierten main() muss in
// init() abgespeichert und hinzugelinkt werden.
extern void init();

void dorobo_init(void)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	af00      	add	r7, sp, #0
    init();
 8005f1c:	f000 f8b6 	bl	800608c <init>
    digital_init();
 8005f20:	f7ff fe80 	bl	8005c24 <digital_init>
}
 8005f24:	46c0      	nop			; (mov r8, r8)
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}
	...

08005f2c <_sbrk>:
}

// ***************************************************************************

caddr_t _sbrk(int incr)
{
 8005f2c:	b590      	push	{r4, r7, lr}
 8005f2e:	b085      	sub	sp, #20
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
    extern char _ebss;   ///< symbol defined by the linker
    extern char _estack; ///< symbol defined by the linker
    static char *heap_end;
    char *prev_heap_end;

    if (heap_end == 0)
 8005f34:	4b19      	ldr	r3, [pc, #100]	; (8005f9c <_sbrk+0x70>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d102      	bne.n	8005f42 <_sbrk+0x16>
    {
        heap_end = &_ebss;
 8005f3c:	4b17      	ldr	r3, [pc, #92]	; (8005f9c <_sbrk+0x70>)
 8005f3e:	4a18      	ldr	r2, [pc, #96]	; (8005fa0 <_sbrk+0x74>)
 8005f40:	601a      	str	r2, [r3, #0]
    }
    prev_heap_end = heap_end;
 8005f42:	4b16      	ldr	r3, [pc, #88]	; (8005f9c <_sbrk+0x70>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 8005f48:	f3ef 8308 	mrs	r3, MSP
 8005f4c:	001c      	movs	r4, r3
  return(result);
 8005f4e:	0023      	movs	r3, r4
    // determine the maximum address available for the Heap
    // (1) Start with the current stack pointer
    //     This heap end address becomes a problem if
    //     the stack grows further - therefore we allow for
    //     some additional room.
    char *heapMax = (char *) __get_MSP() - 128;
 8005f50:	3b80      	subs	r3, #128	; 0x80
 8005f52:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 8005f54:	f3ef 8308 	mrs	r3, MSP
 8005f58:	001c      	movs	r4, r3
  return(result);
 8005f5a:	0023      	movs	r3, r4
    if ( (char *) __get_MSP() < prev_heap_end )
 8005f5c:	001a      	movs	r2, r3
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d201      	bcs.n	8005f68 <_sbrk+0x3c>
    {
        // FreeRTOS multitasking has been started, because
        // the Stack usually lies in an BSS area managed
        // by FreeRTOS. Therefore the maximum heap end is
        // the end of RAM (symbol defined by the linker).
    	heapMax = &_estack; // this symbol is defined at the end of RAM
 8005f64:	4b0f      	ldr	r3, [pc, #60]	; (8005fa4 <_sbrk+0x78>)
 8005f66:	60fb      	str	r3, [r7, #12]
    }

    if (heap_end + incr > heapMax)
 8005f68:	4b0c      	ldr	r3, [pc, #48]	; (8005f9c <_sbrk+0x70>)
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	18d2      	adds	r2, r2, r3
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d907      	bls.n	8005f86 <_sbrk+0x5a>
    {
        //_write (STDERR_FILENO, "Heap and heapMax collision\n", 25);
        errno = ENOMEM;
 8005f76:	f001 fb31 	bl	80075dc <__errno>
 8005f7a:	0003      	movs	r3, r0
 8005f7c:	220c      	movs	r2, #12
 8005f7e:	601a      	str	r2, [r3, #0]
        return (caddr_t) -1;
 8005f80:	2301      	movs	r3, #1
 8005f82:	425b      	negs	r3, r3
 8005f84:	e006      	b.n	8005f94 <_sbrk+0x68>
        // Alternative implementation: exit(-1) to stop the system
    }

    heap_end += incr;
 8005f86:	4b05      	ldr	r3, [pc, #20]	; (8005f9c <_sbrk+0x70>)
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	18d2      	adds	r2, r2, r3
 8005f8e:	4b03      	ldr	r3, [pc, #12]	; (8005f9c <_sbrk+0x70>)
 8005f90:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
 8005f92:	68bb      	ldr	r3, [r7, #8]
}
 8005f94:	0018      	movs	r0, r3
 8005f96:	46bd      	mov	sp, r7
 8005f98:	b005      	add	sp, #20
 8005f9a:	bd90      	pop	{r4, r7, pc}
 8005f9c:	200020f0 	.word	0x200020f0
 8005fa0:	20002494 	.word	0x20002494
 8005fa4:	20004000 	.word	0x20004000

08005fa8 <ft_start_sampling>:
	// nothing to initialize
}


void ft_start_sampling(enum DD_PINS_E leftSensor)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b082      	sub	sp, #8
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	0002      	movs	r2, r0
 8005fb0:	1dfb      	adds	r3, r7, #7
 8005fb2:	701a      	strb	r2, [r3, #0]
    leftIRSensor = leftSensor;
 8005fb4:	4b07      	ldr	r3, [pc, #28]	; (8005fd4 <ft_start_sampling+0x2c>)
 8005fb6:	1dfa      	adds	r2, r7, #7
 8005fb8:	7812      	ldrb	r2, [r2, #0]
 8005fba:	701a      	strb	r2, [r3, #0]
    ft_samples_ready = false;
 8005fbc:	4b06      	ldr	r3, [pc, #24]	; (8005fd8 <ft_start_sampling+0x30>)
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_Start_IT(&htim6);
 8005fc2:	4b06      	ldr	r3, [pc, #24]	; (8005fdc <ft_start_sampling+0x34>)
 8005fc4:	0018      	movs	r0, r3
 8005fc6:	f7fc fa87 	bl	80024d8 <HAL_TIM_Base_Start_IT>
}
 8005fca:	46c0      	nop			; (mov r8, r8)
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	b002      	add	sp, #8
 8005fd0:	bd80      	pop	{r7, pc}
 8005fd2:	46c0      	nop			; (mov r8, r8)
 8005fd4:	200020f6 	.word	0x200020f6
 8005fd8:	200020f5 	.word	0x200020f5
 8005fdc:	200022c0 	.word	0x200022c0

08005fe0 <ft_get_samples>:
}

// ***************************************************************************

void ft_get_samples()
{
 8005fe0:	b5b0      	push	{r4, r5, r7, lr}
 8005fe2:	af00      	add	r7, sp, #0
    if (ft_sample_index == SAMPLES)
 8005fe4:	4b15      	ldr	r3, [pc, #84]	; (800603c <ft_get_samples+0x5c>)
 8005fe6:	781b      	ldrb	r3, [r3, #0]
 8005fe8:	2b28      	cmp	r3, #40	; 0x28
 8005fea:	d111      	bne.n	8006010 <ft_get_samples+0x30>
    {
        HAL_TIM_Base_Stop_IT(&htim6);
 8005fec:	4b14      	ldr	r3, [pc, #80]	; (8006040 <ft_get_samples+0x60>)
 8005fee:	0018      	movs	r0, r3
 8005ff0:	f7fc fa8c 	bl	800250c <HAL_TIM_Base_Stop_IT>
        ft_sample_index = 0;
 8005ff4:	4b11      	ldr	r3, [pc, #68]	; (800603c <ft_get_samples+0x5c>)
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	701a      	strb	r2, [r3, #0]
        ft_samples_ready = true;
 8005ffa:	4b12      	ldr	r3, [pc, #72]	; (8006044 <ft_get_samples+0x64>)
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	701a      	strb	r2, [r3, #0]
        if (sampling_finished != NULL)
 8006000:	4b11      	ldr	r3, [pc, #68]	; (8006048 <ft_get_samples+0x68>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d015      	beq.n	8006034 <ft_get_samples+0x54>
            sampling_finished();
 8006008:	4b0f      	ldr	r3, [pc, #60]	; (8006048 <ft_get_samples+0x68>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4798      	blx	r3
    else
    {
        signal1_[ft_sample_index] = digital_get_pin(leftIRSensor);
        ft_sample_index++;
    }
}
 800600e:	e011      	b.n	8006034 <ft_get_samples+0x54>
        signal1_[ft_sample_index] = digital_get_pin(leftIRSensor);
 8006010:	4b0a      	ldr	r3, [pc, #40]	; (800603c <ft_get_samples+0x5c>)
 8006012:	781b      	ldrb	r3, [r3, #0]
 8006014:	001c      	movs	r4, r3
 8006016:	4b0d      	ldr	r3, [pc, #52]	; (800604c <ft_get_samples+0x6c>)
 8006018:	781b      	ldrb	r3, [r3, #0]
 800601a:	0018      	movs	r0, r3
 800601c:	f7ff fea9 	bl	8005d72 <digital_get_pin>
 8006020:	0003      	movs	r3, r0
 8006022:	001a      	movs	r2, r3
 8006024:	4b0a      	ldr	r3, [pc, #40]	; (8006050 <ft_get_samples+0x70>)
 8006026:	551a      	strb	r2, [r3, r4]
        ft_sample_index++;
 8006028:	4b04      	ldr	r3, [pc, #16]	; (800603c <ft_get_samples+0x5c>)
 800602a:	781b      	ldrb	r3, [r3, #0]
 800602c:	3301      	adds	r3, #1
 800602e:	b2da      	uxtb	r2, r3
 8006030:	4b02      	ldr	r3, [pc, #8]	; (800603c <ft_get_samples+0x5c>)
 8006032:	701a      	strb	r2, [r3, #0]
}
 8006034:	46c0      	nop			; (mov r8, r8)
 8006036:	46bd      	mov	sp, r7
 8006038:	bdb0      	pop	{r4, r5, r7, pc}
 800603a:	46c0      	nop			; (mov r8, r8)
 800603c:	200020f4 	.word	0x200020f4
 8006040:	200022c0 	.word	0x200022c0
 8006044:	200020f5 	.word	0x200020f5
 8006048:	20002120 	.word	0x20002120
 800604c:	200020f6 	.word	0x200020f6
 8006050:	200020f8 	.word	0x200020f8

08006054 <TIM6_DAC_IRQHandler>:

/**
 * @brief This function handles TIM6 global and DAC channel underrun error interrupts.
 */
void TIM6_DAC_IRQHandler(void)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	af00      	add	r7, sp, #0
    /* TIM Update event */
    if (__HAL_TIM_GET_FLAG(&htim6, TIM_FLAG_UPDATE) != RESET)
 8006058:	4b0b      	ldr	r3, [pc, #44]	; (8006088 <TIM6_DAC_IRQHandler+0x34>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	691b      	ldr	r3, [r3, #16]
 800605e:	2201      	movs	r2, #1
 8006060:	4013      	ands	r3, r2
 8006062:	2b01      	cmp	r3, #1
 8006064:	d10d      	bne.n	8006082 <TIM6_DAC_IRQHandler+0x2e>
    {
        if (__HAL_TIM_GET_IT_SOURCE(&htim6, TIM_IT_UPDATE) != RESET)
 8006066:	4b08      	ldr	r3, [pc, #32]	; (8006088 <TIM6_DAC_IRQHandler+0x34>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	68db      	ldr	r3, [r3, #12]
 800606c:	2201      	movs	r2, #1
 800606e:	4013      	ands	r3, r2
 8006070:	2b01      	cmp	r3, #1
 8006072:	d106      	bne.n	8006082 <TIM6_DAC_IRQHandler+0x2e>
        {
            __HAL_TIM_CLEAR_IT(&htim6, TIM_IT_UPDATE);
 8006074:	4b04      	ldr	r3, [pc, #16]	; (8006088 <TIM6_DAC_IRQHandler+0x34>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	2202      	movs	r2, #2
 800607a:	4252      	negs	r2, r2
 800607c:	611a      	str	r2, [r3, #16]

            ft_get_samples();
 800607e:	f7ff ffaf 	bl	8005fe0 <ft_get_samples>
        }
    }
}
 8006082:	46c0      	nop			; (mov r8, r8)
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}
 8006088:	200022c0 	.word	0x200022c0

0800608c <init>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

void init(void)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006090:	f7fa fbe8 	bl	8000864 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8006094:	f000 f819 	bl	80060ca <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006098:	f000 fbae 	bl	80067f8 <MX_GPIO_Init>
  MX_TIM3_Init();
 800609c:	f000 f97a 	bl	8006394 <MX_TIM3_Init>
  MX_ADC_Init();
 80060a0:	f000 f898 	bl	80061d4 <MX_ADC_Init>
  MX_USART1_UART_Init();
 80060a4:	f000 fb50 	bl	8006748 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80060a8:	f000 fb7a 	bl	80067a0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80060ac:	f000 f92a 	bl	8006304 <MX_TIM2_Init>
  MX_TIM15_Init();
 80060b0:	f000 fa00 	bl	80064b4 <MX_TIM15_Init>
  MX_TIM16_Init();
 80060b4:	f000 fa78 	bl	80065a8 <MX_TIM16_Init>
  MX_TIM17_Init();
 80060b8:	f000 fade 	bl	8006678 <MX_TIM17_Init>
  MX_TIM6_Init();
 80060bc:	f000 f9d0 	bl	8006460 <MX_TIM6_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80060c0:	f000 f86a 	bl	8006198 <MX_NVIC_Init>
}
 80060c4:	46c0      	nop			; (mov r8, r8)
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}

080060ca <SystemClock_Config>:

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80060ca:	b580      	push	{r7, lr}
 80060cc:	b098      	sub	sp, #96	; 0x60
 80060ce:	af00      	add	r7, sp, #0

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSE;
 80060d0:	232c      	movs	r3, #44	; 0x2c
 80060d2:	18fb      	adds	r3, r7, r3
 80060d4:	2211      	movs	r2, #17
 80060d6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80060d8:	232c      	movs	r3, #44	; 0x2c
 80060da:	18fb      	adds	r3, r7, r3
 80060dc:	2201      	movs	r2, #1
 80060de:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80060e0:	232c      	movs	r3, #44	; 0x2c
 80060e2:	18fb      	adds	r3, r7, r3
 80060e4:	2201      	movs	r2, #1
 80060e6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80060e8:	232c      	movs	r3, #44	; 0x2c
 80060ea:	18fb      	adds	r3, r7, r3
 80060ec:	2210      	movs	r2, #16
 80060ee:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80060f0:	232c      	movs	r3, #44	; 0x2c
 80060f2:	18fb      	adds	r3, r7, r3
 80060f4:	2202      	movs	r2, #2
 80060f6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80060f8:	232c      	movs	r3, #44	; 0x2c
 80060fa:	18fb      	adds	r3, r7, r3
 80060fc:	2280      	movs	r2, #128	; 0x80
 80060fe:	0252      	lsls	r2, r2, #9
 8006100:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8006102:	232c      	movs	r3, #44	; 0x2c
 8006104:	18fb      	adds	r3, r7, r3
 8006106:	2280      	movs	r2, #128	; 0x80
 8006108:	0352      	lsls	r2, r2, #13
 800610a:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800610c:	232c      	movs	r3, #44	; 0x2c
 800610e:	18fb      	adds	r3, r7, r3
 8006110:	2200      	movs	r2, #0
 8006112:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8006114:	232c      	movs	r3, #44	; 0x2c
 8006116:	18fb      	adds	r3, r7, r3
 8006118:	0018      	movs	r0, r3
 800611a:	f7fb fb85 	bl	8001828 <HAL_RCC_OscConfig>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800611e:	231c      	movs	r3, #28
 8006120:	18fb      	adds	r3, r7, r3
 8006122:	2207      	movs	r2, #7
 8006124:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006126:	231c      	movs	r3, #28
 8006128:	18fb      	adds	r3, r7, r3
 800612a:	2202      	movs	r2, #2
 800612c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800612e:	231c      	movs	r3, #28
 8006130:	18fb      	adds	r3, r7, r3
 8006132:	2200      	movs	r2, #0
 8006134:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006136:	231c      	movs	r3, #28
 8006138:	18fb      	adds	r3, r7, r3
 800613a:	2200      	movs	r2, #0
 800613c:	60da      	str	r2, [r3, #12]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1);
 800613e:	231c      	movs	r3, #28
 8006140:	18fb      	adds	r3, r7, r3
 8006142:	2101      	movs	r1, #1
 8006144:	0018      	movs	r0, r3
 8006146:	f7fb fecd 	bl	8001ee4 <HAL_RCC_ClockConfig>

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 800614a:	003b      	movs	r3, r7
 800614c:	2203      	movs	r2, #3
 800614e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8006150:	003b      	movs	r3, r7
 8006152:	2200      	movs	r2, #0
 8006154:	609a      	str	r2, [r3, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8006156:	003b      	movs	r3, r7
 8006158:	2200      	movs	r2, #0
 800615a:	60da      	str	r2, [r3, #12]
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 800615c:	003b      	movs	r3, r7
 800615e:	0018      	movs	r0, r3
 8006160:	f7fc f890 	bl	8002284 <HAL_RCCEx_PeriphCLKConfig>

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8006164:	f7fc f844 	bl	80021f0 <HAL_RCC_GetHCLKFreq>
 8006168:	0002      	movs	r2, r0
 800616a:	23fa      	movs	r3, #250	; 0xfa
 800616c:	0099      	lsls	r1, r3, #2
 800616e:	0010      	movs	r0, r2
 8006170:	f7f9 ffd2 	bl	8000118 <__udivsi3>
 8006174:	0003      	movs	r3, r0
 8006176:	0018      	movs	r0, r3
 8006178:	f7fb f932 	bl	80013e0 <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800617c:	2004      	movs	r0, #4
 800617e:	f7fb f93d 	bl	80013fc <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 8006182:	2301      	movs	r3, #1
 8006184:	425b      	negs	r3, r3
 8006186:	2200      	movs	r2, #0
 8006188:	2103      	movs	r1, #3
 800618a:	0018      	movs	r0, r3
 800618c:	f7fb f902 	bl	8001394 <HAL_NVIC_SetPriority>
}
 8006190:	46c0      	nop			; (mov r8, r8)
 8006192:	46bd      	mov	sp, r7
 8006194:	b018      	add	sp, #96	; 0x60
 8006196:	bd80      	pop	{r7, pc}

08006198 <MX_NVIC_Init>:

/** NVIC Configuration
*/
void MX_NVIC_Init(void)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	af00      	add	r7, sp, #0
  /* TIM6_DAC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 3, 0);
 800619c:	2200      	movs	r2, #0
 800619e:	2103      	movs	r1, #3
 80061a0:	2011      	movs	r0, #17
 80061a2:	f7fb f8f7 	bl	8001394 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80061a6:	2011      	movs	r0, #17
 80061a8:	f7fb f90a 	bl	80013c0 <HAL_NVIC_EnableIRQ>
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 80061ac:	2200      	movs	r2, #0
 80061ae:	2103      	movs	r1, #3
 80061b0:	201b      	movs	r0, #27
 80061b2:	f7fb f8ef 	bl	8001394 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 80061b6:	201b      	movs	r0, #27
 80061b8:	f7fb f902 	bl	80013c0 <HAL_NVIC_EnableIRQ>
  /* USART2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 80061bc:	2200      	movs	r2, #0
 80061be:	2103      	movs	r1, #3
 80061c0:	201c      	movs	r0, #28
 80061c2:	f7fb f8e7 	bl	8001394 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80061c6:	201c      	movs	r0, #28
 80061c8:	f7fb f8fa 	bl	80013c0 <HAL_NVIC_EnableIRQ>
}
 80061cc:	46c0      	nop			; (mov r8, r8)
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}
	...

080061d4 <MX_ADC_Init>:

/* ADC init function */
void MX_ADC_Init(void)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b084      	sub	sp, #16
 80061d8:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc.Instance = ADC1;
 80061da:	4b47      	ldr	r3, [pc, #284]	; (80062f8 <MX_ADC_Init+0x124>)
 80061dc:	4a47      	ldr	r2, [pc, #284]	; (80062fc <MX_ADC_Init+0x128>)
 80061de:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80061e0:	4b45      	ldr	r3, [pc, #276]	; (80062f8 <MX_ADC_Init+0x124>)
 80061e2:	2200      	movs	r2, #0
 80061e4:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80061e6:	4b44      	ldr	r3, [pc, #272]	; (80062f8 <MX_ADC_Init+0x124>)
 80061e8:	2200      	movs	r2, #0
 80061ea:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80061ec:	4b42      	ldr	r3, [pc, #264]	; (80062f8 <MX_ADC_Init+0x124>)
 80061ee:	2200      	movs	r2, #0
 80061f0:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80061f2:	4b41      	ldr	r3, [pc, #260]	; (80062f8 <MX_ADC_Init+0x124>)
 80061f4:	2201      	movs	r2, #1
 80061f6:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80061f8:	4b3f      	ldr	r3, [pc, #252]	; (80062f8 <MX_ADC_Init+0x124>)
 80061fa:	2204      	movs	r2, #4
 80061fc:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80061fe:	4b3e      	ldr	r3, [pc, #248]	; (80062f8 <MX_ADC_Init+0x124>)
 8006200:	2200      	movs	r2, #0
 8006202:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8006204:	4b3c      	ldr	r3, [pc, #240]	; (80062f8 <MX_ADC_Init+0x124>)
 8006206:	2200      	movs	r2, #0
 8006208:	61da      	str	r2, [r3, #28]
  hadc.Init.ContinuousConvMode = DISABLE;
 800620a:	4b3b      	ldr	r3, [pc, #236]	; (80062f8 <MX_ADC_Init+0x124>)
 800620c:	2200      	movs	r2, #0
 800620e:	621a      	str	r2, [r3, #32]
  hadc.Init.DiscontinuousConvMode = ENABLE;
 8006210:	4b39      	ldr	r3, [pc, #228]	; (80062f8 <MX_ADC_Init+0x124>)
 8006212:	2201      	movs	r2, #1
 8006214:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006216:	4b38      	ldr	r3, [pc, #224]	; (80062f8 <MX_ADC_Init+0x124>)
 8006218:	2200      	movs	r2, #0
 800621a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc.Init.DMAContinuousRequests = DISABLE;
 800621c:	4b36      	ldr	r3, [pc, #216]	; (80062f8 <MX_ADC_Init+0x124>)
 800621e:	2200      	movs	r2, #0
 8006220:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8006222:	4b35      	ldr	r3, [pc, #212]	; (80062f8 <MX_ADC_Init+0x124>)
 8006224:	2201      	movs	r2, #1
 8006226:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_ADC_Init(&hadc);
 8006228:	4b33      	ldr	r3, [pc, #204]	; (80062f8 <MX_ADC_Init+0x124>)
 800622a:	0018      	movs	r0, r3
 800622c:	f7fa fb62 	bl	80008f4 <HAL_ADC_Init>

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_0;
 8006230:	1d3b      	adds	r3, r7, #4
 8006232:	2200      	movs	r2, #0
 8006234:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_NONE; //ADC_RANK_CHANNEL_NUMBER;
 8006236:	1d3b      	adds	r3, r7, #4
 8006238:	4a31      	ldr	r2, [pc, #196]	; (8006300 <MX_ADC_Init+0x12c>)
 800623a:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5; //ADC_SAMPLETIME_71CYCLES_5;
 800623c:	1d3b      	adds	r3, r7, #4
 800623e:	2202      	movs	r2, #2
 8006240:	609a      	str	r2, [r3, #8]
  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8006242:	1d3a      	adds	r2, r7, #4
 8006244:	4b2c      	ldr	r3, [pc, #176]	; (80062f8 <MX_ADC_Init+0x124>)
 8006246:	0011      	movs	r1, r2
 8006248:	0018      	movs	r0, r3
 800624a:	f7fa fdc3 	bl	8000dd4 <HAL_ADC_ConfigChannel>

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_1;
 800624e:	1d3b      	adds	r3, r7, #4
 8006250:	2201      	movs	r2, #1
 8006252:	601a      	str	r2, [r3, #0]
  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8006254:	1d3a      	adds	r2, r7, #4
 8006256:	4b28      	ldr	r3, [pc, #160]	; (80062f8 <MX_ADC_Init+0x124>)
 8006258:	0011      	movs	r1, r2
 800625a:	0018      	movs	r0, r3
 800625c:	f7fa fdba 	bl	8000dd4 <HAL_ADC_ConfigChannel>

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_2;
 8006260:	1d3b      	adds	r3, r7, #4
 8006262:	2202      	movs	r2, #2
 8006264:	601a      	str	r2, [r3, #0]
  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8006266:	1d3a      	adds	r2, r7, #4
 8006268:	4b23      	ldr	r3, [pc, #140]	; (80062f8 <MX_ADC_Init+0x124>)
 800626a:	0011      	movs	r1, r2
 800626c:	0018      	movs	r0, r3
 800626e:	f7fa fdb1 	bl	8000dd4 <HAL_ADC_ConfigChannel>

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_3;
 8006272:	1d3b      	adds	r3, r7, #4
 8006274:	2203      	movs	r2, #3
 8006276:	601a      	str	r2, [r3, #0]
  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8006278:	1d3a      	adds	r2, r7, #4
 800627a:	4b1f      	ldr	r3, [pc, #124]	; (80062f8 <MX_ADC_Init+0x124>)
 800627c:	0011      	movs	r1, r2
 800627e:	0018      	movs	r0, r3
 8006280:	f7fa fda8 	bl	8000dd4 <HAL_ADC_ConfigChannel>

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_4;
 8006284:	1d3b      	adds	r3, r7, #4
 8006286:	2204      	movs	r2, #4
 8006288:	601a      	str	r2, [r3, #0]
  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 800628a:	1d3a      	adds	r2, r7, #4
 800628c:	4b1a      	ldr	r3, [pc, #104]	; (80062f8 <MX_ADC_Init+0x124>)
 800628e:	0011      	movs	r1, r2
 8006290:	0018      	movs	r0, r3
 8006292:	f7fa fd9f 	bl	8000dd4 <HAL_ADC_ConfigChannel>

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_5;
 8006296:	1d3b      	adds	r3, r7, #4
 8006298:	2205      	movs	r2, #5
 800629a:	601a      	str	r2, [r3, #0]
  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 800629c:	1d3a      	adds	r2, r7, #4
 800629e:	4b16      	ldr	r3, [pc, #88]	; (80062f8 <MX_ADC_Init+0x124>)
 80062a0:	0011      	movs	r1, r2
 80062a2:	0018      	movs	r0, r3
 80062a4:	f7fa fd96 	bl	8000dd4 <HAL_ADC_ConfigChannel>

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_6;
 80062a8:	1d3b      	adds	r3, r7, #4
 80062aa:	2206      	movs	r2, #6
 80062ac:	601a      	str	r2, [r3, #0]
  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 80062ae:	1d3a      	adds	r2, r7, #4
 80062b0:	4b11      	ldr	r3, [pc, #68]	; (80062f8 <MX_ADC_Init+0x124>)
 80062b2:	0011      	movs	r1, r2
 80062b4:	0018      	movs	r0, r3
 80062b6:	f7fa fd8d 	bl	8000dd4 <HAL_ADC_ConfigChannel>

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_7;
 80062ba:	1d3b      	adds	r3, r7, #4
 80062bc:	2207      	movs	r2, #7
 80062be:	601a      	str	r2, [r3, #0]
  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 80062c0:	1d3a      	adds	r2, r7, #4
 80062c2:	4b0d      	ldr	r3, [pc, #52]	; (80062f8 <MX_ADC_Init+0x124>)
 80062c4:	0011      	movs	r1, r2
 80062c6:	0018      	movs	r0, r3
 80062c8:	f7fa fd84 	bl	8000dd4 <HAL_ADC_ConfigChannel>

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_14;
 80062cc:	1d3b      	adds	r3, r7, #4
 80062ce:	220e      	movs	r2, #14
 80062d0:	601a      	str	r2, [r3, #0]
  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 80062d2:	1d3a      	adds	r2, r7, #4
 80062d4:	4b08      	ldr	r3, [pc, #32]	; (80062f8 <MX_ADC_Init+0x124>)
 80062d6:	0011      	movs	r1, r2
 80062d8:	0018      	movs	r0, r3
 80062da:	f7fa fd7b 	bl	8000dd4 <HAL_ADC_ConfigChannel>

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_15;
 80062de:	1d3b      	adds	r3, r7, #4
 80062e0:	220f      	movs	r2, #15
 80062e2:	601a      	str	r2, [r3, #0]
  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 80062e4:	1d3a      	adds	r2, r7, #4
 80062e6:	4b04      	ldr	r3, [pc, #16]	; (80062f8 <MX_ADC_Init+0x124>)
 80062e8:	0011      	movs	r1, r2
 80062ea:	0018      	movs	r0, r3
 80062ec:	f7fa fd72 	bl	8000dd4 <HAL_ADC_ConfigChannel>
}
 80062f0:	46c0      	nop			; (mov r8, r8)
 80062f2:	46bd      	mov	sp, r7
 80062f4:	b004      	add	sp, #16
 80062f6:	bd80      	pop	{r7, pc}
 80062f8:	200023b0 	.word	0x200023b0
 80062fc:	40012400 	.word	0x40012400
 8006300:	00001001 	.word	0x00001001

08006304 <MX_TIM2_Init>:

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b08a      	sub	sp, #40	; 0x28
 8006308:	af00      	add	r7, sp, #0

  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim2.Instance = TIM2;
 800630a:	4b21      	ldr	r3, [pc, #132]	; (8006390 <MX_TIM2_Init+0x8c>)
 800630c:	2280      	movs	r2, #128	; 0x80
 800630e:	05d2      	lsls	r2, r2, #23
 8006310:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8006312:	4b1f      	ldr	r3, [pc, #124]	; (8006390 <MX_TIM2_Init+0x8c>)
 8006314:	2200      	movs	r2, #0
 8006316:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006318:	4b1d      	ldr	r3, [pc, #116]	; (8006390 <MX_TIM2_Init+0x8c>)
 800631a:	2200      	movs	r2, #0
 800631c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 800631e:	4b1c      	ldr	r3, [pc, #112]	; (8006390 <MX_TIM2_Init+0x8c>)
 8006320:	2200      	movs	r2, #0
 8006322:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006324:	4b1a      	ldr	r3, [pc, #104]	; (8006390 <MX_TIM2_Init+0x8c>)
 8006326:	2200      	movs	r2, #0
 8006328:	611a      	str	r2, [r3, #16]
  HAL_TIM_PWM_Init(&htim2);
 800632a:	4b19      	ldr	r3, [pc, #100]	; (8006390 <MX_TIM2_Init+0x8c>)
 800632c:	0018      	movs	r0, r3
 800632e:	f7fc f917 	bl	8002560 <HAL_TIM_PWM_Init>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006332:	2320      	movs	r3, #32
 8006334:	18fb      	adds	r3, r7, r3
 8006336:	2200      	movs	r2, #0
 8006338:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800633a:	2320      	movs	r3, #32
 800633c:	18fb      	adds	r3, r7, r3
 800633e:	2200      	movs	r2, #0
 8006340:	605a      	str	r2, [r3, #4]
  HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 8006342:	2320      	movs	r3, #32
 8006344:	18fa      	adds	r2, r7, r3
 8006346:	4b12      	ldr	r3, [pc, #72]	; (8006390 <MX_TIM2_Init+0x8c>)
 8006348:	0011      	movs	r1, r2
 800634a:	0018      	movs	r0, r3
 800634c:	f7fc ff42 	bl	80031d4 <HAL_TIMEx_MasterConfigSynchronization>

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006350:	1d3b      	adds	r3, r7, #4
 8006352:	2260      	movs	r2, #96	; 0x60
 8006354:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8006356:	1d3b      	adds	r3, r7, #4
 8006358:	2200      	movs	r2, #0
 800635a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800635c:	1d3b      	adds	r3, r7, #4
 800635e:	2200      	movs	r2, #0
 8006360:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006362:	1d3b      	adds	r3, r7, #4
 8006364:	2200      	movs	r2, #0
 8006366:	611a      	str	r2, [r3, #16]
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8006368:	1d39      	adds	r1, r7, #4
 800636a:	4b09      	ldr	r3, [pc, #36]	; (8006390 <MX_TIM2_Init+0x8c>)
 800636c:	2200      	movs	r2, #0
 800636e:	0018      	movs	r0, r3
 8006370:	f7fc fa38 	bl	80027e4 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
 8006374:	1d39      	adds	r1, r7, #4
 8006376:	4b06      	ldr	r3, [pc, #24]	; (8006390 <MX_TIM2_Init+0x8c>)
 8006378:	2204      	movs	r2, #4
 800637a:	0018      	movs	r0, r3
 800637c:	f7fc fa32 	bl	80027e4 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_MspPostInit(&htim2);
 8006380:	4b03      	ldr	r3, [pc, #12]	; (8006390 <MX_TIM2_Init+0x8c>)
 8006382:	0018      	movs	r0, r3
 8006384:	f000 fd6a 	bl	8006e5c <HAL_TIM_MspPostInit>

}
 8006388:	46c0      	nop			; (mov r8, r8)
 800638a:	46bd      	mov	sp, r7
 800638c:	b00a      	add	sp, #40	; 0x28
 800638e:	bd80      	pop	{r7, pc}
 8006390:	20002300 	.word	0x20002300

08006394 <MX_TIM3_Init>:

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b08e      	sub	sp, #56	; 0x38
 8006398:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim3.Instance = TIM3;
 800639a:	4b2f      	ldr	r3, [pc, #188]	; (8006458 <MX_TIM3_Init+0xc4>)
 800639c:	4a2f      	ldr	r2, [pc, #188]	; (800645c <MX_TIM3_Init+0xc8>)
 800639e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 20;
 80063a0:	4b2d      	ldr	r3, [pc, #180]	; (8006458 <MX_TIM3_Init+0xc4>)
 80063a2:	2214      	movs	r2, #20
 80063a4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80063a6:	4b2c      	ldr	r3, [pc, #176]	; (8006458 <MX_TIM3_Init+0xc4>)
 80063a8:	2200      	movs	r2, #0
 80063aa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 80063ac:	4b2a      	ldr	r3, [pc, #168]	; (8006458 <MX_TIM3_Init+0xc4>)
 80063ae:	2264      	movs	r2, #100	; 0x64
 80063b0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80063b2:	4b29      	ldr	r3, [pc, #164]	; (8006458 <MX_TIM3_Init+0xc4>)
 80063b4:	2200      	movs	r2, #0
 80063b6:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Init(&htim3);
 80063b8:	4b27      	ldr	r3, [pc, #156]	; (8006458 <MX_TIM3_Init+0xc4>)
 80063ba:	0018      	movs	r0, r3
 80063bc:	f7fc f860 	bl	8002480 <HAL_TIM_Base_Init>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80063c0:	2328      	movs	r3, #40	; 0x28
 80063c2:	18fb      	adds	r3, r7, r3
 80063c4:	2280      	movs	r2, #128	; 0x80
 80063c6:	0152      	lsls	r2, r2, #5
 80063c8:	601a      	str	r2, [r3, #0]
  HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 80063ca:	2328      	movs	r3, #40	; 0x28
 80063cc:	18fa      	adds	r2, r7, r3
 80063ce:	4b22      	ldr	r3, [pc, #136]	; (8006458 <MX_TIM3_Init+0xc4>)
 80063d0:	0011      	movs	r1, r2
 80063d2:	0018      	movs	r0, r3
 80063d4:	f7fc fabe 	bl	8002954 <HAL_TIM_ConfigClockSource>

  HAL_TIM_PWM_Init(&htim3);
 80063d8:	4b1f      	ldr	r3, [pc, #124]	; (8006458 <MX_TIM3_Init+0xc4>)
 80063da:	0018      	movs	r0, r3
 80063dc:	f7fc f8c0 	bl	8002560 <HAL_TIM_PWM_Init>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80063e0:	2320      	movs	r3, #32
 80063e2:	18fb      	adds	r3, r7, r3
 80063e4:	2200      	movs	r2, #0
 80063e6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80063e8:	2320      	movs	r3, #32
 80063ea:	18fb      	adds	r3, r7, r3
 80063ec:	2200      	movs	r2, #0
 80063ee:	605a      	str	r2, [r3, #4]
  HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig);
 80063f0:	2320      	movs	r3, #32
 80063f2:	18fa      	adds	r2, r7, r3
 80063f4:	4b18      	ldr	r3, [pc, #96]	; (8006458 <MX_TIM3_Init+0xc4>)
 80063f6:	0011      	movs	r1, r2
 80063f8:	0018      	movs	r0, r3
 80063fa:	f7fc feeb 	bl	80031d4 <HAL_TIMEx_MasterConfigSynchronization>

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80063fe:	1d3b      	adds	r3, r7, #4
 8006400:	2260      	movs	r2, #96	; 0x60
 8006402:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8006404:	1d3b      	adds	r3, r7, #4
 8006406:	2200      	movs	r2, #0
 8006408:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800640a:	1d3b      	adds	r3, r7, #4
 800640c:	2200      	movs	r2, #0
 800640e:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006410:	1d3b      	adds	r3, r7, #4
 8006412:	2200      	movs	r2, #0
 8006414:	611a      	str	r2, [r3, #16]
  HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1);
 8006416:	1d39      	adds	r1, r7, #4
 8006418:	4b0f      	ldr	r3, [pc, #60]	; (8006458 <MX_TIM3_Init+0xc4>)
 800641a:	2200      	movs	r2, #0
 800641c:	0018      	movs	r0, r3
 800641e:	f7fc f9e1 	bl	80027e4 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2);
 8006422:	1d39      	adds	r1, r7, #4
 8006424:	4b0c      	ldr	r3, [pc, #48]	; (8006458 <MX_TIM3_Init+0xc4>)
 8006426:	2204      	movs	r2, #4
 8006428:	0018      	movs	r0, r3
 800642a:	f7fc f9db 	bl	80027e4 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3);
 800642e:	1d39      	adds	r1, r7, #4
 8006430:	4b09      	ldr	r3, [pc, #36]	; (8006458 <MX_TIM3_Init+0xc4>)
 8006432:	2208      	movs	r2, #8
 8006434:	0018      	movs	r0, r3
 8006436:	f7fc f9d5 	bl	80027e4 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4);
 800643a:	1d39      	adds	r1, r7, #4
 800643c:	4b06      	ldr	r3, [pc, #24]	; (8006458 <MX_TIM3_Init+0xc4>)
 800643e:	220c      	movs	r2, #12
 8006440:	0018      	movs	r0, r3
 8006442:	f7fc f9cf 	bl	80027e4 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_MspPostInit(&htim3);
 8006446:	4b04      	ldr	r3, [pc, #16]	; (8006458 <MX_TIM3_Init+0xc4>)
 8006448:	0018      	movs	r0, r3
 800644a:	f000 fd07 	bl	8006e5c <HAL_TIM_MspPostInit>

}
 800644e:	46c0      	nop			; (mov r8, r8)
 8006450:	46bd      	mov	sp, r7
 8006452:	b00e      	add	sp, #56	; 0x38
 8006454:	bd80      	pop	{r7, pc}
 8006456:	46c0      	nop			; (mov r8, r8)
 8006458:	20002210 	.word	0x20002210
 800645c:	40000400 	.word	0x40000400

08006460 <MX_TIM6_Init>:

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b082      	sub	sp, #8
 8006464:	af00      	add	r7, sp, #0

  TIM_MasterConfigTypeDef sMasterConfig;

  htim6.Instance = TIM6;
 8006466:	4b10      	ldr	r3, [pc, #64]	; (80064a8 <MX_TIM6_Init+0x48>)
 8006468:	4a10      	ldr	r2, [pc, #64]	; (80064ac <MX_TIM6_Init+0x4c>)
 800646a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 48;
 800646c:	4b0e      	ldr	r3, [pc, #56]	; (80064a8 <MX_TIM6_Init+0x48>)
 800646e:	2230      	movs	r2, #48	; 0x30
 8006470:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006472:	4b0d      	ldr	r3, [pc, #52]	; (80064a8 <MX_TIM6_Init+0x48>)
 8006474:	2200      	movs	r2, #0
 8006476:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8006478:	4b0b      	ldr	r3, [pc, #44]	; (80064a8 <MX_TIM6_Init+0x48>)
 800647a:	4a0d      	ldr	r2, [pc, #52]	; (80064b0 <MX_TIM6_Init+0x50>)
 800647c:	60da      	str	r2, [r3, #12]
  HAL_TIM_Base_Init(&htim6);
 800647e:	4b0a      	ldr	r3, [pc, #40]	; (80064a8 <MX_TIM6_Init+0x48>)
 8006480:	0018      	movs	r0, r3
 8006482:	f7fb fffd 	bl	8002480 <HAL_TIM_Base_Init>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8006486:	003b      	movs	r3, r7
 8006488:	2220      	movs	r2, #32
 800648a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800648c:	003b      	movs	r3, r7
 800648e:	2200      	movs	r2, #0
 8006490:	605a      	str	r2, [r3, #4]
  HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 8006492:	003a      	movs	r2, r7
 8006494:	4b04      	ldr	r3, [pc, #16]	; (80064a8 <MX_TIM6_Init+0x48>)
 8006496:	0011      	movs	r1, r2
 8006498:	0018      	movs	r0, r3
 800649a:	f7fc fe9b 	bl	80031d4 <HAL_TIMEx_MasterConfigSynchronization>

}
 800649e:	46c0      	nop			; (mov r8, r8)
 80064a0:	46bd      	mov	sp, r7
 80064a2:	b002      	add	sp, #8
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	46c0      	nop			; (mov r8, r8)
 80064a8:	200022c0 	.word	0x200022c0
 80064ac:	40001000 	.word	0x40001000
 80064b0:	000003e7 	.word	0x000003e7

080064b4 <MX_TIM15_Init>:

/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b090      	sub	sp, #64	; 0x40
 80064b8:	af00      	add	r7, sp, #0

  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim15.Instance = TIM15;
 80064ba:	4b39      	ldr	r3, [pc, #228]	; (80065a0 <MX_TIM15_Init+0xec>)
 80064bc:	4a39      	ldr	r2, [pc, #228]	; (80065a4 <MX_TIM15_Init+0xf0>)
 80064be:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 80064c0:	4b37      	ldr	r3, [pc, #220]	; (80065a0 <MX_TIM15_Init+0xec>)
 80064c2:	2200      	movs	r2, #0
 80064c4:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80064c6:	4b36      	ldr	r3, [pc, #216]	; (80065a0 <MX_TIM15_Init+0xec>)
 80064c8:	2200      	movs	r2, #0
 80064ca:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 0;
 80064cc:	4b34      	ldr	r3, [pc, #208]	; (80065a0 <MX_TIM15_Init+0xec>)
 80064ce:	2200      	movs	r2, #0
 80064d0:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80064d2:	4b33      	ldr	r3, [pc, #204]	; (80065a0 <MX_TIM15_Init+0xec>)
 80064d4:	2200      	movs	r2, #0
 80064d6:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80064d8:	4b31      	ldr	r3, [pc, #196]	; (80065a0 <MX_TIM15_Init+0xec>)
 80064da:	2200      	movs	r2, #0
 80064dc:	615a      	str	r2, [r3, #20]
  HAL_TIM_PWM_Init(&htim15);
 80064de:	4b30      	ldr	r3, [pc, #192]	; (80065a0 <MX_TIM15_Init+0xec>)
 80064e0:	0018      	movs	r0, r3
 80064e2:	f7fc f83d 	bl	8002560 <HAL_TIM_PWM_Init>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80064e6:	2338      	movs	r3, #56	; 0x38
 80064e8:	18fb      	adds	r3, r7, r3
 80064ea:	2200      	movs	r2, #0
 80064ec:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80064ee:	2338      	movs	r3, #56	; 0x38
 80064f0:	18fb      	adds	r3, r7, r3
 80064f2:	2200      	movs	r2, #0
 80064f4:	605a      	str	r2, [r3, #4]
  HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig);
 80064f6:	2338      	movs	r3, #56	; 0x38
 80064f8:	18fa      	adds	r2, r7, r3
 80064fa:	4b29      	ldr	r3, [pc, #164]	; (80065a0 <MX_TIM15_Init+0xec>)
 80064fc:	0011      	movs	r1, r2
 80064fe:	0018      	movs	r0, r3
 8006500:	f7fc fe68 	bl	80031d4 <HAL_TIMEx_MasterConfigSynchronization>

  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006504:	231c      	movs	r3, #28
 8006506:	18fb      	adds	r3, r7, r3
 8006508:	2200      	movs	r2, #0
 800650a:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800650c:	231c      	movs	r3, #28
 800650e:	18fb      	adds	r3, r7, r3
 8006510:	2200      	movs	r2, #0
 8006512:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006514:	231c      	movs	r3, #28
 8006516:	18fb      	adds	r3, r7, r3
 8006518:	2200      	movs	r2, #0
 800651a:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800651c:	231c      	movs	r3, #28
 800651e:	18fb      	adds	r3, r7, r3
 8006520:	2200      	movs	r2, #0
 8006522:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006524:	231c      	movs	r3, #28
 8006526:	18fb      	adds	r3, r7, r3
 8006528:	2200      	movs	r2, #0
 800652a:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800652c:	231c      	movs	r3, #28
 800652e:	18fb      	adds	r3, r7, r3
 8006530:	2280      	movs	r2, #128	; 0x80
 8006532:	0192      	lsls	r2, r2, #6
 8006534:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006536:	231c      	movs	r3, #28
 8006538:	18fb      	adds	r3, r7, r3
 800653a:	2200      	movs	r2, #0
 800653c:	619a      	str	r2, [r3, #24]
  HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig);
 800653e:	231c      	movs	r3, #28
 8006540:	18fa      	adds	r2, r7, r3
 8006542:	4b17      	ldr	r3, [pc, #92]	; (80065a0 <MX_TIM15_Init+0xec>)
 8006544:	0011      	movs	r1, r2
 8006546:	0018      	movs	r0, r3
 8006548:	f7fc fe88 	bl	800325c <HAL_TIMEx_ConfigBreakDeadTime>

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800654c:	003b      	movs	r3, r7
 800654e:	2260      	movs	r2, #96	; 0x60
 8006550:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8006552:	003b      	movs	r3, r7
 8006554:	2200      	movs	r2, #0
 8006556:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006558:	003b      	movs	r3, r7
 800655a:	2200      	movs	r2, #0
 800655c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800655e:	003b      	movs	r3, r7
 8006560:	2200      	movs	r2, #0
 8006562:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006564:	003b      	movs	r3, r7
 8006566:	2200      	movs	r2, #0
 8006568:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800656a:	003b      	movs	r3, r7
 800656c:	2200      	movs	r2, #0
 800656e:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006570:	003b      	movs	r3, r7
 8006572:	2200      	movs	r2, #0
 8006574:	619a      	str	r2, [r3, #24]
  HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1);
 8006576:	0039      	movs	r1, r7
 8006578:	4b09      	ldr	r3, [pc, #36]	; (80065a0 <MX_TIM15_Init+0xec>)
 800657a:	2200      	movs	r2, #0
 800657c:	0018      	movs	r0, r3
 800657e:	f7fc f931 	bl	80027e4 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2);
 8006582:	0039      	movs	r1, r7
 8006584:	4b06      	ldr	r3, [pc, #24]	; (80065a0 <MX_TIM15_Init+0xec>)
 8006586:	2204      	movs	r2, #4
 8006588:	0018      	movs	r0, r3
 800658a:	f7fc f92b 	bl	80027e4 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_MspPostInit(&htim15);
 800658e:	4b04      	ldr	r3, [pc, #16]	; (80065a0 <MX_TIM15_Init+0xec>)
 8006590:	0018      	movs	r0, r3
 8006592:	f000 fc63 	bl	8006e5c <HAL_TIM_MspPostInit>

}
 8006596:	46c0      	nop			; (mov r8, r8)
 8006598:	46bd      	mov	sp, r7
 800659a:	b010      	add	sp, #64	; 0x40
 800659c:	bd80      	pop	{r7, pc}
 800659e:	46c0      	nop			; (mov r8, r8)
 80065a0:	20002190 	.word	0x20002190
 80065a4:	40014000 	.word	0x40014000

080065a8 <MX_TIM16_Init>:

/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b08e      	sub	sp, #56	; 0x38
 80065ac:	af00      	add	r7, sp, #0

  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim16.Instance = TIM16;
 80065ae:	4b30      	ldr	r3, [pc, #192]	; (8006670 <MX_TIM16_Init+0xc8>)
 80065b0:	4a30      	ldr	r2, [pc, #192]	; (8006674 <MX_TIM16_Init+0xcc>)
 80065b2:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 80065b4:	4b2e      	ldr	r3, [pc, #184]	; (8006670 <MX_TIM16_Init+0xc8>)
 80065b6:	2200      	movs	r2, #0
 80065b8:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80065ba:	4b2d      	ldr	r3, [pc, #180]	; (8006670 <MX_TIM16_Init+0xc8>)
 80065bc:	2200      	movs	r2, #0
 80065be:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 0;
 80065c0:	4b2b      	ldr	r3, [pc, #172]	; (8006670 <MX_TIM16_Init+0xc8>)
 80065c2:	2200      	movs	r2, #0
 80065c4:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80065c6:	4b2a      	ldr	r3, [pc, #168]	; (8006670 <MX_TIM16_Init+0xc8>)
 80065c8:	2200      	movs	r2, #0
 80065ca:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80065cc:	4b28      	ldr	r3, [pc, #160]	; (8006670 <MX_TIM16_Init+0xc8>)
 80065ce:	2200      	movs	r2, #0
 80065d0:	615a      	str	r2, [r3, #20]
  HAL_TIM_Base_Init(&htim16);
 80065d2:	4b27      	ldr	r3, [pc, #156]	; (8006670 <MX_TIM16_Init+0xc8>)
 80065d4:	0018      	movs	r0, r3
 80065d6:	f7fb ff53 	bl	8002480 <HAL_TIM_Base_Init>

  HAL_TIM_PWM_Init(&htim16);
 80065da:	4b25      	ldr	r3, [pc, #148]	; (8006670 <MX_TIM16_Init+0xc8>)
 80065dc:	0018      	movs	r0, r3
 80065de:	f7fb ffbf 	bl	8002560 <HAL_TIM_PWM_Init>

  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80065e2:	231c      	movs	r3, #28
 80065e4:	18fb      	adds	r3, r7, r3
 80065e6:	2200      	movs	r2, #0
 80065e8:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80065ea:	231c      	movs	r3, #28
 80065ec:	18fb      	adds	r3, r7, r3
 80065ee:	2200      	movs	r2, #0
 80065f0:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80065f2:	231c      	movs	r3, #28
 80065f4:	18fb      	adds	r3, r7, r3
 80065f6:	2200      	movs	r2, #0
 80065f8:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80065fa:	231c      	movs	r3, #28
 80065fc:	18fb      	adds	r3, r7, r3
 80065fe:	2200      	movs	r2, #0
 8006600:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006602:	231c      	movs	r3, #28
 8006604:	18fb      	adds	r3, r7, r3
 8006606:	2200      	movs	r2, #0
 8006608:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800660a:	231c      	movs	r3, #28
 800660c:	18fb      	adds	r3, r7, r3
 800660e:	2280      	movs	r2, #128	; 0x80
 8006610:	0192      	lsls	r2, r2, #6
 8006612:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006614:	231c      	movs	r3, #28
 8006616:	18fb      	adds	r3, r7, r3
 8006618:	2200      	movs	r2, #0
 800661a:	619a      	str	r2, [r3, #24]
  HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig);
 800661c:	231c      	movs	r3, #28
 800661e:	18fa      	adds	r2, r7, r3
 8006620:	4b13      	ldr	r3, [pc, #76]	; (8006670 <MX_TIM16_Init+0xc8>)
 8006622:	0011      	movs	r1, r2
 8006624:	0018      	movs	r0, r3
 8006626:	f7fc fe19 	bl	800325c <HAL_TIMEx_ConfigBreakDeadTime>

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800662a:	003b      	movs	r3, r7
 800662c:	2260      	movs	r2, #96	; 0x60
 800662e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8006630:	003b      	movs	r3, r7
 8006632:	2200      	movs	r2, #0
 8006634:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006636:	003b      	movs	r3, r7
 8006638:	2200      	movs	r2, #0
 800663a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800663c:	003b      	movs	r3, r7
 800663e:	2200      	movs	r2, #0
 8006640:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006642:	003b      	movs	r3, r7
 8006644:	2200      	movs	r2, #0
 8006646:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006648:	003b      	movs	r3, r7
 800664a:	2200      	movs	r2, #0
 800664c:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800664e:	003b      	movs	r3, r7
 8006650:	2200      	movs	r2, #0
 8006652:	619a      	str	r2, [r3, #24]
  HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1);
 8006654:	0039      	movs	r1, r7
 8006656:	4b06      	ldr	r3, [pc, #24]	; (8006670 <MX_TIM16_Init+0xc8>)
 8006658:	2200      	movs	r2, #0
 800665a:	0018      	movs	r0, r3
 800665c:	f7fc f8c2 	bl	80027e4 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_MspPostInit(&htim16);
 8006660:	4b03      	ldr	r3, [pc, #12]	; (8006670 <MX_TIM16_Init+0xc8>)
 8006662:	0018      	movs	r0, r3
 8006664:	f000 fbfa 	bl	8006e5c <HAL_TIM_MspPostInit>

}
 8006668:	46c0      	nop			; (mov r8, r8)
 800666a:	46bd      	mov	sp, r7
 800666c:	b00e      	add	sp, #56	; 0x38
 800666e:	bd80      	pop	{r7, pc}
 8006670:	200023fc 	.word	0x200023fc
 8006674:	40014400 	.word	0x40014400

08006678 <MX_TIM17_Init>:

/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b08e      	sub	sp, #56	; 0x38
 800667c:	af00      	add	r7, sp, #0

  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim17.Instance = TIM17;
 800667e:	4b30      	ldr	r3, [pc, #192]	; (8006740 <MX_TIM17_Init+0xc8>)
 8006680:	4a30      	ldr	r2, [pc, #192]	; (8006744 <MX_TIM17_Init+0xcc>)
 8006682:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8006684:	4b2e      	ldr	r3, [pc, #184]	; (8006740 <MX_TIM17_Init+0xc8>)
 8006686:	2200      	movs	r2, #0
 8006688:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800668a:	4b2d      	ldr	r3, [pc, #180]	; (8006740 <MX_TIM17_Init+0xc8>)
 800668c:	2200      	movs	r2, #0
 800668e:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 0;
 8006690:	4b2b      	ldr	r3, [pc, #172]	; (8006740 <MX_TIM17_Init+0xc8>)
 8006692:	2200      	movs	r2, #0
 8006694:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006696:	4b2a      	ldr	r3, [pc, #168]	; (8006740 <MX_TIM17_Init+0xc8>)
 8006698:	2200      	movs	r2, #0
 800669a:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 800669c:	4b28      	ldr	r3, [pc, #160]	; (8006740 <MX_TIM17_Init+0xc8>)
 800669e:	2200      	movs	r2, #0
 80066a0:	615a      	str	r2, [r3, #20]
  HAL_TIM_Base_Init(&htim17);
 80066a2:	4b27      	ldr	r3, [pc, #156]	; (8006740 <MX_TIM17_Init+0xc8>)
 80066a4:	0018      	movs	r0, r3
 80066a6:	f7fb feeb 	bl	8002480 <HAL_TIM_Base_Init>

  HAL_TIM_PWM_Init(&htim17);
 80066aa:	4b25      	ldr	r3, [pc, #148]	; (8006740 <MX_TIM17_Init+0xc8>)
 80066ac:	0018      	movs	r0, r3
 80066ae:	f7fb ff57 	bl	8002560 <HAL_TIM_PWM_Init>

  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80066b2:	231c      	movs	r3, #28
 80066b4:	18fb      	adds	r3, r7, r3
 80066b6:	2200      	movs	r2, #0
 80066b8:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80066ba:	231c      	movs	r3, #28
 80066bc:	18fb      	adds	r3, r7, r3
 80066be:	2200      	movs	r2, #0
 80066c0:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80066c2:	231c      	movs	r3, #28
 80066c4:	18fb      	adds	r3, r7, r3
 80066c6:	2200      	movs	r2, #0
 80066c8:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80066ca:	231c      	movs	r3, #28
 80066cc:	18fb      	adds	r3, r7, r3
 80066ce:	2200      	movs	r2, #0
 80066d0:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80066d2:	231c      	movs	r3, #28
 80066d4:	18fb      	adds	r3, r7, r3
 80066d6:	2200      	movs	r2, #0
 80066d8:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80066da:	231c      	movs	r3, #28
 80066dc:	18fb      	adds	r3, r7, r3
 80066de:	2280      	movs	r2, #128	; 0x80
 80066e0:	0192      	lsls	r2, r2, #6
 80066e2:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80066e4:	231c      	movs	r3, #28
 80066e6:	18fb      	adds	r3, r7, r3
 80066e8:	2200      	movs	r2, #0
 80066ea:	619a      	str	r2, [r3, #24]
  HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig);
 80066ec:	231c      	movs	r3, #28
 80066ee:	18fa      	adds	r2, r7, r3
 80066f0:	4b13      	ldr	r3, [pc, #76]	; (8006740 <MX_TIM17_Init+0xc8>)
 80066f2:	0011      	movs	r1, r2
 80066f4:	0018      	movs	r0, r3
 80066f6:	f7fc fdb1 	bl	800325c <HAL_TIMEx_ConfigBreakDeadTime>

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80066fa:	003b      	movs	r3, r7
 80066fc:	2260      	movs	r2, #96	; 0x60
 80066fe:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8006700:	003b      	movs	r3, r7
 8006702:	2200      	movs	r2, #0
 8006704:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006706:	003b      	movs	r3, r7
 8006708:	2200      	movs	r2, #0
 800670a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800670c:	003b      	movs	r3, r7
 800670e:	2200      	movs	r2, #0
 8006710:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006712:	003b      	movs	r3, r7
 8006714:	2200      	movs	r2, #0
 8006716:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006718:	003b      	movs	r3, r7
 800671a:	2200      	movs	r2, #0
 800671c:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800671e:	003b      	movs	r3, r7
 8006720:	2200      	movs	r2, #0
 8006722:	619a      	str	r2, [r3, #24]
  HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1);
 8006724:	0039      	movs	r1, r7
 8006726:	4b06      	ldr	r3, [pc, #24]	; (8006740 <MX_TIM17_Init+0xc8>)
 8006728:	2200      	movs	r2, #0
 800672a:	0018      	movs	r0, r3
 800672c:	f7fc f85a 	bl	80027e4 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_MspPostInit(&htim17);
 8006730:	4b03      	ldr	r3, [pc, #12]	; (8006740 <MX_TIM17_Init+0xc8>)
 8006732:	0018      	movs	r0, r3
 8006734:	f000 fb92 	bl	8006e5c <HAL_TIM_MspPostInit>

}
 8006738:	46c0      	nop			; (mov r8, r8)
 800673a:	46bd      	mov	sp, r7
 800673c:	b00e      	add	sp, #56	; 0x38
 800673e:	bd80      	pop	{r7, pc}
 8006740:	200021d0 	.word	0x200021d0
 8006744:	40014800 	.word	0x40014800

08006748 <MX_USART1_UART_Init>:

/* USART1 init function */
void MX_USART1_UART_Init(void)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800674c:	4b12      	ldr	r3, [pc, #72]	; (8006798 <MX_USART1_UART_Init+0x50>)
 800674e:	4a13      	ldr	r2, [pc, #76]	; (800679c <MX_USART1_UART_Init+0x54>)
 8006750:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8006752:	4b11      	ldr	r3, [pc, #68]	; (8006798 <MX_USART1_UART_Init+0x50>)
 8006754:	22e1      	movs	r2, #225	; 0xe1
 8006756:	0252      	lsls	r2, r2, #9
 8006758:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800675a:	4b0f      	ldr	r3, [pc, #60]	; (8006798 <MX_USART1_UART_Init+0x50>)
 800675c:	2200      	movs	r2, #0
 800675e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006760:	4b0d      	ldr	r3, [pc, #52]	; (8006798 <MX_USART1_UART_Init+0x50>)
 8006762:	2200      	movs	r2, #0
 8006764:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006766:	4b0c      	ldr	r3, [pc, #48]	; (8006798 <MX_USART1_UART_Init+0x50>)
 8006768:	2200      	movs	r2, #0
 800676a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800676c:	4b0a      	ldr	r3, [pc, #40]	; (8006798 <MX_USART1_UART_Init+0x50>)
 800676e:	220c      	movs	r2, #12
 8006770:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006772:	4b09      	ldr	r3, [pc, #36]	; (8006798 <MX_USART1_UART_Init+0x50>)
 8006774:	2200      	movs	r2, #0
 8006776:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006778:	4b07      	ldr	r3, [pc, #28]	; (8006798 <MX_USART1_UART_Init+0x50>)
 800677a:	2200      	movs	r2, #0
 800677c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800677e:	4b06      	ldr	r3, [pc, #24]	; (8006798 <MX_USART1_UART_Init+0x50>)
 8006780:	2200      	movs	r2, #0
 8006782:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006784:	4b04      	ldr	r3, [pc, #16]	; (8006798 <MX_USART1_UART_Init+0x50>)
 8006786:	2200      	movs	r2, #0
 8006788:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_UART_Init(&huart1);
 800678a:	4b03      	ldr	r3, [pc, #12]	; (8006798 <MX_USART1_UART_Init+0x50>)
 800678c:	0018      	movs	r0, r3
 800678e:	f7fc fde3 	bl	8003358 <HAL_UART_Init>

}
 8006792:	46c0      	nop			; (mov r8, r8)
 8006794:	46bd      	mov	sp, r7
 8006796:	bd80      	pop	{r7, pc}
 8006798:	20002250 	.word	0x20002250
 800679c:	40013800 	.word	0x40013800

080067a0 <MX_USART2_UART_Init>:

/* USART2 init function */
void MX_USART2_UART_Init(void)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80067a4:	4b12      	ldr	r3, [pc, #72]	; (80067f0 <MX_USART2_UART_Init+0x50>)
 80067a6:	4a13      	ldr	r2, [pc, #76]	; (80067f4 <MX_USART2_UART_Init+0x54>)
 80067a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80067aa:	4b11      	ldr	r3, [pc, #68]	; (80067f0 <MX_USART2_UART_Init+0x50>)
 80067ac:	22e1      	movs	r2, #225	; 0xe1
 80067ae:	0252      	lsls	r2, r2, #9
 80067b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80067b2:	4b0f      	ldr	r3, [pc, #60]	; (80067f0 <MX_USART2_UART_Init+0x50>)
 80067b4:	2200      	movs	r2, #0
 80067b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80067b8:	4b0d      	ldr	r3, [pc, #52]	; (80067f0 <MX_USART2_UART_Init+0x50>)
 80067ba:	2200      	movs	r2, #0
 80067bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80067be:	4b0c      	ldr	r3, [pc, #48]	; (80067f0 <MX_USART2_UART_Init+0x50>)
 80067c0:	2200      	movs	r2, #0
 80067c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80067c4:	4b0a      	ldr	r3, [pc, #40]	; (80067f0 <MX_USART2_UART_Init+0x50>)
 80067c6:	220c      	movs	r2, #12
 80067c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80067ca:	4b09      	ldr	r3, [pc, #36]	; (80067f0 <MX_USART2_UART_Init+0x50>)
 80067cc:	2200      	movs	r2, #0
 80067ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80067d0:	4b07      	ldr	r3, [pc, #28]	; (80067f0 <MX_USART2_UART_Init+0x50>)
 80067d2:	2200      	movs	r2, #0
 80067d4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80067d6:	4b06      	ldr	r3, [pc, #24]	; (80067f0 <MX_USART2_UART_Init+0x50>)
 80067d8:	2200      	movs	r2, #0
 80067da:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80067dc:	4b04      	ldr	r3, [pc, #16]	; (80067f0 <MX_USART2_UART_Init+0x50>)
 80067de:	2200      	movs	r2, #0
 80067e0:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_UART_Init(&huart2);
 80067e2:	4b03      	ldr	r3, [pc, #12]	; (80067f0 <MX_USART2_UART_Init+0x50>)
 80067e4:	0018      	movs	r0, r3
 80067e6:	f7fc fdb7 	bl	8003358 <HAL_UART_Init>
}
 80067ea:	46c0      	nop			; (mov r8, r8)
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}
 80067f0:	20002340 	.word	0x20002340
 80067f4:	40004400 	.word	0x40004400

080067f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b08c      	sub	sp, #48	; 0x30
 80067fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80067fe:	4ba7      	ldr	r3, [pc, #668]	; (8006a9c <MX_GPIO_Init+0x2a4>)
 8006800:	4aa6      	ldr	r2, [pc, #664]	; (8006a9c <MX_GPIO_Init+0x2a4>)
 8006802:	6952      	ldr	r2, [r2, #20]
 8006804:	2180      	movs	r1, #128	; 0x80
 8006806:	0389      	lsls	r1, r1, #14
 8006808:	430a      	orrs	r2, r1
 800680a:	615a      	str	r2, [r3, #20]
 800680c:	4ba3      	ldr	r3, [pc, #652]	; (8006a9c <MX_GPIO_Init+0x2a4>)
 800680e:	695a      	ldr	r2, [r3, #20]
 8006810:	2380      	movs	r3, #128	; 0x80
 8006812:	039b      	lsls	r3, r3, #14
 8006814:	4013      	ands	r3, r2
 8006816:	61bb      	str	r3, [r7, #24]
 8006818:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800681a:	4ba0      	ldr	r3, [pc, #640]	; (8006a9c <MX_GPIO_Init+0x2a4>)
 800681c:	4a9f      	ldr	r2, [pc, #636]	; (8006a9c <MX_GPIO_Init+0x2a4>)
 800681e:	6952      	ldr	r2, [r2, #20]
 8006820:	2180      	movs	r1, #128	; 0x80
 8006822:	0309      	lsls	r1, r1, #12
 8006824:	430a      	orrs	r2, r1
 8006826:	615a      	str	r2, [r3, #20]
 8006828:	4b9c      	ldr	r3, [pc, #624]	; (8006a9c <MX_GPIO_Init+0x2a4>)
 800682a:	695a      	ldr	r2, [r3, #20]
 800682c:	2380      	movs	r3, #128	; 0x80
 800682e:	031b      	lsls	r3, r3, #12
 8006830:	4013      	ands	r3, r2
 8006832:	617b      	str	r3, [r7, #20]
 8006834:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8006836:	4b99      	ldr	r3, [pc, #612]	; (8006a9c <MX_GPIO_Init+0x2a4>)
 8006838:	4a98      	ldr	r2, [pc, #608]	; (8006a9c <MX_GPIO_Init+0x2a4>)
 800683a:	6952      	ldr	r2, [r2, #20]
 800683c:	2180      	movs	r1, #128	; 0x80
 800683e:	03c9      	lsls	r1, r1, #15
 8006840:	430a      	orrs	r2, r1
 8006842:	615a      	str	r2, [r3, #20]
 8006844:	4b95      	ldr	r3, [pc, #596]	; (8006a9c <MX_GPIO_Init+0x2a4>)
 8006846:	695a      	ldr	r2, [r3, #20]
 8006848:	2380      	movs	r3, #128	; 0x80
 800684a:	03db      	lsls	r3, r3, #15
 800684c:	4013      	ands	r3, r2
 800684e:	613b      	str	r3, [r7, #16]
 8006850:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006852:	4b92      	ldr	r3, [pc, #584]	; (8006a9c <MX_GPIO_Init+0x2a4>)
 8006854:	4a91      	ldr	r2, [pc, #580]	; (8006a9c <MX_GPIO_Init+0x2a4>)
 8006856:	6952      	ldr	r2, [r2, #20]
 8006858:	2180      	movs	r1, #128	; 0x80
 800685a:	0289      	lsls	r1, r1, #10
 800685c:	430a      	orrs	r2, r1
 800685e:	615a      	str	r2, [r3, #20]
 8006860:	4b8e      	ldr	r3, [pc, #568]	; (8006a9c <MX_GPIO_Init+0x2a4>)
 8006862:	695a      	ldr	r2, [r3, #20]
 8006864:	2380      	movs	r3, #128	; 0x80
 8006866:	029b      	lsls	r3, r3, #10
 8006868:	4013      	ands	r3, r2
 800686a:	60fb      	str	r3, [r7, #12]
 800686c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800686e:	4b8b      	ldr	r3, [pc, #556]	; (8006a9c <MX_GPIO_Init+0x2a4>)
 8006870:	4a8a      	ldr	r2, [pc, #552]	; (8006a9c <MX_GPIO_Init+0x2a4>)
 8006872:	6952      	ldr	r2, [r2, #20]
 8006874:	2180      	movs	r1, #128	; 0x80
 8006876:	02c9      	lsls	r1, r1, #11
 8006878:	430a      	orrs	r2, r1
 800687a:	615a      	str	r2, [r3, #20]
 800687c:	4b87      	ldr	r3, [pc, #540]	; (8006a9c <MX_GPIO_Init+0x2a4>)
 800687e:	695a      	ldr	r2, [r3, #20]
 8006880:	2380      	movs	r3, #128	; 0x80
 8006882:	02db      	lsls	r3, r3, #11
 8006884:	4013      	ands	r3, r2
 8006886:	60bb      	str	r3, [r7, #8]
 8006888:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800688a:	4b84      	ldr	r3, [pc, #528]	; (8006a9c <MX_GPIO_Init+0x2a4>)
 800688c:	4a83      	ldr	r2, [pc, #524]	; (8006a9c <MX_GPIO_Init+0x2a4>)
 800688e:	6952      	ldr	r2, [r2, #20]
 8006890:	2180      	movs	r1, #128	; 0x80
 8006892:	0349      	lsls	r1, r1, #13
 8006894:	430a      	orrs	r2, r1
 8006896:	615a      	str	r2, [r3, #20]
 8006898:	4b80      	ldr	r3, [pc, #512]	; (8006a9c <MX_GPIO_Init+0x2a4>)
 800689a:	695a      	ldr	r2, [r3, #20]
 800689c:	2380      	movs	r3, #128	; 0x80
 800689e:	035b      	lsls	r3, r3, #13
 80068a0:	4013      	ands	r3, r2
 80068a2:	607b      	str	r3, [r7, #4]
 80068a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M0A1_Pin|M2A1_Pin|M2A2_Pin|SERVO4_Pin 
 80068a6:	497e      	ldr	r1, [pc, #504]	; (8006aa0 <MX_GPIO_Init+0x2a8>)
 80068a8:	4b7e      	ldr	r3, [pc, #504]	; (8006aa4 <MX_GPIO_Init+0x2ac>)
 80068aa:	2200      	movs	r2, #0
 80068ac:	0018      	movs	r0, r3
 80068ae:	f7fa ff9e 	bl	80017ee <HAL_GPIO_WritePin>
                          |M3B1_Pin|SERVO3_Pin|SERVO2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_RED_Pin|LED_GREEN_Pin|M3B2_Pin, GPIO_PIN_RESET);
 80068b2:	497d      	ldr	r1, [pc, #500]	; (8006aa8 <MX_GPIO_Init+0x2b0>)
 80068b4:	4b7d      	ldr	r3, [pc, #500]	; (8006aac <MX_GPIO_Init+0x2b4>)
 80068b6:	2200      	movs	r2, #0
 80068b8:	0018      	movs	r0, r3
 80068ba:	f7fa ff98 	bl	80017ee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SERVO5_Pin|M1B2_Pin|SERVO1_Pin|SERVO0_Pin, GPIO_PIN_RESET);
 80068be:	497c      	ldr	r1, [pc, #496]	; (8006ab0 <MX_GPIO_Init+0x2b8>)
 80068c0:	4b7c      	ldr	r3, [pc, #496]	; (8006ab4 <MX_GPIO_Init+0x2bc>)
 80068c2:	2200      	movs	r2, #0
 80068c4:	0018      	movs	r0, r3
 80068c6:	f7fa ff92 	bl	80017ee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(M1B1_GPIO_Port, M1B1_Pin, GPIO_PIN_RESET);
 80068ca:	2380      	movs	r3, #128	; 0x80
 80068cc:	019b      	lsls	r3, r3, #6
 80068ce:	487a      	ldr	r0, [pc, #488]	; (8006ab8 <MX_GPIO_Init+0x2c0>)
 80068d0:	2200      	movs	r2, #0
 80068d2:	0019      	movs	r1, r3
 80068d4:	f7fa ff8b 	bl	80017ee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(M0A2_GPIO_Port, M0A2_Pin, GPIO_PIN_RESET);
 80068d8:	4b78      	ldr	r3, [pc, #480]	; (8006abc <MX_GPIO_Init+0x2c4>)
 80068da:	2200      	movs	r2, #0
 80068dc:	2140      	movs	r1, #64	; 0x40
 80068de:	0018      	movs	r0, r3
 80068e0:	f7fa ff85 	bl	80017ee <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M0A1_Pin M2A1_Pin M2A2_Pin SERVO4_Pin 
                           M3B1_Pin SERVO3_Pin SERVO2_Pin */
  GPIO_InitStruct.Pin = M0A1_Pin|M2A1_Pin|M2A2_Pin|SERVO4_Pin 
 80068e4:	231c      	movs	r3, #28
 80068e6:	18fb      	adds	r3, r7, r3
 80068e8:	4a6d      	ldr	r2, [pc, #436]	; (8006aa0 <MX_GPIO_Init+0x2a8>)
 80068ea:	601a      	str	r2, [r3, #0]
                          |M3B1_Pin|SERVO3_Pin|SERVO2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80068ec:	231c      	movs	r3, #28
 80068ee:	18fb      	adds	r3, r7, r3
 80068f0:	2201      	movs	r2, #1
 80068f2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80068f4:	231c      	movs	r3, #28
 80068f6:	18fb      	adds	r3, r7, r3
 80068f8:	2202      	movs	r2, #2
 80068fa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80068fc:	231c      	movs	r3, #28
 80068fe:	18fb      	adds	r3, r7, r3
 8006900:	2200      	movs	r2, #0
 8006902:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006904:	231c      	movs	r3, #28
 8006906:	18fb      	adds	r3, r7, r3
 8006908:	4a66      	ldr	r2, [pc, #408]	; (8006aa4 <MX_GPIO_Init+0x2ac>)
 800690a:	0019      	movs	r1, r3
 800690c:	0010      	movs	r0, r2
 800690e:	f7fa fdd5 	bl	80014bc <HAL_GPIO_Init>

  /*Configure GPIO pins : DIGITAL5_Pin DIGITAL2_Pin DIGITAL3_Pin */
  GPIO_InitStruct.Pin = DIGITAL5_Pin|DIGITAL2_Pin|DIGITAL3_Pin;
 8006912:	231c      	movs	r3, #28
 8006914:	18fb      	adds	r3, r7, r3
 8006916:	228c      	movs	r2, #140	; 0x8c
 8006918:	0192      	lsls	r2, r2, #6
 800691a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800691c:	231c      	movs	r3, #28
 800691e:	18fb      	adds	r3, r7, r3
 8006920:	2200      	movs	r2, #0
 8006922:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006924:	231c      	movs	r3, #28
 8006926:	18fb      	adds	r3, r7, r3
 8006928:	2201      	movs	r2, #1
 800692a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800692c:	231c      	movs	r3, #28
 800692e:	18fb      	adds	r3, r7, r3
 8006930:	4a5e      	ldr	r2, [pc, #376]	; (8006aac <MX_GPIO_Init+0x2b4>)
 8006932:	0019      	movs	r1, r3
 8006934:	0010      	movs	r0, r2
 8006936:	f7fa fdc1 	bl	80014bc <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin M3B2_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin|M3B2_Pin;
 800693a:	231c      	movs	r3, #28
 800693c:	18fb      	adds	r3, r7, r3
 800693e:	4a5a      	ldr	r2, [pc, #360]	; (8006aa8 <MX_GPIO_Init+0x2b0>)
 8006940:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006942:	231c      	movs	r3, #28
 8006944:	18fb      	adds	r3, r7, r3
 8006946:	2201      	movs	r2, #1
 8006948:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800694a:	231c      	movs	r3, #28
 800694c:	18fb      	adds	r3, r7, r3
 800694e:	2202      	movs	r2, #2
 8006950:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006952:	231c      	movs	r3, #28
 8006954:	18fb      	adds	r3, r7, r3
 8006956:	2200      	movs	r2, #0
 8006958:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800695a:	231c      	movs	r3, #28
 800695c:	18fb      	adds	r3, r7, r3
 800695e:	4a53      	ldr	r2, [pc, #332]	; (8006aac <MX_GPIO_Init+0x2b4>)
 8006960:	0019      	movs	r1, r3
 8006962:	0010      	movs	r0, r2
 8006964:	f7fa fdaa 	bl	80014bc <HAL_GPIO_Init>

  /*Configure GPIO pins : SERVO5_Pin M1B2_Pin SERVO1_Pin SERVO0_Pin */
  GPIO_InitStruct.Pin = SERVO5_Pin|M1B2_Pin|SERVO1_Pin|SERVO0_Pin;
 8006968:	231c      	movs	r3, #28
 800696a:	18fb      	adds	r3, r7, r3
 800696c:	4a50      	ldr	r2, [pc, #320]	; (8006ab0 <MX_GPIO_Init+0x2b8>)
 800696e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006970:	231c      	movs	r3, #28
 8006972:	18fb      	adds	r3, r7, r3
 8006974:	2201      	movs	r2, #1
 8006976:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006978:	231c      	movs	r3, #28
 800697a:	18fb      	adds	r3, r7, r3
 800697c:	2202      	movs	r2, #2
 800697e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006980:	231c      	movs	r3, #28
 8006982:	18fb      	adds	r3, r7, r3
 8006984:	2200      	movs	r2, #0
 8006986:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006988:	231c      	movs	r3, #28
 800698a:	18fb      	adds	r3, r7, r3
 800698c:	4a49      	ldr	r2, [pc, #292]	; (8006ab4 <MX_GPIO_Init+0x2bc>)
 800698e:	0019      	movs	r1, r3
 8006990:	0010      	movs	r0, r2
 8006992:	f7fa fd93 	bl	80014bc <HAL_GPIO_Init>

  /*Configure GPIO pin : M1B1_Pin */
  GPIO_InitStruct.Pin = M1B1_Pin;
 8006996:	231c      	movs	r3, #28
 8006998:	18fb      	adds	r3, r7, r3
 800699a:	2280      	movs	r2, #128	; 0x80
 800699c:	0192      	lsls	r2, r2, #6
 800699e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80069a0:	231c      	movs	r3, #28
 80069a2:	18fb      	adds	r3, r7, r3
 80069a4:	2201      	movs	r2, #1
 80069a6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80069a8:	231c      	movs	r3, #28
 80069aa:	18fb      	adds	r3, r7, r3
 80069ac:	2202      	movs	r2, #2
 80069ae:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80069b0:	231c      	movs	r3, #28
 80069b2:	18fb      	adds	r3, r7, r3
 80069b4:	2200      	movs	r2, #0
 80069b6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(M1B1_GPIO_Port, &GPIO_InitStruct);
 80069b8:	231c      	movs	r3, #28
 80069ba:	18fb      	adds	r3, r7, r3
 80069bc:	4a3e      	ldr	r2, [pc, #248]	; (8006ab8 <MX_GPIO_Init+0x2c0>)
 80069be:	0019      	movs	r1, r3
 80069c0:	0010      	movs	r0, r2
 80069c2:	f7fa fd7b 	bl	80014bc <HAL_GPIO_Init>

  /*Configure GPIO pins : DIGITAL0_Pin DIGITAL1_Pin */
  GPIO_InitStruct.Pin = DIGITAL0_Pin|DIGITAL1_Pin;
 80069c6:	231c      	movs	r3, #28
 80069c8:	18fb      	adds	r3, r7, r3
 80069ca:	22c0      	movs	r2, #192	; 0xc0
 80069cc:	0212      	lsls	r2, r2, #8
 80069ce:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80069d0:	231c      	movs	r3, #28
 80069d2:	18fb      	adds	r3, r7, r3
 80069d4:	2200      	movs	r2, #0
 80069d6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80069d8:	231c      	movs	r3, #28
 80069da:	18fb      	adds	r3, r7, r3
 80069dc:	2201      	movs	r2, #1
 80069de:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80069e0:	231c      	movs	r3, #28
 80069e2:	18fb      	adds	r3, r7, r3
 80069e4:	4a34      	ldr	r2, [pc, #208]	; (8006ab8 <MX_GPIO_Init+0x2c0>)
 80069e6:	0019      	movs	r1, r3
 80069e8:	0010      	movs	r0, r2
 80069ea:	f7fa fd67 	bl	80014bc <HAL_GPIO_Init>

  /*Configure GPIO pin : DIGITAL4_Pin */
  GPIO_InitStruct.Pin = DIGITAL4_Pin;
 80069ee:	231c      	movs	r3, #28
 80069f0:	18fb      	adds	r3, r7, r3
 80069f2:	2280      	movs	r2, #128	; 0x80
 80069f4:	0052      	lsls	r2, r2, #1
 80069f6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80069f8:	231c      	movs	r3, #28
 80069fa:	18fb      	adds	r3, r7, r3
 80069fc:	2200      	movs	r2, #0
 80069fe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006a00:	231c      	movs	r3, #28
 8006a02:	18fb      	adds	r3, r7, r3
 8006a04:	2201      	movs	r2, #1
 8006a06:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DIGITAL4_GPIO_Port, &GPIO_InitStruct);
 8006a08:	231c      	movs	r3, #28
 8006a0a:	18fa      	adds	r2, r7, r3
 8006a0c:	2390      	movs	r3, #144	; 0x90
 8006a0e:	05db      	lsls	r3, r3, #23
 8006a10:	0011      	movs	r1, r2
 8006a12:	0018      	movs	r0, r3
 8006a14:	f7fa fd52 	bl	80014bc <HAL_GPIO_Init>

  /*Configure GPIO pin : M0A2_Pin */
  GPIO_InitStruct.Pin = M0A2_Pin;
 8006a18:	231c      	movs	r3, #28
 8006a1a:	18fb      	adds	r3, r7, r3
 8006a1c:	2240      	movs	r2, #64	; 0x40
 8006a1e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006a20:	231c      	movs	r3, #28
 8006a22:	18fb      	adds	r3, r7, r3
 8006a24:	2201      	movs	r2, #1
 8006a26:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006a28:	231c      	movs	r3, #28
 8006a2a:	18fb      	adds	r3, r7, r3
 8006a2c:	2202      	movs	r2, #2
 8006a2e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006a30:	231c      	movs	r3, #28
 8006a32:	18fb      	adds	r3, r7, r3
 8006a34:	2200      	movs	r2, #0
 8006a36:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(M0A2_GPIO_Port, &GPIO_InitStruct);
 8006a38:	231c      	movs	r3, #28
 8006a3a:	18fb      	adds	r3, r7, r3
 8006a3c:	4a1f      	ldr	r2, [pc, #124]	; (8006abc <MX_GPIO_Init+0x2c4>)
 8006a3e:	0019      	movs	r1, r3
 8006a40:	0010      	movs	r0, r2
 8006a42:	f7fa fd3b 	bl	80014bc <HAL_GPIO_Init>

  /*Configure GPIO pin : DIP4_Pin */
  GPIO_InitStruct.Pin = DIP4_Pin;
 8006a46:	231c      	movs	r3, #28
 8006a48:	18fb      	adds	r3, r7, r3
 8006a4a:	2280      	movs	r2, #128	; 0x80
 8006a4c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006a4e:	231c      	movs	r3, #28
 8006a50:	18fb      	adds	r3, r7, r3
 8006a52:	2200      	movs	r2, #0
 8006a54:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006a56:	231c      	movs	r3, #28
 8006a58:	18fb      	adds	r3, r7, r3
 8006a5a:	2202      	movs	r2, #2
 8006a5c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DIP4_GPIO_Port, &GPIO_InitStruct);
 8006a5e:	231c      	movs	r3, #28
 8006a60:	18fb      	adds	r3, r7, r3
 8006a62:	4a15      	ldr	r2, [pc, #84]	; (8006ab8 <MX_GPIO_Init+0x2c0>)
 8006a64:	0019      	movs	r1, r3
 8006a66:	0010      	movs	r0, r2
 8006a68:	f7fa fd28 	bl	80014bc <HAL_GPIO_Init>

  /*Configure GPIO pins : DIP3_Pin DIP2_Pin DIP1_Pin */
  GPIO_InitStruct.Pin = DIP3_Pin|DIP2_Pin|DIP1_Pin;
 8006a6c:	231c      	movs	r3, #28
 8006a6e:	18fb      	adds	r3, r7, r3
 8006a70:	22e0      	movs	r2, #224	; 0xe0
 8006a72:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006a74:	231c      	movs	r3, #28
 8006a76:	18fb      	adds	r3, r7, r3
 8006a78:	2200      	movs	r2, #0
 8006a7a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006a7c:	231c      	movs	r3, #28
 8006a7e:	18fb      	adds	r3, r7, r3
 8006a80:	2202      	movs	r2, #2
 8006a82:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006a84:	231c      	movs	r3, #28
 8006a86:	18fb      	adds	r3, r7, r3
 8006a88:	4a0a      	ldr	r2, [pc, #40]	; (8006ab4 <MX_GPIO_Init+0x2bc>)
 8006a8a:	0019      	movs	r1, r3
 8006a8c:	0010      	movs	r0, r2
 8006a8e:	f7fa fd15 	bl	80014bc <HAL_GPIO_Init>

}
 8006a92:	46c0      	nop			; (mov r8, r8)
 8006a94:	46bd      	mov	sp, r7
 8006a96:	b00c      	add	sp, #48	; 0x30
 8006a98:	bd80      	pop	{r7, pc}
 8006a9a:	46c0      	nop			; (mov r8, r8)
 8006a9c:	40021000 	.word	0x40021000
 8006aa0:	00004f84 	.word	0x00004f84
 8006aa4:	48001000 	.word	0x48001000
 8006aa8:	00001006 	.word	0x00001006
 8006aac:	48000800 	.word	0x48000800
 8006ab0:	00000c06 	.word	0x00000c06
 8006ab4:	48000400 	.word	0x48000400
 8006ab8:	48000c00 	.word	0x48000c00
 8006abc:	48001400 	.word	0x48001400

08006ac0 <main>:
 * @brief  The application entry point.
 *
 * @retval None
 */
int main(void)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b082      	sub	sp, #8
 8006ac4:	af02      	add	r7, sp, #8

    /* MCU Configuration----------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

    dorobo_init();
 8006ac6:	f7ff fa27 	bl	8005f18 <dorobo_init>
    wifi_init();
 8006aca:	f000 fd2f 	bl	800752c <wifi_init>
    adc_init();
 8006ace:	f7ff f86f 	bl	8005bb0 <adc_init>

    motor_init();
 8006ad2:	f000 f8a5 	bl	8006c20 <motor_init>

    SetUpSensors();
 8006ad6:	f7fe ff7b 	bl	80059d0 <SetUpSensors>

    InitMotorControl();
 8006ada:	f7fe ff6b 	bl	80059b4 <InitMotorControl>

    // Digital pins for target sensors
    digital_configure_pin(DD_PIN_PD14, DD_CFG_INPUT_NOPULL);
 8006ade:	2103      	movs	r1, #3
 8006ae0:	2000      	movs	r0, #0
 8006ae2:	f7ff f8d5 	bl	8005c90 <digital_configure_pin>

    digital_configure_pin(DD_PIN_PC8, DD_CFG_INPUT_NOPULL);
 8006ae6:	2103      	movs	r1, #3
 8006ae8:	2002      	movs	r0, #2
 8006aea:	f7ff f8d1 	bl	8005c90 <digital_configure_pin>

    ft_start_sampling(DD_PIN_PD14);
 8006aee:	2000      	movs	r0, #0
 8006af0:	f7ff fa5a 	bl	8005fa8 <ft_start_sampling>

    //Here HIGH actually means low...

    xSemaphore = NULL;
 8006af4:	4b11      	ldr	r3, [pc, #68]	; (8006b3c <main+0x7c>)
 8006af6:	2200      	movs	r2, #0
 8006af8:	601a      	str	r2, [r3, #0]

    xSemaphore = xSemaphoreCreateMutex();
 8006afa:	2001      	movs	r0, #1
 8006afc:	f7fd ffab 	bl	8004a56 <xQueueCreateMutex>
 8006b00:	0002      	movs	r2, r0
 8006b02:	4b0e      	ldr	r3, [pc, #56]	; (8006b3c <main+0x7c>)
 8006b04:	601a      	str	r2, [r3, #0]

    /* Create the thread(s) */
    /* definition and creation of defaultTask */

    xTaskCreate((TaskFunction_t) Behaviour, "Behaviour", 128, NULL, 1, NULL);
 8006b06:	490e      	ldr	r1, [pc, #56]	; (8006b40 <main+0x80>)
 8006b08:	480e      	ldr	r0, [pc, #56]	; (8006b44 <main+0x84>)
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	9301      	str	r3, [sp, #4]
 8006b0e:	2301      	movs	r3, #1
 8006b10:	9300      	str	r3, [sp, #0]
 8006b12:	2300      	movs	r3, #0
 8006b14:	2280      	movs	r2, #128	; 0x80
 8006b16:	f7fe f961 	bl	8004ddc <xTaskCreate>
    xTaskCreate((TaskFunction_t) ObstacleAvoidanceSensors, "SensorReading", 128, NULL, 2, NULL);
 8006b1a:	490b      	ldr	r1, [pc, #44]	; (8006b48 <main+0x88>)
 8006b1c:	480b      	ldr	r0, [pc, #44]	; (8006b4c <main+0x8c>)
 8006b1e:	2300      	movs	r3, #0
 8006b20:	9301      	str	r3, [sp, #4]
 8006b22:	2302      	movs	r3, #2
 8006b24:	9300      	str	r3, [sp, #0]
 8006b26:	2300      	movs	r3, #0
 8006b28:	2280      	movs	r2, #128	; 0x80
 8006b2a:	f7fe f957 	bl	8004ddc <xTaskCreate>
    //xTaskCreate((TaskFunction_t) MotorControl, "MotorControl", 128, NULL, 4, NULL);
    //xTaskCreate((TaskFunction_t) DefaultIdle, "Idle", 64, NULL, 0, NULL);

    /* Start scheduler */
    //osKernelStart();
    vTaskStartScheduler();
 8006b2e:	f7fe fae3 	bl	80050f8 <vTaskStartScheduler>
 8006b32:	2300      	movs	r3, #0

}
 8006b34:	0018      	movs	r0, r3
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}
 8006b3a:	46c0      	nop			; (mov r8, r8)
 8006b3c:	2000243c 	.word	0x2000243c
 8006b40:	08007eec 	.word	0x08007eec
 8006b44:	08006b51 	.word	0x08006b51
 8006b48:	08007ef8 	.word	0x08007ef8
 8006b4c:	08006b9d 	.word	0x08006b9d

08006b50 <Behaviour>:

/* StartDefaultTask function */
static void Behaviour(void const * argument)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b084      	sub	sp, #16
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]

    TickType_t xLastWakeTime;
    const TickType_t xFrequency = 300 / portTICK_PERIOD_MS;
 8006b58:	233c      	movs	r3, #60	; 0x3c
 8006b5a:	60fb      	str	r3, [r7, #12]
    xLastWakeTime = xTaskGetTickCount();
 8006b5c:	f7fe fb9a 	bl	8005294 <xTaskGetTickCount>
 8006b60:	0003      	movs	r3, r0
 8006b62:	60bb      	str	r3, [r7, #8]

    while (1)
    {
        vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8006b64:	68fa      	ldr	r2, [r7, #12]
 8006b66:	2308      	movs	r3, #8
 8006b68:	18fb      	adds	r3, r7, r3
 8006b6a:	0011      	movs	r1, r2
 8006b6c:	0018      	movs	r0, r3
 8006b6e:	f7fe fa67 	bl	8005040 <vTaskDelayUntil>

        tracef("[Measured Distance]: Right Sensor  %d   Left Sensor %d \r\n", distanceSensors.Right,
 8006b72:	4b07      	ldr	r3, [pc, #28]	; (8006b90 <Behaviour+0x40>)
 8006b74:	7a5b      	ldrb	r3, [r3, #9]
 8006b76:	0019      	movs	r1, r3
                                distanceSensors.Left);
 8006b78:	4b05      	ldr	r3, [pc, #20]	; (8006b90 <Behaviour+0x40>)
 8006b7a:	7a1b      	ldrb	r3, [r3, #8]
        tracef("[Measured Distance]: Right Sensor  %d   Left Sensor %d \r\n", distanceSensors.Right,
 8006b7c:	001a      	movs	r2, r3
 8006b7e:	4b05      	ldr	r3, [pc, #20]	; (8006b94 <Behaviour+0x44>)
 8006b80:	0018      	movs	r0, r3
 8006b82:	f000 fbb9 	bl	80072f8 <tracef>
        tracef("Behaviour \r\n");
 8006b86:	4b04      	ldr	r3, [pc, #16]	; (8006b98 <Behaviour+0x48>)
 8006b88:	0018      	movs	r0, r3
 8006b8a:	f000 fbb5 	bl	80072f8 <tracef>
        vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8006b8e:	e7e9      	b.n	8006b64 <Behaviour+0x14>
 8006b90:	20002440 	.word	0x20002440
 8006b94:	08007f08 	.word	0x08007f08
 8006b98:	08007f44 	.word	0x08007f44

08006b9c <ObstacleAvoidanceSensors>:
        vTaskDelay(500);
    }
}

static void ObstacleAvoidanceSensors(void const * argument)
{
 8006b9c:	b590      	push	{r4, r7, lr}
 8006b9e:	b089      	sub	sp, #36	; 0x24
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6178      	str	r0, [r7, #20]
    TickType_t xLastWakeTime;
    const TickType_t xFrequency = 300 / portTICK_PERIOD_MS;
 8006ba4:	233c      	movs	r3, #60	; 0x3c
 8006ba6:	61fb      	str	r3, [r7, #28]
    xLastWakeTime = xTaskGetTickCount();
 8006ba8:	f7fe fb74 	bl	8005294 <xTaskGetTickCount>
 8006bac:	0003      	movs	r3, r0
 8006bae:	61bb      	str	r3, [r7, #24]

    while (1)
    {
        vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8006bb0:	69fa      	ldr	r2, [r7, #28]
 8006bb2:	2318      	movs	r3, #24
 8006bb4:	18fb      	adds	r3, r7, r3
 8006bb6:	0011      	movs	r1, r2
 8006bb8:	0018      	movs	r0, r3
 8006bba:	f7fe fa41 	bl	8005040 <vTaskDelayUntil>

        bumperSensors = ReadBumperSensors();
 8006bbe:	f7fe ff14 	bl	80059ea <ReadBumperSensors>
 8006bc2:	1c03      	adds	r3, r0, #0
 8006bc4:	1c1a      	adds	r2, r3, #0
 8006bc6:	4b0a      	ldr	r3, [pc, #40]	; (8006bf0 <ObstacleAvoidanceSensors+0x54>)
 8006bc8:	701a      	strb	r2, [r3, #0]

        distanceSensors = ReadDistanceSensors();
 8006bca:	4c0a      	ldr	r4, [pc, #40]	; (8006bf4 <ObstacleAvoidanceSensors+0x58>)
 8006bcc:	003b      	movs	r3, r7
 8006bce:	0018      	movs	r0, r3
 8006bd0:	f7fe ff38 	bl	8005a44 <ReadDistanceSensors>
 8006bd4:	003a      	movs	r2, r7
 8006bd6:	0023      	movs	r3, r4
 8006bd8:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006bda:	c313      	stmia	r3!, {r0, r1, r4}

        //tracef("[Bumpers] left Bumper:  %d, right Bumper:  %d \r\n ", bumperSensors.Left, bumperSensors.Right);

        tracef("Sensor Value Right RAW:   %d   Sensor Left %d \r\n", distanceSensors.RightRawValue,
 8006bdc:	4b05      	ldr	r3, [pc, #20]	; (8006bf4 <ObstacleAvoidanceSensors+0x58>)
 8006bde:	6859      	ldr	r1, [r3, #4]
 8006be0:	4b04      	ldr	r3, [pc, #16]	; (8006bf4 <ObstacleAvoidanceSensors+0x58>)
 8006be2:	681a      	ldr	r2, [r3, #0]
 8006be4:	4b04      	ldr	r3, [pc, #16]	; (8006bf8 <ObstacleAvoidanceSensors+0x5c>)
 8006be6:	0018      	movs	r0, r3
 8006be8:	f000 fb86 	bl	80072f8 <tracef>
        vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8006bec:	e7e0      	b.n	8006bb0 <ObstacleAvoidanceSensors+0x14>
 8006bee:	46c0      	nop			; (mov r8, r8)
 8006bf0:	2000244c 	.word	0x2000244c
 8006bf4:	20002440 	.word	0x20002440
 8006bf8:	08008030 	.word	0x08008030

08006bfc <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b082      	sub	sp, #8
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN Callback 0 */

    /* USER CODE END Callback 0 */
    if (htim->Instance == TIM14)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a04      	ldr	r2, [pc, #16]	; (8006c1c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d101      	bne.n	8006c12 <HAL_TIM_PeriodElapsedCallback+0x16>
    {
        HAL_IncTick();
 8006c0e:	f7f9 fe3d 	bl	800088c <HAL_IncTick>
    }
    /* USER CODE BEGIN Callback 1 */

    /* USER CODE END Callback 1 */
}
 8006c12:	46c0      	nop			; (mov r8, r8)
 8006c14:	46bd      	mov	sp, r7
 8006c16:	b002      	add	sp, #8
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	46c0      	nop			; (mov r8, r8)
 8006c1c:	40002000 	.word	0x40002000

08006c20 <motor_init>:

static void set_speed(motor_t *, int8_t);
static motor_t* select_motor(enum DM_MOTORS_E);

void motor_init(void)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	af00      	add	r7, sp, #0
	// nothing to initialize
}
 8006c24:	46c0      	nop			; (mov r8, r8)
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}
	...

08006c2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b082      	sub	sp, #8
 8006c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006c32:	4b19      	ldr	r3, [pc, #100]	; (8006c98 <HAL_MspInit+0x6c>)
 8006c34:	4a18      	ldr	r2, [pc, #96]	; (8006c98 <HAL_MspInit+0x6c>)
 8006c36:	6992      	ldr	r2, [r2, #24]
 8006c38:	2101      	movs	r1, #1
 8006c3a:	430a      	orrs	r2, r1
 8006c3c:	619a      	str	r2, [r3, #24]
 8006c3e:	4b16      	ldr	r3, [pc, #88]	; (8006c98 <HAL_MspInit+0x6c>)
 8006c40:	699b      	ldr	r3, [r3, #24]
 8006c42:	2201      	movs	r2, #1
 8006c44:	4013      	ands	r3, r2
 8006c46:	607b      	str	r3, [r7, #4]
 8006c48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006c4a:	4b13      	ldr	r3, [pc, #76]	; (8006c98 <HAL_MspInit+0x6c>)
 8006c4c:	4a12      	ldr	r2, [pc, #72]	; (8006c98 <HAL_MspInit+0x6c>)
 8006c4e:	69d2      	ldr	r2, [r2, #28]
 8006c50:	2180      	movs	r1, #128	; 0x80
 8006c52:	0549      	lsls	r1, r1, #21
 8006c54:	430a      	orrs	r2, r1
 8006c56:	61da      	str	r2, [r3, #28]
 8006c58:	4b0f      	ldr	r3, [pc, #60]	; (8006c98 <HAL_MspInit+0x6c>)
 8006c5a:	69da      	ldr	r2, [r3, #28]
 8006c5c:	2380      	movs	r3, #128	; 0x80
 8006c5e:	055b      	lsls	r3, r3, #21
 8006c60:	4013      	ands	r3, r2
 8006c62:	603b      	str	r3, [r7, #0]
 8006c64:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8006c66:	2305      	movs	r3, #5
 8006c68:	425b      	negs	r3, r3
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	2100      	movs	r1, #0
 8006c6e:	0018      	movs	r0, r3
 8006c70:	f7fa fb90 	bl	8001394 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8006c74:	2302      	movs	r3, #2
 8006c76:	425b      	negs	r3, r3
 8006c78:	2200      	movs	r2, #0
 8006c7a:	2103      	movs	r1, #3
 8006c7c:	0018      	movs	r0, r3
 8006c7e:	f7fa fb89 	bl	8001394 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 8006c82:	2301      	movs	r3, #1
 8006c84:	425b      	negs	r3, r3
 8006c86:	2200      	movs	r2, #0
 8006c88:	2103      	movs	r1, #3
 8006c8a:	0018      	movs	r0, r3
 8006c8c:	f7fa fb82 	bl	8001394 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006c90:	46c0      	nop			; (mov r8, r8)
 8006c92:	46bd      	mov	sp, r7
 8006c94:	b002      	add	sp, #8
 8006c96:	bd80      	pop	{r7, pc}
 8006c98:	40021000 	.word	0x40021000

08006c9c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b088      	sub	sp, #32
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a1d      	ldr	r2, [pc, #116]	; (8006d20 <HAL_ADC_MspInit+0x84>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d134      	bne.n	8006d18 <HAL_ADC_MspInit+0x7c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006cae:	4b1d      	ldr	r3, [pc, #116]	; (8006d24 <HAL_ADC_MspInit+0x88>)
 8006cb0:	4a1c      	ldr	r2, [pc, #112]	; (8006d24 <HAL_ADC_MspInit+0x88>)
 8006cb2:	6992      	ldr	r2, [r2, #24]
 8006cb4:	2180      	movs	r1, #128	; 0x80
 8006cb6:	0089      	lsls	r1, r1, #2
 8006cb8:	430a      	orrs	r2, r1
 8006cba:	619a      	str	r2, [r3, #24]
 8006cbc:	4b19      	ldr	r3, [pc, #100]	; (8006d24 <HAL_ADC_MspInit+0x88>)
 8006cbe:	699a      	ldr	r2, [r3, #24]
 8006cc0:	2380      	movs	r3, #128	; 0x80
 8006cc2:	009b      	lsls	r3, r3, #2
 8006cc4:	4013      	ands	r3, r2
 8006cc6:	60bb      	str	r3, [r7, #8]
 8006cc8:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC_IN6
    PA7     ------> ADC_IN7
    PC4     ------> ADC_IN14
    PC5     ------> ADC_IN15 
    */
    GPIO_InitStruct.Pin = ADC0_Pin|ADC1_Pin|ADC2_Pin|ADC3_Pin 
 8006cca:	230c      	movs	r3, #12
 8006ccc:	18fb      	adds	r3, r7, r3
 8006cce:	22ff      	movs	r2, #255	; 0xff
 8006cd0:	601a      	str	r2, [r3, #0]
                          |ADC4_Pin|ADC5_Pin|ADC6_Pin|ADC7_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006cd2:	230c      	movs	r3, #12
 8006cd4:	18fb      	adds	r3, r7, r3
 8006cd6:	2203      	movs	r2, #3
 8006cd8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cda:	230c      	movs	r3, #12
 8006cdc:	18fb      	adds	r3, r7, r3
 8006cde:	2200      	movs	r2, #0
 8006ce0:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006ce2:	230c      	movs	r3, #12
 8006ce4:	18fa      	adds	r2, r7, r3
 8006ce6:	2390      	movs	r3, #144	; 0x90
 8006ce8:	05db      	lsls	r3, r3, #23
 8006cea:	0011      	movs	r1, r2
 8006cec:	0018      	movs	r0, r3
 8006cee:	f7fa fbe5 	bl	80014bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC8_Pin|ADC9_Pin;
 8006cf2:	230c      	movs	r3, #12
 8006cf4:	18fb      	adds	r3, r7, r3
 8006cf6:	2230      	movs	r2, #48	; 0x30
 8006cf8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006cfa:	230c      	movs	r3, #12
 8006cfc:	18fb      	adds	r3, r7, r3
 8006cfe:	2203      	movs	r2, #3
 8006d00:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d02:	230c      	movs	r3, #12
 8006d04:	18fb      	adds	r3, r7, r3
 8006d06:	2200      	movs	r2, #0
 8006d08:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d0a:	230c      	movs	r3, #12
 8006d0c:	18fb      	adds	r3, r7, r3
 8006d0e:	4a06      	ldr	r2, [pc, #24]	; (8006d28 <HAL_ADC_MspInit+0x8c>)
 8006d10:	0019      	movs	r1, r3
 8006d12:	0010      	movs	r0, r2
 8006d14:	f7fa fbd2 	bl	80014bc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8006d18:	46c0      	nop			; (mov r8, r8)
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	b008      	add	sp, #32
 8006d1e:	bd80      	pop	{r7, pc}
 8006d20:	40012400 	.word	0x40012400
 8006d24:	40021000 	.word	0x40021000
 8006d28:	48000800 	.word	0x48000800

08006d2c <HAL_TIM_PWM_MspInit>:
  }

}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b084      	sub	sp, #16
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]

  if(htim_pwm->Instance==TIM2)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	2380      	movs	r3, #128	; 0x80
 8006d3a:	05db      	lsls	r3, r3, #23
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d10c      	bne.n	8006d5a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006d40:	4b11      	ldr	r3, [pc, #68]	; (8006d88 <HAL_TIM_PWM_MspInit+0x5c>)
 8006d42:	4a11      	ldr	r2, [pc, #68]	; (8006d88 <HAL_TIM_PWM_MspInit+0x5c>)
 8006d44:	69d2      	ldr	r2, [r2, #28]
 8006d46:	2101      	movs	r1, #1
 8006d48:	430a      	orrs	r2, r1
 8006d4a:	61da      	str	r2, [r3, #28]
 8006d4c:	4b0e      	ldr	r3, [pc, #56]	; (8006d88 <HAL_TIM_PWM_MspInit+0x5c>)
 8006d4e:	69db      	ldr	r3, [r3, #28]
 8006d50:	2201      	movs	r2, #1
 8006d52:	4013      	ands	r3, r2
 8006d54:	60fb      	str	r3, [r7, #12]
 8006d56:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8006d58:	e012      	b.n	8006d80 <HAL_TIM_PWM_MspInit+0x54>
  else if(htim_pwm->Instance==TIM15)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a0b      	ldr	r2, [pc, #44]	; (8006d8c <HAL_TIM_PWM_MspInit+0x60>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d10d      	bne.n	8006d80 <HAL_TIM_PWM_MspInit+0x54>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8006d64:	4b08      	ldr	r3, [pc, #32]	; (8006d88 <HAL_TIM_PWM_MspInit+0x5c>)
 8006d66:	4a08      	ldr	r2, [pc, #32]	; (8006d88 <HAL_TIM_PWM_MspInit+0x5c>)
 8006d68:	6992      	ldr	r2, [r2, #24]
 8006d6a:	2180      	movs	r1, #128	; 0x80
 8006d6c:	0249      	lsls	r1, r1, #9
 8006d6e:	430a      	orrs	r2, r1
 8006d70:	619a      	str	r2, [r3, #24]
 8006d72:	4b05      	ldr	r3, [pc, #20]	; (8006d88 <HAL_TIM_PWM_MspInit+0x5c>)
 8006d74:	699a      	ldr	r2, [r3, #24]
 8006d76:	2380      	movs	r3, #128	; 0x80
 8006d78:	025b      	lsls	r3, r3, #9
 8006d7a:	4013      	ands	r3, r2
 8006d7c:	60bb      	str	r3, [r7, #8]
 8006d7e:	68bb      	ldr	r3, [r7, #8]
}
 8006d80:	46c0      	nop			; (mov r8, r8)
 8006d82:	46bd      	mov	sp, r7
 8006d84:	b004      	add	sp, #16
 8006d86:	bd80      	pop	{r7, pc}
 8006d88:	40021000 	.word	0x40021000
 8006d8c:	40014000 	.word	0x40014000

08006d90 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b086      	sub	sp, #24
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM3)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a2a      	ldr	r2, [pc, #168]	; (8006e48 <HAL_TIM_Base_MspInit+0xb8>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d114      	bne.n	8006dcc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006da2:	4b2a      	ldr	r3, [pc, #168]	; (8006e4c <HAL_TIM_Base_MspInit+0xbc>)
 8006da4:	4a29      	ldr	r2, [pc, #164]	; (8006e4c <HAL_TIM_Base_MspInit+0xbc>)
 8006da6:	69d2      	ldr	r2, [r2, #28]
 8006da8:	2102      	movs	r1, #2
 8006daa:	430a      	orrs	r2, r1
 8006dac:	61da      	str	r2, [r3, #28]
 8006dae:	4b27      	ldr	r3, [pc, #156]	; (8006e4c <HAL_TIM_Base_MspInit+0xbc>)
 8006db0:	69db      	ldr	r3, [r3, #28]
 8006db2:	2202      	movs	r2, #2
 8006db4:	4013      	ands	r3, r2
 8006db6:	617b      	str	r3, [r7, #20]
 8006db8:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 8006dba:	2200      	movs	r2, #0
 8006dbc:	2103      	movs	r1, #3
 8006dbe:	2010      	movs	r0, #16
 8006dc0:	f7fa fae8 	bl	8001394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8006dc4:	2010      	movs	r0, #16
 8006dc6:	f7fa fafb 	bl	80013c0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8006dca:	e038      	b.n	8006e3e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM6)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a1f      	ldr	r2, [pc, #124]	; (8006e50 <HAL_TIM_Base_MspInit+0xc0>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d10c      	bne.n	8006df0 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8006dd6:	4b1d      	ldr	r3, [pc, #116]	; (8006e4c <HAL_TIM_Base_MspInit+0xbc>)
 8006dd8:	4a1c      	ldr	r2, [pc, #112]	; (8006e4c <HAL_TIM_Base_MspInit+0xbc>)
 8006dda:	69d2      	ldr	r2, [r2, #28]
 8006ddc:	2110      	movs	r1, #16
 8006dde:	430a      	orrs	r2, r1
 8006de0:	61da      	str	r2, [r3, #28]
 8006de2:	4b1a      	ldr	r3, [pc, #104]	; (8006e4c <HAL_TIM_Base_MspInit+0xbc>)
 8006de4:	69db      	ldr	r3, [r3, #28]
 8006de6:	2210      	movs	r2, #16
 8006de8:	4013      	ands	r3, r2
 8006dea:	613b      	str	r3, [r7, #16]
 8006dec:	693b      	ldr	r3, [r7, #16]
}
 8006dee:	e026      	b.n	8006e3e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM16)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a17      	ldr	r2, [pc, #92]	; (8006e54 <HAL_TIM_Base_MspInit+0xc4>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d10e      	bne.n	8006e18 <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8006dfa:	4b14      	ldr	r3, [pc, #80]	; (8006e4c <HAL_TIM_Base_MspInit+0xbc>)
 8006dfc:	4a13      	ldr	r2, [pc, #76]	; (8006e4c <HAL_TIM_Base_MspInit+0xbc>)
 8006dfe:	6992      	ldr	r2, [r2, #24]
 8006e00:	2180      	movs	r1, #128	; 0x80
 8006e02:	0289      	lsls	r1, r1, #10
 8006e04:	430a      	orrs	r2, r1
 8006e06:	619a      	str	r2, [r3, #24]
 8006e08:	4b10      	ldr	r3, [pc, #64]	; (8006e4c <HAL_TIM_Base_MspInit+0xbc>)
 8006e0a:	699a      	ldr	r2, [r3, #24]
 8006e0c:	2380      	movs	r3, #128	; 0x80
 8006e0e:	029b      	lsls	r3, r3, #10
 8006e10:	4013      	ands	r3, r2
 8006e12:	60fb      	str	r3, [r7, #12]
 8006e14:	68fb      	ldr	r3, [r7, #12]
}
 8006e16:	e012      	b.n	8006e3e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM17)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a0e      	ldr	r2, [pc, #56]	; (8006e58 <HAL_TIM_Base_MspInit+0xc8>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d10d      	bne.n	8006e3e <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8006e22:	4b0a      	ldr	r3, [pc, #40]	; (8006e4c <HAL_TIM_Base_MspInit+0xbc>)
 8006e24:	4a09      	ldr	r2, [pc, #36]	; (8006e4c <HAL_TIM_Base_MspInit+0xbc>)
 8006e26:	6992      	ldr	r2, [r2, #24]
 8006e28:	2180      	movs	r1, #128	; 0x80
 8006e2a:	02c9      	lsls	r1, r1, #11
 8006e2c:	430a      	orrs	r2, r1
 8006e2e:	619a      	str	r2, [r3, #24]
 8006e30:	4b06      	ldr	r3, [pc, #24]	; (8006e4c <HAL_TIM_Base_MspInit+0xbc>)
 8006e32:	699a      	ldr	r2, [r3, #24]
 8006e34:	2380      	movs	r3, #128	; 0x80
 8006e36:	02db      	lsls	r3, r3, #11
 8006e38:	4013      	ands	r3, r2
 8006e3a:	60bb      	str	r3, [r7, #8]
 8006e3c:	68bb      	ldr	r3, [r7, #8]
}
 8006e3e:	46c0      	nop			; (mov r8, r8)
 8006e40:	46bd      	mov	sp, r7
 8006e42:	b006      	add	sp, #24
 8006e44:	bd80      	pop	{r7, pc}
 8006e46:	46c0      	nop			; (mov r8, r8)
 8006e48:	40000400 	.word	0x40000400
 8006e4c:	40021000 	.word	0x40021000
 8006e50:	40001000 	.word	0x40001000
 8006e54:	40014400 	.word	0x40014400
 8006e58:	40014800 	.word	0x40014800

08006e5c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b088      	sub	sp, #32
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM2)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681a      	ldr	r2, [r3, #0]
 8006e68:	2380      	movs	r3, #128	; 0x80
 8006e6a:	05db      	lsls	r3, r3, #23
 8006e6c:	429a      	cmp	r2, r3
 8006e6e:	d138      	bne.n	8006ee2 <HAL_TIM_MspPostInit+0x86>
  /* USER CODE END TIM2_MspPostInit 0 */
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = PWM0_Pin;
 8006e70:	230c      	movs	r3, #12
 8006e72:	18fb      	adds	r3, r7, r3
 8006e74:	2280      	movs	r2, #128	; 0x80
 8006e76:	0212      	lsls	r2, r2, #8
 8006e78:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e7a:	230c      	movs	r3, #12
 8006e7c:	18fb      	adds	r3, r7, r3
 8006e7e:	2202      	movs	r2, #2
 8006e80:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e82:	230c      	movs	r3, #12
 8006e84:	18fb      	adds	r3, r7, r3
 8006e86:	2200      	movs	r2, #0
 8006e88:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006e8a:	230c      	movs	r3, #12
 8006e8c:	18fb      	adds	r3, r7, r3
 8006e8e:	2203      	movs	r2, #3
 8006e90:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8006e92:	230c      	movs	r3, #12
 8006e94:	18fb      	adds	r3, r7, r3
 8006e96:	2202      	movs	r2, #2
 8006e98:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PWM0_GPIO_Port, &GPIO_InitStruct);
 8006e9a:	230c      	movs	r3, #12
 8006e9c:	18fa      	adds	r2, r7, r3
 8006e9e:	2390      	movs	r3, #144	; 0x90
 8006ea0:	05db      	lsls	r3, r3, #23
 8006ea2:	0011      	movs	r1, r2
 8006ea4:	0018      	movs	r0, r3
 8006ea6:	f7fa fb09 	bl	80014bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM1_Pin;
 8006eaa:	230c      	movs	r3, #12
 8006eac:	18fb      	adds	r3, r7, r3
 8006eae:	2208      	movs	r2, #8
 8006eb0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006eb2:	230c      	movs	r3, #12
 8006eb4:	18fb      	adds	r3, r7, r3
 8006eb6:	2202      	movs	r2, #2
 8006eb8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006eba:	230c      	movs	r3, #12
 8006ebc:	18fb      	adds	r3, r7, r3
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006ec2:	230c      	movs	r3, #12
 8006ec4:	18fb      	adds	r3, r7, r3
 8006ec6:	2203      	movs	r2, #3
 8006ec8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8006eca:	230c      	movs	r3, #12
 8006ecc:	18fb      	adds	r3, r7, r3
 8006ece:	2202      	movs	r2, #2
 8006ed0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PWM1_GPIO_Port, &GPIO_InitStruct);
 8006ed2:	230c      	movs	r3, #12
 8006ed4:	18fb      	adds	r3, r7, r3
 8006ed6:	4a47      	ldr	r2, [pc, #284]	; (8006ff4 <HAL_TIM_MspPostInit+0x198>)
 8006ed8:	0019      	movs	r1, r3
 8006eda:	0010      	movs	r0, r2
 8006edc:	f7fa faee 	bl	80014bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8006ee0:	e083      	b.n	8006fea <HAL_TIM_MspPostInit+0x18e>
  else if(htim->Instance==TIM3)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	4a44      	ldr	r2, [pc, #272]	; (8006ff8 <HAL_TIM_MspPostInit+0x19c>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d11b      	bne.n	8006f24 <HAL_TIM_MspPostInit+0xc8>
    GPIO_InitStruct.Pin = M0_PWM_Pin|M1_PWM_Pin|M2_PWM_Pin|M3_PWM_Pin;
 8006eec:	230c      	movs	r3, #12
 8006eee:	18fb      	adds	r3, r7, r3
 8006ef0:	2278      	movs	r2, #120	; 0x78
 8006ef2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ef4:	230c      	movs	r3, #12
 8006ef6:	18fb      	adds	r3, r7, r3
 8006ef8:	2202      	movs	r2, #2
 8006efa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006efc:	230c      	movs	r3, #12
 8006efe:	18fb      	adds	r3, r7, r3
 8006f00:	2200      	movs	r2, #0
 8006f02:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006f04:	230c      	movs	r3, #12
 8006f06:	18fb      	adds	r3, r7, r3
 8006f08:	2203      	movs	r2, #3
 8006f0a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM3;
 8006f0c:	230c      	movs	r3, #12
 8006f0e:	18fb      	adds	r3, r7, r3
 8006f10:	2200      	movs	r2, #0
 8006f12:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006f14:	230c      	movs	r3, #12
 8006f16:	18fb      	adds	r3, r7, r3
 8006f18:	4a38      	ldr	r2, [pc, #224]	; (8006ffc <HAL_TIM_MspPostInit+0x1a0>)
 8006f1a:	0019      	movs	r1, r3
 8006f1c:	0010      	movs	r0, r2
 8006f1e:	f7fa facd 	bl	80014bc <HAL_GPIO_Init>
}
 8006f22:	e062      	b.n	8006fea <HAL_TIM_MspPostInit+0x18e>
  else if(htim->Instance==TIM15)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4a35      	ldr	r2, [pc, #212]	; (8007000 <HAL_TIM_MspPostInit+0x1a4>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d11c      	bne.n	8006f68 <HAL_TIM_MspPostInit+0x10c>
    GPIO_InitStruct.Pin = PWM4_Pin|PWM5_Pin;
 8006f2e:	230c      	movs	r3, #12
 8006f30:	18fb      	adds	r3, r7, r3
 8006f32:	22c0      	movs	r2, #192	; 0xc0
 8006f34:	00d2      	lsls	r2, r2, #3
 8006f36:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f38:	230c      	movs	r3, #12
 8006f3a:	18fb      	adds	r3, r7, r3
 8006f3c:	2202      	movs	r2, #2
 8006f3e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f40:	230c      	movs	r3, #12
 8006f42:	18fb      	adds	r3, r7, r3
 8006f44:	2200      	movs	r2, #0
 8006f46:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006f48:	230c      	movs	r3, #12
 8006f4a:	18fb      	adds	r3, r7, r3
 8006f4c:	2203      	movs	r2, #3
 8006f4e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM15;
 8006f50:	230c      	movs	r3, #12
 8006f52:	18fb      	adds	r3, r7, r3
 8006f54:	2200      	movs	r2, #0
 8006f56:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006f58:	230c      	movs	r3, #12
 8006f5a:	18fb      	adds	r3, r7, r3
 8006f5c:	4a29      	ldr	r2, [pc, #164]	; (8007004 <HAL_TIM_MspPostInit+0x1a8>)
 8006f5e:	0019      	movs	r1, r3
 8006f60:	0010      	movs	r0, r2
 8006f62:	f7fa faab 	bl	80014bc <HAL_GPIO_Init>
}
 8006f66:	e040      	b.n	8006fea <HAL_TIM_MspPostInit+0x18e>
  else if(htim->Instance==TIM16)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a26      	ldr	r2, [pc, #152]	; (8007008 <HAL_TIM_MspPostInit+0x1ac>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d11b      	bne.n	8006faa <HAL_TIM_MspPostInit+0x14e>
    GPIO_InitStruct.Pin = PWM2_Pin;
 8006f72:	230c      	movs	r3, #12
 8006f74:	18fb      	adds	r3, r7, r3
 8006f76:	2201      	movs	r2, #1
 8006f78:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f7a:	230c      	movs	r3, #12
 8006f7c:	18fb      	adds	r3, r7, r3
 8006f7e:	2202      	movs	r2, #2
 8006f80:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f82:	230c      	movs	r3, #12
 8006f84:	18fb      	adds	r3, r7, r3
 8006f86:	2200      	movs	r2, #0
 8006f88:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006f8a:	230c      	movs	r3, #12
 8006f8c:	18fb      	adds	r3, r7, r3
 8006f8e:	2203      	movs	r2, #3
 8006f90:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM16;
 8006f92:	230c      	movs	r3, #12
 8006f94:	18fb      	adds	r3, r7, r3
 8006f96:	2200      	movs	r2, #0
 8006f98:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PWM2_GPIO_Port, &GPIO_InitStruct);
 8006f9a:	230c      	movs	r3, #12
 8006f9c:	18fb      	adds	r3, r7, r3
 8006f9e:	4a17      	ldr	r2, [pc, #92]	; (8006ffc <HAL_TIM_MspPostInit+0x1a0>)
 8006fa0:	0019      	movs	r1, r3
 8006fa2:	0010      	movs	r0, r2
 8006fa4:	f7fa fa8a 	bl	80014bc <HAL_GPIO_Init>
}
 8006fa8:	e01f      	b.n	8006fea <HAL_TIM_MspPostInit+0x18e>
  else if(htim->Instance==TIM17)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4a17      	ldr	r2, [pc, #92]	; (800700c <HAL_TIM_MspPostInit+0x1b0>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d11a      	bne.n	8006fea <HAL_TIM_MspPostInit+0x18e>
    GPIO_InitStruct.Pin = PWM3_Pin;
 8006fb4:	230c      	movs	r3, #12
 8006fb6:	18fb      	adds	r3, r7, r3
 8006fb8:	2202      	movs	r2, #2
 8006fba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fbc:	230c      	movs	r3, #12
 8006fbe:	18fb      	adds	r3, r7, r3
 8006fc0:	2202      	movs	r2, #2
 8006fc2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fc4:	230c      	movs	r3, #12
 8006fc6:	18fb      	adds	r3, r7, r3
 8006fc8:	2200      	movs	r2, #0
 8006fca:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006fcc:	230c      	movs	r3, #12
 8006fce:	18fb      	adds	r3, r7, r3
 8006fd0:	2203      	movs	r2, #3
 8006fd2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM17;
 8006fd4:	230c      	movs	r3, #12
 8006fd6:	18fb      	adds	r3, r7, r3
 8006fd8:	2200      	movs	r2, #0
 8006fda:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PWM3_GPIO_Port, &GPIO_InitStruct);
 8006fdc:	230c      	movs	r3, #12
 8006fde:	18fb      	adds	r3, r7, r3
 8006fe0:	4a06      	ldr	r2, [pc, #24]	; (8006ffc <HAL_TIM_MspPostInit+0x1a0>)
 8006fe2:	0019      	movs	r1, r3
 8006fe4:	0010      	movs	r0, r2
 8006fe6:	f7fa fa69 	bl	80014bc <HAL_GPIO_Init>
}
 8006fea:	46c0      	nop			; (mov r8, r8)
 8006fec:	46bd      	mov	sp, r7
 8006fee:	b008      	add	sp, #32
 8006ff0:	bd80      	pop	{r7, pc}
 8006ff2:	46c0      	nop			; (mov r8, r8)
 8006ff4:	48000400 	.word	0x48000400
 8006ff8:	40000400 	.word	0x40000400
 8006ffc:	48001000 	.word	0x48001000
 8007000:	40014000 	.word	0x40014000
 8007004:	48001400 	.word	0x48001400
 8007008:	40014400 	.word	0x40014400
 800700c:	40014800 	.word	0x40014800

08007010 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b08a      	sub	sp, #40	; 0x28
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a30      	ldr	r2, [pc, #192]	; (80070e0 <HAL_UART_MspInit+0xd0>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d12b      	bne.n	800707a <HAL_UART_MspInit+0x6a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007022:	4b30      	ldr	r3, [pc, #192]	; (80070e4 <HAL_UART_MspInit+0xd4>)
 8007024:	4a2f      	ldr	r2, [pc, #188]	; (80070e4 <HAL_UART_MspInit+0xd4>)
 8007026:	6992      	ldr	r2, [r2, #24]
 8007028:	2180      	movs	r1, #128	; 0x80
 800702a:	01c9      	lsls	r1, r1, #7
 800702c:	430a      	orrs	r2, r1
 800702e:	619a      	str	r2, [r3, #24]
 8007030:	4b2c      	ldr	r3, [pc, #176]	; (80070e4 <HAL_UART_MspInit+0xd4>)
 8007032:	699a      	ldr	r2, [r3, #24]
 8007034:	2380      	movs	r3, #128	; 0x80
 8007036:	01db      	lsls	r3, r3, #7
 8007038:	4013      	ands	r3, r2
 800703a:	613b      	str	r3, [r7, #16]
 800703c:	693b      	ldr	r3, [r7, #16]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = MC_TX1_Pin|MC_RX1_Pin;
 800703e:	2314      	movs	r3, #20
 8007040:	18fb      	adds	r3, r7, r3
 8007042:	22c0      	movs	r2, #192	; 0xc0
 8007044:	00d2      	lsls	r2, r2, #3
 8007046:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007048:	2314      	movs	r3, #20
 800704a:	18fb      	adds	r3, r7, r3
 800704c:	2202      	movs	r2, #2
 800704e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007050:	2314      	movs	r3, #20
 8007052:	18fb      	adds	r3, r7, r3
 8007054:	2200      	movs	r2, #0
 8007056:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007058:	2314      	movs	r3, #20
 800705a:	18fb      	adds	r3, r7, r3
 800705c:	2203      	movs	r2, #3
 800705e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8007060:	2314      	movs	r3, #20
 8007062:	18fb      	adds	r3, r7, r3
 8007064:	2201      	movs	r2, #1
 8007066:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007068:	2314      	movs	r3, #20
 800706a:	18fa      	adds	r2, r7, r3
 800706c:	2390      	movs	r3, #144	; 0x90
 800706e:	05db      	lsls	r3, r3, #23
 8007070:	0011      	movs	r1, r2
 8007072:	0018      	movs	r0, r3
 8007074:	f7fa fa22 	bl	80014bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8007078:	e02d      	b.n	80070d6 <HAL_UART_MspInit+0xc6>
  else if(huart->Instance==USART2)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a1a      	ldr	r2, [pc, #104]	; (80070e8 <HAL_UART_MspInit+0xd8>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d128      	bne.n	80070d6 <HAL_UART_MspInit+0xc6>
    __HAL_RCC_USART2_CLK_ENABLE();
 8007084:	4b17      	ldr	r3, [pc, #92]	; (80070e4 <HAL_UART_MspInit+0xd4>)
 8007086:	4a17      	ldr	r2, [pc, #92]	; (80070e4 <HAL_UART_MspInit+0xd4>)
 8007088:	69d2      	ldr	r2, [r2, #28]
 800708a:	2180      	movs	r1, #128	; 0x80
 800708c:	0289      	lsls	r1, r1, #10
 800708e:	430a      	orrs	r2, r1
 8007090:	61da      	str	r2, [r3, #28]
 8007092:	4b14      	ldr	r3, [pc, #80]	; (80070e4 <HAL_UART_MspInit+0xd4>)
 8007094:	69da      	ldr	r2, [r3, #28]
 8007096:	2380      	movs	r3, #128	; 0x80
 8007098:	029b      	lsls	r3, r3, #10
 800709a:	4013      	ands	r3, r2
 800709c:	60fb      	str	r3, [r7, #12]
 800709e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MC_CTS2_Pin|MC_RTS2_Pin|MC_TX2_Pin|MC_RX2_Pin;
 80070a0:	2314      	movs	r3, #20
 80070a2:	18fb      	adds	r3, r7, r3
 80070a4:	2278      	movs	r2, #120	; 0x78
 80070a6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070a8:	2314      	movs	r3, #20
 80070aa:	18fb      	adds	r3, r7, r3
 80070ac:	2202      	movs	r2, #2
 80070ae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070b0:	2314      	movs	r3, #20
 80070b2:	18fb      	adds	r3, r7, r3
 80070b4:	2200      	movs	r2, #0
 80070b6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80070b8:	2314      	movs	r3, #20
 80070ba:	18fb      	adds	r3, r7, r3
 80070bc:	2203      	movs	r2, #3
 80070be:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
 80070c0:	2314      	movs	r3, #20
 80070c2:	18fb      	adds	r3, r7, r3
 80070c4:	2200      	movs	r2, #0
 80070c6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80070c8:	2314      	movs	r3, #20
 80070ca:	18fb      	adds	r3, r7, r3
 80070cc:	4a07      	ldr	r2, [pc, #28]	; (80070ec <HAL_UART_MspInit+0xdc>)
 80070ce:	0019      	movs	r1, r3
 80070d0:	0010      	movs	r0, r2
 80070d2:	f7fa f9f3 	bl	80014bc <HAL_GPIO_Init>
}
 80070d6:	46c0      	nop			; (mov r8, r8)
 80070d8:	46bd      	mov	sp, r7
 80070da:	b00a      	add	sp, #40	; 0x28
 80070dc:	bd80      	pop	{r7, pc}
 80070de:	46c0      	nop			; (mov r8, r8)
 80070e0:	40013800 	.word	0x40013800
 80070e4:	40021000 	.word	0x40021000
 80070e8:	40004400 	.word	0x40004400
 80070ec:	48000c00 	.word	0x48000c00

080070f0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b08a      	sub	sp, #40	; 0x28
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80070f8:	2300      	movs	r3, #0
 80070fa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              uwPrescalerValue = 0;
 80070fc:	2300      	movs	r3, #0
 80070fe:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  
  /*Configure the TIM14 IRQ priority */
  HAL_NVIC_SetPriority(TIM14_IRQn, TickPriority ,0); 
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2200      	movs	r2, #0
 8007104:	0019      	movs	r1, r3
 8007106:	2013      	movs	r0, #19
 8007108:	f7fa f944 	bl	8001394 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM14 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM14_IRQn); 
 800710c:	2013      	movs	r0, #19
 800710e:	f7fa f957 	bl	80013c0 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8007112:	4b21      	ldr	r3, [pc, #132]	; (8007198 <HAL_InitTick+0xa8>)
 8007114:	4a20      	ldr	r2, [pc, #128]	; (8007198 <HAL_InitTick+0xa8>)
 8007116:	69d2      	ldr	r2, [r2, #28]
 8007118:	2180      	movs	r1, #128	; 0x80
 800711a:	0049      	lsls	r1, r1, #1
 800711c:	430a      	orrs	r2, r1
 800711e:	61da      	str	r2, [r3, #28]
 8007120:	4b1d      	ldr	r3, [pc, #116]	; (8007198 <HAL_InitTick+0xa8>)
 8007122:	69da      	ldr	r2, [r3, #28]
 8007124:	2380      	movs	r3, #128	; 0x80
 8007126:	005b      	lsls	r3, r3, #1
 8007128:	4013      	ands	r3, r2
 800712a:	60bb      	str	r3, [r7, #8]
 800712c:	68bb      	ldr	r3, [r7, #8]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800712e:	230c      	movs	r3, #12
 8007130:	18fa      	adds	r2, r7, r3
 8007132:	2310      	movs	r3, #16
 8007134:	18fb      	adds	r3, r7, r3
 8007136:	0011      	movs	r1, r2
 8007138:	0018      	movs	r0, r3
 800713a:	f7fb f879 	bl	8002230 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM14 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800713e:	f7fb f861 	bl	8002204 <HAL_RCC_GetPCLK1Freq>
 8007142:	0003      	movs	r3, r0
 8007144:	627b      	str	r3, [r7, #36]	; 0x24
   
  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8007146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007148:	4914      	ldr	r1, [pc, #80]	; (800719c <HAL_InitTick+0xac>)
 800714a:	0018      	movs	r0, r3
 800714c:	f7f8 ffe4 	bl	8000118 <__udivsi3>
 8007150:	0003      	movs	r3, r0
 8007152:	3b01      	subs	r3, #1
 8007154:	623b      	str	r3, [r7, #32]
  
  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8007156:	4b12      	ldr	r3, [pc, #72]	; (80071a0 <HAL_InitTick+0xb0>)
 8007158:	4a12      	ldr	r2, [pc, #72]	; (80071a4 <HAL_InitTick+0xb4>)
 800715a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000 / 1000) - 1;
 800715c:	4b10      	ldr	r3, [pc, #64]	; (80071a0 <HAL_InitTick+0xb0>)
 800715e:	4a12      	ldr	r2, [pc, #72]	; (80071a8 <HAL_InitTick+0xb8>)
 8007160:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8007162:	4b0f      	ldr	r3, [pc, #60]	; (80071a0 <HAL_InitTick+0xb0>)
 8007164:	6a3a      	ldr	r2, [r7, #32]
 8007166:	605a      	str	r2, [r3, #4]
  htim14.Init.ClockDivision = 0;
 8007168:	4b0d      	ldr	r3, [pc, #52]	; (80071a0 <HAL_InitTick+0xb0>)
 800716a:	2200      	movs	r2, #0
 800716c:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800716e:	4b0c      	ldr	r3, [pc, #48]	; (80071a0 <HAL_InitTick+0xb0>)
 8007170:	2200      	movs	r2, #0
 8007172:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 8007174:	4b0a      	ldr	r3, [pc, #40]	; (80071a0 <HAL_InitTick+0xb0>)
 8007176:	0018      	movs	r0, r3
 8007178:	f7fb f982 	bl	8002480 <HAL_TIM_Base_Init>
 800717c:	1e03      	subs	r3, r0, #0
 800717e:	d105      	bne.n	800718c <HAL_InitTick+0x9c>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim14);
 8007180:	4b07      	ldr	r3, [pc, #28]	; (80071a0 <HAL_InitTick+0xb0>)
 8007182:	0018      	movs	r0, r3
 8007184:	f7fb f9a8 	bl	80024d8 <HAL_TIM_Base_Start_IT>
 8007188:	0003      	movs	r3, r0
 800718a:	e000      	b.n	800718e <HAL_InitTick+0x9e>
  }
  
  /* Return function status */
  return HAL_ERROR;
 800718c:	2301      	movs	r3, #1
}
 800718e:	0018      	movs	r0, r3
 8007190:	46bd      	mov	sp, r7
 8007192:	b00a      	add	sp, #40	; 0x28
 8007194:	bd80      	pop	{r7, pc}
 8007196:	46c0      	nop			; (mov r8, r8)
 8007198:	40021000 	.word	0x40021000
 800719c:	000f4240 	.word	0x000f4240
 80071a0:	20002450 	.word	0x20002450
 80071a4:	40002000 	.word	0x40002000
 80071a8:	000003e7 	.word	0x000003e7

080071ac <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 80071b0:	f7fd f812 	bl	80041d8 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80071b4:	46c0      	nop			; (mov r8, r8)
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bd80      	pop	{r7, pc}
	...

080071bc <TIM3_IRQHandler>:

/**
* @brief This function handles TIM3 global interrupt.
*/
void TIM3_IRQHandler(void)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80071c0:	4b03      	ldr	r3, [pc, #12]	; (80071d0 <TIM3_IRQHandler+0x14>)
 80071c2:	0018      	movs	r0, r3
 80071c4:	f7fb f9f8 	bl	80025b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80071c8:	46c0      	nop			; (mov r8, r8)
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}
 80071ce:	46c0      	nop			; (mov r8, r8)
 80071d0:	20002210 	.word	0x20002210

080071d4 <TIM14_IRQHandler>:

/**
* @brief This function handles TIM14 global interrupt.
*/
void TIM14_IRQHandler(void)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80071d8:	4b03      	ldr	r3, [pc, #12]	; (80071e8 <TIM14_IRQHandler+0x14>)
 80071da:	0018      	movs	r0, r3
 80071dc:	f7fb f9ec 	bl	80025b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 80071e0:	46c0      	nop			; (mov r8, r8)
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}
 80071e6:	46c0      	nop			; (mov r8, r8)
 80071e8:	20002450 	.word	0x20002450

080071ec <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
*/
void USART1_IRQHandler(void)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80071f0:	4b03      	ldr	r3, [pc, #12]	; (8007200 <USART1_IRQHandler+0x14>)
 80071f2:	0018      	movs	r0, r3
 80071f4:	f7fc fa8e 	bl	8003714 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80071f8:	46c0      	nop			; (mov r8, r8)
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}
 80071fe:	46c0      	nop			; (mov r8, r8)
 8007200:	20002250 	.word	0x20002250

08007204 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
*/
void USART2_IRQHandler(void)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8007208:	4b03      	ldr	r3, [pc, #12]	; (8007218 <USART2_IRQHandler+0x14>)
 800720a:	0018      	movs	r0, r3
 800720c:	f7fc fa82 	bl	8003714 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8007210:	46c0      	nop			; (mov r8, r8)
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}
 8007216:	46c0      	nop			; (mov r8, r8)
 8007218:	20002340 	.word	0x20002340

0800721c <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8007220:	4b1a      	ldr	r3, [pc, #104]	; (800728c <SystemInit+0x70>)
 8007222:	4a1a      	ldr	r2, [pc, #104]	; (800728c <SystemInit+0x70>)
 8007224:	6812      	ldr	r2, [r2, #0]
 8007226:	2101      	movs	r1, #1
 8007228:	430a      	orrs	r2, r1
 800722a:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 800722c:	4b17      	ldr	r3, [pc, #92]	; (800728c <SystemInit+0x70>)
 800722e:	4a17      	ldr	r2, [pc, #92]	; (800728c <SystemInit+0x70>)
 8007230:	6852      	ldr	r2, [r2, #4]
 8007232:	4917      	ldr	r1, [pc, #92]	; (8007290 <SystemInit+0x74>)
 8007234:	400a      	ands	r2, r1
 8007236:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8007238:	4b14      	ldr	r3, [pc, #80]	; (800728c <SystemInit+0x70>)
 800723a:	4a14      	ldr	r2, [pc, #80]	; (800728c <SystemInit+0x70>)
 800723c:	6812      	ldr	r2, [r2, #0]
 800723e:	4915      	ldr	r1, [pc, #84]	; (8007294 <SystemInit+0x78>)
 8007240:	400a      	ands	r2, r1
 8007242:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8007244:	4b11      	ldr	r3, [pc, #68]	; (800728c <SystemInit+0x70>)
 8007246:	4a11      	ldr	r2, [pc, #68]	; (800728c <SystemInit+0x70>)
 8007248:	6812      	ldr	r2, [r2, #0]
 800724a:	4913      	ldr	r1, [pc, #76]	; (8007298 <SystemInit+0x7c>)
 800724c:	400a      	ands	r2, r1
 800724e:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8007250:	4b0e      	ldr	r3, [pc, #56]	; (800728c <SystemInit+0x70>)
 8007252:	4a0e      	ldr	r2, [pc, #56]	; (800728c <SystemInit+0x70>)
 8007254:	6852      	ldr	r2, [r2, #4]
 8007256:	4911      	ldr	r1, [pc, #68]	; (800729c <SystemInit+0x80>)
 8007258:	400a      	ands	r2, r1
 800725a:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 800725c:	4b0b      	ldr	r3, [pc, #44]	; (800728c <SystemInit+0x70>)
 800725e:	4a0b      	ldr	r2, [pc, #44]	; (800728c <SystemInit+0x70>)
 8007260:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007262:	210f      	movs	r1, #15
 8007264:	438a      	bics	r2, r1
 8007266:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined (STM32F072xB) || defined (STM32F078xx)
  /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFCFE2CU;
 8007268:	4b08      	ldr	r3, [pc, #32]	; (800728c <SystemInit+0x70>)
 800726a:	4a08      	ldr	r2, [pc, #32]	; (800728c <SystemInit+0x70>)
 800726c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800726e:	490c      	ldr	r1, [pc, #48]	; (80072a0 <SystemInit+0x84>)
 8007270:	400a      	ands	r2, r1
 8007272:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8007274:	4b05      	ldr	r3, [pc, #20]	; (800728c <SystemInit+0x70>)
 8007276:	4a05      	ldr	r2, [pc, #20]	; (800728c <SystemInit+0x70>)
 8007278:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800727a:	2101      	movs	r1, #1
 800727c:	438a      	bics	r2, r1
 800727e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8007280:	4b02      	ldr	r3, [pc, #8]	; (800728c <SystemInit+0x70>)
 8007282:	2200      	movs	r2, #0
 8007284:	609a      	str	r2, [r3, #8]

}
 8007286:	46c0      	nop			; (mov r8, r8)
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}
 800728c:	40021000 	.word	0x40021000
 8007290:	08ffb80c 	.word	0x08ffb80c
 8007294:	fef6ffff 	.word	0xfef6ffff
 8007298:	fffbffff 	.word	0xfffbffff
 800729c:	ffc0ffff 	.word	0xffc0ffff
 80072a0:	fffcfe2c 	.word	0xfffcfe2c

080072a4 <traces>:
}

// ***************************************************************************

void traces(char *msg)
{
 80072a4:	b590      	push	{r4, r7, lr}
 80072a6:	b083      	sub	sp, #12
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(trace_uart_ptr, " ", 1, 100);
 80072ac:	4b0f      	ldr	r3, [pc, #60]	; (80072ec <traces+0x48>)
 80072ae:	6818      	ldr	r0, [r3, #0]
 80072b0:	490f      	ldr	r1, [pc, #60]	; (80072f0 <traces+0x4c>)
 80072b2:	2364      	movs	r3, #100	; 0x64
 80072b4:	2201      	movs	r2, #1
 80072b6:	f7fc f8a7 	bl	8003408 <HAL_UART_Transmit>
    HAL_UART_Transmit(trace_uart_ptr, msg, strlen(msg), 100);
 80072ba:	4b0c      	ldr	r3, [pc, #48]	; (80072ec <traces+0x48>)
 80072bc:	681c      	ldr	r4, [r3, #0]
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	0018      	movs	r0, r3
 80072c2:	f7f8 ff21 	bl	8000108 <strlen>
 80072c6:	0003      	movs	r3, r0
 80072c8:	b29a      	uxth	r2, r3
 80072ca:	6879      	ldr	r1, [r7, #4]
 80072cc:	2364      	movs	r3, #100	; 0x64
 80072ce:	0020      	movs	r0, r4
 80072d0:	f7fc f89a 	bl	8003408 <HAL_UART_Transmit>
    HAL_UART_Transmit(trace_uart_ptr, "\n", 1, 100);
 80072d4:	4b05      	ldr	r3, [pc, #20]	; (80072ec <traces+0x48>)
 80072d6:	6818      	ldr	r0, [r3, #0]
 80072d8:	4906      	ldr	r1, [pc, #24]	; (80072f4 <traces+0x50>)
 80072da:	2364      	movs	r3, #100	; 0x64
 80072dc:	2201      	movs	r2, #1
 80072de:	f7fc f893 	bl	8003408 <HAL_UART_Transmit>
}
 80072e2:	46c0      	nop			; (mov r8, r8)
 80072e4:	46bd      	mov	sp, r7
 80072e6:	b003      	add	sp, #12
 80072e8:	bd90      	pop	{r4, r7, pc}
 80072ea:	46c0      	nop			; (mov r8, r8)
 80072ec:	20000008 	.word	0x20000008
 80072f0:	08008074 	.word	0x08008074
 80072f4:	08008078 	.word	0x08008078

080072f8 <tracef>:

void tracef(char *fmt, ...)
{
 80072f8:	b40f      	push	{r0, r1, r2, r3}
 80072fa:	b580      	push	{r7, lr}
 80072fc:	b082      	sub	sp, #8
 80072fe:	af00      	add	r7, sp, #0
    va_list args;
    va_start(args, fmt);
 8007300:	2314      	movs	r3, #20
 8007302:	18fb      	adds	r3, r7, r3
 8007304:	607b      	str	r3, [r7, #4]
    vsniprintf(trace_buf, TRACE_BUFLEN, fmt, args);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	693a      	ldr	r2, [r7, #16]
 800730a:	4807      	ldr	r0, [pc, #28]	; (8007328 <tracef+0x30>)
 800730c:	2150      	movs	r1, #80	; 0x50
 800730e:	f000 f9cb 	bl	80076a8 <vsniprintf>
    traces(trace_buf);
 8007312:	4b05      	ldr	r3, [pc, #20]	; (8007328 <tracef+0x30>)
 8007314:	0018      	movs	r0, r3
 8007316:	f7ff ffc5 	bl	80072a4 <traces>
    va_end(args);
}
 800731a:	46c0      	nop			; (mov r8, r8)
 800731c:	46bd      	mov	sp, r7
 800731e:	b002      	add	sp, #8
 8007320:	bc80      	pop	{r7}
 8007322:	bc08      	pop	{r3}
 8007324:	b004      	add	sp, #16
 8007326:	4718      	bx	r3
 8007328:	20002124 	.word	0x20002124

0800732c <get_response>:
// ***************************************************************************

// TODO Die Eingabe sollte interruptgesteuert oder per DMA erfolgen!!!

static bool get_response(char *expected_answer)
{
 800732c:	b590      	push	{r4, r7, lr}
 800732e:	b085      	sub	sp, #20
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
    int len = 0;
 8007334:	2300      	movs	r3, #0
 8007336:	60fb      	str	r3, [r7, #12]
    HAL_StatusTypeDef receive_retval;
    do {
        // receive a response
        memset(rx_buf, 0, RX_BUF_SIZE);
 8007338:	4b2d      	ldr	r3, [pc, #180]	; (80073f0 <get_response+0xc4>)
 800733a:	220a      	movs	r2, #10
 800733c:	2100      	movs	r1, #0
 800733e:	0018      	movs	r0, r3
 8007340:	f000 f97f 	bl	8007642 <memset>
        receive_retval = HAL_UART_Receive(wlan_uart_ptr, rx_buf, RX_BUF_SIZE, RX_TIMEOUT);
 8007344:	4b2b      	ldr	r3, [pc, #172]	; (80073f4 <get_response+0xc8>)
 8007346:	6818      	ldr	r0, [r3, #0]
 8007348:	230b      	movs	r3, #11
 800734a:	18fc      	adds	r4, r7, r3
 800734c:	4928      	ldr	r1, [pc, #160]	; (80073f0 <get_response+0xc4>)
 800734e:	23fa      	movs	r3, #250	; 0xfa
 8007350:	220a      	movs	r2, #10
 8007352:	f7fc f8fd 	bl	8003550 <HAL_UART_Receive>
 8007356:	0003      	movs	r3, r0
 8007358:	7023      	strb	r3, [r4, #0]

        // try to determine length of answer
        // TODO this cannot really work - fix it!
        len = 0;
 800735a:	2300      	movs	r3, #0
 800735c:	60fb      	str	r3, [r7, #12]
        while (len < (RX_BUF_SIZE-1) && rx_buf[len] != '\0')
 800735e:	e002      	b.n	8007366 <get_response+0x3a>
        {
            len++;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	3301      	adds	r3, #1
 8007364:	60fb      	str	r3, [r7, #12]
        while (len < (RX_BUF_SIZE-1) && rx_buf[len] != '\0')
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2b08      	cmp	r3, #8
 800736a:	dc05      	bgt.n	8007378 <get_response+0x4c>
 800736c:	4a20      	ldr	r2, [pc, #128]	; (80073f0 <get_response+0xc4>)
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	18d3      	adds	r3, r2, r3
 8007372:	781b      	ldrb	r3, [r3, #0]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d1f3      	bne.n	8007360 <get_response+0x34>
        }
        // make the rx buffer a c string
        rx_buf[len] = '\0';
 8007378:	4a1d      	ldr	r2, [pc, #116]	; (80073f0 <get_response+0xc4>)
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	18d3      	adds	r3, r2, r3
 800737e:	2200      	movs	r2, #0
 8007380:	701a      	strb	r2, [r3, #0]
    } while (len >= (RX_BUF_SIZE-1));
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2b08      	cmp	r3, #8
 8007386:	dcd7      	bgt.n	8007338 <get_response+0xc>
    SERIAL_DEBUG("Received: ", rx_buf);
 8007388:	491b      	ldr	r1, [pc, #108]	; (80073f8 <get_response+0xcc>)
 800738a:	481c      	ldr	r0, [pc, #112]	; (80073fc <get_response+0xd0>)
 800738c:	23fa      	movs	r3, #250	; 0xfa
 800738e:	220a      	movs	r2, #10
 8007390:	f7fc f83a 	bl	8003408 <HAL_UART_Transmit>
 8007394:	4b16      	ldr	r3, [pc, #88]	; (80073f0 <get_response+0xc4>)
 8007396:	0018      	movs	r0, r3
 8007398:	f7f8 feb6 	bl	8000108 <strlen>
 800739c:	0003      	movs	r3, r0
 800739e:	b29a      	uxth	r2, r3
 80073a0:	4913      	ldr	r1, [pc, #76]	; (80073f0 <get_response+0xc4>)
 80073a2:	4816      	ldr	r0, [pc, #88]	; (80073fc <get_response+0xd0>)
 80073a4:	23fa      	movs	r3, #250	; 0xfa
 80073a6:	f7fc f82f 	bl	8003408 <HAL_UART_Transmit>
 80073aa:	4915      	ldr	r1, [pc, #84]	; (8007400 <get_response+0xd4>)
 80073ac:	4813      	ldr	r0, [pc, #76]	; (80073fc <get_response+0xd0>)
 80073ae:	23fa      	movs	r3, #250	; 0xfa
 80073b0:	2202      	movs	r2, #2
 80073b2:	f7fc f829 	bl	8003408 <HAL_UART_Transmit>
    SERIAL_DEBUG("Expected: ", expected_answer);
 80073b6:	4913      	ldr	r1, [pc, #76]	; (8007404 <get_response+0xd8>)
 80073b8:	4810      	ldr	r0, [pc, #64]	; (80073fc <get_response+0xd0>)
 80073ba:	23fa      	movs	r3, #250	; 0xfa
 80073bc:	220a      	movs	r2, #10
 80073be:	f7fc f823 	bl	8003408 <HAL_UART_Transmit>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	0018      	movs	r0, r3
 80073c6:	f7f8 fe9f 	bl	8000108 <strlen>
 80073ca:	0003      	movs	r3, r0
 80073cc:	b29a      	uxth	r2, r3
 80073ce:	6879      	ldr	r1, [r7, #4]
 80073d0:	480a      	ldr	r0, [pc, #40]	; (80073fc <get_response+0xd0>)
 80073d2:	23fa      	movs	r3, #250	; 0xfa
 80073d4:	f7fc f818 	bl	8003408 <HAL_UART_Transmit>
 80073d8:	4909      	ldr	r1, [pc, #36]	; (8007400 <get_response+0xd4>)
 80073da:	4808      	ldr	r0, [pc, #32]	; (80073fc <get_response+0xd0>)
 80073dc:	23fa      	movs	r3, #250	; 0xfa
 80073de:	2202      	movs	r2, #2
 80073e0:	f7fc f812 	bl	8003408 <HAL_UART_Transmit>
//    itoa(receive_retval, rx_buf, 10);
//    SERIAL_DEBUG("Ret=", rx_buf);

    // check the result
    // TODO wirklichen Vergleich machen
    return true; //(strstr(rx_buf, expected_answer) != NULL);
 80073e4:	2301      	movs	r3, #1
}
 80073e6:	0018      	movs	r0, r3
 80073e8:	46bd      	mov	sp, r7
 80073ea:	b005      	add	sp, #20
 80073ec:	bd90      	pop	{r4, r7, pc}
 80073ee:	46c0      	nop			; (mov r8, r8)
 80073f0:	20002174 	.word	0x20002174
 80073f4:	2000000c 	.word	0x2000000c
 80073f8:	0800809c 	.word	0x0800809c
 80073fc:	20002250 	.word	0x20002250
 8007400:	080080a8 	.word	0x080080a8
 8007404:	080080ac 	.word	0x080080ac

08007408 <send_command>:

static bool send_command(char *cmd, uint32_t delay_ms, char *expected_answer)
{
 8007408:	b590      	push	{r4, r7, lr}
 800740a:	b085      	sub	sp, #20
 800740c:	af00      	add	r7, sp, #0
 800740e:	60f8      	str	r0, [r7, #12]
 8007410:	60b9      	str	r1, [r7, #8]
 8007412:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(wlan_uart_ptr, cmd, strlen(cmd), TX_TIMEOUT);
 8007414:	4b18      	ldr	r3, [pc, #96]	; (8007478 <send_command+0x70>)
 8007416:	681c      	ldr	r4, [r3, #0]
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	0018      	movs	r0, r3
 800741c:	f7f8 fe74 	bl	8000108 <strlen>
 8007420:	0003      	movs	r3, r0
 8007422:	b29a      	uxth	r2, r3
 8007424:	68f9      	ldr	r1, [r7, #12]
 8007426:	23fa      	movs	r3, #250	; 0xfa
 8007428:	0020      	movs	r0, r4
 800742a:	f7fb ffed 	bl	8003408 <HAL_UART_Transmit>
    SERIAL_DEBUG("Transmitted: ", cmd);
 800742e:	4913      	ldr	r1, [pc, #76]	; (800747c <send_command+0x74>)
 8007430:	4813      	ldr	r0, [pc, #76]	; (8007480 <send_command+0x78>)
 8007432:	23fa      	movs	r3, #250	; 0xfa
 8007434:	220d      	movs	r2, #13
 8007436:	f7fb ffe7 	bl	8003408 <HAL_UART_Transmit>
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	0018      	movs	r0, r3
 800743e:	f7f8 fe63 	bl	8000108 <strlen>
 8007442:	0003      	movs	r3, r0
 8007444:	b29a      	uxth	r2, r3
 8007446:	68f9      	ldr	r1, [r7, #12]
 8007448:	480d      	ldr	r0, [pc, #52]	; (8007480 <send_command+0x78>)
 800744a:	23fa      	movs	r3, #250	; 0xfa
 800744c:	f7fb ffdc 	bl	8003408 <HAL_UART_Transmit>
 8007450:	490c      	ldr	r1, [pc, #48]	; (8007484 <send_command+0x7c>)
 8007452:	480b      	ldr	r0, [pc, #44]	; (8007480 <send_command+0x78>)
 8007454:	23fa      	movs	r3, #250	; 0xfa
 8007456:	2202      	movs	r2, #2
 8007458:	f7fb ffd6 	bl	8003408 <HAL_UART_Transmit>
    HAL_Delay(delay_ms);
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	0018      	movs	r0, r3
 8007460:	f7f9 fa2a 	bl	80008b8 <HAL_Delay>
    return get_response(expected_answer);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	0018      	movs	r0, r3
 8007468:	f7ff ff60 	bl	800732c <get_response>
 800746c:	0003      	movs	r3, r0
}
 800746e:	0018      	movs	r0, r3
 8007470:	46bd      	mov	sp, r7
 8007472:	b005      	add	sp, #20
 8007474:	bd90      	pop	{r4, r7, pc}
 8007476:	46c0      	nop			; (mov r8, r8)
 8007478:	2000000c 	.word	0x2000000c
 800747c:	080080b8 	.word	0x080080b8
 8007480:	20002250 	.word	0x20002250
 8007484:	080080a8 	.word	0x080080a8

08007488 <config_start>:

// TODO Sinnvolle Fehlerbehandlung einfhren - z. B. Reset des WIFI-Moduls und Neustart der Prozedur
// TODO WIFI-Modul bis zum Neustart auf schnellere Kommunikationsgeschwindigkeit umschalten und HAL_UART umkonfigurieren

static bool config_start()
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b082      	sub	sp, #8
 800748c:	af00      	add	r7, sp, #0
    bool ok = true;
 800748e:	1dfb      	adds	r3, r7, #7
 8007490:	2201      	movs	r2, #1
 8007492:	701a      	strb	r2, [r3, #0]
    // TODO Macht es Sinn, das WIFI-Modul zurckzusetzen?
    ok = ok && send_command("$$$", 200, "CMD");
 8007494:	1dfb      	adds	r3, r7, #7
 8007496:	781b      	ldrb	r3, [r3, #0]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d009      	beq.n	80074b0 <config_start+0x28>
 800749c:	4a17      	ldr	r2, [pc, #92]	; (80074fc <config_start+0x74>)
 800749e:	4b18      	ldr	r3, [pc, #96]	; (8007500 <config_start+0x78>)
 80074a0:	21c8      	movs	r1, #200	; 0xc8
 80074a2:	0018      	movs	r0, r3
 80074a4:	f7ff ffb0 	bl	8007408 <send_command>
 80074a8:	1e03      	subs	r3, r0, #0
 80074aa:	d001      	beq.n	80074b0 <config_start+0x28>
 80074ac:	2201      	movs	r2, #1
 80074ae:	e000      	b.n	80074b2 <config_start+0x2a>
 80074b0:	2200      	movs	r2, #0
 80074b2:	1dfb      	adds	r3, r7, #7
 80074b4:	701a      	strb	r2, [r3, #0]
 80074b6:	781a      	ldrb	r2, [r3, #0]
 80074b8:	2101      	movs	r1, #1
 80074ba:	400a      	ands	r2, r1
 80074bc:	701a      	strb	r2, [r3, #0]
    ok = ok && send_command("\rload config\r", 0, "AOK");
 80074be:	1dfb      	adds	r3, r7, #7
 80074c0:	781b      	ldrb	r3, [r3, #0]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d009      	beq.n	80074da <config_start+0x52>
 80074c6:	4a0f      	ldr	r2, [pc, #60]	; (8007504 <config_start+0x7c>)
 80074c8:	4b0f      	ldr	r3, [pc, #60]	; (8007508 <config_start+0x80>)
 80074ca:	2100      	movs	r1, #0
 80074cc:	0018      	movs	r0, r3
 80074ce:	f7ff ff9b 	bl	8007408 <send_command>
 80074d2:	1e03      	subs	r3, r0, #0
 80074d4:	d001      	beq.n	80074da <config_start+0x52>
 80074d6:	2201      	movs	r2, #1
 80074d8:	e000      	b.n	80074dc <config_start+0x54>
 80074da:	2200      	movs	r2, #0
 80074dc:	1dfb      	adds	r3, r7, #7
 80074de:	701a      	strb	r2, [r3, #0]
 80074e0:	781a      	ldrb	r2, [r3, #0]
 80074e2:	2101      	movs	r1, #1
 80074e4:	400a      	ands	r2, r1
 80074e6:	701a      	strb	r2, [r3, #0]
    HAL_Delay(250);
 80074e8:	20fa      	movs	r0, #250	; 0xfa
 80074ea:	f7f9 f9e5 	bl	80008b8 <HAL_Delay>
    return ok;
 80074ee:	1dfb      	adds	r3, r7, #7
 80074f0:	781b      	ldrb	r3, [r3, #0]
}
 80074f2:	0018      	movs	r0, r3
 80074f4:	46bd      	mov	sp, r7
 80074f6:	b002      	add	sp, #8
 80074f8:	bd80      	pop	{r7, pc}
 80074fa:	46c0      	nop			; (mov r8, r8)
 80074fc:	080080f8 	.word	0x080080f8
 8007500:	080080fc 	.word	0x080080fc
 8007504:	08008100 	.word	0x08008100
 8007508:	08008104 	.word	0x08008104

0800750c <config_leave>:

static bool config_leave()
{
 800750c:	b580      	push	{r7, lr}
 800750e:	af00      	add	r7, sp, #0
    return send_command("\rexit\r", 0, "EXIT");
 8007510:	4a04      	ldr	r2, [pc, #16]	; (8007524 <config_leave+0x18>)
 8007512:	4b05      	ldr	r3, [pc, #20]	; (8007528 <config_leave+0x1c>)
 8007514:	2100      	movs	r1, #0
 8007516:	0018      	movs	r0, r3
 8007518:	f7ff ff76 	bl	8007408 <send_command>
 800751c:	0003      	movs	r3, r0
}
 800751e:	0018      	movs	r0, r3
 8007520:	46bd      	mov	sp, r7
 8007522:	bd80      	pop	{r7, pc}
 8007524:	08008114 	.word	0x08008114
 8007528:	0800811c 	.word	0x0800811c

0800752c <wifi_init>:
}

// ***************************************************************************

bool wifi_init()
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b082      	sub	sp, #8
 8007530:	af00      	add	r7, sp, #0
    bool ok = true;
 8007532:	1dfb      	adds	r3, r7, #7
 8007534:	2201      	movs	r2, #1
 8007536:	701a      	strb	r2, [r3, #0]
    ok = ok && config_start();
 8007538:	1dfb      	adds	r3, r7, #7
 800753a:	781b      	ldrb	r3, [r3, #0]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d005      	beq.n	800754c <wifi_init+0x20>
 8007540:	f7ff ffa2 	bl	8007488 <config_start>
 8007544:	1e03      	subs	r3, r0, #0
 8007546:	d001      	beq.n	800754c <wifi_init+0x20>
 8007548:	2201      	movs	r2, #1
 800754a:	e000      	b.n	800754e <wifi_init+0x22>
 800754c:	2200      	movs	r2, #0
 800754e:	1dfb      	adds	r3, r7, #7
 8007550:	701a      	strb	r2, [r3, #0]
 8007552:	781a      	ldrb	r2, [r3, #0]
 8007554:	2101      	movs	r1, #1
 8007556:	400a      	ands	r2, r1
 8007558:	701a      	strb	r2, [r3, #0]
    ok = ok && config_leave();
 800755a:	1dfb      	adds	r3, r7, #7
 800755c:	781b      	ldrb	r3, [r3, #0]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d005      	beq.n	800756e <wifi_init+0x42>
 8007562:	f7ff ffd3 	bl	800750c <config_leave>
 8007566:	1e03      	subs	r3, r0, #0
 8007568:	d001      	beq.n	800756e <wifi_init+0x42>
 800756a:	2201      	movs	r2, #1
 800756c:	e000      	b.n	8007570 <wifi_init+0x44>
 800756e:	2200      	movs	r2, #0
 8007570:	1dfb      	adds	r3, r7, #7
 8007572:	701a      	strb	r2, [r3, #0]
 8007574:	781a      	ldrb	r2, [r3, #0]
 8007576:	2101      	movs	r1, #1
 8007578:	400a      	ands	r2, r1
 800757a:	701a      	strb	r2, [r3, #0]
    return ok;
 800757c:	1dfb      	adds	r3, r7, #7
 800757e:	781b      	ldrb	r3, [r3, #0]
}
 8007580:	0018      	movs	r0, r3
 8007582:	46bd      	mov	sp, r7
 8007584:	b002      	add	sp, #8
 8007586:	bd80      	pop	{r7, pc}

08007588 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007588:	480d      	ldr	r0, [pc, #52]	; (80075c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800758a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800758c:	480d      	ldr	r0, [pc, #52]	; (80075c4 <LoopForever+0x6>)
  ldr r1, =_edata
 800758e:	490e      	ldr	r1, [pc, #56]	; (80075c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007590:	4a0e      	ldr	r2, [pc, #56]	; (80075cc <LoopForever+0xe>)
  movs r3, #0
 8007592:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007594:	e002      	b.n	800759c <LoopCopyDataInit>

08007596 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007596:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007598:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800759a:	3304      	adds	r3, #4

0800759c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800759c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800759e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80075a0:	d3f9      	bcc.n	8007596 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80075a2:	4a0b      	ldr	r2, [pc, #44]	; (80075d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80075a4:	4c0b      	ldr	r4, [pc, #44]	; (80075d4 <LoopForever+0x16>)
  movs r3, #0
 80075a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80075a8:	e001      	b.n	80075ae <LoopFillZerobss>

080075aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80075aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80075ac:	3204      	adds	r2, #4

080075ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80075ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80075b0:	d3fb      	bcc.n	80075aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80075b2:	f7ff fe33 	bl	800721c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80075b6:	f000 f817 	bl	80075e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80075ba:	f7ff fa81 	bl	8006ac0 <main>

080075be <LoopForever>:

LoopForever:
    b LoopForever
 80075be:	e7fe      	b.n	80075be <LoopForever>
  ldr   r0, =_estack
 80075c0:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80075c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80075c8:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80075cc:	08008278 	.word	0x08008278
  ldr r2, =_sbss
 80075d0:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80075d4:	20002494 	.word	0x20002494

080075d8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80075d8:	e7fe      	b.n	80075d8 <ADC1_COMP_IRQHandler>
	...

080075dc <__errno>:
 80075dc:	4b01      	ldr	r3, [pc, #4]	; (80075e4 <__errno+0x8>)
 80075de:	6818      	ldr	r0, [r3, #0]
 80075e0:	4770      	bx	lr
 80075e2:	46c0      	nop			; (mov r8, r8)
 80075e4:	20000010 	.word	0x20000010

080075e8 <__libc_init_array>:
 80075e8:	b570      	push	{r4, r5, r6, lr}
 80075ea:	2600      	movs	r6, #0
 80075ec:	4d0c      	ldr	r5, [pc, #48]	; (8007620 <__libc_init_array+0x38>)
 80075ee:	4c0d      	ldr	r4, [pc, #52]	; (8007624 <__libc_init_array+0x3c>)
 80075f0:	1b64      	subs	r4, r4, r5
 80075f2:	10a4      	asrs	r4, r4, #2
 80075f4:	42a6      	cmp	r6, r4
 80075f6:	d109      	bne.n	800760c <__libc_init_array+0x24>
 80075f8:	2600      	movs	r6, #0
 80075fa:	f000 fc57 	bl	8007eac <_init>
 80075fe:	4d0a      	ldr	r5, [pc, #40]	; (8007628 <__libc_init_array+0x40>)
 8007600:	4c0a      	ldr	r4, [pc, #40]	; (800762c <__libc_init_array+0x44>)
 8007602:	1b64      	subs	r4, r4, r5
 8007604:	10a4      	asrs	r4, r4, #2
 8007606:	42a6      	cmp	r6, r4
 8007608:	d105      	bne.n	8007616 <__libc_init_array+0x2e>
 800760a:	bd70      	pop	{r4, r5, r6, pc}
 800760c:	00b3      	lsls	r3, r6, #2
 800760e:	58eb      	ldr	r3, [r5, r3]
 8007610:	4798      	blx	r3
 8007612:	3601      	adds	r6, #1
 8007614:	e7ee      	b.n	80075f4 <__libc_init_array+0xc>
 8007616:	00b3      	lsls	r3, r6, #2
 8007618:	58eb      	ldr	r3, [r5, r3]
 800761a:	4798      	blx	r3
 800761c:	3601      	adds	r6, #1
 800761e:	e7f2      	b.n	8007606 <__libc_init_array+0x1e>
 8007620:	08008270 	.word	0x08008270
 8007624:	08008270 	.word	0x08008270
 8007628:	08008270 	.word	0x08008270
 800762c:	08008274 	.word	0x08008274

08007630 <memcpy>:
 8007630:	2300      	movs	r3, #0
 8007632:	b510      	push	{r4, lr}
 8007634:	429a      	cmp	r2, r3
 8007636:	d100      	bne.n	800763a <memcpy+0xa>
 8007638:	bd10      	pop	{r4, pc}
 800763a:	5ccc      	ldrb	r4, [r1, r3]
 800763c:	54c4      	strb	r4, [r0, r3]
 800763e:	3301      	adds	r3, #1
 8007640:	e7f8      	b.n	8007634 <memcpy+0x4>

08007642 <memset>:
 8007642:	0003      	movs	r3, r0
 8007644:	1882      	adds	r2, r0, r2
 8007646:	4293      	cmp	r3, r2
 8007648:	d100      	bne.n	800764c <memset+0xa>
 800764a:	4770      	bx	lr
 800764c:	7019      	strb	r1, [r3, #0]
 800764e:	3301      	adds	r3, #1
 8007650:	e7f9      	b.n	8007646 <memset+0x4>

08007652 <_vsniprintf_r>:
 8007652:	b530      	push	{r4, r5, lr}
 8007654:	0014      	movs	r4, r2
 8007656:	b09b      	sub	sp, #108	; 0x6c
 8007658:	0005      	movs	r5, r0
 800765a:	001a      	movs	r2, r3
 800765c:	2c00      	cmp	r4, #0
 800765e:	da05      	bge.n	800766c <_vsniprintf_r+0x1a>
 8007660:	238b      	movs	r3, #139	; 0x8b
 8007662:	6003      	str	r3, [r0, #0]
 8007664:	2001      	movs	r0, #1
 8007666:	4240      	negs	r0, r0
 8007668:	b01b      	add	sp, #108	; 0x6c
 800766a:	bd30      	pop	{r4, r5, pc}
 800766c:	2382      	movs	r3, #130	; 0x82
 800766e:	4668      	mov	r0, sp
 8007670:	009b      	lsls	r3, r3, #2
 8007672:	8183      	strh	r3, [r0, #12]
 8007674:	2300      	movs	r3, #0
 8007676:	9100      	str	r1, [sp, #0]
 8007678:	9104      	str	r1, [sp, #16]
 800767a:	429c      	cmp	r4, r3
 800767c:	d000      	beq.n	8007680 <_vsniprintf_r+0x2e>
 800767e:	1e63      	subs	r3, r4, #1
 8007680:	9302      	str	r3, [sp, #8]
 8007682:	9305      	str	r3, [sp, #20]
 8007684:	2301      	movs	r3, #1
 8007686:	4669      	mov	r1, sp
 8007688:	425b      	negs	r3, r3
 800768a:	81cb      	strh	r3, [r1, #14]
 800768c:	0028      	movs	r0, r5
 800768e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007690:	f000 f878 	bl	8007784 <_svfiprintf_r>
 8007694:	1c43      	adds	r3, r0, #1
 8007696:	da01      	bge.n	800769c <_vsniprintf_r+0x4a>
 8007698:	238b      	movs	r3, #139	; 0x8b
 800769a:	602b      	str	r3, [r5, #0]
 800769c:	2c00      	cmp	r4, #0
 800769e:	d0e3      	beq.n	8007668 <_vsniprintf_r+0x16>
 80076a0:	2300      	movs	r3, #0
 80076a2:	9a00      	ldr	r2, [sp, #0]
 80076a4:	7013      	strb	r3, [r2, #0]
 80076a6:	e7df      	b.n	8007668 <_vsniprintf_r+0x16>

080076a8 <vsniprintf>:
 80076a8:	b507      	push	{r0, r1, r2, lr}
 80076aa:	9300      	str	r3, [sp, #0]
 80076ac:	0013      	movs	r3, r2
 80076ae:	000a      	movs	r2, r1
 80076b0:	0001      	movs	r1, r0
 80076b2:	4802      	ldr	r0, [pc, #8]	; (80076bc <vsniprintf+0x14>)
 80076b4:	6800      	ldr	r0, [r0, #0]
 80076b6:	f7ff ffcc 	bl	8007652 <_vsniprintf_r>
 80076ba:	bd0e      	pop	{r1, r2, r3, pc}
 80076bc:	20000010 	.word	0x20000010

080076c0 <__ssputs_r>:
 80076c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076c2:	688e      	ldr	r6, [r1, #8]
 80076c4:	b085      	sub	sp, #20
 80076c6:	0007      	movs	r7, r0
 80076c8:	000c      	movs	r4, r1
 80076ca:	9203      	str	r2, [sp, #12]
 80076cc:	9301      	str	r3, [sp, #4]
 80076ce:	429e      	cmp	r6, r3
 80076d0:	d839      	bhi.n	8007746 <__ssputs_r+0x86>
 80076d2:	2390      	movs	r3, #144	; 0x90
 80076d4:	898a      	ldrh	r2, [r1, #12]
 80076d6:	00db      	lsls	r3, r3, #3
 80076d8:	421a      	tst	r2, r3
 80076da:	d034      	beq.n	8007746 <__ssputs_r+0x86>
 80076dc:	2503      	movs	r5, #3
 80076de:	6909      	ldr	r1, [r1, #16]
 80076e0:	6823      	ldr	r3, [r4, #0]
 80076e2:	1a5b      	subs	r3, r3, r1
 80076e4:	9302      	str	r3, [sp, #8]
 80076e6:	6963      	ldr	r3, [r4, #20]
 80076e8:	9802      	ldr	r0, [sp, #8]
 80076ea:	435d      	muls	r5, r3
 80076ec:	0feb      	lsrs	r3, r5, #31
 80076ee:	195d      	adds	r5, r3, r5
 80076f0:	9b01      	ldr	r3, [sp, #4]
 80076f2:	106d      	asrs	r5, r5, #1
 80076f4:	3301      	adds	r3, #1
 80076f6:	181b      	adds	r3, r3, r0
 80076f8:	42ab      	cmp	r3, r5
 80076fa:	d900      	bls.n	80076fe <__ssputs_r+0x3e>
 80076fc:	001d      	movs	r5, r3
 80076fe:	0553      	lsls	r3, r2, #21
 8007700:	d532      	bpl.n	8007768 <__ssputs_r+0xa8>
 8007702:	0029      	movs	r1, r5
 8007704:	0038      	movs	r0, r7
 8007706:	f000 fb31 	bl	8007d6c <_malloc_r>
 800770a:	1e06      	subs	r6, r0, #0
 800770c:	d109      	bne.n	8007722 <__ssputs_r+0x62>
 800770e:	230c      	movs	r3, #12
 8007710:	603b      	str	r3, [r7, #0]
 8007712:	2340      	movs	r3, #64	; 0x40
 8007714:	2001      	movs	r0, #1
 8007716:	89a2      	ldrh	r2, [r4, #12]
 8007718:	4240      	negs	r0, r0
 800771a:	4313      	orrs	r3, r2
 800771c:	81a3      	strh	r3, [r4, #12]
 800771e:	b005      	add	sp, #20
 8007720:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007722:	9a02      	ldr	r2, [sp, #8]
 8007724:	6921      	ldr	r1, [r4, #16]
 8007726:	f7ff ff83 	bl	8007630 <memcpy>
 800772a:	89a3      	ldrh	r3, [r4, #12]
 800772c:	4a14      	ldr	r2, [pc, #80]	; (8007780 <__ssputs_r+0xc0>)
 800772e:	401a      	ands	r2, r3
 8007730:	2380      	movs	r3, #128	; 0x80
 8007732:	4313      	orrs	r3, r2
 8007734:	81a3      	strh	r3, [r4, #12]
 8007736:	9b02      	ldr	r3, [sp, #8]
 8007738:	6126      	str	r6, [r4, #16]
 800773a:	18f6      	adds	r6, r6, r3
 800773c:	6026      	str	r6, [r4, #0]
 800773e:	6165      	str	r5, [r4, #20]
 8007740:	9e01      	ldr	r6, [sp, #4]
 8007742:	1aed      	subs	r5, r5, r3
 8007744:	60a5      	str	r5, [r4, #8]
 8007746:	9b01      	ldr	r3, [sp, #4]
 8007748:	42b3      	cmp	r3, r6
 800774a:	d200      	bcs.n	800774e <__ssputs_r+0x8e>
 800774c:	001e      	movs	r6, r3
 800774e:	0032      	movs	r2, r6
 8007750:	9903      	ldr	r1, [sp, #12]
 8007752:	6820      	ldr	r0, [r4, #0]
 8007754:	f000 faad 	bl	8007cb2 <memmove>
 8007758:	68a3      	ldr	r3, [r4, #8]
 800775a:	2000      	movs	r0, #0
 800775c:	1b9b      	subs	r3, r3, r6
 800775e:	60a3      	str	r3, [r4, #8]
 8007760:	6823      	ldr	r3, [r4, #0]
 8007762:	199e      	adds	r6, r3, r6
 8007764:	6026      	str	r6, [r4, #0]
 8007766:	e7da      	b.n	800771e <__ssputs_r+0x5e>
 8007768:	002a      	movs	r2, r5
 800776a:	0038      	movs	r0, r7
 800776c:	f000 fb5c 	bl	8007e28 <_realloc_r>
 8007770:	1e06      	subs	r6, r0, #0
 8007772:	d1e0      	bne.n	8007736 <__ssputs_r+0x76>
 8007774:	6921      	ldr	r1, [r4, #16]
 8007776:	0038      	movs	r0, r7
 8007778:	f000 faae 	bl	8007cd8 <_free_r>
 800777c:	e7c7      	b.n	800770e <__ssputs_r+0x4e>
 800777e:	46c0      	nop			; (mov r8, r8)
 8007780:	fffffb7f 	.word	0xfffffb7f

08007784 <_svfiprintf_r>:
 8007784:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007786:	b09f      	sub	sp, #124	; 0x7c
 8007788:	9002      	str	r0, [sp, #8]
 800778a:	9305      	str	r3, [sp, #20]
 800778c:	898b      	ldrh	r3, [r1, #12]
 800778e:	000f      	movs	r7, r1
 8007790:	0016      	movs	r6, r2
 8007792:	061b      	lsls	r3, r3, #24
 8007794:	d511      	bpl.n	80077ba <_svfiprintf_r+0x36>
 8007796:	690b      	ldr	r3, [r1, #16]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d10e      	bne.n	80077ba <_svfiprintf_r+0x36>
 800779c:	2140      	movs	r1, #64	; 0x40
 800779e:	f000 fae5 	bl	8007d6c <_malloc_r>
 80077a2:	6038      	str	r0, [r7, #0]
 80077a4:	6138      	str	r0, [r7, #16]
 80077a6:	2800      	cmp	r0, #0
 80077a8:	d105      	bne.n	80077b6 <_svfiprintf_r+0x32>
 80077aa:	230c      	movs	r3, #12
 80077ac:	9a02      	ldr	r2, [sp, #8]
 80077ae:	3801      	subs	r0, #1
 80077b0:	6013      	str	r3, [r2, #0]
 80077b2:	b01f      	add	sp, #124	; 0x7c
 80077b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077b6:	2340      	movs	r3, #64	; 0x40
 80077b8:	617b      	str	r3, [r7, #20]
 80077ba:	2300      	movs	r3, #0
 80077bc:	ad06      	add	r5, sp, #24
 80077be:	616b      	str	r3, [r5, #20]
 80077c0:	3320      	adds	r3, #32
 80077c2:	766b      	strb	r3, [r5, #25]
 80077c4:	3310      	adds	r3, #16
 80077c6:	76ab      	strb	r3, [r5, #26]
 80077c8:	0034      	movs	r4, r6
 80077ca:	7823      	ldrb	r3, [r4, #0]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d147      	bne.n	8007860 <_svfiprintf_r+0xdc>
 80077d0:	1ba3      	subs	r3, r4, r6
 80077d2:	9304      	str	r3, [sp, #16]
 80077d4:	d00d      	beq.n	80077f2 <_svfiprintf_r+0x6e>
 80077d6:	1ba3      	subs	r3, r4, r6
 80077d8:	0032      	movs	r2, r6
 80077da:	0039      	movs	r1, r7
 80077dc:	9802      	ldr	r0, [sp, #8]
 80077de:	f7ff ff6f 	bl	80076c0 <__ssputs_r>
 80077e2:	1c43      	adds	r3, r0, #1
 80077e4:	d100      	bne.n	80077e8 <_svfiprintf_r+0x64>
 80077e6:	e0b5      	b.n	8007954 <_svfiprintf_r+0x1d0>
 80077e8:	696a      	ldr	r2, [r5, #20]
 80077ea:	9b04      	ldr	r3, [sp, #16]
 80077ec:	4694      	mov	ip, r2
 80077ee:	4463      	add	r3, ip
 80077f0:	616b      	str	r3, [r5, #20]
 80077f2:	7823      	ldrb	r3, [r4, #0]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d100      	bne.n	80077fa <_svfiprintf_r+0x76>
 80077f8:	e0ac      	b.n	8007954 <_svfiprintf_r+0x1d0>
 80077fa:	2201      	movs	r2, #1
 80077fc:	2300      	movs	r3, #0
 80077fe:	4252      	negs	r2, r2
 8007800:	606a      	str	r2, [r5, #4]
 8007802:	a902      	add	r1, sp, #8
 8007804:	3254      	adds	r2, #84	; 0x54
 8007806:	1852      	adds	r2, r2, r1
 8007808:	3401      	adds	r4, #1
 800780a:	602b      	str	r3, [r5, #0]
 800780c:	60eb      	str	r3, [r5, #12]
 800780e:	60ab      	str	r3, [r5, #8]
 8007810:	7013      	strb	r3, [r2, #0]
 8007812:	65ab      	str	r3, [r5, #88]	; 0x58
 8007814:	4e58      	ldr	r6, [pc, #352]	; (8007978 <_svfiprintf_r+0x1f4>)
 8007816:	2205      	movs	r2, #5
 8007818:	7821      	ldrb	r1, [r4, #0]
 800781a:	0030      	movs	r0, r6
 800781c:	f000 fa3e 	bl	8007c9c <memchr>
 8007820:	1c62      	adds	r2, r4, #1
 8007822:	2800      	cmp	r0, #0
 8007824:	d120      	bne.n	8007868 <_svfiprintf_r+0xe4>
 8007826:	6829      	ldr	r1, [r5, #0]
 8007828:	06cb      	lsls	r3, r1, #27
 800782a:	d504      	bpl.n	8007836 <_svfiprintf_r+0xb2>
 800782c:	2353      	movs	r3, #83	; 0x53
 800782e:	ae02      	add	r6, sp, #8
 8007830:	3020      	adds	r0, #32
 8007832:	199b      	adds	r3, r3, r6
 8007834:	7018      	strb	r0, [r3, #0]
 8007836:	070b      	lsls	r3, r1, #28
 8007838:	d504      	bpl.n	8007844 <_svfiprintf_r+0xc0>
 800783a:	2353      	movs	r3, #83	; 0x53
 800783c:	202b      	movs	r0, #43	; 0x2b
 800783e:	ae02      	add	r6, sp, #8
 8007840:	199b      	adds	r3, r3, r6
 8007842:	7018      	strb	r0, [r3, #0]
 8007844:	7823      	ldrb	r3, [r4, #0]
 8007846:	2b2a      	cmp	r3, #42	; 0x2a
 8007848:	d016      	beq.n	8007878 <_svfiprintf_r+0xf4>
 800784a:	2000      	movs	r0, #0
 800784c:	210a      	movs	r1, #10
 800784e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007850:	7822      	ldrb	r2, [r4, #0]
 8007852:	3a30      	subs	r2, #48	; 0x30
 8007854:	2a09      	cmp	r2, #9
 8007856:	d955      	bls.n	8007904 <_svfiprintf_r+0x180>
 8007858:	2800      	cmp	r0, #0
 800785a:	d015      	beq.n	8007888 <_svfiprintf_r+0x104>
 800785c:	9309      	str	r3, [sp, #36]	; 0x24
 800785e:	e013      	b.n	8007888 <_svfiprintf_r+0x104>
 8007860:	2b25      	cmp	r3, #37	; 0x25
 8007862:	d0b5      	beq.n	80077d0 <_svfiprintf_r+0x4c>
 8007864:	3401      	adds	r4, #1
 8007866:	e7b0      	b.n	80077ca <_svfiprintf_r+0x46>
 8007868:	2301      	movs	r3, #1
 800786a:	1b80      	subs	r0, r0, r6
 800786c:	4083      	lsls	r3, r0
 800786e:	6829      	ldr	r1, [r5, #0]
 8007870:	0014      	movs	r4, r2
 8007872:	430b      	orrs	r3, r1
 8007874:	602b      	str	r3, [r5, #0]
 8007876:	e7cd      	b.n	8007814 <_svfiprintf_r+0x90>
 8007878:	9b05      	ldr	r3, [sp, #20]
 800787a:	1d18      	adds	r0, r3, #4
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	9005      	str	r0, [sp, #20]
 8007880:	2b00      	cmp	r3, #0
 8007882:	db39      	blt.n	80078f8 <_svfiprintf_r+0x174>
 8007884:	9309      	str	r3, [sp, #36]	; 0x24
 8007886:	0014      	movs	r4, r2
 8007888:	7823      	ldrb	r3, [r4, #0]
 800788a:	2b2e      	cmp	r3, #46	; 0x2e
 800788c:	d10b      	bne.n	80078a6 <_svfiprintf_r+0x122>
 800788e:	7863      	ldrb	r3, [r4, #1]
 8007890:	1c62      	adds	r2, r4, #1
 8007892:	2b2a      	cmp	r3, #42	; 0x2a
 8007894:	d13e      	bne.n	8007914 <_svfiprintf_r+0x190>
 8007896:	9b05      	ldr	r3, [sp, #20]
 8007898:	3402      	adds	r4, #2
 800789a:	1d1a      	adds	r2, r3, #4
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	9205      	str	r2, [sp, #20]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	db34      	blt.n	800790e <_svfiprintf_r+0x18a>
 80078a4:	9307      	str	r3, [sp, #28]
 80078a6:	4e35      	ldr	r6, [pc, #212]	; (800797c <_svfiprintf_r+0x1f8>)
 80078a8:	7821      	ldrb	r1, [r4, #0]
 80078aa:	2203      	movs	r2, #3
 80078ac:	0030      	movs	r0, r6
 80078ae:	f000 f9f5 	bl	8007c9c <memchr>
 80078b2:	2800      	cmp	r0, #0
 80078b4:	d006      	beq.n	80078c4 <_svfiprintf_r+0x140>
 80078b6:	2340      	movs	r3, #64	; 0x40
 80078b8:	1b80      	subs	r0, r0, r6
 80078ba:	4083      	lsls	r3, r0
 80078bc:	682a      	ldr	r2, [r5, #0]
 80078be:	3401      	adds	r4, #1
 80078c0:	4313      	orrs	r3, r2
 80078c2:	602b      	str	r3, [r5, #0]
 80078c4:	7821      	ldrb	r1, [r4, #0]
 80078c6:	2206      	movs	r2, #6
 80078c8:	482d      	ldr	r0, [pc, #180]	; (8007980 <_svfiprintf_r+0x1fc>)
 80078ca:	1c66      	adds	r6, r4, #1
 80078cc:	7629      	strb	r1, [r5, #24]
 80078ce:	f000 f9e5 	bl	8007c9c <memchr>
 80078d2:	2800      	cmp	r0, #0
 80078d4:	d046      	beq.n	8007964 <_svfiprintf_r+0x1e0>
 80078d6:	4b2b      	ldr	r3, [pc, #172]	; (8007984 <_svfiprintf_r+0x200>)
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d12f      	bne.n	800793c <_svfiprintf_r+0x1b8>
 80078dc:	6829      	ldr	r1, [r5, #0]
 80078de:	9b05      	ldr	r3, [sp, #20]
 80078e0:	2207      	movs	r2, #7
 80078e2:	05c9      	lsls	r1, r1, #23
 80078e4:	d528      	bpl.n	8007938 <_svfiprintf_r+0x1b4>
 80078e6:	189b      	adds	r3, r3, r2
 80078e8:	4393      	bics	r3, r2
 80078ea:	3308      	adds	r3, #8
 80078ec:	9305      	str	r3, [sp, #20]
 80078ee:	696b      	ldr	r3, [r5, #20]
 80078f0:	9a03      	ldr	r2, [sp, #12]
 80078f2:	189b      	adds	r3, r3, r2
 80078f4:	616b      	str	r3, [r5, #20]
 80078f6:	e767      	b.n	80077c8 <_svfiprintf_r+0x44>
 80078f8:	425b      	negs	r3, r3
 80078fa:	60eb      	str	r3, [r5, #12]
 80078fc:	2302      	movs	r3, #2
 80078fe:	430b      	orrs	r3, r1
 8007900:	602b      	str	r3, [r5, #0]
 8007902:	e7c0      	b.n	8007886 <_svfiprintf_r+0x102>
 8007904:	434b      	muls	r3, r1
 8007906:	3401      	adds	r4, #1
 8007908:	189b      	adds	r3, r3, r2
 800790a:	2001      	movs	r0, #1
 800790c:	e7a0      	b.n	8007850 <_svfiprintf_r+0xcc>
 800790e:	2301      	movs	r3, #1
 8007910:	425b      	negs	r3, r3
 8007912:	e7c7      	b.n	80078a4 <_svfiprintf_r+0x120>
 8007914:	2300      	movs	r3, #0
 8007916:	0014      	movs	r4, r2
 8007918:	200a      	movs	r0, #10
 800791a:	001a      	movs	r2, r3
 800791c:	606b      	str	r3, [r5, #4]
 800791e:	7821      	ldrb	r1, [r4, #0]
 8007920:	3930      	subs	r1, #48	; 0x30
 8007922:	2909      	cmp	r1, #9
 8007924:	d903      	bls.n	800792e <_svfiprintf_r+0x1aa>
 8007926:	2b00      	cmp	r3, #0
 8007928:	d0bd      	beq.n	80078a6 <_svfiprintf_r+0x122>
 800792a:	9207      	str	r2, [sp, #28]
 800792c:	e7bb      	b.n	80078a6 <_svfiprintf_r+0x122>
 800792e:	4342      	muls	r2, r0
 8007930:	3401      	adds	r4, #1
 8007932:	1852      	adds	r2, r2, r1
 8007934:	2301      	movs	r3, #1
 8007936:	e7f2      	b.n	800791e <_svfiprintf_r+0x19a>
 8007938:	3307      	adds	r3, #7
 800793a:	e7d5      	b.n	80078e8 <_svfiprintf_r+0x164>
 800793c:	ab05      	add	r3, sp, #20
 800793e:	9300      	str	r3, [sp, #0]
 8007940:	003a      	movs	r2, r7
 8007942:	4b11      	ldr	r3, [pc, #68]	; (8007988 <_svfiprintf_r+0x204>)
 8007944:	0029      	movs	r1, r5
 8007946:	9802      	ldr	r0, [sp, #8]
 8007948:	e000      	b.n	800794c <_svfiprintf_r+0x1c8>
 800794a:	bf00      	nop
 800794c:	9003      	str	r0, [sp, #12]
 800794e:	9b03      	ldr	r3, [sp, #12]
 8007950:	3301      	adds	r3, #1
 8007952:	d1cc      	bne.n	80078ee <_svfiprintf_r+0x16a>
 8007954:	89bb      	ldrh	r3, [r7, #12]
 8007956:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007958:	065b      	lsls	r3, r3, #25
 800795a:	d400      	bmi.n	800795e <_svfiprintf_r+0x1da>
 800795c:	e729      	b.n	80077b2 <_svfiprintf_r+0x2e>
 800795e:	2001      	movs	r0, #1
 8007960:	4240      	negs	r0, r0
 8007962:	e726      	b.n	80077b2 <_svfiprintf_r+0x2e>
 8007964:	ab05      	add	r3, sp, #20
 8007966:	9300      	str	r3, [sp, #0]
 8007968:	003a      	movs	r2, r7
 800796a:	4b07      	ldr	r3, [pc, #28]	; (8007988 <_svfiprintf_r+0x204>)
 800796c:	0029      	movs	r1, r5
 800796e:	9802      	ldr	r0, [sp, #8]
 8007970:	f000 f87a 	bl	8007a68 <_printf_i>
 8007974:	e7ea      	b.n	800794c <_svfiprintf_r+0x1c8>
 8007976:	46c0      	nop			; (mov r8, r8)
 8007978:	0800823c 	.word	0x0800823c
 800797c:	08008242 	.word	0x08008242
 8007980:	08008246 	.word	0x08008246
 8007984:	00000000 	.word	0x00000000
 8007988:	080076c1 	.word	0x080076c1

0800798c <_printf_common>:
 800798c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800798e:	0015      	movs	r5, r2
 8007990:	9301      	str	r3, [sp, #4]
 8007992:	688a      	ldr	r2, [r1, #8]
 8007994:	690b      	ldr	r3, [r1, #16]
 8007996:	9000      	str	r0, [sp, #0]
 8007998:	000c      	movs	r4, r1
 800799a:	4293      	cmp	r3, r2
 800799c:	da00      	bge.n	80079a0 <_printf_common+0x14>
 800799e:	0013      	movs	r3, r2
 80079a0:	0022      	movs	r2, r4
 80079a2:	602b      	str	r3, [r5, #0]
 80079a4:	3243      	adds	r2, #67	; 0x43
 80079a6:	7812      	ldrb	r2, [r2, #0]
 80079a8:	2a00      	cmp	r2, #0
 80079aa:	d001      	beq.n	80079b0 <_printf_common+0x24>
 80079ac:	3301      	adds	r3, #1
 80079ae:	602b      	str	r3, [r5, #0]
 80079b0:	6823      	ldr	r3, [r4, #0]
 80079b2:	069b      	lsls	r3, r3, #26
 80079b4:	d502      	bpl.n	80079bc <_printf_common+0x30>
 80079b6:	682b      	ldr	r3, [r5, #0]
 80079b8:	3302      	adds	r3, #2
 80079ba:	602b      	str	r3, [r5, #0]
 80079bc:	2706      	movs	r7, #6
 80079be:	6823      	ldr	r3, [r4, #0]
 80079c0:	401f      	ands	r7, r3
 80079c2:	d027      	beq.n	8007a14 <_printf_common+0x88>
 80079c4:	0023      	movs	r3, r4
 80079c6:	3343      	adds	r3, #67	; 0x43
 80079c8:	781b      	ldrb	r3, [r3, #0]
 80079ca:	1e5a      	subs	r2, r3, #1
 80079cc:	4193      	sbcs	r3, r2
 80079ce:	6822      	ldr	r2, [r4, #0]
 80079d0:	0692      	lsls	r2, r2, #26
 80079d2:	d430      	bmi.n	8007a36 <_printf_common+0xaa>
 80079d4:	0022      	movs	r2, r4
 80079d6:	9901      	ldr	r1, [sp, #4]
 80079d8:	3243      	adds	r2, #67	; 0x43
 80079da:	9800      	ldr	r0, [sp, #0]
 80079dc:	9e08      	ldr	r6, [sp, #32]
 80079de:	47b0      	blx	r6
 80079e0:	1c43      	adds	r3, r0, #1
 80079e2:	d025      	beq.n	8007a30 <_printf_common+0xa4>
 80079e4:	2306      	movs	r3, #6
 80079e6:	6820      	ldr	r0, [r4, #0]
 80079e8:	682a      	ldr	r2, [r5, #0]
 80079ea:	68e1      	ldr	r1, [r4, #12]
 80079ec:	4003      	ands	r3, r0
 80079ee:	2500      	movs	r5, #0
 80079f0:	2b04      	cmp	r3, #4
 80079f2:	d103      	bne.n	80079fc <_printf_common+0x70>
 80079f4:	1a8d      	subs	r5, r1, r2
 80079f6:	43eb      	mvns	r3, r5
 80079f8:	17db      	asrs	r3, r3, #31
 80079fa:	401d      	ands	r5, r3
 80079fc:	68a3      	ldr	r3, [r4, #8]
 80079fe:	6922      	ldr	r2, [r4, #16]
 8007a00:	4293      	cmp	r3, r2
 8007a02:	dd01      	ble.n	8007a08 <_printf_common+0x7c>
 8007a04:	1a9b      	subs	r3, r3, r2
 8007a06:	18ed      	adds	r5, r5, r3
 8007a08:	2700      	movs	r7, #0
 8007a0a:	42bd      	cmp	r5, r7
 8007a0c:	d120      	bne.n	8007a50 <_printf_common+0xc4>
 8007a0e:	2000      	movs	r0, #0
 8007a10:	e010      	b.n	8007a34 <_printf_common+0xa8>
 8007a12:	3701      	adds	r7, #1
 8007a14:	68e3      	ldr	r3, [r4, #12]
 8007a16:	682a      	ldr	r2, [r5, #0]
 8007a18:	1a9b      	subs	r3, r3, r2
 8007a1a:	429f      	cmp	r7, r3
 8007a1c:	dad2      	bge.n	80079c4 <_printf_common+0x38>
 8007a1e:	0022      	movs	r2, r4
 8007a20:	2301      	movs	r3, #1
 8007a22:	3219      	adds	r2, #25
 8007a24:	9901      	ldr	r1, [sp, #4]
 8007a26:	9800      	ldr	r0, [sp, #0]
 8007a28:	9e08      	ldr	r6, [sp, #32]
 8007a2a:	47b0      	blx	r6
 8007a2c:	1c43      	adds	r3, r0, #1
 8007a2e:	d1f0      	bne.n	8007a12 <_printf_common+0x86>
 8007a30:	2001      	movs	r0, #1
 8007a32:	4240      	negs	r0, r0
 8007a34:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007a36:	2030      	movs	r0, #48	; 0x30
 8007a38:	18e1      	adds	r1, r4, r3
 8007a3a:	3143      	adds	r1, #67	; 0x43
 8007a3c:	7008      	strb	r0, [r1, #0]
 8007a3e:	0021      	movs	r1, r4
 8007a40:	1c5a      	adds	r2, r3, #1
 8007a42:	3145      	adds	r1, #69	; 0x45
 8007a44:	7809      	ldrb	r1, [r1, #0]
 8007a46:	18a2      	adds	r2, r4, r2
 8007a48:	3243      	adds	r2, #67	; 0x43
 8007a4a:	3302      	adds	r3, #2
 8007a4c:	7011      	strb	r1, [r2, #0]
 8007a4e:	e7c1      	b.n	80079d4 <_printf_common+0x48>
 8007a50:	0022      	movs	r2, r4
 8007a52:	2301      	movs	r3, #1
 8007a54:	321a      	adds	r2, #26
 8007a56:	9901      	ldr	r1, [sp, #4]
 8007a58:	9800      	ldr	r0, [sp, #0]
 8007a5a:	9e08      	ldr	r6, [sp, #32]
 8007a5c:	47b0      	blx	r6
 8007a5e:	1c43      	adds	r3, r0, #1
 8007a60:	d0e6      	beq.n	8007a30 <_printf_common+0xa4>
 8007a62:	3701      	adds	r7, #1
 8007a64:	e7d1      	b.n	8007a0a <_printf_common+0x7e>
	...

08007a68 <_printf_i>:
 8007a68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a6a:	b08b      	sub	sp, #44	; 0x2c
 8007a6c:	9206      	str	r2, [sp, #24]
 8007a6e:	000a      	movs	r2, r1
 8007a70:	3243      	adds	r2, #67	; 0x43
 8007a72:	9307      	str	r3, [sp, #28]
 8007a74:	9005      	str	r0, [sp, #20]
 8007a76:	9204      	str	r2, [sp, #16]
 8007a78:	7e0a      	ldrb	r2, [r1, #24]
 8007a7a:	000c      	movs	r4, r1
 8007a7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007a7e:	2a6e      	cmp	r2, #110	; 0x6e
 8007a80:	d100      	bne.n	8007a84 <_printf_i+0x1c>
 8007a82:	e08f      	b.n	8007ba4 <_printf_i+0x13c>
 8007a84:	d817      	bhi.n	8007ab6 <_printf_i+0x4e>
 8007a86:	2a63      	cmp	r2, #99	; 0x63
 8007a88:	d02c      	beq.n	8007ae4 <_printf_i+0x7c>
 8007a8a:	d808      	bhi.n	8007a9e <_printf_i+0x36>
 8007a8c:	2a00      	cmp	r2, #0
 8007a8e:	d100      	bne.n	8007a92 <_printf_i+0x2a>
 8007a90:	e099      	b.n	8007bc6 <_printf_i+0x15e>
 8007a92:	2a58      	cmp	r2, #88	; 0x58
 8007a94:	d054      	beq.n	8007b40 <_printf_i+0xd8>
 8007a96:	0026      	movs	r6, r4
 8007a98:	3642      	adds	r6, #66	; 0x42
 8007a9a:	7032      	strb	r2, [r6, #0]
 8007a9c:	e029      	b.n	8007af2 <_printf_i+0x8a>
 8007a9e:	2a64      	cmp	r2, #100	; 0x64
 8007aa0:	d001      	beq.n	8007aa6 <_printf_i+0x3e>
 8007aa2:	2a69      	cmp	r2, #105	; 0x69
 8007aa4:	d1f7      	bne.n	8007a96 <_printf_i+0x2e>
 8007aa6:	6821      	ldr	r1, [r4, #0]
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	0608      	lsls	r0, r1, #24
 8007aac:	d523      	bpl.n	8007af6 <_printf_i+0x8e>
 8007aae:	1d11      	adds	r1, r2, #4
 8007ab0:	6019      	str	r1, [r3, #0]
 8007ab2:	6815      	ldr	r5, [r2, #0]
 8007ab4:	e025      	b.n	8007b02 <_printf_i+0x9a>
 8007ab6:	2a73      	cmp	r2, #115	; 0x73
 8007ab8:	d100      	bne.n	8007abc <_printf_i+0x54>
 8007aba:	e088      	b.n	8007bce <_printf_i+0x166>
 8007abc:	d808      	bhi.n	8007ad0 <_printf_i+0x68>
 8007abe:	2a6f      	cmp	r2, #111	; 0x6f
 8007ac0:	d029      	beq.n	8007b16 <_printf_i+0xae>
 8007ac2:	2a70      	cmp	r2, #112	; 0x70
 8007ac4:	d1e7      	bne.n	8007a96 <_printf_i+0x2e>
 8007ac6:	2220      	movs	r2, #32
 8007ac8:	6809      	ldr	r1, [r1, #0]
 8007aca:	430a      	orrs	r2, r1
 8007acc:	6022      	str	r2, [r4, #0]
 8007ace:	e003      	b.n	8007ad8 <_printf_i+0x70>
 8007ad0:	2a75      	cmp	r2, #117	; 0x75
 8007ad2:	d020      	beq.n	8007b16 <_printf_i+0xae>
 8007ad4:	2a78      	cmp	r2, #120	; 0x78
 8007ad6:	d1de      	bne.n	8007a96 <_printf_i+0x2e>
 8007ad8:	0022      	movs	r2, r4
 8007ada:	2178      	movs	r1, #120	; 0x78
 8007adc:	3245      	adds	r2, #69	; 0x45
 8007ade:	7011      	strb	r1, [r2, #0]
 8007ae0:	4a6c      	ldr	r2, [pc, #432]	; (8007c94 <_printf_i+0x22c>)
 8007ae2:	e030      	b.n	8007b46 <_printf_i+0xde>
 8007ae4:	000e      	movs	r6, r1
 8007ae6:	681a      	ldr	r2, [r3, #0]
 8007ae8:	3642      	adds	r6, #66	; 0x42
 8007aea:	1d11      	adds	r1, r2, #4
 8007aec:	6019      	str	r1, [r3, #0]
 8007aee:	6813      	ldr	r3, [r2, #0]
 8007af0:	7033      	strb	r3, [r6, #0]
 8007af2:	2301      	movs	r3, #1
 8007af4:	e079      	b.n	8007bea <_printf_i+0x182>
 8007af6:	0649      	lsls	r1, r1, #25
 8007af8:	d5d9      	bpl.n	8007aae <_printf_i+0x46>
 8007afa:	1d11      	adds	r1, r2, #4
 8007afc:	6019      	str	r1, [r3, #0]
 8007afe:	2300      	movs	r3, #0
 8007b00:	5ed5      	ldrsh	r5, [r2, r3]
 8007b02:	2d00      	cmp	r5, #0
 8007b04:	da03      	bge.n	8007b0e <_printf_i+0xa6>
 8007b06:	232d      	movs	r3, #45	; 0x2d
 8007b08:	9a04      	ldr	r2, [sp, #16]
 8007b0a:	426d      	negs	r5, r5
 8007b0c:	7013      	strb	r3, [r2, #0]
 8007b0e:	4b62      	ldr	r3, [pc, #392]	; (8007c98 <_printf_i+0x230>)
 8007b10:	270a      	movs	r7, #10
 8007b12:	9303      	str	r3, [sp, #12]
 8007b14:	e02f      	b.n	8007b76 <_printf_i+0x10e>
 8007b16:	6820      	ldr	r0, [r4, #0]
 8007b18:	6819      	ldr	r1, [r3, #0]
 8007b1a:	0605      	lsls	r5, r0, #24
 8007b1c:	d503      	bpl.n	8007b26 <_printf_i+0xbe>
 8007b1e:	1d08      	adds	r0, r1, #4
 8007b20:	6018      	str	r0, [r3, #0]
 8007b22:	680d      	ldr	r5, [r1, #0]
 8007b24:	e005      	b.n	8007b32 <_printf_i+0xca>
 8007b26:	0640      	lsls	r0, r0, #25
 8007b28:	d5f9      	bpl.n	8007b1e <_printf_i+0xb6>
 8007b2a:	680d      	ldr	r5, [r1, #0]
 8007b2c:	1d08      	adds	r0, r1, #4
 8007b2e:	6018      	str	r0, [r3, #0]
 8007b30:	b2ad      	uxth	r5, r5
 8007b32:	4b59      	ldr	r3, [pc, #356]	; (8007c98 <_printf_i+0x230>)
 8007b34:	2708      	movs	r7, #8
 8007b36:	9303      	str	r3, [sp, #12]
 8007b38:	2a6f      	cmp	r2, #111	; 0x6f
 8007b3a:	d018      	beq.n	8007b6e <_printf_i+0x106>
 8007b3c:	270a      	movs	r7, #10
 8007b3e:	e016      	b.n	8007b6e <_printf_i+0x106>
 8007b40:	3145      	adds	r1, #69	; 0x45
 8007b42:	700a      	strb	r2, [r1, #0]
 8007b44:	4a54      	ldr	r2, [pc, #336]	; (8007c98 <_printf_i+0x230>)
 8007b46:	9203      	str	r2, [sp, #12]
 8007b48:	681a      	ldr	r2, [r3, #0]
 8007b4a:	6821      	ldr	r1, [r4, #0]
 8007b4c:	1d10      	adds	r0, r2, #4
 8007b4e:	6018      	str	r0, [r3, #0]
 8007b50:	6815      	ldr	r5, [r2, #0]
 8007b52:	0608      	lsls	r0, r1, #24
 8007b54:	d522      	bpl.n	8007b9c <_printf_i+0x134>
 8007b56:	07cb      	lsls	r3, r1, #31
 8007b58:	d502      	bpl.n	8007b60 <_printf_i+0xf8>
 8007b5a:	2320      	movs	r3, #32
 8007b5c:	4319      	orrs	r1, r3
 8007b5e:	6021      	str	r1, [r4, #0]
 8007b60:	2710      	movs	r7, #16
 8007b62:	2d00      	cmp	r5, #0
 8007b64:	d103      	bne.n	8007b6e <_printf_i+0x106>
 8007b66:	2320      	movs	r3, #32
 8007b68:	6822      	ldr	r2, [r4, #0]
 8007b6a:	439a      	bics	r2, r3
 8007b6c:	6022      	str	r2, [r4, #0]
 8007b6e:	0023      	movs	r3, r4
 8007b70:	2200      	movs	r2, #0
 8007b72:	3343      	adds	r3, #67	; 0x43
 8007b74:	701a      	strb	r2, [r3, #0]
 8007b76:	6863      	ldr	r3, [r4, #4]
 8007b78:	60a3      	str	r3, [r4, #8]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	db5c      	blt.n	8007c38 <_printf_i+0x1d0>
 8007b7e:	2204      	movs	r2, #4
 8007b80:	6821      	ldr	r1, [r4, #0]
 8007b82:	4391      	bics	r1, r2
 8007b84:	6021      	str	r1, [r4, #0]
 8007b86:	2d00      	cmp	r5, #0
 8007b88:	d158      	bne.n	8007c3c <_printf_i+0x1d4>
 8007b8a:	9e04      	ldr	r6, [sp, #16]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d064      	beq.n	8007c5a <_printf_i+0x1f2>
 8007b90:	0026      	movs	r6, r4
 8007b92:	9b03      	ldr	r3, [sp, #12]
 8007b94:	3642      	adds	r6, #66	; 0x42
 8007b96:	781b      	ldrb	r3, [r3, #0]
 8007b98:	7033      	strb	r3, [r6, #0]
 8007b9a:	e05e      	b.n	8007c5a <_printf_i+0x1f2>
 8007b9c:	0648      	lsls	r0, r1, #25
 8007b9e:	d5da      	bpl.n	8007b56 <_printf_i+0xee>
 8007ba0:	b2ad      	uxth	r5, r5
 8007ba2:	e7d8      	b.n	8007b56 <_printf_i+0xee>
 8007ba4:	6809      	ldr	r1, [r1, #0]
 8007ba6:	681a      	ldr	r2, [r3, #0]
 8007ba8:	0608      	lsls	r0, r1, #24
 8007baa:	d505      	bpl.n	8007bb8 <_printf_i+0x150>
 8007bac:	1d11      	adds	r1, r2, #4
 8007bae:	6019      	str	r1, [r3, #0]
 8007bb0:	6813      	ldr	r3, [r2, #0]
 8007bb2:	6962      	ldr	r2, [r4, #20]
 8007bb4:	601a      	str	r2, [r3, #0]
 8007bb6:	e006      	b.n	8007bc6 <_printf_i+0x15e>
 8007bb8:	0649      	lsls	r1, r1, #25
 8007bba:	d5f7      	bpl.n	8007bac <_printf_i+0x144>
 8007bbc:	1d11      	adds	r1, r2, #4
 8007bbe:	6019      	str	r1, [r3, #0]
 8007bc0:	6813      	ldr	r3, [r2, #0]
 8007bc2:	8aa2      	ldrh	r2, [r4, #20]
 8007bc4:	801a      	strh	r2, [r3, #0]
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	9e04      	ldr	r6, [sp, #16]
 8007bca:	6123      	str	r3, [r4, #16]
 8007bcc:	e054      	b.n	8007c78 <_printf_i+0x210>
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	1d11      	adds	r1, r2, #4
 8007bd2:	6019      	str	r1, [r3, #0]
 8007bd4:	6816      	ldr	r6, [r2, #0]
 8007bd6:	2100      	movs	r1, #0
 8007bd8:	6862      	ldr	r2, [r4, #4]
 8007bda:	0030      	movs	r0, r6
 8007bdc:	f000 f85e 	bl	8007c9c <memchr>
 8007be0:	2800      	cmp	r0, #0
 8007be2:	d001      	beq.n	8007be8 <_printf_i+0x180>
 8007be4:	1b80      	subs	r0, r0, r6
 8007be6:	6060      	str	r0, [r4, #4]
 8007be8:	6863      	ldr	r3, [r4, #4]
 8007bea:	6123      	str	r3, [r4, #16]
 8007bec:	2300      	movs	r3, #0
 8007bee:	9a04      	ldr	r2, [sp, #16]
 8007bf0:	7013      	strb	r3, [r2, #0]
 8007bf2:	e041      	b.n	8007c78 <_printf_i+0x210>
 8007bf4:	6923      	ldr	r3, [r4, #16]
 8007bf6:	0032      	movs	r2, r6
 8007bf8:	9906      	ldr	r1, [sp, #24]
 8007bfa:	9805      	ldr	r0, [sp, #20]
 8007bfc:	9d07      	ldr	r5, [sp, #28]
 8007bfe:	47a8      	blx	r5
 8007c00:	1c43      	adds	r3, r0, #1
 8007c02:	d043      	beq.n	8007c8c <_printf_i+0x224>
 8007c04:	6823      	ldr	r3, [r4, #0]
 8007c06:	2500      	movs	r5, #0
 8007c08:	079b      	lsls	r3, r3, #30
 8007c0a:	d40f      	bmi.n	8007c2c <_printf_i+0x1c4>
 8007c0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c0e:	68e0      	ldr	r0, [r4, #12]
 8007c10:	4298      	cmp	r0, r3
 8007c12:	da3d      	bge.n	8007c90 <_printf_i+0x228>
 8007c14:	0018      	movs	r0, r3
 8007c16:	e03b      	b.n	8007c90 <_printf_i+0x228>
 8007c18:	0022      	movs	r2, r4
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	3219      	adds	r2, #25
 8007c1e:	9906      	ldr	r1, [sp, #24]
 8007c20:	9805      	ldr	r0, [sp, #20]
 8007c22:	9e07      	ldr	r6, [sp, #28]
 8007c24:	47b0      	blx	r6
 8007c26:	1c43      	adds	r3, r0, #1
 8007c28:	d030      	beq.n	8007c8c <_printf_i+0x224>
 8007c2a:	3501      	adds	r5, #1
 8007c2c:	68e3      	ldr	r3, [r4, #12]
 8007c2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c30:	1a9b      	subs	r3, r3, r2
 8007c32:	429d      	cmp	r5, r3
 8007c34:	dbf0      	blt.n	8007c18 <_printf_i+0x1b0>
 8007c36:	e7e9      	b.n	8007c0c <_printf_i+0x1a4>
 8007c38:	2d00      	cmp	r5, #0
 8007c3a:	d0a9      	beq.n	8007b90 <_printf_i+0x128>
 8007c3c:	9e04      	ldr	r6, [sp, #16]
 8007c3e:	0028      	movs	r0, r5
 8007c40:	0039      	movs	r1, r7
 8007c42:	f7f8 faef 	bl	8000224 <__aeabi_uidivmod>
 8007c46:	9b03      	ldr	r3, [sp, #12]
 8007c48:	3e01      	subs	r6, #1
 8007c4a:	5c5b      	ldrb	r3, [r3, r1]
 8007c4c:	0028      	movs	r0, r5
 8007c4e:	7033      	strb	r3, [r6, #0]
 8007c50:	0039      	movs	r1, r7
 8007c52:	f7f8 fa61 	bl	8000118 <__udivsi3>
 8007c56:	1e05      	subs	r5, r0, #0
 8007c58:	d1f1      	bne.n	8007c3e <_printf_i+0x1d6>
 8007c5a:	2f08      	cmp	r7, #8
 8007c5c:	d109      	bne.n	8007c72 <_printf_i+0x20a>
 8007c5e:	6823      	ldr	r3, [r4, #0]
 8007c60:	07db      	lsls	r3, r3, #31
 8007c62:	d506      	bpl.n	8007c72 <_printf_i+0x20a>
 8007c64:	6863      	ldr	r3, [r4, #4]
 8007c66:	6922      	ldr	r2, [r4, #16]
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	dc02      	bgt.n	8007c72 <_printf_i+0x20a>
 8007c6c:	2330      	movs	r3, #48	; 0x30
 8007c6e:	3e01      	subs	r6, #1
 8007c70:	7033      	strb	r3, [r6, #0]
 8007c72:	9b04      	ldr	r3, [sp, #16]
 8007c74:	1b9b      	subs	r3, r3, r6
 8007c76:	6123      	str	r3, [r4, #16]
 8007c78:	9b07      	ldr	r3, [sp, #28]
 8007c7a:	aa09      	add	r2, sp, #36	; 0x24
 8007c7c:	9300      	str	r3, [sp, #0]
 8007c7e:	0021      	movs	r1, r4
 8007c80:	9b06      	ldr	r3, [sp, #24]
 8007c82:	9805      	ldr	r0, [sp, #20]
 8007c84:	f7ff fe82 	bl	800798c <_printf_common>
 8007c88:	1c43      	adds	r3, r0, #1
 8007c8a:	d1b3      	bne.n	8007bf4 <_printf_i+0x18c>
 8007c8c:	2001      	movs	r0, #1
 8007c8e:	4240      	negs	r0, r0
 8007c90:	b00b      	add	sp, #44	; 0x2c
 8007c92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c94:	0800825e 	.word	0x0800825e
 8007c98:	0800824d 	.word	0x0800824d

08007c9c <memchr>:
 8007c9c:	b2c9      	uxtb	r1, r1
 8007c9e:	1882      	adds	r2, r0, r2
 8007ca0:	4290      	cmp	r0, r2
 8007ca2:	d101      	bne.n	8007ca8 <memchr+0xc>
 8007ca4:	2000      	movs	r0, #0
 8007ca6:	4770      	bx	lr
 8007ca8:	7803      	ldrb	r3, [r0, #0]
 8007caa:	428b      	cmp	r3, r1
 8007cac:	d0fb      	beq.n	8007ca6 <memchr+0xa>
 8007cae:	3001      	adds	r0, #1
 8007cb0:	e7f6      	b.n	8007ca0 <memchr+0x4>

08007cb2 <memmove>:
 8007cb2:	b510      	push	{r4, lr}
 8007cb4:	4288      	cmp	r0, r1
 8007cb6:	d902      	bls.n	8007cbe <memmove+0xc>
 8007cb8:	188b      	adds	r3, r1, r2
 8007cba:	4298      	cmp	r0, r3
 8007cbc:	d308      	bcc.n	8007cd0 <memmove+0x1e>
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	429a      	cmp	r2, r3
 8007cc2:	d007      	beq.n	8007cd4 <memmove+0x22>
 8007cc4:	5ccc      	ldrb	r4, [r1, r3]
 8007cc6:	54c4      	strb	r4, [r0, r3]
 8007cc8:	3301      	adds	r3, #1
 8007cca:	e7f9      	b.n	8007cc0 <memmove+0xe>
 8007ccc:	5c8b      	ldrb	r3, [r1, r2]
 8007cce:	5483      	strb	r3, [r0, r2]
 8007cd0:	3a01      	subs	r2, #1
 8007cd2:	d2fb      	bcs.n	8007ccc <memmove+0x1a>
 8007cd4:	bd10      	pop	{r4, pc}
	...

08007cd8 <_free_r>:
 8007cd8:	b570      	push	{r4, r5, r6, lr}
 8007cda:	0005      	movs	r5, r0
 8007cdc:	2900      	cmp	r1, #0
 8007cde:	d010      	beq.n	8007d02 <_free_r+0x2a>
 8007ce0:	1f0c      	subs	r4, r1, #4
 8007ce2:	6823      	ldr	r3, [r4, #0]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	da00      	bge.n	8007cea <_free_r+0x12>
 8007ce8:	18e4      	adds	r4, r4, r3
 8007cea:	0028      	movs	r0, r5
 8007cec:	f000 f8d4 	bl	8007e98 <__malloc_lock>
 8007cf0:	4a1d      	ldr	r2, [pc, #116]	; (8007d68 <_free_r+0x90>)
 8007cf2:	6813      	ldr	r3, [r2, #0]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d105      	bne.n	8007d04 <_free_r+0x2c>
 8007cf8:	6063      	str	r3, [r4, #4]
 8007cfa:	6014      	str	r4, [r2, #0]
 8007cfc:	0028      	movs	r0, r5
 8007cfe:	f000 f8cc 	bl	8007e9a <__malloc_unlock>
 8007d02:	bd70      	pop	{r4, r5, r6, pc}
 8007d04:	42a3      	cmp	r3, r4
 8007d06:	d909      	bls.n	8007d1c <_free_r+0x44>
 8007d08:	6821      	ldr	r1, [r4, #0]
 8007d0a:	1860      	adds	r0, r4, r1
 8007d0c:	4283      	cmp	r3, r0
 8007d0e:	d1f3      	bne.n	8007cf8 <_free_r+0x20>
 8007d10:	6818      	ldr	r0, [r3, #0]
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	1841      	adds	r1, r0, r1
 8007d16:	6021      	str	r1, [r4, #0]
 8007d18:	e7ee      	b.n	8007cf8 <_free_r+0x20>
 8007d1a:	0013      	movs	r3, r2
 8007d1c:	685a      	ldr	r2, [r3, #4]
 8007d1e:	2a00      	cmp	r2, #0
 8007d20:	d001      	beq.n	8007d26 <_free_r+0x4e>
 8007d22:	42a2      	cmp	r2, r4
 8007d24:	d9f9      	bls.n	8007d1a <_free_r+0x42>
 8007d26:	6819      	ldr	r1, [r3, #0]
 8007d28:	1858      	adds	r0, r3, r1
 8007d2a:	42a0      	cmp	r0, r4
 8007d2c:	d10b      	bne.n	8007d46 <_free_r+0x6e>
 8007d2e:	6820      	ldr	r0, [r4, #0]
 8007d30:	1809      	adds	r1, r1, r0
 8007d32:	1858      	adds	r0, r3, r1
 8007d34:	6019      	str	r1, [r3, #0]
 8007d36:	4282      	cmp	r2, r0
 8007d38:	d1e0      	bne.n	8007cfc <_free_r+0x24>
 8007d3a:	6810      	ldr	r0, [r2, #0]
 8007d3c:	6852      	ldr	r2, [r2, #4]
 8007d3e:	1841      	adds	r1, r0, r1
 8007d40:	6019      	str	r1, [r3, #0]
 8007d42:	605a      	str	r2, [r3, #4]
 8007d44:	e7da      	b.n	8007cfc <_free_r+0x24>
 8007d46:	42a0      	cmp	r0, r4
 8007d48:	d902      	bls.n	8007d50 <_free_r+0x78>
 8007d4a:	230c      	movs	r3, #12
 8007d4c:	602b      	str	r3, [r5, #0]
 8007d4e:	e7d5      	b.n	8007cfc <_free_r+0x24>
 8007d50:	6821      	ldr	r1, [r4, #0]
 8007d52:	1860      	adds	r0, r4, r1
 8007d54:	4282      	cmp	r2, r0
 8007d56:	d103      	bne.n	8007d60 <_free_r+0x88>
 8007d58:	6810      	ldr	r0, [r2, #0]
 8007d5a:	6852      	ldr	r2, [r2, #4]
 8007d5c:	1841      	adds	r1, r0, r1
 8007d5e:	6021      	str	r1, [r4, #0]
 8007d60:	6062      	str	r2, [r4, #4]
 8007d62:	605c      	str	r4, [r3, #4]
 8007d64:	e7ca      	b.n	8007cfc <_free_r+0x24>
 8007d66:	46c0      	nop			; (mov r8, r8)
 8007d68:	20002180 	.word	0x20002180

08007d6c <_malloc_r>:
 8007d6c:	2303      	movs	r3, #3
 8007d6e:	b570      	push	{r4, r5, r6, lr}
 8007d70:	1ccd      	adds	r5, r1, #3
 8007d72:	439d      	bics	r5, r3
 8007d74:	3508      	adds	r5, #8
 8007d76:	0006      	movs	r6, r0
 8007d78:	2d0c      	cmp	r5, #12
 8007d7a:	d21e      	bcs.n	8007dba <_malloc_r+0x4e>
 8007d7c:	250c      	movs	r5, #12
 8007d7e:	42a9      	cmp	r1, r5
 8007d80:	d81d      	bhi.n	8007dbe <_malloc_r+0x52>
 8007d82:	0030      	movs	r0, r6
 8007d84:	f000 f888 	bl	8007e98 <__malloc_lock>
 8007d88:	4a25      	ldr	r2, [pc, #148]	; (8007e20 <_malloc_r+0xb4>)
 8007d8a:	6814      	ldr	r4, [r2, #0]
 8007d8c:	0021      	movs	r1, r4
 8007d8e:	2900      	cmp	r1, #0
 8007d90:	d119      	bne.n	8007dc6 <_malloc_r+0x5a>
 8007d92:	4c24      	ldr	r4, [pc, #144]	; (8007e24 <_malloc_r+0xb8>)
 8007d94:	6823      	ldr	r3, [r4, #0]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d103      	bne.n	8007da2 <_malloc_r+0x36>
 8007d9a:	0030      	movs	r0, r6
 8007d9c:	f000 f86a 	bl	8007e74 <_sbrk_r>
 8007da0:	6020      	str	r0, [r4, #0]
 8007da2:	0029      	movs	r1, r5
 8007da4:	0030      	movs	r0, r6
 8007da6:	f000 f865 	bl	8007e74 <_sbrk_r>
 8007daa:	1c43      	adds	r3, r0, #1
 8007dac:	d12c      	bne.n	8007e08 <_malloc_r+0x9c>
 8007dae:	230c      	movs	r3, #12
 8007db0:	0030      	movs	r0, r6
 8007db2:	6033      	str	r3, [r6, #0]
 8007db4:	f000 f871 	bl	8007e9a <__malloc_unlock>
 8007db8:	e003      	b.n	8007dc2 <_malloc_r+0x56>
 8007dba:	2d00      	cmp	r5, #0
 8007dbc:	dadf      	bge.n	8007d7e <_malloc_r+0x12>
 8007dbe:	230c      	movs	r3, #12
 8007dc0:	6033      	str	r3, [r6, #0]
 8007dc2:	2000      	movs	r0, #0
 8007dc4:	bd70      	pop	{r4, r5, r6, pc}
 8007dc6:	680b      	ldr	r3, [r1, #0]
 8007dc8:	1b5b      	subs	r3, r3, r5
 8007dca:	d41a      	bmi.n	8007e02 <_malloc_r+0x96>
 8007dcc:	2b0b      	cmp	r3, #11
 8007dce:	d903      	bls.n	8007dd8 <_malloc_r+0x6c>
 8007dd0:	600b      	str	r3, [r1, #0]
 8007dd2:	18cc      	adds	r4, r1, r3
 8007dd4:	6025      	str	r5, [r4, #0]
 8007dd6:	e003      	b.n	8007de0 <_malloc_r+0x74>
 8007dd8:	428c      	cmp	r4, r1
 8007dda:	d10e      	bne.n	8007dfa <_malloc_r+0x8e>
 8007ddc:	6863      	ldr	r3, [r4, #4]
 8007dde:	6013      	str	r3, [r2, #0]
 8007de0:	0030      	movs	r0, r6
 8007de2:	f000 f85a 	bl	8007e9a <__malloc_unlock>
 8007de6:	0020      	movs	r0, r4
 8007de8:	2207      	movs	r2, #7
 8007dea:	300b      	adds	r0, #11
 8007dec:	1d23      	adds	r3, r4, #4
 8007dee:	4390      	bics	r0, r2
 8007df0:	1ac3      	subs	r3, r0, r3
 8007df2:	d0e7      	beq.n	8007dc4 <_malloc_r+0x58>
 8007df4:	425a      	negs	r2, r3
 8007df6:	50e2      	str	r2, [r4, r3]
 8007df8:	e7e4      	b.n	8007dc4 <_malloc_r+0x58>
 8007dfa:	684b      	ldr	r3, [r1, #4]
 8007dfc:	6063      	str	r3, [r4, #4]
 8007dfe:	000c      	movs	r4, r1
 8007e00:	e7ee      	b.n	8007de0 <_malloc_r+0x74>
 8007e02:	000c      	movs	r4, r1
 8007e04:	6849      	ldr	r1, [r1, #4]
 8007e06:	e7c2      	b.n	8007d8e <_malloc_r+0x22>
 8007e08:	2303      	movs	r3, #3
 8007e0a:	1cc4      	adds	r4, r0, #3
 8007e0c:	439c      	bics	r4, r3
 8007e0e:	42a0      	cmp	r0, r4
 8007e10:	d0e0      	beq.n	8007dd4 <_malloc_r+0x68>
 8007e12:	1a21      	subs	r1, r4, r0
 8007e14:	0030      	movs	r0, r6
 8007e16:	f000 f82d 	bl	8007e74 <_sbrk_r>
 8007e1a:	1c43      	adds	r3, r0, #1
 8007e1c:	d1da      	bne.n	8007dd4 <_malloc_r+0x68>
 8007e1e:	e7c6      	b.n	8007dae <_malloc_r+0x42>
 8007e20:	20002180 	.word	0x20002180
 8007e24:	20002184 	.word	0x20002184

08007e28 <_realloc_r>:
 8007e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e2a:	0007      	movs	r7, r0
 8007e2c:	000d      	movs	r5, r1
 8007e2e:	0016      	movs	r6, r2
 8007e30:	2900      	cmp	r1, #0
 8007e32:	d105      	bne.n	8007e40 <_realloc_r+0x18>
 8007e34:	0011      	movs	r1, r2
 8007e36:	f7ff ff99 	bl	8007d6c <_malloc_r>
 8007e3a:	0004      	movs	r4, r0
 8007e3c:	0020      	movs	r0, r4
 8007e3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e40:	2a00      	cmp	r2, #0
 8007e42:	d103      	bne.n	8007e4c <_realloc_r+0x24>
 8007e44:	f7ff ff48 	bl	8007cd8 <_free_r>
 8007e48:	0034      	movs	r4, r6
 8007e4a:	e7f7      	b.n	8007e3c <_realloc_r+0x14>
 8007e4c:	f000 f826 	bl	8007e9c <_malloc_usable_size_r>
 8007e50:	002c      	movs	r4, r5
 8007e52:	4286      	cmp	r6, r0
 8007e54:	d9f2      	bls.n	8007e3c <_realloc_r+0x14>
 8007e56:	0031      	movs	r1, r6
 8007e58:	0038      	movs	r0, r7
 8007e5a:	f7ff ff87 	bl	8007d6c <_malloc_r>
 8007e5e:	1e04      	subs	r4, r0, #0
 8007e60:	d0ec      	beq.n	8007e3c <_realloc_r+0x14>
 8007e62:	0029      	movs	r1, r5
 8007e64:	0032      	movs	r2, r6
 8007e66:	f7ff fbe3 	bl	8007630 <memcpy>
 8007e6a:	0029      	movs	r1, r5
 8007e6c:	0038      	movs	r0, r7
 8007e6e:	f7ff ff33 	bl	8007cd8 <_free_r>
 8007e72:	e7e3      	b.n	8007e3c <_realloc_r+0x14>

08007e74 <_sbrk_r>:
 8007e74:	2300      	movs	r3, #0
 8007e76:	b570      	push	{r4, r5, r6, lr}
 8007e78:	4c06      	ldr	r4, [pc, #24]	; (8007e94 <_sbrk_r+0x20>)
 8007e7a:	0005      	movs	r5, r0
 8007e7c:	0008      	movs	r0, r1
 8007e7e:	6023      	str	r3, [r4, #0]
 8007e80:	f7fe f854 	bl	8005f2c <_sbrk>
 8007e84:	1c43      	adds	r3, r0, #1
 8007e86:	d103      	bne.n	8007e90 <_sbrk_r+0x1c>
 8007e88:	6823      	ldr	r3, [r4, #0]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d000      	beq.n	8007e90 <_sbrk_r+0x1c>
 8007e8e:	602b      	str	r3, [r5, #0]
 8007e90:	bd70      	pop	{r4, r5, r6, pc}
 8007e92:	46c0      	nop			; (mov r8, r8)
 8007e94:	20002490 	.word	0x20002490

08007e98 <__malloc_lock>:
 8007e98:	4770      	bx	lr

08007e9a <__malloc_unlock>:
 8007e9a:	4770      	bx	lr

08007e9c <_malloc_usable_size_r>:
 8007e9c:	1f0b      	subs	r3, r1, #4
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	1f18      	subs	r0, r3, #4
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	da01      	bge.n	8007eaa <_malloc_usable_size_r+0xe>
 8007ea6:	580b      	ldr	r3, [r1, r0]
 8007ea8:	18c0      	adds	r0, r0, r3
 8007eaa:	4770      	bx	lr

08007eac <_init>:
 8007eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eae:	46c0      	nop			; (mov r8, r8)
 8007eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007eb2:	bc08      	pop	{r3}
 8007eb4:	469e      	mov	lr, r3
 8007eb6:	4770      	bx	lr

08007eb8 <_fini>:
 8007eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eba:	46c0      	nop			; (mov r8, r8)
 8007ebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ebe:	bc08      	pop	{r3}
 8007ec0:	469e      	mov	lr, r3
 8007ec2:	4770      	bx	lr
