#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Apr 20 09:41:55 2016
# Process ID: 1696
# Log file: C:/Users/TM/Desktop/FPGA/Total/Total_link/planAhead_run_3/planAhead.log
# Journal file: C:/Users/TM/Desktop/FPGA/Total/Total_link/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/TM/Desktop/FPGA/Total/Total_link/pa.fromNetlist.tcl
startgroup
set_property package_pin P61 [get_ports cpu_irq]
endgroup
save_constraints
