INFO: [VRFC 10-2263] Analyzing Verilog file "H:/GitHub/lab5/project_5/project_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/lab5/project_5/project_5.srcs/sources_1/ip/c_counter_binary_0/sim/c_counter_binary_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_counter_binary_0'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/lab5/project_5/project_5.srcs/sources_1/ip/clk_5MHz/clk_5MHz_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_5MHz_clk_5MHz_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'clk_5MHz'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/lab5/ssd_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ssd_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/lab5/one_second_clock_behaviour.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'one_second_clock_behaviour'
