Analysis & Synthesis report for uart_system
Fri Nov 23 01:12:55 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Added for RAM Pass-Through Logic
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 20. Source assignments for system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 21. Source assignments for system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated
 22. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux
 23. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 24. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux
 25. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_001
 26. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_002
 27. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 28. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_004
 29. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_005
 30. Source assignments for system:u0|altera_reset_controller:rst_controller
 31. Source assignments for system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 32. Source assignments for system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 33. Source assignments for sld_signaltap:auto_signaltap_0
 34. Source assignments for system:u0|uart:homemade_uart|read_buffer:read_buffer_0|altsyncram:reg_rtl_0|altsyncram_04u1:auto_generated
 35. Source assignments for system:u0|uart:homemade_uart|write_buffer:write_buffer_0|altsyncram:reg_rtl_0|altsyncram_5rs1:auto_generated
 36. Parameter Settings for User Entity Instance: system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo
 37. Parameter Settings for User Entity Instance: system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo
 38. Parameter Settings for User Entity Instance: system:u0|system_onchip_memory2_0:onchip_memory2_0
 39. Parameter Settings for User Entity Instance: system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 40. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 41. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 42. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 43. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:homemade_uart_avalon_slave_0_translator
 44. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 45. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 46. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 47. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_led_s1_translator
 48. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 49. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 50. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 51. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 52. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 53. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:homemade_uart_avalon_slave_0_agent
 54. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:homemade_uart_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 55. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo
 56. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
 57. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 58. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
 59. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 60. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 61. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 62. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 63. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 64. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 65. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_led_s1_agent
 66. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 67. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo
 68. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode
 69. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode
 70. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode
 71. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_003|system_mm_interconnect_0_router_002_default_decode:the_default_decode
 72. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_004|system_mm_interconnect_0_router_002_default_decode:the_default_decode
 73. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_005:router_005|system_mm_interconnect_0_router_005_default_decode:the_default_decode
 74. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_005:router_006|system_mm_interconnect_0_router_005_default_decode:the_default_decode
 75. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_007|system_mm_interconnect_0_router_002_default_decode:the_default_decode
 76. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
 77. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
 78. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
 79. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 80. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb
 81. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 82. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 83. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 84. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 85. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 86. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 87. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 88. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 89. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 90. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
 91. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
 92. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller
 93. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 94. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 95. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 96. Parameter Settings for Inferred Entity Instance: system:u0|uart:homemade_uart|read_buffer:read_buffer_0|altsyncram:reg_rtl_0
 97. Parameter Settings for Inferred Entity Instance: system:u0|uart:homemade_uart|write_buffer:write_buffer_0|altsyncram:reg_rtl_0
 98. scfifo Parameter Settings by Entity Instance
 99. altsyncram Parameter Settings by Entity Instance
100. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
101. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller"
102. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
103. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
104. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
105. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_005:router_005|system_mm_interconnect_0_router_005_default_decode:the_default_decode"
106. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode"
107. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode"
108. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode"
109. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo"
110. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_led_s1_agent"
111. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
112. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
113. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
114. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
115. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
116. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
117. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo"
118. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:homemade_uart_avalon_slave_0_agent"
119. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
120. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
121. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
122. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
123. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_led_s1_translator"
124. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
125. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
126. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
127. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:homemade_uart_avalon_slave_0_translator"
128. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
129. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
130. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
131. Port Connectivity Checks: "system:u0|system_onchip_memory2_0:onchip_memory2_0"
132. Port Connectivity Checks: "system:u0|system_nios2_gen2_0:nios2_gen2_0"
133. Port Connectivity Checks: "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic"
134. Port Connectivity Checks: "system:u0|system_jtag_uart_0:jtag_uart_0"
135. Port Connectivity Checks: "system:u0"
136. Signal Tap Logic Analyzer Settings
137. Post-Synthesis Netlist Statistics for Top Partition
138. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
139. Elapsed Time Per Partition
140. Connections to In-System Debugging Instance "auto_signaltap_0"
141. Analysis & Synthesis Messages
142. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 23 01:12:55 2018       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; uart_system                                 ;
; Top-level Entity Name           ; DE0_Nano_SoC_top_level                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 4870                                        ;
; Total pins                      ; 39                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,152,896                                   ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+------------------------+--------------------+
; Option                                                                          ; Setting                ; Default Value      ;
+---------------------------------------------------------------------------------+------------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6           ;                    ;
; Top-level entity name                                                           ; DE0_Nano_SoC_top_level ; uart_system        ;
; Family name                                                                     ; Cyclone V              ; Cyclone V          ;
; Use smart compilation                                                           ; Off                    ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                     ; On                 ;
; Enable compact report table                                                     ; Off                    ; Off                ;
; Restructure Multiplexers                                                        ; Auto                   ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                    ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                    ; Off                ;
; Preserve fewer node names                                                       ; On                     ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                 ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001           ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993              ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                   ; Auto               ;
; Safe State Machine                                                              ; Off                    ; Off                ;
; Extract Verilog State Machines                                                  ; On                     ; On                 ;
; Extract VHDL State Machines                                                     ; On                     ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                    ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                   ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                    ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                     ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                     ; On                 ;
; Parallel Synthesis                                                              ; On                     ; On                 ;
; DSP Block Balancing                                                             ; Auto                   ; Auto               ;
; NOT Gate Push-Back                                                              ; On                     ; On                 ;
; Power-Up Don't Care                                                             ; On                     ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                    ; Off                ;
; Remove Duplicate Registers                                                      ; On                     ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                    ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                    ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                    ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                    ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                    ; Off                ;
; Ignore SOFT Buffers                                                             ; On                     ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                    ; Off                ;
; Optimization Technique                                                          ; Balanced               ; Balanced           ;
; Carry Chain Length                                                              ; 70                     ; 70                 ;
; Auto Carry Chains                                                               ; On                     ; On                 ;
; Auto Open-Drain Pins                                                            ; On                     ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                    ; Off                ;
; Auto ROM Replacement                                                            ; On                     ; On                 ;
; Auto RAM Replacement                                                            ; On                     ; On                 ;
; Auto DSP Block Replacement                                                      ; On                     ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                   ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                   ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                     ; On                 ;
; Strict RAM Replacement                                                          ; Off                    ; Off                ;
; Allow Synchronous Control Signals                                               ; On                     ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                    ; Off                ;
; Auto Resource Sharing                                                           ; Off                    ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                    ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                    ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                    ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                     ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                    ; Off                ;
; Timing-Driven Synthesis                                                         ; On                     ; On                 ;
; Report Parameter Settings                                                       ; On                     ; On                 ;
; Report Source Assignments                                                       ; On                     ; On                 ;
; Report Connectivity Checks                                                      ; On                     ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                    ; Off                ;
; Synchronization Register Chain Length                                           ; 3                      ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation     ; Normal compilation ;
; HDL message level                                                               ; Level2                 ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                    ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                   ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                   ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                    ; 100                ;
; Clock MUX Protection                                                            ; On                     ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                    ; Off                ;
; Block Design Naming                                                             ; Auto                   ; Auto               ;
; SDC constraint protection                                                       ; Off                    ; Off                ;
; Synthesis Effort                                                                ; Auto                   ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                     ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                    ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                 ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                   ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                     ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                     ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                    ; Off                ;
+---------------------------------------------------------------------------------+------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                       ; Library     ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../hdl/DE0_Nano_SoC_top_level.vhd                                                                                                  ; yes             ; User VHDL File                                        ; Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd                                                                ;             ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v                                       ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v                                       ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv                                   ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv                           ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv                           ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_master_agent.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_master_agent.sv                                 ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_master_translator.sv                            ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_master_translator.sv                            ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv                                  ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv                             ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv                             ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv                              ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv                              ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_reset_controller.v                                     ; yes             ; Auto-Found Verilog HDL File                           ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_reset_controller.v                                     ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_reset_synchronizer.v                                   ; yes             ; Auto-Found Verilog HDL File                           ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_reset_synchronizer.v                                   ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/flags.vhd                                                     ; yes             ; Auto-Found VHDL File                                  ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/flags.vhd                                                     ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/read.vhd                                                      ; yes             ; Auto-Found VHDL File                                  ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/read.vhd                                                      ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/read_buffer.vhd                                               ; yes             ; Auto-Found VHDL File                                  ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/read_buffer.vhd                                               ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/setup.vhd                                                     ; yes             ; Auto-Found VHDL File                                  ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/setup.vhd                                                     ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_irq_mapper.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_irq_mapper.sv                                          ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v                                          ; yes             ; Auto-Found Verilog HDL File                           ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v                                          ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                           ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v                                    ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                           ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v                  ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv                         ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv                     ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv                           ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv                       ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv                       ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv                            ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv                        ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv                        ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv                        ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv                        ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv                        ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv                         ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_003.sv                     ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_003.sv                     ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv                           ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; Auto-Found SystemVerilog HDL File                     ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv                       ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v                                         ; yes             ; Auto-Found Verilog HDL File                           ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v                                         ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v                                     ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v                                     ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; Auto-Found Verilog HDL File                           ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; Auto-Found Verilog HDL File                           ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v                     ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; Auto-Found Verilog HDL File                           ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v                           ; yes             ; Auto-Found Verilog HDL File                           ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v                           ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; Auto-Found Verilog HDL File                           ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v                          ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios_led.v                                             ; yes             ; Auto-Found Verilog HDL File                           ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios_led.v                                             ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.hex                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.hex                                   ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v                                     ; yes             ; Auto-Found Verilog HDL File                           ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v                                     ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_sysid.v                                                ; yes             ; Auto-Found Verilog HDL File                           ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_sysid.v                                                ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/uart.vhd                                                      ; yes             ; Auto-Found VHDL File                                  ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/uart.vhd                                                      ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/write.vhd                                                     ; yes             ; Auto-Found VHDL File                                  ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/write.vhd                                                     ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/write_buffer.vhd                                              ; yes             ; Auto-Found VHDL File                                  ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/write_buffer.vhd                                              ; system      ;
; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/system.v                                                                 ; yes             ; Auto-Found Verilog HDL File                           ; z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/system.v                                                                 ; system      ;
; scfifo.tdf                                                                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                  ;             ;
; a_regfifo.inc                                                                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                               ;             ;
; a_dpfifo.inc                                                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                ;             ;
; a_i2fifo.inc                                                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                ;             ;
; a_fffifo.inc                                                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                ;             ;
; a_f2fifo.inc                                                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                ;             ;
; aglobal181.inc                                                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                              ;             ;
; db/scfifo_3291.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/scfifo_3291.tdf                                                                    ;             ;
; db/a_dpfifo_5771.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/a_dpfifo_5771.tdf                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/a_fefifo_7cf.tdf                                                                   ;             ;
; db/cntr_vg7.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/cntr_vg7.tdf                                                                       ;             ;
; db/altsyncram_7pu1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_7pu1.tdf                                                                ;             ;
; db/cntr_jgb.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/cntr_jgb.tdf                                                                       ;             ;
; alt_jtag_atlantic.v                                                                                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                           ;             ;
; altsyncram.tdf                                                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                              ;             ;
; stratix_ram_block.inc                                                                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                       ;             ;
; lpm_mux.inc                                                                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                 ;             ;
; lpm_decode.inc                                                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                              ;             ;
; a_rdenreg.inc                                                                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                               ;             ;
; altrom.inc                                                                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                  ;             ;
; altram.inc                                                                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                  ;             ;
; altdpram.inc                                                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                ;             ;
; db/altsyncram_spj1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_spj1.tdf                                                                ;             ;
; db/altsyncram_rgj1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_rgj1.tdf                                                                ;             ;
; db/altsyncram_pdj1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_pdj1.tdf                                                                ;             ;
; db/altsyncram_voi1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_voi1.tdf                                                                ;             ;
; altera_mult_add.tdf                                                                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                         ;             ;
; db/altera_mult_add_37p2.v                                                                                                          ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altera_mult_add_37p2.v                                                             ;             ;
; altera_mult_add_rtl.v                                                                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                       ;             ;
; db/altsyncram_3pi1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_3pi1.tdf                                                                ;             ;
; db/altsyncram_4kl1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_4kl1.tdf                                                                ;             ;
; db/altsyncram_baj1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_baj1.tdf                                                                ;             ;
; altera_std_synchronizer.v                                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                   ;             ;
; db/altsyncram_qid1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_qid1.tdf                                                                ;             ;
; sld_virtual_jtag_basic.v                                                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                    ;             ;
; db/altsyncram_6dn1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_6dn1.tdf                                                                ;             ;
; db/decode_8la.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/decode_8la.tdf                                                                     ;             ;
; db/mux_5hb.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/mux_5hb.tdf                                                                        ;             ;
; pzdyqx.vhd                                                                                                                         ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                  ;             ;
; sld_signaltap.vhd                                                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                           ;             ;
; sld_signaltap_impl.vhd                                                                                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                      ;             ;
; sld_ela_control.vhd                                                                                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                         ;             ;
; lpm_shiftreg.tdf                                                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                            ;             ;
; lpm_constant.inc                                                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                            ;             ;
; dffeea.inc                                                                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                  ;             ;
; sld_mbpmg.vhd                                                                                                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                               ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                       ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                ;             ;
; sld_buffer_manager.vhd                                                                                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                      ;             ;
; db/altsyncram_af84.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_af84.tdf                                                                ;             ;
; altdpram.tdf                                                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                ;             ;
; memmodes.inc                                                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                              ;             ;
; a_hdffe.inc                                                                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                 ;             ;
; alt_le_rden_reg.inc                                                                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                         ;             ;
; altsyncram.inc                                                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                              ;             ;
; lpm_mux.tdf                                                                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                 ;             ;
; muxlut.inc                                                                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                  ;             ;
; bypassff.inc                                                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                ;             ;
; altshift.inc                                                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                ;             ;
; db/mux_elc.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/mux_elc.tdf                                                                        ;             ;
; lpm_decode.tdf                                                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                              ;             ;
; declut.inc                                                                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                  ;             ;
; lpm_compare.inc                                                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                             ;             ;
; db/decode_vnf.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/decode_vnf.tdf                                                                     ;             ;
; lpm_counter.tdf                                                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                             ;             ;
; lpm_add_sub.inc                                                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                             ;             ;
; cmpconst.inc                                                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                ;             ;
; lpm_counter.inc                                                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                             ;             ;
; alt_counter_stratix.inc                                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                     ;             ;
; db/cntr_1bi.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/cntr_1bi.tdf                                                                       ;             ;
; db/cmpr_g9c.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/cmpr_g9c.tdf                                                                       ;             ;
; db/cntr_4vi.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/cntr_4vi.tdf                                                                       ;             ;
; db/cntr_09i.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/cntr_09i.tdf                                                                       ;             ;
; db/cmpr_c9c.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/cmpr_c9c.tdf                                                                       ;             ;
; db/cntr_kri.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/cntr_kri.tdf                                                                       ;             ;
; db/cmpr_99c.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/cmpr_99c.tdf                                                                       ;             ;
; sld_rom_sr.vhd                                                                                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                              ;             ;
; sld_hub.vhd                                                                                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                 ; altera_sld  ;
; db/ip/sld2d299352/alt_sld_fab.v                                                                                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/sld2d299352/alt_sld_fab.v                                                       ; alt_sld_fab ;
; db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab.v                                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab.v                                ; alt_sld_fab ;
; db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                      ; yes             ; Auto-Found SystemVerilog HDL File                     ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; alt_sld_fab ;
; db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; alt_sld_fab ;
; db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                 ; yes             ; Encrypted Auto-Found VHDL File                        ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; alt_sld_fab ;
; db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                            ;             ;
; db/altsyncram_04u1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_04u1.tdf                                                                ;             ;
; db/uart_system.ram0_read_buffer_413442e8.hdl.mif                                                                                   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/uart_system.ram0_read_buffer_413442e8.hdl.mif                                      ;             ;
; db/altsyncram_5rs1.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_5rs1.tdf                                                                ;             ;
; db/uart_system.ram0_write_buffer_6d309d99.hdl.mif                                                                                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/uart_system.ram0_write_buffer_6d309d99.hdl.mif                                     ;             ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 2824               ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 2779               ;
;     -- 7 input functions                    ; 38                 ;
;     -- 6 input functions                    ; 617                ;
;     -- 5 input functions                    ; 695                ;
;     -- 4 input functions                    ; 427                ;
;     -- <=3 input functions                  ; 1002               ;
;                                             ;                    ;
; Dedicated logic registers                   ; 4870               ;
;                                             ;                    ;
; I/O pins                                    ; 39                 ;
; Total MLAB memory bits                      ; 0                  ;
; Total block memory bits                     ; 1152896            ;
;                                             ;                    ;
; Total DSP Blocks                            ; 3                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 4230               ;
; Total fan-out                               ; 38130              ;
; Average fan-out                             ; 4.57               ;
+---------------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; |DE0_Nano_SoC_top_level                                                                                                                 ; 2779 (1)            ; 4870 (0)                  ; 1152896           ; 3          ; 39   ; 0            ; |DE0_Nano_SoC_top_level                                                                                                                                                                                                                                                                                                                                                                                           ; DE0_Nano_SoC_top_level                         ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 94 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx                                         ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 94 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                ; pzdyqx_impl                                    ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                  ; GHVD5181                                       ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                ; LQYT7093                                       ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                              ; KIFI3548                                       ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                              ; LQYT7093                                       ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                              ; PUDL0439                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 147 (1)             ; 119 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                          ; sld_hub                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 146 (0)             ; 119 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                          ; alt_sld_fab_with_jtag_input                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 146 (0)             ; 119 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                       ; alt_sld_fab                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 146 (1)             ; 119 (8)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 145 (0)             ; 111 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                       ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 145 (107)           ; 111 (82)                  ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                          ; sld_jtag_hub                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                  ; sld_rom_sr                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                ; sld_shadow_jsm                                 ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 441 (2)             ; 2543 (378)                ; 24192             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                            ; sld_signaltap                                  ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 439 (0)             ; 2165 (0)                  ; 24192             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                      ; sld_signaltap_impl                             ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 439 (67)            ; 2165 (830)                ; 24192             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                               ; sld_signaltap_implb                            ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                ; altdpram                                       ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                            ; lpm_decode                                     ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                  ; decode_vnf                                     ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 24192             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                               ; altsyncram                                     ; work         ;
;                |altsyncram_af84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24192             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_af84:auto_generated                                                                                                                                                                                                ; altsyncram_af84                                ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                ; lpm_shiftreg                                   ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                  ; lpm_shiftreg                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                       ; serial_crc_16                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                    ; sld_buffer_manager                             ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 231 (1)             ; 961 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                   ; sld_ela_control                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                           ; lpm_shiftreg                                   ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 189 (0)             ; 945 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                            ; sld_ela_basic_multi_level_trigger              ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 567 (567)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                 ; lpm_shiftreg                                   ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 189 (0)             ; 378 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                             ; sld_mbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 41 (41)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                     ; sld_ela_trigger_flow_mgr                       ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                             ; lpm_shiftreg                                   ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 40 (12)             ; 239 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                              ; sld_offload_buffer_mgr                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                    ; lpm_counter                                    ; work         ;
;                   |cntr_1bi:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1bi:auto_generated                                                                                                            ; cntr_1bi                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                             ; lpm_counter                                    ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                                                     ; cntr_4vi                                       ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                   ; lpm_counter                                    ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                                           ; cntr_09i                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                      ; lpm_counter                                    ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                              ; cntr_kri                                       ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                             ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 189 (189)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                              ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                           ; lpm_shiftreg                                   ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                         ; sld_rom_sr                                     ; work         ;
;    |system:u0|                                                                                                                          ; 2096 (0)            ; 2136 (0)                  ; 1128704           ; 3          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0                                                                                                                                                                                                                                                                                                                                                                                 ; system                                         ; system       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 8 (7)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                        ; system       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                      ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                      ; system       ;
;       |system_jtag_uart_0:jtag_uart_0|                                                                                                  ; 116 (35)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                  ; system_jtag_uart_0                             ; system       ;
;          |alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|                                                                       ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                           ; alt_jtag_atlantic                              ; work         ;
;          |system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|                                                                  ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                      ; system_jtag_uart_0_scfifo_r                    ; system       ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                         ; scfifo                                         ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                              ; scfifo_3291                                    ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                         ; a_dpfifo_5771                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                            ; cntr_vg7                                       ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                 ; altsyncram_7pu1                                ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                   ; cntr_jgb                                       ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                         ; cntr_jgb                                       ; work         ;
;          |system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|                                                                  ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                      ; system_jtag_uart_0_scfifo_w                    ; system       ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                         ; scfifo                                         ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                              ; scfifo_3291                                    ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                         ; a_dpfifo_5771                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                            ; cntr_vg7                                       ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                 ; altsyncram_7pu1                                ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                   ; cntr_jgb                                       ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                         ; cntr_jgb                                       ; work         ;
;       |system_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 309 (0)             ; 140 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                      ; system_mm_interconnect_0                       ; system       ;
;          |altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|                                                            ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|                                                                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                     ; system       ;
;          |altera_merlin_slave_agent:homemade_uart_avalon_slave_0_agent|                                                                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:homemade_uart_avalon_slave_0_agent                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                      ; system       ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                      ; system       ;
;          |altera_merlin_slave_agent:nios_led_s1_agent|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_led_s1_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                      ; system       ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                      ; system       ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                      ; system       ;
;          |altera_merlin_slave_translator:homemade_uart_avalon_slave_0_translator|                                                       ; 8 (8)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:homemade_uart_avalon_slave_0_translator                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 4 (4)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:nios_led_s1_translator|                                                                        ; 6 (6)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_led_s1_translator                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 13 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                       ; altera_merlin_traffic_limiter                  ; system       ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                ; altera_merlin_traffic_limiter                  ; system       ;
;          |system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                         ; system_mm_interconnect_0_cmd_demux             ; system       ;
;          |system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0_cmd_demux_001         ; system       ;
;          |system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                             ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_cmd_mux_003           ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                       ; system       ;
;          |system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                                                             ; 58 (54)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_cmd_mux_003           ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                       ; system       ;
;          |system_mm_interconnect_0_router:router|                                                                                       ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                               ; system_mm_interconnect_0_router                ; system       ;
;          |system_mm_interconnect_0_router_001:router_001|                                                                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                       ; system_mm_interconnect_0_router_001            ; system       ;
;          |system_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0_rsp_demux_003         ; system       ;
;          |system_mm_interconnect_0_rsp_demux_003:rsp_demux_004|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0_rsp_demux_003         ; system       ;
;          |system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                             ; system_mm_interconnect_0_rsp_mux               ; system       ;
;          |system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                             ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_rsp_mux_001           ; system       ;
;       |system_nios2_gen2_0:nios2_gen2_0|                                                                                                ; 1372 (1)            ; 1588 (39)                 ; 62720             ; 3          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                ; system_nios2_gen2_0                            ; system       ;
;          |system_nios2_gen2_0_cpu:cpu|                                                                                                  ; 1371 (1204)         ; 1549 (1216)               ; 62720             ; 3          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; system_nios2_gen2_0_cpu                        ; system       ;
;             |system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht|                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                     ; system_nios2_gen2_0_cpu_bht_module             ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                     ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                            ; altsyncram_pdj1                                ; work         ;
;             |system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data|                                                    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                             ; system_nios2_gen2_0_cpu_dc_data_module         ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                    ; altsyncram_4kl1                                ; work         ;
;             |system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag|                                                      ; 0 (0)               ; 0 (0)                     ; 640               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                               ; system_nios2_gen2_0_cpu_dc_tag_module          ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 640               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                     ; work         ;
;                   |altsyncram_3pi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 640               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated                                                                                                                                                                                      ; altsyncram_3pi1                                ; work         ;
;             |system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim|                                                ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                         ; system_nios2_gen2_0_cpu_dc_victim_module       ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                     ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                ; altsyncram_baj1                                ; work         ;
;             |system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data|                                                    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                             ; system_nios2_gen2_0_cpu_ic_data_module         ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                    ; altsyncram_spj1                                ; work         ;
;             |system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag|                                                      ; 0 (0)               ; 0 (0)                     ; 1920              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                               ; system_nios2_gen2_0_cpu_ic_tag_module          ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1920              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                     ; work         ;
;                   |altsyncram_rgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1920              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated                                                                                                                                                                                      ; altsyncram_rgj1                                ; work         ;
;             |system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|                                                   ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                            ; system_nios2_gen2_0_cpu_mult_cell              ; system       ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                     ; altera_mult_add_37p2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                 ; ama_register_function                          ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                     ; altera_mult_add_37p2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                 ; ama_register_function                          ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                     ; altera_mult_add_37p2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                 ; ama_register_function                          ; work         ;
;             |system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|                                                   ; 167 (5)             ; 269 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                            ; system_nios2_gen2_0_cpu_nios2_oci              ; system       ;
;                |system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|                            ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                ; system_nios2_gen2_0_cpu_debug_slave_wrapper    ; system       ;
;                   |sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|                                                      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy                                                                                 ; sld_virtual_jtag_basic                         ; work         ;
;                   |system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|                           ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; system_nios2_gen2_0_cpu_debug_slave_sysclk     ; system       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                        ; work         ;
;                   |system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|                                 ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck                                                            ; system_nios2_gen2_0_cpu_debug_slave_tck        ; system       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                        ; work         ;
;                |system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|                                  ; 9 (9)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                      ; system_nios2_gen2_0_cpu_nios2_avalon_reg       ; system       ;
;                |system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|                                    ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                        ; system_nios2_gen2_0_cpu_nios2_oci_break        ; system       ;
;                |system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|                                    ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                        ; system_nios2_gen2_0_cpu_nios2_oci_debug        ; system       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                        ; work         ;
;                |system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|                                          ; 82 (82)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                              ; system_nios2_gen2_0_cpu_nios2_ocimem           ; system       ;
;                   |system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|                                  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; system_nios2_gen2_0_cpu_ociram_sp_ram_module   ; system       ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                     ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                ; work         ;
;             |system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                             ; system_nios2_gen2_0_cpu_register_bank_a_module ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                    ; altsyncram_voi1                                ; work         ;
;             |system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                             ; system_nios2_gen2_0_cpu_register_bank_b_module ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                    ; altsyncram_voi1                                ; work         ;
;       |system_nios_led:nios_led|                                                                                                        ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_nios_led:nios_led                                                                                                                                                                                                                                                                                                                                                        ; system_nios_led                                ; system       ;
;       |system_onchip_memory2_0:onchip_memory2_0|                                                                                        ; 38 (2)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                        ; system_onchip_memory2_0                        ; system       ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 36 (0)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                              ; altsyncram                                     ; work         ;
;             |altsyncram_6dn1:auto_generated|                                                                                            ; 36 (0)              ; 2 (2)                     ; 1048576           ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated                                                                                                                                                                                                                                                                               ; altsyncram_6dn1                                ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                                            ; decode_8la                                     ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                                  ; mux_5hb                                        ; work         ;
;       |uart:homemade_uart|                                                                                                              ; 243 (13)            ; 269 (19)                  ; 16384             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|uart:homemade_uart                                                                                                                                                                                                                                                                                                                                                              ; uart                                           ; system       ;
;          |flags:flags_0|                                                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|uart:homemade_uart|flags:flags_0                                                                                                                                                                                                                                                                                                                                                ; flags                                          ; system       ;
;          |read:read_0|                                                                                                                  ; 93 (93)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|uart:homemade_uart|read:read_0                                                                                                                                                                                                                                                                                                                                                  ; read                                           ; system       ;
;          |read_buffer:read_buffer_0|                                                                                                    ; 44 (44)             ; 75 (75)                   ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|uart:homemade_uart|read_buffer:read_buffer_0                                                                                                                                                                                                                                                                                                                                    ; read_buffer                                    ; system       ;
;             |altsyncram:reg_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|uart:homemade_uart|read_buffer:read_buffer_0|altsyncram:reg_rtl_0                                                                                                                                                                                                                                                                                                               ; altsyncram                                     ; work         ;
;                |altsyncram_04u1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|uart:homemade_uart|read_buffer:read_buffer_0|altsyncram:reg_rtl_0|altsyncram_04u1:auto_generated                                                                                                                                                                                                                                                                                ; altsyncram_04u1                                ; work         ;
;          |setup:setup_0|                                                                                                                ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|uart:homemade_uart|setup:setup_0                                                                                                                                                                                                                                                                                                                                                ; setup                                          ; system       ;
;          |write:write_0|                                                                                                                ; 36 (36)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|uart:homemade_uart|write:write_0                                                                                                                                                                                                                                                                                                                                                ; write                                          ; system       ;
;          |write_buffer:write_buffer_0|                                                                                                  ; 57 (57)             ; 76 (76)                   ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|uart:homemade_uart|write_buffer:write_buffer_0                                                                                                                                                                                                                                                                                                                                  ; write_buffer                                   ; system       ;
;             |altsyncram:reg_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|uart:homemade_uart|write_buffer:write_buffer_0|altsyncram:reg_rtl_0                                                                                                                                                                                                                                                                                                             ; altsyncram                                     ; work         ;
;                |altsyncram_5rs1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system:u0|uart:homemade_uart|write_buffer:write_buffer_0|altsyncram:reg_rtl_0|altsyncram_5rs1:auto_generated                                                                                                                                                                                                                                                                              ; altsyncram_5rs1                                ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_af84:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 128          ; 189          ; 128          ; 189          ; 24192   ; None                                              ;
; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                              ;
; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                              ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                                              ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                                              ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 10           ; 64           ; 10           ; 640     ; None                                              ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                                              ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                                              ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 15           ; 128          ; 15           ; 1920    ; None                                              ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                                              ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                              ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                              ;
; system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                              ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; system_onchip_memory2_0.hex                       ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|altsyncram:reg_rtl_0|altsyncram_04u1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192    ; db/uart_system.ram0_read_buffer_413442e8.hdl.mif  ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|altsyncram:reg_rtl_0|altsyncram_5rs1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192    ; db/uart_system.ram0_write_buffer_6d309d99.hdl.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                            ; IP Include File                                          ;
+--------+---------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                ;                                                          ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                            ;                                                          ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                  ;                                                          ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                ;                                                          ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                  ;                                                          ;
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0                                                                                                                                                                                                                                                                                                                                          ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                             ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                               ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                  ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                       ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                              ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                              ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                              ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                              ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                              ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                  ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                          ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                      ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                  ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                  ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                              ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                              ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                  ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:homemade_uart_avalon_slave_0_agent                                                                                                                                                                                                                                  ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                             ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:homemade_uart_avalon_slave_0_translator                                                                                                                                                                                                                        ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                 ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                            ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                       ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                     ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                  ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                             ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                        ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                              ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                         ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                    ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_led_s1_agent                                                                                                                                                                                                                                                   ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_led_s1_translator                                                                                                                                                                                                                                         ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                 ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                        ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                                                ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                                                ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_005:router_006                                                                                                                                                                                                                                                ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_007                                                                                                                                                                                                                                                ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                  ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                              ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                              ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                          ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                                                                                          ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                              ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                      ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                              ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                           ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                      ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                 ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                         ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                             ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht                                                                                                                                                                                                              ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                      ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                        ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                  ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                      ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                        ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                      ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                      ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                     ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                               ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                 ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                                   ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                 ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                               ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace|system_nios2_gen2_0_cpu_nios2_oci_td_mode:system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                   ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                       ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                               ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_pib:the_system_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                     ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                   ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                       ;                                                          ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                                                          ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_nios_led:nios_led                                                                                                                                                                                                                                                                                                                 ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                 ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                   ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sysid_qsys        ; 18.1    ; N/A          ; N/A           ; |DE0_Nano_SoC_top_level|system:u0|system_sysid:sysid                                                                                                                                                                                                                                                                                                                       ; Z:/embedded_systems/lab02/uart_pi/hw/quartus/system.qsys ;
+--------+---------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                               ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                               ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                               ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                               ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                               ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                                                                         ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_led_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_led_s1_translator|av_chipselect_pre                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0..15,24..31]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:homemade_uart_avalon_slave_0_translator|av_readdata_pre[8..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[15]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|uart:homemade_uart|write:write_0|counter_stop_value[15]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|uart:homemade_uart|flags:flags_0|rddata[1..7]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[1..31]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[19..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|uart:homemade_uart|read:read_0|rx_vector[1..7]                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[1]                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[0]                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                        ;
; system:u0|uart:homemade_uart|action_read_from_uart                                                                                                                                                                                                                                                                                        ; Merged with system:u0|uart:homemade_uart|was_read                                                                                                                                                                                                                                                                                                     ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[11]                                                                                                                                                                                                                                                                           ; Merged with system:u0|uart:homemade_uart|read:read_0|counter_stop_value[13]                                                                                                                                                                                                                                                                           ;
; system:u0|uart:homemade_uart|write:write_0|counter_stop_value[11]                                                                                                                                                                                                                                                                         ; Merged with system:u0|uart:homemade_uart|write:write_0|counter_stop_value[13]                                                                                                                                                                                                                                                                         ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..17]                                                                                                                                                                                                                                         ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                                                                            ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                    ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:homemade_uart_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_led_s1_translator|waitrequest_reset_override                                                                                                                                                                                                     ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                          ;
; system:u0|uart:homemade_uart|write:write_0|counter_stop_value[14]                                                                                                                                                                                                                                                                         ; Merged with system:u0|uart:homemade_uart|read:read_0|counter_stop_value[14]                                                                                                                                                                                                                                                                           ;
; system:u0|uart:homemade_uart|write:write_0|counter_stop_value[12]                                                                                                                                                                                                                                                                         ; Merged with system:u0|uart:homemade_uart|read:read_0|counter_stop_value[12]                                                                                                                                                                                                                                                                           ;
; system:u0|uart:homemade_uart|write:write_0|counter_stop_value[8]                                                                                                                                                                                                                                                                          ; Merged with system:u0|uart:homemade_uart|read:read_0|counter_stop_value[8]                                                                                                                                                                                                                                                                            ;
; system:u0|uart:homemade_uart|write:write_0|counter_stop_value[7]                                                                                                                                                                                                                                                                          ; Merged with system:u0|uart:homemade_uart|read:read_0|counter_stop_value[7]                                                                                                                                                                                                                                                                            ;
; system:u0|uart:homemade_uart|write:write_0|counter_stop_value[6]                                                                                                                                                                                                                                                                          ; Merged with system:u0|uart:homemade_uart|read:read_0|counter_stop_value[6]                                                                                                                                                                                                                                                                            ;
; system:u0|uart:homemade_uart|write:write_0|counter_stop_value[4]                                                                                                                                                                                                                                                                          ; Merged with system:u0|uart:homemade_uart|read:read_0|counter_stop_value[4]                                                                                                                                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                  ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                   ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                   ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                    ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[1,5..9,11..18]                                                                                                                                                                                                                                ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[17..23]                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[16]                                                                                                                                                                                                    ;
; system:u0|uart:homemade_uart|write:write_0|counter_stop_value[13]                                                                                                                                                                                                                                                                         ; Merged with system:u0|uart:homemade_uart|read:read_0|counter_stop_value[13]                                                                                                                                                                                                                                                                           ;
; system:u0|uart:homemade_uart|write:write_0|counter_stop_value[10]                                                                                                                                                                                                                                                                         ; Merged with system:u0|uart:homemade_uart|read:read_0|counter_stop_value[10]                                                                                                                                                                                                                                                                           ;
; system:u0|uart:homemade_uart|write:write_0|counter_stop_value[9]                                                                                                                                                                                                                                                                          ; Merged with system:u0|uart:homemade_uart|read:read_0|counter_stop_value[9]                                                                                                                                                                                                                                                                            ;
; system:u0|uart:homemade_uart|write:write_0|counter_stop_value[5]                                                                                                                                                                                                                                                                          ; Merged with system:u0|uart:homemade_uart|read:read_0|counter_stop_value[5]                                                                                                                                                                                                                                                                            ;
; system:u0|uart:homemade_uart|write:write_0|counter_stop_value[3]                                                                                                                                                                                                                                                                          ; Merged with system:u0|uart:homemade_uart|read:read_0|counter_stop_value[3]                                                                                                                                                                                                                                                                            ;
; system:u0|uart:homemade_uart|write:write_0|counter_stop_value[2]                                                                                                                                                                                                                                                                          ; Merged with system:u0|uart:homemade_uart|read:read_0|counter_stop_value[2]                                                                                                                                                                                                                                                                            ;
; system:u0|uart:homemade_uart|write:write_0|counter_stop_value[1]                                                                                                                                                                                                                                                                          ; Merged with system:u0|uart:homemade_uart|read:read_0|counter_stop_value[1]                                                                                                                                                                                                                                                                            ;
; system:u0|uart:homemade_uart|write:write_0|counter_stop_value[0]                                                                                                                                                                                                                                                                          ; Merged with system:u0|uart:homemade_uart|read:read_0|counter_stop_value[0]                                                                                                                                                                                                                                                                            ;
; system:u0|uart:homemade_uart|avs_readdata[0]~en                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|uart:homemade_uart|avs_readdata[1]~en                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|uart:homemade_uart|avs_readdata[2]~en                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|uart:homemade_uart|avs_readdata[3]~en                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|uart:homemade_uart|avs_readdata[4]~en                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|uart:homemade_uart|avs_readdata[5]~en                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|uart:homemade_uart|avs_readdata[6]~en                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|uart:homemade_uart|avs_readdata[7]~en                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                   ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                   ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                   ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                   ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:homemade_uart_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:homemade_uart_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:homemade_uart_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:homemade_uart_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|uart:homemade_uart|read:read_0|read_vector[7]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 465                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                       ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                   ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                     ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                        ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[1][78],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                     ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                            ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][78],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                       ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[1][78],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:homemade_uart_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                      ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ;                           ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                       ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                            ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                             ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                             ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                             ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                             ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                             ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                                             ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                                                                             ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[1]                                                                                                                                                                                                                                             ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                      ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                           ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                             ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                        ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                        ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                          ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                 ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                  ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                       ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                       ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                         ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                  ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                      ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                      ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                        ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                             ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                           ; Stuck at GND              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                       ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                      ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                      ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                       ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                        ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                       ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                             ; Stuck at VCC              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                             ; Stuck at VCC              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4870  ;
; Number of registers using Synchronous Clear  ; 408   ;
; Number of registers using Synchronous Load   ; 589   ;
; Number of registers using Asynchronous Clear ; 2646  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2366  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                            ; 33      ;
; system:u0|system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                         ; 7       ;
; system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                            ; 1       ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[10]                                                                                                                                                                                                                                                                 ; 6       ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[6]                                                                                                                                                                                                                                                                  ; 6       ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[3]                                                                                                                                                                                                                                                                  ; 6       ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[4]                                                                                                                                                                                                                                                                  ; 6       ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[12]                                                                                                                                                                                                                                                                 ; 6       ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[28]                                                                                                                                                                                                                                                   ; 1       ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|ready                                                                                                                                                                                                                                                                  ; 1       ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[24]                                                                                                                                                                                                                                                   ; 1       ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[26]                                                                                                                                                                                                                                                   ; 1       ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[22]                                                                                                                                                                                                                                                   ; 1       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                          ; 2       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                          ; 2       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                             ; 8       ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                         ; 1       ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                         ; 4       ;
; system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                            ; 2       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                        ; 11      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[36]                                                                                                                                                                                                                                                   ; 1       ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[32]                                                                                                                                                                                                                                                   ; 1       ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[34]                                                                                                                                                                                                                                                   ; 1       ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[30]                                                                                                                                                                                                                                                   ; 1       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                             ; 2       ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                         ; 1       ;
; system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                            ; 1       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                  ; 3       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                      ; 1       ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                         ; 1       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                            ; 3       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                    ; 1       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[15]                                                                                                                                                                                                                                   ; 1       ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                             ; 1       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                                           ; 8       ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                              ; 1       ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                              ; 1       ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[22]                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[24]                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[26]                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[28]                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[30]                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[32]                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[34]                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[36]                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[12]                                                                                                                                                                                                                                                          ; 3       ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[10]                                                                                                                                                                                                                                                          ; 3       ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[6]                                                                                                                                                                                                                                                           ; 3       ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[3]                                                                                                                                                                                                                                                           ; 3       ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[4]                                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 60                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                         ;
+-------------------------------------------------------------------------------+--------------------------------------------------------------------+
; Register Name                                                                 ; RAM Name                                                           ;
+-------------------------------------------------------------------------------+--------------------------------------------------------------------+
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[0]    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[1]    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[2]    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[3]    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[4]    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[5]    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[6]    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[7]    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[8]    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[9]    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[10]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[11]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[12]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[13]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[14]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[15]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[16]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[17]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[18]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[19]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[20]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[21]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[22]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[23]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[24]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[25]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[26]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[27]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[28]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[29]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[30]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[31]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[32]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[33]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[34]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[35]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0_bypass[36]   ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0   ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[0]  ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[1]  ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[2]  ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[3]  ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[4]  ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[5]  ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[6]  ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[7]  ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[8]  ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[9]  ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[10] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[11] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[12] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[13] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[14] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[15] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[16] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[17] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[18] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[19] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[20] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[21] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[22] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[23] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[24] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[25] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[26] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[27] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[28] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[29] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[30] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[31] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[32] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[33] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[34] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[35] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0_bypass[36] ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0 ;
+-------------------------------------------------------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|uart:homemade_uart|write:write_0|current_step[3]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|d_byteenable[3]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_address_tag_field[7]                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:homemade_uart_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|uart:homemade_uart|write:write_0|counter[10]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_st_data[30]                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|uart:homemade_uart|read:read_0|counter[3]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_slow_inst_result[6]                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_slow_inst_result[11]                                                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[7]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_rot_mask[3]                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|d_writedata[4]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]                                                                                               ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]                                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]                                                                                   ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_inst_result[14]                                                                                                                                                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                                                               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_inst_result[25]                                                                                                                                                                                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|uart:homemade_uart|read:read_0|current_step[0]                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[16]                                                                                                                                                                                                                                         ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[13]                                                                                                                                                                                                                                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                     ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[10]                                                                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|src_channel[1]                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_rot[23]                                                                                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|dc_data_rd_port_addr[6]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[1]                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated|mux_5hb:mux2|l2_w18_n0_mux_dataout                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[18]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[13]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[27]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_rot_step1[8]                                                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system:u0|uart:homemade_uart|read:read_0|ShiftLeft0                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system:u0|uart:homemade_uart|read:read_0|ShiftLeft0                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_logic_result[31]                                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|src_data[80]                                                                                                                                                                                                                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[16]                                                                                                                                                                                                                                       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|D_src2_reg[1]                                                                                                                                                                                                                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[6]                                                                                                                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[8]                                                                                                                                                                                                                                        ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|F_ic_tag_rd_addr_nxt[2]                                                                                                                                                                                                                                        ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller   ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|uart:homemade_uart|read_buffer:read_buffer_0|altsyncram:reg_rtl_0|altsyncram_04u1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|uart:homemade_uart|write_buffer:write_buffer_0|altsyncram:reg_rtl_0|altsyncram_5rs1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-----------------------------+--------------------------------------------------+
; Parameter Name ; Value                       ; Type                                             ;
+----------------+-----------------------------+--------------------------------------------------+
; INIT_FILE      ; system_onchip_memory2_0.hex ; String                                           ;
+----------------+-----------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                   ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                                                ;
; WIDTH_A                            ; 32                          ; Signed Integer                                         ;
; WIDTHAD_A                          ; 15                          ; Signed Integer                                         ;
; NUMWORDS_A                         ; 32768                       ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                ;
; WIDTH_B                            ; 1                           ; Untyped                                                ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 4                           ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                   ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                ;
; INIT_FILE                          ; system_onchip_memory2_0.hex ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 32768                       ; Signed Integer                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_6dn1             ; Untyped                                                ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:homemade_uart_avalon_slave_0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_led_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:homemade_uart_avalon_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:homemade_uart_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_led_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                            ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_003|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_004|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_005:router_005|system_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_005:router_006|system_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_007|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                               ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                      ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 189                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 189                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 588                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 189                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:u0|uart:homemade_uart|read_buffer:read_buffer_0|altsyncram:reg_rtl_0 ;
+------------------------------------+--------------------------------------------------+--------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                 ;
+------------------------------------+--------------------------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                              ;
; OPERATION_MODE                     ; DUAL_PORT                                        ; Untyped                              ;
; WIDTH_A                            ; 8                                                ; Untyped                              ;
; WIDTHAD_A                          ; 10                                               ; Untyped                              ;
; NUMWORDS_A                         ; 1024                                             ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                              ;
; WIDTH_B                            ; 8                                                ; Untyped                              ;
; WIDTHAD_B                          ; 10                                               ; Untyped                              ;
; NUMWORDS_B                         ; 1024                                             ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0                                           ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                              ;
; BYTE_SIZE                          ; 8                                                ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                              ;
; INIT_FILE                          ; db/uart_system.ram0_read_buffer_413442e8.hdl.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_04u1                                  ; Untyped                              ;
+------------------------------------+--------------------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:u0|uart:homemade_uart|write_buffer:write_buffer_0|altsyncram:reg_rtl_0 ;
+------------------------------------+---------------------------------------------------+---------------------------------------+
; Parameter Name                     ; Value                                             ; Type                                  ;
+------------------------------------+---------------------------------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT                                         ; Untyped                               ;
; WIDTH_A                            ; 8                                                 ; Untyped                               ;
; WIDTHAD_A                          ; 10                                                ; Untyped                               ;
; NUMWORDS_A                         ; 1024                                              ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                               ;
; WIDTH_B                            ; 8                                                 ; Untyped                               ;
; WIDTHAD_B                          ; 10                                                ; Untyped                               ;
; NUMWORDS_B                         ; 1024                                              ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0                                            ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                               ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                          ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                               ;
; INIT_FILE                          ; db/uart_system.ram0_write_buffer_6d309d99.hdl.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V                                         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_5rs1                                   ; Untyped                               ;
+------------------------------------+---------------------------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                 ;
; Entity Instance            ; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
; Entity Instance            ; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Name                                      ; Value                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                             ;
; Entity Instance                           ; system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 32                                                                            ;
;     -- NUMWORDS_A                         ; 32768                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|altsyncram:reg_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                     ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 8                                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                      ;
; Entity Instance                           ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|altsyncram:reg_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                     ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 8                                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------+
; Port           ; Type  ; Severity ; Details                                  ;
+----------------+-------+----------+------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                             ;
; reset_in2      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                             ;
+----------------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_005:router_005|system_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_led_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:homemade_uart_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:homemade_uart_avalon_slave_0_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                        ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_led_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:homemade_uart_avalon_slave_0_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                            ;
+--------+-------+----------+----------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                       ;
+--------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+------------------------------------+
; Port          ; Type   ; Severity ; Details                            ;
+---------------+--------+----------+------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected             ;
+---------------+--------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic"                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_jtag_uart_0:jtag_uart_0"                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0"                                                                                                      ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                             ; Type   ; Severity ; Details                                                                             ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; pio_0_external_connection_export ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 189                 ; 189              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2136                        ;
;     CLR               ; 389                         ;
;     CLR SCLR          ; 45                          ;
;     CLR SLD           ; 37                          ;
;     ENA               ; 132                         ;
;     ENA CLR           ; 999                         ;
;     ENA CLR SCLR      ; 99                          ;
;     ENA CLR SCLR SLD  ; 57                          ;
;     ENA CLR SLD       ; 93                          ;
;     ENA SCLR          ; 62                          ;
;     ENA SCLR SLD      ; 18                          ;
;     ENA SLD           ; 20                          ;
;     SLD               ; 32                          ;
;     plain             ; 153                         ;
; arriav_io_obuf        ; 36                          ;
; arriav_lcell_comb     ; 2097                        ;
;     arith             ; 264                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 152                         ;
;         2 data inputs ; 77                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 32                          ;
;         7 data inputs ; 32                          ;
;     normal            ; 1801                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 220                         ;
;         3 data inputs ; 282                         ;
;         4 data inputs ; 360                         ;
;         5 data inputs ; 432                         ;
;         6 data inputs ; 482                         ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 104                         ;
; stratixv_ram_block    ; 379                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.47                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 94                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 91                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 14                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
; pzdyqx:nabboc  ; 00:00:01     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                                                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                    ; Details                                                                                  ;
+----------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; system:u0|clk_clk                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_CLK1_50                                                                                                                         ; N/A                                                                                      ;
; system:u0|clk_clk                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_CLK1_50                                                                                                                         ; N/A                                                                                      ;
; system:u0|homemade_uart_external_connections_rx                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[5]                                                                                                                            ; N/A                                                                                      ;
; system:u0|homemade_uart_external_connections_rx                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[5]                                                                                                                            ; N/A                                                                                      ;
; system:u0|homemade_uart_external_connections_tx                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|Selector0~0                                                                               ; N/A                                                                                      ;
; system:u0|homemade_uart_external_connections_tx                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|Selector0~0                                                                               ; N/A                                                                                      ;
; system:u0|reset_reset_n                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY_N[1]                                                                                                                             ; N/A                                                                                      ;
; system:u0|reset_reset_n                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY_N[1]                                                                                                                             ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_address[0]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_address[0]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_address[1]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_address_offset_field[1]                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_address[1]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_address_offset_field[1]                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_read                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:homemade_uart_avalon_slave_0_agent|m0_read~1          ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_read                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:homemade_uart_avalon_slave_0_agent|m0_read~1          ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_write                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:homemade_uart_avalon_slave_0_translator|av_write ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_write                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:homemade_uart_avalon_slave_0_translator|av_write ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_writedata[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|d_writedata[0]                                                                            ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_writedata[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|d_writedata[0]                                                                            ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_writedata[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|d_writedata[1]                                                                            ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_writedata[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|d_writedata[1]                                                                            ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_writedata[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|d_writedata[2]                                                                            ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_writedata[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|d_writedata[2]                                                                            ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_writedata[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|d_writedata[3]                                                                            ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_writedata[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|d_writedata[3]                                                                            ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_writedata[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|d_writedata[4]                                                                            ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_writedata[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|d_writedata[4]                                                                            ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_writedata[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|d_writedata[5]                                                                            ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_writedata[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|d_writedata[5]                                                                            ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_writedata[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|d_writedata[6]                                                                            ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_writedata[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|d_writedata[6]                                                                            ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_writedata[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|d_writedata[7]                                                                            ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_writedata[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|d_writedata[7]                                                                            ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|clk                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_CLK1_50                                                                                                                         ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|clk                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_CLK1_50                                                                                                                         ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|reset                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|altera_reset_controller:rst_controller|r_sync_rst~_wirecell                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|reset                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|altera_reset_controller:rst_controller|r_sync_rst~_wirecell                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|rx                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[5]                                                                                                                            ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|rx                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[5]                                                                                                                            ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|tx                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|Selector0~0                                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|tx                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|Selector0~0                                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|clk                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_CLK1_50                                                                                                                         ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|clk                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_CLK1_50                                                                                                                         ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|next_item               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|written                                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|next_item               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|written                                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|not_empty               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|not_empty                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|not_empty               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|not_empty                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reset                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|altera_reset_controller:rst_controller|r_sync_rst~_wirecell                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reset                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|altera_reset_controller:rst_controller|r_sync_rst~_wirecell                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|write                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|action_write_to_uart                                                                                    ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|write                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|action_write_to_uart                                                                                    ; N/A                                                                                      ;
; FPGA_CLK1_50~inputCLKENA0                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; FPGA_CLK1_50                                                                                                                         ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|avs_readdata[0]                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|avs_readdata[0]                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|avs_readdata[1]                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|avs_readdata[1]                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|avs_readdata[2]                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|avs_readdata[2]                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|avs_readdata[3]                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|avs_readdata[3]                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|avs_readdata[4]                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|avs_readdata[4]                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|avs_readdata[5]                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|avs_readdata[5]                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|avs_readdata[6]                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|avs_readdata[6]                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|avs_readdata[7]                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|avs_readdata[7]                                     ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|flags:flags_0|rddata[0]                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|flags:flags_0|rddata[0]                                                                                 ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|flags:flags_0|rddata[0]                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|flags:flags_0|rddata[0]                                                                                 ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|change_step                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|change_step                                                                                 ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|change_step                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|change_step                                                                                 ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[0]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[0]                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[0]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[0]                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[10]                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[10]                                                                                 ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[10]                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[10]                                                                                 ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[11]                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[11]                                                                                 ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[11]                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[11]                                                                                 ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[12]                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[12]                                                                                 ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[12]                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[12]                                                                                 ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[13]                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[13]                                                                                 ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[13]                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[13]                                                                                 ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[14]                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[14]                                                                                 ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[14]                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[14]                                                                                 ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[15]                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[15]                                                                                 ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[15]                             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[15]                                                                                 ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[1]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[1]                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[1]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[1]                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[2]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[2]                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[2]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[2]                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[3]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[3]                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[3]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[3]                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[4]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[4]                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[4]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[4]                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[5]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[5]                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[5]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[5]                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[6]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[6]                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[6]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[6]                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[7]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[7]                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[7]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[7]                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[8]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[8]                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[8]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[8]                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[9]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[9]                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter[9]                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter[9]                                                                                  ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[0]                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[0]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[0]                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[10]                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[10]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[10]                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[11]                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[11]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[11]                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[12]                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[12]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[12]                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[13]                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[13]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[13]                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[14]                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[14]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[14]                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[15]                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[15]           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[15]                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[1]                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[1]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[1]                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[2]                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[2]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[2]                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[3]                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[3]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[3]                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[4]                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[4]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[4]                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[5]                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[5]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[5]                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[6]                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[6]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[6]                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[7]                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[7]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[7]                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[8]                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[8]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[8]                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[9]                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[9]            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_setted_stop_value[9]                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[0]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[0]                                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[0]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[0]                                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[10]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[10]                                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[10]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[10]                                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[11]                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[11]                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[12]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[12]                                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[12]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[12]                                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[13]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[13]                                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[13]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[13]                                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[14]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[14]                                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[14]                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[14]                                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[1]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[1]                                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[1]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[1]                                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[2]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[2]                                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[2]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[2]                                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[3]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[3]                                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[3]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[3]                                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[4]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[4]                                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[4]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[4]                                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[5]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[5]                                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[5]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[5]                                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[6]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[6]                                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[6]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[6]                                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[7]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[7]                                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[7]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[7]                                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[8]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[8]                                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[8]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[8]                                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[9]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[9]                                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[9]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|counter_stop_value[9]                                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|current_step[0]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|current_step[0]                                                                             ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|current_step[0]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|current_step[0]                                                                             ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|current_step[1]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|current_step[1]                                                                             ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|current_step[1]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|current_step[1]                                                                             ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|current_step[2]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|current_step[2]                                                                             ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|current_step[2]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|current_step[2]                                                                             ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|current_step[3]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|current_step[3]                                                                             ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|current_step[3]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|current_step[3]                                                                             ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|raz                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|raz                                                                                         ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|raz                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|raz                                                                                         ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|rddata[0]                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|rddata[0]                                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|rddata[0]                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|rddata[0]                                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|rddata[1]                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|rddata[1]                                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|rddata[1]                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|rddata[1]                                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|rddata[2]                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|rddata[2]                                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|rddata[2]                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|rddata[2]                                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|rddata[3]                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|rddata[3]                                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|rddata[3]                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|rddata[3]                                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|rddata[4]                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|rddata[4]                                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|rddata[4]                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|rddata[4]                                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|rddata[5]                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|rddata[5]                                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|rddata[5]                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|rddata[5]                                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|rddata[6]                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|rddata[6]                                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|rddata[6]                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|rddata[6]                                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|rddata[7]                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|rddata[7]                                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|rddata[7]                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|rddata[7]                                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|read                                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|read                                                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|read                                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|read                                                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|read_vector[0]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|read_vector[0]                                                                              ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|read_vector[0]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|read_vector[0]                                                                              ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|read_vector[1]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|read_vector[1]                                                                              ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|read_vector[1]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|read_vector[1]                                                                              ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|read_vector[2]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|read_vector[2]                                                                              ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|read_vector[2]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|read_vector[2]                                                                              ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|read_vector[3]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|read_vector[3]                                                                              ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|read_vector[3]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|read_vector[3]                                                                              ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|read_vector[4]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|read_vector[4]                                                                              ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|read_vector[4]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|read_vector[4]                                                                              ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|read_vector[5]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|read_vector[5]                                                                              ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|read_vector[5]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|read_vector[5]                                                                              ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|read_vector[6]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|read_vector[6]                                                                              ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|read_vector[6]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|read_vector[6]                                                                              ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|read_vector[7]                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|read:read_0|read_vector[7]                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|read:read_0|rx_vector[0]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|rx_vector[0]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|rx_vector[0]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read:read_0|rx_vector[0]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read:read_0|waiting                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|read:read_0|waiting                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[0]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[0]                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[0]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[0]                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[1]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[1]                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[1]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[1]                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[2]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[2]                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[2]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[2]                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[3]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[3]                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[3]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[3]                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[4]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[4]                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[4]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[4]                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[5]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[5]                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[5]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[5]                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[6]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[6]                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[6]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[6]                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[7]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[7]                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[7]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[7]                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[8]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[8]                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[8]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[8]                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[9]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[9]                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[9]    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_read_address[9]                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[0]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[0]                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[0]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[0]                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[1]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[1]                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[1]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[1]                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[2]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[2]                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[2]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[2]                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[3]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[3]                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[3]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[3]                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[4]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[4]                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[4]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[4]                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[5]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[5]                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[5]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[5]                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[6]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[6]                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[6]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[6]                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[7]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[7]                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[7]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[7]                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[8]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[8]                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[8]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[8]                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[9]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[9]                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[9]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|buffer_write_address[9]                                                       ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[0]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[0]                                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[0]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[0]                                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[1]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[1]                                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[1]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[1]                                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[2]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[2]                                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[2]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[2]                                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[3]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[3]                                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[3]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[3]                                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[4]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[4]                                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[4]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[4]                                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[5]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[5]                                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[5]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[5]                                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[6]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[6]                                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[6]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[6]                                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[7]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[7]                                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[7]                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|rddata[7]                                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg~27                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg~27                                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg~27                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg~27                                                                        ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|was_write                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|read_buffer:read_buffer_0|was_write                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|setup:setup_0|parameters[0]                         ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|setup:setup_0|parameters[0]                         ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|setup:setup_0|parameters[1]                         ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|setup:setup_0|parameters[1]                         ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|setup:setup_0|parameters[2]                         ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|setup:setup_0|parameters[2]                         ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|setup:setup_0|parameters[3]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|setup:setup_0|parameters[3]                                                                             ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|setup:setup_0|parameters[3]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|setup:setup_0|parameters[3]                                                                             ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|setup:setup_0|parameters[4]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|setup:setup_0|parameters[4]                                                                             ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|setup:setup_0|parameters[4]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|setup:setup_0|parameters[4]                                                                             ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|setup:setup_0|parameters[5]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|setup:setup_0|parameters[5]                                                                             ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|setup:setup_0|parameters[5]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|setup:setup_0|parameters[5]                                                                             ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|setup:setup_0|parameters[6]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|setup:setup_0|parameters[6]                                                                             ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|setup:setup_0|parameters[6]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|setup:setup_0|parameters[6]                                                                             ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|setup:setup_0|parameters[7]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|setup:setup_0|parameters[7]                                                                             ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|setup:setup_0|parameters[7]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|setup:setup_0|parameters[7]                                                                             ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|change_step                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|change_step                                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|change_step                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|change_step                                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[0]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[0]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[0]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[0]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[10]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[10]                                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[10]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[10]                                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[11]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[11]                                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[11]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[11]                                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[12]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[12]                                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[12]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[12]                                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[13]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[13]                                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[13]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[13]                                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[14]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[14]                                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[14]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[14]                                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[15]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[15]                                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[15]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[15]                                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[16]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[16]                                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[16]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[16]                                                                               ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[1]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[1]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[1]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[1]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[2]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[2]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[2]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[2]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[3]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[3]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[3]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[3]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[4]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[4]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[4]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[4]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[5]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[5]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[5]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[5]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[6]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[6]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[6]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[6]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[7]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[7]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[7]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[7]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[8]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[8]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[8]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[8]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[9]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[9]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|counter[9]                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|counter[9]                                                                                ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|current_step[0]                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|current_step[0]                                                                           ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|current_step[0]                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|current_step[0]                                                                           ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|current_step[1]                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|current_step[1]                                                                           ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|current_step[1]                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|current_step[1]                                                                           ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|current_step[2]                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|current_step[2]                                                                           ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|current_step[2]                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|current_step[2]                                                                           ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|current_step[3]                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|current_step[3]                                                                           ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|current_step[3]                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|current_step[3]                                                                           ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|tx                                    ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|write:write_0|tx                                    ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|write:write_0|written                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|written                                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write:write_0|written                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write:write_0|written                                                                                   ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|already_read            ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|already_read            ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[0]                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[0]                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[1]                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[1]                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[2]                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[2]                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[3]                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[3]                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[4]                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[4]                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[5]                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[5]                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[6]                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[6]                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[7]                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[7]                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[8]                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[8]                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[9]                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_read_address[9]                                                      ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[0] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[0]                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[0] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[0]                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[1] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[1]                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[1] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[1]                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[2] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[2]                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[2] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[2]                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[3] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[3]                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[3] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[3]                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[4] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[4]                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[4] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[4]                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[5] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[5]                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[5] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[5]                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[6] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[6]                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[6] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[6]                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[7] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[7]                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[7] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[7]                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[8] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[8]                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[8] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[8]                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[9] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[9]                                                     ; N/A                                                                                      ;
; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[9] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; system:u0|uart:homemade_uart|write_buffer:write_buffer_0|buffer_write_address[9]                                                     ; N/A                                                                                      ;
+----------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 23 01:03:25 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart_system -c uart_system
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "system.qsys"
Info (12250): 2018.11.23.01:05:44 Progress: Loading quartus/system.qsys
Info (12250): 2018.11.23.01:05:45 Progress: Reading input file
Info (12250): 2018.11.23.01:05:45 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2018.11.23.01:05:47 Progress: Parameterizing module clk_0
Info (12250): 2018.11.23.01:05:47 Progress: Adding homemade_uart [uart_interface 1.0]
Info (12250): 2018.11.23.01:05:48 Progress: Parameterizing module homemade_uart
Info (12250): 2018.11.23.01:05:48 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info (12250): 2018.11.23.01:05:48 Progress: Parameterizing module jtag_uart_0
Info (12250): 2018.11.23.01:05:48 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info (12250): 2018.11.23.01:05:48 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2018.11.23.01:05:48 Progress: Adding nios_led [altera_avalon_pio 18.1]
Info (12250): 2018.11.23.01:05:48 Progress: Parameterizing module nios_led
Info (12250): 2018.11.23.01:05:48 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2018.11.23.01:05:48 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2018.11.23.01:05:48 Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Info (12250): 2018.11.23.01:05:48 Progress: Parameterizing module sysid
Info (12250): 2018.11.23.01:05:48 Progress: Building connections
Info (12250): 2018.11.23.01:05:49 Progress: Parameterizing connections
Info (12250): 2018.11.23.01:05:49 Progress: Validating
Info (12250): 2018.11.23.01:05:49 Progress: Done reading input file
Info (12250): System.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): System.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): System.sysid: Time stamp will be automatically updated when this component is generated.
Info (12250): System: Generating system "system" for QUARTUS_SYNTH
Info (12250): Homemade_uart: "system" instantiated uart_interface "homemade_uart"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/Nicolas/AppData/Local/Temp/alt7858_8122413664841194197.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Nicolas/AppData/Local/Temp/alt7858_8122413664841194197.dir/0003_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'
Info (12250): Jtag_uart_0: "system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Nios2_gen2_0: "system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Nios_led: Starting RTL generation for module 'system_nios_led'
Info (12250): Nios_led:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_nios_led --dir=C:/Users/Nicolas/AppData/Local/Temp/alt7858_8122413664841194197.dir/0004_nios_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Nicolas/AppData/Local/Temp/alt7858_8122413664841194197.dir/0004_nios_led_gen//system_nios_led_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Nios_led: Done RTL generation for module 'system_nios_led'
Info (12250): Nios_led: "system" instantiated altera_avalon_pio "nios_led"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'system_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_memory2_0 --dir=C:/Users/Nicolas/AppData/Local/Temp/alt7858_8122413664841194197.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Nicolas/AppData/Local/Temp/alt7858_8122413664841194197.dir/0005_onchip_memory2_0_gen//system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'system_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Sysid: "system" instantiated altera_avalon_sysid_qsys "sysid"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'system_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_nios2_gen2_0_cpu --dir=C:/Users/Nicolas/AppData/Local/Temp/alt7858_8122413664841194197.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Nicolas/AppData/Local/Temp/alt7858_8122413664841194197.dir/0009_cpu_gen//system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2018.11.23 01:06:03 (*) Starting Nios II generation
Info (12250): Cpu: # 2018.11.23 01:06:03 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2018.11.23 01:06:04 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2018.11.23 01:06:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2018.11.23 01:06:04 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2018.11.23 01:06:04 (*)   Plaintext license not found.
Info (12250): Cpu: # 2018.11.23 01:06:04 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2018.11.23 01:06:04 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2018.11.23 01:06:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2018.11.23 01:06:04 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2018.11.23 01:06:04 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2018.11.23 01:06:04 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2018.11.23 01:06:04 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2018.11.23 01:06:04 (*)     Testbench
Info (12250): Cpu: # 2018.11.23 01:06:05 (*)     Instruction decoding
Info (12250): Cpu: # 2018.11.23 01:06:05 (*)       Instruction fields
Info (12250): Cpu: # 2018.11.23 01:06:05 (*)       Instruction decodes
Info (12250): Cpu: # 2018.11.23 01:06:05 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2018.11.23 01:06:05 (*)       Instruction controls
Info (12250): Cpu: # 2018.11.23 01:06:05 (*)     Pipeline frontend
Info (12250): Cpu: # 2018.11.23 01:06:05 (*)     Pipeline backend
Info (12250): Cpu: # 2018.11.23 01:06:07 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2018.11.23 01:06:09 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2018.11.23 01:06:09 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'system_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info (12250): Reusing file Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info (12250): Reusing file Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): System: Done "system" with 31 modules, 57 files
Info (12249): Finished elaborating Platform Designer system entity "system.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /embedded_systems/lab02/uart_pi/hw/hdl/de0_nano_soc_top_level.vhd
    Info (12022): Found design unit 1: DE0_Nano_SoC_top_level-rtl File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 107
    Info (12023): Found entity 1: DE0_Nano_SoC_top_level File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/system/submodules/flags.vhd
    Info (12022): Found design unit 1: flags-synth File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/flags.vhd Line: 18
    Info (12023): Found entity 1: flags File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/flags.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/system/submodules/read.vhd
    Info (12022): Found design unit 1: read-synth File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/read.vhd Line: 23
    Info (12023): Found entity 1: read File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/read.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/system/submodules/read_buffer.vhd
    Info (12022): Found design unit 1: read_buffer-synth File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/read_buffer.vhd Line: 19
    Info (12023): Found entity 1: read_buffer File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/read_buffer.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/system/submodules/setup.vhd
    Info (12022): Found design unit 1: setup-synth File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/setup.vhd Line: 18
    Info (12023): Found entity 1: setup File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/setup.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_irq_mapper.sv
    Info (12023): Found entity 1: system_irq_mapper File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/system/submodules/system_jtag_uart_0.v
    Info (12023): Found entity 1: system_jtag_uart_0_sim_scfifo_w File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: system_jtag_uart_0_scfifo_w File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: system_jtag_uart_0_sim_scfifo_r File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: system_jtag_uart_0_scfifo_r File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: system_jtag_uart_0 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0.v
    Info (12023): Found entity 1: system_mm_interconnect_0 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_demux File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_demux_001 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux_003 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_default_decode File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_001_default_decode File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_001 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_002_default_decode File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_002 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_005_default_decode File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_005 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux_003 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_mux File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_mux_001 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0.v
    Info (12023): Found entity 1: system_nios2_gen2_0 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_ic_data_module File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: system_nios2_gen2_0_cpu_ic_tag_module File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: system_nios2_gen2_0_cpu_bht_module File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: system_nios2_gen2_0_cpu_register_bank_a_module File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: system_nios2_gen2_0_cpu_register_bank_b_module File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: system_nios2_gen2_0_cpu_dc_tag_module File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: system_nios2_gen2_0_cpu_dc_data_module File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: system_nios2_gen2_0_cpu_dc_victim_module File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: system_nios2_gen2_0_cpu_nios2_oci_debug File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: system_nios2_gen2_0_cpu_nios2_oci_break File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: system_nios2_gen2_0_cpu_nios2_oci_xbrk File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1001
    Info (12023): Found entity 12: system_nios2_gen2_0_cpu_nios2_oci_dbrk File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1262
    Info (12023): Found entity 13: system_nios2_gen2_0_cpu_nios2_oci_itrace File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1451
    Info (12023): Found entity 14: system_nios2_gen2_0_cpu_nios2_oci_td_mode File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1634
    Info (12023): Found entity 15: system_nios2_gen2_0_cpu_nios2_oci_dtrace File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1702
    Info (12023): Found entity 16: system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1784
    Info (12023): Found entity 17: system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1856
    Info (12023): Found entity 18: system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1899
    Info (12023): Found entity 19: system_nios2_gen2_0_cpu_nios2_oci_fifo File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1946
    Info (12023): Found entity 20: system_nios2_gen2_0_cpu_nios2_oci_pib File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2432
    Info (12023): Found entity 21: system_nios2_gen2_0_cpu_nios2_oci_im File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2455
    Info (12023): Found entity 22: system_nios2_gen2_0_cpu_nios2_performance_monitors File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2525
    Info (12023): Found entity 23: system_nios2_gen2_0_cpu_nios2_avalon_reg File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2542
    Info (12023): Found entity 24: system_nios2_gen2_0_cpu_ociram_sp_ram_module File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2635
    Info (12023): Found entity 25: system_nios2_gen2_0_cpu_nios2_ocimem File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2700
    Info (12023): Found entity 26: system_nios2_gen2_0_cpu_nios2_oci File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2881
    Info (12023): Found entity 27: system_nios2_gen2_0_cpu File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_debug_slave_sysclk File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_debug_slave_tck File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_debug_slave_wrapper File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_mult_cell File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_test_bench File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios_led.v
    Info (12023): Found entity 1: system_nios_led File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_onchip_memory2_0.v
    Info (12023): Found entity 1: system_onchip_memory2_0 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sysid.v
    Info (12023): Found entity 1: system_sysid File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_sysid.v Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/system/submodules/uart.vhd
    Info (12022): Found design unit 1: uart-synth File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/uart.vhd Line: 26
    Info (12023): Found entity 1: uart File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/uart.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/system/submodules/write.vhd
    Info (12022): Found design unit 1: write-synth File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/write.vhd Line: 23
    Info (12023): Found entity 1: write File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/write.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/system/submodules/write_buffer.vhd
    Info (12022): Found design unit 1: write_buffer-synth File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/write_buffer.vhd Line: 19
    Info (12023): Found entity 1: write_buffer File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/write_buffer.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/system.v
    Info (12023): Found entity 1: system File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/system.v Line: 6
Info (12127): Elaborating entity "DE0_Nano_SoC_top_level" for the top level hierarchy
Info (12128): Elaborating entity "system" for hierarchy "system:u0" File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 121
Info (12128): Elaborating entity "uart" for hierarchy "system:u0|uart:homemade_uart" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/system.v Line: 78
Warning (10873): Using initial value X (don't care) for net "avs_readdata[31..8]" at uart.vhd(16) File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/uart.vhd Line: 16
Info (12128): Elaborating entity "flags" for hierarchy "system:u0|uart:homemade_uart|flags:flags_0" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/uart.vhd Line: 131
Info (12128): Elaborating entity "setup" for hierarchy "system:u0|uart:homemade_uart|setup:setup_0" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/uart.vhd Line: 139
Warning (10492): VHDL Process Statement warning at setup.vhd(32): signal "must_record" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/setup.vhd Line: 32
Info (12128): Elaborating entity "write_buffer" for hierarchy "system:u0|uart:homemade_uart|write_buffer:write_buffer_0" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/uart.vhd Line: 149
Warning (10492): VHDL Process Statement warning at write_buffer.vhd(75): signal "write" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/write_buffer.vhd Line: 75
Info (12128): Elaborating entity "write" for hierarchy "system:u0|uart:homemade_uart|write:write_0" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/uart.vhd Line: 160
Warning (10492): VHDL Process Statement warning at write.vhd(93): signal "wrdata" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/write.vhd Line: 93
Warning (10492): VHDL Process Statement warning at write.vhd(95): signal "parity" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/write.vhd Line: 95
Info (12128): Elaborating entity "read_buffer" for hierarchy "system:u0|uart:homemade_uart|read_buffer:read_buffer_0" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/uart.vhd Line: 173
Warning (10492): VHDL Process Statement warning at read_buffer.vhd(33): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/read_buffer.vhd Line: 33
Warning (10492): VHDL Process Statement warning at read_buffer.vhd(66): signal "write" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/read_buffer.vhd Line: 66
Info (12128): Elaborating entity "read" for hierarchy "system:u0|uart:homemade_uart|read:read_0" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/uart.vhd Line: 185
Info (12128): Elaborating entity "system_jtag_uart_0" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/system.v Line: 91
Info (12128): Elaborating entity "system_jtag_uart_0_scfifo_w" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "system_jtag_uart_0_scfifo_r" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "system_nios2_gen2_0" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/system.v Line: 122
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_test_bench" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_test_bench:the_system_nios2_gen2_0_cpu_test_bench" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 5972
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_ic_data_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 6974
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 7040
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf
    Info (12023): Found entity 1: altsyncram_rgj1 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_rgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rgj1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_bht_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 7238
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 8195
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 8213
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_mult_cell" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 8798
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altera_mult_add_37p2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 9220
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3pi1.tdf
    Info (12023): Found entity 1: altsyncram_3pi1 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_3pi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3pi1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_dc_data_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 9286
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 9398
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 10151
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 632
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3128
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3151
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3178
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_nios2_gen2_0_cpu_nios2_oci_itrace" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3216
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3231
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace|system_nios2_gen2_0_cpu_nios2_oci_td_mode:system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1752
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3246
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2065
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2074
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2083
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_pib:the_system_nios2_gen2_0_cpu_nios2_oci_pib" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3251
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3265
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3284
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3304
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3406
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "system_nios_led" for hierarchy "system:u0|system_nios_led:nios_led" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/system.v Line: 133
Info (12128): Elaborating entity "system_onchip_memory2_0" for hierarchy "system:u0|system_onchip_memory2_0:onchip_memory2_0" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/system.v Line: 147
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "system_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6dn1.tdf
    Info (12023): Found entity 1: altsyncram_6dn1 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_6dn1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_6dn1" for hierarchy "system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated|decode_8la:decode3" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_6dn1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "system:u0|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated|mux_5hb:mux2" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_6dn1.tdf Line: 44
Info (12128): Elaborating entity "system_sysid" for hierarchy "system:u0|system_sysid:sysid" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/system.v Line: 154
Info (12128): Elaborating entity "system_mm_interconnect_0" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/system.v Line: 207
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 567
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 627
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 691
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:homemade_uart_avalon_slave_0_translator" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 755
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 819
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 883
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 947
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_led_s1_translator" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1011
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1092
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1173
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1257
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1298
Info (12128): Elaborating entity "system_mm_interconnect_0_router" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1939
Info (12128): Elaborating entity "system_mm_interconnect_0_router_default_decode" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 189
Info (12128): Elaborating entity "system_mm_interconnect_0_router_001" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1955
Info (12128): Elaborating entity "system_mm_interconnect_0_router_001_default_decode" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "system_mm_interconnect_0_router_002" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1971
Info (12128): Elaborating entity "system_mm_interconnect_0_router_002_default_decode" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "system_mm_interconnect_0_router_005" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_005:router_005" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2019
Info (12128): Elaborating entity "system_mm_interconnect_0_router_005_default_decode" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_005:router_005|system_mm_interconnect_0_router_005_default_decode:the_default_decode" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2101
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_demux" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2198
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_demux_001" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2221
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_mux" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2238
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_mux_003" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2295
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_demux" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2352
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_demux_003" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2409
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_mux" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2496
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_mux_001" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2519
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2548
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "system_irq_mapper" for hierarchy "system:u0|system_irq_mapper:irq_mapper" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/system.v Line: 214
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:u0|altera_reset_controller:rst_controller" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/system.v Line: 277
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/altera_reset_controller.v Line: 220
Warning (12020): Port "jdo" on the entity instantiation of "the_system_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3216
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_af84.tdf
    Info (12023): Found entity 1: altsyncram_af84 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_af84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/mux_elc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1bi.tdf
    Info (12023): Found entity 1: cntr_1bi File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/cntr_1bi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/cmpr_g9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/cntr_4vi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/cntr_09i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.11.23.01:11:27 Progress: Loading sld2d299352/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d299352/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/sld2d299352/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 222
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "system:u0|uart:homemade_uart|avs_readdata[0]" feeding internal logic into a wire File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/uart.vhd Line: 200
    Warning (13049): Converted tri-state buffer "system:u0|uart:homemade_uart|avs_readdata[1]" feeding internal logic into a wire File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/uart.vhd Line: 200
    Warning (13049): Converted tri-state buffer "system:u0|uart:homemade_uart|avs_readdata[2]" feeding internal logic into a wire File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/uart.vhd Line: 200
    Warning (13049): Converted tri-state buffer "system:u0|uart:homemade_uart|avs_readdata[3]" feeding internal logic into a wire File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/uart.vhd Line: 200
    Warning (13049): Converted tri-state buffer "system:u0|uart:homemade_uart|avs_readdata[4]" feeding internal logic into a wire File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/uart.vhd Line: 200
    Warning (13049): Converted tri-state buffer "system:u0|uart:homemade_uart|avs_readdata[5]" feeding internal logic into a wire File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/uart.vhd Line: 200
    Warning (13049): Converted tri-state buffer "system:u0|uart:homemade_uart|avs_readdata[6]" feeding internal logic into a wire File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/uart.vhd Line: 200
    Warning (13049): Converted tri-state buffer "system:u0|uart:homemade_uart|avs_readdata[7]" feeding internal logic into a wire File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/uart.vhd Line: 200
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:u0|uart:homemade_uart|read_buffer:read_buffer_0|reg_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/uart_system.ram0_read_buffer_413442e8.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:u0|uart:homemade_uart|write_buffer:write_buffer_0|reg_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/uart_system.ram0_write_buffer_6d309d99.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "system:u0|uart:homemade_uart|read_buffer:read_buffer_0|altsyncram:reg_rtl_0"
Info (12133): Instantiated megafunction "system:u0|uart:homemade_uart|read_buffer:read_buffer_0|altsyncram:reg_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/uart_system.ram0_read_buffer_413442e8.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_04u1.tdf
    Info (12023): Found entity 1: altsyncram_04u1 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_04u1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:u0|uart:homemade_uart|write_buffer:write_buffer_0|altsyncram:reg_rtl_0"
Info (12133): Instantiated megafunction "system:u0|uart:homemade_uart|write_buffer:write_buffer_0|altsyncram:reg_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/uart_system.ram0_write_buffer_6d309d99.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5rs1.tdf
    Info (12023): Found entity 1: altsyncram_5rs1 File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/altsyncram_5rs1.tdf Line: 27
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[4]" and its non-tri-state driver. File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1[4]~synth" File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "pre_syn.bp.u0_homemade_uart_external_connections_rx" driven by bidirectional pin "GPIO_1[5]" cannot be tri-stated File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
Warning (14632): Output pin "pre_syn.bp.u0_homemade_uart_rx" driven by bidirectional pin "GPIO_1[5]" cannot be tri-stated File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 50
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register system:u0|uart:homemade_uart|write_buffer:write_buffer_0|ready will power up to High File: Z:/embedded_systems/lab02/uart_pi/hw/quartus/db/ip/system/submodules/write_buffer.vhd Line: 28
Info (17049): 62 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file Z:/embedded_systems/lab02/uart_pi/hw/quartus/output_files/uart_system.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 377 of its 411 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 34 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY_N[0]" File: Z:/embedded_systems/lab02/uart_pi/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 38
Info (21057): Implemented 6927 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 1 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 6312 logic cells
    Info (21064): Implemented 568 RAM segments
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings
    Info: Peak virtual memory: 5094 megabytes
    Info: Processing ended: Fri Nov 23 01:12:55 2018
    Info: Elapsed time: 00:09:30
    Info: Total CPU time (on all processors): 00:09:55


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in Z:/embedded_systems/lab02/uart_pi/hw/quartus/output_files/uart_system.map.smsg.


