<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="HDQ1W" id="HDQ1W">
  
  
  <register acronym="HDQ1W_REVISION" description="This register contains the IP revision code" id="HDQ1W_REVISION" offset="0x0" width="32">
    
  <bitfield begin="31" description=" Reads returns 0" end="8" id="RESERVED_1" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description=" IP revision" end="0" id="REV" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="HDQ1W_TX_DATA" description="This register contains the data to be transmitted." id="HDQ1W_TX_DATA" offset="0x4" width="32">
    
  <bitfield begin="31" description=" Reads returns 0" end="8" id="RESERVED_1" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description=" transmit data" end="0" id="TX_DATA" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="HDQ1W_RX_DATA" description="This register contains the data to be received." id="HDQ1W_RX_DATA" offset="0x8" width="32">
    
  <bitfield begin="31" description=" Reads returns 0" end="8" id="RESERVED_1" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description=" receive data" end="0" id="RX_DATA" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="HDQ1W_CTRL_STS" description="This register provides status information about the module." id="HDQ1W_CTRL_STS" offset="0xC" width="32">
    
  <bitfield begin="31" description=" Reads returns 0" end="11" id="RESERVED_1" rwaccess="RW" width="21"></bitfield>
    
  <bitfield begin="10" description=" BITFSM delay value" end="8" id="BITFSM_DELAY" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="ONE_WIRE_SINGLE_BIT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description=" " end="6" id="INTRMASK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description=" " end="5" id="CLOCKEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" " end="4" id="GO" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="PRESENCEDETECT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" " end="2" id="INITIALIZATION" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" " end="1" id="DIR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" " end="0" id="MODE" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HDQ1W_INT_STS" description="This register controls interrupts status" id="HDQ1W_INT_STS" offset="0x10" width="32">
    
  <bitfield begin="31" description=" Reads returns 0" end="3" id="RESERVED_1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" txcomplete" end="2" id="TXCOMPLETE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description=" rxcomplete" end="1" id="RXCOMPLETE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description=" timeout" end="0" id="TIMEOUT" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="HDQ1W_SYSCONFIG" description="This register controls various bits" id="HDQ1W_SYSCONFIG" offset="0x14" width="32">
    
  <bitfield begin="31" description=" Reads returns 0" end="2" id="RESERVED_1" rwaccess="RW" width="30"></bitfield>
    
  <bitfield begin="1" description=" When '1', start softreset" end="1" id="SOFTRESET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" OCP idle" end="0" id="AUTOIDLE" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="HDQ1W_SYSSTS" description="This register monitors the reset sequence." id="HDQ1W_SYSSTS" offset="0x18" width="32">
    
  <bitfield begin="31" description=" Reads returns 0" end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" reset done" end="0" id="RESETDONE" rwaccess="R" width="1"></bitfield>
  </register>
</module>
