#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Mar 18 14:53:52 2024
# Process ID: 6205
# Current directory: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator
# Command line: vivado
# Log file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/vivado.log
# Journal file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/vivado.jou
# Running On: vanloi-laptop, OS: Linux, CPU Frequency: 3696.642 MHz, CPU Physical cores: 12, Host memory: 16444 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 15000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 25000, output_input_1 = ab, output_forget_1 = ac, output_cell_update_1 = ad, output_output_1 = ae
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'dut' is not declared [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv:118]
ERROR: [VRFC 10-2989] 'dut' is not declared [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv:119]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 0, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 15000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 15000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 0, output_output_3 = ff
At time = 25000, output_input_1 = ab, output_forget_1 = ac, output_cell_update_1 = ad, output_output_1 = ae
At time = 25000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 0, output_output_3 = ff
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 0, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 15000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 15000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 0, output_output_3 = ff
At time = 25000, output_input_1 = ab, output_forget_1 = ac, output_cell_update_1 = ad, output_output_1 = ae
At time = 25000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 0, output_output_3 = ff
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8507.301 ; gain = 0.000 ; free physical = 2107 ; free virtual = 11454
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 0, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 15000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 15000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 0, output_output_3 = ff
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 8528.285 ; gain = 20.984 ; free physical = 2105 ; free virtual = 11476
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 0, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 25000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 25000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 0, output_output_3 = ff
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 0, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 15000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 15000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 0, output_output_3 = ff
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 0, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 25000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 25000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 0, output_output_3 = ff
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 0, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 25000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 25000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 0, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 25000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 25000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 0, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 25000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 25000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 0, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 25000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 25000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 0, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 26000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 26000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 1000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 26000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 26000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'finish_recurrent' is not declared under prefix 'wi' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv:107]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'finish_recurrent' is not declared under prefix 'wi' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv:107]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 1000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 16000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 26000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 26000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/tb_LSTM_unit/uut/wi}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/tb_LSTM_unit/uut/r}} 
add_force {/tb_LSTM_unit/uut/wi/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/tb_LSTM_unit/uut/wi/clk} -radix bin {1 0ns} {0 2500ps} -repeat_every 5000ps -cancel_after 100
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 1000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 0
At time, finish_input = 1, finish_recurrent = 0
At time = 16000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time, finish_input = 0, finish_recurrent = 1
At time, finish_input = 0, finish_recurrent = 1
At time = 26000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 26000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
At time, finish_input = 1, finish_recurrent = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Wavedata 42-604] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 1000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time =                 5000, finish_input = 1, finish_recurrent = 1
At time =                10000, finish_input = 1, finish_recurrent = 0
At time =                15000, finish_input = 1, finish_recurrent = 0
At time = 16000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time =                20000, finish_input = 0, finish_recurrent = 1
At time =                25000, finish_input = 0, finish_recurrent = 1
At time = 26000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 26000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time =                30000, finish_input = 1, finish_recurrent = 1
At time =                35000, finish_input = 1, finish_recurrent = 1
At time =                40000, finish_input = 1, finish_recurrent = 1
At time =                45000, finish_input = 1, finish_recurrent = 1
At time =                50000, finish_input = 1, finish_recurrent = 1
At time =                55000, finish_input = 1, finish_recurrent = 1
At time =                60000, finish_input = 1, finish_recurrent = 1
At time =                65000, finish_input = 1, finish_recurrent = 1
At time =                70000, finish_input = 1, finish_recurrent = 1
At time =                75000, finish_input = 1, finish_recurrent = 1
At time =                80000, finish_input = 1, finish_recurrent = 1
At time =                85000, finish_input = 1, finish_recurrent = 1
At time =                90000, finish_input = 1, finish_recurrent = 1
At time =                95000, finish_input = 1, finish_recurrent = 1
At time =               100000, finish_input = 1, finish_recurrent = 1
At time =               105000, finish_input = 1, finish_recurrent = 1
At time =               110000, finish_input = 1, finish_recurrent = 1
At time =               115000, finish_input = 1, finish_recurrent = 1
At time =               120000, finish_input = 1, finish_recurrent = 1
At time =               125000, finish_input = 1, finish_recurrent = 1
At time =               130000, finish_input = 1, finish_recurrent = 1
At time =               135000, finish_input = 1, finish_recurrent = 1
At time =               140000, finish_input = 1, finish_recurrent = 1
At time =               145000, finish_input = 1, finish_recurrent = 1
At time =               150000, finish_input = 1, finish_recurrent = 1
At time =               155000, finish_input = 1, finish_recurrent = 1
At time =               160000, finish_input = 1, finish_recurrent = 1
At time =               165000, finish_input = 1, finish_recurrent = 1
At time =               170000, finish_input = 1, finish_recurrent = 1
At time =               175000, finish_input = 1, finish_recurrent = 1
At time =               180000, finish_input = 1, finish_recurrent = 1
At time =               185000, finish_input = 1, finish_recurrent = 1
At time =               190000, finish_input = 1, finish_recurrent = 1
At time =               195000, finish_input = 1, finish_recurrent = 1
At time =               200000, finish_input = 1, finish_recurrent = 1
At time =               205000, finish_input = 1, finish_recurrent = 1
At time =               210000, finish_input = 1, finish_recurrent = 1
At time =               215000, finish_input = 1, finish_recurrent = 1
At time =               220000, finish_input = 1, finish_recurrent = 1
At time =               225000, finish_input = 1, finish_recurrent = 1
At time =               230000, finish_input = 1, finish_recurrent = 1
At time =               235000, finish_input = 1, finish_recurrent = 1
At time =               240000, finish_input = 1, finish_recurrent = 1
At time =               245000, finish_input = 1, finish_recurrent = 1
At time =               250000, finish_input = 1, finish_recurrent = 1
At time =               255000, finish_input = 1, finish_recurrent = 1
At time =               260000, finish_input = 1, finish_recurrent = 1
At time =               265000, finish_input = 1, finish_recurrent = 1
At time =               270000, finish_input = 1, finish_recurrent = 1
At time =               275000, finish_input = 1, finish_recurrent = 1
At time =               280000, finish_input = 1, finish_recurrent = 1
At time =               285000, finish_input = 1, finish_recurrent = 1
At time =               290000, finish_input = 1, finish_recurrent = 1
At time =               295000, finish_input = 1, finish_recurrent = 1
At time =               300000, finish_input = 1, finish_recurrent = 1
At time =               305000, finish_input = 1, finish_recurrent = 1
At time =               310000, finish_input = 1, finish_recurrent = 1
At time =               315000, finish_input = 1, finish_recurrent = 1
At time =               320000, finish_input = 1, finish_recurrent = 1
At time =               325000, finish_input = 1, finish_recurrent = 1
At time =               330000, finish_input = 1, finish_recurrent = 1
At time =               335000, finish_input = 1, finish_recurrent = 1
At time =               340000, finish_input = 1, finish_recurrent = 1
At time =               345000, finish_input = 1, finish_recurrent = 1
At time =               350000, finish_input = 1, finish_recurrent = 1
At time =               355000, finish_input = 1, finish_recurrent = 1
At time =               360000, finish_input = 1, finish_recurrent = 1
At time =               365000, finish_input = 1, finish_recurrent = 1
At time =               370000, finish_input = 1, finish_recurrent = 1
At time =               375000, finish_input = 1, finish_recurrent = 1
At time =               380000, finish_input = 1, finish_recurrent = 1
At time =               385000, finish_input = 1, finish_recurrent = 1
At time =               390000, finish_input = 1, finish_recurrent = 1
At time =               395000, finish_input = 1, finish_recurrent = 1
At time =               400000, finish_input = 1, finish_recurrent = 1
At time =               405000, finish_input = 1, finish_recurrent = 1
At time =               410000, finish_input = 1, finish_recurrent = 1
At time =               415000, finish_input = 1, finish_recurrent = 1
At time =               420000, finish_input = 1, finish_recurrent = 1
At time =               425000, finish_input = 1, finish_recurrent = 1
At time =               430000, finish_input = 1, finish_recurrent = 1
At time =               435000, finish_input = 1, finish_recurrent = 1
At time =               440000, finish_input = 1, finish_recurrent = 1
At time =               445000, finish_input = 1, finish_recurrent = 1
At time =               450000, finish_input = 1, finish_recurrent = 1
At time =               455000, finish_input = 1, finish_recurrent = 1
At time =               460000, finish_input = 1, finish_recurrent = 1
At time =               465000, finish_input = 1, finish_recurrent = 1
At time =               470000, finish_input = 1, finish_recurrent = 1
At time =               475000, finish_input = 1, finish_recurrent = 1
At time =               480000, finish_input = 1, finish_recurrent = 1
At time =               485000, finish_input = 1, finish_recurrent = 1
At time =               490000, finish_input = 1, finish_recurrent = 1
At time =               495000, finish_input = 1, finish_recurrent = 1
At time =               500000, finish_input = 1, finish_recurrent = 1
At time =               505000, finish_input = 1, finish_recurrent = 1
At time =               510000, finish_input = 1, finish_recurrent = 1
At time =               515000, finish_input = 1, finish_recurrent = 1
At time =               520000, finish_input = 1, finish_recurrent = 1
At time =               525000, finish_input = 1, finish_recurrent = 1
At time =               530000, finish_input = 1, finish_recurrent = 1
At time =               535000, finish_input = 1, finish_recurrent = 1
At time =               540000, finish_input = 1, finish_recurrent = 1
At time =               545000, finish_input = 1, finish_recurrent = 1
At time =               550000, finish_input = 1, finish_recurrent = 1
At time =               555000, finish_input = 1, finish_recurrent = 1
At time =               560000, finish_input = 1, finish_recurrent = 1
At time =               565000, finish_input = 1, finish_recurrent = 1
At time =               570000, finish_input = 1, finish_recurrent = 1
At time =               575000, finish_input = 1, finish_recurrent = 1
At time =               580000, finish_input = 1, finish_recurrent = 1
At time =               585000, finish_input = 1, finish_recurrent = 1
At time =               590000, finish_input = 1, finish_recurrent = 1
At time =               595000, finish_input = 1, finish_recurrent = 1
At time =               600000, finish_input = 1, finish_recurrent = 1
At time =               605000, finish_input = 1, finish_recurrent = 1
At time =               610000, finish_input = 1, finish_recurrent = 1
At time =               615000, finish_input = 1, finish_recurrent = 1
At time =               620000, finish_input = 1, finish_recurrent = 1
At time =               625000, finish_input = 1, finish_recurrent = 1
At time =               630000, finish_input = 1, finish_recurrent = 1
At time =               635000, finish_input = 1, finish_recurrent = 1
At time =               640000, finish_input = 1, finish_recurrent = 1
At time =               645000, finish_input = 1, finish_recurrent = 1
At time =               650000, finish_input = 1, finish_recurrent = 1
At time =               655000, finish_input = 1, finish_recurrent = 1
At time =               660000, finish_input = 1, finish_recurrent = 1
At time =               665000, finish_input = 1, finish_recurrent = 1
At time =               670000, finish_input = 1, finish_recurrent = 1
At time =               675000, finish_input = 1, finish_recurrent = 1
At time =               680000, finish_input = 1, finish_recurrent = 1
At time =               685000, finish_input = 1, finish_recurrent = 1
At time =               690000, finish_input = 1, finish_recurrent = 1
At time =               695000, finish_input = 1, finish_recurrent = 1
At time =               700000, finish_input = 1, finish_recurrent = 1
At time =               705000, finish_input = 1, finish_recurrent = 1
At time =               710000, finish_input = 1, finish_recurrent = 1
At time =               715000, finish_input = 1, finish_recurrent = 1
At time =               720000, finish_input = 1, finish_recurrent = 1
At time =               725000, finish_input = 1, finish_recurrent = 1
At time =               730000, finish_input = 1, finish_recurrent = 1
At time =               735000, finish_input = 1, finish_recurrent = 1
At time =               740000, finish_input = 1, finish_recurrent = 1
At time =               745000, finish_input = 1, finish_recurrent = 1
At time =               750000, finish_input = 1, finish_recurrent = 1
At time =               755000, finish_input = 1, finish_recurrent = 1
At time =               760000, finish_input = 1, finish_recurrent = 1
At time =               765000, finish_input = 1, finish_recurrent = 1
At time =               770000, finish_input = 1, finish_recurrent = 1
At time =               775000, finish_input = 1, finish_recurrent = 1
At time =               780000, finish_input = 1, finish_recurrent = 1
At time =               785000, finish_input = 1, finish_recurrent = 1
At time =               790000, finish_input = 1, finish_recurrent = 1
At time =               795000, finish_input = 1, finish_recurrent = 1
At time =               800000, finish_input = 1, finish_recurrent = 1
At time =               805000, finish_input = 1, finish_recurrent = 1
At time =               810000, finish_input = 1, finish_recurrent = 1
At time =               815000, finish_input = 1, finish_recurrent = 1
At time =               820000, finish_input = 1, finish_recurrent = 1
At time =               825000, finish_input = 1, finish_recurrent = 1
At time =               830000, finish_input = 1, finish_recurrent = 1
At time =               835000, finish_input = 1, finish_recurrent = 1
At time =               840000, finish_input = 1, finish_recurrent = 1
At time =               845000, finish_input = 1, finish_recurrent = 1
At time =               850000, finish_input = 1, finish_recurrent = 1
At time =               855000, finish_input = 1, finish_recurrent = 1
At time =               860000, finish_input = 1, finish_recurrent = 1
At time =               865000, finish_input = 1, finish_recurrent = 1
At time =               870000, finish_input = 1, finish_recurrent = 1
At time =               875000, finish_input = 1, finish_recurrent = 1
At time =               880000, finish_input = 1, finish_recurrent = 1
At time =               885000, finish_input = 1, finish_recurrent = 1
At time =               890000, finish_input = 1, finish_recurrent = 1
At time =               895000, finish_input = 1, finish_recurrent = 1
At time =               900000, finish_input = 1, finish_recurrent = 1
At time =               905000, finish_input = 1, finish_recurrent = 1
At time =               910000, finish_input = 1, finish_recurrent = 1
At time =               915000, finish_input = 1, finish_recurrent = 1
At time =               920000, finish_input = 1, finish_recurrent = 1
At time =               925000, finish_input = 1, finish_recurrent = 1
At time =               930000, finish_input = 1, finish_recurrent = 1
At time =               935000, finish_input = 1, finish_recurrent = 1
At time =               940000, finish_input = 1, finish_recurrent = 1
At time =               945000, finish_input = 1, finish_recurrent = 1
At time =               950000, finish_input = 1, finish_recurrent = 1
At time =               955000, finish_input = 1, finish_recurrent = 1
At time =               960000, finish_input = 1, finish_recurrent = 1
At time =               965000, finish_input = 1, finish_recurrent = 1
At time =               970000, finish_input = 1, finish_recurrent = 1
At time =               975000, finish_input = 1, finish_recurrent = 1
At time =               980000, finish_input = 1, finish_recurrent = 1
At time =               985000, finish_input = 1, finish_recurrent = 1
At time =               990000, finish_input = 1, finish_recurrent = 1
At time =               995000, finish_input = 1, finish_recurrent = 1
At time =              1000000, finish_input = 1, finish_recurrent = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 1000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time =                 5000, finish_input = 1, finish_recurrent = 1
At time =                10000, finish_input = 1, finish_recurrent = 0
At time =                15000, finish_input = 1, finish_recurrent = 0
At time = 16000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time =                20000, finish_input = 0, finish_recurrent = 1
At time =                25000, finish_input = 0, finish_recurrent = 1
At time = 26000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 26000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time =                30000, finish_input = 1, finish_recurrent = 1
At time =                35000, finish_input = 1, finish_recurrent = 1
At time =                40000, finish_input = 1, finish_recurrent = 1
At time =                45000, finish_input = 1, finish_recurrent = 1
At time =                50000, finish_input = 1, finish_recurrent = 1
At time =                55000, finish_input = 1, finish_recurrent = 1
At time =                60000, finish_input = 1, finish_recurrent = 1
At time =                65000, finish_input = 1, finish_recurrent = 1
At time =                70000, finish_input = 1, finish_recurrent = 1
At time =                75000, finish_input = 1, finish_recurrent = 1
At time =                80000, finish_input = 1, finish_recurrent = 1
At time =                85000, finish_input = 1, finish_recurrent = 1
At time =                90000, finish_input = 1, finish_recurrent = 1
At time =                95000, finish_input = 1, finish_recurrent = 1
At time =               100000, finish_input = 1, finish_recurrent = 1
At time =               105000, finish_input = 1, finish_recurrent = 1
At time =               110000, finish_input = 1, finish_recurrent = 1
At time =               115000, finish_input = 1, finish_recurrent = 1
At time =               120000, finish_input = 1, finish_recurrent = 1
At time =               125000, finish_input = 1, finish_recurrent = 1
At time =               130000, finish_input = 1, finish_recurrent = 1
At time =               135000, finish_input = 1, finish_recurrent = 1
At time =               140000, finish_input = 1, finish_recurrent = 1
At time =               145000, finish_input = 1, finish_recurrent = 1
At time =               150000, finish_input = 1, finish_recurrent = 1
At time =               155000, finish_input = 1, finish_recurrent = 1
At time =               160000, finish_input = 1, finish_recurrent = 1
At time =               165000, finish_input = 1, finish_recurrent = 1
At time =               170000, finish_input = 1, finish_recurrent = 1
At time =               175000, finish_input = 1, finish_recurrent = 1
At time =               180000, finish_input = 1, finish_recurrent = 1
At time =               185000, finish_input = 1, finish_recurrent = 1
At time =               190000, finish_input = 1, finish_recurrent = 1
At time =               195000, finish_input = 1, finish_recurrent = 1
At time =               200000, finish_input = 1, finish_recurrent = 1
At time =               205000, finish_input = 1, finish_recurrent = 1
At time =               210000, finish_input = 1, finish_recurrent = 1
At time =               215000, finish_input = 1, finish_recurrent = 1
At time =               220000, finish_input = 1, finish_recurrent = 1
At time =               225000, finish_input = 1, finish_recurrent = 1
At time =               230000, finish_input = 1, finish_recurrent = 1
At time =               235000, finish_input = 1, finish_recurrent = 1
At time =               240000, finish_input = 1, finish_recurrent = 1
At time =               245000, finish_input = 1, finish_recurrent = 1
At time =               250000, finish_input = 1, finish_recurrent = 1
At time =               255000, finish_input = 1, finish_recurrent = 1
At time =               260000, finish_input = 1, finish_recurrent = 1
At time =               265000, finish_input = 1, finish_recurrent = 1
At time =               270000, finish_input = 1, finish_recurrent = 1
At time =               275000, finish_input = 1, finish_recurrent = 1
At time =               280000, finish_input = 1, finish_recurrent = 1
At time =               285000, finish_input = 1, finish_recurrent = 1
At time =               290000, finish_input = 1, finish_recurrent = 1
At time =               295000, finish_input = 1, finish_recurrent = 1
At time =               300000, finish_input = 1, finish_recurrent = 1
At time =               305000, finish_input = 1, finish_recurrent = 1
At time =               310000, finish_input = 1, finish_recurrent = 1
At time =               315000, finish_input = 1, finish_recurrent = 1
At time =               320000, finish_input = 1, finish_recurrent = 1
At time =               325000, finish_input = 1, finish_recurrent = 1
At time =               330000, finish_input = 1, finish_recurrent = 1
At time =               335000, finish_input = 1, finish_recurrent = 1
At time =               340000, finish_input = 1, finish_recurrent = 1
At time =               345000, finish_input = 1, finish_recurrent = 1
At time =               350000, finish_input = 1, finish_recurrent = 1
At time =               355000, finish_input = 1, finish_recurrent = 1
At time =               360000, finish_input = 1, finish_recurrent = 1
At time =               365000, finish_input = 1, finish_recurrent = 1
At time =               370000, finish_input = 1, finish_recurrent = 1
At time =               375000, finish_input = 1, finish_recurrent = 1
At time =               380000, finish_input = 1, finish_recurrent = 1
At time =               385000, finish_input = 1, finish_recurrent = 1
At time =               390000, finish_input = 1, finish_recurrent = 1
At time =               395000, finish_input = 1, finish_recurrent = 1
At time =               400000, finish_input = 1, finish_recurrent = 1
At time =               405000, finish_input = 1, finish_recurrent = 1
At time =               410000, finish_input = 1, finish_recurrent = 1
At time =               415000, finish_input = 1, finish_recurrent = 1
At time =               420000, finish_input = 1, finish_recurrent = 1
At time =               425000, finish_input = 1, finish_recurrent = 1
At time =               430000, finish_input = 1, finish_recurrent = 1
At time =               435000, finish_input = 1, finish_recurrent = 1
At time =               440000, finish_input = 1, finish_recurrent = 1
At time =               445000, finish_input = 1, finish_recurrent = 1
At time =               450000, finish_input = 1, finish_recurrent = 1
At time =               455000, finish_input = 1, finish_recurrent = 1
At time =               460000, finish_input = 1, finish_recurrent = 1
At time =               465000, finish_input = 1, finish_recurrent = 1
At time =               470000, finish_input = 1, finish_recurrent = 1
At time =               475000, finish_input = 1, finish_recurrent = 1
At time =               480000, finish_input = 1, finish_recurrent = 1
At time =               485000, finish_input = 1, finish_recurrent = 1
At time =               490000, finish_input = 1, finish_recurrent = 1
At time =               495000, finish_input = 1, finish_recurrent = 1
At time =               500000, finish_input = 1, finish_recurrent = 1
At time =               505000, finish_input = 1, finish_recurrent = 1
At time =               510000, finish_input = 1, finish_recurrent = 1
At time =               515000, finish_input = 1, finish_recurrent = 1
At time =               520000, finish_input = 1, finish_recurrent = 1
At time =               525000, finish_input = 1, finish_recurrent = 1
At time =               530000, finish_input = 1, finish_recurrent = 1
At time =               535000, finish_input = 1, finish_recurrent = 1
At time =               540000, finish_input = 1, finish_recurrent = 1
At time =               545000, finish_input = 1, finish_recurrent = 1
At time =               550000, finish_input = 1, finish_recurrent = 1
At time =               555000, finish_input = 1, finish_recurrent = 1
At time =               560000, finish_input = 1, finish_recurrent = 1
At time =               565000, finish_input = 1, finish_recurrent = 1
At time =               570000, finish_input = 1, finish_recurrent = 1
At time =               575000, finish_input = 1, finish_recurrent = 1
At time =               580000, finish_input = 1, finish_recurrent = 1
At time =               585000, finish_input = 1, finish_recurrent = 1
At time =               590000, finish_input = 1, finish_recurrent = 1
At time =               595000, finish_input = 1, finish_recurrent = 1
At time =               600000, finish_input = 1, finish_recurrent = 1
At time =               605000, finish_input = 1, finish_recurrent = 1
At time =               610000, finish_input = 1, finish_recurrent = 1
At time =               615000, finish_input = 1, finish_recurrent = 1
At time =               620000, finish_input = 1, finish_recurrent = 1
At time =               625000, finish_input = 1, finish_recurrent = 1
At time =               630000, finish_input = 1, finish_recurrent = 1
At time =               635000, finish_input = 1, finish_recurrent = 1
At time =               640000, finish_input = 1, finish_recurrent = 1
At time =               645000, finish_input = 1, finish_recurrent = 1
At time =               650000, finish_input = 1, finish_recurrent = 1
At time =               655000, finish_input = 1, finish_recurrent = 1
At time =               660000, finish_input = 1, finish_recurrent = 1
At time =               665000, finish_input = 1, finish_recurrent = 1
At time =               670000, finish_input = 1, finish_recurrent = 1
At time =               675000, finish_input = 1, finish_recurrent = 1
At time =               680000, finish_input = 1, finish_recurrent = 1
At time =               685000, finish_input = 1, finish_recurrent = 1
At time =               690000, finish_input = 1, finish_recurrent = 1
At time =               695000, finish_input = 1, finish_recurrent = 1
At time =               700000, finish_input = 1, finish_recurrent = 1
At time =               705000, finish_input = 1, finish_recurrent = 1
At time =               710000, finish_input = 1, finish_recurrent = 1
At time =               715000, finish_input = 1, finish_recurrent = 1
At time =               720000, finish_input = 1, finish_recurrent = 1
At time =               725000, finish_input = 1, finish_recurrent = 1
At time =               730000, finish_input = 1, finish_recurrent = 1
At time =               735000, finish_input = 1, finish_recurrent = 1
At time =               740000, finish_input = 1, finish_recurrent = 1
At time =               745000, finish_input = 1, finish_recurrent = 1
At time =               750000, finish_input = 1, finish_recurrent = 1
At time =               755000, finish_input = 1, finish_recurrent = 1
At time =               760000, finish_input = 1, finish_recurrent = 1
At time =               765000, finish_input = 1, finish_recurrent = 1
At time =               770000, finish_input = 1, finish_recurrent = 1
At time =               775000, finish_input = 1, finish_recurrent = 1
At time =               780000, finish_input = 1, finish_recurrent = 1
At time =               785000, finish_input = 1, finish_recurrent = 1
At time =               790000, finish_input = 1, finish_recurrent = 1
At time =               795000, finish_input = 1, finish_recurrent = 1
At time =               800000, finish_input = 1, finish_recurrent = 1
At time =               805000, finish_input = 1, finish_recurrent = 1
At time =               810000, finish_input = 1, finish_recurrent = 1
At time =               815000, finish_input = 1, finish_recurrent = 1
At time =               820000, finish_input = 1, finish_recurrent = 1
At time =               825000, finish_input = 1, finish_recurrent = 1
At time =               830000, finish_input = 1, finish_recurrent = 1
At time =               835000, finish_input = 1, finish_recurrent = 1
At time =               840000, finish_input = 1, finish_recurrent = 1
At time =               845000, finish_input = 1, finish_recurrent = 1
At time =               850000, finish_input = 1, finish_recurrent = 1
At time =               855000, finish_input = 1, finish_recurrent = 1
At time =               860000, finish_input = 1, finish_recurrent = 1
At time =               865000, finish_input = 1, finish_recurrent = 1
At time =               870000, finish_input = 1, finish_recurrent = 1
At time =               875000, finish_input = 1, finish_recurrent = 1
At time =               880000, finish_input = 1, finish_recurrent = 1
At time =               885000, finish_input = 1, finish_recurrent = 1
At time =               890000, finish_input = 1, finish_recurrent = 1
At time =               895000, finish_input = 1, finish_recurrent = 1
At time =               900000, finish_input = 1, finish_recurrent = 1
At time =               905000, finish_input = 1, finish_recurrent = 1
At time =               910000, finish_input = 1, finish_recurrent = 1
At time =               915000, finish_input = 1, finish_recurrent = 1
At time =               920000, finish_input = 1, finish_recurrent = 1
At time =               925000, finish_input = 1, finish_recurrent = 1
At time =               930000, finish_input = 1, finish_recurrent = 1
At time =               935000, finish_input = 1, finish_recurrent = 1
At time =               940000, finish_input = 1, finish_recurrent = 1
At time =               945000, finish_input = 1, finish_recurrent = 1
At time =               950000, finish_input = 1, finish_recurrent = 1
At time =               955000, finish_input = 1, finish_recurrent = 1
At time =               960000, finish_input = 1, finish_recurrent = 1
At time =               965000, finish_input = 1, finish_recurrent = 1
At time =               970000, finish_input = 1, finish_recurrent = 1
At time =               975000, finish_input = 1, finish_recurrent = 1
At time =               980000, finish_input = 1, finish_recurrent = 1
At time =               985000, finish_input = 1, finish_recurrent = 1
At time =               990000, finish_input = 1, finish_recurrent = 1
At time =               995000, finish_input = 1, finish_recurrent = 1
At time =              1000000, finish_input = 1, finish_recurrent = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 1000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 5000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 10000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 0
At time = 15000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 0
At time = 16000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 20000, enable_input = 1, finish_input = 0, enable_recurrent = 0, finish_recurrent = 1
At time = 25000, enable_input = 1, finish_input = 0, enable_recurrent = 0, finish_recurrent = 1
At time = 26000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 26000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 30000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 35000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 40000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 45000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 50000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 55000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 60000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 65000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 70000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 75000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 80000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 85000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 90000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 95000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 100000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 105000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 110000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 115000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 120000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 125000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 130000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 135000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 140000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 145000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 150000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 155000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 160000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 165000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 170000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 175000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 180000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 185000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 190000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 195000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 200000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 205000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 210000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 215000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 220000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 225000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 230000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 235000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 240000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 245000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 250000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 255000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 260000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 265000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 270000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 275000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 280000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 285000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 290000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 295000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 300000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 305000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 310000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 315000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 320000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 325000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 330000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 335000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 340000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 345000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 350000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 355000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 360000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 365000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 370000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 375000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 380000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 385000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 390000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 395000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 400000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 405000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 410000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 415000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 420000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 425000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 430000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 435000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 440000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 445000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 450000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 455000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 460000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 465000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 470000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 475000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 480000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 485000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 490000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 495000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 500000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 505000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 510000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 515000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 520000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 525000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 530000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 535000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 540000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 545000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 550000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 555000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 560000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 565000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 570000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 575000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 580000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 585000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 590000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 595000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 600000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 605000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 610000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 615000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 620000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 625000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 630000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 635000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 640000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 645000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 650000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 655000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 660000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 665000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 670000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 675000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 680000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 685000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 690000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 695000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 700000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 705000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 710000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 715000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 720000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 725000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 730000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 735000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 740000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 745000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 750000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 755000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 760000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 765000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 770000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 775000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 780000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 785000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 790000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 795000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 800000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 805000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 810000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 815000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 820000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 825000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 830000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 835000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 840000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 845000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 850000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 855000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 860000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 865000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 870000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 875000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 880000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 885000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 890000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 895000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 900000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 905000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 910000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 915000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 920000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 925000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 930000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 935000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 940000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 945000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 950000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 955000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 960000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 965000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 970000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 975000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 980000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 985000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 990000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 995000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 1000000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 1000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 5000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 10000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 20000, enable_input = 1, finish_input = 0, enable_recurrent = 0, finish_recurrent = 1
At time = 25000, enable_input = 1, finish_input = 0, enable_recurrent = 0, finish_recurrent = 1
At time = 26000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 26000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 30000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 35000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 40000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 45000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 50000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 55000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 60000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 65000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 70000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 75000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 80000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 85000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 90000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 95000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 100000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 105000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 110000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 115000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 120000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 125000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 130000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 135000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 140000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 145000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 150000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 155000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 160000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 165000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 170000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 175000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 180000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 185000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 190000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 195000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 200000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 205000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 210000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 215000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 220000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 225000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 230000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 235000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 240000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 245000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 250000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 255000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 260000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 265000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 270000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 275000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 280000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 285000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 290000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 295000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 300000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 305000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 310000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 315000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 320000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 325000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 330000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 335000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 340000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 345000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 350000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 355000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 360000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 365000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 370000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 375000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 380000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 385000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 390000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 395000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 400000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 405000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 410000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 415000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 420000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 425000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 430000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 435000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 440000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 445000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 450000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 455000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 460000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 465000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 470000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 475000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 480000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 485000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 490000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 495000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 500000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 505000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 510000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 515000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 520000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 525000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 530000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 535000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 540000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 545000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 550000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 555000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 560000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 565000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 570000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 575000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 580000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 585000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 590000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 595000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 600000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 605000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 610000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 615000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 620000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 625000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 630000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 635000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 640000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 645000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 650000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 655000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 660000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 665000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 670000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 675000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 680000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 685000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 690000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 695000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 700000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 705000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 710000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 715000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 720000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 725000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 730000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 735000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 740000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 745000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 750000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 755000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 760000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 765000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 770000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 775000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 780000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 785000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 790000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 795000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 800000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 805000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 810000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 815000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 820000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 825000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 830000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 835000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 840000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 845000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 850000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 855000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 860000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 865000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 870000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 875000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 880000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 885000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 890000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 895000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 900000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 905000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 910000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 915000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 920000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 925000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 930000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 935000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 940000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 945000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 950000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 955000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 960000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 965000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 970000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 975000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 980000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 985000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 990000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 995000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 1000000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 1000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 5000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 10000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 20000, enable_input = 1, finish_input = 0, enable_recurrent = 0, finish_recurrent = 1
At time = 25000, enable_input = 1, finish_input = 0, enable_recurrent = 0, finish_recurrent = 1
At time = 26000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 26000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 26000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 26000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 30000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 35000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 40000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 45000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 50000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 55000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 60000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 65000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 70000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 75000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 80000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 85000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 90000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 95000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 100000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 105000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 110000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 115000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 120000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 125000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 130000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 135000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 140000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 145000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 150000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 155000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 160000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 165000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 170000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 175000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 180000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 185000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 190000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 195000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 200000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 205000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 210000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 215000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 220000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 225000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 230000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 235000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 240000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 245000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 250000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 255000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 260000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 265000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 270000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 275000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 280000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 285000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 290000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 295000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 300000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 305000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 310000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 315000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 320000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 325000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 330000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 335000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 340000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 345000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 350000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 355000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 360000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 365000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 370000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 375000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 380000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 385000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 390000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 395000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 400000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 405000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 410000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 415000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 420000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 425000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 430000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 435000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 440000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 445000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 450000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 455000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 460000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 465000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 470000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 475000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 480000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 485000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 490000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 495000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 500000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 505000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 510000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 515000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 520000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 525000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 530000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 535000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 540000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 545000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 550000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 555000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 560000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 565000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 570000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 575000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 580000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 585000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 590000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 595000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 600000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 605000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 610000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 615000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 620000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 625000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 630000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 635000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 640000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 645000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 650000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 655000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 660000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 665000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 670000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 675000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 680000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 685000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 690000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 695000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 700000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 705000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 710000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 715000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 720000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 725000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 730000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 735000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 740000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 745000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 750000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 755000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 760000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 765000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 770000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 775000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 780000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 785000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 790000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 795000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 800000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 805000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 810000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 815000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 820000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 825000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 830000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 835000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 840000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 845000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 850000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 855000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 860000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 865000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 870000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 875000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 880000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 885000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 890000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 895000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 900000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 905000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 910000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 915000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 920000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 925000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 930000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 935000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 940000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 945000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 950000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 955000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 960000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 965000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 970000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 975000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 980000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 985000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 990000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 995000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 1000000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 ns
At time = 1005000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 1010000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
run 10 ns
At time = 1015000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 1020000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
run 10 ns
At time = 1025000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 1030000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
set_property -name {xsim.simulate.runtime} -value {50ns} -objects [get_filesets tb_lstm_unit]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ns
At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 1000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 5000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 10000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 20000, enable_input = 1, finish_input = 0, enable_recurrent = 0, finish_recurrent = 1
At time = 25000, enable_input = 1, finish_input = 0, enable_recurrent = 0, finish_recurrent = 1
At time = 26000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 26000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 26000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 26000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 30000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 35000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 40000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 45000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 50000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ns
At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 1000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1

At time = 5000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 5000, init_n = x 


At time = 10000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 10000, init_n = 0 


At time = 15000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, init_n = 0 


At time = 20000, enable_input = 1, finish_input = 0, enable_recurrent = 0, finish_recurrent = 1
At time = 20000, init_n = 0 


At time = 25000, enable_input = 1, finish_input = 0, enable_recurrent = 0, finish_recurrent = 1
At time = 25000, init_n = 0 

At time = 26000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 26000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 26000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 26000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 30000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 30000, init_n = 0 


At time = 35000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 35000, init_n = 0 


At time = 40000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 40000, init_n = 0 


At time = 45000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 45000, init_n = 0 


At time = 50000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 50000, init_n = 0 

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ns
At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 1000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1

At time = 5000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 5000, init_n = x 


At time = 10000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 10000, init_n = 0 


At time = 15000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, init_n = 0 


At time = 20000, enable_input = 1, finish_input = 0, enable_recurrent = 0, finish_recurrent = 1
At time = 20000, init_n = 0 


At time = 25000, enable_input = 1, finish_input = 0, enable_recurrent = 0, finish_recurrent = 1
At time = 25000, init_n = 0 

At time = 26000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 26000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 26000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 26000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 30000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 30000, init_n = 0 


At time = 35000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 35000, init_n = 0 


At time = 40000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 40000, init_n = 0 


At time = 45000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 45000, init_n = 0 


At time = 50000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 50000, init_n = 0 

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ns
At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 1000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1

At time = 5000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 5000, init_n = x 


At time = 10000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 10000, init_n = 0 


At time = 15000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, init_n = 0 


At time = 20000, enable_input = 1, finish_input = 0, enable_recurrent = 0, finish_recurrent = 1
At time = 20000, init_n = 1 


At time = 25000, enable_input = 1, finish_input = 0, enable_recurrent = 0, finish_recurrent = 1
At time = 25000, init_n = 1 

At time = 26000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 26000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 26000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 26000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 30000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 30000, init_n = 0 


At time = 35000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 35000, init_n = 0 


At time = 40000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 40000, init_n = 1 


At time = 45000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 45000, init_n = 1 


At time = 50000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 50000, init_n = 0 

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ns
At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 1000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1

At time = 5000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 5000, init_n = x 


At time = 10000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 10000, init_n = 0 


At time = 15000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, init_n = 0 


At time = 20000, enable_input = 1, finish_input = 0, enable_recurrent = 0, finish_recurrent = 1
At time = 20000, init_n = 1 


At time = 25000, enable_input = 1, finish_input = 0, enable_recurrent = 0, finish_recurrent = 1
At time = 25000, init_n = 1 

At time = 25000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 25000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 25000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 25000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 30000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 30000, init_n = 0 


At time = 35000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 35000, init_n = 0 


At time = 40000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 40000, init_n = 1 


At time = 45000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 45000, init_n = 1 


At time = 50000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 50000, init_n = 0 

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ns
At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 1000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1

At time = 5000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 5000, init_n = x 


At time = 10000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 10000, init_n = 0 


At time = 15000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, init_n = 0 

At time = 15000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 15000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 15000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 20000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 20000, init_n = 1 


At time = 25000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 25000, init_n = 1 

At time = 25000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 25000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 25000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 25000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1

At time = 30000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 30000, init_n = 1 


At time = 35000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 35000, init_n = 1 


At time = 40000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 40000, init_n = 1 


At time = 45000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 45000, init_n = 1 


At time = 50000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 50000, init_n = 0 

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ns

At time = 5000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 5000, init_n = x 


At time = 10000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 10000, init_n = 0 


At time = 15000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, init_n = 0 

At time = 15000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 15000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 20000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 20000, init_n = 1 


At time = 25000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 25000, init_n = 1 

At time = 25000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 25000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1

At time = 30000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 30000, init_n = 1 


At time = 35000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 35000, init_n = 1 


At time = 40000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 40000, init_n = 1 


At time = 45000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 45000, init_n = 1 


At time = 50000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 50000, init_n = 0 

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ns
----------------------------------

At time = 5000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 5000, init_n = x

At time = 5000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 5000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1

At time = 5000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 5000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
----------------------------------

At time = 10000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 10000, init_n = 0

At time = 10000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 10000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 10000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 10000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 15000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, init_n = 0

At time = 15000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 15000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 15000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 15000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 20000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 20000, init_n = 1

At time = 20000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 20000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 20000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 20000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 25000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 25000, init_n = 1

At time = 25000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 25000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 25000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 25000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 30000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 30000, init_n = 1

At time = 30000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 30000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1

At time = 30000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 30000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 35000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 35000, init_n = 1

At time = 35000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 35000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1

At time = 35000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 35000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 40000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 40000, init_n = 1

At time = 40000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 40000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 40000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 40000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 45000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 45000, init_n = 1

At time = 45000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 45000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 45000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 45000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 50000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 50000, init_n = 0

At time = 50000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 50000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 50000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 50000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ns
----------------------------------

At time = 5000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 5000, init_n = x

At time = 5000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 5000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1

At time = 5000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 5000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
----------------------------------

At time = 10000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 10000, init_n = 0

At time = 10000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 10000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 10000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 10000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 15000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, init_n = 0

At time = 15000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 15000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 15000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 15000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 15000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 20000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 20000, init_n = 1

At time = 20000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 20000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 20000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 20000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 25000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 25000, init_n = 1

At time = 25000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 25000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 25000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 25000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 25000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 25000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 30000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 30000, init_n = 1

At time = 30000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 30000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1

At time = 30000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 30000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 35000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 35000, init_n = 1

At time = 35000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 35000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1

At time = 35000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 35000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 40000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 40000, init_n = 1

At time = 40000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 40000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 40000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 40000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 45000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 45000, init_n = 1

At time = 45000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 45000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 45000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 45000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 50000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 50000, init_n = 0

At time = 50000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 50000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 50000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 50000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ns
----------------------------------

At time = 5000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 5000, init_n = x

At time = 5000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 5000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1

At time = 5000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 5000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
----------------------------------

At time = 10000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 10000, init_n = 0

At time = 10000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 10000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 10000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 10000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 15000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, init_n = 0

At time = 15000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 15000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 15000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 15000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 15000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 20000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 20000, init_n = 1

At time = 20000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 20000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 20000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 20000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 25000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 25000, init_n = 1

At time = 25000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 25000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 25000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 25000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 25000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 25000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 30000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 30000, init_n = 1

At time = 30000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 30000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1

At time = 30000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 30000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 35000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 35000, init_n = 1

At time = 35000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 35000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1

At time = 35000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 35000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 40000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 40000, init_n = 1

At time = 40000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 40000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 40000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 40000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 45000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 45000, init_n = 1

At time = 45000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 45000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 45000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 45000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 50000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 50000, init_n = 0

At time = 50000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 50000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 50000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 50000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ns
----------------------------------

At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 6000, init_n = 0

At time = 6000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 6000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 12000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 12000, init_n = 0

At time = 12000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 12000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 12000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 12000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 17000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 17000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 18000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 18000, init_n = 1

At time = 18000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 18000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 18000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 18000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 24000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 24000, init_n = 1

At time = 24000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 24000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 24000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 24000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 29000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 29000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 30000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 30000, init_n = 1

At time = 30000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 30000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1

At time = 30000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 30000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 36000, init_n = 1

At time = 36000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1

At time = 36000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 42000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 42000, init_n = 1

At time = 42000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 42000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 42000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 42000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 48000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 48000, init_n = 1

At time = 48000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 48000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 48000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 48000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ns
----------------------------------

At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 1000, init_n = x

At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1

At time = 1000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
----------------------------------

At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 6000, init_n = 0

At time = 6000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 6000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 11000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 11000, init_n = 0

At time = 11000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 11000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 11000, output_input_3 = ff, output_forget_3 = ff, output_cell_update_3 = 7f, output_output_3 = ff
At time = 11000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 15000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 16000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 16000, init_n = 1

At time = 16000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 16000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 16000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 16000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 21000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 21000, init_n = 1

At time = 21000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 21000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 21000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 21000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 25000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 25000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 26000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 26000, init_n = 1

At time = 26000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 26000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1

At time = 26000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 26000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 31000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 31000, init_n = 1

At time = 31000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 31000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1

At time = 31000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 31000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 36000, init_n = 1

At time = 36000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 36000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 41000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 41000, init_n = 1

At time = 41000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 41000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 41000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 41000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 46000, init_n = 0

At time = 46000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 46000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ns
----------------------------------

At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 1000, init_n = x

At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1

At time = 1000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
----------------------------------

At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 6000, init_n = 0

At time = 6000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 6000, output_input_3 = xxxxxxxx, output_forget_3 = xxxxxxxx, output_cell_update_3 = xxxxxxxx, output_output_3 = xxxxxxxx
At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 11000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 11000, init_n = 0

At time = 11000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 11000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 11000, output_input_3 = xxxxxxxx, output_forget_3 = xxxxxxxx, output_cell_update_3 = xxxxxxxx, output_output_3 = xxxxxxxx
At time = 11000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 15000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 16000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 16000, init_n = 1

At time = 16000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 16000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 16000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0
At time = 16000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 21000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 21000, init_n = 1

At time = 21000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 21000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 21000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0
At time = 21000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 25000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 25000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 26000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 26000, init_n = 1

At time = 26000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 26000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1

At time = 26000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50
At time = 26000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 31000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 31000, init_n = 1

At time = 31000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 31000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1

At time = 31000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50
At time = 31000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 36000, init_n = 1

At time = 36000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 36000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae
At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 41000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 41000, init_n = 1

At time = 41000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 41000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 41000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae
At time = 41000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 46000, init_n = 0

At time = 46000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 46000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0
At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ns
----------------------------------

At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 1000, init_n = x

At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1

At time = 1000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
----------------------------------

At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 6000, init_n = 0

At time = 6000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 6000, output_input_3 = xxxxxxxx, output_forget_3 = xxxxxxxx, output_cell_update_3 = xxxxxxxx, output_output_3 = xxxxxxxx
At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 11000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 11000, init_n = 0

At time = 11000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 11000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 11000, output_input_3 = xxxxxxxx, output_forget_3 = xxxxxxxx, output_cell_update_3 = xxxxxxxx, output_output_3 = xxxxxxxx
At time = 11000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
/nAt time = 15000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 15000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 16000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 16000, init_n = 1

At time = 16000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 16000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 16000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0
At time = 16000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 21000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 21000, init_n = 1

At time = 21000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 21000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 21000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0
At time = 21000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
/nAt time = 25000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 25000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 26000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 26000, init_n = 1

At time = 26000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 26000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1

At time = 26000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50
At time = 26000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 31000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 31000, init_n = 1

At time = 31000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 31000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1

At time = 31000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50
At time = 31000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 36000, init_n = 1

At time = 36000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 36000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae
At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 41000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 41000, init_n = 1

At time = 41000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 41000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 41000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae
At time = 41000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 46000, init_n = 0

At time = 46000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 46000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0
At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ns
----------------------------------

At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 1000, init_n = x

At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1

At time = 1000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
----------------------------------

At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 6000, init_n = 0

At time = 6000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 6000, output_input_3 = xxxxxxxx, output_forget_3 = xxxxxxxx, output_cell_update_3 = xxxxxxxx, output_output_3 = xxxxxxxx
At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 11000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 11000, init_n = 0

At time = 11000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 11000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 11000, output_input_3 = xxxxxxxx, output_forget_3 = xxxxxxxx, output_cell_update_3 = xxxxxxxx, output_output_3 = xxxxxxxx
At time = 11000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 15000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 15000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 16000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 16000, init_n = 1

At time = 16000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 16000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 16000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0
At time = 16000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 21000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 21000, init_n = 1

At time = 21000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
At time = 21000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 21000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0
At time = 21000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 25000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
At time = 25000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 26000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 26000, init_n = 1

At time = 26000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 26000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1

At time = 26000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50
At time = 26000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 31000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 31000, init_n = 1

At time = 31000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 31000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1

At time = 31000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50
At time = 31000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
----------------------------------

At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 36000, init_n = 1

At time = 36000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 36000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae
At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 41000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 41000, init_n = 1

At time = 41000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 41000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 41000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae
At time = 41000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
----------------------------------

At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 46000, init_n = 0

At time = 46000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1

At time = 46000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0
At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh_16b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_16b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'i' is not declared under prefix 'uut' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv:132]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh_16b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_16b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.tanh_16b
Compiling module xil_defaultlib.calculate_cell(NUMBER_OF_FEATURE...
Compiling module xil_defaultlib.calculate_output(NUMBER_OF_FEATU...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ns

At time = 0, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 0, enable_cell = x, finish_cell = 1, enable_output = x, finish_output = 1 

----------------------------------
At time = 1000, init_n = x
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 1000, enable_cell = x, finish_cell = 1, enable_output = x, finish_output = 1

At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx

At time = 1000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0

At time = 1000, output_cell = 0, tanh_output_cell = 80

At time = 1000, hidden_state = xx, prev_ht = xx
----------------------------------
At time = 6000, init_n = 0
At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 6000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 6000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e

At time = 6000, output_input_3 = xxxxxxxx, output_forget_3 = xxxxxxxx, output_cell_update_3 = xxxxxxxx, output_output_3 = xxxxxxxx

At time = 6000, output_cell = 0, tanh_output_cell = 80

At time = 6000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 11000, init_n = 0
At time = 11000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 11000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 11000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e

At time = 11000, output_input_3 = xxxxxxxx, output_forget_3 = xxxxxxxx, output_cell_update_3 = xxxxxxxx, output_output_3 = xxxxxxxx

At time = 11000, output_cell = 0, tanh_output_cell = 80

At time = 11000, hidden_state = 0, prev_ht = 0

At time = 15000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 15000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
----------------------------------
At time = 16000, init_n = 1
At time = 16000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 16000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 16000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e

At time = 16000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0

At time = 16000, output_cell = 0, tanh_output_cell = 80

At time = 16000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 21000, init_n = 1
At time = 21000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 21000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 21000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e

At time = 21000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0

At time = 21000, output_cell = 0, tanh_output_cell = 80

At time = 21000, hidden_state = 0, prev_ht = 0

At time = 25000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 25000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 25000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
----------------------------------
At time = 26000, init_n = 1
At time = 26000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 26000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 26000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 26000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50

At time = 26000, output_cell = 0, tanh_output_cell = 80

At time = 26000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 31000, init_n = 1
At time = 31000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 31000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 31000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 31000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50

At time = 31000, output_cell = 0, tanh_output_cell = 80

At time = 31000, hidden_state = 0, prev_ht = 0

At time = 35000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 35000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 35000, output_cell = 0, tanh_output_cell = 80
----------------------------------
At time = 36000, init_n = 1
At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 36000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 36000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 36000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae

At time = 36000, output_cell = 0, tanh_output_cell = 80

At time = 36000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 41000, init_n = 1
At time = 41000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 41000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 41000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 41000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae

At time = 41000, output_cell = 0, tanh_output_cell = 80

At time = 41000, hidden_state = 0, prev_ht = 0

At time = 45000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 45000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1 


At time = 45000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 46000, init_n = 1
At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 46000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 46000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 46000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0

At time = 46000, output_cell = 2, tanh_output_cell = 80

At time = 46000, hidden_state = 0, prev_ht = 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ns
set_property -name {xsim.simulate.runtime} -value {100ns} -objects [get_filesets tb_lstm_unit]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh_16b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_16b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.tanh_16b
Compiling module xil_defaultlib.calculate_cell(NUMBER_OF_FEATURE...
Compiling module xil_defaultlib.calculate_output(NUMBER_OF_FEATU...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns

At time = 0, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 0, enable_cell = x, finish_cell = 1, enable_output = x, finish_output = 1 

----------------------------------
At time = 1000, init_n = x
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 1000, enable_cell = x, finish_cell = 1, enable_output = x, finish_output = 1

At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx

At time = 1000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0

At time = 1000, output_cell = 0, tanh_output_cell = 80

At time = 1000, hidden_state = xx, prev_ht = xx
----------------------------------
At time = 6000, init_n = 0
At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 6000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 6000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e

At time = 6000, output_input_3 = xxxxxxxx, output_forget_3 = xxxxxxxx, output_cell_update_3 = xxxxxxxx, output_output_3 = xxxxxxxx

At time = 6000, output_cell = 0, tanh_output_cell = 80

At time = 6000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 11000, init_n = 0
At time = 11000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 11000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 11000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e

At time = 11000, output_input_3 = xxxxxxxx, output_forget_3 = xxxxxxxx, output_cell_update_3 = xxxxxxxx, output_output_3 = xxxxxxxx

At time = 11000, output_cell = 0, tanh_output_cell = 80

At time = 11000, hidden_state = 0, prev_ht = 0

At time = 15000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 15000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
----------------------------------
At time = 16000, init_n = 1
At time = 16000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 16000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 16000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e

At time = 16000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0

At time = 16000, output_cell = 0, tanh_output_cell = 80

At time = 16000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 21000, init_n = 1
At time = 21000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 21000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 21000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e

At time = 21000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0

At time = 21000, output_cell = 0, tanh_output_cell = 80

At time = 21000, hidden_state = 0, prev_ht = 0

At time = 25000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 25000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 25000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
----------------------------------
At time = 26000, init_n = 1
At time = 26000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 26000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 26000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 26000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50

At time = 26000, output_cell = 0, tanh_output_cell = 80

At time = 26000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 31000, init_n = 1
At time = 31000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 31000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 31000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 31000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50

At time = 31000, output_cell = 0, tanh_output_cell = 80

At time = 31000, hidden_state = 0, prev_ht = 0

At time = 35000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 35000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 35000, output_cell = 0, tanh_output_cell = 80
----------------------------------
At time = 36000, init_n = 1
At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 36000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 36000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 36000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae

At time = 36000, output_cell = 0, tanh_output_cell = 80

At time = 36000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 41000, init_n = 1
At time = 41000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 41000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 41000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 41000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae

At time = 41000, output_cell = 0, tanh_output_cell = 80

At time = 41000, hidden_state = 0, prev_ht = 0

At time = 45000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 45000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1 


At time = 45000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 46000, init_n = 1
At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 46000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 46000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 46000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0

At time = 46000, output_cell = 2, tanh_output_cell = 80

At time = 46000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 51000, init_n = 1
At time = 51000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 51000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 51000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 51000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0

At time = 51000, output_cell = 2, tanh_output_cell = 80

At time = 51000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 56000, init_n = 0
At time = 56000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 56000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 56000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 56000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0

At time = 56000, output_cell = 0, tanh_output_cell = 80

At time = 56000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 61000, init_n = 0
At time = 61000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 61000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 61000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 61000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0

At time = 61000, output_cell = 0, tanh_output_cell = 80

At time = 61000, hidden_state = 80, prev_ht = 80

At time = 65000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 65000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 65000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
----------------------------------
At time = 66000, init_n = 1
At time = 66000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 66000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 66000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 66000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0

At time = 66000, output_cell = 0, tanh_output_cell = 80

At time = 66000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 71000, init_n = 1
At time = 71000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 71000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 71000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 71000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0

At time = 71000, output_cell = 0, tanh_output_cell = 80

At time = 71000, hidden_state = 80, prev_ht = 80

At time = 75000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 75000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 75000, output_input_3 = 7f, output_forget_3 = 7f, output_cell_update_3 = 0, output_output_3 = 7f
----------------------------------
At time = 76000, init_n = 1
At time = 76000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 76000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 76000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 76000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50

At time = 76000, output_cell = 0, tanh_output_cell = 80

At time = 76000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 81000, init_n = 1
At time = 81000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 81000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 81000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 81000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50

At time = 81000, output_cell = 0, tanh_output_cell = 80

At time = 81000, hidden_state = 80, prev_ht = 80

At time = 85000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 85000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 85000, output_cell = 0, tanh_output_cell = 80
----------------------------------
At time = 86000, init_n = 1
At time = 86000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 86000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 86000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 86000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae

At time = 86000, output_cell = 0, tanh_output_cell = 80

At time = 86000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 91000, init_n = 1
At time = 91000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 91000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 91000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 91000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae

At time = 91000, output_cell = 0, tanh_output_cell = 80

At time = 91000, hidden_state = 80, prev_ht = 80

At time = 95000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 95000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1 


At time = 95000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 96000, init_n = 1
At time = 96000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 96000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 96000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 96000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0

At time = 96000, output_cell = 2, tanh_output_cell = 80

At time = 96000, hidden_state = 80, prev_ht = 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh_16b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_16b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.tanh_16b
Compiling module xil_defaultlib.calculate_cell(NUMBER_OF_FEATURE...
Compiling module xil_defaultlib.calculate_output(NUMBER_OF_FEATU...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns

At time = 0, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 0, enable_cell = x, finish_cell = 1, enable_output = x, finish_output = 1 

----------------------------------
At time = 1000, init_n = x
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 1000, enable_cell = x, finish_cell = 1, enable_output = x, finish_output = 1

At time = 1000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx

At time = 1000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 1000, output_cell = 0, tanh_output_cell = 80

At time = 1000, hidden_state = xx, prev_ht = xx
----------------------------------
At time = 6000, init_n = 0
At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 6000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 6000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e

At time = 6000, output_input_3 = xxxxxxxx, output_forget_3 = xxxxxxxx, output_cell_update_3 = xxxxxxxx, output_output_3 = xxxxxxxx, sigmoid = ff, tanh = 7f

At time = 6000, output_cell = 0, tanh_output_cell = 80

At time = 6000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 11000, init_n = 0
At time = 11000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 11000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 11000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e

At time = 11000, output_input_3 = xxxxxxxx, output_forget_3 = xxxxxxxx, output_cell_update_3 = xxxxxxxx, output_output_3 = xxxxxxxx, sigmoid = ff, tanh = 7f

At time = 11000, output_cell = 0, tanh_output_cell = 80

At time = 11000, hidden_state = 0, prev_ht = 0

At time = 15000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 15000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e
----------------------------------
At time = 16000, init_n = 1
At time = 16000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 16000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 16000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e

At time = 16000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 16000, output_cell = 0, tanh_output_cell = 80

At time = 16000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 21000, init_n = 1
At time = 21000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 21000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 21000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e

At time = 21000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 21000, output_cell = 0, tanh_output_cell = 80

At time = 21000, hidden_state = 0, prev_ht = 0

At time = 25000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 25000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 25000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0
----------------------------------
At time = 26000, init_n = 1
At time = 26000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 26000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 26000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 26000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0

At time = 26000, output_cell = 0, tanh_output_cell = 80

At time = 26000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 31000, init_n = 1
At time = 31000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 31000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 31000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 31000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0

At time = 31000, output_cell = 0, tanh_output_cell = 80

At time = 31000, hidden_state = 0, prev_ht = 0

At time = 35000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 35000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 35000, output_cell = 0, tanh_output_cell = 80
----------------------------------
At time = 36000, init_n = 1
At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 36000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 36000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 36000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 36000, output_cell = 0, tanh_output_cell = 80

At time = 36000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 41000, init_n = 1
At time = 41000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 41000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 41000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 41000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 41000, output_cell = 0, tanh_output_cell = 80

At time = 41000, hidden_state = 0, prev_ht = 0

At time = 45000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 45000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1 


At time = 45000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 46000, init_n = 1
At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 46000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 46000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 46000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 46000, output_cell = 4f6, tanh_output_cell = 80

At time = 46000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 51000, init_n = 1
At time = 51000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 51000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 51000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 51000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 51000, output_cell = 4f6, tanh_output_cell = 80

At time = 51000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 56000, init_n = 0
At time = 56000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 56000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 56000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 56000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 56000, output_cell = 0, tanh_output_cell = 80

At time = 56000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 61000, init_n = 0
At time = 61000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 61000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 61000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 61000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 61000, output_cell = 0, tanh_output_cell = 80

At time = 61000, hidden_state = 80, prev_ht = 80

At time = 65000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 65000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 65000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e
----------------------------------
At time = 66000, init_n = 1
At time = 66000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 66000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 66000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 66000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 66000, output_cell = 0, tanh_output_cell = 80

At time = 66000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 71000, init_n = 1
At time = 71000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 71000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 71000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 71000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 71000, output_cell = 0, tanh_output_cell = 80

At time = 71000, hidden_state = 80, prev_ht = 80

At time = 75000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 75000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 75000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0
----------------------------------
At time = 76000, init_n = 1
At time = 76000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 76000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 76000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 76000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0

At time = 76000, output_cell = 0, tanh_output_cell = 80

At time = 76000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 81000, init_n = 1
At time = 81000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 81000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 81000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 81000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0

At time = 81000, output_cell = 0, tanh_output_cell = 80

At time = 81000, hidden_state = 80, prev_ht = 80

At time = 85000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 85000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 85000, output_cell = 0, tanh_output_cell = 80
----------------------------------
At time = 86000, init_n = 1
At time = 86000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 86000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 86000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 86000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 86000, output_cell = 0, tanh_output_cell = 80

At time = 86000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 91000, init_n = 1
At time = 91000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 91000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 91000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 91000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 91000, output_cell = 0, tanh_output_cell = 80

At time = 91000, hidden_state = 80, prev_ht = 80

At time = 95000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 95000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1 


At time = 95000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 96000, init_n = 1
At time = 96000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 96000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 96000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 96000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 96000, output_cell = 4f6, tanh_output_cell = 80

At time = 96000, hidden_state = 80, prev_ht = 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh_16b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_16b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.tanh_16b
Compiling module xil_defaultlib.calculate_cell(NUMBER_OF_FEATURE...
Compiling module xil_defaultlib.calculate_output(NUMBER_OF_FEATU...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns

At time = 0, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 0, enable_cell = x, finish_cell = 1, enable_output = x, finish_output = 1 

----------------------------------
At time = 1000, init_n = x
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 1000, enable_cell = x, finish_cell = 1, enable_output = x, finish_output = 1

At time = 1000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 1000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 1000, output_cell = 0, tanh_output_cell = 80

At time = 1000, hidden_state = xx, prev_ht = xx
Time =                 5000
----------------------------------
At time = 6000, init_n = 0
At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 6000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 6000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e

At time = 6000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 6000, output_cell = 0, tanh_output_cell = 80

At time = 6000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 11000, init_n = 0
At time = 11000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 11000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 11000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e

At time = 11000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 11000, output_cell = 0, tanh_output_cell = 80

At time = 11000, hidden_state = 0, prev_ht = 0

At time = 15000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 15000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0
----------------------------------
At time = 16000, init_n = 1
At time = 16000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 16000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 16000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 16000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 16000, output_cell = 0, tanh_output_cell = 80

At time = 16000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 21000, init_n = 1
At time = 21000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 21000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 21000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 21000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 21000, output_cell = 0, tanh_output_cell = 80

At time = 21000, hidden_state = 0, prev_ht = 0

At time = 25000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 25000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 25000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0
----------------------------------
At time = 26000, init_n = 1
At time = 26000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 26000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 26000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 26000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0

At time = 26000, output_cell = 0, tanh_output_cell = 80

At time = 26000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 31000, init_n = 1
At time = 31000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 31000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 31000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 31000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0

At time = 31000, output_cell = 0, tanh_output_cell = 80

At time = 31000, hidden_state = 0, prev_ht = 0

At time = 35000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 35000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 35000, output_cell = 0, tanh_output_cell = 80
----------------------------------
At time = 36000, init_n = 1
At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 36000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 36000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 36000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 36000, output_cell = 0, tanh_output_cell = 80

At time = 36000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 41000, init_n = 1
At time = 41000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 41000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 41000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 41000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 41000, output_cell = 0, tanh_output_cell = 80

At time = 41000, hidden_state = 0, prev_ht = 0

At time = 45000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 45000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1 


At time = 45000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 46000, init_n = 1
At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 46000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 46000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 46000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 46000, output_cell = 4f6, tanh_output_cell = 80

At time = 46000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 51000, init_n = 1
At time = 51000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 51000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 51000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 51000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 51000, output_cell = 4f6, tanh_output_cell = 80

At time = 51000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 56000, init_n = 0
At time = 56000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 56000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 56000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 56000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 56000, output_cell = 0, tanh_output_cell = 80

At time = 56000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 61000, init_n = 0
At time = 61000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 61000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 61000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 61000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 61000, output_cell = 0, tanh_output_cell = 80

At time = 61000, hidden_state = 80, prev_ht = 80

At time = 65000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 65000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 65000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0
----------------------------------
At time = 66000, init_n = 1
At time = 66000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 66000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 66000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 66000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 66000, output_cell = 0, tanh_output_cell = 80

At time = 66000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 71000, init_n = 1
At time = 71000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 71000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 71000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 71000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 71000, output_cell = 0, tanh_output_cell = 80

At time = 71000, hidden_state = 80, prev_ht = 80

At time = 75000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 75000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 75000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0
----------------------------------
At time = 76000, init_n = 1
At time = 76000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 76000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 76000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 76000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0

At time = 76000, output_cell = 0, tanh_output_cell = 80

At time = 76000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 81000, init_n = 1
At time = 81000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 81000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 81000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 81000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0

At time = 81000, output_cell = 0, tanh_output_cell = 80

At time = 81000, hidden_state = 80, prev_ht = 80

At time = 85000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 85000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 85000, output_cell = 0, tanh_output_cell = 80
----------------------------------
At time = 86000, init_n = 1
At time = 86000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 86000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 86000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 86000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 86000, output_cell = 0, tanh_output_cell = 80

At time = 86000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 91000, init_n = 1
At time = 91000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 91000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 91000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 91000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 91000, output_cell = 0, tanh_output_cell = 80

At time = 91000, hidden_state = 80, prev_ht = 80

At time = 95000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 95000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1 


At time = 95000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 96000, init_n = 1
At time = 96000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 96000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 96000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 96000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 96000, output_cell = 4f6, tanh_output_cell = 80

At time = 96000, hidden_state = 80, prev_ht = 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10326.988 ; gain = 17.992 ; free physical = 1846 ; free virtual = 10817
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh_16b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_16b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.tanh_16b
Compiling module xil_defaultlib.calculate_cell(NUMBER_OF_FEATURE...
Compiling module xil_defaultlib.calculate_output(NUMBER_OF_FEATU...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns

At time = 0, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 0, enable_cell = x, finish_cell = 1, enable_output = x, finish_output = 1 

----------------------------------
At time = 1000, init_n = x
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 1000, enable_cell = x, finish_cell = 1, enable_output = x, finish_output = 1

At time = 1000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 1000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 1000, output_cell = 0, tanh_output_cell = 80

At time = 1000, hidden_state = xx, prev_ht = xx
Time =                 5000
----------------------------------
At time = 6000, init_n = 0
At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 6000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 6000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e

At time = 6000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 6000, output_cell = 0, tanh_output_cell = 80

At time = 6000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 11000, init_n = 0
At time = 11000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 11000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 11000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e

At time = 11000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 11000, output_cell = 0, tanh_output_cell = 80

At time = 11000, hidden_state = 0, prev_ht = 0

At time = 15000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 15000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0
----------------------------------
At time = 16000, init_n = 1
At time = 16000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 16000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 16000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 16000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 16000, output_cell = 0, tanh_output_cell = 80

At time = 16000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 21000, init_n = 1
At time = 21000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 21000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 21000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 21000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 21000, output_cell = 0, tanh_output_cell = 80

At time = 21000, hidden_state = 0, prev_ht = 0

At time = 25000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 25000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 25000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0
----------------------------------
At time = 26000, init_n = 1
At time = 26000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 26000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 26000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 26000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0

At time = 26000, output_cell = 0, tanh_output_cell = 80

At time = 26000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 31000, init_n = 1
At time = 31000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 31000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 31000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 31000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0

At time = 31000, output_cell = 0, tanh_output_cell = 80

At time = 31000, hidden_state = 0, prev_ht = 0

At time = 35000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 35000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 35000, output_cell = 0, tanh_output_cell = 80
----------------------------------
At time = 36000, init_n = 1
At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 36000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 36000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 36000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 36000, output_cell = 0, tanh_output_cell = 80

At time = 36000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 41000, init_n = 1
At time = 41000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 41000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 41000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 41000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 41000, output_cell = 0, tanh_output_cell = 80

At time = 41000, hidden_state = 0, prev_ht = 0

At time = 45000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 45000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1 


At time = 45000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 46000, init_n = 1
At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 46000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 46000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 46000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 46000, output_cell = 4f6, tanh_output_cell = 80

At time = 46000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 51000, init_n = 1
At time = 51000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 51000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 51000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 51000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 51000, output_cell = 4f6, tanh_output_cell = 80

At time = 51000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 56000, init_n = 0
At time = 56000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 56000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 56000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 56000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 56000, output_cell = 0, tanh_output_cell = 80

At time = 56000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 61000, init_n = 0
At time = 61000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 61000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 61000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 61000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 61000, output_cell = 0, tanh_output_cell = 80

At time = 61000, hidden_state = 80, prev_ht = 80

At time = 65000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 65000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 65000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0
----------------------------------
At time = 66000, init_n = 1
At time = 66000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 66000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 66000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 66000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 66000, output_cell = 0, tanh_output_cell = 80

At time = 66000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 71000, init_n = 1
At time = 71000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 71000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 71000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 71000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 71000, output_cell = 0, tanh_output_cell = 80

At time = 71000, hidden_state = 80, prev_ht = 80

At time = 75000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 75000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 75000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0
----------------------------------
At time = 76000, init_n = 1
At time = 76000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 76000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 76000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 76000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0

At time = 76000, output_cell = 0, tanh_output_cell = 80

At time = 76000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 81000, init_n = 1
At time = 81000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 81000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 81000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 81000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0

At time = 81000, output_cell = 0, tanh_output_cell = 80

At time = 81000, hidden_state = 80, prev_ht = 80

At time = 85000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 85000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 85000, output_cell = 0, tanh_output_cell = 80
----------------------------------
At time = 86000, init_n = 1
At time = 86000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 86000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 86000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 86000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 86000, output_cell = 0, tanh_output_cell = 80

At time = 86000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 91000, init_n = 1
At time = 91000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 91000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 91000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 91000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 91000, output_cell = 0, tanh_output_cell = 80

At time = 91000, hidden_state = 80, prev_ht = 80

At time = 95000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 95000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1 


At time = 95000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 96000, init_n = 1
At time = 96000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 96000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 96000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 96000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 96000, output_cell = 4f6, tanh_output_cell = 80

At time = 96000, hidden_state = 80, prev_ht = 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh_16b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_16b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent(NUMBER_OF_FE...
Compiling module xil_defaultlib.tanh_16b
Compiling module xil_defaultlib.calculate_cell(NUMBER_OF_FEATURE...
Compiling module xil_defaultlib.calculate_output(NUMBER_OF_FEATU...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns

At time = 0, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 0, enable_cell = x, finish_cell = 1, enable_output = x, finish_output = 1 

----------------------------------
At time = 1000, init_n = x
At time = 1000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 1000, enable_cell = x, finish_cell = 1, enable_output = x, finish_output = 1

At time = 1000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 1000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 1000, output_cell = 0, tanh_output_cell = 80

At time = 1000, hidden_state = xx, prev_ht = xx
Time =                 5000
----------------------------------
At time = 6000, init_n = 0
At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 6000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 6000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e

At time = 6000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 6000, output_cell = 0, tanh_output_cell = 80

At time = 6000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 11000, init_n = 0
At time = 11000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 11000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 11000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e

At time = 11000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 11000, output_cell = 0, tanh_output_cell = 80

At time = 11000, hidden_state = 0, prev_ht = 0

At time = 15000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 15000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 15000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0
----------------------------------
At time = 16000, init_n = 1
At time = 16000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 16000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 16000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 16000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 16000, output_cell = 0, tanh_output_cell = 80

At time = 16000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 21000, init_n = 1
At time = 21000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 21000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 21000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 21000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 21000, output_cell = 0, tanh_output_cell = 80

At time = 21000, hidden_state = 0, prev_ht = 0

At time = 25000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 25000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 25000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0
----------------------------------
At time = 26000, init_n = 1
At time = 26000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 26000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 26000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 26000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0

At time = 26000, output_cell = 0, tanh_output_cell = 80

At time = 26000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 31000, init_n = 1
At time = 31000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 31000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 31000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 31000, output_input_3 = 50, output_forget_3 = 50, output_cell_update_3 = 50, output_output_3 = 50, sigmoid = 7f, tanh = 0

At time = 31000, output_cell = 0, tanh_output_cell = 80

At time = 31000, hidden_state = 0, prev_ht = 0

At time = 35000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 35000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 35000, output_cell = 0, tanh_output_cell = 80
----------------------------------
At time = 36000, init_n = 1
At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 36000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 36000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 36000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 36000, output_cell = 0, tanh_output_cell = 80

At time = 36000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 41000, init_n = 1
At time = 41000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 41000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 41000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 41000, output_input_3 = ab, output_forget_3 = ac, output_cell_update_3 = ad, output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 41000, output_cell = 0, tanh_output_cell = 80

At time = 41000, hidden_state = 0, prev_ht = 0
Time =                45000

At time = 45000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 45000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1 


At time = 45000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 46000, init_n = 1
At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 46000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 46000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 46000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 46000, output_cell = 4f6, tanh_output_cell = 80

At time = 46000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 51000, init_n = 1
At time = 51000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 51000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 51000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 51000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 51000, output_cell = 4f6, tanh_output_cell = 80

At time = 51000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 56000, init_n = 0
At time = 56000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 56000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 56000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 56000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 56000, output_cell = 0, tanh_output_cell = 80

At time = 56000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 61000, init_n = 0
At time = 61000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 61000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 61000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 61000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 61000, output_cell = 0, tanh_output_cell = 80

At time = 61000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 66000, init_n = 0
At time = 66000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 66000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 66000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 66000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 66000, output_cell = 0, tanh_output_cell = 80

At time = 66000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 71000, init_n = 0
At time = 71000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 71000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 71000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 71000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 71000, output_cell = 0, tanh_output_cell = 80

At time = 71000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 76000, init_n = 0
At time = 76000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 76000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 76000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 76000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 76000, output_cell = 0, tanh_output_cell = 80

At time = 76000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 81000, init_n = 0
At time = 81000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 81000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 81000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 81000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 81000, output_cell = 0, tanh_output_cell = 80

At time = 81000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 86000, init_n = 0
At time = 86000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 86000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 86000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 86000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 86000, output_cell = 0, tanh_output_cell = 80

At time = 86000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 91000, init_n = 0
At time = 91000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 91000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 91000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 91000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 91000, output_cell = 0, tanh_output_cell = 80

At time = 91000, hidden_state = 80, prev_ht = 80
----------------------------------
At time = 96000, init_n = 0
At time = 96000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 96000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 96000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 96000, output_input_3 = 0, output_forget_3 = 0, output_cell_update_3 = 0, output_output_3 = 0, sigmoid = 7f, tanh = 0

At time = 96000, output_cell = 0, tanh_output_cell = 80

At time = 96000, hidden_state = 80, prev_ht = 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 18 23:01:41 2024...
