

================================================================
== Vivado HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Feb  4 15:37:13 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cordiccart2pol
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   33|   33|   33|   33|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    395|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     120|    160|    -|
|Memory           |        0|      -|      12|      3|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        -|      -|      89|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     221|    615|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+--------------------------------+---------+-------+-----+-----+-----+
    |             Instance             |             Module             | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------+--------------------------------+---------+-------+-----+-----+-----+
    |cordiccart2pol_cordic_io_s_axi_U  |cordiccart2pol_cordic_io_s_axi  |        0|      0|  120|  160|    0|
    +----------------------------------+--------------------------------+---------+-------+-----+-----+-----+
    |Total                             |                                |        0|      0|  120|  160|    0|
    +----------------------------------+--------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |cordiccart2pol_mucud_U1  |cordiccart2pol_mucud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |angles_V_U  |cordiccart2pol_anbkb  |        0|  12|   3|    0|    16|   12|     1|          192|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                      |        0|  12|   3|    0|    16|   12|     1|          192|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_1_fu_292_p2      |     +    |      0|  0|  21|          15|          15|
    |add_ln203_fu_240_p2        |     +    |      0|  0|  21|          15|          15|
    |add_ln703_fu_223_p2        |     +    |      0|  0|  21|          15|          15|
    |i_fu_191_p2                |     +    |      0|  0|  15|           5|           1|
    |c_y_V_fu_145_p2            |     -    |      0|  0|  21|           1|          15|
    |sub_ln203_fu_151_p2        |     -    |      0|  0|  21|           1|          15|
    |sub_ln703_1_fu_286_p2      |     -    |      0|  0|  21|          15|          15|
    |sub_ln703_2_fu_246_p2      |     -    |      0|  0|  21|          15|          15|
    |sub_ln703_fu_211_p2        |     -    |      0|  0|  21|          15|          15|
    |r_V_5_fu_205_p2            |   ashr   |      0|  0|  33|          15|          15|
    |r_V_6_fu_217_p2            |   ashr   |      0|  0|  33|          15|          15|
    |icmp_ln1494_fu_139_p2      |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln22_fu_185_p2        |   icmp   |      0|  0|  11|           5|           6|
    |r_V_7_fu_234_p2            |   lshr   |      0|  0|  33|          15|          15|
    |c_y_V_1_fu_165_p3          |  select  |      0|  0|  15|           1|          15|
    |c_y_V_2_fu_260_p3          |  select  |      0|  0|  15|           1|          15|
    |select_ln10_2_fu_173_p3    |  select  |      0|  0|  14|           1|          13|
    |select_ln10_fu_157_p3      |  select  |      0|  0|  15|           1|          15|
    |select_ln1495_2_fu_298_p3  |  select  |      0|  0|  15|           1|          15|
    |select_ln1495_fu_252_p3    |  select  |      0|  0|  15|           1|          15|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 395|         168|         261|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |angle_V_reg_117   |   9|          2|   15|         30|
    |ap_NS_fsm         |  21|          4|    1|          4|
    |c_x_V_reg_99      |   9|          2|   15|         30|
    |p_Val2_3_reg_108  |   9|          2|   15|         30|
    |ush_reg_128       |   9|          2|    5|         10|
    +------------------+----+-----------+-----+-----------+
    |Total             |  57|         12|   51|        104|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |angle_V_reg_117        |  15|   0|   15|          0|
    |ap_CS_fsm              |   3|   0|    3|          0|
    |c_x_V_reg_99           |  15|   0|   15|          0|
    |c_y_V_2_reg_350        |  15|   0|   15|          0|
    |i_reg_330              |   5|   0|    5|          0|
    |p_Val2_3_reg_108       |  15|   0|   15|          0|
    |select_ln1495_reg_345  |  15|   0|   15|          0|
    |tmp_reg_335            |   1|   0|    1|          0|
    |ush_reg_128            |   5|   0|    5|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  89|   0|   89|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|s_axi_cordic_io_AWVALID  |  in |    1|    s_axi   |    cordic_io   |    pointer   |
|s_axi_cordic_io_AWREADY  | out |    1|    s_axi   |    cordic_io   |    pointer   |
|s_axi_cordic_io_AWADDR   |  in |    6|    s_axi   |    cordic_io   |    pointer   |
|s_axi_cordic_io_WVALID   |  in |    1|    s_axi   |    cordic_io   |    pointer   |
|s_axi_cordic_io_WREADY   | out |    1|    s_axi   |    cordic_io   |    pointer   |
|s_axi_cordic_io_WDATA    |  in |   32|    s_axi   |    cordic_io   |    pointer   |
|s_axi_cordic_io_WSTRB    |  in |    4|    s_axi   |    cordic_io   |    pointer   |
|s_axi_cordic_io_ARVALID  |  in |    1|    s_axi   |    cordic_io   |    pointer   |
|s_axi_cordic_io_ARREADY  | out |    1|    s_axi   |    cordic_io   |    pointer   |
|s_axi_cordic_io_ARADDR   |  in |    6|    s_axi   |    cordic_io   |    pointer   |
|s_axi_cordic_io_RVALID   | out |    1|    s_axi   |    cordic_io   |    pointer   |
|s_axi_cordic_io_RREADY   |  in |    1|    s_axi   |    cordic_io   |    pointer   |
|s_axi_cordic_io_RDATA    | out |   32|    s_axi   |    cordic_io   |    pointer   |
|s_axi_cordic_io_RRESP    | out |    2|    s_axi   |    cordic_io   |    pointer   |
|s_axi_cordic_io_BVALID   | out |    1|    s_axi   |    cordic_io   |    pointer   |
|s_axi_cordic_io_BREADY   |  in |    1|    s_axi   |    cordic_io   |    pointer   |
|s_axi_cordic_io_BRESP    | out |    2|    s_axi   |    cordic_io   |    pointer   |
|ap_clk                   |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|interrupt                | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
+-------------------------+-----+-----+------------+----------------+--------------+

