
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.84

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter_reg[6]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.00    0.04    0.28    0.28 v counter_reg[6]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         count[6] (net)
                  0.04    0.00    0.28 v _61_/B1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.06    0.06    0.34 ^ _61_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _28_ (net)
                  0.06    0.00    0.34 ^ _63_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.03    0.05    0.40 v _63_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _06_ (net)
                  0.03    0.00    0.40 v counter_reg[6]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.06   -0.06   library hold time
                                 -0.06   data required time
-----------------------------------------------------------------------------
                                 -0.06   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.12    0.34    0.34 ^ counter_reg[0]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         count[0] (net)
                  0.12    0.00    0.34 ^ _67_/A (sky130_fd_sc_hd__ha_1)
     5    0.01    0.12    0.21    0.55 ^ _67_/COUT (sky130_fd_sc_hd__ha_1)
                                         _32_ (net)
                  0.12    0.00    0.55 ^ _60_/B (sky130_fd_sc_hd__nand3_1)
     3    0.01    0.09    0.10    0.65 v _60_/Y (sky130_fd_sc_hd__nand3_1)
                                         _27_ (net)
                  0.09    0.00    0.65 v _62_/C (sky130_fd_sc_hd__or3_1)
     1    0.00    0.06    0.31    0.96 v _62_/X (sky130_fd_sc_hd__or3_1)
                                         _29_ (net)
                  0.06    0.00    0.96 v _63_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.09    0.13    1.09 ^ _63_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _06_ (net)
                  0.09    0.00    1.09 ^ counter_reg[6]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.09   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.07    4.93   library setup time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  3.84   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.12    0.34    0.34 ^ counter_reg[0]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         count[0] (net)
                  0.12    0.00    0.34 ^ _67_/A (sky130_fd_sc_hd__ha_1)
     5    0.01    0.12    0.21    0.55 ^ _67_/COUT (sky130_fd_sc_hd__ha_1)
                                         _32_ (net)
                  0.12    0.00    0.55 ^ _60_/B (sky130_fd_sc_hd__nand3_1)
     3    0.01    0.09    0.10    0.65 v _60_/Y (sky130_fd_sc_hd__nand3_1)
                                         _27_ (net)
                  0.09    0.00    0.65 v _62_/C (sky130_fd_sc_hd__or3_1)
     1    0.00    0.06    0.31    0.96 v _62_/X (sky130_fd_sc_hd__or3_1)
                                         _29_ (net)
                  0.06    0.00    0.96 v _63_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.09    0.13    1.09 ^ _63_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _06_ (net)
                  0.09    0.00    1.09 ^ counter_reg[6]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.09   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.07    4.93   library setup time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  3.84   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.66e-05   1.17e-06   6.48e-11   6.78e-05  92.4%
Combinational          3.05e-06   2.51e-06   7.53e-11   5.55e-06   7.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.97e-05   3.68e-06   1.40e-10   7.34e-05 100.0%
                          95.0%       5.0%       0.0%
