{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678026449174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678026449174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  5 19:27:29 2023 " "Processing started: Sun Mar  5 19:27:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678026449174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678026449174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678026449174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678026449803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678026449803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/testing.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/testing.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "All_Modules/testing.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/testing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678026458345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678026458345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/mux_n.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/mux_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4bit_2to1 " "Found entity 1: mux4bit_2to1" {  } { { "All_Modules/Mux_n.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Mux_n.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678026458347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678026458347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/add_sub_n.v 2 2 " "Found 2 design units, including 2 entities, in source file all_modules/add_sub_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_n " "Found entity 1: Adder_n" {  } { { "All_Modules/Add_Sub_n.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Add_Sub_n.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678026458349 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladd " "Found entity 2: fulladd" {  } { { "All_Modules/Add_Sub_n.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Add_Sub_n.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678026458349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678026458349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/7_segment_0-f.v 5 5 " "Found 5 design units, including 5 entities, in source file all_modules/7_segment_0-f.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_7_Segment " "Found entity 1: Display_7_Segment" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678026458350 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparator " "Found entity 2: comparator" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678026458350 ""} { "Info" "ISGN_ENTITY_NAME" "3 Circuit_A " "Found entity 3: Circuit_A" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678026458350 ""} { "Info" "ISGN_ENTITY_NAME" "4 segment_7 " "Found entity 4: segment_7" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678026458350 ""} { "Info" "ISGN_ENTITY_NAME" "5 segment_7_01 " "Found entity 5: segment_7_01" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678026458350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678026458350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/register.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_4bit " "Found entity 1: Register_4bit" {  } { { "All_Modules/Register.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678026458352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678026458352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "All_Modules/Program_Counter.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Program_Counter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678026458354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678026458354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/number_cruncher.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/number_cruncher.v" { { "Info" "ISGN_ENTITY_NAME" "1 Number_Cruncher " "Found entity 1: Number_Cruncher" {  } { { "All_Modules/Number_Cruncher.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Number_Cruncher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678026458355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678026458355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/decoder_register_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/decoder_register_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_En_Decoder " "Found entity 1: Register_En_Decoder" {  } { { "All_Modules/Decoder_Register_Enable.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Decoder_Register_Enable.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678026458357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678026458357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "All_Modules/RAM.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/RAM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678026458358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678026458358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a 7_Segment_0-F.v(41) " "Verilog HDL Implicit Net warning at 7_Segment_0-F.v(41): created implicit net for \"a\"" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678026458358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b 7_Segment_0-F.v(42) " "Verilog HDL Implicit Net warning at 7_Segment_0-F.v(42): created implicit net for \"b\"" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678026458359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c 7_Segment_0-F.v(43) " "Verilog HDL Implicit Net warning at 7_Segment_0-F.v(43): created implicit net for \"c\"" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678026458359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d 7_Segment_0-F.v(44) " "Verilog HDL Implicit Net warning at 7_Segment_0-F.v(44): created implicit net for \"d\"" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678026458359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e 7_Segment_0-F.v(45) " "Verilog HDL Implicit Net warning at 7_Segment_0-F.v(45): created implicit net for \"e\"" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678026458359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a 7_Segment_0-F.v(61) " "Verilog HDL Implicit Net warning at 7_Segment_0-F.v(61): created implicit net for \"a\"" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678026458359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b 7_Segment_0-F.v(62) " "Verilog HDL Implicit Net warning at 7_Segment_0-F.v(62): created implicit net for \"b\"" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678026458359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c 7_Segment_0-F.v(63) " "Verilog HDL Implicit Net warning at 7_Segment_0-F.v(63): created implicit net for \"c\"" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678026458359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d 7_Segment_0-F.v(64) " "Verilog HDL Implicit Net warning at 7_Segment_0-F.v(64): created implicit net for \"d\"" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678026458359 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "7_Segment_0-F " "Top-level design entity \"7_Segment_0-F\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1678026458424 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678026458482 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar  5 19:27:38 2023 " "Processing ended: Sun Mar  5 19:27:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678026458482 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678026458482 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678026458482 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678026458482 ""}
