Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot count_sum_tb_behav xil_defaultlib.count_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/DVCON/VHDL/Assignment/src/count_sum_tb.sv:51]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/DVCON/VHDL/Assignment/src/count_sum_tb.sv:52]
WARNING: [VRFC 10-3823] variable 's_ready' might have multiple concurrent drivers [D:/DVCON/VHDL/Assignment/src/count_sum_tb.sv:21]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 51, File D:/DVCON/VHDL/Assignment/src/count_sum_tb.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 52, File D:/DVCON/VHDL/Assignment/src/count_sum_tb.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/DVCON/VHDL/Assignment/src/count_sum.sv" Line 1. Module count_sum doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DVCON/VHDL/Assignment/src/count_sum.sv" Line 1. Module count_sum doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.count_sum
Compiling module xil_defaultlib.count_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot count_sum_tb_behav
