0.7
2020.2
Oct 14 2022
05:07:14
/home/df/Documenti/Universita/FPGA/ClockVHDL/ClockVHDL.srcs/sim_1/new/alarm_mode_tb.vhd,1730286410,vhdl,,,,tb_clock,,,,,,,,
/home/df/Documenti/Universita/FPGA/ClockVHDL/ClockVHDL.srcs/sim_1/new/normal_mode_tb.vhd,1730649735,vhdl,,,,normal_mode_tb,,,,,,,,
/home/df/Documenti/Universita/FPGA/ClockVHDL/ClockVHDL.srcs/sim_1/new/setting_mode_tb.vhd,1730651079,vhdl,,,,setting_tb,,,,,,,,
/home/df/Documenti/Universita/FPGA/ClockVHDL/ClockVHDL.srcs/sources_1/new/Design.vhd,1730647071,vhdl,,,,clock,,,,,,,,
