0.6
2018.3
Dec  7 2018
00:33:28
F:/WORK/prj_fpga/adder/adder.v,1686641907,verilog,,F:/WORK/prj_fpga/adder/tb_adder.v,,adder,,,,,,,,
F:/WORK/prj_fpga/adder/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
F:/WORK/prj_fpga/adder/tb_adder.v,1686642111,verilog,,,,adder_tb,,,,,,,,
