{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620167792539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620167792540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 04 17:36:32 2021 " "Processing started: Tue May 04 17:36:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620167792540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620167792540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlUnit -c ControlUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControlUnit -c ControlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620167792540 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1620167792937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/spring 2021/cse 2441/lab10/labten.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/spring 2021/cse 2441/lab10/labten.v" { { "Info" "ISGN_ENTITY_NAME" "1 LabTen " "Found entity 1: LabTen" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620167792983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620167792983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/spring 2021/cse 2441/controller/triscfsm1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/spring 2021/cse 2441/controller/triscfsm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 triscFSM1 " "Found entity 1: triscFSM1" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620167792985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620167792985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.bdf" "" { Schematic "C:/Users/justu/Desktop/Spring 2021/CSE 2441/ControlUnit/ControlUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620167792988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620167792988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlUnit " "Elaborating entity \"ControlUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1620167793022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triscFSM1 triscFSM1:inst " "Elaborating entity \"triscFSM1\" for hierarchy \"triscFSM1:inst\"" {  } { { "ControlUnit.bdf" "inst" { Schematic "C:/Users/justu/Desktop/Spring 2021/CSE 2441/ControlUnit/ControlUnit.bdf" { { 344 816 976 648 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620167793037 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate triscFSM1.v(9) " "Verilog HDL Always Construct warning at triscFSM1.v(9): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1620167793041 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.V triscFSM1.v(9) " "Inferred latch for \"nextstate.V\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793043 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.U triscFSM1.v(9) " "Inferred latch for \"nextstate.U\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793043 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.T triscFSM1.v(9) " "Inferred latch for \"nextstate.T\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793043 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S triscFSM1.v(9) " "Inferred latch for \"nextstate.S\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793043 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.R triscFSM1.v(9) " "Inferred latch for \"nextstate.R\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793043 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Q triscFSM1.v(9) " "Inferred latch for \"nextstate.Q\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793043 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.P triscFSM1.v(9) " "Inferred latch for \"nextstate.P\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793043 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.O triscFSM1.v(9) " "Inferred latch for \"nextstate.O\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793043 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.N triscFSM1.v(9) " "Inferred latch for \"nextstate.N\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793044 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.M triscFSM1.v(9) " "Inferred latch for \"nextstate.M\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793044 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.L triscFSM1.v(9) " "Inferred latch for \"nextstate.L\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793044 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.K triscFSM1.v(9) " "Inferred latch for \"nextstate.K\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793044 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.J triscFSM1.v(9) " "Inferred latch for \"nextstate.J\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793044 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.I triscFSM1.v(9) " "Inferred latch for \"nextstate.I\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793044 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.H triscFSM1.v(9) " "Inferred latch for \"nextstate.H\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793044 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.G triscFSM1.v(9) " "Inferred latch for \"nextstate.G\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793044 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.F triscFSM1.v(9) " "Inferred latch for \"nextstate.F\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793044 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E triscFSM1.v(9) " "Inferred latch for \"nextstate.E\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793044 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.D triscFSM1.v(9) " "Inferred latch for \"nextstate.D\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793045 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C triscFSM1.v(9) " "Inferred latch for \"nextstate.C\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793045 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.B triscFSM1.v(9) " "Inferred latch for \"nextstate.B\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793045 "|ControlUnit|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.A triscFSM1.v(9) " "Inferred latch for \"nextstate.A\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793045 "|ControlUnit|triscFSM1:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LabTen LabTen:inst2 " "Elaborating entity \"LabTen\" for hierarchy \"LabTen:inst2\"" {  } { { "ControlUnit.bdf" "inst2" { Schematic "C:/Users/justu/Desktop/Spring 2021/CSE 2441/ControlUnit/ControlUnit.bdf" { { 392 504 632 632 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620167793062 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LabTen.v(5) " "Verilog HDL Case Statement warning at LabTen.v(5): incomplete case statement has no default case item" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1620167793077 "|ControlUnit|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LDA LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"LDA\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1620167793077 "|ControlUnit|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "STA LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"STA\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1620167793077 "|ControlUnit|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADD LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"ADD\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1620167793077 "|ControlUnit|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SUB LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"SUB\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1620167793077 "|ControlUnit|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "XOR LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"XOR\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1620167793077 "|ControlUnit|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "INC LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"INC\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1620167793077 "|ControlUnit|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLR LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"CLR\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1620167793077 "|ControlUnit|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JMP LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"JMP\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1620167793077 "|ControlUnit|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JPZ LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"JPZ\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1620167793077 "|ControlUnit|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JPN LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"JPN\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1620167793077 "|ControlUnit|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HLT LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"HLT\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1620167793077 "|ControlUnit|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HLT LabTen.v(4) " "Inferred latch for \"HLT\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793078 "|ControlUnit|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JPN LabTen.v(4) " "Inferred latch for \"JPN\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793078 "|ControlUnit|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JPZ LabTen.v(4) " "Inferred latch for \"JPZ\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793078 "|ControlUnit|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JMP LabTen.v(4) " "Inferred latch for \"JMP\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793078 "|ControlUnit|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLR LabTen.v(4) " "Inferred latch for \"CLR\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793078 "|ControlUnit|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INC LabTen.v(4) " "Inferred latch for \"INC\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793078 "|ControlUnit|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "XOR LabTen.v(4) " "Inferred latch for \"XOR\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793078 "|ControlUnit|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUB LabTen.v(4) " "Inferred latch for \"SUB\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793078 "|ControlUnit|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD LabTen.v(4) " "Inferred latch for \"ADD\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793078 "|ControlUnit|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STA LabTen.v(4) " "Inferred latch for \"STA\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793078 "|ControlUnit|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LDA LabTen.v(4) " "Inferred latch for \"LDA\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620167793078 "|ControlUnit|LabTen:inst2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LabTen:inst2\|JMP " "Latch LabTen:inst2\|JMP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A " "Ports D and ENA on the latch are fed by the same signal A" {  } { { "ControlUnit.bdf" "" { Schematic "C:/Users/justu/Desktop/Spring 2021/CSE 2441/ControlUnit/ControlUnit.bdf" { { 416 312 480 432 "A" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620167793314 ""}  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620167793314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LabTen:inst2\|CLR " "Latch LabTen:inst2\|CLR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A " "Ports D and ENA on the latch are fed by the same signal A" {  } { { "ControlUnit.bdf" "" { Schematic "C:/Users/justu/Desktop/Spring 2021/CSE 2441/ControlUnit/ControlUnit.bdf" { { 416 312 480 432 "A" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620167793314 ""}  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620167793314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LabTen:inst2\|INC " "Latch LabTen:inst2\|INC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A " "Ports D and ENA on the latch are fed by the same signal A" {  } { { "ControlUnit.bdf" "" { Schematic "C:/Users/justu/Desktop/Spring 2021/CSE 2441/ControlUnit/ControlUnit.bdf" { { 416 312 480 432 "A" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620167793314 ""}  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620167793314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LabTen:inst2\|ADD " "Latch LabTen:inst2\|ADD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A " "Ports D and ENA on the latch are fed by the same signal A" {  } { { "ControlUnit.bdf" "" { Schematic "C:/Users/justu/Desktop/Spring 2021/CSE 2441/ControlUnit/ControlUnit.bdf" { { 416 312 480 432 "A" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620167793315 ""}  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620167793315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LabTen:inst2\|STA " "Latch LabTen:inst2\|STA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A " "Ports D and ENA on the latch are fed by the same signal A" {  } { { "ControlUnit.bdf" "" { Schematic "C:/Users/justu/Desktop/Spring 2021/CSE 2441/ControlUnit/ControlUnit.bdf" { { 416 312 480 432 "A" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620167793315 ""}  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620167793315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LabTen:inst2\|LDA " "Latch LabTen:inst2\|LDA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A " "Ports D and ENA on the latch are fed by the same signal A" {  } { { "ControlUnit.bdf" "" { Schematic "C:/Users/justu/Desktop/Spring 2021/CSE 2441/ControlUnit/ControlUnit.bdf" { { 416 312 480 432 "A" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620167793315 ""}  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620167793315 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C10 GND " "Pin \"C10\" is stuck at GND" {  } { { "ControlUnit.bdf" "" { Schematic "C:/Users/justu/Desktop/Spring 2021/CSE 2441/ControlUnit/ControlUnit.bdf" { { 512 1016 1192 528 "C10" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620167793332 "|ControlUnit|C10"} { "Warning" "WMLS_MLS_STUCK_PIN" "C14 GND " "Pin \"C14\" is stuck at GND" {  } { { "ControlUnit.bdf" "" { Schematic "C:/Users/justu/Desktop/Spring 2021/CSE 2441/ControlUnit/ControlUnit.bdf" { { 576 1016 1192 592 "C14" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620167793332 "|ControlUnit|C14"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1620167793332 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1620167793361 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1620167793473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620167793473 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1620167793505 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1620167793505 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1620167793505 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1620167793505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620167793523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 04 17:36:33 2021 " "Processing ended: Tue May 04 17:36:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620167793523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620167793523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620167793523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620167793523 ""}
