{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 8x8=8 - version"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from Scripts.CircuitSynth import CircuitSynth\n",
    "CircuitSynth(\"Multiplier_8x8=8.v\",\"8x8=8bIntFac\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 8x8=16b"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Generated script: C:\\repositories\\ProbabilisticComputing\\Yosys\\scripts\\Synth_Multiplier_8x8=16.ys\n",
      "\n",
      "[OSS CAD Suite] C:\\repositories\\ProbabilisticComputing\\Yosys>yosys -s scripts/Synth_Multiplier_8x8=16.ys\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50+56 (git sha1 78960292d, x86_64-w64-mingw32-g++ 13.2.1 -O3)\n",
      "\n",
      "-- Executing script file `scripts/Synth_Multiplier_8x8=16.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: C:\\repositories\\ProbabilisticComputing\\Yosys\\Sources\\Multiplier_8x8=16.v\n",
      "Parsing Verilog input from `C:\\repositories\\ProbabilisticComputing\\Yosys\\Sources\\Multiplier_8x8=16.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\Multiplier_4x4'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "Removed 0 unused cells and 1 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module Multiplier_4x4...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\Multiplier_4x4..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\Multiplier_4x4.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\Multiplier_4x4..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\Multiplier_4x4.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module Multiplier_4x4:\n",
      "  creating $macc model for $mul$C:\\repositories\\ProbabilisticComputing\\Yosys\\Sources\\Multiplier_8x8=16.v:31$1 ($mul).\n",
      "  creating $macc cell for $mul$C:\\repositories\\ProbabilisticComputing\\Yosys\\Sources\\Multiplier_8x8=16.v:31$1: $auto$alumacc.cc:365:replace_macc$2\n",
      "  created 0 $alu and 1 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\Multiplier_4x4..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\Multiplier_4x4.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\Multiplier_4x4..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\Multiplier_4x4.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: C:\\Users\\thoma\\Desktop\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\thoma\\Desktop\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper maccmap for cells of type $macc.\n",
      "  add \\a * \\b (8x8 bits, unsigned)\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using template $paramod\\_90_fa\\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.\n",
      "Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\\_90_alu for cells of type $alu.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "Using template $paramod\\_90_lcu_brent_kung\\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.\n",
      "Using extmapper simplemap for cells of type $pos.\n",
      "Using extmapper simplemap for cells of type $mux.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "No more expansions possible.\n",
      "<suppressed ~343 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "<suppressed ~383 debug messages>\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "Removed 24 unused cells and 110 unused wires.\n",
      "<suppressed ~25 debug messages>\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\Multiplier_4x4' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 347 gates and 363 wires to a netlist network with 16 inputs and 16 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:       66\n",
      "ABC RESULTS:            ANDNOT cells:       12\n",
      "ABC RESULTS:              NAND cells:       18\n",
      "ABC RESULTS:               NOR cells:      120\n",
      "ABC RESULTS:               NOT cells:       14\n",
      "ABC RESULTS:                OR cells:        5\n",
      "ABC RESULTS:             ORNOT cells:       15\n",
      "ABC RESULTS:              XNOR cells:      100\n",
      "ABC RESULTS:               XOR cells:       11\n",
      "ABC RESULTS:        internal signals:      331\n",
      "ABC RESULTS:           input signals:       16\n",
      "ABC RESULTS:          output signals:       16\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "Removed 0 unused cells and 97 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== Multiplier_4x4 ===\n",
      "\n",
      "   Number of wires:                348\n",
      "   Number of wire bits:            377\n",
      "   Number of public wires:           3\n",
      "   Number of public wire bits:      32\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:             32\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                361\n",
      "     $_ANDNOT_                      12\n",
      "     $_AND_                         66\n",
      "     $_NAND_                        18\n",
      "     $_NOR_                        120\n",
      "     $_NOT_                         14\n",
      "     $_ORNOT_                       15\n",
      "     $_OR_                           5\n",
      "     $_XNOR_                       100\n",
      "     $_XOR_                         11\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module Multiplier_4x4...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "3.1. Extracting gate netlist of module `\\Multiplier_4x4' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 361 gates and 377 wires to a netlist network with 16 inputs and 16 outputs.\n",
      "\n",
      "3.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 8 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + &get -n \n",
      "ABC: + &fraig -x \n",
      "ABC: + &put \n",
      "ABC: + scorr \n",
      "ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
      "ABC: + dc2 \n",
      "ABC: + dretime \n",
      "ABC: + strash \n",
      "ABC: + &get -n \n",
      "ABC: + &dch -f \n",
      "ABC: + &nf \n",
      "ABC: + &put \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "3.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:       95\n",
      "ABC RESULTS:              NAND cells:      240\n",
      "ABC RESULTS:               NOR cells:        5\n",
      "ABC RESULTS:               NOT cells:        3\n",
      "ABC RESULTS:                OR cells:      100\n",
      "ABC RESULTS:        internal signals:      345\n",
      "ABC RESULTS:           input signals:       16\n",
      "ABC RESULTS:          output signals:       16\n",
      "Removing temp directory.\n",
      "\n",
      "4. Executing JSON backend.\n",
      "\n",
      "5. Generating Graphviz representation of design.\n",
      "Writing dot description to `Multiplier_8x8=16.dot'.\n",
      "Dumping module Multiplier_4x4 to page 1.\n",
      "\n",
      "End of script. Logfile hash: ab2ab68a15\n",
      "Yosys 0.50+56 (git sha1 78960292d, x86_64-w64-mingw32-g++ 13.2.1 -O3)\n",
      "Time spent: 2% 15x opt_expr (0 sec), 2% 14x opt_clean (0 sec), ...\n",
      "\n",
      "[OSS CAD Suite] C:\\repositories\\ProbabilisticComputing\\Yosys>\n",
      "Detected top module: Multiplier_4x4\n",
      "\n",
      "Order of the matrix: 459 x 459\n",
      "\n",
      "Node order (without hidden layers):\n",
      "List of input/output nodes:\n",
      "[\"a0\", \"a1\", \"a2\", \"a3\", \"a4\", \"a5\", \"a6\", \"a7\", \"b0\", \"b1\", \"b2\", \"b3\", \"b4\", \"b5\", \"b6\", \"b7\", \"s0\", \"s1\", \"s2\", \"s3\", \"s4\", \"s5\", \"s6\", \"s7\", \"s8\", \"s9\", \"s10\", \"s11\", \"s12\", \"s13\", \"s14\", \"s15\"]\n",
      "Saved weight data to C:\\repositories\\ProbabilisticComputing\\Circuit_Library\\8x8=16bIntFac.npz\n",
      "Mem files generated in folder 'custom_hdl_files\\8x8=16bIntFac':\n",
      "  8x8=16bIntFac_h.mem\n",
      "  8x8=16bIntFac_J.mem\n",
      "  8x8=16bIntFac_seeds.mem\n",
      "  8x8=16bIntFac_h.coe\n",
      "  8x8=16bIntFac_J.coe\n",
      "  8x8=16bIntFac_seeds.coe\n",
      "Global parameters file generated: global_params.sv\n",
      "Lookup table file generated: grouped_update_order_LUT.sv\n",
      "[0. 4. 6. 6. 6. 0. 6. 6. 0. 6. 6. 6. 6. 6. 0. 6. 6. 0. 6. 6. 0. 6. 6. 0.\n",
      " 6. 6. 4. 6. 6. 6. 6. 6. 6. 6. 6. 6. 6. 6. 6. 6. 6. 6. 0. 6. 0. 6. 6. 6.\n",
      " 6. 6. 0. 4. 0. 4. 6. 0. 6. 6. 0. 6. 6. 0. 6. 6. 0. 6. 6. 4. 6. 6. 6. 6.\n",
      " 6. 6. 0. 6. 6. 4. 6. 6. 6. 6. 6. 0. 6. 6. 0. 6. 6. 6. 6. 6. 6. 0. 6. 6.\n",
      " 0. 6. 6. 6. 6. 0. 0. 6. 6. 6. 0. 6. 6. 0. 6. 6. 0. 6. 6. 0. 6. 6. 0. 6.\n",
      " 6. 0. 6. 6. 6. 0. 6. 6. 0. 6. 4. 6. 6. 6. 6. 6. 6. 6. 4. 6. 6. 4. 6. 6.\n",
      " 6. 6. 6. 0. 0. 6. 6. 0. 6. 6. 6. 0. 4. 4. 0. 6. 0. 6. 6. 0. 6. 6. 0. 6.\n",
      " 6. 0. 6. 6. 4. 6. 6. 4. 6. 6. 4. 6. 6. 6. 4. 6. 6. 6. 6. 6. 6. 6. 6. 4.\n",
      " 6. 6. 0. 6. 6. 6. 6. 6. 6. 0. 0. 6. 0. 6. 6. 6. 0. 6. 6. 0. 6. 6. 0. 6.\n",
      " 6. 0. 6. 6. 0. 6. 6. 4. 6. 6. 4. 6. 6. 6. 6. 6. 6. 6. 4. 6. 6. 4. 6. 6.\n",
      " 6. 6. 6. 6. 6. 6. 6. 6. 0. 6. 6. 4. 0. 6. 6. 0. 6. 6. 4. 6. 6. 4. 4. 6.\n",
      " 6. 4. 6. 6. 4. 6. 4. 6. 6. 6. 6. 6. 6. 6. 6. 6. 0. 6. 6. 4. 4. 6. 6. 0.\n",
      " 6. 6. 4. 6. 6. 6. 6. 6. 0. 6. 6. 0. 6. 6. 4. 6. 6. 4. 6. 6. 6. 6. 6. 6.\n",
      " 6. 0. 0. 6. 4. 6. 6. 6. 6. 6. 6. 0. 6. 6. 0. 6. 4. 6. 4. 6. 6. 4. 6. 6.\n",
      " 6. 6. 6. 6. 6. 4. 6. 0. 6. 0. 6. 6. 0. 6. 6. 6. 4. 6. 6. 4. 6. 6. 6. 6.\n",
      " 4. 4. 6. 6. 4. 6. 4. 6. 6. 4. 4. 0. 6. 0. 4. 4. 6. 6. 6. 6. 0. 6. 6. 6.\n",
      " 0. 6. 6. 4. 6. 6. 6. 4. 4. 6. 6. 0. 0. 6. 6. 0. 6. 6. 6. 6. 0. 6. 6. 6.\n",
      " 0. 6. 6. 0. 6. 6. 4. 6. 6. 6. 4. 0. 6. 4. 0. 6. 6. 6. 6. 4. 4. 4. 4. 4.\n",
      " 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 0. 0. 0. 4. 4. 4. 4. 4. 4. 4. 4. 4.\n",
      " 4. 4. 0.]\n",
      "28.0\n",
      "-8.0\n",
      "[-14. -12.   6. -12. -12. -14.   8. -12. -14.   8. -12. -12.   4. -12.\n",
      " -20.   6. -12. -14.   0. -12. -14.   8. -12. -14.   0. -12.  -6.   8.\n",
      "  -8. -12. -12. -12.   4. -12. -18.   6. -12.   4. -12. -12.   4.   8.\n",
      " -14. -12. -14.   8. -12.   4. -12. -12. -14.  -4. -20. -12. -12. -14.\n",
      "   8. -12. -14.   8. -12. -14.   8. -12. -14.   8. -12.  -6.  16.   4.\n",
      "   6. -18. -12.   8. -14. -12.  16.  -6.   4.   4. -12. -12.   4. -14.\n",
      "   0. -12. -14.   0. -12.   4. -12.   4.   4. -20.   6. -12. -14.   0.\n",
      " -12.   4. -12. -14. -14. -12.   8. -12. -14.   8. -12. -14.   8. -12.\n",
      " -14.   8. -12. -14.   8. -12. -14.   8. -12. -14.   0. -12.   0. -14.\n",
      " -12.   0. -14. -12.  -6.   8. -12. -12.   4.   4.   4. -12.  -4.  14.\n",
      "   4. -12.   6. -12.   4. -12.  -2. -14. -20.   6. -12. -14.   0. -12.\n",
      "   4. -14.  -4. -12. -14. -12. -14.   8. -12. -14.   8. -12. -14.   8.\n",
      " -12. -14.   8. -12.  -6.  16.   4.  -4.  14.   4.  -4.  14.   4. -12.\n",
      "  -4.  14.  -2.   4.   4.   4.   4.   4. -12. -12.  14.   4. -20.   6.\n",
      " -12.   4. -12. -12.  -2. -20. -14. -12. -14.   0. -12. -12. -14.   8.\n",
      " -12. -14.   8. -12. -14.   8. -12. -14.   0. -12. -14.   0. -12. -12.\n",
      "   0. -12.  -6.  14. -12. -12.   4.   4.   4. -12.  -4.  14.   4. -12.\n",
      "   6. -12.   0.   4. -12.  10. -12.   8.   6. -12. -14.   8. -12.  -6.\n",
      " -14.   8. -12. -14.   8. -12.  -6.  16.   4.  -4.  -6.  14.   4. -12.\n",
      "  14.   4.  -6.   4. -12.  14. -12.   6.   4.   4.   4. -12. -12.   4.\n",
      " -14.   8. -12.  -6.  -2.  16.   4. -14.  -2. -10.  -6.   4.   6. -18.\n",
      " -12. -12. -14.   8. -12. -14.   8. -12.  -6.   8.   4. -12.   4.  14.\n",
      " -12.   4.   4. -12.   8. -20. -14. -12.  -6. -12.  16.   4.   6. -18.\n",
      " -12. -14.   8. -12. -14.   8. -12. -12.  -6.   8.   4. -12.  14. -12.\n",
      "   4.   4. -12.   6. -12.   2.   8. -14. -12. -14.   8. -12. -14.   8.\n",
      " -12. -12.  -6.   8.   4. -12.  14. -12.   4. -12.  -6.  -6.  16.   4.\n",
      " -12.  14.   2. -12.  14.  -6.   2. -14.  16. -14.   4.  -2.  -2.   4.\n",
      " -12. -12. -14. -12.   8. -12. -14.   8. -12.  -6.   8.   4.  14. -12.\n",
      "   4.  -2. -12. -14. -14.  -2. -18. -14. -12.   4. -12. -12. -14.   4.\n",
      "   8. -12. -14.   8. -12. -14.   8. -12.  -6.  16.   4.  14. -14.  -8.\n",
      "   4. -14.  -8.  14.   4.   4.  -2. -24. -24. -16. -24. -16. -32. -38.\n",
      " -16. -24. -30. -40.  -8. -16. -40. -18. -16.  10.  -8.  -8.  -8.   8.\n",
      "   8.   8.   8.   8.   8.   8.   8.   8.   8.   8.  -8.]\n",
      "Values: [-2. -4. -4. ...  4. -4. -4.]\n",
      "Column Indices: [ 49  50 432 ... 365 364 366]\n",
      "Row Pointer: [   0    4   10   14   19   24   28   34   39   43   49   54   59   64\n",
      "   69   75   79   84   88   94   99  103  109  114  118  124  129  133\n",
      "  139  148  153  158  163  168  173  180  184  189  194  199  204  209\n",
      "  215  219  224  228  234  239  244  249  255  259  265  271  277  282\n",
      "  286  292  297  301  307  312  316  322  327  331  337  342  346  352\n",
      "  357  361  368  373  379  383  388  394  398  403  408  413  418  423\n",
      "  427  433  438  442  448  453  458  463  468  473  479  483  488  492\n",
      "  498  503  508  513  517  521  527  533  538  542  548  553  557  563\n",
      "  568  572  578  583  587  593  598  602  608  613  617  623  628  634\n",
      "  638  643  649  653  658  662  668  673  678  683  688  693  698  704\n",
      "  708  713  719  723  728  733  738  745  749  755  759  764  768  774\n",
      "  779  784  788  794  800  804  809  813  819  824  828  834  839  843\n",
      "  849  854  858  864  869  873  879  884  890  894  899  905  909  914\n",
      "  919  925  929  936  941  946  951  956  961  966  972  976  981  987\n",
      "  991  996 1001 1006 1012 1020 1026 1030 1035 1039 1045 1050 1055 1059\n",
      " 1065 1070 1074 1080 1085 1089 1095 1100 1104 1110 1115 1119 1125 1130\n",
      " 1136 1142 1147 1151 1155 1160 1165 1170 1175 1180 1185 1191 1195 1200\n",
      " 1206 1210 1215 1218 1223 1228 1232 1238 1244 1248 1253 1257 1263 1268\n",
      " 1272 1276 1282 1287 1291 1297 1302 1306 1312 1317 1323 1327 1331 1336\n",
      " 1342 1346 1351 1355 1360 1366 1370 1375 1382 1387 1392 1397 1402 1407\n",
      " 1412 1416 1422 1427 1431 1438 1444 1449 1453 1460 1468 1472 1477 1481\n",
      " 1488 1493 1498 1502 1508 1513 1517 1523 1528 1532 1538 1543 1549 1554\n",
      " 1558 1563 1568 1573 1578 1584 1590 1594 1599 1603 1608 1614 1619 1623\n",
      " 1630 1635 1639 1645 1650 1654 1660 1666 1671 1675 1681 1686 1692 1696\n",
      " 1701 1706 1711 1716 1720 1725 1729 1735 1739 1744 1748 1754 1759 1763\n",
      " 1769 1774 1779 1783 1789 1794 1800 1804 1809 1814 1819 1823 1827 1833\n",
      " 1838 1844 1848 1852 1857 1861 1865 1869 1873 1879 1883 1888 1895 1902\n",
      " 1907 1912 1917 1921 1926 1932 1937 1941 1947 1952 1956 1962 1967 1971\n",
      " 1977 1982 1989 1994 1998 2002 2009 2016 2020 2025 2030 2035 2040 2044\n",
      " 2049 2055 2060 2064 2070 2075 2079 2085 2090 2094 2100 2105 2109 2116\n",
      " 2119 2124 2131 2134 2138 2143 2148 2155 2171 2187 2203 2219 2235 2251\n",
      " 2268 2284 2300 2317 2333 2349 2365 2381 2398 2414 2418 2420 2422 2424\n",
      " 2426 2428 2430 2432 2434 2436 2438 2440 2442 2444 2446 2448]\n",
      "CSR_matrix mem files generated in folder 'custom_hdl_files\\8x8=16bIntFac\\CSR_matrix':\n",
      "  8x8=16bIntFac_values.mem\n",
      "  8x8=16bIntFac_col_indices.mem\n",
      "  8x8=16bIntFac_row_ptr.mem\n",
      "  8x8=16bIntFac_h.mem\n",
      "Matrix size (Raw) = 210681\n",
      "CSR size (Values + Column Indices + Row Pointer) = 5356\n",
      "Factor Reduction = 39.33551157580284\n",
      "Values size = 2448\n",
      "Column Indices size = 2448\n",
      "Row Pointer size = 460\n",
      "\n",
      "Top 10 rows with the most non-zero elements:\n",
      "  1) Row 436: 17 non-zero elements\n",
      "  2) Row 441: 17 non-zero elements\n",
      "  3) Row 433: 17 non-zero elements\n",
      "  4) Row 430: 16 non-zero elements\n",
      "  5) Row 427: 16 non-zero elements\n",
      "  6) Row 429: 16 non-zero elements\n",
      "  7) Row 428: 16 non-zero elements\n",
      "  8) Row 431: 16 non-zero elements\n",
      "  9) Row 432: 16 non-zero elements\n",
      "  10) Row 438: 16 non-zero elements\n",
      "CSR_matrix coe files generated in folder 'custom_hdl_files\\8x8=16bIntFac\\CSR_matrix':\n",
      "  8x8=16bIntFac_values.coe\n",
      "  8x8=16bIntFac_col_indices.coe\n",
      "  8x8=16bIntFac_row_ptr.coe\n",
      "  8x8=16bIntFac_h.coe\n"
     ]
    }
   ],
   "source": [
    "from Scripts.CircuitSynth import CircuitSynth\n",
    "CircuitSynth(\"Multiplier_8x8=16.v\",\"8x8=16bIntFac\",write_coe=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Found folder: C:\\repositories\\ProbabilisticComputing\\Circuit_Library\n",
      "[[ 0.  0.  0. ...  0.  0.  0.]\n",
      " [ 0.  0. -1. ...  0.  0.  0.]\n",
      " [ 0. -1.  0. ...  0.  0.  0.]\n",
      " ...\n",
      " [ 0.  0.  0. ...  0.  0.  0.]\n",
      " [ 0.  0.  0. ...  0.  0.  0.]\n",
      " [ 0.  0.  0. ...  0.  0.  0.]]\n",
      "[ 3.  4.  3.  2.  2.  3.  4.  2.  3.  4.  2.  2. -2.  2.  4.  3.  2.  3.\n",
      "  4.  2.  3.  4.  2.  3.  4.  2.  3.  4.  0.  2.  2.  2. -2.  2.  3.  3.\n",
      "  2. -2.  2.  2. -2.  4.  3.  2.  3.  4.  2. -2.  2.  2.  3.  0.  4.  4.\n",
      "  2.  3.  4.  2.  3.  4.  2.  3.  4.  2.  3.  4.  2.  3.  4. -2.  3.  3.\n",
      "  2.  4.  3.  2.  4.  3. -2. -2.  2.  2. -2.  3.  4.  2.  3.  4.  2. -2.\n",
      "  2. -2. -2.  4.  3.  2.  3.  4.  2. -2.  2.  3.  3.  2.  4.  2.  3.  4.\n",
      "  2.  3.  4.  2.  3.  4.  2.  3.  4.  2.  3.  4.  2.  3.  4.  2.  4.  3.\n",
      "  2.  4.  3.  2.  3.  4.  2.  2. -2. -2. -2.  2.  4.  3. -2.  4.  3.  2.\n",
      " -2.  2. -1.  3.  4.  3.  2.  3.  4.  2. -2.  3.  0.  4.  3.  2.  3.  4.\n",
      "  2.  3.  4.  2.  3.  4.  2.  3.  4.  2.  3.  4. -2.  4.  3. -2.  4.  3.\n",
      " -2.  2.  4.  3. -1. -2. -2. -2. -2. -2.  2.  4.  3. -2.  4.  3.  2. -2.\n",
      "  2.  2. -1.  4.  3.  2.  3.  4.  2.  2.  3.  4.  2.  3.  4.  2.  3.  4.\n",
      "  2.  3.  4.  2.  3.  4.  2.  4.  4.  2.  3.  3.  2.  2. -2. -2. -2.  2.\n",
      "  4.  3. -2.  4.  3.  2. -1. -2.  2. -3.  2.  4.  3.  2.  3.  4.  2.  3.\n",
      "  3.  4.  2.  3.  4.  2.  3.  4. -2.  4.  3.  3. -2.  4.  3. -2.  3. -2.\n",
      "  4.  3.  2. -1. -2. -2. -2.  2.  2. -2.  3.  4.  2.  3. -3.  4. -2.  3.\n",
      " -1.  3.  3. -2.  3.  3.  2.  2.  3.  4.  2.  3.  4.  2.  3.  4. -2.  4.\n",
      " -2.  3.  2. -2. -2.  2.  4.  4.  3.  2.  3.  2.  4. -2.  3.  3.  2.  3.\n",
      "  4.  2.  3.  4.  4.  2.  3.  4. -2.  4.  3.  2. -2. -2.  2.  3.  2. -1.\n",
      "  4.  3.  2.  3.  4.  2.  3.  4.  2.  2.  3.  4. -2.  4.  3.  2. -2.  2.\n",
      "  3.  3.  4. -2.  4.  3. -1.  2.  3.  3. -3. -3.  4. -3. -2. -3. -1. -2.\n",
      "  2.  2.  3.  2.  4.  2.  3.  4.  2.  3.  4. -2.  3.  4. -2. -3.  2.  3.\n",
      "  3. -1.  3.  3.  2. -2.  2.  2.  3. -2.  4.  2.  3.  4.  2.  3.  4.  2.\n",
      "  3.  4. -2.  3.  4.  1. -2.  4.  1.  3. -2. -2. -1.  8.  8.  8.  8.  8.\n",
      "  8.  9.  8.  8.  9.  8.  8.  8.  8.  8.  8. -1. -2. -2. -2. -2. -2. -2.\n",
      " -2. -2. -2. -2. -2. -2. -2. -2.  2.]\n"
     ]
    },
    {
     "ename": "NameError",
     "evalue": "name 'np' is not defined",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mNameError\u001b[0m                                 Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[2], line 19\u001b[0m\n\u001b[0;32m     16\u001b[0m nonzeros_per_row \u001b[38;5;241m=\u001b[39m J_sparse\u001b[38;5;241m.\u001b[39mindptr[\u001b[38;5;241m1\u001b[39m:] \u001b[38;5;241m-\u001b[39m J_sparse\u001b[38;5;241m.\u001b[39mindptr[:\u001b[38;5;241m-\u001b[39m\u001b[38;5;241m1\u001b[39m]\n\u001b[0;32m     18\u001b[0m \u001b[38;5;66;03m# Count how many rows have each possible number of non-zeros\u001b[39;00m\n\u001b[1;32m---> 19\u001b[0m unique, counts \u001b[38;5;241m=\u001b[39m \u001b[43mnp\u001b[49m\u001b[38;5;241m.\u001b[39munique(nonzeros_per_row, return_counts\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mTrue\u001b[39;00m)\n\u001b[0;32m     21\u001b[0m \u001b[38;5;66;03m# Plot histogram\u001b[39;00m\n\u001b[0;32m     22\u001b[0m plt\u001b[38;5;241m.\u001b[39mfigure(figsize\u001b[38;5;241m=\u001b[39m(\u001b[38;5;241m8\u001b[39m, \u001b[38;5;241m4\u001b[39m))\n",
      "\u001b[1;31mNameError\u001b[0m: name 'np' is not defined"
     ]
    }
   ],
   "source": [
    "from scipy.sparse import csr_matrix\n",
    "import matplotlib.pyplot as plt\n",
    "from Scripts.CustomScripts import load_npz_data\n",
    "J, h, node_order = load_npz_data(\"8x8=16bIntFac.npz\")\n",
    "# Convert J to Compressed Sparse Row (CSR) format\n",
    "J_sparse = csr_matrix(J)\n",
    "\n",
    "# Extract CSR components\n",
    "values = J_sparse.data\n",
    "col_indices = J_sparse.indices\n",
    "row_ptr = J_sparse.indptr\n",
    "\n",
    "# Calculate number of non-zero elements per row\n",
    "nonzeros_per_row = J_sparse.indptr[1:] - J_sparse.indptr[:-1]\n",
    "\n",
    "# Count how many rows have each possible number of non-zeros\n",
    "unique, counts = np.unique(nonzeros_per_row, return_counts=True)\n",
    "\n",
    "# Plot histogram\n",
    "plt.figure(figsize=(8, 4))\n",
    "plt.bar(unique, counts)\n",
    "plt.title(\"Distribution of Non-Zero Values per Row (8x8=16b - 459 P-bits)\")\n",
    "plt.xlabel(\"Number of Non-Zero Values in a Row\")\n",
    "plt.ylabel(\"Number of Rows\")\n",
    "plt.grid(True, axis='y')\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": ".venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.11"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
