ncverilog(64): 12.20-s012: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	ncverilog	12.20-s012: Started on Sep 21, 2017 at 15:28:40 CST
ncverilog
	Top.sv
Recompiling... reason: file './Top.sv' is newer than expected.
	expected: Thu Sep 21 15:13:25 2017
	actual:   Thu Sep 21 15:28:38 2017
file: Top.sv
	module worklib.Top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	logic [$clog2(CNT_SIZE):0] 	curr_cnt,next_cnt; // to count clock cycles, which used in time delay
	            |
ncelab: *E,NONINT (./Top.sv,45|13): System function call $clog2 must have an integral argument.
	logic [$clog2(CNT_SIZE):0] 	curr_cnt,next_cnt; // to count clock cycles, which used in time delay
	                     |
ncelab: *E,RNOTCX (./Top.sv,45|22): Illegal use of a real number as part of an expression.
ncverilog: *E,ELBERR: Error during elaboration (status 1), exiting.
TOOL:	ncverilog	12.20-s012: Exiting on Sep 21, 2017 at 15:28:40 CST  (total: 00:00:00)
