{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "design_1_axi_uart16550_0_1",
    "cell_name": "axi_uart16550_0",
    "component_reference": "xilinx.com:ip:axi_uart16550:2.0",
    "ip_revision": "29",
    "gen_directory": "../../../../../../01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_1",
    "parameters": {
      "component_parameters": {
        "C_EXTERNAL_XIN_CLK_HZ": [ { "value": "25000000", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_EXTERNAL_XIN_CLK_HZ_d": [ { "value": "25", "resolve_type": "user", "format": "float", "usage": "all" } ],
        "C_HAS_EXTERNAL_RCLK": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_HAS_EXTERNAL_XIN": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_IS_A_16550": [ { "value": "16550", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_S_AXI_ACLK_FREQ_HZ_d": [ { "value": "100.0", "value_src": "propagated", "value_permission": "bd", "resolve_type": "user", "format": "float", "usage": "all" } ],
        "C_S_AXI_ACLK_FREQ_HZ": [ { "value": "100000000", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Component_Name": [ { "value": "design_1_axi_uart16550_0_1", "resolve_type": "user", "usage": "all" } ],
        "BASE_USER": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_USE_MODEM_PORTS": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_USE_USER_PORTS": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "USE_BOARD_FLOW": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "UART_BOARD_INTERFACE": [ { "value": "Custom", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "C_FAMILY": [ { "value": "zynq", "resolve_type": "generated", "usage": "all" } ],
        "C_SIM_DEVICE": [ { "value": "VERSAL_AI_CORE_ES1", "resolve_type": "generated", "usage": "all" } ],
        "C_S_AXI_ACLK_FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_S_AXI_ADDR_WIDTH": [ { "value": "13", "format": "long", "usage": "all" } ],
        "C_S_AXI_DATA_WIDTH": [ { "value": "32", "format": "long", "usage": "all" } ],
        "C_IS_A_16550": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_HAS_EXTERNAL_XIN": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_HAS_EXTERNAL_RCLK": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_EXTERNAL_XIN_CLK_HZ": [ { "value": "25000000", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z020" } ],
        "PACKAGE": [ { "value": "clg484" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "29" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../01_app_hyis_ptc0808.gen/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_1" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "s_axi_aclk": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_aresetn": [ { "direction": "in", "driver_value": "1" } ],
        "ip2intc_irpt": [ { "direction": "out" } ],
        "freeze": [ { "direction": "in", "driver_value": "0x0" } ],
        "s_axi_awaddr": [ { "direction": "in", "size_left": "12", "size_right": "0", "driver_value": "0" } ],
        "s_axi_awvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_awready": [ { "direction": "out" } ],
        "s_axi_wdata": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "s_axi_wstrb": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "s_axi_wvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_wready": [ { "direction": "out" } ],
        "s_axi_bresp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi_bvalid": [ { "direction": "out" } ],
        "s_axi_bready": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_araddr": [ { "direction": "in", "size_left": "12", "size_right": "0", "driver_value": "0" } ],
        "s_axi_arvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_arready": [ { "direction": "out" } ],
        "s_axi_rdata": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "s_axi_rresp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi_rvalid": [ { "direction": "out" } ],
        "s_axi_rready": [ { "direction": "in", "driver_value": "0" } ],
        "baudoutn": [ { "direction": "out" } ],
        "ctsn": [ { "direction": "in", "driver_value": "0x1" } ],
        "dcdn": [ { "direction": "in", "driver_value": "0x1" } ],
        "ddis": [ { "direction": "out" } ],
        "dsrn": [ { "direction": "in", "driver_value": "0x1" } ],
        "dtrn": [ { "direction": "out" } ],
        "out1n": [ { "direction": "out" } ],
        "out2n": [ { "direction": "out" } ],
        "rin": [ { "direction": "in", "driver_value": "0x1" } ],
        "rtsn": [ { "direction": "out" } ],
        "rxrdyn": [ { "direction": "out" } ],
        "sin": [ { "direction": "in", "driver_value": "0" } ],
        "sout": [ { "direction": "out" } ],
        "txrdyn": [ { "direction": "out" } ]
      },
      "interfaces": {
        "INTERRUPT": {
          "vlnv": "xilinx.com:signal:interrupt:1.0",
          "abstraction_type": "xilinx.com:signal:interrupt_rtl:1.0",
          "mode": "master",
          "parameters": {
            "SENSITIVITY": [ { "value": "LEVEL_HIGH", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "PortWidth": [ { "value": "1", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "INTERRUPT": [ { "physical_name": "ip2intc_irpt" } ]
          }
        },
        "ACLK": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "S_AXI", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "s_axi_aresetn", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "value_src": "user_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_processing_system7_0_0_FCLK_CLK0", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "s_axi_aclk" } ]
          }
        },
        "ARESETN": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "s_axi_aresetn" } ]
          }
        },
        "S_AXI": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "slave",
          "memory_map_ref": "S_AXI",
          "parameters": {
            "DATA_WIDTH": [ { "value": "32", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PROTOCOL": [ { "value": "AXI4LITE", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "100000000", "value_src": "user_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ADDR_WIDTH": [ { "value": "13", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "AWUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ARUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "BUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BURST": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_LOCK": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_PROT": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_CACHE": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_QOS": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_REGION": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_WSTRB": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_RRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "0", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_OUTSTANDING": [ { "value": "8", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "8", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MAX_BURST_LENGTH": [ { "value": "1", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_processing_system7_0_0_FCLK_CLK0", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_THREADS": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_THREADS": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "ARADDR": [ { "physical_name": "s_axi_araddr" } ],
            "ARREADY": [ { "physical_name": "s_axi_arready" } ],
            "ARVALID": [ { "physical_name": "s_axi_arvalid" } ],
            "AWADDR": [ { "physical_name": "s_axi_awaddr" } ],
            "AWREADY": [ { "physical_name": "s_axi_awready" } ],
            "AWVALID": [ { "physical_name": "s_axi_awvalid" } ],
            "BREADY": [ { "physical_name": "s_axi_bready" } ],
            "BRESP": [ { "physical_name": "s_axi_bresp" } ],
            "BVALID": [ { "physical_name": "s_axi_bvalid" } ],
            "RDATA": [ { "physical_name": "s_axi_rdata" } ],
            "RREADY": [ { "physical_name": "s_axi_rready" } ],
            "RRESP": [ { "physical_name": "s_axi_rresp" } ],
            "RVALID": [ { "physical_name": "s_axi_rvalid" } ],
            "WDATA": [ { "physical_name": "s_axi_wdata" } ],
            "WREADY": [ { "physical_name": "s_axi_wready" } ],
            "WSTRB": [ { "physical_name": "s_axi_wstrb" } ],
            "WVALID": [ { "physical_name": "s_axi_wvalid" } ]
          }
        },
        "UART": {
          "vlnv": "xilinx.com:interface:uart:1.0",
          "abstraction_type": "xilinx.com:interface:uart_rtl:1.0",
          "mode": "master",
          "parameters": {
            "BOARD.ASSOCIATED_PARAM": [ { "value": "UART_BOARD_INTERFACE", "value_src": "constant", "value_permission": "bd", "usage": "all" } ]
          },
          "port_maps": {
            "BAUDOUTn": [ { "physical_name": "baudoutn" } ],
            "CTSn": [ { "physical_name": "ctsn" } ],
            "DCDn": [ { "physical_name": "dcdn" } ],
            "DDIS": [ { "physical_name": "ddis" } ],
            "DSRn": [ { "physical_name": "dsrn" } ],
            "DTRn": [ { "physical_name": "dtrn" } ],
            "OUT1n": [ { "physical_name": "out1n" } ],
            "OUT2n": [ { "physical_name": "out2n" } ],
            "RI": [ { "physical_name": "rin" } ],
            "RTSn": [ { "physical_name": "rtsn" } ],
            "RxD": [ { "physical_name": "sin" } ],
            "RXRDYn": [ { "physical_name": "rxrdyn" } ],
            "TxD": [ { "physical_name": "sout" } ],
            "TXRDYn": [ { "physical_name": "txrdyn" } ]
          }
        }
      },
      "memory_maps": {
        "S_AXI": {
          "display_name": "S_AXI_MEM",
          "description": "Memory Map for S_AXI",
          "address_blocks": {
            "Reg": {
              "base_address": "0",
              "range": "65536",
              "display_name": "Reg",
              "description": "Register Block",
              "usage": "register",
              "access": "read-write",
              "registers": {
                "RBR_THR_DLL": {
                  "address_offset": "0x1000",
                  "size": 32,
                  "display_name": "Receiver Buffer Register or Transmitter Holding Register or Divisor Latch (LSB) Register",
                  "description": "Receiver Buffer Register or Transmitter Holding Register or Divisor Latch (LSB) Register.\nBased on DLAB bit in LCR register following register is selected.\nDLAB = 0 then Read is from RBR register.\nDLAB = 0 then Write in to  THR register.\nDLAB = 1 then DLL register is selected.\n",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0x0",
                  "fields": {
                    "RBR": {
                      "bit_offset": 0,
                      "bit_width": 8,
                      "display_name": "Receiver Buffer Register",
                      "description": "Last received character\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "THR": {
                      "bit_offset": 0,
                      "bit_width": 8,
                      "display_name": "Transmitter Holding Register",
                      "description": "Holds the character to be transmitted next\n",
                      "is_volatile": true,
                      "access": "write-only"
                    },
                    "DLL": {
                      "bit_offset": 0,
                      "bit_width": 8,
                      "display_name": "Divisor Latch Least Significant Byte",
                      "description": "Divisor Latch Least Significant Byte\nNote: On reset, the DLL gets configured for 9600 Baud.\nThe DLL reset value, [LSB(divisor)] is calculated from the formula, divisor = AXI CLK frequency/(16 x 9600)).\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "IER_DLM": {
                  "address_offset": "0x1004",
                  "size": 32,
                  "display_name": "Interrupt Enable Register or Divisor Latch (MSB) Register",
                  "description": "Interrupt Enable Register or Divisor Latch (MSB) Register.\nBased on DLAB bit in LCR register following register is selected.\nDLAB = 0 then IER register is selected.\nDLAB = 1 then DLM register is selected.\n",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0x0",
                  "fields": {
                    "IER_ERBFI": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Enable Received Data Available Interrupt",
                      "description": "0 - Disables Received Data Available Interrupts.\n1 - Enables Received Data Available Interrupts.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "IER_ETBEI": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "Enable Transmitter Holding Register Empty Interrupt",
                      "description": "0 - Disables Transmitter Holding Register Empty Interrupts.\n1 - Enables Transmitter Holding Register Interrupts.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "IER_ELSI": {
                      "bit_offset": 2,
                      "bit_width": 1,
                      "display_name": "Enable Receiver Line Status Interrupt",
                      "description": "0 - Disables Receiver Line Status Interrupts.\n1 - Enables Receiver Line Status Interrupts.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "IER_EDSSI": {
                      "bit_offset": 3,
                      "bit_width": 1,
                      "display_name": "Enable Modem Status Interrupt",
                      "description": "0 - Disables Modem Status Interrupts.\n1 - Enables Modem Status Interrupts.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "DLM": {
                      "bit_offset": 0,
                      "bit_width": 8,
                      "display_name": "Divisor Latch Most Significant Byte",
                      "description": "Divisor Latch Most Significant Byte\nNote: On reset, the DLM gets configured for 9600 Baud.\nThe DLM reset value, [MSB(divisor)] is calculated from the formula, divisor = (AXI CLK frequency/(16 x 9600)).\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "IIR_FCR": {
                  "address_offset": "0x1008",
                  "size": 32,
                  "display_name": "Interrupt Identification Register or FIFO Control Register",
                  "description": "Interrupt Identification Register or FIFO Control Register.\nBased on DLAB bit in LCR register following register is selected.\nDLAB = 0 then Read is from IIR register.\nDLAB = 0 then Write in to  FCR register.\nDLAB = 1 then FCR register is selected.\n",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0x1",
                  "fields": {
                    "IIR_INTPEND": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Interrupt Pending",
                      "description": "0 - Interrupt is pending\n1 - No interrupt is pending\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "IIR_INTID2": {
                      "bit_offset": 1,
                      "bit_width": 3,
                      "display_name": "Interrupt ID",
                      "description": "011 - Receiver Line Status (Highest)\n010 - Received Data Available (Second)\n110 - Character Timeout (Second)\n001 - Transmitter Holding Register Empty (Third)\n000 - Modem Status (Fourth)\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "IIR_FIFOEN": {
                      "bit_offset": 6,
                      "bit_width": 2,
                      "display_name": "FIFOs Enabled",
                      "description": "Always zero if not in FIFO mode.\n0 - 16450 mode\n1 - 16550 mode\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "FCR_FIFOEN": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "FIFO Enable",
                      "description": "1 - Enables FIFOs.\n0 - Disables FIFOs\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "FCR_RCVR_FIFO_Reset": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "Receiver FIFO Reset",
                      "description": "1 - Resets RCVR FIFO\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "FCR_XMIT_FIFO_Reset": {
                      "bit_offset": 2,
                      "bit_width": 1,
                      "display_name": "Transmitter FIFO Reset",
                      "description": "1 - Resets XMIT FIFO\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "FCR_DMA_MODE_Select": {
                      "bit_offset": 3,
                      "bit_width": 1,
                      "display_name": "DMA Mode Select",
                      "description": "0 - Mode 0.\n1 - Mode 1\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "FCR_RCVR_FIFO_Trigger_Level": {
                      "bit_offset": 6,
                      "bit_width": 2,
                      "display_name": "RCVR FIFO Trigger Level",
                      "description": "RCVR FIFO Trigger Level.\n00 - 1 byte.\n01 - 4 bytes.\n10 - 8 bytes.\n11 - 14 bytes.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "LCR": {
                  "address_offset": "0x100C",
                  "size": 32,
                  "display_name": "Line Control Register",
                  "description": "Line Control Register",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0x0",
                  "fields": {
                    "WLS": {
                      "bit_offset": 0,
                      "bit_width": 2,
                      "display_name": "Word Length Select",
                      "description": "00 - 5 bits/character\n01 - 6 bits/character\n10 - 7 bits/character\n11 - 8 bits/character\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "STB": {
                      "bit_offset": 2,
                      "bit_width": 1,
                      "display_name": "Number of Stop Bits",
                      "description": "0 - 1 Stop bit.\n1 - 2 Stop bits or 1.5, if 5 bits/character selected.\nThe receiver checks for 1 stop bit only regardless of the number of stop bits selected.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "PEN": {
                      "bit_offset": 3,
                      "bit_width": 1,
                      "display_name": "Parity Enable",
                      "description": "1 - Enables parity.\n0 - Disables parity\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "EPS": {
                      "bit_offset": 4,
                      "bit_width": 1,
                      "display_name": "Even Parity Select",
                      "description": "1 - Selects Even parity.\n0 - Selects Odd parity.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Stick_Parity": {
                      "bit_offset": 5,
                      "bit_width": 1,
                      "display_name": "Stick Parity",
                      "description": "1 - When bits 3, 4 are logic 1 the Parity bit is transmitted and checked as a logic 0. \nIf bit 4 is a logic 0 and bit 3 is logic 1 then the Parity bit is transmitted and checked as a logic 1.\n0 - Stick Parity is disabled.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Set_Break": {
                      "bit_offset": 6,
                      "bit_width": 1,
                      "display_name": "Set_Break",
                      "description": "1 = Enables break condition. Sets SOUT to 0 and cause break condition.\n0 = Disables break condition\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "DLAB": {
                      "bit_offset": 7,
                      "bit_width": 1,
                      "display_name": "Divisor Latch Access Bit",
                      "description": "1 - Allows access to the Divisor Latch Registers and reading of the FIFO Control Register.\n0 - Allows access to RBR, THR, IER and IIR registers.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "MCR": {
                  "address_offset": "0x1010",
                  "size": 32,
                  "display_name": "Modem Control Register",
                  "description": "Modem Control Register",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0x0",
                  "fields": {
                    "DTR": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Data Terminal Ready",
                      "description": "1 - Drives DTRN Low.\n0 - Drives DTRN High\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "RTS": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "Request To Send",
                      "description": "1 - Drives RTSN Low.\n0 - Drives RTSN High.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Out1": {
                      "bit_offset": 2,
                      "bit_width": 1,
                      "display_name": "User Output 1",
                      "description": "1 - Drives OUT1N Low.\n0 - Drives OUT1N High\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Out2": {
                      "bit_offset": 3,
                      "bit_width": 1,
                      "display_name": "User Output 2",
                      "description": "1 - Drives OUT2N Low.\n0 - Drives OUT2N High.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Loop": {
                      "bit_offset": 4,
                      "bit_width": 1,
                      "display_name": "Loop Back",
                      "description": "1 - Enables loopback\n0 - Disables loopback\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "LSR": {
                  "address_offset": "0x1014",
                  "size": 32,
                  "display_name": "Line Status Register",
                  "description": "Line Status Register",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0x60",
                  "fields": {
                    "DR": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Data Ready",
                      "description": "0 - All the data in RBR or FIFO is read.\n1 - Complete incoming character has been received and transferred into the RBR of FIFO.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "OE": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "Overrun Error",
                      "description": "RBR not read before next character is received, thereby destroying the previous character. \nIn FIFO mode, data continues to fill the FIFO beyond the trigger level, an overrun error \noccurs only after the FIFO is full and the next character has been completely received in \nthe shift register. The character in the shift register is overwritten but it is not \ntransferred to the FIFO.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "PE": {
                      "bit_offset": 2,
                      "bit_width": 1,
                      "display_name": "Parity Error",
                      "description": "Indicates that the received data character does not have correct even or odd parity as \nselected by the Even parity select bit. In FIFO mode, this error is associated with a \nparticular character in the FIFO.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "FE": {
                      "bit_offset": 3,
                      "bit_width": 1,
                      "display_name": "Framing Error",
                      "description": "Character missing a stop bit. In framing error, the UART attempts to re-synchronize by \nassuming that the framing error was due to next character start bit, so it samples start \nbit twice and then takes in following data. In FIFO mode, this error is associated with a \nparticular character in the FIFO.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "BI": {
                      "bit_offset": 4,
                      "bit_width": 1,
                      "display_name": "Break Interrupt",
                      "description": "Set when SIN is held Low for an entire character time. (Start + data bits + Parity + Stop bits).\nIn FIFO mode, this error is associated with a particular character in FIFO. The next character \ntransfer is enabled if the Sin goes to marking state and receives the next valid start bit.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "THRE": {
                      "bit_offset": 5,
                      "bit_width": 1,
                      "display_name": "Transmitter Holding Register Empty",
                      "description": "0 - THR or Transmitter FIFO has data to transmit.\n1 - THR is empty. In FIFO mode, Transmitter FIFO is empty.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "TEMT": {
                      "bit_offset": 6,
                      "bit_width": 1,
                      "display_name": "Transmitter Empty",
                      "description": "0 - THR or Transmitter shift register contains data.\n1 - THR and Transmitter shift register empty\nIn FIFO mode, Transmitter FIFO and shift register are both empty.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Error_in_RCVR_FIFO": {
                      "bit_offset": 7,
                      "bit_width": 1,
                      "display_name": "Error in RCVR FIFO",
                      "description": "RCVR FIFO contains at least one receiver error (Parity, Framing, Break condition).\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "MSR": {
                  "address_offset": "0x1018",
                  "size": 32,
                  "display_name": "Modem Status Register",
                  "description": "Modem Status Register",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0x0",
                  "fields": {
                    "DCTS": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Delta Clear To Send",
                      "description": "Change in CTSN after last MSR read.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "DDSR": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "Delta Data Set Ready",
                      "description": "Change in DSRN after last MSR read.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "TERI": {
                      "bit_offset": 2,
                      "bit_width": 1,
                      "display_name": "Trailing Edge Ring Indicator",
                      "description": "RIN has changed from a Low to a High.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "DDCD": {
                      "bit_offset": 3,
                      "bit_width": 1,
                      "display_name": "Delta Data Carrier Detect",
                      "description": "Change in DCDN after last MSR read\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "CTS": {
                      "bit_offset": 4,
                      "bit_width": 1,
                      "display_name": "Clear To Send",
                      "description": "Complement of CTSN input\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "DSR": {
                      "bit_offset": 5,
                      "bit_width": 1,
                      "display_name": "Data Set Ready",
                      "description": "Complement of DSRN input\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "RI": {
                      "bit_offset": 6,
                      "bit_width": 1,
                      "display_name": "Ring Indicator",
                      "description": "Complement of RIN input\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "DCD": {
                      "bit_offset": 7,
                      "bit_width": 1,
                      "display_name": "Data Carrier Detect",
                      "description": "Complement of DCDN input\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "SCR": {
                  "address_offset": "0x101C",
                  "size": 32,
                  "display_name": "Scratch Register",
                  "description": "Scratch Register",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0x0",
                  "fields": {
                    "Scratch": {
                      "bit_offset": 0,
                      "bit_width": 8,
                      "display_name": "Scratch",
                      "description": "Hold user data\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                }
              }
            }
          }
        }
      }
    }
  }
}