# Reading C:/altera/91/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW3/Pt2/FullAdder.v} 
