// Seed: 2865263098
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  tri  id_3;
  wire id_4;
  wire id_5;
  assign id_3 = 1'b0;
  assign id_2 = 1 - id_3;
  wire id_6;
  id_7(
      .id_0(id_6), .id_1(id_4), .id_2(1 - 1), .id_3(id_5), .id_4((1 - id_2))
  );
  wire id_8;
endmodule
module module_1;
  id_1 :
  assert property (@(posedge 1'b0) 1'b0)
  else $display(id_1);
  module_0(
      id_1, id_1
  );
  assign id_1 = 1, id_1 = id_1;
endmodule
