(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h28):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h4):(1'h0)] wire3;
  input wire signed [(4'ha):(1'h0)] wire2;
  input wire [(2'h3):(1'h0)] wire1;
  input wire signed [(2'h3):(1'h0)] wire0;
  wire [(3'h5):(1'h0)] wire8;
  wire [(4'h8):(1'h0)] wire7;
  wire signed [(4'h8):(1'h0)] wire6;
  wire signed [(3'h7):(1'h0)] wire5;
  wire signed [(4'hb):(1'h0)] wire4;
  assign y = {wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = (~$signed((wire3[(2'h2):(1'h0)] ^~ $unsigned(wire3))));
  assign wire5 = wire0[(2'h3):(2'h2)];
  assign wire6 = {{wire3}};
  assign wire7 = $unsigned($signed((wire1[(2'h3):(1'h1)] < $signed(wire5))));
  assign wire8 = (|((wire0 - {wire5}) > $unsigned((wire1 ? wire1 : wire0))));
endmodule