
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 5.88

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: mem_rdata[25]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input73/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     5    0.12    0.25    0.20    0.40 ^ input73/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net74 (net)
                  0.25    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    75    0.92    0.36    0.30    0.70 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.36    0.00    0.70 ^ mem_rdata[25]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.70   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem_rdata[25]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.26    0.26   library removal time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: mem_valid (input port clocked by core_clock)
Endpoint: mem_ready$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.07    0.00    0.00    0.20 v mem_valid (in)
                                         mem_valid (net)
                  0.00    0.00    0.20 v input39/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     9    0.62    0.15    0.18    0.38 v input39/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net40 (net)
                  0.15    0.00    0.38 v mem_ready$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.38   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem_ready$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input73/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     5    0.12    0.25    0.20    0.40 ^ input73/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net74 (net)
                  0.25    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    75    0.92    0.36    0.30    0.70 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.36    0.00    0.70 ^ rd_ptr[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.70   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.03   10.03   library recovery time
                                 10.03   data required time
-----------------------------------------------------------------------------
                                 10.03   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  9.33   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[1][7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.03    0.14    0.46    0.46 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[2] (net)
                  0.14    0.00    0.46 ^ _1538_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.21    0.21    0.23    0.69 ^ _1538_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0601_ (net)
                  0.21    0.00    0.69 ^ _1539_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     6    0.10    0.18    0.14    0.83 v _1539_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0602_ (net)
                  0.18    0.00    0.83 v _1540_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.26    0.16    0.24    1.07 v _1540_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0603_ (net)
                  0.16    0.00    1.07 v _1541_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.28    0.17    0.24    1.31 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _1498_ (net)
                  0.17    0.00    1.31 v _3018_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.07    0.27    0.46    1.77 ^ _3018_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _1500_ (net)
                  0.27    0.00    1.77 ^ _1523_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.03    0.13    0.34    2.11 v _1523_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0590_ (net)
                  0.13    0.00    2.11 v _1524_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.23    2.34 v _1524_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0591_ (net)
                  0.08    0.00    2.34 v _1531_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     5    0.09    0.19    0.37    2.71 v _1531_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _0597_ (net)
                  0.19    0.00    2.71 v _2231_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     3    0.07    0.33    0.24    2.94 ^ _2231_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _1257_ (net)
                  0.33    0.00    2.94 ^ _2488_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.13    0.14    0.22    3.16 ^ _2488_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _1354_ (net)
                  0.14    0.00    3.16 ^ _2561_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     5    0.15    0.32    0.37    3.53 ^ _2561_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _1363_ (net)
                  0.32    0.00    3.53 ^ _2584_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.21    0.22    0.26    3.79 ^ _2584_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _1366_ (net)
                  0.22    0.00    3.79 ^ _2594_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    4.03 v _2594_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0285_ (net)
                  0.08    0.00    4.03 v mem[1][7]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.03   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ mem[1][7]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.10    9.90   library setup time
                                  9.90   data required time
-----------------------------------------------------------------------------
                                  9.90   data required time
                                 -4.03   data arrival time
-----------------------------------------------------------------------------
                                  5.88   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input73/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     5    0.12    0.25    0.20    0.40 ^ input73/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net74 (net)
                  0.25    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    75    0.92    0.36    0.30    0.70 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.36    0.00    0.70 ^ rd_ptr[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.70   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.03   10.03   library recovery time
                                 10.03   data required time
-----------------------------------------------------------------------------
                                 10.03   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  9.33   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[1][7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.03    0.14    0.46    0.46 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[2] (net)
                  0.14    0.00    0.46 ^ _1538_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.21    0.21    0.23    0.69 ^ _1538_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0601_ (net)
                  0.21    0.00    0.69 ^ _1539_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     6    0.10    0.18    0.14    0.83 v _1539_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0602_ (net)
                  0.18    0.00    0.83 v _1540_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.26    0.16    0.24    1.07 v _1540_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0603_ (net)
                  0.16    0.00    1.07 v _1541_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.28    0.17    0.24    1.31 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _1498_ (net)
                  0.17    0.00    1.31 v _3018_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.07    0.27    0.46    1.77 ^ _3018_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _1500_ (net)
                  0.27    0.00    1.77 ^ _1523_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.03    0.13    0.34    2.11 v _1523_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0590_ (net)
                  0.13    0.00    2.11 v _1524_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.23    2.34 v _1524_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0591_ (net)
                  0.08    0.00    2.34 v _1531_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     5    0.09    0.19    0.37    2.71 v _1531_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _0597_ (net)
                  0.19    0.00    2.71 v _2231_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     3    0.07    0.33    0.24    2.94 ^ _2231_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _1257_ (net)
                  0.33    0.00    2.94 ^ _2488_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.13    0.14    0.22    3.16 ^ _2488_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _1354_ (net)
                  0.14    0.00    3.16 ^ _2561_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     5    0.15    0.32    0.37    3.53 ^ _2561_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _1363_ (net)
                  0.32    0.00    3.53 ^ _2584_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.21    0.22    0.26    3.79 ^ _2584_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _1366_ (net)
                  0.22    0.00    3.79 ^ _2594_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    4.03 v _2594_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0285_ (net)
                  0.08    0.00    4.03 v mem[1][7]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.03   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ mem[1][7]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.10    9.90   library setup time
                                  9.90   data required time
-----------------------------------------------------------------------------
                                  9.90   data required time
                                 -4.03   data arrival time
-----------------------------------------------------------------------------
                                  5.88   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.6482057571411133

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5886

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.20683135092258453

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9271

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[1][7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.46    0.46 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.23    0.69 ^ _1538_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.14    0.83 v _1539_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
   0.24    1.07 v _1540_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.24    1.31 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.46    1.77 ^ _3018_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.34    2.11 v _1523_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.23    2.34 v _1524_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.37    2.71 v _1531_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
   0.24    2.94 ^ _2231_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.22    3.16 ^ _2488_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.37    3.53 ^ _2561_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
   0.26    3.79 ^ _2584_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.23    4.03 v _2594_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    4.03 v mem[1][7]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           4.03   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ mem[1][7]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.10    9.90   library setup time
           9.90   data required time
---------------------------------------------------------
           9.90   data required time
          -4.03   data arrival time
---------------------------------------------------------
           5.88   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ext_data_reg[22]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_data_reg[22]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ext_data_reg[22]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.37    0.37 v ext_data_reg[22]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    0.44 ^ _1901_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.48 v _1920_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.48 v ext_data_reg[22]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.48   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ ext_data_reg[22]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.48   data arrival time
---------------------------------------------------------
           0.44   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
4.0266

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
5.8781

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
145.981722

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.99e-02   1.93e-02   3.45e-07   1.19e-01  35.9%
Combinational          1.26e-01   8.65e-02   4.55e-07   2.13e-01  64.1%
Clock                  0.00e+00   0.00e+00   1.33e-06   1.33e-06   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.26e-01   1.06e-01   2.13e-06   3.32e-01 100.0%
                          68.1%      31.9%       0.0%
