# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ipshared/4fba" --include "../../../../soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ipshared/ec67/hdl" \
"../../../../../axi_master.v" \
"../../../../../axi_slave.v" \
"../../../../../tb_AXI.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
