{"Source Block": ["oh/elink/hdl/etx_io.v@147:174@HdlStmProcess", "  \n   //#############################\n   //# SELECTING DATA FOR TRANSMIT\n   //#############################  \n   \n   always @ (posedge tx_lclk)\n     case(tx_state_reg[2:0])\n       //Cycle1\n       3'b001: tx_data16[15:0]  <= tx_double[47:32];       \n       //Cycle2\n       3'b010: tx_data16[15:0]  <= tx_double[31:16];       \n       //Cycle3\n       3'b011: tx_data16[15:0]  <= tx_double[15:0];       \n       //Cycle4\t\t\t\t      \n       3'b100: tx_data16[15:0]  <= tx_double[63:48];       \n       //Cycle5\n       3'b101: tx_data16[15:0]  <= tx_double[47:32];       \n       //Cycle6\n       3'b110: tx_data16[15:0]  <= tx_double[31:16];       \n       //Cycle7\n       3'b111: tx_data16[15:0]  <= tx_double[15:0];       \n       default  tx_data16[15:0] <= 16'b0;\n     endcase // case (tx_state[2:0])\n                       \n   //#############################\n   //# CLOCK DRIVERS\n   //#############################  \n   BUFIO i_lclk    (.I(tx_lclk_io), .O(tx_lclk_ddr));\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[152, "   always @ (posedge tx_lclk)\n"]], "Add": [[152, "   always @ (posedge tx_lclk_io)\n"]]}}