-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\two_level_sixphase_f_sw_counter\two_level_sixphase_f_sw_cnt_ip_src_two_level_sixphase_f_sw_counter_pkg.vhd
-- Created: 2023-01-05 11:03:28
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- -------------------------------------------------------------


LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

PACKAGE two_level_sixphase_f_sw_cnt_ip_src_two_level_sixphase_f_sw_counter_pkg IS
  TYPE vector_of_signed32 IS ARRAY (NATURAL RANGE <>) OF signed(31 DOWNTO 0);
END two_level_sixphase_f_sw_cnt_ip_src_two_level_sixphase_f_sw_counter_pkg;

