

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              3072:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      owf # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.3 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
442c9f2c3b9cccada29ef6144321737b  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=src/cuda_short/main.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp > _cuobjdump_complete_output_BsXQVb"
Parsing file _cuobjdump_complete_output_BsXQVb
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: src/cuda_short/main.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: src/cuda_short/main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_10
Adding identifier: src/cuda_short/cuenergy_pre8_coalesce.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: src/cuda_short/cuenergy_pre8_coalesce.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=src/cuda_short/cuenergy_pre8_coalesce.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7cenergyifPf : hostFun 0x0x401da8, fat_cubin_handle = 2
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant0" from 0x100 to 0xfb00 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "constant1_Z7cenergyifPf" from 0xfb00 to 0xfb04 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "atominfo" from 0xfb80 to 0x1f580 (global memory space) 3
GPGPU-Sim PTX: moving "atominfo" from 0xfb80 to 0x100 (constant0+0)
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z7cenergyifPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding dominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7cenergyifPf'...
GPGPU-Sim PTX: reconvergence points for _Z7cenergyifPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_2.ptx:4057) @$p0.ne bra l0x00000118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148 (_2.ptx:4092) l0x00000148: cvt.u32.u16 $r2, %nctaid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x108 (_2.ptx:4084) @$p0.ne bra l0x000000a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (_2.ptx:4085) bra l0x00000148;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x110 (_2.ptx:4085) bra l0x00000148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148 (_2.ptx:4092) l0x00000148: cvt.u32.u16 $r2, %nctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7cenergyifPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7cenergyifPf'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_2.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_prQL13"
Running: cat _ptx_prQL13 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_3L5H7V
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_3L5H7V --output-file  /dev/null 2> _ptx_prQL13info"
GPGPU-Sim PTX: Kernel '_Z7cenergyifPf' : regs=15, lmem=0, smem=0, cmem=64048
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_prQL13 _ptx2_3L5H7V _ptx_prQL13info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6161a0; deviceAddress = atominfo; deviceName = atominfo
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64000 bytes
GPGPU-Sim PTX registering constant atominfo (64000 bytes) to name mapping
CUDA accelerated coulombic potential microbenchmark
Original version by John E. Stone <johns@ks.uiuc.edu>
This version maintained by Chris Rodrigues
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6161a0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6161a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6161a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 3200 bytes  to  symbol atominfo+0 @0x100 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x401da8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7cenergyifPf' to stream 0, gridDim= (8,48,1) blockDim = (24,8,1) 
kernel '_Z7cenergyifPf' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7cenergyifPf'
GPGPU-Sim uArch: CTA/core = 12, limited by: regs
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:11 initialized @(12,0)
GPGPU-Sim PTX: WARNING (_2.ptx:4049) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 8 finished CTA #8 (57526,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(57527,0)
GPGPU-Sim uArch: Shader 0 finished CTA #8 (57709,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(57710,0)
GPGPU-Sim uArch: Shader 7 finished CTA #8 (57788,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(57789,0)
GPGPU-Sim uArch: Shader 9 finished CTA #8 (57796,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(57797,0)
GPGPU-Sim uArch: Shader 10 finished CTA #8 (57971,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(57972,0)
GPGPU-Sim uArch: Shader 12 finished CTA #9 (58022,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(58023,0)
GPGPU-Sim uArch: Shader 2 finished CTA #8 (58075,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(58076,0)
GPGPU-Sim uArch: Shader 5 finished CTA #9 (58244,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(58245,0)
GPGPU-Sim uArch: Shader 6 finished CTA #10 (58428,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:10 initialized @(58429,0)
GPGPU-Sim uArch: Shader 3 finished CTA #8 (58501,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(58502,0)
GPGPU-Sim uArch: Shader 11 finished CTA #8 (58728,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(58729,0)
GPGPU-Sim uArch: Shader 13 finished CTA #10 (59244,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:10 initialized @(59245,0)
GPGPU-Sim uArch: Shader 1 finished CTA #8 (59753,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(59754,0)
GPGPU-Sim uArch: Shader 4 finished CTA #8 (59872,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(59873,0)
GPGPU-Sim uArch: Shader 11 finished CTA #9 (99504,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(99505,0)
GPGPU-Sim uArch: Shader 8 finished CTA #9 (99873,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(99874,0)
GPGPU-Sim uArch: Shader 2 finished CTA #9 (100272,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(100273,0)
GPGPU-Sim uArch: Shader 0 finished CTA #9 (100726,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(100727,0)
GPGPU-Sim uArch: Shader 12 finished CTA #10 (100853,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:10 initialized @(100854,0)
GPGPU-Sim uArch: Shader 1 finished CTA #9 (101082,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(101083,0)
GPGPU-Sim uArch: Shader 9 finished CTA #9 (101355,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(101356,0)
GPGPU-Sim uArch: Shader 3 finished CTA #9 (102492,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(102493,0)
GPGPU-Sim uArch: Shader 10 finished CTA #9 (103236,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(103237,0)
GPGPU-Sim uArch: Shader 5 finished CTA #10 (104400,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:10 initialized @(104401,0)
GPGPU-Sim uArch: Shader 13 finished CTA #8 (115877,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(115878,0)
GPGPU-Sim uArch: Shader 7 finished CTA #10 (116333,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:10 initialized @(116334,0)
GPGPU-Sim uArch: Shader 4 finished CTA #10 (117380,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:10 initialized @(117381,0)
GPGPU-Sim uArch: Shader 6 finished CTA #8 (118081,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(118082,0)
GPGPU-Sim uArch: Shader 9 finished CTA #10 (138210,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:10 initialized @(138211,0)
GPGPU-Sim uArch: Shader 0 finished CTA #10 (139775,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:10 initialized @(139776,0)
GPGPU-Sim uArch: Shader 11 finished CTA #10 (139799,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:10 initialized @(139800,0)
GPGPU-Sim uArch: Shader 8 finished CTA #10 (140858,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:10 initialized @(140859,0)
GPGPU-Sim uArch: Shader 6 finished CTA #11 (141054,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:11 initialized @(141055,0)
GPGPU-Sim uArch: Shader 4 finished CTA #11 (141914,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:11 initialized @(141915,0)
GPGPU-Sim uArch: Shader 2 finished CTA #10 (141948,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:10 initialized @(141949,0)
GPGPU-Sim uArch: Shader 1 finished CTA #10 (142459,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:10 initialized @(142460,0)
GPGPU-Sim uArch: Shader 3 finished CTA #10 (142571,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:10 initialized @(142572,0)
GPGPU-Sim uArch: Shader 13 finished CTA #11 (143733,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:11 initialized @(143734,0)
GPGPU-Sim uArch: Shader 7 finished CTA #11 (143820,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:11 initialized @(143821,0)
GPGPU-Sim uArch: Shader 10 finished CTA #10 (144500,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:10 initialized @(144501,0)
GPGPU-Sim uArch: Shader 5 finished CTA #8 (160010,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(160011,0)
GPGPU-Sim uArch: Shader 12 finished CTA #8 (160633,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(160634,0)
GPGPU-Sim uArch: Shader 12 finished CTA #11 (176635,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:11 initialized @(176636,0)
GPGPU-Sim uArch: Shader 0 finished CTA #11 (177072,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:11 initialized @(177073,0)
GPGPU-Sim uArch: Shader 9 finished CTA #11 (178280,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:11 initialized @(178281,0)
GPGPU-Sim uArch: Shader 2 finished CTA #11 (178295,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:11 initialized @(178296,0)
GPGPU-Sim uArch: Shader 10 finished CTA #11 (178659,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:11 initialized @(178660,0)
GPGPU-Sim uArch: Shader 8 finished CTA #11 (178952,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:11 initialized @(178953,0)
GPGPU-Sim uArch: Shader 11 finished CTA #11 (179361,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:11 initialized @(179362,0)
GPGPU-Sim uArch: Shader 3 finished CTA #11 (179745,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:11 initialized @(179746,0)
GPGPU-Sim uArch: Shader 5 finished CTA #11 (180230,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:11 initialized @(180231,0)
GPGPU-Sim uArch: Shader 1 finished CTA #11 (180449,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:11 initialized @(180450,0)
GPGPU-Sim uArch: Shader 6 finished CTA #9 (187633,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(187634,0)
GPGPU-Sim uArch: Shader 4 finished CTA #9 (188531,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(188532,0)
GPGPU-Sim uArch: Shader 13 finished CTA #9 (188709,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(188710,0)
GPGPU-Sim uArch: Shader 7 finished CTA #9 (190168,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(190169,0)
GPGPU-Sim uArch: Shader 13 finished CTA #10 (201567,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:10 initialized @(201568,0)
GPGPU-Sim uArch: Shader 7 finished CTA #8 (203309,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(203310,0)
GPGPU-Sim uArch: Shader 6 finished CTA #10 (203808,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:10 initialized @(203809,0)
GPGPU-Sim uArch: Shader 8 finished CTA #8 (203999,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(204000,0)
GPGPU-Sim uArch: Shader 9 finished CTA #8 (204017,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(204018,0)
GPGPU-Sim uArch: Shader 0 finished CTA #8 (204519,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(204520,0)
GPGPU-Sim uArch: Shader 4 finished CTA #8 (204708,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(204709,0)
GPGPU-Sim uArch: Shader 2 finished CTA #8 (204810,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(204811,0)
GPGPU-Sim uArch: Shader 3 finished CTA #8 (205430,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(205431,0)
GPGPU-Sim uArch: Shader 10 finished CTA #8 (205542,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(205543,0)
GPGPU-Sim uArch: Shader 11 finished CTA #8 (205800,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(205801,0)
GPGPU-Sim uArch: Shader 1 finished CTA #8 (206266,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(206267,0)
GPGPU-Sim uArch: Shader 12 finished CTA #9 (213308,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(213309,0)
GPGPU-Sim uArch: Shader 5 finished CTA #9 (217145,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(217146,0)
GPGPU-Sim uArch: Shader 5 finished CTA #10 (220950,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:10 initialized @(220951,0)
GPGPU-Sim uArch: Shader 12 finished CTA #10 (225295,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:10 initialized @(225296,0)
GPGPU-Sim uArch: Shader 0 finished CTA #9 (227304,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(227305,0)
GPGPU-Sim uArch: Shader 2 finished CTA #9 (227617,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(227618,0)
GPGPU-Sim uArch: Shader 1 finished CTA #9 (227629,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(227630,0)
GPGPU-Sim uArch: Shader 8 finished CTA #9 (227902,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(227903,0)
GPGPU-Sim uArch: Shader 3 finished CTA #9 (227912,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(227913,0)
GPGPU-Sim uArch: Shader 9 finished CTA #9 (228141,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(228142,0)
GPGPU-Sim uArch: Shader 11 finished CTA #9 (228272,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(228273,0)
GPGPU-Sim uArch: Shader 10 finished CTA #9 (229324,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(229325,0)
GPGPU-Sim uArch: Shader 7 finished CTA #10 (236256,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:10 initialized @(236257,0)
GPGPU-Sim uArch: Shader 13 finished CTA #8 (238861,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(238862,0)
GPGPU-Sim uArch: Shader 6 finished CTA #8 (240239,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(240240,0)
GPGPU-Sim uArch: Shader 4 finished CTA #10 (241442,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:10 initialized @(241443,0)
GPGPU-Sim uArch: Shader 4 finished CTA #11 (243811,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:11 initialized @(243812,0)
GPGPU-Sim uArch: Shader 6 finished CTA #11 (245020,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:11 initialized @(245021,0)
GPGPU-Sim uArch: Shader 13 finished CTA #11 (247536,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:11 initialized @(247537,0)
GPGPU-Sim uArch: Shader 3 finished CTA #10 (249122,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:10 initialized @(249123,0)
GPGPU-Sim uArch: Shader 10 finished CTA #10 (249856,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:10 initialized @(249857,0)
GPGPU-Sim uArch: Shader 9 finished CTA #10 (250305,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:10 initialized @(250306,0)
GPGPU-Sim uArch: Shader 11 finished CTA #10 (250425,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:10 initialized @(250426,0)
GPGPU-Sim uArch: Shader 0 finished CTA #10 (250502,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:10 initialized @(250503,0)
GPGPU-Sim uArch: Shader 8 finished CTA #10 (250988,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:10 initialized @(250989,0)
GPGPU-Sim uArch: Shader 2 finished CTA #10 (251216,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:10 initialized @(251217,0)
GPGPU-Sim uArch: Shader 1 finished CTA #10 (251378,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:10 initialized @(251379,0)
GPGPU-Sim uArch: Shader 7 finished CTA #11 (252207,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:11 initialized @(252208,0)
GPGPU-Sim uArch: Shader 5 finished CTA #8 (256989,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(256990,0)
GPGPU-Sim uArch: Shader 12 finished CTA #8 (260492,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(260493,0)
GPGPU-Sim uArch: Shader 12 finished CTA #11 (266180,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:11 initialized @(266181,0)
GPGPU-Sim uArch: Shader 9 finished CTA #11 (269766,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:11 initialized @(269767,0)
GPGPU-Sim uArch: Shader 8 finished CTA #11 (270190,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:11 initialized @(270191,0)
GPGPU-Sim uArch: Shader 0 finished CTA #11 (270346,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:11 initialized @(270347,0)
GPGPU-Sim uArch: Shader 2 finished CTA #11 (270908,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:11 initialized @(270909,0)
GPGPU-Sim uArch: Shader 11 finished CTA #11 (271091,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:11 initialized @(271092,0)
GPGPU-Sim uArch: Shader 1 finished CTA #11 (271382,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:11 initialized @(271383,0)
GPGPU-Sim uArch: Shader 3 finished CTA #11 (271390,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:11 initialized @(271391,0)
GPGPU-Sim uArch: Shader 10 finished CTA #11 (272081,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:11 initialized @(272082,0)
GPGPU-Sim uArch: Shader 5 finished CTA #11 (275560,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:11 initialized @(275561,0)
GPGPU-Sim uArch: Shader 4 finished CTA #9 (277127,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(277128,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (279116,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(279117,0)
GPGPU-Sim uArch: Shader 6 finished CTA #9 (279279,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(279280,0)
GPGPU-Sim uArch: Shader 13 finished CTA #9 (283481,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(283482,0)
GPGPU-Sim uArch: Shader 7 finished CTA #8 (286351,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(286352,0)
GPGPU-Sim uArch: Shader 7 finished CTA #9 (287063,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(287064,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (288580,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(288581,0)
GPGPU-Sim uArch: Shader 3 finished CTA #8 (293088,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(293089,0)
GPGPU-Sim uArch: Shader 2 finished CTA #8 (293165,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(293166,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (293439,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(293440,0)
GPGPU-Sim uArch: Shader 13 finished CTA #10 (293610,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:10 initialized @(293611,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (293622,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(293623,0)
GPGPU-Sim uArch: Shader 9 finished CTA #8 (293697,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(293698,0)
GPGPU-Sim uArch: Shader 8 finished CTA #8 (293765,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(293766,0)
GPGPU-Sim uArch: Shader 0 finished CTA #8 (294089,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(294090,0)
GPGPU-Sim uArch: Shader 1 finished CTA #8 (294124,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(294125,0)
GPGPU-Sim uArch: Shader 10 finished CTA #8 (294360,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(294361,0)
GPGPU-Sim uArch: Shader 11 finished CTA #8 (294615,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(294616,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (297080,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(297081,0)
GPGPU-Sim uArch: Shader 6 finished CTA #10 (300136,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:10 initialized @(300137,0)
GPGPU-Sim uArch: Shader 12 finished CTA #9 (302030,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(302031,0)
GPGPU-Sim uArch: Shader 5 finished CTA #10 (303526,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:10 initialized @(303527,0)
GPGPU-Sim uArch: Shader 4 finished CTA #8 (303842,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(303843,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (306899,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(306900,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (309636,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(309637,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (309853,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(309854,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (309967,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(309968,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (311364,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(311365,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (311580,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(311581,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (311652,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(311653,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (311768,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(311769,0)
GPGPU-Sim uArch: Shader 5 finished CTA #9 (313894,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(313895,0)
GPGPU-Sim uArch: Shader 3 finished CTA #9 (313951,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(313952,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (314032,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(314033,0)
GPGPU-Sim uArch: Shader 0 finished CTA #9 (314415,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(314416,0)
GPGPU-Sim uArch: Shader 9 finished CTA #9 (314854,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(314855,0)
GPGPU-Sim uArch: Shader 10 finished CTA #9 (315037,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(315038,0)
GPGPU-Sim uArch: Shader 11 finished CTA #9 (315314,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(315315,0)
GPGPU-Sim uArch: Shader 1 finished CTA #9 (316043,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(316044,0)
GPGPU-Sim uArch: Shader 8 finished CTA #9 (316091,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(316092,0)
GPGPU-Sim uArch: Shader 2 finished CTA #9 (316516,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(316517,0)
GPGPU-Sim uArch: Shader 12 finished CTA #10 (317229,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:10 initialized @(317230,0)
GPGPU-Sim uArch: Shader 4 finished CTA #11 (327764,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:11 initialized @(327765,0)
GPGPU-Sim uArch: Shader 7 finished CTA #10 (330645,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:10 initialized @(330646,0)
GPGPU-Sim uArch: Shader 6 finished CTA #11 (336043,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:11 initialized @(336044,0)
GPGPU-Sim uArch: Shader 13 finished CTA #8 (337126,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(337127,0)
GPGPU-Sim uArch: Shader 2 finished CTA #10 (340310,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:10 initialized @(340311,0)
GPGPU-Sim uArch: Shader 6 finished CTA #8 (340367,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(340368,0)
GPGPU-Sim uArch: Shader 8 finished CTA #10 (341556,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:10 initialized @(341557,0)
GPGPU-Sim uArch: Shader 9 finished CTA #10 (341778,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:10 initialized @(341779,0)
GPGPU-Sim uArch: Shader 4 finished CTA #10 (342762,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:10 initialized @(342763,0)
GPGPU-Sim uArch: Shader 3 finished CTA #10 (343060,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:10 initialized @(343061,0)
GPGPU-Sim uArch: Shader 11 finished CTA #10 (343108,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:10 initialized @(343109,0)
GPGPU-Sim uArch: Shader 0 finished CTA #10 (343360,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:10 initialized @(343361,0)
GPGPU-Sim uArch: Shader 13 finished CTA #11 (343918,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:11 initialized @(343919,0)
GPGPU-Sim uArch: Shader 1 finished CTA #10 (345068,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:10 initialized @(345069,0)
GPGPU-Sim uArch: Shader 10 finished CTA #10 (345542,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:10 initialized @(345543,0)
GPGPU-Sim uArch: Shader 5 finished CTA #8 (350490,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(350491,0)
GPGPU-Sim uArch: Shader 7 finished CTA #11 (351001,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:11 initialized @(351002,0)
GPGPU-Sim uArch: Shader 12 finished CTA #8 (358098,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(358099,0)
GPGPU-Sim uArch: Shader 12 finished CTA #11 (359957,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:11 initialized @(359958,0)
GPGPU-Sim uArch: Shader 2 finished CTA #11 (367700,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:11 initialized @(367701,0)
GPGPU-Sim uArch: Shader 7 finished CTA #8 (367717,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(367718,0)
GPGPU-Sim uArch: Shader 11 finished CTA #11 (368240,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:11 initialized @(368241,0)
GPGPU-Sim uArch: Shader 9 finished CTA #11 (368261,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:11 initialized @(368262,0)
GPGPU-Sim uArch: Shader 8 finished CTA #11 (368511,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:11 initialized @(368512,0)
GPGPU-Sim uArch: Shader 10 finished CTA #11 (368725,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:11 initialized @(368726,0)
GPGPU-Sim uArch: Shader 1 finished CTA #11 (368786,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:11 initialized @(368787,0)
GPGPU-Sim uArch: Shader 3 finished CTA #11 (368886,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:11 initialized @(368887,0)
GPGPU-Sim uArch: Shader 0 finished CTA #11 (369493,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:11 initialized @(369494,0)
GPGPU-Sim uArch: Shader 5 finished CTA #11 (370253,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:11 initialized @(370254,0)
GPGPU-Sim uArch: Shader 4 finished CTA #9 (371972,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(371973,0)
GPGPU-Sim uArch: Shader 6 finished CTA #9 (372864,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(372865,0)
GPGPU-Sim uArch: Shader 13 finished CTA #9 (380066,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(380067,0)
GPGPU-Sim uArch: Shader 0 finished CTA #8 (384905,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(384906,0)
GPGPU-Sim uArch: Shader 3 finished CTA #8 (385093,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(385094,0)
GPGPU-Sim uArch: Shader 10 finished CTA #8 (386119,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(386120,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (386122,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(386123,0)
GPGPU-Sim uArch: Shader 5 finished CTA #10 (386209,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:10 initialized @(386210,0)
GPGPU-Sim uArch: Shader 9 finished CTA #8 (386359,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(386360,0)
GPGPU-Sim uArch: Shader 11 finished CTA #8 (386465,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(386466,0)
GPGPU-Sim uArch: Shader 2 finished CTA #8 (386605,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(386606,0)
GPGPU-Sim uArch: Shader 8 finished CTA #8 (386778,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(386779,0)
GPGPU-Sim uArch: Shader 1 finished CTA #8 (387192,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(387193,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (389025,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(389026,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (390953,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(390954,0)
GPGPU-Sim uArch: Shader 4 finished CTA #8 (392209,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(392210,0)
GPGPU-Sim uArch: Shader 13 finished CTA #10 (394137,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:10 initialized @(394138,0)
GPGPU-Sim uArch: Shader 7 finished CTA #9 (395810,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(395811,0)
GPGPU-Sim uArch: Shader 12 finished CTA #9 (396167,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(396168,0)
GPGPU-Sim uArch: Shader 6 finished CTA #10 (397422,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:10 initialized @(397423,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (404583,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(404584,0)
GPGPU-Sim uArch: Shader 9 finished CTA #9 (408278,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(408279,0)
GPGPU-Sim uArch: Shader 2 finished CTA #9 (408330,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(408331,0)
GPGPU-Sim uArch: Shader 11 finished CTA #9 (408540,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(408541,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (408859,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(408860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #9 (408946,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(408947,0)
GPGPU-Sim uArch: Shader 8 finished CTA #9 (408980,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(408981,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (409817,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(409818,0)
GPGPU-Sim uArch: Shader 3 finished CTA #9 (409989,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(409990,0)
GPGPU-Sim uArch: Shader 1 finished CTA #9 (410617,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(410618,0)
GPGPU-Sim uArch: Shader 4 finished CTA #11 (410622,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:11 initialized @(410623,0)
GPGPU-Sim uArch: Shader 10 finished CTA #9 (411069,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(411070,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (411273,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(411274,0)
GPGPU-Sim uArch: Shader 6 finished CTA #11 (413537,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:11 initialized @(413538,0)
GPGPU-Sim uArch: Shader 5 finished CTA #9 (416773,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(416774,0)
GPGPU-Sim uArch: Shader 12 finished CTA #10 (418010,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:10 initialized @(418011,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (418617,0), 11 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418618,0)
GPGPU-Sim uArch: Shader 7 finished CTA #10 (419748,0), 11 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (425289,0), 11 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (425719,0), 11 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (425773,0), 11 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (426128,0), 11 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (426869,0), 11 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (427323,0), 11 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #10 (432285,0), 10 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #10 (432383,0), 10 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #10 (432760,0), 10 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #10 (432837,0), 10 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #10 (433165,0), 10 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #10 (433261,0), 10 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #10 (435028,0), 11 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #8 (435668,0), 11 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #10 (437826,0), 11 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #11 (438211,0), 10 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #8 (439362,0), 11 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #11 (441965,0), 10 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #10 (444782,0), 11 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #8 (446311,0), 11 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (449011,0), 9 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #11 (449433,0), 9 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #11 (449462,0), 9 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #11 (450503,0), 9 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #11 (450534,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #11 (450689,0), 9 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #11 (451146,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #11 (452419,0), 11 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #8 (455495,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #8 (457370,0), 10 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #11 (457531,0), 10 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (457612,0), 8 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #11 (460292,0), 10 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #11 (461329,0), 10 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #9 (464642,0), 10 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #9 (464699,0), 10 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #8 (465233,0), 8 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #8 (465452,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (465497,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (465580,0), 8 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (465694,0), 8 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #8 (465804,0), 8 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (465941,0), 8 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (466029,0), 9 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #8 (466147,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #8 (466346,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #8 (466378,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (466740,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (467399,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (467706,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (468419,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #10 (469055,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #9 (470135,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (471463,0), 9 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (472048,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #10 (473648,0), 9 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #9 (474309,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #8 (475061,0), 9 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #8 (476516,0), 9 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (477271,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #8 (477459,0), 8 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (477998,0), 8 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #10 (478616,0), 8 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (480322,0), 8 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (480644,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (480884,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (481315,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #9 (481861,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (481871,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (481902,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #9 (482088,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (482368,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #9 (483007,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #9 (483037,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #9 (483180,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #9 (483684,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #9 (484310,0), 8 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (488306,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (488867,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (489745,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #9 (490101,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (490353,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #10 (490388,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (490667,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (491979,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (492057,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #9 (492512,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (492658,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #9 (493738,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #11 (497025,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #11 (497143,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (498042,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (498181,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (498360,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (498422,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (498546,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (498759,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (498824,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (500536,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (503480,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (506377,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (506673,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (506873,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (507122,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (507440,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (507849,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (508237,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (508337,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (508345,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (508406,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (508454,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (508966,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (511022,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (512038,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (513356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (514120,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (514166,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (514429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (514616,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (514798,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (514863,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (515353,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (516108,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (517098,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (518204,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (518244,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (518605,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (519639,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (519672,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (519755,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (519882,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (519901,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (519953,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (520100,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (520731,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (523020,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 12 finished CTA #6 (523424,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (524052,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (524061,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (524071,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (524084,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (524104,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (524151,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (524293,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (524374,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 5 finished CTA #6 (525245,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (525989,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (527546,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (527665,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (532007,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (532209,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (532333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (532440,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (532471,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (532563,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (538781,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (538925,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (538933,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (539005,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (539262,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (539760,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (542830,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (542848,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (543261,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (543292,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (543572,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (543576,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: GPU detected kernel '_Z7cenergyifPf' finished on shader 4.
kernel_name = _Z7cenergyifPf 
kernel_launch_uid = 1 
gpu_sim_cycle = 543577
gpu_sim_insn = 209313792
gpu_ipc =     385.0674
gpu_tot_sim_cycle = 543577
gpu_tot_sim_insn = 209313792
gpu_tot_ipc =     385.0674
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 233
gpu_stall_icnt2sh    = 263
gpu_total_sim_rate=367862

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3733674
	L1I_total_cache_misses = 1194
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6622
L1D_cache:
	L1D_cache_core[0]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 23040
	L1D_total_cache_misses = 11520
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3732480
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1194
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6622
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 
distro:
5682, 5682, 5682, 5682, 5682, 5682, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 14205, 14205, 14205, 14205, 14205, 14205, 14205, 14205, 14205, 14205, 14205, 14205, 11364, 11364, 11364, 11364, 11364, 11364, 11364, 11364, 11364, 11364, 11364, 11364, 
gpgpu_n_tot_thrd_icount = 209461248
gpgpu_n_tot_w_icount = 6545664
gpgpu_n_stall_shd_mem = 13824
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11519
gpgpu_n_mem_write_global = 11520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 147456
gpgpu_n_store_insn = 147456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5804624	W0_Idle:1133792	W0_Scoreboard:1419022	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6545664
Stall[0]:  408614 Stall[1]:  423570 Stall[2]:  407995 Stall[3]:  409410 Stall[4]:  424355 Stall[5]:  421033 Stall[6]:  422352 Stall[7]:  404006 Stall[8]:  408729 Stall[9]:  409292 Stall[10]:  422942 Stall[11]:  410279 Stall[12]:  424621 Stall[13]:  407426 
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 92152 {8:11519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 780288 {40:6144,72:3072,136:2304,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1566584 {136:11519,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 92160 {8:11520,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=709013 n_nop=707387 n_act=51 n_pre=35 n_req=770 n_rd=1540 n_write=0 bw_util=0.004344
n_activity=10747 dram_eff=0.2866
bk0: 68a 708818i bk1: 64a 708815i bk2: 64a 708868i bk3: 64a 708826i bk4: 84a 708711i bk5: 84a 708648i bk6: 128a 708641i bk7: 128a 708512i bk8: 128a 708633i bk9: 128a 708547i bk10: 128a 708663i bk11: 128a 708577i bk12: 108a 708672i bk13: 108a 708588i bk14: 64a 708833i bk15: 64a 708805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000203099
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=709013 n_nop=707391 n_act=49 n_pre=33 n_req=770 n_rd=1540 n_write=0 bw_util=0.004344
n_activity=9993 dram_eff=0.3082
bk0: 68a 708819i bk1: 64a 708806i bk2: 64a 708858i bk3: 64a 708802i bk4: 84a 708754i bk5: 84a 708654i bk6: 128a 708582i bk7: 128a 708526i bk8: 128a 708614i bk9: 128a 708543i bk10: 128a 708647i bk11: 128a 708532i bk12: 108a 708668i bk13: 108a 708582i bk14: 64a 708829i bk15: 64a 708792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000950617
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=709013 n_nop=707401 n_act=46 n_pre=30 n_req=768 n_rd=1536 n_write=0 bw_util=0.004333
n_activity=10309 dram_eff=0.298
bk0: 64a 708864i bk1: 64a 708831i bk2: 64a 708856i bk3: 64a 708849i bk4: 84a 708742i bk5: 88a 708674i bk6: 128a 708628i bk7: 128a 708526i bk8: 128a 708651i bk9: 128a 708573i bk10: 128a 708657i bk11: 128a 708553i bk12: 108a 708671i bk13: 104a 708597i bk14: 64a 708808i bk15: 64a 708797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000506338
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=709013 n_nop=707381 n_act=56 n_pre=40 n_req=768 n_rd=1536 n_write=0 bw_util=0.004333
n_activity=10964 dram_eff=0.2802
bk0: 64a 708860i bk1: 64a 708833i bk2: 64a 708869i bk3: 64a 708852i bk4: 84a 708762i bk5: 88a 708687i bk6: 128a 708538i bk7: 128a 708454i bk8: 128a 708639i bk9: 128a 708565i bk10: 128a 708618i bk11: 128a 708524i bk12: 108a 708662i bk13: 104a 708563i bk14: 64a 708806i bk15: 64a 708766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000592373
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=709013 n_nop=707397 n_act=48 n_pre=32 n_req=768 n_rd=1536 n_write=0 bw_util=0.004333
n_activity=10031 dram_eff=0.3063
bk0: 64a 708857i bk1: 64a 708805i bk2: 64a 708866i bk3: 64a 708839i bk4: 84a 708750i bk5: 88a 708659i bk6: 128a 708563i bk7: 128a 708515i bk8: 128a 708640i bk9: 128a 708531i bk10: 128a 708659i bk11: 128a 708561i bk12: 108a 708660i bk13: 104a 708600i bk14: 64a 708829i bk15: 64a 708797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00116077
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=709013 n_nop=707401 n_act=46 n_pre=30 n_req=768 n_rd=1536 n_write=0 bw_util=0.004333
n_activity=10485 dram_eff=0.293
bk0: 64a 708869i bk1: 64a 708827i bk2: 64a 708868i bk3: 64a 708833i bk4: 84a 708708i bk5: 88a 708697i bk6: 128a 708671i bk7: 128a 708509i bk8: 128a 708641i bk9: 128a 708572i bk10: 128a 708675i bk11: 128a 708588i bk12: 108a 708688i bk13: 104a 708625i bk14: 64a 708845i bk15: 64a 708819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000442869

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1948, Miss = 386, Miss_rate = 0.198, Pending_hits = 6, Reservation_fails = 202
L2_cache_bank[1]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1756, Miss = 386, Miss_rate = 0.220, Pending_hits = 11, Reservation_fails = 131
L2_cache_bank[3]: Access = 1920, Miss = 384, Miss_rate = 0.200, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 1727, Miss = 384, Miss_rate = 0.222, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1920, Miss = 384, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1920, Miss = 384, Miss_rate = 0.200, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[9]: Access = 1728, Miss = 384, Miss_rate = 0.222, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 1728, Miss = 384, Miss_rate = 0.222, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 23095
L2_total_cache_misses = 4612
L2_total_cache_miss_rate = 0.1997
L2_total_cache_pending_hits = 61
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6862
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11520
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 333
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=69395
icnt_total_pkts_simt_to_mem=44599
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.93665
	minimum = 6
	maximum = 60
Network latency average = 8.53267
	minimum = 6
	maximum = 60
Slowest packet = 32537
Flit latency average = 7.37855
	minimum = 6
	maximum = 56
Slowest flit = 80306
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00326824
	minimum = 0.00298578 (at node 7)
	maximum = 0.00388537 (at node 15)
Accepted packet rate average = 0.00326824
	minimum = 0.00298578 (at node 7)
	maximum = 0.00388537 (at node 15)
Injected flit rate average = 0.0080658
	minimum = 0.00576735 (at node 7)
	maximum = 0.0116561 (at node 15)
Accepted flit rate average= 0.0080658
	minimum = 0.00582806 (at node 23)
	maximum = 0.00930871 (at node 1)
Injected packet length average = 2.46794
Accepted packet length average = 2.46794
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.93665 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Network latency average = 8.53267 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 7.37855 (1 samples)
	minimum = 6 (1 samples)
	maximum = 56 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00326824 (1 samples)
	minimum = 0.00298578 (1 samples)
	maximum = 0.00388537 (1 samples)
Accepted packet rate average = 0.00326824 (1 samples)
	minimum = 0.00298578 (1 samples)
	maximum = 0.00388537 (1 samples)
Injected flit rate average = 0.0080658 (1 samples)
	minimum = 0.00576735 (1 samples)
	maximum = 0.0116561 (1 samples)
Accepted flit rate average = 0.0080658 (1 samples)
	minimum = 0.00582806 (1 samples)
	maximum = 0.00930871 (1 samples)
Injected packet size average = 2.46794 (1 samples)
Accepted packet size average = 2.46794 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 29 sec (569 sec)
gpgpu_simulation_rate = 367862 (inst/sec)
gpgpu_simulation_rate = 955 (cycle/sec)
IO:      0.000000
GPU:     568.228987
Copy:    0.023803
Compute: 0.000183
