PPA Report for dynamic_parity_checker.v (Module: dynamic_parity_checker)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 54
FF Count: 0
IO Count: 70
Cell Count: 275

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)
End-to-End Path Delay: 9.043 ns

POWER METRICS:
-------------
Total Power Consumption: 2.508 W
