(pcb "C:\Users\andfo\Documents\pcbs\h-bridge\h-bridge\h-bridge.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.6)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  157808 -99017.5  104692 -99017.5  104692 -55987.5  157808 -55987.5
            157808 -99017.5)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 800)
      (clearance 300.1)
      (clearance 300.1 (type default_smd))
      (clearance 75 (type smd_smd))
    )
  )
  (placement
    (component "Package_TO_SOT_THT:TO-126-3_Vertical"
      (place Q3 117630 -86890 front 270 (PN BD139))
      (place Q2 117630 -64310 front 270 (PN BD140))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R4 148720 -82770 front 90 (PN R))
      (place R1 112900 -82770 front 90 (PN R))
    )
    (component Connector_PinHeader_1.27mm:PinHeader_1x01_P1.27mm_Vertical
      (place J3 134750 -58440 front 0 (PN Conn_01x01_Male))
      (place J1 111410 -67710 front 0 (PN Conn_01x01_Male))
      (place J2 125530 -78720 front 0 (PN Conn_01x01_Male))
    )
    (component "Package_TO_SOT_THT:TO-126-3_Vertical::1"
      (place Q5 143900 -91970 front 90 (PN BD139))
      (place Q4 143490 -69390 front 90 (PN BD140))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (place D1 126850 -61770 front 270 (PN 1N4001))
      (place D2 126850 -94510 front 90 (PN 1N4001))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal::1"
      (place D3 134880 -71930 front 90 (PN 1N4001))
      (place D4 136090 -84350 front 270 (PN 1N4001))
    )
    (component Connector_PinHeader_1.27mm:PinHeader_1x01_P1.27mm_Vertical::1
      (place J4 136360 -78890 front 0 (PN Conn_01x01_Male))
      (place J5 131710 -96430 front 0 (PN Conn_01x01_Male))
      (place J6 151090 -88350 front 0 (PN Conn_01x01_Male))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline"
      (place Q1 111100 -91300 front 90 (PN BC547))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline::1"
      (place Q6 148830 -66780 front 270 (PN BC547))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (place R2 119060 -75150 front 270 (PN R))
      (place R3 142900 -82770 front 90 (PN R))
    )
  )
  (library
    (image "Package_TO_SOT_THT:TO-126-3_Vertical"
      (outline (path signal 50  6790 2250  -1710 2250))
      (outline (path signal 50  6790 -1500  6790 2250))
      (outline (path signal 50  -1710 -1500  6790 -1500))
      (outline (path signal 50  -1710 2250  -1710 -1500))
      (outline (path signal 120  4141 -540  4141 -1370))
      (outline (path signal 120  4141 2120  4141 540))
      (outline (path signal 120  940 -1050  940 -1370))
      (outline (path signal 120  940 2120  940 1050))
      (outline (path signal 120  6660 2120  6660 -1370))
      (outline (path signal 120  -1580 2120  -1580 -1370))
      (outline (path signal 120  -1580 -1370  6660 -1370))
      (outline (path signal 120  -1580 2120  6660 2120))
      (outline (path signal 100  4140 2000  4140 -1250))
      (outline (path signal 100  940 2000  940 -1250))
      (outline (path signal 100  6540 2000  -1460 2000))
      (outline (path signal 100  6540 -1250  6540 2000))
      (outline (path signal 100  -1460 -1250  6540 -1250))
      (outline (path signal 100  -1460 2000  -1460 -1250))
      (pin Oval[A]Pad_1800x1800_um 3 5080 0)
      (pin Oval[A]Pad_1800x1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Connector_PinHeader_1.27mm:PinHeader_1x01_P1.27mm_Vertical
      (outline (path signal 100  -525 635  1050 635))
      (outline (path signal 100  1050 635  1050 -635))
      (outline (path signal 100  1050 -635  -1050 -635))
      (outline (path signal 100  -1050 -635  -1050 110))
      (outline (path signal 100  -1050 110  -525 635))
      (outline (path signal 120  -1110 -760  1110 -760))
      (outline (path signal 120  -1110 -760  -1110 -695))
      (outline (path signal 120  1110 -760  1110 -695))
      (outline (path signal 120  -1110 -760  -563.471 -760))
      (outline (path signal 120  563.471 -760  1110 -760))
      (outline (path signal 120  -1110 0  -1110 760))
      (outline (path signal 120  -1110 760  0 760))
      (outline (path signal 50  -1550 1150  -1550 -1150))
      (outline (path signal 50  -1550 -1150  1550 -1150))
      (outline (path signal 50  1550 -1150  1550 1150))
      (outline (path signal 50  1550 1150  -1550 1150))
      (pin Rect[A]Pad_1000x1000_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-126-3_Vertical::1"
      (outline (path signal 100  -1460 2000  -1460 -1250))
      (outline (path signal 100  -1460 -1250  6540 -1250))
      (outline (path signal 100  6540 -1250  6540 2000))
      (outline (path signal 100  6540 2000  -1460 2000))
      (outline (path signal 100  940 2000  940 -1250))
      (outline (path signal 100  4140 2000  4140 -1250))
      (outline (path signal 120  -1580 2120  6660 2120))
      (outline (path signal 120  -1580 -1370  6660 -1370))
      (outline (path signal 120  -1580 2120  -1580 -1370))
      (outline (path signal 120  6660 2120  6660 -1370))
      (outline (path signal 120  940 2120  940 1050))
      (outline (path signal 120  940 -1050  940 -1370))
      (outline (path signal 120  4141 2120  4141 540))
      (outline (path signal 120  4141 -540  4141 -1370))
      (outline (path signal 50  -1710 2250  -1710 -1500))
      (outline (path signal 50  -1710 -1500  6790 -1500))
      (outline (path signal 50  6790 -1500  6790 2250))
      (outline (path signal 50  6790 2250  -1710 2250))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Oval[A]Pad_1800x1800_um 2 2540 0)
      (pin Oval[A]Pad_1800x1800_um 3 5080 0)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (outline (path signal 100  2480 1350  2480 -1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  11510 1600  -1350 1600))
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal::1"
      (outline (path signal 50  11510 1600  -1350 1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  2480 1350  2480 -1350))
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
    )
    (image Connector_PinHeader_1.27mm:PinHeader_1x01_P1.27mm_Vertical::1
      (outline (path signal 50  1550 1150  -1550 1150))
      (outline (path signal 50  1550 -1150  1550 1150))
      (outline (path signal 50  -1550 -1150  1550 -1150))
      (outline (path signal 50  -1550 1150  -1550 -1150))
      (outline (path signal 120  -1110 760  0 760))
      (outline (path signal 120  -1110 0  -1110 760))
      (outline (path signal 120  563.471 -760  1110 -760))
      (outline (path signal 120  -1110 -760  -563.471 -760))
      (outline (path signal 120  1110 -760  1110 -695))
      (outline (path signal 120  -1110 -760  -1110 -695))
      (outline (path signal 120  -1110 -760  1110 -760))
      (outline (path signal 100  -1050 110  -525 635))
      (outline (path signal 100  -1050 -635  -1050 110))
      (outline (path signal 100  1050 -635  -1050 -635))
      (outline (path signal 100  1050 635  1050 -635))
      (outline (path signal 100  -525 635  1050 635))
      (pin Rect[A]Pad_1000x1000_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline::1"
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 120  -530 -1850  3070 -1850))
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1050x1500_um
      (shape (path F.Cu 1050  0 -225  0 225))
      (shape (path B.Cu 1050  0 -225  0 225))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x2200_um
      (shape (path F.Cu 2200  0 0  0 0))
      (shape (path B.Cu 2200  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2200x2200_um
      (shape (rect F.Cu -1100 -1100 1100 1100))
      (shape (rect B.Cu -1100 -1100 1100 1100))
      (attach off)
    )
    (padstack Rect[A]Pad_1000x1000_um
      (shape (rect F.Cu -500 -500 500 500))
      (shape (rect B.Cu -500 -500 500 500))
      (attach off)
    )
    (padstack Rect[A]Pad_1050x1500_um
      (shape (rect F.Cu -525 -750 525 750))
      (shape (rect B.Cu -525 -750 525 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(D1-Pad1)"
      (pins J3-1 D1-1 D3-1 Q2-1 Q4-1)
    )
    (net "Net-(D1-Pad2)"
      (pins Q3-2 D1-2 D2-1 J2-1 Q2-2)
    )
    (net GND
      (pins Q3-1 Q5-1 D2-2 D4-2 J5-1)
    )
    (net "Net-(D3-Pad2)"
      (pins Q5-2 D3-2 D4-1 J4-1 Q4-2)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1 R1-2)
    )
    (net "Net-(J6-Pad1)"
      (pins R4-1 J6-1)
    )
    (net "Net-(Q1-Pad2)"
      (pins Q1-2 R1-1)
    )
    (net "Net-(Q1-Pad3)"
      (pins Q5-3 Q1-3)
    )
    (net "Net-(Q1-Pad1)"
      (pins Q1-1 R2-2)
    )
    (net "Net-(Q2-Pad3)"
      (pins Q2-3 R2-1)
    )
    (net "Net-(Q3-Pad3)"
      (pins Q3-3 Q6-3)
    )
    (net "Net-(Q4-Pad3)"
      (pins Q4-3 R3-2)
    )
    (net "Net-(Q6-Pad1)"
      (pins Q6-1 R3-1)
    )
    (net "Net-(Q6-Pad2)"
      (pins R4-2 Q6-2)
    )
    (class kicad_default "" GND "Net-(D1-Pad1)" "Net-(D1-Pad2)" "Net-(D3-Pad2)"
      "Net-(J1-Pad1)" "Net-(J6-Pad1)" "Net-(Q1-Pad1)" "Net-(Q1-Pad2)" "Net-(Q1-Pad3)"
      "Net-(Q2-Pad3)" "Net-(Q3-Pad3)" "Net-(Q4-Pad3)" "Net-(Q6-Pad1)" "Net-(Q6-Pad2)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 800)
        (clearance 300.1)
      )
    )
  )
  (wiring
    (wire (path B.Cu 800  111100 -90030  111100 -90010)(net "Net-(Q1-Pad2)")(type protect))
  )
)
