#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xfc8f70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xfc9100 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xfba2d0 .functor NOT 1, L_0x10256b0, C4<0>, C4<0>, C4<0>;
L_0x1025490 .functor XOR 2, L_0x1025330, L_0x10253f0, C4<00>, C4<00>;
L_0x10255a0 .functor XOR 2, L_0x1025490, L_0x1025500, C4<00>, C4<00>;
v0x101d2e0_0 .net *"_ivl_10", 1 0, L_0x1025500;  1 drivers
v0x101d3e0_0 .net *"_ivl_12", 1 0, L_0x10255a0;  1 drivers
v0x101d4c0_0 .net *"_ivl_2", 1 0, L_0x1020650;  1 drivers
v0x101d580_0 .net *"_ivl_4", 1 0, L_0x1025330;  1 drivers
v0x101d660_0 .net *"_ivl_6", 1 0, L_0x10253f0;  1 drivers
v0x101d790_0 .net *"_ivl_8", 1 0, L_0x1025490;  1 drivers
v0x101d870_0 .net "a", 0 0, v0x1018080_0;  1 drivers
v0x101d910_0 .net "b", 0 0, v0x1018120_0;  1 drivers
v0x101d9b0_0 .net "c", 0 0, v0x10181c0_0;  1 drivers
v0x101da50_0 .var "clk", 0 0;
v0x101daf0_0 .net "d", 0 0, v0x1018300_0;  1 drivers
v0x101db90_0 .net "out_pos_dut", 0 0, L_0x10251b0;  1 drivers
v0x101dc30_0 .net "out_pos_ref", 0 0, L_0x101f160;  1 drivers
v0x101dcd0_0 .net "out_sop_dut", 0 0, L_0x10200c0;  1 drivers
v0x101dd70_0 .net "out_sop_ref", 0 0, L_0xff2830;  1 drivers
v0x101de10_0 .var/2u "stats1", 223 0;
v0x101deb0_0 .var/2u "strobe", 0 0;
v0x101df50_0 .net "tb_match", 0 0, L_0x10256b0;  1 drivers
v0x101e020_0 .net "tb_mismatch", 0 0, L_0xfba2d0;  1 drivers
v0x101e0c0_0 .net "wavedrom_enable", 0 0, v0x10185d0_0;  1 drivers
v0x101e190_0 .net "wavedrom_title", 511 0, v0x1018670_0;  1 drivers
L_0x1020650 .concat [ 1 1 0 0], L_0x101f160, L_0xff2830;
L_0x1025330 .concat [ 1 1 0 0], L_0x101f160, L_0xff2830;
L_0x10253f0 .concat [ 1 1 0 0], L_0x10251b0, L_0x10200c0;
L_0x1025500 .concat [ 1 1 0 0], L_0x101f160, L_0xff2830;
L_0x10256b0 .cmp/eeq 2, L_0x1020650, L_0x10255a0;
S_0xfc9290 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xfc9100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xfba6b0 .functor AND 1, v0x10181c0_0, v0x1018300_0, C4<1>, C4<1>;
L_0xfbaa90 .functor NOT 1, v0x1018080_0, C4<0>, C4<0>, C4<0>;
L_0xfbae70 .functor NOT 1, v0x1018120_0, C4<0>, C4<0>, C4<0>;
L_0xfbb0f0 .functor AND 1, L_0xfbaa90, L_0xfbae70, C4<1>, C4<1>;
L_0xfd3b90 .functor AND 1, L_0xfbb0f0, v0x10181c0_0, C4<1>, C4<1>;
L_0xff2830 .functor OR 1, L_0xfba6b0, L_0xfd3b90, C4<0>, C4<0>;
L_0x101e5e0 .functor NOT 1, v0x1018120_0, C4<0>, C4<0>, C4<0>;
L_0x101e650 .functor OR 1, L_0x101e5e0, v0x1018300_0, C4<0>, C4<0>;
L_0x101e760 .functor AND 1, v0x10181c0_0, L_0x101e650, C4<1>, C4<1>;
L_0x101e820 .functor NOT 1, v0x1018080_0, C4<0>, C4<0>, C4<0>;
L_0x101e8f0 .functor OR 1, L_0x101e820, v0x1018120_0, C4<0>, C4<0>;
L_0x101e960 .functor AND 1, L_0x101e760, L_0x101e8f0, C4<1>, C4<1>;
L_0x101eae0 .functor NOT 1, v0x1018120_0, C4<0>, C4<0>, C4<0>;
L_0x101eb50 .functor OR 1, L_0x101eae0, v0x1018300_0, C4<0>, C4<0>;
L_0x101ea70 .functor AND 1, v0x10181c0_0, L_0x101eb50, C4<1>, C4<1>;
L_0x101ece0 .functor NOT 1, v0x1018080_0, C4<0>, C4<0>, C4<0>;
L_0x101ede0 .functor OR 1, L_0x101ece0, v0x1018300_0, C4<0>, C4<0>;
L_0x101eea0 .functor AND 1, L_0x101ea70, L_0x101ede0, C4<1>, C4<1>;
L_0x101f050 .functor XNOR 1, L_0x101e960, L_0x101eea0, C4<0>, C4<0>;
v0xfb9c00_0 .net *"_ivl_0", 0 0, L_0xfba6b0;  1 drivers
v0xfba000_0 .net *"_ivl_12", 0 0, L_0x101e5e0;  1 drivers
v0xfba3e0_0 .net *"_ivl_14", 0 0, L_0x101e650;  1 drivers
v0xfba7c0_0 .net *"_ivl_16", 0 0, L_0x101e760;  1 drivers
v0xfbaba0_0 .net *"_ivl_18", 0 0, L_0x101e820;  1 drivers
v0xfbaf80_0 .net *"_ivl_2", 0 0, L_0xfbaa90;  1 drivers
v0xfbb200_0 .net *"_ivl_20", 0 0, L_0x101e8f0;  1 drivers
v0x10165f0_0 .net *"_ivl_24", 0 0, L_0x101eae0;  1 drivers
v0x10166d0_0 .net *"_ivl_26", 0 0, L_0x101eb50;  1 drivers
v0x10167b0_0 .net *"_ivl_28", 0 0, L_0x101ea70;  1 drivers
v0x1016890_0 .net *"_ivl_30", 0 0, L_0x101ece0;  1 drivers
v0x1016970_0 .net *"_ivl_32", 0 0, L_0x101ede0;  1 drivers
v0x1016a50_0 .net *"_ivl_36", 0 0, L_0x101f050;  1 drivers
L_0x7f6b7cc63018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1016b10_0 .net *"_ivl_38", 0 0, L_0x7f6b7cc63018;  1 drivers
v0x1016bf0_0 .net *"_ivl_4", 0 0, L_0xfbae70;  1 drivers
v0x1016cd0_0 .net *"_ivl_6", 0 0, L_0xfbb0f0;  1 drivers
v0x1016db0_0 .net *"_ivl_8", 0 0, L_0xfd3b90;  1 drivers
v0x1016e90_0 .net "a", 0 0, v0x1018080_0;  alias, 1 drivers
v0x1016f50_0 .net "b", 0 0, v0x1018120_0;  alias, 1 drivers
v0x1017010_0 .net "c", 0 0, v0x10181c0_0;  alias, 1 drivers
v0x10170d0_0 .net "d", 0 0, v0x1018300_0;  alias, 1 drivers
v0x1017190_0 .net "out_pos", 0 0, L_0x101f160;  alias, 1 drivers
v0x1017250_0 .net "out_sop", 0 0, L_0xff2830;  alias, 1 drivers
v0x1017310_0 .net "pos0", 0 0, L_0x101e960;  1 drivers
v0x10173d0_0 .net "pos1", 0 0, L_0x101eea0;  1 drivers
L_0x101f160 .functor MUXZ 1, L_0x7f6b7cc63018, L_0x101e960, L_0x101f050, C4<>;
S_0x1017550 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xfc9100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1018080_0 .var "a", 0 0;
v0x1018120_0 .var "b", 0 0;
v0x10181c0_0 .var "c", 0 0;
v0x1018260_0 .net "clk", 0 0, v0x101da50_0;  1 drivers
v0x1018300_0 .var "d", 0 0;
v0x10183f0_0 .var/2u "fail", 0 0;
v0x1018490_0 .var/2u "fail1", 0 0;
v0x1018530_0 .net "tb_match", 0 0, L_0x10256b0;  alias, 1 drivers
v0x10185d0_0 .var "wavedrom_enable", 0 0;
v0x1018670_0 .var "wavedrom_title", 511 0;
E_0xfc78e0/0 .event negedge, v0x1018260_0;
E_0xfc78e0/1 .event posedge, v0x1018260_0;
E_0xfc78e0 .event/or E_0xfc78e0/0, E_0xfc78e0/1;
S_0x1017880 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1017550;
 .timescale -12 -12;
v0x1017ac0_0 .var/2s "i", 31 0;
E_0xfc7780 .event posedge, v0x1018260_0;
S_0x1017bc0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1017550;
 .timescale -12 -12;
v0x1017dc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1017ea0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1017550;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1018850 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xfc9100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x101f310 .functor NOT 1, v0x1018080_0, C4<0>, C4<0>, C4<0>;
L_0x101f3a0 .functor NOT 1, v0x1018120_0, C4<0>, C4<0>, C4<0>;
L_0x101f540 .functor AND 1, L_0x101f310, L_0x101f3a0, C4<1>, C4<1>;
L_0x101f650 .functor AND 1, L_0x101f540, v0x10181c0_0, C4<1>, C4<1>;
L_0x101f850 .functor NOT 1, v0x1018300_0, C4<0>, C4<0>, C4<0>;
L_0x101f9d0 .functor AND 1, L_0x101f650, L_0x101f850, C4<1>, C4<1>;
L_0x101fb20 .functor NOT 1, v0x1018080_0, C4<0>, C4<0>, C4<0>;
L_0x101fca0 .functor AND 1, L_0x101fb20, v0x1018120_0, C4<1>, C4<1>;
L_0x101fdb0 .functor AND 1, L_0x101fca0, v0x10181c0_0, C4<1>, C4<1>;
L_0x101fe70 .functor AND 1, L_0x101fdb0, v0x1018300_0, C4<1>, C4<1>;
L_0x101ff90 .functor OR 1, L_0x101f9d0, L_0x101fe70, C4<0>, C4<0>;
L_0x1020050 .functor AND 1, v0x1018080_0, v0x1018120_0, C4<1>, C4<1>;
L_0x1020130 .functor AND 1, L_0x1020050, v0x10181c0_0, C4<1>, C4<1>;
L_0x10201f0 .functor AND 1, L_0x1020130, v0x1018300_0, C4<1>, C4<1>;
L_0x10200c0 .functor OR 1, L_0x101ff90, L_0x10201f0, C4<0>, C4<0>;
L_0x1020420 .functor NOT 1, v0x1018120_0, C4<0>, C4<0>, C4<0>;
L_0x1020520 .functor OR 1, v0x1018080_0, L_0x1020420, C4<0>, C4<0>;
L_0x10205e0 .functor NOT 1, v0x10181c0_0, C4<0>, C4<0>, C4<0>;
L_0x10206f0 .functor OR 1, L_0x1020520, L_0x10205e0, C4<0>, C4<0>;
L_0x1020800 .functor NOT 1, v0x1018300_0, C4<0>, C4<0>, C4<0>;
L_0x1020920 .functor OR 1, L_0x10206f0, L_0x1020800, C4<0>, C4<0>;
L_0x1020a30 .functor NOT 1, v0x1018120_0, C4<0>, C4<0>, C4<0>;
L_0x1020b60 .functor OR 1, v0x1018080_0, L_0x1020a30, C4<0>, C4<0>;
L_0x1020c20 .functor NOT 1, v0x10181c0_0, C4<0>, C4<0>, C4<0>;
L_0x1020d60 .functor OR 1, L_0x1020b60, L_0x1020c20, C4<0>, C4<0>;
L_0x1020e70 .functor OR 1, L_0x1020d60, v0x1018300_0, C4<0>, C4<0>;
L_0x1021010 .functor AND 1, L_0x1020920, L_0x1020e70, C4<1>, C4<1>;
L_0x1021120 .functor NOT 1, v0x1018080_0, C4<0>, C4<0>, C4<0>;
L_0x1021280 .functor NOT 1, v0x1018120_0, C4<0>, C4<0>, C4<0>;
L_0x10212f0 .functor OR 1, L_0x1021120, L_0x1021280, C4<0>, C4<0>;
L_0x1021500 .functor NOT 1, v0x10181c0_0, C4<0>, C4<0>, C4<0>;
L_0x1021570 .functor OR 1, L_0x10212f0, L_0x1021500, C4<0>, C4<0>;
L_0x1021790 .functor NOT 1, v0x1018300_0, C4<0>, C4<0>, C4<0>;
L_0x1021800 .functor OR 1, L_0x1021570, L_0x1021790, C4<0>, C4<0>;
L_0x1021a30 .functor AND 1, L_0x1021010, L_0x1021800, C4<1>, C4<1>;
L_0x1021b40 .functor OR 1, v0x1018080_0, v0x1018120_0, C4<0>, C4<0>;
L_0x1021ce0 .functor NOT 1, v0x10181c0_0, C4<0>, C4<0>, C4<0>;
L_0x1021d50 .functor OR 1, L_0x1021b40, L_0x1021ce0, C4<0>, C4<0>;
L_0x1021bb0 .functor NOT 1, v0x1018300_0, C4<0>, C4<0>, C4<0>;
L_0x1021c20 .functor OR 1, L_0x1021d50, L_0x1021bb0, C4<0>, C4<0>;
L_0x1022140 .functor AND 1, L_0x1021a30, L_0x1021c20, C4<1>, C4<1>;
L_0x1022250 .functor OR 1, v0x1018080_0, v0x1018120_0, C4<0>, C4<0>;
L_0x1022420 .functor NOT 1, v0x10181c0_0, C4<0>, C4<0>, C4<0>;
L_0x1022490 .functor OR 1, L_0x1022250, L_0x1022420, C4<0>, C4<0>;
L_0x1022710 .functor OR 1, L_0x1022490, v0x1018300_0, C4<0>, C4<0>;
L_0x10227d0 .functor AND 1, L_0x1022140, L_0x1022710, C4<1>, C4<1>;
L_0x1022a60 .functor NOT 1, v0x1018120_0, C4<0>, C4<0>, C4<0>;
L_0x1022ad0 .functor OR 1, v0x1018080_0, L_0x1022a60, C4<0>, C4<0>;
L_0x1022d20 .functor OR 1, L_0x1022ad0, v0x10181c0_0, C4<0>, C4<0>;
L_0x1022ff0 .functor NOT 1, v0x1018300_0, C4<0>, C4<0>, C4<0>;
L_0x1023410 .functor OR 1, L_0x1022d20, L_0x1022ff0, C4<0>, C4<0>;
L_0x1023520 .functor AND 1, L_0x10227d0, L_0x1023410, C4<1>, C4<1>;
L_0x10237e0 .functor OR 1, v0x1018080_0, v0x1018120_0, C4<0>, C4<0>;
L_0x1023a60 .functor OR 1, L_0x10237e0, v0x10181c0_0, C4<0>, C4<0>;
L_0x1023ce0 .functor NOT 1, v0x1018300_0, C4<0>, C4<0>, C4<0>;
L_0x1023d50 .functor OR 1, L_0x1023a60, L_0x1023ce0, C4<0>, C4<0>;
L_0x1024030 .functor AND 1, L_0x1023520, L_0x1023d50, C4<1>, C4<1>;
L_0x1024140 .functor NOT 1, v0x1018120_0, C4<0>, C4<0>, C4<0>;
L_0x1024390 .functor OR 1, v0x1018080_0, L_0x1024140, C4<0>, C4<0>;
L_0x1024450 .functor OR 1, L_0x1024390, v0x10181c0_0, C4<0>, C4<0>;
L_0x1024700 .functor OR 1, L_0x1024450, v0x1018300_0, C4<0>, C4<0>;
L_0x10247c0 .functor AND 1, L_0x1024030, L_0x1024700, C4<1>, C4<1>;
L_0x1024ad0 .functor OR 1, v0x1018080_0, v0x1018120_0, C4<0>, C4<0>;
L_0x1024b40 .functor NOT 1, v0x10181c0_0, C4<0>, C4<0>, C4<0>;
L_0x1024dc0 .functor OR 1, L_0x1024ad0, L_0x1024b40, C4<0>, C4<0>;
L_0x1024ed0 .functor OR 1, L_0x1024dc0, v0x10181c0_0, C4<0>, C4<0>;
L_0x10251b0 .functor AND 1, L_0x10247c0, L_0x1024ed0, C4<1>, C4<1>;
v0x1018a10_0 .net *"_ivl_0", 0 0, L_0x101f310;  1 drivers
v0x1018af0_0 .net *"_ivl_10", 0 0, L_0x101f9d0;  1 drivers
v0x1018bd0_0 .net *"_ivl_100", 0 0, L_0x1023410;  1 drivers
v0x1018cc0_0 .net *"_ivl_102", 0 0, L_0x1023520;  1 drivers
v0x1018da0_0 .net *"_ivl_104", 0 0, L_0x10237e0;  1 drivers
v0x1018ed0_0 .net *"_ivl_106", 0 0, L_0x1023a60;  1 drivers
v0x1018fb0_0 .net *"_ivl_108", 0 0, L_0x1023ce0;  1 drivers
v0x1019090_0 .net *"_ivl_110", 0 0, L_0x1023d50;  1 drivers
v0x1019170_0 .net *"_ivl_112", 0 0, L_0x1024030;  1 drivers
v0x10192e0_0 .net *"_ivl_114", 0 0, L_0x1024140;  1 drivers
v0x10193c0_0 .net *"_ivl_116", 0 0, L_0x1024390;  1 drivers
v0x10194a0_0 .net *"_ivl_118", 0 0, L_0x1024450;  1 drivers
v0x1019580_0 .net *"_ivl_12", 0 0, L_0x101fb20;  1 drivers
v0x1019660_0 .net *"_ivl_120", 0 0, L_0x1024700;  1 drivers
v0x1019740_0 .net *"_ivl_122", 0 0, L_0x10247c0;  1 drivers
v0x1019820_0 .net *"_ivl_124", 0 0, L_0x1024ad0;  1 drivers
v0x1019900_0 .net *"_ivl_126", 0 0, L_0x1024b40;  1 drivers
v0x1019af0_0 .net *"_ivl_128", 0 0, L_0x1024dc0;  1 drivers
v0x1019bd0_0 .net *"_ivl_130", 0 0, L_0x1024ed0;  1 drivers
v0x1019cb0_0 .net *"_ivl_14", 0 0, L_0x101fca0;  1 drivers
v0x1019d90_0 .net *"_ivl_16", 0 0, L_0x101fdb0;  1 drivers
v0x1019e70_0 .net *"_ivl_18", 0 0, L_0x101fe70;  1 drivers
v0x1019f50_0 .net *"_ivl_2", 0 0, L_0x101f3a0;  1 drivers
v0x101a030_0 .net *"_ivl_20", 0 0, L_0x101ff90;  1 drivers
v0x101a110_0 .net *"_ivl_22", 0 0, L_0x1020050;  1 drivers
v0x101a1f0_0 .net *"_ivl_24", 0 0, L_0x1020130;  1 drivers
v0x101a2d0_0 .net *"_ivl_26", 0 0, L_0x10201f0;  1 drivers
v0x101a3b0_0 .net *"_ivl_30", 0 0, L_0x1020420;  1 drivers
v0x101a490_0 .net *"_ivl_32", 0 0, L_0x1020520;  1 drivers
v0x101a570_0 .net *"_ivl_34", 0 0, L_0x10205e0;  1 drivers
v0x101a650_0 .net *"_ivl_36", 0 0, L_0x10206f0;  1 drivers
v0x101a730_0 .net *"_ivl_38", 0 0, L_0x1020800;  1 drivers
v0x101a810_0 .net *"_ivl_4", 0 0, L_0x101f540;  1 drivers
v0x101ab00_0 .net *"_ivl_40", 0 0, L_0x1020920;  1 drivers
v0x101abe0_0 .net *"_ivl_42", 0 0, L_0x1020a30;  1 drivers
v0x101acc0_0 .net *"_ivl_44", 0 0, L_0x1020b60;  1 drivers
v0x101ada0_0 .net *"_ivl_46", 0 0, L_0x1020c20;  1 drivers
v0x101ae80_0 .net *"_ivl_48", 0 0, L_0x1020d60;  1 drivers
v0x101af60_0 .net *"_ivl_50", 0 0, L_0x1020e70;  1 drivers
v0x101b040_0 .net *"_ivl_52", 0 0, L_0x1021010;  1 drivers
v0x101b120_0 .net *"_ivl_54", 0 0, L_0x1021120;  1 drivers
v0x101b200_0 .net *"_ivl_56", 0 0, L_0x1021280;  1 drivers
v0x101b2e0_0 .net *"_ivl_58", 0 0, L_0x10212f0;  1 drivers
v0x101b3c0_0 .net *"_ivl_6", 0 0, L_0x101f650;  1 drivers
v0x101b4a0_0 .net *"_ivl_60", 0 0, L_0x1021500;  1 drivers
v0x101b580_0 .net *"_ivl_62", 0 0, L_0x1021570;  1 drivers
v0x101b660_0 .net *"_ivl_64", 0 0, L_0x1021790;  1 drivers
v0x101b740_0 .net *"_ivl_66", 0 0, L_0x1021800;  1 drivers
v0x101b820_0 .net *"_ivl_68", 0 0, L_0x1021a30;  1 drivers
v0x101b900_0 .net *"_ivl_70", 0 0, L_0x1021b40;  1 drivers
v0x101b9e0_0 .net *"_ivl_72", 0 0, L_0x1021ce0;  1 drivers
v0x101bac0_0 .net *"_ivl_74", 0 0, L_0x1021d50;  1 drivers
v0x101bba0_0 .net *"_ivl_76", 0 0, L_0x1021bb0;  1 drivers
v0x101bc80_0 .net *"_ivl_78", 0 0, L_0x1021c20;  1 drivers
v0x101bd60_0 .net *"_ivl_8", 0 0, L_0x101f850;  1 drivers
v0x101be40_0 .net *"_ivl_80", 0 0, L_0x1022140;  1 drivers
v0x101bf20_0 .net *"_ivl_82", 0 0, L_0x1022250;  1 drivers
v0x101c000_0 .net *"_ivl_84", 0 0, L_0x1022420;  1 drivers
v0x101c0e0_0 .net *"_ivl_86", 0 0, L_0x1022490;  1 drivers
v0x101c1c0_0 .net *"_ivl_88", 0 0, L_0x1022710;  1 drivers
v0x101c2a0_0 .net *"_ivl_90", 0 0, L_0x10227d0;  1 drivers
v0x101c380_0 .net *"_ivl_92", 0 0, L_0x1022a60;  1 drivers
v0x101c460_0 .net *"_ivl_94", 0 0, L_0x1022ad0;  1 drivers
v0x101c540_0 .net *"_ivl_96", 0 0, L_0x1022d20;  1 drivers
v0x101c620_0 .net *"_ivl_98", 0 0, L_0x1022ff0;  1 drivers
v0x101cb10_0 .net "a", 0 0, v0x1018080_0;  alias, 1 drivers
v0x101cbb0_0 .net "b", 0 0, v0x1018120_0;  alias, 1 drivers
v0x101cca0_0 .net "c", 0 0, v0x10181c0_0;  alias, 1 drivers
v0x101cd90_0 .net "d", 0 0, v0x1018300_0;  alias, 1 drivers
v0x101ce80_0 .net "out_pos", 0 0, L_0x10251b0;  alias, 1 drivers
v0x101cf40_0 .net "out_sop", 0 0, L_0x10200c0;  alias, 1 drivers
S_0x101d0c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xfc9100;
 .timescale -12 -12;
E_0xfaf9f0 .event anyedge, v0x101deb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x101deb0_0;
    %nor/r;
    %assign/vec4 v0x101deb0_0, 0;
    %wait E_0xfaf9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1017550;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10183f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1018490_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1017550;
T_4 ;
    %wait E_0xfc78e0;
    %load/vec4 v0x1018530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10183f0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1017550;
T_5 ;
    %wait E_0xfc7780;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1018300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10181c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1018120_0, 0;
    %assign/vec4 v0x1018080_0, 0;
    %wait E_0xfc7780;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1018300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10181c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1018120_0, 0;
    %assign/vec4 v0x1018080_0, 0;
    %wait E_0xfc7780;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1018300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10181c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1018120_0, 0;
    %assign/vec4 v0x1018080_0, 0;
    %wait E_0xfc7780;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1018300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10181c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1018120_0, 0;
    %assign/vec4 v0x1018080_0, 0;
    %wait E_0xfc7780;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1018300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10181c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1018120_0, 0;
    %assign/vec4 v0x1018080_0, 0;
    %wait E_0xfc7780;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1018300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10181c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1018120_0, 0;
    %assign/vec4 v0x1018080_0, 0;
    %wait E_0xfc7780;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1018300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10181c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1018120_0, 0;
    %assign/vec4 v0x1018080_0, 0;
    %wait E_0xfc7780;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1018300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10181c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1018120_0, 0;
    %assign/vec4 v0x1018080_0, 0;
    %wait E_0xfc7780;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1018300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10181c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1018120_0, 0;
    %assign/vec4 v0x1018080_0, 0;
    %wait E_0xfc7780;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1018300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10181c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1018120_0, 0;
    %assign/vec4 v0x1018080_0, 0;
    %wait E_0xfc7780;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1018300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10181c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1018120_0, 0;
    %assign/vec4 v0x1018080_0, 0;
    %wait E_0xfc7780;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1018300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10181c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1018120_0, 0;
    %assign/vec4 v0x1018080_0, 0;
    %wait E_0xfc7780;
    %load/vec4 v0x10183f0_0;
    %store/vec4 v0x1018490_0, 0, 1;
    %fork t_1, S_0x1017880;
    %jmp t_0;
    .scope S_0x1017880;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1017ac0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1017ac0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xfc7780;
    %load/vec4 v0x1017ac0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1018300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10181c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1018120_0, 0;
    %assign/vec4 v0x1018080_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1017ac0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1017ac0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1017550;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfc78e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1018300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10181c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1018120_0, 0;
    %assign/vec4 v0x1018080_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x10183f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1018490_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xfc9100;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x101da50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x101deb0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xfc9100;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x101da50_0;
    %inv;
    %store/vec4 v0x101da50_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xfc9100;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1018260_0, v0x101e020_0, v0x101d870_0, v0x101d910_0, v0x101d9b0_0, v0x101daf0_0, v0x101dd70_0, v0x101dcd0_0, v0x101dc30_0, v0x101db90_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xfc9100;
T_9 ;
    %load/vec4 v0x101de10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x101de10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x101de10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x101de10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x101de10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x101de10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x101de10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x101de10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x101de10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x101de10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xfc9100;
T_10 ;
    %wait E_0xfc78e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x101de10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101de10_0, 4, 32;
    %load/vec4 v0x101df50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x101de10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101de10_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x101de10_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101de10_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x101dd70_0;
    %load/vec4 v0x101dd70_0;
    %load/vec4 v0x101dcd0_0;
    %xor;
    %load/vec4 v0x101dd70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x101de10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101de10_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x101de10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101de10_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x101dc30_0;
    %load/vec4 v0x101dc30_0;
    %load/vec4 v0x101db90_0;
    %xor;
    %load/vec4 v0x101dc30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x101de10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101de10_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x101de10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x101de10_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/ece241_2013_q2/iter0/response24/top_module.sv";
