{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558968519974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558968519980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 15:48:39 2019 " "Processing started: Mon May 27 15:48:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558968519980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968519980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fase3 -c Fase3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fase3 -c Fase3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968519980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558968520679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558968520679 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.vhd " "Entity \"Mux\" obtained from \"Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1558968532017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-Behavioral " "Found design unit 1: Mux-Behavioral" {  } { { "Mux.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532017 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selprod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selprod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelProd-Behavioral " "Found design unit 1: SelProd-Behavioral" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/SelProd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532033 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelProd " "Found entity 1: SelProd" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/SelProd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contmoedas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contmoedas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContMoedas-Behavioral " "Found design unit 1: ContMoedas-Behavioral" {  } { { "ContMoedas.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/ContMoedas.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532033 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContMoedas " "Found entity 1: ContMoedas" {  } { { "ContMoedas.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/ContMoedas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maqvendas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maqvendas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaqVendas-Behavioral " "Found design unit 1: MaqVendas-Behavioral" {  } { { "MaqVendas.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/MaqVendas.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532033 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaqVendas " "Found entity 1: MaqVendas" {  } { { "MaqVendas.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/MaqVendas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDivider-Behavioral " "Found design unit 1: ClkDivider-Behavioral" {  } { { "ClkDivider.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/ClkDivider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532048 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDivider " "Found entity 1: ClkDivider" {  } { { "ClkDivider.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/ClkDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532048 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fase3-Shell " "Found design unit 1: Fase3-Shell" {  } { { "Fase3.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532048 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fase3 " "Found entity 1: Fase3" {  } { { "Fase3.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "holder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file holder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Holder-Behavioral " "Found design unit 1: Holder-Behavioral" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532064 ""} { "Info" "ISGN_ENTITY_NAME" "1 Holder " "Found entity 1: Holder" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "troco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file troco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Troco-Behavioral " "Found design unit 1: Troco-Behavioral" {  } { { "Troco.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Troco.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532064 ""} { "Info" "ISGN_ENTITY_NAME" "1 Troco " "Found entity 1: Troco" {  } { { "Troco.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Troco.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "troco2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file troco2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Troco2bcd-Behavioral " "Found design unit 1: Troco2bcd-Behavioral" {  } { { "Troco2bcd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Troco2bcd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532064 ""} { "Info" "ISGN_ENTITY_NAME" "1 Troco2bcd " "Found entity 1: Troco2bcd" {  } { { "Troco2bcd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Troco2bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moduloand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ModuloAnd-Behavioral " "Found design unit 1: ModuloAnd-Behavioral" {  } { { "ModuloAnd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/ModuloAnd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532080 ""} { "Info" "ISGN_ENTITY_NAME" "1 ModuloAnd " "Found entity 1: ModuloAnd" {  } { { "ModuloAnd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/ModuloAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quantprod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file quantprod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuantProd-Behavioral " "Found design unit 1: QuantProd-Behavioral" {  } { { "QuantProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/QuantProd.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532080 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuantProd " "Found entity 1: QuantProd" {  } { { "QuantProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/QuantProd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pisca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pisca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pisca-Behavioral " "Found design unit 1: Pisca-Behavioral" {  } { { "Pisca.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Pisca.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532080 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pisca " "Found entity 1: Pisca" {  } { { "Pisca.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Pisca.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532080 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fase3 " "Elaborating entity \"Fase3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558968532173 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[3..2\] Fase3.vhd(9) " "Using initial value X (don't care) for net \"LEDG\[3..2\]\" at Fase3.vhd(9)" {  } { { "Fase3.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532173 "|Fase3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDivider ClkDivider:clk A:behavioral " "Elaborating entity \"ClkDivider\" using architecture \"A:behavioral\" for hierarchy \"ClkDivider:clk\"" {  } { { "Fase3.vhd" "clk" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558968532189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux Mux:Mux A:behavioral " "Elaborating entity \"Mux\" using architecture \"A:behavioral\" for hierarchy \"Mux:Mux\"" {  } { { "Fase3.vhd" "Mux" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558968532189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SelProd SelProd:Prod A:behavioral " "Elaborating entity \"SelProd\" using architecture \"A:behavioral\" for hierarchy \"SelProd:Prod\"" {  } { { "Fase3.vhd" "Prod" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558968532189 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_estado SelProd.vhd(18) " "VHDL Process Statement warning at SelProd.vhd(18): inferring latch(es) for signal or variable \"s_estado\", which holds its previous value in one or more paths through the process" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/SelProd.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558968532189 "|Fase3|SelProd:Prod"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_valProd SelProd.vhd(18) " "VHDL Process Statement warning at SelProd.vhd(18): inferring latch(es) for signal or variable \"s_valProd\", which holds its previous value in one or more paths through the process" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/SelProd.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558968532189 "|Fase3|SelProd:Prod"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_numProd SelProd.vhd(18) " "VHDL Process Statement warning at SelProd.vhd(18): inferring latch(es) for signal or variable \"s_numProd\", which holds its previous value in one or more paths through the process" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/SelProd.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558968532189 "|Fase3|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_numProd\[0\] SelProd.vhd(18) " "Inferred latch for \"s_numProd\[0\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_numProd\[1\] SelProd.vhd(18) " "Inferred latch for \"s_numProd\[1\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_numProd\[2\] SelProd.vhd(18) " "Inferred latch for \"s_numProd\[2\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_numProd\[3\] SelProd.vhd(18) " "Inferred latch for \"s_numProd\[3\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valProd\[0\] SelProd.vhd(18) " "Inferred latch for \"s_valProd\[0\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valProd\[1\] SelProd.vhd(18) " "Inferred latch for \"s_valProd\[1\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valProd\[2\] SelProd.vhd(18) " "Inferred latch for \"s_valProd\[2\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valProd\[3\] SelProd.vhd(18) " "Inferred latch for \"s_valProd\[3\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valProd\[4\] SelProd.vhd(18) " "Inferred latch for \"s_valProd\[4\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valProd\[5\] SelProd.vhd(18) " "Inferred latch for \"s_valProd\[5\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valProd\[6\] SelProd.vhd(18) " "Inferred latch for \"s_valProd\[6\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_valProd\[7\] SelProd.vhd(18) " "Inferred latch for \"s_valProd\[7\]\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|SelProd:Prod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_estado SelProd.vhd(18) " "Inferred latch for \"s_estado\" at SelProd.vhd(18)" {  } { { "SelProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/SelProd.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|SelProd:Prod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MaqVendas MaqVendas:Maquina A:behavioral " "Elaborating entity \"MaqVendas\" using architecture \"A:behavioral\" for hierarchy \"MaqVendas:Maquina\"" {  } { { "Fase3.vhd" "Maquina" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start MaqVendas.vhd(40) " "VHDL Process Statement warning at MaqVendas.vhd(40): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaqVendas.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/MaqVendas.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|MaqVendas:Maquina"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selProd MaqVendas.vhd(50) " "VHDL Process Statement warning at MaqVendas.vhd(50): signal \"selProd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaqVendas.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/MaqVendas.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|MaqVendas:Maquina"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "liberar MaqVendas.vhd(60) " "VHDL Process Statement warning at MaqVendas.vhd(60): signal \"liberar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaqVendas.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/MaqVendas.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|MaqVendas:Maquina"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ContMoedas ContMoedas:Moed A:behavioral " "Elaborating entity \"ContMoedas\" using architecture \"A:behavioral\" for hierarchy \"ContMoedas:Moed\"" {  } { { "Fase3.vhd" "Moed" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 77 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:display1 A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:display1\"" {  } { { "Fase3.vhd" "display1" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 87 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Holder Holder:holder A:behavioral " "Elaborating entity \"Holder\" using architecture \"A:behavioral\" for hierarchy \"Holder:holder\"" {  } { { "Fase3.vhd" "holder" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 92 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Input Holder.vhd(19) " "VHDL Process Statement warning at Holder.vhd(19): signal \"Input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|Holder:holder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Input Holder.vhd(20) " "VHDL Process Statement warning at Holder.vhd(20): signal \"Input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|Holder:holder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_Memory Holder.vhd(22) " "VHDL Process Statement warning at Holder.vhd(22): signal \"s_Memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|Holder:holder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_Memory Holder.vhd(16) " "VHDL Process Statement warning at Holder.vhd(16): inferring latch(es) for signal or variable \"s_Memory\", which holds its previous value in one or more paths through the process" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|Holder:holder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_Memory\[0\] Holder.vhd(16) " "Inferred latch for \"s_Memory\[0\]\" at Holder.vhd(16)" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|Holder:holder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_Memory\[1\] Holder.vhd(16) " "Inferred latch for \"s_Memory\[1\]\" at Holder.vhd(16)" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|Holder:holder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_Memory\[2\] Holder.vhd(16) " "Inferred latch for \"s_Memory\[2\]\" at Holder.vhd(16)" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|Holder:holder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_Memory\[3\] Holder.vhd(16) " "Inferred latch for \"s_Memory\[3\]\" at Holder.vhd(16)" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|Holder:holder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_Memory\[4\] Holder.vhd(16) " "Inferred latch for \"s_Memory\[4\]\" at Holder.vhd(16)" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|Holder:holder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_Memory\[5\] Holder.vhd(16) " "Inferred latch for \"s_Memory\[5\]\" at Holder.vhd(16)" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|Holder:holder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_Memory\[6\] Holder.vhd(16) " "Inferred latch for \"s_Memory\[6\]\" at Holder.vhd(16)" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|Holder:holder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_Memory\[7\] Holder.vhd(16) " "Inferred latch for \"s_Memory\[7\]\" at Holder.vhd(16)" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 "|Fase3|Holder:holder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Troco Troco:troco A:behavioral " "Elaborating entity \"Troco\" using architecture \"A:behavioral\" for hierarchy \"Troco:troco\"" {  } { { "Fase3.vhd" "troco" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 98 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558968532205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Troco2bcd Troco2bcd:toBcd A:behavioral " "Elaborating entity \"Troco2bcd\" using architecture \"A:behavioral\" for hierarchy \"Troco2bcd:toBcd\"" {  } { { "Fase3.vhd" "toBcd" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 104 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558968532220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ModuloAnd ModuloAnd:ModAnd A:behavioral " "Elaborating entity \"ModuloAnd\" using architecture \"A:behavioral\" for hierarchy \"ModuloAnd:ModAnd\"" {  } { { "Fase3.vhd" "ModAnd" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 120 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558968532220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Holder Holder:holder2 A:behavioral " "Elaborating entity \"Holder\" using architecture \"A:behavioral\" for hierarchy \"Holder:holder2\"" {  } { { "Fase3.vhd" "holder2" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 125 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558968532220 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Input Holder.vhd(19) " "VHDL Process Statement warning at Holder.vhd(19): signal \"Input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558968532220 "|Fase3|Holder:holder2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Input Holder.vhd(20) " "VHDL Process Statement warning at Holder.vhd(20): signal \"Input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558968532220 "|Fase3|Holder:holder2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_Memory Holder.vhd(22) " "VHDL Process Statement warning at Holder.vhd(22): signal \"s_Memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558968532220 "|Fase3|Holder:holder2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_Memory Holder.vhd(16) " "VHDL Process Statement warning at Holder.vhd(16): inferring latch(es) for signal or variable \"s_Memory\", which holds its previous value in one or more paths through the process" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558968532220 "|Fase3|Holder:holder2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_Memory\[0\] Holder.vhd(16) " "Inferred latch for \"s_Memory\[0\]\" at Holder.vhd(16)" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532220 "|Fase3|Holder:holder2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_Memory\[1\] Holder.vhd(16) " "Inferred latch for \"s_Memory\[1\]\" at Holder.vhd(16)" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532220 "|Fase3|Holder:holder2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_Memory\[2\] Holder.vhd(16) " "Inferred latch for \"s_Memory\[2\]\" at Holder.vhd(16)" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532220 "|Fase3|Holder:holder2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_Memory\[3\] Holder.vhd(16) " "Inferred latch for \"s_Memory\[3\]\" at Holder.vhd(16)" {  } { { "Holder.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Holder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532220 "|Fase3|Holder:holder2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "QuantProd QuantProd:QuantP A:behavioral " "Elaborating entity \"QuantProd\" using architecture \"A:behavioral\" for hierarchy \"QuantProd:QuantP\"" {  } { { "Fase3.vhd" "QuantP" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558968532220 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux:Mux\|Output~0 " "Found clock multiplexer Mux:Mux\|Output~0" {  } { { "Mux.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Mux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1558968532548 "|Fase3|Mux:Mux|Output~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1558968532548 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Troco2bcd:toBcd\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Troco2bcd:toBcd\|Div0\"" {  } { { "Troco2bcd.vhd" "Div0" { Text "C:/LSD2/ProjetoFinal/Fase3/Troco2bcd.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558968532564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Troco2bcd:toBcd\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Troco2bcd:toBcd\|Mod0\"" {  } { { "Troco2bcd.vhd" "Mod0" { Text "C:/LSD2/ProjetoFinal/Fase3/Troco2bcd.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558968532564 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1558968532564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Troco2bcd:toBcd\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Troco2bcd:toBcd\|lpm_divide:Div0\"" {  } { { "Troco2bcd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Troco2bcd.vhd" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558968532626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Troco2bcd:toBcd\|lpm_divide:Div0 " "Instantiated megafunction \"Troco2bcd:toBcd\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558968532626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558968532626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558968532626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558968532626 ""}  } { { "Troco2bcd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Troco2bcd.vhd" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558968532626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/LSD2/ProjetoFinal/Fase3/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/LSD2/ProjetoFinal/Fase3/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/LSD2/ProjetoFinal/Fase3/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/LSD2/ProjetoFinal/Fase3/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/LSD2/ProjetoFinal/Fase3/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Troco2bcd:toBcd\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Troco2bcd:toBcd\|lpm_divide:Mod0\"" {  } { { "Troco2bcd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Troco2bcd.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558968532861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Troco2bcd:toBcd\|lpm_divide:Mod0 " "Instantiated megafunction \"Troco2bcd:toBcd\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558968532861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558968532861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558968532861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558968532861 ""}  } { { "Troco2bcd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Troco2bcd.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558968532861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o9m " "Found entity 1: lpm_divide_o9m" {  } { { "db/lpm_divide_o9m.tdf" "" { Text "C:/LSD2/ProjetoFinal/Fase3/db/lpm_divide_o9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/LSD2/ProjetoFinal/Fase3/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "C:/LSD2/ProjetoFinal/Fase3/db/alt_u_div_e4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558968532970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968532970 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "QuantProd.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/QuantProd.vhd" 50 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558968533230 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558968533231 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Fase3.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558968533400 "|Fase3|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Fase3.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558968533400 "|Fase3|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Fase3.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558968533400 "|Fase3|LEDG[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558968533400 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558968533478 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558968533962 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558968534165 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558968534165 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Fase3.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558968534228 "|Fase3|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Fase3.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558968534228 "|Fase3|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Fase3.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558968534228 "|Fase3|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Fase3.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558968534228 "|Fase3|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Fase3.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558968534228 "|Fase3|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Fase3.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558968534228 "|Fase3|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Fase3.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558968534228 "|Fase3|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Fase3.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558968534228 "|Fase3|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Fase3.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558968534228 "|Fase3|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Fase3.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558968534228 "|Fase3|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Fase3.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558968534228 "|Fase3|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Fase3.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558968534228 "|Fase3|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Fase3.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558968534228 "|Fase3|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Fase3.vhd" "" { Text "C:/LSD2/ProjetoFinal/Fase3/Fase3.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558968534228 "|Fase3|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1558968534228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "455 " "Implemented 455 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558968534228 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558968534228 ""} { "Info" "ICUT_CUT_TM_LCELLS" "375 " "Implemented 375 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558968534228 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558968534228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558968534243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 15:48:54 2019 " "Processing ended: Mon May 27 15:48:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558968534243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558968534243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558968534243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558968534243 ""}
