 
****************************************
Report : qor
Design : VMSeq
Version: G-2012.06-SP2
Date   : Sun Jan  1 19:37:23 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             168.00
  Critical Path Length:          8.55
  Critical Path Slack:           0.07
  Critical Path Clk Period:      9.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        137
  Hierarchical Port Count:       1740
  Leaf Cell Count:               3728
  Buf/Inv Cell Count:             579
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3600
  Sequential Cell Count:          128
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     6445.712003
  Noncombinational Area:   578.815979
  Buf/Inv Area:            366.547997
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              7024.527982
  Design Area:            7024.527982


  Design Rules
  -----------------------------------
  Total Number of Nets:          4730
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: 192.168.189.128

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.77
  Logic Optimization:                  2.68
  Mapping Optimization:                2.88
  -----------------------------------------
  Overall Compile Time:                9.23
  Overall Compile Wall Clock Time:     9.94

1
