0.6
2019.2
Nov  6 2019
21:57:16
C:/Workplace/EE332-Digital-System-Designing-Laboratory/Lab02/ex1_full_adder/ex1_full_adder.srcs/sim_1/new/full_adder_1bit_tb.vhd,1677514825,vhdl,,,,full_adder_1bit_tb,,,,,,,,
C:/Workplace/EE332-Digital-System-Designing-Laboratory/Lab02/ex1_full_adder/ex1_full_adder.srcs/sim_1/new/full_adder_nbits_tb.vhd,1677818342,vhdl,,,,full_adder_nbits_tb,,,,,,,,
C:/Workplace/EE332-Digital-System-Designing-Laboratory/Lab02/ex1_full_adder/ex1_full_adder.srcs/sources_1/new/full_adder_1bit.vhd,1677817267,vhdl,,,,full_adder_1bit,,,,,,,,
C:/Workplace/EE332-Digital-System-Designing-Laboratory/Lab02/ex1_full_adder/ex1_full_adder.srcs/sources_1/new/full_adder_nbits.vhd,1677818102,vhdl,,,,full_adder_nbits,,,,,,,,
