Core: testbench_ls_ddr2_ram_p0 - Instance: u0|ddr2_ram_1
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.115,0.667
"Bus Turnaround Time (Slow 900mV 85C Model)",5.444,--
"Core (Slow 900mV 85C Model)",0.399,0.154
"Core Recovery/Removal (Slow 900mV 85C Model)",0.52,0.438
"Read Capture (Slow 900mV 85C Model)",0.295,0.247
"Read Resync (Slow 900mV 85C Model)",3.236,5.693
"Write (Slow 900mV 85C Model)",0.142,0.142
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.571,0.571
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.624,0.624
"Address Command (Slow 900mV 0C Model)",0.102,0.724
"Bus Turnaround Time (Slow 900mV 0C Model)",5.474,--
"Core (Slow 900mV 0C Model)",0.61,0.228
"Core Recovery/Removal (Slow 900mV 0C Model)",0.66,0.423
"Read Capture (Slow 900mV 0C Model)",0.297,0.249
"Read Resync (Slow 900mV 0C Model)",3.265,5.731
"Write (Slow 900mV 0C Model)",0.183,0.183
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.571,0.571
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.624,0.624
"Address Command (Fast 900mV 0C Model)",0.078,0.877
"Bus Turnaround Time (Fast 900mV 0C Model)",5.524,--
"Core (Fast 900mV 0C Model)",0.598,0.114
"Core Recovery/Removal (Fast 900mV 0C Model)",1.828,0.252
"Read Capture (Fast 900mV 0C Model)",0.324,0.276
"Read Resync (Fast 900mV 0C Model)",3.658,6.163
"Write (Fast 900mV 0C Model)",0.161,0.161
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.571,0.571
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.624,0.624
