// Seed: 2525636504
module module_0 (
    input uwire id_0,
    input wire id_1,
    input wor id_2,
    input uwire id_3,
    input wand id_4,
    input supply1 id_5,
    output wand id_6
);
  always @(id_2 or 1'd0) begin : LABEL_0
    $unsigned(83);
    ;
  end
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input uwire id_2,
    input wor id_3,
    output wire id_4,
    input tri id_5,
    output wor id_6,
    input wor id_7,
    output wor id_8,
    input wor id_9,
    input uwire id_10,
    input tri0 id_11,
    input wor id_12,
    output wand id_13,
    input wand id_14,
    input supply0 id_15,
    input tri1 id_16,
    input wor id_17,
    output tri1 id_18,
    output tri1 id_19,
    input wand id_20,
    input uwire id_21,
    output tri1 id_22,
    input wor id_23,
    output tri0 id_24
);
  logic [1 : 'b0] id_26 = id_17;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_5,
      id_9,
      id_1,
      id_2,
      id_24
  );
endmodule
