=============================================================================
Filelist generated by IPexpress    05/12/2025    14:40:09                
Filename: divider_32x24_filelist.log                                     
Copyright(c) 2012 Lattice Semiconductor Corporation. All rights reserved.    
=============================================================================

-----------------------------------------------------------------------------
Basic IP Core Files
Output Directory: D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/divider_32x24 
-----------------------------------------------------------------------------
  divider_32x24.lpc
      : IP LPC File
  divider_32x24.ngo
      : IP Database File
  divider_32x24_bb.v
      : IP Verilog Blackbox Module
  divider_32x24_inst.v
      : IP Verilog Instantiation Template
  divider_32x24_beh.v
      : IP Verilog behavior model
  divider_32x24_gen.log
      : IP Status Log
  divider_32x24_generate.log
      : IP Generate Log
  *.rom
      : ROM initialize files

-----------------------------------------------------------------------------
Supplemental Implementation and Simulation Files:
 
Testbench files
    ./divider_eval/testbench/divider_32x24_tb.v 
Testcase Readme file
    ./divider_eval/eval_sim_readme.txt 
 
Evaluation source files specific to divider_32x24 configuration
    ./divider_eval/divider_32x24/src/rtl/top/ecp5u 
    ./divider_eval/divider_32x24/src/params 
    ./divider_eval/divider_32x24/src/beh_rtl/ecp5u 
 
Simulation files specific to divider_32x24 configuration
    ./divider_eval/divider_32x24/sim/modelsim 
 
Implementation files specific to divider_32x24 configuration
    ./divider_eval/divider_32x24/impl 

