Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.68 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.68 secs
 
--> Reading design: PROCESSOR.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PROCESSOR.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PROCESSOR"
Output Format                      : NGC
Target Device                      : xc3s400-4-pq208

---- Source Options
Top Module Name                    : PROCESSOR
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "LOOKAHEAD_CARRY_UNIT.v" in library work
Compiling verilog file "AUGMENTED_FOUR_BIT_CARRY_LOOK_AHEAD_ADDER.v" in library work
Module <LOOKAHEAD_CARRY_UNIT> compiled
Compiling verilog file "SIXTEEN_BIT_CARRY_LOOK_AHEAD_ADDER.v" in library work
Module <AUGMENTED_FOUR_BIT_CARRY_LOOK_AHEAD_ADDER> compiled
Compiling verilog file "THIRTY_TWO_BIT_TWO_TO_ONE_MUX.v" in library work
Module <SIXTEEN_BIT_CARRY_LOOK_AHEAD_ADDER> compiled
Compiling verilog file "THIRTY_TWO_BIT_DECODER.v" in library work
Module <MUX232> compiled
Compiling verilog file "THIRTY_TWO_BIT_COMPLEMENT.v" in library work
Module <THIRTY_TWO_BIT_DECODER> compiled
Compiling verilog file "THIRTY_TWO_BIT_ADDER.v" in library work
Module <THIRTY_TWO_BIT_COMPLEMENT> compiled
Compiling verilog file "SHIFT_RIGHT_LOGICAL.v" in library work
Module <THIRTY_TWO_BIT_ADDER> compiled
Compiling verilog file "SHIFT_RIGHT_ARITHMETIC.v" in library work
Module <SHIFT_RIGHT_LOGICAL> compiled
Compiling verilog file "SHIFT_LEFT_LOGICAL.v" in library work
Module <SHIFT_RIGHT_ARITHMETIC> compiled
Compiling verilog file "MUX81.v" in library work
Module <SHIFT_LEFT_LOGICAL> compiled
Compiling verilog file "D_LATCH.v" in library work
Module <MUX832> compiled
Compiling verilog file "BITWISE_XOR.v" in library work
Module <D_LATCH> compiled
Compiling verilog file "BITWISE_AND.v" in library work
Module <BITWISE_XOR> compiled
Compiling verilog file "THIRTY_TWO_BIT_OR.v" in library work
Module <BITWISE_AND> compiled
Compiling verilog file "THIRTY_TWO_BIT_FOUR_TO_ONE_MUX.v" in library work
Module <THIRTY_TWO_FAN_IN_OR> compiled
Compiling verilog file "REGISTER_FILE.v" in library work
Module <MUX432> compiled
Compiling verilog file "PROGRAM_COUNTER.v" in library work
Module <REGISTER_FILE> compiled
Compiling verilog file "ONE_BIT_EIGHT_TO_ONE_MUX.v" in library work
Module <PROGRAM_COUNTER> compiled
Compiling verilog file "CONTROLLER.v" in library work
Module <MUX81> compiled
Compiling verilog file "ALU_STRUCTURAL.v" in library work
Module <CONTROLLER> compiled
Compiling verilog file "ADDER_L.v" in library work
Module <ALU_STRUCTURAL> compiled
Compiling verilog file "ADDER_1.v" in library work
Module <ADDER_L> compiled
Compiling verilog file "PROCESSOR.v" in library work
Module <ADDER_1> compiled
Module <PROCESSOR> compiled
No errors in compilation
Analysis of file <"PROCESSOR.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <PROCESSOR> in library <work>.

Analyzing hierarchy for module <CONTROLLER> in library <work>.

Analyzing hierarchy for module <REGISTER_FILE> in library <work>.

Analyzing hierarchy for module <MUX232> in library <work>.

Analyzing hierarchy for module <MUX432> in library <work>.

Analyzing hierarchy for module <THIRTY_TWO_FAN_IN_OR> in library <work>.

Analyzing hierarchy for module <MUX81> in library <work>.

Analyzing hierarchy for module <ALU_STRUCTURAL> in library <work>.

Analyzing hierarchy for module <PROGRAM_COUNTER> in library <work>.

Analyzing hierarchy for module <ADDER_1> in library <work>.

Analyzing hierarchy for module <ADDER_L> in library <work>.

Analyzing hierarchy for module <MUX832> in library <work>.

Analyzing hierarchy for module <MUX232> in library <work>.

Analyzing hierarchy for module <THIRTY_TWO_BIT_ADDER> in library <work>.

Analyzing hierarchy for module <THIRTY_TWO_BIT_COMPLEMENT> in library <work>.

Analyzing hierarchy for module <BITWISE_AND> in library <work>.

Analyzing hierarchy for module <BITWISE_XOR> in library <work>.

Analyzing hierarchy for module <THIRTY_TWO_BIT_DECODER> in library <work>.

Analyzing hierarchy for module <SHIFT_LEFT_LOGICAL> in library <work>.

Analyzing hierarchy for module <SHIFT_RIGHT_LOGICAL> in library <work>.

Analyzing hierarchy for module <SHIFT_RIGHT_ARITHMETIC> in library <work>.

Analyzing hierarchy for module <D_LATCH> in library <work>.

Analyzing hierarchy for module <SIXTEEN_BIT_CARRY_LOOK_AHEAD_ADDER> in library <work>.

Analyzing hierarchy for module <AUGMENTED_FOUR_BIT_CARRY_LOOK_AHEAD_ADDER> in library <work>.

Analyzing hierarchy for module <LOOKAHEAD_CARRY_UNIT> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <PROCESSOR>.
Module <PROCESSOR> is correct for synthesis.
 
Analyzing module <CONTROLLER> in library <work>.
Module <CONTROLLER> is correct for synthesis.
 
Analyzing module <REGISTER_FILE> in library <work>.
Module <REGISTER_FILE> is correct for synthesis.
 
Analyzing module <MUX832> in library <work>.
Module <MUX832> is correct for synthesis.
 
Analyzing module <MUX232> in library <work>.
Module <MUX232> is correct for synthesis.
 
Analyzing module <MUX432> in library <work>.
Module <MUX432> is correct for synthesis.
 
Analyzing module <THIRTY_TWO_FAN_IN_OR> in library <work>.
Module <THIRTY_TWO_FAN_IN_OR> is correct for synthesis.
 
Analyzing module <MUX81> in library <work>.
Module <MUX81> is correct for synthesis.
 
Analyzing module <ALU_STRUCTURAL> in library <work>.
Module <ALU_STRUCTURAL> is correct for synthesis.
 
Analyzing module <THIRTY_TWO_BIT_ADDER> in library <work>.
Module <THIRTY_TWO_BIT_ADDER> is correct for synthesis.
 
Analyzing module <SIXTEEN_BIT_CARRY_LOOK_AHEAD_ADDER> in library <work>.
Module <SIXTEEN_BIT_CARRY_LOOK_AHEAD_ADDER> is correct for synthesis.
 
Analyzing module <AUGMENTED_FOUR_BIT_CARRY_LOOK_AHEAD_ADDER> in library <work>.
Module <AUGMENTED_FOUR_BIT_CARRY_LOOK_AHEAD_ADDER> is correct for synthesis.
 
Analyzing module <LOOKAHEAD_CARRY_UNIT> in library <work>.
Module <LOOKAHEAD_CARRY_UNIT> is correct for synthesis.
 
Analyzing module <THIRTY_TWO_BIT_COMPLEMENT> in library <work>.
Module <THIRTY_TWO_BIT_COMPLEMENT> is correct for synthesis.
 
Analyzing module <BITWISE_AND> in library <work>.
Module <BITWISE_AND> is correct for synthesis.
 
Analyzing module <BITWISE_XOR> in library <work>.
Module <BITWISE_XOR> is correct for synthesis.
 
Analyzing module <THIRTY_TWO_BIT_DECODER> in library <work>.
Module <THIRTY_TWO_BIT_DECODER> is correct for synthesis.
 
Analyzing module <SHIFT_LEFT_LOGICAL> in library <work>.
Module <SHIFT_LEFT_LOGICAL> is correct for synthesis.
 
Analyzing module <SHIFT_RIGHT_LOGICAL> in library <work>.
Module <SHIFT_RIGHT_LOGICAL> is correct for synthesis.
 
Analyzing module <SHIFT_RIGHT_ARITHMETIC> in library <work>.
Module <SHIFT_RIGHT_ARITHMETIC> is correct for synthesis.
 
Analyzing module <D_LATCH> in library <work>.
Module <D_LATCH> is correct for synthesis.
 
Analyzing module <PROGRAM_COUNTER> in library <work>.
Module <PROGRAM_COUNTER> is correct for synthesis.
 
Analyzing module <ADDER_1> in library <work>.
Module <ADDER_1> is correct for synthesis.
 
Analyzing module <ADDER_L> in library <work>.
Module <ADDER_L> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CONTROLLER>.
    Related source file is "CONTROLLER.v".
Unit <CONTROLLER> synthesized.


Synthesizing Unit <MUX232>.
    Related source file is "THIRTY_TWO_BIT_TWO_TO_ONE_MUX.v".
Unit <MUX232> synthesized.


Synthesizing Unit <MUX432>.
    Related source file is "THIRTY_TWO_BIT_FOUR_TO_ONE_MUX.v".
Unit <MUX432> synthesized.


Synthesizing Unit <THIRTY_TWO_FAN_IN_OR>.
    Related source file is "THIRTY_TWO_BIT_OR.v".
Unit <THIRTY_TWO_FAN_IN_OR> synthesized.


Synthesizing Unit <MUX81>.
    Related source file is "ONE_BIT_EIGHT_TO_ONE_MUX.v".
Unit <MUX81> synthesized.


Synthesizing Unit <PROGRAM_COUNTER>.
    Related source file is "PROGRAM_COUNTER.v".
    Found 32-bit register for signal <PC>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PROGRAM_COUNTER> synthesized.


Synthesizing Unit <ADDER_1>.
    Related source file is "ADDER_1.v".
    Found 32-bit adder for signal <PC_1>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADDER_1> synthesized.


Synthesizing Unit <ADDER_L>.
    Related source file is "ADDER_L.v".
    Found 32-bit adder for signal <PC_L>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADDER_L> synthesized.


Synthesizing Unit <MUX832>.
    Related source file is "MUX81.v".
Unit <MUX832> synthesized.


Synthesizing Unit <THIRTY_TWO_BIT_COMPLEMENT>.
    Related source file is "THIRTY_TWO_BIT_COMPLEMENT.v".
    Found 32-bit adder for signal <OUT>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <THIRTY_TWO_BIT_COMPLEMENT> synthesized.


Synthesizing Unit <BITWISE_AND>.
    Related source file is "BITWISE_AND.v".
Unit <BITWISE_AND> synthesized.


Synthesizing Unit <BITWISE_XOR>.
    Related source file is "BITWISE_XOR.v".
    Found 32-bit xor2 for signal <C>.
Unit <BITWISE_XOR> synthesized.


Synthesizing Unit <THIRTY_TWO_BIT_DECODER>.
    Related source file is "THIRTY_TWO_BIT_DECODER.v".
Unit <THIRTY_TWO_BIT_DECODER> synthesized.


Synthesizing Unit <SHIFT_LEFT_LOGICAL>.
    Related source file is "SHIFT_LEFT_LOGICAL.v".
    Found 32-bit shifter logical left for signal <OUT>.
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <SHIFT_LEFT_LOGICAL> synthesized.


Synthesizing Unit <SHIFT_RIGHT_LOGICAL>.
    Related source file is "SHIFT_RIGHT_LOGICAL.v".
    Found 32-bit shifter logical right for signal <OUT>.
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <SHIFT_RIGHT_LOGICAL> synthesized.


Synthesizing Unit <SHIFT_RIGHT_ARITHMETIC>.
    Related source file is "SHIFT_RIGHT_ARITHMETIC.v".
    Found 32-bit shifter arithmetic right for signal <OUT>.
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <SHIFT_RIGHT_ARITHMETIC> synthesized.


Synthesizing Unit <D_LATCH>.
    Related source file is "D_LATCH.v".
WARNING:Xst:737 - Found 1-bit latch for signal <OUT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <D_LATCH> synthesized.


Synthesizing Unit <AUGMENTED_FOUR_BIT_CARRY_LOOK_AHEAD_ADDER>.
    Related source file is "AUGMENTED_FOUR_BIT_CARRY_LOOK_AHEAD_ADDER.v".
    Found 4-bit xor3 for signal <SUM>.
    Summary:
	inferred   4 Xor(s).
Unit <AUGMENTED_FOUR_BIT_CARRY_LOOK_AHEAD_ADDER> synthesized.


Synthesizing Unit <LOOKAHEAD_CARRY_UNIT>.
    Related source file is "LOOKAHEAD_CARRY_UNIT.v".
Unit <LOOKAHEAD_CARRY_UNIT> synthesized.


Synthesizing Unit <REGISTER_FILE>.
    Related source file is "REGISTER_FILE.v".
    Found 1024-bit register for signal <R>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <R>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
Unit <REGISTER_FILE> synthesized.


Synthesizing Unit <SIXTEEN_BIT_CARRY_LOOK_AHEAD_ADDER>.
    Related source file is "SIXTEEN_BIT_CARRY_LOOK_AHEAD_ADDER.v".
Unit <SIXTEEN_BIT_CARRY_LOOK_AHEAD_ADDER> synthesized.


Synthesizing Unit <THIRTY_TWO_BIT_ADDER>.
    Related source file is "THIRTY_TWO_BIT_ADDER.v".
Unit <THIRTY_TWO_BIT_ADDER> synthesized.


Synthesizing Unit <ALU_STRUCTURAL>.
    Related source file is "ALU_STRUCTURAL.v".
Unit <ALU_STRUCTURAL> synthesized.


Synthesizing Unit <PROCESSOR>.
    Related source file is "PROCESSOR.v".
Unit <PROCESSOR> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 3
# Registers                                            : 33
 32-bit register                                       : 33
# Latches                                              : 1
 1-bit latch                                           : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 64
 1-bit xor2                                            : 32
 1-bit xor3                                            : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 3
# Registers                                            : 1056
 Flip-Flops                                            : 1056
# Latches                                              : 1
 1-bit latch                                           : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 64
 1-bit xor2                                            : 32
 1-bit xor3                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <PROCESSOR> ...

Optimizing unit <PROGRAM_COUNTER> ...

Optimizing unit <THIRTY_TWO_BIT_COMPLEMENT> ...

Optimizing unit <REGISTER_FILE> ...

Optimizing unit <ALU_STRUCTURAL> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PROCESSOR, actual ratio is 40.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1056
 Flip-Flops                                            : 1056

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : PROCESSOR.ngr
Top Level Output File Name         : PROCESSOR
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 125

Cell Usage :
# BELS                             : 2989
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 47
#      LUT2                        : 86
#      LUT2_D                      : 17
#      LUT2_L                      : 2
#      LUT3                        : 324
#      LUT3_D                      : 63
#      LUT3_L                      : 14
#      LUT4                        : 1650
#      LUT4_D                      : 72
#      LUT4_L                      : 360
#      MUXCY                       : 101
#      MUXF5                       : 153
#      VCC                         : 1
#      XORCY                       : 96
# FlipFlops/Latches                : 1057
#      FDE_1                       : 1024
#      FDRE_1                      : 32
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 124
#      IBUF                        : 66
#      OBUF                        : 58
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-4 

 Number of Slices:                     1407  out of   3584    39%  
 Number of Slice Flip Flops:           1057  out of   7168    14%  
 Number of 4 input LUTs:               2637  out of   7168    36%  
 Number of IOs:                         125
 Number of bonded IOBs:                 125  out of    141    88%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+----------------------------+-------+
Clock Signal                        | Clock buffer(FF name)      | Load  |
------------------------------------+----------------------------+-------+
CLK                                 | BUFGP                      | 1056  |
ALU/ISADD(ALU/FINAL_MUX/OUT<31>11:O)| NONE(*)(ALU/CARRY_FLAG/OUT)| 1     |
------------------------------------+----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 22.040ns (Maximum Frequency: 45.372MHz)
   Minimum input arrival time before clock: 27.810ns
   Maximum output required time after clock: 30.015ns
   Maximum combinational path delay: 34.696ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 22.040ns (frequency: 45.372MHz)
  Total number of paths / destination ports: 30848952 / 1056
-------------------------------------------------------------------------
Delay:               22.040ns (Levels of Logic = 34)
  Source:            REG_FILE/R_1_0 (FF)
  Destination:       REG_FILE/R_16_5 (FF)
  Source Clock:      CLK falling
  Destination Clock: CLK falling

  Data Path: REG_FILE/R_1_0 to REG_FILE/R_16_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.720   0.945  REG_FILE/R_1_0 (REG_FILE/R_1_0)
     LUT4:I2->O            1   0.551   0.996  REG_FILE/RTR<0>188 (REG_FILE/RTR<0>188)
     LUT4:I1->O            1   0.551   0.869  REG_FILE/RTR<0>215 (REG_FILE/RTR<0>215)
     LUT4:I2->O            1   0.551   0.801  REG_FILE/RTR<0>237 (REG_FILE/RTR<0>237)
     MUXF5:S->O            3   0.621   0.975  REG_FILE/RTR<0>246 (DINB_0_OBUF)
     LUT3:I2->O            1   0.551   0.000  B_MUX/OUT<0>31_F (N836)
     MUXF5:I0->O          98   0.360   2.299  B_MUX/OUT<0>31 (B<0>)
     LUT3:I2->O            1   0.551   0.000  ALU/COMP_ALU/Madd_OUT_lut<0> (ALU/COMP_ALU/Madd_OUT_lut<0>)
     MUXCY:S->O            1   0.500   0.000  ALU/COMP_ALU/Madd_OUT_cy<0> (ALU/COMP_ALU/Madd_OUT_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<1> (ALU/COMP_ALU/Madd_OUT_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<2> (ALU/COMP_ALU/Madd_OUT_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<3> (ALU/COMP_ALU/Madd_OUT_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<4> (ALU/COMP_ALU/Madd_OUT_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<5> (ALU/COMP_ALU/Madd_OUT_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<6> (ALU/COMP_ALU/Madd_OUT_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<7> (ALU/COMP_ALU/Madd_OUT_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<8> (ALU/COMP_ALU/Madd_OUT_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<9> (ALU/COMP_ALU/Madd_OUT_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<10> (ALU/COMP_ALU/Madd_OUT_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<11> (ALU/COMP_ALU/Madd_OUT_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<12> (ALU/COMP_ALU/Madd_OUT_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<13> (ALU/COMP_ALU/Madd_OUT_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<14> (ALU/COMP_ALU/Madd_OUT_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<15> (ALU/COMP_ALU/Madd_OUT_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<16> (ALU/COMP_ALU/Madd_OUT_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<17> (ALU/COMP_ALU/Madd_OUT_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<18> (ALU/COMP_ALU/Madd_OUT_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<19> (ALU/COMP_ALU/Madd_OUT_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<20> (ALU/COMP_ALU/Madd_OUT_cy<20>)
     XORCY:CI->O           2   0.904   0.903  ALU/COMP_ALU/Madd_OUT_xor<21> (ALU/COMPOUT<21>)
     LUT4:I3->O            3   0.551   1.102  ALU/AND_ALU/C_21_and00001 (ALU/ANDOUT<21>)
     LUT4:I1->O            2   0.551   1.216  ALU/DEC_ALU/T221 (ALU/DEC_ALU/T22)
     LUT4:I0->O            3   0.551   0.933  ALU/DEC_ALU/OUT_2_or0000 (ALU/DECOUT<2>)
     LUT4_D:I3->O          2   0.551   0.903  ALU/FINAL_MUX/OUT<5>238 (ALU/FINAL_MUX/OUT<5>238)
     LUT4:I3->O           16   0.551   0.000  RSW_MUX/OUT<5>_1 (RSW_MUX/OUT<5>)
     FDE_1:D                   0.203          REG_FILE/R_16_5
    ----------------------------------------
    Total                     22.040ns (10.098ns logic, 11.942ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 109320300 / 2144
-------------------------------------------------------------------------
Offset:              26.721ns (Levels of Logic = 36)
  Source:            IR<11> (PAD)
  Destination:       REG_FILE/R_16_5 (FF)
  Destination Clock: CLK falling

  Data Path: IR<11> to REG_FILE/R_16_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   0.821   2.232  IR_11_IBUF (IR_11_IBUF)
     LUT3:I0->O          128   0.551   2.742  REG_FILE/MT0/OUT<0>51 (REG_FILE/N22)
     LUT4:I0->O            1   0.551   0.996  REG_FILE/RTR<0>188 (REG_FILE/RTR<0>188)
     LUT4:I1->O            1   0.551   0.869  REG_FILE/RTR<0>215 (REG_FILE/RTR<0>215)
     LUT4:I2->O            1   0.551   0.801  REG_FILE/RTR<0>237 (REG_FILE/RTR<0>237)
     MUXF5:S->O            3   0.621   0.975  REG_FILE/RTR<0>246 (DINB_0_OBUF)
     LUT3:I2->O            1   0.551   0.000  B_MUX/OUT<0>31_F (N836)
     MUXF5:I0->O          98   0.360   2.299  B_MUX/OUT<0>31 (B<0>)
     LUT3:I2->O            1   0.551   0.000  ALU/COMP_ALU/Madd_OUT_lut<0> (ALU/COMP_ALU/Madd_OUT_lut<0>)
     MUXCY:S->O            1   0.500   0.000  ALU/COMP_ALU/Madd_OUT_cy<0> (ALU/COMP_ALU/Madd_OUT_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<1> (ALU/COMP_ALU/Madd_OUT_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<2> (ALU/COMP_ALU/Madd_OUT_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<3> (ALU/COMP_ALU/Madd_OUT_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<4> (ALU/COMP_ALU/Madd_OUT_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<5> (ALU/COMP_ALU/Madd_OUT_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<6> (ALU/COMP_ALU/Madd_OUT_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<7> (ALU/COMP_ALU/Madd_OUT_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<8> (ALU/COMP_ALU/Madd_OUT_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<9> (ALU/COMP_ALU/Madd_OUT_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<10> (ALU/COMP_ALU/Madd_OUT_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<11> (ALU/COMP_ALU/Madd_OUT_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<12> (ALU/COMP_ALU/Madd_OUT_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<13> (ALU/COMP_ALU/Madd_OUT_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<14> (ALU/COMP_ALU/Madd_OUT_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<15> (ALU/COMP_ALU/Madd_OUT_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<16> (ALU/COMP_ALU/Madd_OUT_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<17> (ALU/COMP_ALU/Madd_OUT_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<18> (ALU/COMP_ALU/Madd_OUT_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<19> (ALU/COMP_ALU/Madd_OUT_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<20> (ALU/COMP_ALU/Madd_OUT_cy<20>)
     XORCY:CI->O           2   0.904   0.903  ALU/COMP_ALU/Madd_OUT_xor<21> (ALU/COMPOUT<21>)
     LUT4:I3->O            3   0.551   1.102  ALU/AND_ALU/C_21_and00001 (ALU/ANDOUT<21>)
     LUT4:I1->O            2   0.551   1.216  ALU/DEC_ALU/T221 (ALU/DEC_ALU/T22)
     LUT4:I0->O            3   0.551   0.933  ALU/DEC_ALU/OUT_2_or0000 (ALU/DECOUT<2>)
     LUT4_D:I3->O          2   0.551   0.903  ALU/FINAL_MUX/OUT<5>238 (ALU/FINAL_MUX/OUT<5>238)
     LUT4:I3->O           16   0.551   0.000  RSW_MUX/OUT<5>_1 (RSW_MUX/OUT<5>)
     FDE_1:D                   0.203          REG_FILE/R_16_5
    ----------------------------------------
    Total                     26.721ns (10.750ns logic, 15.971ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ALU/ISADD'
  Total number of paths / destination ports: 39829 / 1
-------------------------------------------------------------------------
Offset:              27.810ns (Levels of Logic = 17)
  Source:            IR<11> (PAD)
  Destination:       ALU/CARRY_FLAG/OUT (LATCH)
  Destination Clock: ALU/ISADD falling

  Data Path: IR<11> to ALU/CARRY_FLAG/OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   0.821   2.232  IR_11_IBUF (IR_11_IBUF)
     LUT3:I0->O          128   0.551   2.742  REG_FILE/MT0/OUT<0>51 (REG_FILE/N22)
     LUT4:I0->O            1   0.551   0.996  REG_FILE/RTR<0>188 (REG_FILE/RTR<0>188)
     LUT4:I1->O            1   0.551   0.869  REG_FILE/RTR<0>215 (REG_FILE/RTR<0>215)
     LUT4:I2->O            1   0.551   0.801  REG_FILE/RTR<0>237 (REG_FILE/RTR<0>237)
     MUXF5:S->O            3   0.621   0.975  REG_FILE/RTR<0>246 (DINB_0_OBUF)
     LUT3:I2->O            1   0.551   0.000  B_MUX/OUT<0>31_F (N836)
     MUXF5:I0->O          98   0.360   2.299  B_MUX/OUT<0>31 (B<0>)
     LUT4:I2->O            3   0.551   0.907  ALU/ADDER_ALU/A1/ACLA0/C21 (ALU/ADDER_ALU/A1/ACLA0/C2)
     MUXF5:S->O            4   0.621   0.943  ALU/ADDER_ALU/A1/ACLA0/G33 (ALU/ADDER_ALU/A1/C1)
     LUT4:I3->O            4   0.551   0.943  ALU/ADDER_ALU/A1/LCU0/C258 (ALU/ADDER_ALU/A1/C2)
     LUT4_D:I3->LO         1   0.551   0.126  ALU/ADDER_ALU/A1/LCU0/C352 (N1644)
     LUT4:I3->O            4   0.551   0.943  ALU/ADDER_ALU/A2/LCU0/C152 (ALU/ADDER_ALU/A2/LCU0/C152)
     LUT4_D:I3->O          8   0.551   1.422  ALU/ADDER_ALU/A2/LCU0/C252 (ALU/ADDER_ALU/A2/LCU0/C252)
     LUT4:I0->O            1   0.551   0.996  ALU/ADDER_ALU/A2/LCU0/C358 (ALU/ADDER_ALU/A2/C3)
     LUT4:I1->O            1   0.551   0.827  ALU/ADDER_ALU/A2/LCU0/C458_SW0 (N1128)
     LUT4:I3->O            1   0.551   0.000  ALU/ADDER_ALU/A2/LCU0/C458 (ALU/CYIN)
     LD:D                      0.203          ALU/CARRY_FLAG/OUT
    ----------------------------------------
    Total                     27.810ns (9.789ns logic, 18.021ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 530060 / 56
-------------------------------------------------------------------------
Offset:              30.015ns (Levels of Logic = 36)
  Source:            REG_FILE/R_1_0 (FF)
  Destination:       ADDRB<5> (PAD)
  Source Clock:      CLK falling

  Data Path: REG_FILE/R_1_0 to ADDRB<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.720   0.945  REG_FILE/R_1_0 (REG_FILE/R_1_0)
     LUT4:I2->O            1   0.551   0.996  REG_FILE/RTR<0>188 (REG_FILE/RTR<0>188)
     LUT4:I1->O            1   0.551   0.869  REG_FILE/RTR<0>215 (REG_FILE/RTR<0>215)
     LUT4:I2->O            1   0.551   0.801  REG_FILE/RTR<0>237 (REG_FILE/RTR<0>237)
     MUXF5:S->O            3   0.621   0.975  REG_FILE/RTR<0>246 (DINB_0_OBUF)
     LUT3:I2->O            1   0.551   0.000  B_MUX/OUT<0>31_F (N836)
     MUXF5:I0->O          98   0.360   2.299  B_MUX/OUT<0>31 (B<0>)
     LUT3:I2->O            1   0.551   0.000  ALU/COMP_ALU/Madd_OUT_lut<0> (ALU/COMP_ALU/Madd_OUT_lut<0>)
     MUXCY:S->O            1   0.500   0.000  ALU/COMP_ALU/Madd_OUT_cy<0> (ALU/COMP_ALU/Madd_OUT_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<1> (ALU/COMP_ALU/Madd_OUT_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<2> (ALU/COMP_ALU/Madd_OUT_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<3> (ALU/COMP_ALU/Madd_OUT_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<4> (ALU/COMP_ALU/Madd_OUT_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<5> (ALU/COMP_ALU/Madd_OUT_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<6> (ALU/COMP_ALU/Madd_OUT_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<7> (ALU/COMP_ALU/Madd_OUT_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<8> (ALU/COMP_ALU/Madd_OUT_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<9> (ALU/COMP_ALU/Madd_OUT_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<10> (ALU/COMP_ALU/Madd_OUT_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<11> (ALU/COMP_ALU/Madd_OUT_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<12> (ALU/COMP_ALU/Madd_OUT_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<13> (ALU/COMP_ALU/Madd_OUT_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<14> (ALU/COMP_ALU/Madd_OUT_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<15> (ALU/COMP_ALU/Madd_OUT_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<16> (ALU/COMP_ALU/Madd_OUT_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<17> (ALU/COMP_ALU/Madd_OUT_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<18> (ALU/COMP_ALU/Madd_OUT_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<19> (ALU/COMP_ALU/Madd_OUT_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<20> (ALU/COMP_ALU/Madd_OUT_cy<20>)
     XORCY:CI->O           2   0.904   0.903  ALU/COMP_ALU/Madd_OUT_xor<21> (ALU/COMPOUT<21>)
     LUT4:I3->O            3   0.551   1.102  ALU/AND_ALU/C_21_and00001 (ALU/ANDOUT<21>)
     LUT4:I1->O            2   0.551   1.216  ALU/DEC_ALU/T221 (ALU/DEC_ALU/T22)
     LUT4:I0->O            3   0.551   0.933  ALU/DEC_ALU/OUT_2_or0000 (ALU/DECOUT<2>)
     LUT4_D:I3->O          2   0.551   1.216  ALU/FINAL_MUX/OUT<5>238 (ALU/FINAL_MUX/OUT<5>238)
     LUT4:I0->O            1   0.551   0.869  ALU/FINAL_MUX/OUT<5>256 (ALU/FINAL_MUX/OUT<5>256)
     LUT3:I2->O            1   0.551   0.801  ALU/FINAL_MUX/OUT<5>283 (ADDRB_5_OBUF)
     OBUF:I->O                 5.644          ADDRB_5_OBUF (ADDRB<5>)
    ----------------------------------------
    Total                     30.015ns (16.090ns logic, 13.925ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1878557 / 45
-------------------------------------------------------------------------
Delay:               34.696ns (Levels of Logic = 38)
  Source:            IR<11> (PAD)
  Destination:       ADDRB<5> (PAD)

  Data Path: IR<11> to ADDRB<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   0.821   2.232  IR_11_IBUF (IR_11_IBUF)
     LUT3:I0->O          128   0.551   2.742  REG_FILE/MT0/OUT<0>51 (REG_FILE/N22)
     LUT4:I0->O            1   0.551   0.996  REG_FILE/RTR<0>188 (REG_FILE/RTR<0>188)
     LUT4:I1->O            1   0.551   0.869  REG_FILE/RTR<0>215 (REG_FILE/RTR<0>215)
     LUT4:I2->O            1   0.551   0.801  REG_FILE/RTR<0>237 (REG_FILE/RTR<0>237)
     MUXF5:S->O            3   0.621   0.975  REG_FILE/RTR<0>246 (DINB_0_OBUF)
     LUT3:I2->O            1   0.551   0.000  B_MUX/OUT<0>31_F (N836)
     MUXF5:I0->O          98   0.360   2.299  B_MUX/OUT<0>31 (B<0>)
     LUT3:I2->O            1   0.551   0.000  ALU/COMP_ALU/Madd_OUT_lut<0> (ALU/COMP_ALU/Madd_OUT_lut<0>)
     MUXCY:S->O            1   0.500   0.000  ALU/COMP_ALU/Madd_OUT_cy<0> (ALU/COMP_ALU/Madd_OUT_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<1> (ALU/COMP_ALU/Madd_OUT_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<2> (ALU/COMP_ALU/Madd_OUT_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<3> (ALU/COMP_ALU/Madd_OUT_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<4> (ALU/COMP_ALU/Madd_OUT_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<5> (ALU/COMP_ALU/Madd_OUT_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<6> (ALU/COMP_ALU/Madd_OUT_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<7> (ALU/COMP_ALU/Madd_OUT_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<8> (ALU/COMP_ALU/Madd_OUT_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<9> (ALU/COMP_ALU/Madd_OUT_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<10> (ALU/COMP_ALU/Madd_OUT_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<11> (ALU/COMP_ALU/Madd_OUT_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<12> (ALU/COMP_ALU/Madd_OUT_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<13> (ALU/COMP_ALU/Madd_OUT_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<14> (ALU/COMP_ALU/Madd_OUT_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<15> (ALU/COMP_ALU/Madd_OUT_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<16> (ALU/COMP_ALU/Madd_OUT_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<17> (ALU/COMP_ALU/Madd_OUT_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<18> (ALU/COMP_ALU/Madd_OUT_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<19> (ALU/COMP_ALU/Madd_OUT_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  ALU/COMP_ALU/Madd_OUT_cy<20> (ALU/COMP_ALU/Madd_OUT_cy<20>)
     XORCY:CI->O           2   0.904   0.903  ALU/COMP_ALU/Madd_OUT_xor<21> (ALU/COMPOUT<21>)
     LUT4:I3->O            3   0.551   1.102  ALU/AND_ALU/C_21_and00001 (ALU/ANDOUT<21>)
     LUT4:I1->O            2   0.551   1.216  ALU/DEC_ALU/T221 (ALU/DEC_ALU/T22)
     LUT4:I0->O            3   0.551   0.933  ALU/DEC_ALU/OUT_2_or0000 (ALU/DECOUT<2>)
     LUT4_D:I3->O          2   0.551   1.216  ALU/FINAL_MUX/OUT<5>238 (ALU/FINAL_MUX/OUT<5>238)
     LUT4:I0->O            1   0.551   0.869  ALU/FINAL_MUX/OUT<5>256 (ALU/FINAL_MUX/OUT<5>256)
     LUT3:I2->O            1   0.551   0.801  ALU/FINAL_MUX/OUT<5>283 (ADDRB_5_OBUF)
     OBUF:I->O                 5.644          ADDRB_5_OBUF (ADDRB<5>)
    ----------------------------------------
    Total                     34.696ns (16.742ns logic, 17.954ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 28.57 secs
 
--> 

Total memory usage is 4612352 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

