// Seed: 2216959375
module module_0;
  id_1 :
  assert property (@(posedge {-1, -1} - (-1)) -1)
  else $signed(16);
  ;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1
);
  logic id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  supply1 id_4;
  assign id_4 = {(-1) == 1, 1'b0} ? 1 : id_4 == 1 ? id_3 : id_3;
endmodule
module module_0 #(
    parameter id_4 = 32'd0
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    access,
    module_2
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  inout wire _id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire [id_4 : 1] id_9;
endmodule
