
FlightLogger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000873c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  080088cc  080088cc  000188cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a40  08008a40  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  08008a40  08008a40  00018a40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008a48  08008a48  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a48  08008a48  00018a48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a4c  08008a4c  00018a4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08008a50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c34  20000088  08008ad8  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000cbc  08008ad8  00020cbc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022ea0  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004170  00000000  00000000  00042f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001830  00000000  00000000  000470c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001668  00000000  00000000  000488f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002470b  00000000  00000000  00049f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fba9  00000000  00000000  0006e66b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d03d9  00000000  00000000  0008e214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015e5ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006828  00000000  00000000  0015e640  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080088b4 	.word	0x080088b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	080088b4 	.word	0x080088b4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <unmountSD>:
int iBufferlen = 0;
uint8_t u8FolderPath[10];
int iFolderPathlen = 0;
uint8_t u8BytesWritten = 0;

void unmountSD() {
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
	bSDPresent = false;
 800056c:	4b04      	ldr	r3, [pc, #16]	; (8000580 <unmountSD+0x18>)
 800056e:	2200      	movs	r2, #0
 8000570:	701a      	strb	r2, [r3, #0]
	f_mount(NULL, "", 0);
 8000572:	2200      	movs	r2, #0
 8000574:	4903      	ldr	r1, [pc, #12]	; (8000584 <unmountSD+0x1c>)
 8000576:	2000      	movs	r0, #0
 8000578:	f006 ff6a 	bl	8007450 <f_mount>
}
 800057c:	bf00      	nop
 800057e:	bd80      	pop	{r7, pc}
 8000580:	200000a4 	.word	0x200000a4
 8000584:	080088cc 	.word	0x080088cc

08000588 <ApplicationInit>:

void ApplicationInit() {
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af02      	add	r7, sp, #8
	// Mount SD Card
	fResult = f_mount(&FatFs, "", 1);
 800058e:	2201      	movs	r2, #1
 8000590:	4942      	ldr	r1, [pc, #264]	; (800069c <ApplicationInit+0x114>)
 8000592:	4843      	ldr	r0, [pc, #268]	; (80006a0 <ApplicationInit+0x118>)
 8000594:	f006 ff5c 	bl	8007450 <f_mount>
 8000598:	4603      	mov	r3, r0
 800059a:	461a      	mov	r2, r3
 800059c:	4b41      	ldr	r3, [pc, #260]	; (80006a4 <ApplicationInit+0x11c>)
 800059e:	701a      	strb	r2, [r3, #0]
	if(fResult == FR_OK) {
 80005a0:	4b40      	ldr	r3, [pc, #256]	; (80006a4 <ApplicationInit+0x11c>)
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d10f      	bne.n	80005c8 <ApplicationInit+0x40>
		bSDPresent = true;
 80005a8:	4b3f      	ldr	r3, [pc, #252]	; (80006a8 <ApplicationInit+0x120>)
 80005aa:	2201      	movs	r2, #1
 80005ac:	701a      	strb	r2, [r3, #0]
		return;
	}

	// Check if FlightLog folder exists, otherwise create it
	//fResult = f_opendir(&dir, "/log");
	fResult = f_stat("/log", &fInfo);
 80005ae:	493f      	ldr	r1, [pc, #252]	; (80006ac <ApplicationInit+0x124>)
 80005b0:	483f      	ldr	r0, [pc, #252]	; (80006b0 <ApplicationInit+0x128>)
 80005b2:	f007 fb6e 	bl	8007c92 <f_stat>
 80005b6:	4603      	mov	r3, r0
 80005b8:	461a      	mov	r2, r3
 80005ba:	4b3a      	ldr	r3, [pc, #232]	; (80006a4 <ApplicationInit+0x11c>)
 80005bc:	701a      	strb	r2, [r3, #0]
	if(fResult == FR_NO_FILE) {
 80005be:	4b39      	ldr	r3, [pc, #228]	; (80006a4 <ApplicationInit+0x11c>)
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	2b04      	cmp	r3, #4
 80005c4:	d140      	bne.n	8000648 <ApplicationInit+0xc0>
 80005c6:	e002      	b.n	80005ce <ApplicationInit+0x46>
		unmountSD();
 80005c8:	f7ff ffce 	bl	8000568 <unmountSD>
		return;
 80005cc:	e063      	b.n	8000696 <ApplicationInit+0x10e>
		// Create the directory
		fResult = f_mkdir("/log");
 80005ce:	4838      	ldr	r0, [pc, #224]	; (80006b0 <ApplicationInit+0x128>)
 80005d0:	f007 fb98 	bl	8007d04 <f_mkdir>
 80005d4:	4603      	mov	r3, r0
 80005d6:	461a      	mov	r2, r3
 80005d8:	4b32      	ldr	r3, [pc, #200]	; (80006a4 <ApplicationInit+0x11c>)
 80005da:	701a      	strb	r2, [r3, #0]
		if(fResult != FR_OK) {
 80005dc:	4b31      	ldr	r3, [pc, #196]	; (80006a4 <ApplicationInit+0x11c>)
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d031      	beq.n	8000648 <ApplicationInit+0xc0>
			// Error with SD card, cannot continue
			unmountSD();
 80005e4:	f7ff ffc0 	bl	8000568 <unmountSD>
			return;
 80005e8:	e055      	b.n	8000696 <ApplicationInit+0x10e>
		}
	}

	// Check the highest XX folder for specific flight, create one XX + 1
	while(u8LogFolderIndex < 255) {
		iFolderPathlen = snprintf(u8FolderPath, sizeof(u8FolderPath), "/log/%d", u8LogFolderIndex);
 80005ea:	4b32      	ldr	r3, [pc, #200]	; (80006b4 <ApplicationInit+0x12c>)
 80005ec:	781b      	ldrb	r3, [r3, #0]
 80005ee:	4a32      	ldr	r2, [pc, #200]	; (80006b8 <ApplicationInit+0x130>)
 80005f0:	210a      	movs	r1, #10
 80005f2:	4832      	ldr	r0, [pc, #200]	; (80006bc <ApplicationInit+0x134>)
 80005f4:	f007 fd1c 	bl	8008030 <sniprintf>
 80005f8:	4603      	mov	r3, r0
 80005fa:	4a31      	ldr	r2, [pc, #196]	; (80006c0 <ApplicationInit+0x138>)
 80005fc:	6013      	str	r3, [r2, #0]
		fResult = f_stat(u8FolderPath, &fInfo);
 80005fe:	492b      	ldr	r1, [pc, #172]	; (80006ac <ApplicationInit+0x124>)
 8000600:	482e      	ldr	r0, [pc, #184]	; (80006bc <ApplicationInit+0x134>)
 8000602:	f007 fb46 	bl	8007c92 <f_stat>
 8000606:	4603      	mov	r3, r0
 8000608:	461a      	mov	r2, r3
 800060a:	4b26      	ldr	r3, [pc, #152]	; (80006a4 <ApplicationInit+0x11c>)
 800060c:	701a      	strb	r2, [r3, #0]
		// The folder does not exist, we can create it
		if(fResult == FR_NO_FILE) {
 800060e:	4b25      	ldr	r3, [pc, #148]	; (80006a4 <ApplicationInit+0x11c>)
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	2b04      	cmp	r3, #4
 8000614:	d112      	bne.n	800063c <ApplicationInit+0xb4>
			// Create the directory
			fResult = f_mkdir(u8FolderPath);
 8000616:	4829      	ldr	r0, [pc, #164]	; (80006bc <ApplicationInit+0x134>)
 8000618:	f007 fb74 	bl	8007d04 <f_mkdir>
 800061c:	4603      	mov	r3, r0
 800061e:	461a      	mov	r2, r3
 8000620:	4b20      	ldr	r3, [pc, #128]	; (80006a4 <ApplicationInit+0x11c>)
 8000622:	701a      	strb	r2, [r3, #0]
			if(fResult != FR_OK) {
 8000624:	4b1f      	ldr	r3, [pc, #124]	; (80006a4 <ApplicationInit+0x11c>)
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	2b00      	cmp	r3, #0
 800062a:	d002      	beq.n	8000632 <ApplicationInit+0xaa>
				// Error with SD card, cannot continue
				unmountSD();
 800062c:	f7ff ff9c 	bl	8000568 <unmountSD>
				return;
 8000630:	e031      	b.n	8000696 <ApplicationInit+0x10e>
			} else if(fResult == FR_OK) {
 8000632:	4b1c      	ldr	r3, [pc, #112]	; (80006a4 <ApplicationInit+0x11c>)
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d106      	bne.n	8000648 <ApplicationInit+0xc0>
				// We found our new log folder
				break;
 800063a:	e009      	b.n	8000650 <ApplicationInit+0xc8>
			}
		} else {
			u8LogFolderIndex++;
 800063c:	4b1d      	ldr	r3, [pc, #116]	; (80006b4 <ApplicationInit+0x12c>)
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	3301      	adds	r3, #1
 8000642:	b2da      	uxtb	r2, r3
 8000644:	4b1b      	ldr	r3, [pc, #108]	; (80006b4 <ApplicationInit+0x12c>)
 8000646:	701a      	strb	r2, [r3, #0]
	while(u8LogFolderIndex < 255) {
 8000648:	4b1a      	ldr	r3, [pc, #104]	; (80006b4 <ApplicationInit+0x12c>)
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	2bff      	cmp	r3, #255	; 0xff
 800064e:	d1cc      	bne.n	80005ea <ApplicationInit+0x62>
		}
	}
	if(u8LogFolderIndex == 255) {
 8000650:	4b18      	ldr	r3, [pc, #96]	; (80006b4 <ApplicationInit+0x12c>)
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	2bff      	cmp	r3, #255	; 0xff
 8000656:	d102      	bne.n	800065e <ApplicationInit+0xd6>
		// Needs to delete log folder before continuing
		unmountSD();
 8000658:	f7ff ff86 	bl	8000568 <unmountSD>
		return;
 800065c:	e01b      	b.n	8000696 <ApplicationInit+0x10e>
	}

	//Everything went right with the SD card, we can init the MPU6050
	mpuResult = SD_MPU6050_Init(&hi2c1, &mpu6050, SD_MPU6050_Device_0, SD_MPU6050_Accelerometer_2G, SD_MPU6050_Gyroscope_250s);
 800065e:	2300      	movs	r3, #0
 8000660:	9300      	str	r3, [sp, #0]
 8000662:	2300      	movs	r3, #0
 8000664:	2200      	movs	r2, #0
 8000666:	4917      	ldr	r1, [pc, #92]	; (80006c4 <ApplicationInit+0x13c>)
 8000668:	4817      	ldr	r0, [pc, #92]	; (80006c8 <ApplicationInit+0x140>)
 800066a:	f000 fa78 	bl	8000b5e <SD_MPU6050_Init>
 800066e:	4603      	mov	r3, r0
 8000670:	461a      	mov	r2, r3
 8000672:	4b16      	ldr	r3, [pc, #88]	; (80006cc <ApplicationInit+0x144>)
 8000674:	701a      	strb	r2, [r3, #0]
	SD_MPU6050_SetDataRate(&hi2c1, &mpu6050, SD_MPU6050_DataRate_1KHz);
 8000676:	2207      	movs	r2, #7
 8000678:	4912      	ldr	r1, [pc, #72]	; (80006c4 <ApplicationInit+0x13c>)
 800067a:	4813      	ldr	r0, [pc, #76]	; (80006c8 <ApplicationInit+0x140>)
 800067c:	f000 fae4 	bl	8000c48 <SD_MPU6050_SetDataRate>
	HAL_Delay(500); // Wait init
 8000680:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000684:	f000 ff5a 	bl	800153c <HAL_Delay>
	if(mpuResult != SD_MPU6050_Result_Ok) {
 8000688:	4b10      	ldr	r3, [pc, #64]	; (80006cc <ApplicationInit+0x144>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d002      	beq.n	8000696 <ApplicationInit+0x10e>
		unmountSD();
 8000690:	f7ff ff6a 	bl	8000568 <unmountSD>
		return;
 8000694:	bf00      	nop
	}

}
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	080088cc 	.word	0x080088cc
 80006a0:	2000034c 	.word	0x2000034c
 80006a4:	20000348 	.word	0x20000348
 80006a8:	200000a4 	.word	0x200000a4
 80006ac:	20000638 	.word	0x20000638
 80006b0:	080088d0 	.word	0x080088d0
 80006b4:	200000a6 	.word	0x200000a6
 80006b8:	080088d8 	.word	0x080088d8
 80006bc:	2000062c 	.word	0x2000062c
 80006c0:	200000b0 	.word	0x200000b0
 80006c4:	2000032c 	.word	0x2000032c
 80006c8:	20000654 	.word	0x20000654
 80006cc:	20000650 	.word	0x20000650

080006d0 <ApplicationTask>:

void ApplicationTask() {
 80006d0:	b5b0      	push	{r4, r5, r7, lr}
 80006d2:	b086      	sub	sp, #24
 80006d4:	af06      	add	r7, sp, #24
	if(bSDPresent) {
 80006d6:	4b50      	ldr	r3, [pc, #320]	; (8000818 <ApplicationTask+0x148>)
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	2b00      	cmp	r3, #0
 80006dc:	f000 8091 	beq.w	8000802 <ApplicationTask+0x132>

		if(bFileIsOpen == false) {
 80006e0:	4b4e      	ldr	r3, [pc, #312]	; (800081c <ApplicationTask+0x14c>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	f083 0301 	eor.w	r3, r3, #1
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d037      	beq.n	800075e <ApplicationTask+0x8e>
			if(u8LogFileIndex == 6) {
 80006ee:	4b4c      	ldr	r3, [pc, #304]	; (8000820 <ApplicationTask+0x150>)
 80006f0:	781b      	ldrb	r3, [r3, #0]
 80006f2:	2b06      	cmp	r3, #6
 80006f4:	d10a      	bne.n	800070c <ApplicationTask+0x3c>
				while(1) {
					HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80006f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006fe:	f001 f9a5 	bl	8001a4c <HAL_GPIO_TogglePin>
					HAL_Delay(1000);
 8000702:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000706:	f000 ff19 	bl	800153c <HAL_Delay>
					HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800070a:	e7f4      	b.n	80006f6 <ApplicationTask+0x26>
				}
			}

			iBufferlen = snprintf(u8Buffer, sizeof(u8Buffer), "%s/%d.csv", u8FolderPath, u8LogFileIndex);
 800070c:	4b44      	ldr	r3, [pc, #272]	; (8000820 <ApplicationTask+0x150>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	9300      	str	r3, [sp, #0]
 8000712:	4b44      	ldr	r3, [pc, #272]	; (8000824 <ApplicationTask+0x154>)
 8000714:	4a44      	ldr	r2, [pc, #272]	; (8000828 <ApplicationTask+0x158>)
 8000716:	2180      	movs	r1, #128	; 0x80
 8000718:	4844      	ldr	r0, [pc, #272]	; (800082c <ApplicationTask+0x15c>)
 800071a:	f007 fc89 	bl	8008030 <sniprintf>
 800071e:	4603      	mov	r3, r0
 8000720:	4a43      	ldr	r2, [pc, #268]	; (8000830 <ApplicationTask+0x160>)
 8000722:	6013      	str	r3, [r2, #0]
			u8LogFileIndex++;
 8000724:	4b3e      	ldr	r3, [pc, #248]	; (8000820 <ApplicationTask+0x150>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	3301      	adds	r3, #1
 800072a:	b2da      	uxtb	r2, r3
 800072c:	4b3c      	ldr	r3, [pc, #240]	; (8000820 <ApplicationTask+0x150>)
 800072e:	701a      	strb	r2, [r3, #0]
			u32LogFileLineCounter = 0;
 8000730:	4b40      	ldr	r3, [pc, #256]	; (8000834 <ApplicationTask+0x164>)
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
			fResult = f_open(&fp, u8Buffer, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8000736:	2213      	movs	r2, #19
 8000738:	493c      	ldr	r1, [pc, #240]	; (800082c <ApplicationTask+0x15c>)
 800073a:	483f      	ldr	r0, [pc, #252]	; (8000838 <ApplicationTask+0x168>)
 800073c:	f006 fece 	bl	80074dc <f_open>
 8000740:	4603      	mov	r3, r0
 8000742:	461a      	mov	r2, r3
 8000744:	4b3d      	ldr	r3, [pc, #244]	; (800083c <ApplicationTask+0x16c>)
 8000746:	701a      	strb	r2, [r3, #0]
			if(fResult != FR_OK) {
 8000748:	4b3c      	ldr	r3, [pc, #240]	; (800083c <ApplicationTask+0x16c>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d002      	beq.n	8000756 <ApplicationTask+0x86>
				unmountSD();
 8000750:	f7ff ff0a 	bl	8000568 <unmountSD>
				return;
 8000754:	e05e      	b.n	8000814 <ApplicationTask+0x144>
			}
			bFileIsOpen = true;
 8000756:	4b31      	ldr	r3, [pc, #196]	; (800081c <ApplicationTask+0x14c>)
 8000758:	2201      	movs	r2, #1
 800075a:	701a      	strb	r2, [r3, #0]
 800075c:	e05a      	b.n	8000814 <ApplicationTask+0x144>
		} else {

			mpuResult = SD_MPU6050_ReadAll(&hi2c1, &mpu6050);
 800075e:	4938      	ldr	r1, [pc, #224]	; (8000840 <ApplicationTask+0x170>)
 8000760:	4838      	ldr	r0, [pc, #224]	; (8000844 <ApplicationTask+0x174>)
 8000762:	f000 fb79 	bl	8000e58 <SD_MPU6050_ReadAll>
 8000766:	4603      	mov	r3, r0
 8000768:	461a      	mov	r2, r3
 800076a:	4b37      	ldr	r3, [pc, #220]	; (8000848 <ApplicationTask+0x178>)
 800076c:	701a      	strb	r2, [r3, #0]
			if(mpuResult == SD_MPU6050_Result_Ok) {
 800076e:	4b36      	ldr	r3, [pc, #216]	; (8000848 <ApplicationTask+0x178>)
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d130      	bne.n	80007d8 <ApplicationTask+0x108>
				iBufferlen = snprintf(u8Buffer, sizeof(u8Buffer), "%d,%d,%d,%d,%d,%d\n",mpu6050.Accelerometer_X, mpu6050.Accelerometer_Y, mpu6050.Accelerometer_Z, mpu6050.Gyroscope_X, mpu6050.Gyroscope_Y, mpu6050.Gyroscope_Z);
 8000776:	4b32      	ldr	r3, [pc, #200]	; (8000840 <ApplicationTask+0x170>)
 8000778:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800077c:	461d      	mov	r5, r3
 800077e:	4b30      	ldr	r3, [pc, #192]	; (8000840 <ApplicationTask+0x170>)
 8000780:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000784:	461a      	mov	r2, r3
 8000786:	4b2e      	ldr	r3, [pc, #184]	; (8000840 <ApplicationTask+0x170>)
 8000788:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800078c:	4619      	mov	r1, r3
 800078e:	4b2c      	ldr	r3, [pc, #176]	; (8000840 <ApplicationTask+0x170>)
 8000790:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8000794:	4618      	mov	r0, r3
 8000796:	4b2a      	ldr	r3, [pc, #168]	; (8000840 <ApplicationTask+0x170>)
 8000798:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800079c:	461c      	mov	r4, r3
 800079e:	4b28      	ldr	r3, [pc, #160]	; (8000840 <ApplicationTask+0x170>)
 80007a0:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80007a4:	9304      	str	r3, [sp, #16]
 80007a6:	9403      	str	r4, [sp, #12]
 80007a8:	9002      	str	r0, [sp, #8]
 80007aa:	9101      	str	r1, [sp, #4]
 80007ac:	9200      	str	r2, [sp, #0]
 80007ae:	462b      	mov	r3, r5
 80007b0:	4a26      	ldr	r2, [pc, #152]	; (800084c <ApplicationTask+0x17c>)
 80007b2:	2180      	movs	r1, #128	; 0x80
 80007b4:	481d      	ldr	r0, [pc, #116]	; (800082c <ApplicationTask+0x15c>)
 80007b6:	f007 fc3b 	bl	8008030 <sniprintf>
 80007ba:	4603      	mov	r3, r0
 80007bc:	4a1c      	ldr	r2, [pc, #112]	; (8000830 <ApplicationTask+0x160>)
 80007be:	6013      	str	r3, [r2, #0]
				fResult = f_write(&fp, u8Buffer, iBufferlen, &u8BytesWritten);
 80007c0:	4b1b      	ldr	r3, [pc, #108]	; (8000830 <ApplicationTask+0x160>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	461a      	mov	r2, r3
 80007c6:	4b22      	ldr	r3, [pc, #136]	; (8000850 <ApplicationTask+0x180>)
 80007c8:	4918      	ldr	r1, [pc, #96]	; (800082c <ApplicationTask+0x15c>)
 80007ca:	481b      	ldr	r0, [pc, #108]	; (8000838 <ApplicationTask+0x168>)
 80007cc:	f007 f844 	bl	8007858 <f_write>
 80007d0:	4603      	mov	r3, r0
 80007d2:	461a      	mov	r2, r3
 80007d4:	4b19      	ldr	r3, [pc, #100]	; (800083c <ApplicationTask+0x16c>)
 80007d6:	701a      	strb	r2, [r3, #0]
			}

			u32LogFileLineCounter++;
 80007d8:	4b16      	ldr	r3, [pc, #88]	; (8000834 <ApplicationTask+0x164>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	3301      	adds	r3, #1
 80007de:	4a15      	ldr	r2, [pc, #84]	; (8000834 <ApplicationTask+0x164>)
 80007e0:	6013      	str	r3, [r2, #0]
			if(u32LogFileLineCounter == MAX_LINE_PER_FILE) {
 80007e2:	4b14      	ldr	r3, [pc, #80]	; (8000834 <ApplicationTask+0x164>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4a1b      	ldr	r2, [pc, #108]	; (8000854 <ApplicationTask+0x184>)
 80007e8:	4293      	cmp	r3, r2
 80007ea:	d113      	bne.n	8000814 <ApplicationTask+0x144>
				bFileIsOpen = false;
 80007ec:	4b0b      	ldr	r3, [pc, #44]	; (800081c <ApplicationTask+0x14c>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	701a      	strb	r2, [r3, #0]
				fResult = f_close(&fp);
 80007f2:	4811      	ldr	r0, [pc, #68]	; (8000838 <ApplicationTask+0x168>)
 80007f4:	f007 fa23 	bl	8007c3e <f_close>
 80007f8:	4603      	mov	r3, r0
 80007fa:	461a      	mov	r2, r3
 80007fc:	4b0f      	ldr	r3, [pc, #60]	; (800083c <ApplicationTask+0x16c>)
 80007fe:	701a      	strb	r2, [r3, #0]
 8000800:	e008      	b.n	8000814 <ApplicationTask+0x144>
			}
		}

	} else {
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000802:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000806:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800080a:	f001 f91f 	bl	8001a4c <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 800080e:	2064      	movs	r0, #100	; 0x64
 8000810:	f000 fe94 	bl	800153c <HAL_Delay>
	}
}
 8000814:	46bd      	mov	sp, r7
 8000816:	bdb0      	pop	{r4, r5, r7, pc}
 8000818:	200000a4 	.word	0x200000a4
 800081c:	200000a5 	.word	0x200000a5
 8000820:	200000a7 	.word	0x200000a7
 8000824:	2000062c 	.word	0x2000062c
 8000828:	080088e0 	.word	0x080088e0
 800082c:	2000057c 	.word	0x2000057c
 8000830:	200000ac 	.word	0x200000ac
 8000834:	200000a8 	.word	0x200000a8
 8000838:	200000fc 	.word	0x200000fc
 800083c:	20000348 	.word	0x20000348
 8000840:	2000032c 	.word	0x2000032c
 8000844:	20000654 	.word	0x20000654
 8000848:	20000650 	.word	0x20000650
 800084c:	080088ec 	.word	0x080088ec
 8000850:	200000b4 	.word	0x200000b4
 8000854:	000186a0 	.word	0x000186a0

08000858 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b088      	sub	sp, #32
 800085c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085e:	f107 030c 	add.w	r3, r7, #12
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]
 8000866:	605a      	str	r2, [r3, #4]
 8000868:	609a      	str	r2, [r3, #8]
 800086a:	60da      	str	r2, [r3, #12]
 800086c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800086e:	4b1f      	ldr	r3, [pc, #124]	; (80008ec <MX_GPIO_Init+0x94>)
 8000870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000872:	4a1e      	ldr	r2, [pc, #120]	; (80008ec <MX_GPIO_Init+0x94>)
 8000874:	f043 0304 	orr.w	r3, r3, #4
 8000878:	64d3      	str	r3, [r2, #76]	; 0x4c
 800087a:	4b1c      	ldr	r3, [pc, #112]	; (80008ec <MX_GPIO_Init+0x94>)
 800087c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800087e:	f003 0304 	and.w	r3, r3, #4
 8000882:	60bb      	str	r3, [r7, #8]
 8000884:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000886:	4b19      	ldr	r3, [pc, #100]	; (80008ec <MX_GPIO_Init+0x94>)
 8000888:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800088a:	4a18      	ldr	r2, [pc, #96]	; (80008ec <MX_GPIO_Init+0x94>)
 800088c:	f043 0301 	orr.w	r3, r3, #1
 8000890:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000892:	4b16      	ldr	r3, [pc, #88]	; (80008ec <MX_GPIO_Init+0x94>)
 8000894:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800089e:	4b13      	ldr	r3, [pc, #76]	; (80008ec <MX_GPIO_Init+0x94>)
 80008a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008a2:	4a12      	ldr	r2, [pc, #72]	; (80008ec <MX_GPIO_Init+0x94>)
 80008a4:	f043 0302 	orr.w	r3, r3, #2
 80008a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008aa:	4b10      	ldr	r3, [pc, #64]	; (80008ec <MX_GPIO_Init+0x94>)
 80008ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ae:	f003 0302 	and.w	r3, r3, #2
 80008b2:	603b      	str	r3, [r7, #0]
 80008b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SD_CS_Pin|LD3_Pin, GPIO_PIN_RESET);
 80008b6:	2200      	movs	r2, #0
 80008b8:	f241 0102 	movw	r1, #4098	; 0x1002
 80008bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008c0:	f001 f8ac 	bl	8001a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = SD_CS_Pin|LD3_Pin;
 80008c4:	f241 0302 	movw	r3, #4098	; 0x1002
 80008c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ca:	2301      	movs	r3, #1
 80008cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d2:	2300      	movs	r3, #0
 80008d4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d6:	f107 030c 	add.w	r3, r7, #12
 80008da:	4619      	mov	r1, r3
 80008dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008e0:	f000 ff32 	bl	8001748 <HAL_GPIO_Init>

}
 80008e4:	bf00      	nop
 80008e6:	3720      	adds	r7, #32
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	40021000 	.word	0x40021000

080008f0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008f4:	4b1b      	ldr	r3, [pc, #108]	; (8000964 <MX_I2C1_Init+0x74>)
 80008f6:	4a1c      	ldr	r2, [pc, #112]	; (8000968 <MX_I2C1_Init+0x78>)
 80008f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702991;
 80008fa:	4b1a      	ldr	r3, [pc, #104]	; (8000964 <MX_I2C1_Init+0x74>)
 80008fc:	4a1b      	ldr	r2, [pc, #108]	; (800096c <MX_I2C1_Init+0x7c>)
 80008fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000900:	4b18      	ldr	r3, [pc, #96]	; (8000964 <MX_I2C1_Init+0x74>)
 8000902:	2200      	movs	r2, #0
 8000904:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000906:	4b17      	ldr	r3, [pc, #92]	; (8000964 <MX_I2C1_Init+0x74>)
 8000908:	2201      	movs	r2, #1
 800090a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800090c:	4b15      	ldr	r3, [pc, #84]	; (8000964 <MX_I2C1_Init+0x74>)
 800090e:	2200      	movs	r2, #0
 8000910:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000912:	4b14      	ldr	r3, [pc, #80]	; (8000964 <MX_I2C1_Init+0x74>)
 8000914:	2200      	movs	r2, #0
 8000916:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000918:	4b12      	ldr	r3, [pc, #72]	; (8000964 <MX_I2C1_Init+0x74>)
 800091a:	2200      	movs	r2, #0
 800091c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800091e:	4b11      	ldr	r3, [pc, #68]	; (8000964 <MX_I2C1_Init+0x74>)
 8000920:	2200      	movs	r2, #0
 8000922:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000924:	4b0f      	ldr	r3, [pc, #60]	; (8000964 <MX_I2C1_Init+0x74>)
 8000926:	2200      	movs	r2, #0
 8000928:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800092a:	480e      	ldr	r0, [pc, #56]	; (8000964 <MX_I2C1_Init+0x74>)
 800092c:	f001 f8a8 	bl	8001a80 <HAL_I2C_Init>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000936:	f000 f90d 	bl	8000b54 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800093a:	2100      	movs	r1, #0
 800093c:	4809      	ldr	r0, [pc, #36]	; (8000964 <MX_I2C1_Init+0x74>)
 800093e:	f001 fe01 	bl	8002544 <HAL_I2CEx_ConfigAnalogFilter>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000948:	f000 f904 	bl	8000b54 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800094c:	2100      	movs	r1, #0
 800094e:	4805      	ldr	r0, [pc, #20]	; (8000964 <MX_I2C1_Init+0x74>)
 8000950:	f001 fe43 	bl	80025da <HAL_I2CEx_ConfigDigitalFilter>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800095a:	f000 f8fb 	bl	8000b54 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800095e:	bf00      	nop
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	20000654 	.word	0x20000654
 8000968:	40005400 	.word	0x40005400
 800096c:	00702991 	.word	0x00702991

08000970 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b08a      	sub	sp, #40	; 0x28
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000978:	f107 0314 	add.w	r3, r7, #20
 800097c:	2200      	movs	r2, #0
 800097e:	601a      	str	r2, [r3, #0]
 8000980:	605a      	str	r2, [r3, #4]
 8000982:	609a      	str	r2, [r3, #8]
 8000984:	60da      	str	r2, [r3, #12]
 8000986:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a18      	ldr	r2, [pc, #96]	; (80009f0 <HAL_I2C_MspInit+0x80>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d129      	bne.n	80009e6 <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000992:	4b18      	ldr	r3, [pc, #96]	; (80009f4 <HAL_I2C_MspInit+0x84>)
 8000994:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000996:	4a17      	ldr	r2, [pc, #92]	; (80009f4 <HAL_I2C_MspInit+0x84>)
 8000998:	f043 0301 	orr.w	r3, r3, #1
 800099c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800099e:	4b15      	ldr	r3, [pc, #84]	; (80009f4 <HAL_I2C_MspInit+0x84>)
 80009a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009a2:	f003 0301 	and.w	r3, r3, #1
 80009a6:	613b      	str	r3, [r7, #16]
 80009a8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80009aa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80009ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009b0:	2312      	movs	r3, #18
 80009b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009b4:	2301      	movs	r3, #1
 80009b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009b8:	2303      	movs	r3, #3
 80009ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009bc:	2304      	movs	r3, #4
 80009be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c0:	f107 0314 	add.w	r3, r7, #20
 80009c4:	4619      	mov	r1, r3
 80009c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009ca:	f000 febd 	bl	8001748 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009ce:	4b09      	ldr	r3, [pc, #36]	; (80009f4 <HAL_I2C_MspInit+0x84>)
 80009d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009d2:	4a08      	ldr	r2, [pc, #32]	; (80009f4 <HAL_I2C_MspInit+0x84>)
 80009d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009d8:	6593      	str	r3, [r2, #88]	; 0x58
 80009da:	4b06      	ldr	r3, [pc, #24]	; (80009f4 <HAL_I2C_MspInit+0x84>)
 80009dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80009e6:	bf00      	nop
 80009e8:	3728      	adds	r7, #40	; 0x28
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	40005400 	.word	0x40005400
 80009f4:	40021000 	.word	0x40021000

080009f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009fc:	f000 fd65 	bl	80014ca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a00:	f000 f812 	bl	8000a28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a04:	f7ff ff28 	bl	8000858 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a08:	f000 fcb2 	bl	8001370 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000a0c:	f7ff ff70 	bl	80008f0 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000a10:	f000 faa6 	bl	8000f60 <MX_SPI1_Init>
  MX_FATFS_Init();
 8000a14:	f004 fa48 	bl	8004ea8 <MX_FATFS_Init>
  MX_SPI3_Init();
 8000a18:	f000 fae0 	bl	8000fdc <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  ApplicationInit();
 8000a1c:	f7ff fdb4 	bl	8000588 <ApplicationInit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  ApplicationTask();
 8000a20:	f7ff fe56 	bl	80006d0 <ApplicationTask>
 8000a24:	e7fc      	b.n	8000a20 <main+0x28>
	...

08000a28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b0ac      	sub	sp, #176	; 0xb0
 8000a2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a2e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000a32:	2244      	movs	r2, #68	; 0x44
 8000a34:	2100      	movs	r1, #0
 8000a36:	4618      	mov	r0, r3
 8000a38:	f007 faf2 	bl	8008020 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a3c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000a40:	2200      	movs	r2, #0
 8000a42:	601a      	str	r2, [r3, #0]
 8000a44:	605a      	str	r2, [r3, #4]
 8000a46:	609a      	str	r2, [r3, #8]
 8000a48:	60da      	str	r2, [r3, #12]
 8000a4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a4c:	1d3b      	adds	r3, r7, #4
 8000a4e:	2254      	movs	r2, #84	; 0x54
 8000a50:	2100      	movs	r1, #0
 8000a52:	4618      	mov	r0, r3
 8000a54:	f007 fae4 	bl	8008020 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000a58:	f001 fe0c 	bl	8002674 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000a5c:	4b33      	ldr	r3, [pc, #204]	; (8000b2c <SystemClock_Config+0x104>)
 8000a5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000a62:	4a32      	ldr	r2, [pc, #200]	; (8000b2c <SystemClock_Config+0x104>)
 8000a64:	f023 0318 	bic.w	r3, r3, #24
 8000a68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000a6c:	2314      	movs	r3, #20
 8000a6e:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000a70:	2301      	movs	r3, #1
 8000a72:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000a74:	2301      	movs	r3, #1
 8000a76:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000a80:	2360      	movs	r3, #96	; 0x60
 8000a82:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a86:	2302      	movs	r3, #2
 8000a88:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a92:	2301      	movs	r3, #1
 8000a94:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000a98:	2328      	movs	r3, #40	; 0x28
 8000a9a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000a9e:	2307      	movs	r3, #7
 8000aa0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000aa4:	2302      	movs	r3, #2
 8000aa6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ab0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f001 fe51 	bl	800275c <HAL_RCC_OscConfig>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000ac0:	f000 f848 	bl	8000b54 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ac4:	230f      	movs	r3, #15
 8000ac6:	65bb      	str	r3, [r7, #88]	; 0x58
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ac8:	2303      	movs	r3, #3
 8000aca:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000acc:	2300      	movs	r3, #0
 8000ace:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	66bb      	str	r3, [r7, #104]	; 0x68

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ad8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000adc:	2104      	movs	r1, #4
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f002 fa5c 	bl	8002f9c <HAL_RCC_ClockConfig>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000aea:	f000 f833 	bl	8000b54 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8000aee:	2342      	movs	r3, #66	; 0x42
 8000af0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000af2:	2300      	movs	r3, #0
 8000af4:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000af6:	2300      	movs	r3, #0
 8000af8:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000afa:	1d3b      	adds	r3, r7, #4
 8000afc:	4618      	mov	r0, r3
 8000afe:	f002 fc85 	bl	800340c <HAL_RCCEx_PeriphCLKConfig>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000b08:	f000 f824 	bl	8000b54 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000b0c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000b10:	f001 fdce 	bl	80026b0 <HAL_PWREx_ControlVoltageScaling>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8000b1a:	f000 f81b 	bl	8000b54 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000b1e:	f002 fe69 	bl	80037f4 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000b22:	bf00      	nop
 8000b24:	37b0      	adds	r7, #176	; 0xb0
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	40021000 	.word	0x40021000

08000b30 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a04      	ldr	r2, [pc, #16]	; (8000b50 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d101      	bne.n	8000b46 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000b42:	f000 fcdb 	bl	80014fc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b46:	bf00      	nop
 8000b48:	3708      	adds	r7, #8
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	40014400 	.word	0x40014400

08000b54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b58:	b672      	cpsid	i
}
 8000b5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b5c:	e7fe      	b.n	8000b5c <Error_Handler+0x8>

08000b5e <SD_MPU6050_Init>:
#define MPU6050_ACCE_SENS_4			((float) 8192)
#define MPU6050_ACCE_SENS_8			((float) 4096)
#define MPU6050_ACCE_SENS_16		((float) 2048)

SD_MPU6050_Result SD_MPU6050_Init(I2C_HandleTypeDef* I2Cx,SD_MPU6050* DataStruct, SD_MPU6050_Device DeviceNumber, SD_MPU6050_Accelerometer AccelerometerSensitivity, SD_MPU6050_Gyroscope GyroscopeSensitivity)
{
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b08a      	sub	sp, #40	; 0x28
 8000b62:	af02      	add	r7, sp, #8
 8000b64:	60f8      	str	r0, [r7, #12]
 8000b66:	60b9      	str	r1, [r7, #8]
 8000b68:	4611      	mov	r1, r2
 8000b6a:	461a      	mov	r2, r3
 8000b6c:	460b      	mov	r3, r1
 8000b6e:	71fb      	strb	r3, [r7, #7]
 8000b70:	4613      	mov	r3, r2
 8000b72:	71bb      	strb	r3, [r7, #6]
	uint8_t WHO_AM_I = (uint8_t)MPU6050_WHO_AM_I;
 8000b74:	2375      	movs	r3, #117	; 0x75
 8000b76:	76bb      	strb	r3, [r7, #26]
	uint8_t temp;
	I2C_HandleTypeDef* Handle = I2Cx;
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	61fb      	str	r3, [r7, #28]
	uint8_t d[2];


	/* Format I2C address */
	DataStruct->Address = MPU6050_I2C_ADDR | (uint8_t)DeviceNumber;
 8000b7c:	79fb      	ldrb	r3, [r7, #7]
 8000b7e:	f063 032f 	orn	r3, r3, #47	; 0x2f
 8000b82:	b2da      	uxtb	r2, r3
 8000b84:	68bb      	ldr	r3, [r7, #8]
 8000b86:	701a      	strb	r2, [r3, #0]
	uint8_t address = DataStruct->Address;
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	76fb      	strb	r3, [r7, #27]

	/* Check if device is connected */
	if(HAL_I2C_IsDeviceReady(Handle,address,2,5)!=HAL_OK)
 8000b8e:	7efb      	ldrb	r3, [r7, #27]
 8000b90:	b299      	uxth	r1, r3
 8000b92:	2305      	movs	r3, #5
 8000b94:	2202      	movs	r2, #2
 8000b96:	69f8      	ldr	r0, [r7, #28]
 8000b98:	f001 f9ec 	bl	8001f74 <HAL_I2C_IsDeviceReady>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <SD_MPU6050_Init+0x48>
	{
				return SD_MPU6050_Result_Error;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	e04c      	b.n	8000c40 <SD_MPU6050_Init+0xe2>
	}
	/* Check who am I */
	//------------------
		/* Send address */
		if(HAL_I2C_Master_Transmit(Handle, address, &WHO_AM_I, 1, 1000) != HAL_OK)
 8000ba6:	7efb      	ldrb	r3, [r7, #27]
 8000ba8:	b299      	uxth	r1, r3
 8000baa:	f107 021a 	add.w	r2, r7, #26
 8000bae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bb2:	9300      	str	r3, [sp, #0]
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	69f8      	ldr	r0, [r7, #28]
 8000bb8:	f000 fff2 	bl	8001ba0 <HAL_I2C_Master_Transmit>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <SD_MPU6050_Init+0x68>
		{
			return SD_MPU6050_Result_Error;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	e03c      	b.n	8000c40 <SD_MPU6050_Init+0xe2>
		}

		/* Receive multiple byte */
		if(HAL_I2C_Master_Receive(Handle, address, &temp, 1, 1000) != HAL_OK)
 8000bc6:	7efb      	ldrb	r3, [r7, #27]
 8000bc8:	b299      	uxth	r1, r3
 8000bca:	f107 0219 	add.w	r2, r7, #25
 8000bce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bd2:	9300      	str	r3, [sp, #0]
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	69f8      	ldr	r0, [r7, #28]
 8000bd8:	f001 f8d6 	bl	8001d88 <HAL_I2C_Master_Receive>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d003      	beq.n	8000bea <SD_MPU6050_Init+0x8c>
		{
			return SD_MPU6050_Result_Error;
 8000be2:	2301      	movs	r3, #1
 8000be4:	e02c      	b.n	8000c40 <SD_MPU6050_Init+0xe2>

		/* Checking */
		while(temp != MPU6050_I_AM)
		{
				/* Return error */
				return SD_MPU6050_Result_DeviceInvalid;
 8000be6:	2303      	movs	r3, #3
 8000be8:	e02a      	b.n	8000c40 <SD_MPU6050_Init+0xe2>
		while(temp != MPU6050_I_AM)
 8000bea:	bf00      	nop
 8000bec:	7e7b      	ldrb	r3, [r7, #25]
 8000bee:	2b68      	cmp	r3, #104	; 0x68
 8000bf0:	d1f9      	bne.n	8000be6 <SD_MPU6050_Init+0x88>
	//------------------

	/* Wakeup MPU6050 */
	//------------------
		/* Format array to send */
		d[0] = MPU6050_PWR_MGMT_1;
 8000bf2:	236b      	movs	r3, #107	; 0x6b
 8000bf4:	753b      	strb	r3, [r7, #20]
		d[1] = 0x00;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	757b      	strb	r3, [r7, #21]

		/* Try to transmit via I2C */
		if(HAL_I2C_Master_Transmit(Handle,(uint16_t)address , (uint8_t *)d, 2, 1000) != HAL_OK)
 8000bfa:	7efb      	ldrb	r3, [r7, #27]
 8000bfc:	b299      	uxth	r1, r3
 8000bfe:	f107 0214 	add.w	r2, r7, #20
 8000c02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c06:	9300      	str	r3, [sp, #0]
 8000c08:	2302      	movs	r3, #2
 8000c0a:	69f8      	ldr	r0, [r7, #28]
 8000c0c:	f000 ffc8 	bl	8001ba0 <HAL_I2C_Master_Transmit>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <SD_MPU6050_Init+0xbc>
		{
					return SD_MPU6050_Result_Error;
 8000c16:	2301      	movs	r3, #1
 8000c18:	e012      	b.n	8000c40 <SD_MPU6050_Init+0xe2>
		}
	//------------------

	/* Set sample rate to 1kHz */
	SD_MPU6050_SetDataRate(I2Cx,DataStruct, SD_MPU6050_DataRate_1KHz);
 8000c1a:	2207      	movs	r2, #7
 8000c1c:	68b9      	ldr	r1, [r7, #8]
 8000c1e:	68f8      	ldr	r0, [r7, #12]
 8000c20:	f000 f812 	bl	8000c48 <SD_MPU6050_SetDataRate>

	/* Config accelerometer */
	SD_MPU6050_SetAccelerometer(I2Cx,DataStruct, AccelerometerSensitivity);
 8000c24:	79bb      	ldrb	r3, [r7, #6]
 8000c26:	461a      	mov	r2, r3
 8000c28:	68b9      	ldr	r1, [r7, #8]
 8000c2a:	68f8      	ldr	r0, [r7, #12]
 8000c2c:	f000 f830 	bl	8000c90 <SD_MPU6050_SetAccelerometer>

	/* Config Gyroscope */
	SD_MPU6050_SetGyroscope(I2Cx,DataStruct, GyroscopeSensitivity);
 8000c30:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000c34:	461a      	mov	r2, r3
 8000c36:	68b9      	ldr	r1, [r7, #8]
 8000c38:	68f8      	ldr	r0, [r7, #12]
 8000c3a:	f000 f899 	bl	8000d70 <SD_MPU6050_SetGyroscope>

	/* Return OK */
	return SD_MPU6050_Result_Ok;
 8000c3e:	2300      	movs	r3, #0
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	3720      	adds	r7, #32
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}

08000c48 <SD_MPU6050_SetDataRate>:

SD_MPU6050_Result SD_MPU6050_SetDataRate(I2C_HandleTypeDef* I2Cx,SD_MPU6050* DataStruct, uint8_t rate)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b088      	sub	sp, #32
 8000c4c:	af02      	add	r7, sp, #8
 8000c4e:	60f8      	str	r0, [r7, #12]
 8000c50:	60b9      	str	r1, [r7, #8]
 8000c52:	4613      	mov	r3, r2
 8000c54:	71fb      	strb	r3, [r7, #7]
	uint8_t d[2];
	I2C_HandleTypeDef* Handle = I2Cx;
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	617b      	str	r3, [r7, #20]
	uint8_t address = DataStruct->Address;
 8000c5a:	68bb      	ldr	r3, [r7, #8]
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	74fb      	strb	r3, [r7, #19]
	/* Format array to send */
	d[0] = MPU6050_SMPLRT_DIV;
 8000c60:	2319      	movs	r3, #25
 8000c62:	743b      	strb	r3, [r7, #16]
	d[1] = rate;
 8000c64:	79fb      	ldrb	r3, [r7, #7]
 8000c66:	747b      	strb	r3, [r7, #17]

	/* Set data sample rate */
	while(HAL_I2C_Master_Transmit(Handle,(uint16_t)address,(uint8_t *)d,2,1000)!=HAL_OK);
 8000c68:	bf00      	nop
 8000c6a:	7cfb      	ldrb	r3, [r7, #19]
 8000c6c:	b299      	uxth	r1, r3
 8000c6e:	f107 0210 	add.w	r2, r7, #16
 8000c72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c76:	9300      	str	r3, [sp, #0]
 8000c78:	2302      	movs	r3, #2
 8000c7a:	6978      	ldr	r0, [r7, #20]
 8000c7c:	f000 ff90 	bl	8001ba0 <HAL_I2C_Master_Transmit>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d1f1      	bne.n	8000c6a <SD_MPU6050_SetDataRate+0x22>
	/*{
				return SD_MPU6050_Result_Error;
	}*/

	/* Return OK */
	return SD_MPU6050_Result_Ok;
 8000c86:	2300      	movs	r3, #0
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3718      	adds	r7, #24
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <SD_MPU6050_SetAccelerometer>:

SD_MPU6050_Result SD_MPU6050_SetAccelerometer(I2C_HandleTypeDef* I2Cx,SD_MPU6050* DataStruct, SD_MPU6050_Accelerometer AccelerometerSensitivity)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b088      	sub	sp, #32
 8000c94:	af02      	add	r7, sp, #8
 8000c96:	60f8      	str	r0, [r7, #12]
 8000c98:	60b9      	str	r1, [r7, #8]
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	71fb      	strb	r3, [r7, #7]
	uint8_t temp;
	I2C_HandleTypeDef* Handle = I2Cx;
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	617b      	str	r3, [r7, #20]
	uint8_t address = DataStruct->Address;
 8000ca2:	68bb      	ldr	r3, [r7, #8]
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	74fb      	strb	r3, [r7, #19]
	uint8_t regAdd =(uint8_t )MPU6050_ACCEL_CONFIG;
 8000ca8:	231c      	movs	r3, #28
 8000caa:	747b      	strb	r3, [r7, #17]

	/* Config accelerometer */
	while(HAL_I2C_Master_Transmit(Handle, (uint16_t)address,&regAdd, 1, 1000) != HAL_OK);
 8000cac:	bf00      	nop
 8000cae:	7cfb      	ldrb	r3, [r7, #19]
 8000cb0:	b299      	uxth	r1, r3
 8000cb2:	f107 0211 	add.w	r2, r7, #17
 8000cb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cba:	9300      	str	r3, [sp, #0]
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	6978      	ldr	r0, [r7, #20]
 8000cc0:	f000 ff6e 	bl	8001ba0 <HAL_I2C_Master_Transmit>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d1f1      	bne.n	8000cae <SD_MPU6050_SetAccelerometer+0x1e>
	/*{
				return SD_MPU6050_Result_Error;
	}*/
	while(HAL_I2C_Master_Receive(Handle, (uint16_t)address, &temp, 1, 1000) != HAL_OK);
 8000cca:	bf00      	nop
 8000ccc:	7cfb      	ldrb	r3, [r7, #19]
 8000cce:	b299      	uxth	r1, r3
 8000cd0:	f107 0212 	add.w	r2, r7, #18
 8000cd4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cd8:	9300      	str	r3, [sp, #0]
 8000cda:	2301      	movs	r3, #1
 8000cdc:	6978      	ldr	r0, [r7, #20]
 8000cde:	f001 f853 	bl	8001d88 <HAL_I2C_Master_Receive>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d1f1      	bne.n	8000ccc <SD_MPU6050_SetAccelerometer+0x3c>
	/*{
				return SD_MPU6050_Result_Error;
	}*/
	temp = (temp & 0xE7) | (uint8_t)AccelerometerSensitivity << 3;
 8000ce8:	7cbb      	ldrb	r3, [r7, #18]
 8000cea:	b25b      	sxtb	r3, r3
 8000cec:	f023 0318 	bic.w	r3, r3, #24
 8000cf0:	b25a      	sxtb	r2, r3
 8000cf2:	79fb      	ldrb	r3, [r7, #7]
 8000cf4:	00db      	lsls	r3, r3, #3
 8000cf6:	b25b      	sxtb	r3, r3
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	b25b      	sxtb	r3, r3
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	74bb      	strb	r3, [r7, #18]
	while(HAL_I2C_Master_Transmit(Handle, (uint16_t)address,&temp, 1, 1000) != HAL_OK);
 8000d00:	bf00      	nop
 8000d02:	7cfb      	ldrb	r3, [r7, #19]
 8000d04:	b299      	uxth	r1, r3
 8000d06:	f107 0212 	add.w	r2, r7, #18
 8000d0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d0e:	9300      	str	r3, [sp, #0]
 8000d10:	2301      	movs	r3, #1
 8000d12:	6978      	ldr	r0, [r7, #20]
 8000d14:	f000 ff44 	bl	8001ba0 <HAL_I2C_Master_Transmit>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d1f1      	bne.n	8000d02 <SD_MPU6050_SetAccelerometer+0x72>
	/*{
				return SD_MPU6050_Result_Error;
	}*/

	/* Set sensitivities for multiplying gyro and accelerometer data */
	switch (AccelerometerSensitivity) {
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	2b03      	cmp	r3, #3
 8000d22:	d81f      	bhi.n	8000d64 <SD_MPU6050_SetAccelerometer+0xd4>
 8000d24:	a201      	add	r2, pc, #4	; (adr r2, 8000d2c <SD_MPU6050_SetAccelerometer+0x9c>)
 8000d26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d2a:	bf00      	nop
 8000d2c:	08000d3d 	.word	0x08000d3d
 8000d30:	08000d47 	.word	0x08000d47
 8000d34:	08000d51 	.word	0x08000d51
 8000d38:	08000d5b 	.word	0x08000d5b
		case SD_MPU6050_Accelerometer_2G:
			DataStruct->Acce_Mult = (float)1 / MPU6050_ACCE_SENS_2;
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8000d42:	609a      	str	r2, [r3, #8]
			break;
 8000d44:	e00f      	b.n	8000d66 <SD_MPU6050_SetAccelerometer+0xd6>
		case SD_MPU6050_Accelerometer_4G:
			DataStruct->Acce_Mult = (float)1 / MPU6050_ACCE_SENS_4;
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8000d4c:	609a      	str	r2, [r3, #8]
			break;
 8000d4e:	e00a      	b.n	8000d66 <SD_MPU6050_SetAccelerometer+0xd6>
		case SD_MPU6050_Accelerometer_8G:
			DataStruct->Acce_Mult = (float)1 / MPU6050_ACCE_SENS_8;
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8000d56:	609a      	str	r2, [r3, #8]
			break;
 8000d58:	e005      	b.n	8000d66 <SD_MPU6050_SetAccelerometer+0xd6>
		case SD_MPU6050_Accelerometer_16G:
			DataStruct->Acce_Mult = (float)1 / MPU6050_ACCE_SENS_16;
 8000d5a:	68bb      	ldr	r3, [r7, #8]
 8000d5c:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8000d60:	609a      	str	r2, [r3, #8]
			break;
 8000d62:	e000      	b.n	8000d66 <SD_MPU6050_SetAccelerometer+0xd6>
		default:
			break;
 8000d64:	bf00      	nop
		}

	/* Return OK */
	return SD_MPU6050_Result_Ok;
 8000d66:	2300      	movs	r3, #0
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3718      	adds	r7, #24
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}

08000d70 <SD_MPU6050_SetGyroscope>:

SD_MPU6050_Result SD_MPU6050_SetGyroscope(I2C_HandleTypeDef* I2Cx,SD_MPU6050* DataStruct, SD_MPU6050_Gyroscope GyroscopeSensitivity)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b088      	sub	sp, #32
 8000d74:	af02      	add	r7, sp, #8
 8000d76:	60f8      	str	r0, [r7, #12]
 8000d78:	60b9      	str	r1, [r7, #8]
 8000d7a:	4613      	mov	r3, r2
 8000d7c:	71fb      	strb	r3, [r7, #7]
	uint8_t temp;
	I2C_HandleTypeDef* Handle = I2Cx;
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	617b      	str	r3, [r7, #20]
	uint8_t address = DataStruct->Address;
 8000d82:	68bb      	ldr	r3, [r7, #8]
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	74fb      	strb	r3, [r7, #19]
	uint8_t regAdd =(uint8_t )MPU6050_GYRO_CONFIG;
 8000d88:	231b      	movs	r3, #27
 8000d8a:	747b      	strb	r3, [r7, #17]

	/* Config gyroscope */
	while(HAL_I2C_Master_Transmit(Handle, (uint16_t)address,&regAdd, 1, 1000) != HAL_OK);
 8000d8c:	bf00      	nop
 8000d8e:	7cfb      	ldrb	r3, [r7, #19]
 8000d90:	b299      	uxth	r1, r3
 8000d92:	f107 0211 	add.w	r2, r7, #17
 8000d96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d9a:	9300      	str	r3, [sp, #0]
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	6978      	ldr	r0, [r7, #20]
 8000da0:	f000 fefe 	bl	8001ba0 <HAL_I2C_Master_Transmit>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d1f1      	bne.n	8000d8e <SD_MPU6050_SetGyroscope+0x1e>
	/*{
				return SD_MPU6050_Result_Error;
	}*/
	while(HAL_I2C_Master_Receive(Handle, (uint16_t)address, &temp, 1, 1000) != HAL_OK);
 8000daa:	bf00      	nop
 8000dac:	7cfb      	ldrb	r3, [r7, #19]
 8000dae:	b299      	uxth	r1, r3
 8000db0:	f107 0212 	add.w	r2, r7, #18
 8000db4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000db8:	9300      	str	r3, [sp, #0]
 8000dba:	2301      	movs	r3, #1
 8000dbc:	6978      	ldr	r0, [r7, #20]
 8000dbe:	f000 ffe3 	bl	8001d88 <HAL_I2C_Master_Receive>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d1f1      	bne.n	8000dac <SD_MPU6050_SetGyroscope+0x3c>
	/*{
				return SD_MPU6050_Result_Error;
	}*/
	temp = (temp & 0xE7) | (uint8_t)GyroscopeSensitivity << 3;
 8000dc8:	7cbb      	ldrb	r3, [r7, #18]
 8000dca:	b25b      	sxtb	r3, r3
 8000dcc:	f023 0318 	bic.w	r3, r3, #24
 8000dd0:	b25a      	sxtb	r2, r3
 8000dd2:	79fb      	ldrb	r3, [r7, #7]
 8000dd4:	00db      	lsls	r3, r3, #3
 8000dd6:	b25b      	sxtb	r3, r3
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	b25b      	sxtb	r3, r3
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	74bb      	strb	r3, [r7, #18]
	while(HAL_I2C_Master_Transmit(Handle, (uint16_t)address,&temp, 1, 1000) != HAL_OK);
 8000de0:	bf00      	nop
 8000de2:	7cfb      	ldrb	r3, [r7, #19]
 8000de4:	b299      	uxth	r1, r3
 8000de6:	f107 0212 	add.w	r2, r7, #18
 8000dea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dee:	9300      	str	r3, [sp, #0]
 8000df0:	2301      	movs	r3, #1
 8000df2:	6978      	ldr	r0, [r7, #20]
 8000df4:	f000 fed4 	bl	8001ba0 <HAL_I2C_Master_Transmit>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d1f1      	bne.n	8000de2 <SD_MPU6050_SetGyroscope+0x72>
	/*{
				return SD_MPU6050_Result_Error;
	}*/

	switch (GyroscopeSensitivity) {
 8000dfe:	79fb      	ldrb	r3, [r7, #7]
 8000e00:	2b03      	cmp	r3, #3
 8000e02:	d81b      	bhi.n	8000e3c <SD_MPU6050_SetGyroscope+0xcc>
 8000e04:	a201      	add	r2, pc, #4	; (adr r2, 8000e0c <SD_MPU6050_SetGyroscope+0x9c>)
 8000e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e0a:	bf00      	nop
 8000e0c:	08000e1d 	.word	0x08000e1d
 8000e10:	08000e25 	.word	0x08000e25
 8000e14:	08000e2d 	.word	0x08000e2d
 8000e18:	08000e35 	.word	0x08000e35
			case SD_MPU6050_Gyroscope_250s:
				DataStruct->Gyro_Mult = (float)1 / MPU6050_GYRO_SENS_250;
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	4a0a      	ldr	r2, [pc, #40]	; (8000e48 <SD_MPU6050_SetGyroscope+0xd8>)
 8000e20:	605a      	str	r2, [r3, #4]
				break;
 8000e22:	e00c      	b.n	8000e3e <SD_MPU6050_SetGyroscope+0xce>
			case SD_MPU6050_Gyroscope_500s:
				DataStruct->Gyro_Mult = (float)1 / MPU6050_GYRO_SENS_500;
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	4a09      	ldr	r2, [pc, #36]	; (8000e4c <SD_MPU6050_SetGyroscope+0xdc>)
 8000e28:	605a      	str	r2, [r3, #4]
				break;
 8000e2a:	e008      	b.n	8000e3e <SD_MPU6050_SetGyroscope+0xce>
			case SD_MPU6050_Gyroscope_1000s:
				DataStruct->Gyro_Mult = (float)1 / MPU6050_GYRO_SENS_1000;
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	4a08      	ldr	r2, [pc, #32]	; (8000e50 <SD_MPU6050_SetGyroscope+0xe0>)
 8000e30:	605a      	str	r2, [r3, #4]
				break;
 8000e32:	e004      	b.n	8000e3e <SD_MPU6050_SetGyroscope+0xce>
			case SD_MPU6050_Gyroscope_2000s:
				DataStruct->Gyro_Mult = (float)1 / MPU6050_GYRO_SENS_2000;
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	4a07      	ldr	r2, [pc, #28]	; (8000e54 <SD_MPU6050_SetGyroscope+0xe4>)
 8000e38:	605a      	str	r2, [r3, #4]
				break;
 8000e3a:	e000      	b.n	8000e3e <SD_MPU6050_SetGyroscope+0xce>
			default:
				break;
 8000e3c:	bf00      	nop
		}
	/* Return OK */
	return SD_MPU6050_Result_Ok;
 8000e3e:	2300      	movs	r3, #0
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	3718      	adds	r7, #24
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	3bfa232d 	.word	0x3bfa232d
 8000e4c:	3c7a232d 	.word	0x3c7a232d
 8000e50:	3cf9c190 	.word	0x3cf9c190
 8000e54:	3d79c190 	.word	0x3d79c190

08000e58 <SD_MPU6050_ReadAll>:

	/* Return OK */
	return SD_MPU6050_Result_Ok;
}
SD_MPU6050_Result SD_MPU6050_ReadAll(I2C_HandleTypeDef* I2Cx,SD_MPU6050* DataStruct)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b08c      	sub	sp, #48	; 0x30
 8000e5c:	af02      	add	r7, sp, #8
 8000e5e:	6078      	str	r0, [r7, #4]
 8000e60:	6039      	str	r1, [r7, #0]
	uint8_t data[14];
	int16_t temp;
	uint8_t reg = MPU6050_ACCEL_XOUT_H;
 8000e62:	233b      	movs	r3, #59	; 0x3b
 8000e64:	73fb      	strb	r3, [r7, #15]
	I2C_HandleTypeDef* Handle = I2Cx;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t address = DataStruct->Address;
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	/* Read full raw data, 14bytes */
	while(HAL_I2C_Master_Transmit(Handle, (uint16_t)address, &reg, 1, 1000) != HAL_OK);
 8000e72:	bf00      	nop
 8000e74:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000e78:	b299      	uxth	r1, r3
 8000e7a:	f107 020f 	add.w	r2, r7, #15
 8000e7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e82:	9300      	str	r3, [sp, #0]
 8000e84:	2301      	movs	r3, #1
 8000e86:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000e88:	f000 fe8a 	bl	8001ba0 <HAL_I2C_Master_Transmit>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d1f0      	bne.n	8000e74 <SD_MPU6050_ReadAll+0x1c>

	while(HAL_I2C_Master_Receive(Handle, (uint16_t)address, data, 14, 1000) != HAL_OK);
 8000e92:	bf00      	nop
 8000e94:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000e98:	b299      	uxth	r1, r3
 8000e9a:	f107 0210 	add.w	r2, r7, #16
 8000e9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ea2:	9300      	str	r3, [sp, #0]
 8000ea4:	230e      	movs	r3, #14
 8000ea6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000ea8:	f000 ff6e 	bl	8001d88 <HAL_I2C_Master_Receive>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d1f0      	bne.n	8000e94 <SD_MPU6050_ReadAll+0x3c>

	/* Format accelerometer data */
	DataStruct->Accelerometer_X = (int16_t)(data[0] << 8 | data[1]);
 8000eb2:	7c3b      	ldrb	r3, [r7, #16]
 8000eb4:	021b      	lsls	r3, r3, #8
 8000eb6:	b21a      	sxth	r2, r3
 8000eb8:	7c7b      	ldrb	r3, [r7, #17]
 8000eba:	b21b      	sxth	r3, r3
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	b21a      	sxth	r2, r3
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	819a      	strh	r2, [r3, #12]
	DataStruct->Accelerometer_Y = (int16_t)(data[2] << 8 | data[3]);
 8000ec4:	7cbb      	ldrb	r3, [r7, #18]
 8000ec6:	021b      	lsls	r3, r3, #8
 8000ec8:	b21a      	sxth	r2, r3
 8000eca:	7cfb      	ldrb	r3, [r7, #19]
 8000ecc:	b21b      	sxth	r3, r3
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	b21a      	sxth	r2, r3
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	81da      	strh	r2, [r3, #14]
	DataStruct->Accelerometer_Z = (int16_t)(data[4] << 8 | data[5]);
 8000ed6:	7d3b      	ldrb	r3, [r7, #20]
 8000ed8:	021b      	lsls	r3, r3, #8
 8000eda:	b21a      	sxth	r2, r3
 8000edc:	7d7b      	ldrb	r3, [r7, #21]
 8000ede:	b21b      	sxth	r3, r3
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	b21a      	sxth	r2, r3
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	821a      	strh	r2, [r3, #16]

	/* Format temperature */
	temp = (data[6] << 8 | data[7]);
 8000ee8:	7dbb      	ldrb	r3, [r7, #22]
 8000eea:	021b      	lsls	r3, r3, #8
 8000eec:	b21a      	sxth	r2, r3
 8000eee:	7dfb      	ldrb	r3, [r7, #23]
 8000ef0:	b21b      	sxth	r3, r3
 8000ef2:	4313      	orrs	r3, r2
 8000ef4:	843b      	strh	r3, [r7, #32]
	DataStruct->Temperature = (float)((float)((int16_t)temp) / (float)340.0 + (float)36.53);
 8000ef6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8000efa:	ee07 3a90 	vmov	s15, r3
 8000efe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f02:	eddf 6a15 	vldr	s13, [pc, #84]	; 8000f58 <SD_MPU6050_ReadAll+0x100>
 8000f06:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f0a:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8000f5c <SD_MPU6050_ReadAll+0x104>
 8000f0e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	edc3 7a06 	vstr	s15, [r3, #24]

	/* Format gyroscope data */
	DataStruct->Gyroscope_X = (int16_t)(data[8] << 8 | data[9]);
 8000f18:	7e3b      	ldrb	r3, [r7, #24]
 8000f1a:	021b      	lsls	r3, r3, #8
 8000f1c:	b21a      	sxth	r2, r3
 8000f1e:	7e7b      	ldrb	r3, [r7, #25]
 8000f20:	b21b      	sxth	r3, r3
 8000f22:	4313      	orrs	r3, r2
 8000f24:	b21a      	sxth	r2, r3
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	825a      	strh	r2, [r3, #18]
	DataStruct->Gyroscope_Y = (int16_t)(data[10] << 8 | data[11]);
 8000f2a:	7ebb      	ldrb	r3, [r7, #26]
 8000f2c:	021b      	lsls	r3, r3, #8
 8000f2e:	b21a      	sxth	r2, r3
 8000f30:	7efb      	ldrb	r3, [r7, #27]
 8000f32:	b21b      	sxth	r3, r3
 8000f34:	4313      	orrs	r3, r2
 8000f36:	b21a      	sxth	r2, r3
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	829a      	strh	r2, [r3, #20]
	DataStruct->Gyroscope_Z = (int16_t)(data[12] << 8 | data[13]);
 8000f3c:	7f3b      	ldrb	r3, [r7, #28]
 8000f3e:	021b      	lsls	r3, r3, #8
 8000f40:	b21a      	sxth	r2, r3
 8000f42:	7f7b      	ldrb	r3, [r7, #29]
 8000f44:	b21b      	sxth	r3, r3
 8000f46:	4313      	orrs	r3, r2
 8000f48:	b21a      	sxth	r2, r3
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	82da      	strh	r2, [r3, #22]

	/* Return OK */
	return SD_MPU6050_Result_Ok;
 8000f4e:	2300      	movs	r3, #0
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3728      	adds	r7, #40	; 0x28
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	43aa0000 	.word	0x43aa0000
 8000f5c:	42121eb8 	.word	0x42121eb8

08000f60 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000f64:	4b1b      	ldr	r3, [pc, #108]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f66:	4a1c      	ldr	r2, [pc, #112]	; (8000fd8 <MX_SPI1_Init+0x78>)
 8000f68:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f6a:	4b1a      	ldr	r3, [pc, #104]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f6c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f70:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f72:	4b18      	ldr	r3, [pc, #96]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f78:	4b16      	ldr	r3, [pc, #88]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f7a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000f7e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f80:	4b14      	ldr	r3, [pc, #80]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f86:	4b13      	ldr	r3, [pc, #76]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f8c:	4b11      	ldr	r3, [pc, #68]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f92:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000f94:	4b0f      	ldr	r3, [pc, #60]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f96:	2208      	movs	r2, #8
 8000f98:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f9a:	4b0e      	ldr	r3, [pc, #56]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fa0:	4b0c      	ldr	r3, [pc, #48]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fa6:	4b0b      	ldr	r3, [pc, #44]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000fac:	4b09      	ldr	r3, [pc, #36]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000fae:	2207      	movs	r2, #7
 8000fb0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000fb2:	4b08      	ldr	r3, [pc, #32]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000fb8:	4b06      	ldr	r3, [pc, #24]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000fba:	2208      	movs	r2, #8
 8000fbc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000fbe:	4805      	ldr	r0, [pc, #20]	; (8000fd4 <MX_SPI1_Init+0x74>)
 8000fc0:	f002 fd1a 	bl	80039f8 <HAL_SPI_Init>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000fca:	f7ff fdc3 	bl	8000b54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000fce:	bf00      	nop
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	20000704 	.word	0x20000704
 8000fd8:	40013000 	.word	0x40013000

08000fdc <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000fe0:	4b1b      	ldr	r3, [pc, #108]	; (8001050 <MX_SPI3_Init+0x74>)
 8000fe2:	4a1c      	ldr	r2, [pc, #112]	; (8001054 <MX_SPI3_Init+0x78>)
 8000fe4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000fe6:	4b1a      	ldr	r3, [pc, #104]	; (8001050 <MX_SPI3_Init+0x74>)
 8000fe8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000fec:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000fee:	4b18      	ldr	r3, [pc, #96]	; (8001050 <MX_SPI3_Init+0x74>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000ff4:	4b16      	ldr	r3, [pc, #88]	; (8001050 <MX_SPI3_Init+0x74>)
 8000ff6:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000ffa:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ffc:	4b14      	ldr	r3, [pc, #80]	; (8001050 <MX_SPI3_Init+0x74>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001002:	4b13      	ldr	r3, [pc, #76]	; (8001050 <MX_SPI3_Init+0x74>)
 8001004:	2200      	movs	r2, #0
 8001006:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001008:	4b11      	ldr	r3, [pc, #68]	; (8001050 <MX_SPI3_Init+0x74>)
 800100a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800100e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001010:	4b0f      	ldr	r3, [pc, #60]	; (8001050 <MX_SPI3_Init+0x74>)
 8001012:	2200      	movs	r2, #0
 8001014:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001016:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <MX_SPI3_Init+0x74>)
 8001018:	2200      	movs	r2, #0
 800101a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800101c:	4b0c      	ldr	r3, [pc, #48]	; (8001050 <MX_SPI3_Init+0x74>)
 800101e:	2200      	movs	r2, #0
 8001020:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001022:	4b0b      	ldr	r3, [pc, #44]	; (8001050 <MX_SPI3_Init+0x74>)
 8001024:	2200      	movs	r2, #0
 8001026:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001028:	4b09      	ldr	r3, [pc, #36]	; (8001050 <MX_SPI3_Init+0x74>)
 800102a:	2207      	movs	r2, #7
 800102c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800102e:	4b08      	ldr	r3, [pc, #32]	; (8001050 <MX_SPI3_Init+0x74>)
 8001030:	2200      	movs	r2, #0
 8001032:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001034:	4b06      	ldr	r3, [pc, #24]	; (8001050 <MX_SPI3_Init+0x74>)
 8001036:	2208      	movs	r2, #8
 8001038:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800103a:	4805      	ldr	r0, [pc, #20]	; (8001050 <MX_SPI3_Init+0x74>)
 800103c:	f002 fcdc 	bl	80039f8 <HAL_SPI_Init>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001046:	f7ff fd85 	bl	8000b54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800104a:	bf00      	nop
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	200006a0 	.word	0x200006a0
 8001054:	40003c00 	.word	0x40003c00

08001058 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b08c      	sub	sp, #48	; 0x30
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001060:	f107 031c 	add.w	r3, r7, #28
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]
 800106a:	609a      	str	r2, [r3, #8]
 800106c:	60da      	str	r2, [r3, #12]
 800106e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a2e      	ldr	r2, [pc, #184]	; (8001130 <HAL_SPI_MspInit+0xd8>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d129      	bne.n	80010ce <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800107a:	4b2e      	ldr	r3, [pc, #184]	; (8001134 <HAL_SPI_MspInit+0xdc>)
 800107c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800107e:	4a2d      	ldr	r2, [pc, #180]	; (8001134 <HAL_SPI_MspInit+0xdc>)
 8001080:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001084:	6613      	str	r3, [r2, #96]	; 0x60
 8001086:	4b2b      	ldr	r3, [pc, #172]	; (8001134 <HAL_SPI_MspInit+0xdc>)
 8001088:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800108a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800108e:	61bb      	str	r3, [r7, #24]
 8001090:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001092:	4b28      	ldr	r3, [pc, #160]	; (8001134 <HAL_SPI_MspInit+0xdc>)
 8001094:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001096:	4a27      	ldr	r2, [pc, #156]	; (8001134 <HAL_SPI_MspInit+0xdc>)
 8001098:	f043 0301 	orr.w	r3, r3, #1
 800109c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800109e:	4b25      	ldr	r3, [pc, #148]	; (8001134 <HAL_SPI_MspInit+0xdc>)
 80010a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010a2:	f003 0301 	and.w	r3, r3, #1
 80010a6:	617b      	str	r3, [r7, #20]
 80010a8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80010aa:	23e0      	movs	r3, #224	; 0xe0
 80010ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ae:	2302      	movs	r3, #2
 80010b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b2:	2300      	movs	r3, #0
 80010b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010b6:	2303      	movs	r3, #3
 80010b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80010ba:	2305      	movs	r3, #5
 80010bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010be:	f107 031c 	add.w	r3, r7, #28
 80010c2:	4619      	mov	r1, r3
 80010c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010c8:	f000 fb3e 	bl	8001748 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80010cc:	e02c      	b.n	8001128 <HAL_SPI_MspInit+0xd0>
  else if(spiHandle->Instance==SPI3)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4a19      	ldr	r2, [pc, #100]	; (8001138 <HAL_SPI_MspInit+0xe0>)
 80010d4:	4293      	cmp	r3, r2
 80010d6:	d127      	bne.n	8001128 <HAL_SPI_MspInit+0xd0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80010d8:	4b16      	ldr	r3, [pc, #88]	; (8001134 <HAL_SPI_MspInit+0xdc>)
 80010da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010dc:	4a15      	ldr	r2, [pc, #84]	; (8001134 <HAL_SPI_MspInit+0xdc>)
 80010de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80010e2:	6593      	str	r3, [r2, #88]	; 0x58
 80010e4:	4b13      	ldr	r3, [pc, #76]	; (8001134 <HAL_SPI_MspInit+0xdc>)
 80010e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80010ec:	613b      	str	r3, [r7, #16]
 80010ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f0:	4b10      	ldr	r3, [pc, #64]	; (8001134 <HAL_SPI_MspInit+0xdc>)
 80010f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010f4:	4a0f      	ldr	r2, [pc, #60]	; (8001134 <HAL_SPI_MspInit+0xdc>)
 80010f6:	f043 0302 	orr.w	r3, r3, #2
 80010fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010fc:	4b0d      	ldr	r3, [pc, #52]	; (8001134 <HAL_SPI_MspInit+0xdc>)
 80010fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001100:	f003 0302 	and.w	r3, r3, #2
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001108:	2338      	movs	r3, #56	; 0x38
 800110a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110c:	2302      	movs	r3, #2
 800110e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001114:	2303      	movs	r3, #3
 8001116:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001118:	2306      	movs	r3, #6
 800111a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800111c:	f107 031c 	add.w	r3, r7, #28
 8001120:	4619      	mov	r1, r3
 8001122:	4806      	ldr	r0, [pc, #24]	; (800113c <HAL_SPI_MspInit+0xe4>)
 8001124:	f000 fb10 	bl	8001748 <HAL_GPIO_Init>
}
 8001128:	bf00      	nop
 800112a:	3730      	adds	r7, #48	; 0x30
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	40013000 	.word	0x40013000
 8001134:	40021000 	.word	0x40021000
 8001138:	40003c00 	.word	0x40003c00
 800113c:	48000400 	.word	0x48000400

08001140 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001146:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <HAL_MspInit+0x44>)
 8001148:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800114a:	4a0e      	ldr	r2, [pc, #56]	; (8001184 <HAL_MspInit+0x44>)
 800114c:	f043 0301 	orr.w	r3, r3, #1
 8001150:	6613      	str	r3, [r2, #96]	; 0x60
 8001152:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <HAL_MspInit+0x44>)
 8001154:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001156:	f003 0301 	and.w	r3, r3, #1
 800115a:	607b      	str	r3, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800115e:	4b09      	ldr	r3, [pc, #36]	; (8001184 <HAL_MspInit+0x44>)
 8001160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001162:	4a08      	ldr	r2, [pc, #32]	; (8001184 <HAL_MspInit+0x44>)
 8001164:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001168:	6593      	str	r3, [r2, #88]	; 0x58
 800116a:	4b06      	ldr	r3, [pc, #24]	; (8001184 <HAL_MspInit+0x44>)
 800116c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800116e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001172:	603b      	str	r3, [r7, #0]
 8001174:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001176:	bf00      	nop
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	40021000 	.word	0x40021000

08001188 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b08c      	sub	sp, #48	; 0x30
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001190:	2300      	movs	r3, #0
 8001192:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001194:	2300      	movs	r3, #0
 8001196:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM16 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8001198:	2200      	movs	r2, #0
 800119a:	6879      	ldr	r1, [r7, #4]
 800119c:	2019      	movs	r0, #25
 800119e:	f000 faa9 	bl	80016f4 <HAL_NVIC_SetPriority>

  /* Enable the TIM16 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80011a2:	2019      	movs	r0, #25
 80011a4:	f000 fac2 	bl	800172c <HAL_NVIC_EnableIRQ>
  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 80011a8:	4b1e      	ldr	r3, [pc, #120]	; (8001224 <HAL_InitTick+0x9c>)
 80011aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011ac:	4a1d      	ldr	r2, [pc, #116]	; (8001224 <HAL_InitTick+0x9c>)
 80011ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011b2:	6613      	str	r3, [r2, #96]	; 0x60
 80011b4:	4b1b      	ldr	r3, [pc, #108]	; (8001224 <HAL_InitTick+0x9c>)
 80011b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011bc:	60fb      	str	r3, [r7, #12]
 80011be:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80011c0:	f107 0210 	add.w	r2, r7, #16
 80011c4:	f107 0314 	add.w	r3, r7, #20
 80011c8:	4611      	mov	r1, r2
 80011ca:	4618      	mov	r0, r3
 80011cc:	f002 f88c 	bl	80032e8 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80011d0:	f002 f874 	bl	80032bc <HAL_RCC_GetPCLK2Freq>
 80011d4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80011d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011d8:	4a13      	ldr	r2, [pc, #76]	; (8001228 <HAL_InitTick+0xa0>)
 80011da:	fba2 2303 	umull	r2, r3, r2, r3
 80011de:	0c9b      	lsrs	r3, r3, #18
 80011e0:	3b01      	subs	r3, #1
 80011e2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 80011e4:	4b11      	ldr	r3, [pc, #68]	; (800122c <HAL_InitTick+0xa4>)
 80011e6:	4a12      	ldr	r2, [pc, #72]	; (8001230 <HAL_InitTick+0xa8>)
 80011e8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 80011ea:	4b10      	ldr	r3, [pc, #64]	; (800122c <HAL_InitTick+0xa4>)
 80011ec:	f240 32e7 	movw	r2, #999	; 0x3e7
 80011f0:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 80011f2:	4a0e      	ldr	r2, [pc, #56]	; (800122c <HAL_InitTick+0xa4>)
 80011f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011f6:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 80011f8:	4b0c      	ldr	r3, [pc, #48]	; (800122c <HAL_InitTick+0xa4>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011fe:	4b0b      	ldr	r3, [pc, #44]	; (800122c <HAL_InitTick+0xa4>)
 8001200:	2200      	movs	r2, #0
 8001202:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim16) == HAL_OK)
 8001204:	4809      	ldr	r0, [pc, #36]	; (800122c <HAL_InitTick+0xa4>)
 8001206:	f003 f80d 	bl	8004224 <HAL_TIM_Base_Init>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d104      	bne.n	800121a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim16);
 8001210:	4806      	ldr	r0, [pc, #24]	; (800122c <HAL_InitTick+0xa4>)
 8001212:	f003 f869 	bl	80042e8 <HAL_TIM_Base_Start_IT>
 8001216:	4603      	mov	r3, r0
 8001218:	e000      	b.n	800121c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800121a:	2301      	movs	r3, #1
}
 800121c:	4618      	mov	r0, r3
 800121e:	3730      	adds	r7, #48	; 0x30
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40021000 	.word	0x40021000
 8001228:	431bde83 	.word	0x431bde83
 800122c:	20000768 	.word	0x20000768
 8001230:	40014400 	.word	0x40014400

08001234 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001238:	e7fe      	b.n	8001238 <NMI_Handler+0x4>

0800123a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800123a:	b480      	push	{r7}
 800123c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800123e:	e7fe      	b.n	800123e <HardFault_Handler+0x4>

08001240 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001244:	e7fe      	b.n	8001244 <MemManage_Handler+0x4>

08001246 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001246:	b480      	push	{r7}
 8001248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800124a:	e7fe      	b.n	800124a <BusFault_Handler+0x4>

0800124c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001250:	e7fe      	b.n	8001250 <UsageFault_Handler+0x4>

08001252 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001252:	b480      	push	{r7}
 8001254:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001256:	bf00      	nop
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr

08001260 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001264:	bf00      	nop
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr

0800126e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800126e:	b480      	push	{r7}
 8001270:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001272:	bf00      	nop
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr

0800127c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
	...

0800128c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001290:	4802      	ldr	r0, [pc, #8]	; (800129c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001292:	f003 f87d 	bl	8004390 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	20000768 	.word	0x20000768

080012a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b086      	sub	sp, #24
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012a8:	4a14      	ldr	r2, [pc, #80]	; (80012fc <_sbrk+0x5c>)
 80012aa:	4b15      	ldr	r3, [pc, #84]	; (8001300 <_sbrk+0x60>)
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012b4:	4b13      	ldr	r3, [pc, #76]	; (8001304 <_sbrk+0x64>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d102      	bne.n	80012c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012bc:	4b11      	ldr	r3, [pc, #68]	; (8001304 <_sbrk+0x64>)
 80012be:	4a12      	ldr	r2, [pc, #72]	; (8001308 <_sbrk+0x68>)
 80012c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012c2:	4b10      	ldr	r3, [pc, #64]	; (8001304 <_sbrk+0x64>)
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4413      	add	r3, r2
 80012ca:	693a      	ldr	r2, [r7, #16]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d207      	bcs.n	80012e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012d0:	f006 fe7c 	bl	8007fcc <__errno>
 80012d4:	4603      	mov	r3, r0
 80012d6:	220c      	movs	r2, #12
 80012d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012de:	e009      	b.n	80012f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012e0:	4b08      	ldr	r3, [pc, #32]	; (8001304 <_sbrk+0x64>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012e6:	4b07      	ldr	r3, [pc, #28]	; (8001304 <_sbrk+0x64>)
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4413      	add	r3, r2
 80012ee:	4a05      	ldr	r2, [pc, #20]	; (8001304 <_sbrk+0x64>)
 80012f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012f2:	68fb      	ldr	r3, [r7, #12]
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3718      	adds	r7, #24
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	20010000 	.word	0x20010000
 8001300:	00000400 	.word	0x00000400
 8001304:	200000b8 	.word	0x200000b8
 8001308:	20000cc0 	.word	0x20000cc0

0800130c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001310:	4b15      	ldr	r3, [pc, #84]	; (8001368 <SystemInit+0x5c>)
 8001312:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001316:	4a14      	ldr	r2, [pc, #80]	; (8001368 <SystemInit+0x5c>)
 8001318:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800131c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001320:	4b12      	ldr	r3, [pc, #72]	; (800136c <SystemInit+0x60>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a11      	ldr	r2, [pc, #68]	; (800136c <SystemInit+0x60>)
 8001326:	f043 0301 	orr.w	r3, r3, #1
 800132a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800132c:	4b0f      	ldr	r3, [pc, #60]	; (800136c <SystemInit+0x60>)
 800132e:	2200      	movs	r2, #0
 8001330:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001332:	4b0e      	ldr	r3, [pc, #56]	; (800136c <SystemInit+0x60>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a0d      	ldr	r2, [pc, #52]	; (800136c <SystemInit+0x60>)
 8001338:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800133c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001340:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001342:	4b0a      	ldr	r3, [pc, #40]	; (800136c <SystemInit+0x60>)
 8001344:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001348:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800134a:	4b08      	ldr	r3, [pc, #32]	; (800136c <SystemInit+0x60>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a07      	ldr	r2, [pc, #28]	; (800136c <SystemInit+0x60>)
 8001350:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001354:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001356:	4b05      	ldr	r3, [pc, #20]	; (800136c <SystemInit+0x60>)
 8001358:	2200      	movs	r2, #0
 800135a:	619a      	str	r2, [r3, #24]
}
 800135c:	bf00      	nop
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	e000ed00 	.word	0xe000ed00
 800136c:	40021000 	.word	0x40021000

08001370 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001374:	4b14      	ldr	r3, [pc, #80]	; (80013c8 <MX_USART2_UART_Init+0x58>)
 8001376:	4a15      	ldr	r2, [pc, #84]	; (80013cc <MX_USART2_UART_Init+0x5c>)
 8001378:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800137a:	4b13      	ldr	r3, [pc, #76]	; (80013c8 <MX_USART2_UART_Init+0x58>)
 800137c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001380:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001382:	4b11      	ldr	r3, [pc, #68]	; (80013c8 <MX_USART2_UART_Init+0x58>)
 8001384:	2200      	movs	r2, #0
 8001386:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001388:	4b0f      	ldr	r3, [pc, #60]	; (80013c8 <MX_USART2_UART_Init+0x58>)
 800138a:	2200      	movs	r2, #0
 800138c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800138e:	4b0e      	ldr	r3, [pc, #56]	; (80013c8 <MX_USART2_UART_Init+0x58>)
 8001390:	2200      	movs	r2, #0
 8001392:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001394:	4b0c      	ldr	r3, [pc, #48]	; (80013c8 <MX_USART2_UART_Init+0x58>)
 8001396:	220c      	movs	r2, #12
 8001398:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800139a:	4b0b      	ldr	r3, [pc, #44]	; (80013c8 <MX_USART2_UART_Init+0x58>)
 800139c:	2200      	movs	r2, #0
 800139e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013a0:	4b09      	ldr	r3, [pc, #36]	; (80013c8 <MX_USART2_UART_Init+0x58>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013a6:	4b08      	ldr	r3, [pc, #32]	; (80013c8 <MX_USART2_UART_Init+0x58>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013ac:	4b06      	ldr	r3, [pc, #24]	; (80013c8 <MX_USART2_UART_Init+0x58>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013b2:	4805      	ldr	r0, [pc, #20]	; (80013c8 <MX_USART2_UART_Init+0x58>)
 80013b4:	f003 f9b6 	bl	8004724 <HAL_UART_Init>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80013be:	f7ff fbc9 	bl	8000b54 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	200007b4 	.word	0x200007b4
 80013cc:	40004400 	.word	0x40004400

080013d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b08a      	sub	sp, #40	; 0x28
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d8:	f107 0314 	add.w	r3, r7, #20
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	605a      	str	r2, [r3, #4]
 80013e2:	609a      	str	r2, [r3, #8]
 80013e4:	60da      	str	r2, [r3, #12]
 80013e6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a20      	ldr	r2, [pc, #128]	; (8001470 <HAL_UART_MspInit+0xa0>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d13a      	bne.n	8001468 <HAL_UART_MspInit+0x98>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013f2:	4b20      	ldr	r3, [pc, #128]	; (8001474 <HAL_UART_MspInit+0xa4>)
 80013f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013f6:	4a1f      	ldr	r2, [pc, #124]	; (8001474 <HAL_UART_MspInit+0xa4>)
 80013f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013fc:	6593      	str	r3, [r2, #88]	; 0x58
 80013fe:	4b1d      	ldr	r3, [pc, #116]	; (8001474 <HAL_UART_MspInit+0xa4>)
 8001400:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001402:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001406:	613b      	str	r3, [r7, #16]
 8001408:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800140a:	4b1a      	ldr	r3, [pc, #104]	; (8001474 <HAL_UART_MspInit+0xa4>)
 800140c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800140e:	4a19      	ldr	r2, [pc, #100]	; (8001474 <HAL_UART_MspInit+0xa4>)
 8001410:	f043 0301 	orr.w	r3, r3, #1
 8001414:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001416:	4b17      	ldr	r3, [pc, #92]	; (8001474 <HAL_UART_MspInit+0xa4>)
 8001418:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001422:	2304      	movs	r3, #4
 8001424:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001426:	2302      	movs	r3, #2
 8001428:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	2300      	movs	r3, #0
 800142c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800142e:	2303      	movs	r3, #3
 8001430:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001432:	2307      	movs	r3, #7
 8001434:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001436:	f107 0314 	add.w	r3, r7, #20
 800143a:	4619      	mov	r1, r3
 800143c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001440:	f000 f982 	bl	8001748 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001444:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001448:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800144a:	2302      	movs	r3, #2
 800144c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144e:	2300      	movs	r3, #0
 8001450:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001452:	2303      	movs	r3, #3
 8001454:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001456:	2303      	movs	r3, #3
 8001458:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800145a:	f107 0314 	add.w	r3, r7, #20
 800145e:	4619      	mov	r1, r3
 8001460:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001464:	f000 f970 	bl	8001748 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001468:	bf00      	nop
 800146a:	3728      	adds	r7, #40	; 0x28
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	40004400 	.word	0x40004400
 8001474:	40021000 	.word	0x40021000

08001478 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001478:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014b0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800147c:	f7ff ff46 	bl	800130c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001480:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001482:	e003      	b.n	800148c <LoopCopyDataInit>

08001484 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001484:	4b0b      	ldr	r3, [pc, #44]	; (80014b4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001486:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001488:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800148a:	3104      	adds	r1, #4

0800148c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800148c:	480a      	ldr	r0, [pc, #40]	; (80014b8 <LoopForever+0xa>)
	ldr	r3, =_edata
 800148e:	4b0b      	ldr	r3, [pc, #44]	; (80014bc <LoopForever+0xe>)
	adds	r2, r0, r1
 8001490:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001492:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001494:	d3f6      	bcc.n	8001484 <CopyDataInit>
	ldr	r2, =_sbss
 8001496:	4a0a      	ldr	r2, [pc, #40]	; (80014c0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001498:	e002      	b.n	80014a0 <LoopFillZerobss>

0800149a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800149a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800149c:	f842 3b04 	str.w	r3, [r2], #4

080014a0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80014a0:	4b08      	ldr	r3, [pc, #32]	; (80014c4 <LoopForever+0x16>)
	cmp	r2, r3
 80014a2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80014a4:	d3f9      	bcc.n	800149a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014a6:	f006 fd97 	bl	8007fd8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80014aa:	f7ff faa5 	bl	80009f8 <main>

080014ae <LoopForever>:

LoopForever:
    b LoopForever
 80014ae:	e7fe      	b.n	80014ae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80014b0:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 80014b4:	08008a50 	.word	0x08008a50
	ldr	r0, =_sdata
 80014b8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80014bc:	20000088 	.word	0x20000088
	ldr	r2, =_sbss
 80014c0:	20000088 	.word	0x20000088
	ldr	r3, = _ebss
 80014c4:	20000cbc 	.word	0x20000cbc

080014c8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80014c8:	e7fe      	b.n	80014c8 <ADC1_IRQHandler>

080014ca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b082      	sub	sp, #8
 80014ce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80014d0:	2300      	movs	r3, #0
 80014d2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014d4:	2003      	movs	r0, #3
 80014d6:	f000 f902 	bl	80016de <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80014da:	2000      	movs	r0, #0
 80014dc:	f7ff fe54 	bl	8001188 <HAL_InitTick>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d002      	beq.n	80014ec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80014e6:	2301      	movs	r3, #1
 80014e8:	71fb      	strb	r3, [r7, #7]
 80014ea:	e001      	b.n	80014f0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80014ec:	f7ff fe28 	bl	8001140 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80014f0:	79fb      	ldrb	r3, [r7, #7]
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3708      	adds	r7, #8
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
	...

080014fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001500:	4b06      	ldr	r3, [pc, #24]	; (800151c <HAL_IncTick+0x20>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	461a      	mov	r2, r3
 8001506:	4b06      	ldr	r3, [pc, #24]	; (8001520 <HAL_IncTick+0x24>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4413      	add	r3, r2
 800150c:	4a04      	ldr	r2, [pc, #16]	; (8001520 <HAL_IncTick+0x24>)
 800150e:	6013      	str	r3, [r2, #0]
}
 8001510:	bf00      	nop
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	20000008 	.word	0x20000008
 8001520:	20000838 	.word	0x20000838

08001524 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  return uwTick;
 8001528:	4b03      	ldr	r3, [pc, #12]	; (8001538 <HAL_GetTick+0x14>)
 800152a:	681b      	ldr	r3, [r3, #0]
}
 800152c:	4618      	mov	r0, r3
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	20000838 	.word	0x20000838

0800153c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001544:	f7ff ffee 	bl	8001524 <HAL_GetTick>
 8001548:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001554:	d005      	beq.n	8001562 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001556:	4b0a      	ldr	r3, [pc, #40]	; (8001580 <HAL_Delay+0x44>)
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	461a      	mov	r2, r3
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	4413      	add	r3, r2
 8001560:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001562:	bf00      	nop
 8001564:	f7ff ffde 	bl	8001524 <HAL_GetTick>
 8001568:	4602      	mov	r2, r0
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	68fa      	ldr	r2, [r7, #12]
 8001570:	429a      	cmp	r2, r3
 8001572:	d8f7      	bhi.n	8001564 <HAL_Delay+0x28>
  {
  }
}
 8001574:	bf00      	nop
 8001576:	bf00      	nop
 8001578:	3710      	adds	r7, #16
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	20000008 	.word	0x20000008

08001584 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001584:	b480      	push	{r7}
 8001586:	b085      	sub	sp, #20
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	f003 0307 	and.w	r3, r3, #7
 8001592:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001594:	4b0c      	ldr	r3, [pc, #48]	; (80015c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800159a:	68ba      	ldr	r2, [r7, #8]
 800159c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015a0:	4013      	ands	r3, r2
 80015a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015b6:	4a04      	ldr	r2, [pc, #16]	; (80015c8 <__NVIC_SetPriorityGrouping+0x44>)
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	60d3      	str	r3, [r2, #12]
}
 80015bc:	bf00      	nop
 80015be:	3714      	adds	r7, #20
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr
 80015c8:	e000ed00 	.word	0xe000ed00

080015cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015d0:	4b04      	ldr	r3, [pc, #16]	; (80015e4 <__NVIC_GetPriorityGrouping+0x18>)
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	0a1b      	lsrs	r3, r3, #8
 80015d6:	f003 0307 	and.w	r3, r3, #7
}
 80015da:	4618      	mov	r0, r3
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	e000ed00 	.word	0xe000ed00

080015e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	db0b      	blt.n	8001612 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015fa:	79fb      	ldrb	r3, [r7, #7]
 80015fc:	f003 021f 	and.w	r2, r3, #31
 8001600:	4907      	ldr	r1, [pc, #28]	; (8001620 <__NVIC_EnableIRQ+0x38>)
 8001602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001606:	095b      	lsrs	r3, r3, #5
 8001608:	2001      	movs	r0, #1
 800160a:	fa00 f202 	lsl.w	r2, r0, r2
 800160e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001612:	bf00      	nop
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	e000e100 	.word	0xe000e100

08001624 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	6039      	str	r1, [r7, #0]
 800162e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001630:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001634:	2b00      	cmp	r3, #0
 8001636:	db0a      	blt.n	800164e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	b2da      	uxtb	r2, r3
 800163c:	490c      	ldr	r1, [pc, #48]	; (8001670 <__NVIC_SetPriority+0x4c>)
 800163e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001642:	0112      	lsls	r2, r2, #4
 8001644:	b2d2      	uxtb	r2, r2
 8001646:	440b      	add	r3, r1
 8001648:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800164c:	e00a      	b.n	8001664 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	b2da      	uxtb	r2, r3
 8001652:	4908      	ldr	r1, [pc, #32]	; (8001674 <__NVIC_SetPriority+0x50>)
 8001654:	79fb      	ldrb	r3, [r7, #7]
 8001656:	f003 030f 	and.w	r3, r3, #15
 800165a:	3b04      	subs	r3, #4
 800165c:	0112      	lsls	r2, r2, #4
 800165e:	b2d2      	uxtb	r2, r2
 8001660:	440b      	add	r3, r1
 8001662:	761a      	strb	r2, [r3, #24]
}
 8001664:	bf00      	nop
 8001666:	370c      	adds	r7, #12
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr
 8001670:	e000e100 	.word	0xe000e100
 8001674:	e000ed00 	.word	0xe000ed00

08001678 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001678:	b480      	push	{r7}
 800167a:	b089      	sub	sp, #36	; 0x24
 800167c:	af00      	add	r7, sp, #0
 800167e:	60f8      	str	r0, [r7, #12]
 8001680:	60b9      	str	r1, [r7, #8]
 8001682:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	f003 0307 	and.w	r3, r3, #7
 800168a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800168c:	69fb      	ldr	r3, [r7, #28]
 800168e:	f1c3 0307 	rsb	r3, r3, #7
 8001692:	2b04      	cmp	r3, #4
 8001694:	bf28      	it	cs
 8001696:	2304      	movcs	r3, #4
 8001698:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	3304      	adds	r3, #4
 800169e:	2b06      	cmp	r3, #6
 80016a0:	d902      	bls.n	80016a8 <NVIC_EncodePriority+0x30>
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	3b03      	subs	r3, #3
 80016a6:	e000      	b.n	80016aa <NVIC_EncodePriority+0x32>
 80016a8:	2300      	movs	r3, #0
 80016aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80016b0:	69bb      	ldr	r3, [r7, #24]
 80016b2:	fa02 f303 	lsl.w	r3, r2, r3
 80016b6:	43da      	mvns	r2, r3
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	401a      	ands	r2, r3
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016c0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	fa01 f303 	lsl.w	r3, r1, r3
 80016ca:	43d9      	mvns	r1, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d0:	4313      	orrs	r3, r2
         );
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3724      	adds	r7, #36	; 0x24
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	b082      	sub	sp, #8
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f7ff ff4c 	bl	8001584 <__NVIC_SetPriorityGrouping>
}
 80016ec:	bf00      	nop
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b086      	sub	sp, #24
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	60b9      	str	r1, [r7, #8]
 80016fe:	607a      	str	r2, [r7, #4]
 8001700:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001702:	2300      	movs	r3, #0
 8001704:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001706:	f7ff ff61 	bl	80015cc <__NVIC_GetPriorityGrouping>
 800170a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	68b9      	ldr	r1, [r7, #8]
 8001710:	6978      	ldr	r0, [r7, #20]
 8001712:	f7ff ffb1 	bl	8001678 <NVIC_EncodePriority>
 8001716:	4602      	mov	r2, r0
 8001718:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800171c:	4611      	mov	r1, r2
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff ff80 	bl	8001624 <__NVIC_SetPriority>
}
 8001724:	bf00      	nop
 8001726:	3718      	adds	r7, #24
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}

0800172c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	4603      	mov	r3, r0
 8001734:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff ff54 	bl	80015e8 <__NVIC_EnableIRQ>
}
 8001740:	bf00      	nop
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}

08001748 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001748:	b480      	push	{r7}
 800174a:	b087      	sub	sp, #28
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001752:	2300      	movs	r3, #0
 8001754:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001756:	e148      	b.n	80019ea <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	2101      	movs	r1, #1
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	fa01 f303 	lsl.w	r3, r1, r3
 8001764:	4013      	ands	r3, r2
 8001766:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	2b00      	cmp	r3, #0
 800176c:	f000 813a 	beq.w	80019e4 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d00b      	beq.n	8001790 <HAL_GPIO_Init+0x48>
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	2b02      	cmp	r3, #2
 800177e:	d007      	beq.n	8001790 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001784:	2b11      	cmp	r3, #17
 8001786:	d003      	beq.n	8001790 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	2b12      	cmp	r3, #18
 800178e:	d130      	bne.n	80017f2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	689b      	ldr	r3, [r3, #8]
 8001794:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	005b      	lsls	r3, r3, #1
 800179a:	2203      	movs	r2, #3
 800179c:	fa02 f303 	lsl.w	r3, r2, r3
 80017a0:	43db      	mvns	r3, r3
 80017a2:	693a      	ldr	r2, [r7, #16]
 80017a4:	4013      	ands	r3, r2
 80017a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	68da      	ldr	r2, [r3, #12]
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	005b      	lsls	r3, r3, #1
 80017b0:	fa02 f303 	lsl.w	r3, r2, r3
 80017b4:	693a      	ldr	r2, [r7, #16]
 80017b6:	4313      	orrs	r3, r2
 80017b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	693a      	ldr	r2, [r7, #16]
 80017be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80017c6:	2201      	movs	r2, #1
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	fa02 f303 	lsl.w	r3, r2, r3
 80017ce:	43db      	mvns	r3, r3
 80017d0:	693a      	ldr	r2, [r7, #16]
 80017d2:	4013      	ands	r3, r2
 80017d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	091b      	lsrs	r3, r3, #4
 80017dc:	f003 0201 	and.w	r2, r3, #1
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	fa02 f303 	lsl.w	r3, r2, r3
 80017e6:	693a      	ldr	r2, [r7, #16]
 80017e8:	4313      	orrs	r3, r2
 80017ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	68db      	ldr	r3, [r3, #12]
 80017f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	005b      	lsls	r3, r3, #1
 80017fc:	2203      	movs	r2, #3
 80017fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001802:	43db      	mvns	r3, r3
 8001804:	693a      	ldr	r2, [r7, #16]
 8001806:	4013      	ands	r3, r2
 8001808:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	689a      	ldr	r2, [r3, #8]
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	fa02 f303 	lsl.w	r3, r2, r3
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	4313      	orrs	r3, r2
 800181a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	693a      	ldr	r2, [r7, #16]
 8001820:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	2b02      	cmp	r3, #2
 8001828:	d003      	beq.n	8001832 <HAL_GPIO_Init+0xea>
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	2b12      	cmp	r3, #18
 8001830:	d123      	bne.n	800187a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	08da      	lsrs	r2, r3, #3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	3208      	adds	r2, #8
 800183a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800183e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	f003 0307 	and.w	r3, r3, #7
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	220f      	movs	r2, #15
 800184a:	fa02 f303 	lsl.w	r3, r2, r3
 800184e:	43db      	mvns	r3, r3
 8001850:	693a      	ldr	r2, [r7, #16]
 8001852:	4013      	ands	r3, r2
 8001854:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	691a      	ldr	r2, [r3, #16]
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	f003 0307 	and.w	r3, r3, #7
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	fa02 f303 	lsl.w	r3, r2, r3
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	4313      	orrs	r3, r2
 800186a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	08da      	lsrs	r2, r3, #3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	3208      	adds	r2, #8
 8001874:	6939      	ldr	r1, [r7, #16]
 8001876:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	2203      	movs	r2, #3
 8001886:	fa02 f303 	lsl.w	r3, r2, r3
 800188a:	43db      	mvns	r3, r3
 800188c:	693a      	ldr	r2, [r7, #16]
 800188e:	4013      	ands	r3, r2
 8001890:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f003 0203 	and.w	r2, r3, #3
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	fa02 f303 	lsl.w	r3, r2, r3
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	4313      	orrs	r3, r2
 80018a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	693a      	ldr	r2, [r7, #16]
 80018ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	f000 8094 	beq.w	80019e4 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018bc:	4b52      	ldr	r3, [pc, #328]	; (8001a08 <HAL_GPIO_Init+0x2c0>)
 80018be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018c0:	4a51      	ldr	r2, [pc, #324]	; (8001a08 <HAL_GPIO_Init+0x2c0>)
 80018c2:	f043 0301 	orr.w	r3, r3, #1
 80018c6:	6613      	str	r3, [r2, #96]	; 0x60
 80018c8:	4b4f      	ldr	r3, [pc, #316]	; (8001a08 <HAL_GPIO_Init+0x2c0>)
 80018ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018cc:	f003 0301 	and.w	r3, r3, #1
 80018d0:	60bb      	str	r3, [r7, #8]
 80018d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80018d4:	4a4d      	ldr	r2, [pc, #308]	; (8001a0c <HAL_GPIO_Init+0x2c4>)
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	089b      	lsrs	r3, r3, #2
 80018da:	3302      	adds	r3, #2
 80018dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	f003 0303 	and.w	r3, r3, #3
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	220f      	movs	r2, #15
 80018ec:	fa02 f303 	lsl.w	r3, r2, r3
 80018f0:	43db      	mvns	r3, r3
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	4013      	ands	r3, r2
 80018f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80018fe:	d00d      	beq.n	800191c <HAL_GPIO_Init+0x1d4>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	4a43      	ldr	r2, [pc, #268]	; (8001a10 <HAL_GPIO_Init+0x2c8>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d007      	beq.n	8001918 <HAL_GPIO_Init+0x1d0>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	4a42      	ldr	r2, [pc, #264]	; (8001a14 <HAL_GPIO_Init+0x2cc>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d101      	bne.n	8001914 <HAL_GPIO_Init+0x1cc>
 8001910:	2302      	movs	r3, #2
 8001912:	e004      	b.n	800191e <HAL_GPIO_Init+0x1d6>
 8001914:	2307      	movs	r3, #7
 8001916:	e002      	b.n	800191e <HAL_GPIO_Init+0x1d6>
 8001918:	2301      	movs	r3, #1
 800191a:	e000      	b.n	800191e <HAL_GPIO_Init+0x1d6>
 800191c:	2300      	movs	r3, #0
 800191e:	697a      	ldr	r2, [r7, #20]
 8001920:	f002 0203 	and.w	r2, r2, #3
 8001924:	0092      	lsls	r2, r2, #2
 8001926:	4093      	lsls	r3, r2
 8001928:	693a      	ldr	r2, [r7, #16]
 800192a:	4313      	orrs	r3, r2
 800192c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800192e:	4937      	ldr	r1, [pc, #220]	; (8001a0c <HAL_GPIO_Init+0x2c4>)
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	089b      	lsrs	r3, r3, #2
 8001934:	3302      	adds	r3, #2
 8001936:	693a      	ldr	r2, [r7, #16]
 8001938:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800193c:	4b36      	ldr	r3, [pc, #216]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	43db      	mvns	r3, r3
 8001946:	693a      	ldr	r2, [r7, #16]
 8001948:	4013      	ands	r3, r2
 800194a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001954:	2b00      	cmp	r3, #0
 8001956:	d003      	beq.n	8001960 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001958:	693a      	ldr	r2, [r7, #16]
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	4313      	orrs	r3, r2
 800195e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001960:	4a2d      	ldr	r2, [pc, #180]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001966:	4b2c      	ldr	r3, [pc, #176]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	43db      	mvns	r3, r3
 8001970:	693a      	ldr	r2, [r7, #16]
 8001972:	4013      	ands	r3, r2
 8001974:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d003      	beq.n	800198a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	4313      	orrs	r3, r2
 8001988:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800198a:	4a23      	ldr	r2, [pc, #140]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001990:	4b21      	ldr	r3, [pc, #132]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	43db      	mvns	r3, r3
 800199a:	693a      	ldr	r2, [r7, #16]
 800199c:	4013      	ands	r3, r2
 800199e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d003      	beq.n	80019b4 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80019ac:	693a      	ldr	r2, [r7, #16]
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80019b4:	4a18      	ldr	r2, [pc, #96]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80019ba:	4b17      	ldr	r3, [pc, #92]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	43db      	mvns	r3, r3
 80019c4:	693a      	ldr	r2, [r7, #16]
 80019c6:	4013      	ands	r3, r2
 80019c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d003      	beq.n	80019de <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80019d6:	693a      	ldr	r2, [r7, #16]
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	4313      	orrs	r3, r2
 80019dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80019de:	4a0e      	ldr	r2, [pc, #56]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	3301      	adds	r3, #1
 80019e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	fa22 f303 	lsr.w	r3, r2, r3
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	f47f aeaf 	bne.w	8001758 <HAL_GPIO_Init+0x10>
  }
}
 80019fa:	bf00      	nop
 80019fc:	bf00      	nop
 80019fe:	371c      	adds	r7, #28
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	40010000 	.word	0x40010000
 8001a10:	48000400 	.word	0x48000400
 8001a14:	48000800 	.word	0x48000800
 8001a18:	40010400 	.word	0x40010400

08001a1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	460b      	mov	r3, r1
 8001a26:	807b      	strh	r3, [r7, #2]
 8001a28:	4613      	mov	r3, r2
 8001a2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a2c:	787b      	ldrb	r3, [r7, #1]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d003      	beq.n	8001a3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a32:	887a      	ldrh	r2, [r7, #2]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a38:	e002      	b.n	8001a40 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a3a:	887a      	ldrh	r2, [r7, #2]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001a40:	bf00      	nop
 8001a42:	370c      	adds	r7, #12
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr

08001a4c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b085      	sub	sp, #20
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	460b      	mov	r3, r1
 8001a56:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	695b      	ldr	r3, [r3, #20]
 8001a5c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a5e:	887a      	ldrh	r2, [r7, #2]
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	4013      	ands	r3, r2
 8001a64:	041a      	lsls	r2, r3, #16
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	43d9      	mvns	r1, r3
 8001a6a:	887b      	ldrh	r3, [r7, #2]
 8001a6c:	400b      	ands	r3, r1
 8001a6e:	431a      	orrs	r2, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	619a      	str	r2, [r3, #24]
}
 8001a74:	bf00      	nop
 8001a76:	3714      	adds	r7, #20
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d101      	bne.n	8001a92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e081      	b.n	8001b96 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a98:	b2db      	uxtb	r3, r3
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d106      	bne.n	8001aac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f7fe ff62 	bl	8000970 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2224      	movs	r2, #36	; 0x24
 8001ab0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f022 0201 	bic.w	r2, r2, #1
 8001ac2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	685a      	ldr	r2, [r3, #4]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001ad0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	689a      	ldr	r2, [r3, #8]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001ae0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	68db      	ldr	r3, [r3, #12]
 8001ae6:	2b01      	cmp	r3, #1
 8001ae8:	d107      	bne.n	8001afa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	689a      	ldr	r2, [r3, #8]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001af6:	609a      	str	r2, [r3, #8]
 8001af8:	e006      	b.n	8001b08 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	689a      	ldr	r2, [r3, #8]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001b06:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d104      	bne.n	8001b1a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b18:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	687a      	ldr	r2, [r7, #4]
 8001b22:	6812      	ldr	r2, [r2, #0]
 8001b24:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b28:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b2c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	68da      	ldr	r2, [r3, #12]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001b3c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	691a      	ldr	r2, [r3, #16]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	695b      	ldr	r3, [r3, #20]
 8001b46:	ea42 0103 	orr.w	r1, r2, r3
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	699b      	ldr	r3, [r3, #24]
 8001b4e:	021a      	lsls	r2, r3, #8
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	430a      	orrs	r2, r1
 8001b56:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	69d9      	ldr	r1, [r3, #28]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6a1a      	ldr	r2, [r3, #32]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	430a      	orrs	r2, r1
 8001b66:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f042 0201 	orr.w	r2, r2, #1
 8001b76:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2220      	movs	r2, #32
 8001b82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001b94:	2300      	movs	r3, #0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
	...

08001ba0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b088      	sub	sp, #32
 8001ba4:	af02      	add	r7, sp, #8
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	607a      	str	r2, [r7, #4]
 8001baa:	461a      	mov	r2, r3
 8001bac:	460b      	mov	r3, r1
 8001bae:	817b      	strh	r3, [r7, #10]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	2b20      	cmp	r3, #32
 8001bbe:	f040 80da 	bne.w	8001d76 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d101      	bne.n	8001bd0 <HAL_I2C_Master_Transmit+0x30>
 8001bcc:	2302      	movs	r3, #2
 8001bce:	e0d3      	b.n	8001d78 <HAL_I2C_Master_Transmit+0x1d8>
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001bd8:	f7ff fca4 	bl	8001524 <HAL_GetTick>
 8001bdc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	9300      	str	r3, [sp, #0]
 8001be2:	2319      	movs	r3, #25
 8001be4:	2201      	movs	r2, #1
 8001be6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001bea:	68f8      	ldr	r0, [r7, #12]
 8001bec:	f000 faed 	bl	80021ca <I2C_WaitOnFlagUntilTimeout>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e0be      	b.n	8001d78 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2221      	movs	r2, #33	; 0x21
 8001bfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	2210      	movs	r2, #16
 8001c06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	893a      	ldrh	r2, [r7, #8]
 8001c1a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	2200      	movs	r2, #0
 8001c20:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c26:	b29b      	uxth	r3, r3
 8001c28:	2bff      	cmp	r3, #255	; 0xff
 8001c2a:	d90e      	bls.n	8001c4a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	22ff      	movs	r2, #255	; 0xff
 8001c30:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c36:	b2da      	uxtb	r2, r3
 8001c38:	8979      	ldrh	r1, [r7, #10]
 8001c3a:	4b51      	ldr	r3, [pc, #324]	; (8001d80 <HAL_I2C_Master_Transmit+0x1e0>)
 8001c3c:	9300      	str	r3, [sp, #0]
 8001c3e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c42:	68f8      	ldr	r0, [r7, #12]
 8001c44:	f000 fc50 	bl	80024e8 <I2C_TransferConfig>
 8001c48:	e06c      	b.n	8001d24 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c4e:	b29a      	uxth	r2, r3
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c58:	b2da      	uxtb	r2, r3
 8001c5a:	8979      	ldrh	r1, [r7, #10]
 8001c5c:	4b48      	ldr	r3, [pc, #288]	; (8001d80 <HAL_I2C_Master_Transmit+0x1e0>)
 8001c5e:	9300      	str	r3, [sp, #0]
 8001c60:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c64:	68f8      	ldr	r0, [r7, #12]
 8001c66:	f000 fc3f 	bl	80024e8 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8001c6a:	e05b      	b.n	8001d24 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c6c:	697a      	ldr	r2, [r7, #20]
 8001c6e:	6a39      	ldr	r1, [r7, #32]
 8001c70:	68f8      	ldr	r0, [r7, #12]
 8001c72:	f000 faea 	bl	800224a <I2C_WaitOnTXISFlagUntilTimeout>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e07b      	b.n	8001d78 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c84:	781a      	ldrb	r2, [r3, #0]
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c90:	1c5a      	adds	r2, r3, #1
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	3b01      	subs	r3, #1
 8001c9e:	b29a      	uxth	r2, r3
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ca8:	3b01      	subs	r3, #1
 8001caa:	b29a      	uxth	r2, r3
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d034      	beq.n	8001d24 <HAL_I2C_Master_Transmit+0x184>
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d130      	bne.n	8001d24 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	9300      	str	r3, [sp, #0]
 8001cc6:	6a3b      	ldr	r3, [r7, #32]
 8001cc8:	2200      	movs	r2, #0
 8001cca:	2180      	movs	r1, #128	; 0x80
 8001ccc:	68f8      	ldr	r0, [r7, #12]
 8001cce:	f000 fa7c 	bl	80021ca <I2C_WaitOnFlagUntilTimeout>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e04d      	b.n	8001d78 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ce0:	b29b      	uxth	r3, r3
 8001ce2:	2bff      	cmp	r3, #255	; 0xff
 8001ce4:	d90e      	bls.n	8001d04 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	22ff      	movs	r2, #255	; 0xff
 8001cea:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cf0:	b2da      	uxtb	r2, r3
 8001cf2:	8979      	ldrh	r1, [r7, #10]
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	9300      	str	r3, [sp, #0]
 8001cf8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001cfc:	68f8      	ldr	r0, [r7, #12]
 8001cfe:	f000 fbf3 	bl	80024e8 <I2C_TransferConfig>
 8001d02:	e00f      	b.n	8001d24 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d08:	b29a      	uxth	r2, r3
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d12:	b2da      	uxtb	r2, r3
 8001d14:	8979      	ldrh	r1, [r7, #10]
 8001d16:	2300      	movs	r3, #0
 8001d18:	9300      	str	r3, [sp, #0]
 8001d1a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d1e:	68f8      	ldr	r0, [r7, #12]
 8001d20:	f000 fbe2 	bl	80024e8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d19e      	bne.n	8001c6c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d2e:	697a      	ldr	r2, [r7, #20]
 8001d30:	6a39      	ldr	r1, [r7, #32]
 8001d32:	68f8      	ldr	r0, [r7, #12]
 8001d34:	f000 fac9 	bl	80022ca <I2C_WaitOnSTOPFlagUntilTimeout>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e01a      	b.n	8001d78 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2220      	movs	r2, #32
 8001d48:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	6859      	ldr	r1, [r3, #4]
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	4b0b      	ldr	r3, [pc, #44]	; (8001d84 <HAL_I2C_Master_Transmit+0x1e4>)
 8001d56:	400b      	ands	r3, r1
 8001d58:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	2220      	movs	r2, #32
 8001d5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	2200      	movs	r2, #0
 8001d66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001d72:	2300      	movs	r3, #0
 8001d74:	e000      	b.n	8001d78 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8001d76:	2302      	movs	r3, #2
  }
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3718      	adds	r7, #24
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	80002000 	.word	0x80002000
 8001d84:	fe00e800 	.word	0xfe00e800

08001d88 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b088      	sub	sp, #32
 8001d8c:	af02      	add	r7, sp, #8
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	607a      	str	r2, [r7, #4]
 8001d92:	461a      	mov	r2, r3
 8001d94:	460b      	mov	r3, r1
 8001d96:	817b      	strh	r3, [r7, #10]
 8001d98:	4613      	mov	r3, r2
 8001d9a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	2b20      	cmp	r3, #32
 8001da6:	f040 80db 	bne.w	8001f60 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d101      	bne.n	8001db8 <HAL_I2C_Master_Receive+0x30>
 8001db4:	2302      	movs	r3, #2
 8001db6:	e0d4      	b.n	8001f62 <HAL_I2C_Master_Receive+0x1da>
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	2201      	movs	r2, #1
 8001dbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001dc0:	f7ff fbb0 	bl	8001524 <HAL_GetTick>
 8001dc4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	9300      	str	r3, [sp, #0]
 8001dca:	2319      	movs	r3, #25
 8001dcc:	2201      	movs	r2, #1
 8001dce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001dd2:	68f8      	ldr	r0, [r7, #12]
 8001dd4:	f000 f9f9 	bl	80021ca <I2C_WaitOnFlagUntilTimeout>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e0bf      	b.n	8001f62 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	2222      	movs	r2, #34	; 0x22
 8001de6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	2210      	movs	r2, #16
 8001dee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	2200      	movs	r2, #0
 8001df6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	893a      	ldrh	r2, [r7, #8]
 8001e02:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	2200      	movs	r2, #0
 8001e08:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e0e:	b29b      	uxth	r3, r3
 8001e10:	2bff      	cmp	r3, #255	; 0xff
 8001e12:	d90e      	bls.n	8001e32 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	22ff      	movs	r2, #255	; 0xff
 8001e18:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e1e:	b2da      	uxtb	r2, r3
 8001e20:	8979      	ldrh	r1, [r7, #10]
 8001e22:	4b52      	ldr	r3, [pc, #328]	; (8001f6c <HAL_I2C_Master_Receive+0x1e4>)
 8001e24:	9300      	str	r3, [sp, #0]
 8001e26:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001e2a:	68f8      	ldr	r0, [r7, #12]
 8001e2c:	f000 fb5c 	bl	80024e8 <I2C_TransferConfig>
 8001e30:	e06d      	b.n	8001f0e <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e36:	b29a      	uxth	r2, r3
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e40:	b2da      	uxtb	r2, r3
 8001e42:	8979      	ldrh	r1, [r7, #10]
 8001e44:	4b49      	ldr	r3, [pc, #292]	; (8001f6c <HAL_I2C_Master_Receive+0x1e4>)
 8001e46:	9300      	str	r3, [sp, #0]
 8001e48:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e4c:	68f8      	ldr	r0, [r7, #12]
 8001e4e:	f000 fb4b 	bl	80024e8 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8001e52:	e05c      	b.n	8001f0e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e54:	697a      	ldr	r2, [r7, #20]
 8001e56:	6a39      	ldr	r1, [r7, #32]
 8001e58:	68f8      	ldr	r0, [r7, #12]
 8001e5a:	f000 fa73 	bl	8002344 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e07c      	b.n	8001f62 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e72:	b2d2      	uxtb	r2, r2
 8001e74:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e7a:	1c5a      	adds	r2, r3, #1
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e84:	3b01      	subs	r3, #1
 8001e86:	b29a      	uxth	r2, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e90:	b29b      	uxth	r3, r3
 8001e92:	3b01      	subs	r3, #1
 8001e94:	b29a      	uxth	r2, r3
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e9e:	b29b      	uxth	r3, r3
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d034      	beq.n	8001f0e <HAL_I2C_Master_Receive+0x186>
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d130      	bne.n	8001f0e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	9300      	str	r3, [sp, #0]
 8001eb0:	6a3b      	ldr	r3, [r7, #32]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	2180      	movs	r1, #128	; 0x80
 8001eb6:	68f8      	ldr	r0, [r7, #12]
 8001eb8:	f000 f987 	bl	80021ca <I2C_WaitOnFlagUntilTimeout>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e04d      	b.n	8001f62 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001eca:	b29b      	uxth	r3, r3
 8001ecc:	2bff      	cmp	r3, #255	; 0xff
 8001ece:	d90e      	bls.n	8001eee <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	22ff      	movs	r2, #255	; 0xff
 8001ed4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001eda:	b2da      	uxtb	r2, r3
 8001edc:	8979      	ldrh	r1, [r7, #10]
 8001ede:	2300      	movs	r3, #0
 8001ee0:	9300      	str	r3, [sp, #0]
 8001ee2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ee6:	68f8      	ldr	r0, [r7, #12]
 8001ee8:	f000 fafe 	bl	80024e8 <I2C_TransferConfig>
 8001eec:	e00f      	b.n	8001f0e <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ef2:	b29a      	uxth	r2, r3
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001efc:	b2da      	uxtb	r2, r3
 8001efe:	8979      	ldrh	r1, [r7, #10]
 8001f00:	2300      	movs	r3, #0
 8001f02:	9300      	str	r3, [sp, #0]
 8001f04:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f08:	68f8      	ldr	r0, [r7, #12]
 8001f0a:	f000 faed 	bl	80024e8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f12:	b29b      	uxth	r3, r3
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d19d      	bne.n	8001e54 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f18:	697a      	ldr	r2, [r7, #20]
 8001f1a:	6a39      	ldr	r1, [r7, #32]
 8001f1c:	68f8      	ldr	r0, [r7, #12]
 8001f1e:	f000 f9d4 	bl	80022ca <I2C_WaitOnSTOPFlagUntilTimeout>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e01a      	b.n	8001f62 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2220      	movs	r2, #32
 8001f32:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	6859      	ldr	r1, [r3, #4]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	4b0c      	ldr	r3, [pc, #48]	; (8001f70 <HAL_I2C_Master_Receive+0x1e8>)
 8001f40:	400b      	ands	r3, r1
 8001f42:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	2220      	movs	r2, #32
 8001f48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	2200      	movs	r2, #0
 8001f58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	e000      	b.n	8001f62 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8001f60:	2302      	movs	r3, #2
  }
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3718      	adds	r7, #24
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	80002400 	.word	0x80002400
 8001f70:	fe00e800 	.word	0xfe00e800

08001f74 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b08a      	sub	sp, #40	; 0x28
 8001f78:	af02      	add	r7, sp, #8
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	607a      	str	r2, [r7, #4]
 8001f7e:	603b      	str	r3, [r7, #0]
 8001f80:	460b      	mov	r3, r1
 8001f82:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8001f84:	2300      	movs	r3, #0
 8001f86:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	2b20      	cmp	r3, #32
 8001f92:	f040 80f1 	bne.w	8002178 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	699b      	ldr	r3, [r3, #24]
 8001f9c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001fa0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001fa4:	d101      	bne.n	8001faa <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8001fa6:	2302      	movs	r3, #2
 8001fa8:	e0e7      	b.n	800217a <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001fb0:	2b01      	cmp	r3, #1
 8001fb2:	d101      	bne.n	8001fb8 <HAL_I2C_IsDeviceReady+0x44>
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	e0e0      	b.n	800217a <HAL_I2C_IsDeviceReady+0x206>
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	2201      	movs	r2, #1
 8001fbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	2224      	movs	r2, #36	; 0x24
 8001fc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	68db      	ldr	r3, [r3, #12]
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d107      	bne.n	8001fe6 <HAL_I2C_IsDeviceReady+0x72>
 8001fd6:	897b      	ldrh	r3, [r7, #10]
 8001fd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001fdc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001fe0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001fe4:	e004      	b.n	8001ff0 <HAL_I2C_IsDeviceReady+0x7c>
 8001fe6:	897b      	ldrh	r3, [r7, #10]
 8001fe8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001fec:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8001ff0:	68fa      	ldr	r2, [r7, #12]
 8001ff2:	6812      	ldr	r2, [r2, #0]
 8001ff4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8001ff6:	f7ff fa95 	bl	8001524 <HAL_GetTick>
 8001ffa:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	699b      	ldr	r3, [r3, #24]
 8002002:	f003 0320 	and.w	r3, r3, #32
 8002006:	2b20      	cmp	r3, #32
 8002008:	bf0c      	ite	eq
 800200a:	2301      	moveq	r3, #1
 800200c:	2300      	movne	r3, #0
 800200e:	b2db      	uxtb	r3, r3
 8002010:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	699b      	ldr	r3, [r3, #24]
 8002018:	f003 0310 	and.w	r3, r3, #16
 800201c:	2b10      	cmp	r3, #16
 800201e:	bf0c      	ite	eq
 8002020:	2301      	moveq	r3, #1
 8002022:	2300      	movne	r3, #0
 8002024:	b2db      	uxtb	r3, r3
 8002026:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002028:	e034      	b.n	8002094 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002030:	d01a      	beq.n	8002068 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002032:	f7ff fa77 	bl	8001524 <HAL_GetTick>
 8002036:	4602      	mov	r2, r0
 8002038:	69bb      	ldr	r3, [r7, #24]
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	683a      	ldr	r2, [r7, #0]
 800203e:	429a      	cmp	r2, r3
 8002040:	d302      	bcc.n	8002048 <HAL_I2C_IsDeviceReady+0xd4>
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d10f      	bne.n	8002068 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	2220      	movs	r2, #32
 800204c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002054:	f043 0220 	orr.w	r2, r3, #32
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	2200      	movs	r2, #0
 8002060:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8002064:	2301      	movs	r3, #1
 8002066:	e088      	b.n	800217a <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	699b      	ldr	r3, [r3, #24]
 800206e:	f003 0320 	and.w	r3, r3, #32
 8002072:	2b20      	cmp	r3, #32
 8002074:	bf0c      	ite	eq
 8002076:	2301      	moveq	r3, #1
 8002078:	2300      	movne	r3, #0
 800207a:	b2db      	uxtb	r3, r3
 800207c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	699b      	ldr	r3, [r3, #24]
 8002084:	f003 0310 	and.w	r3, r3, #16
 8002088:	2b10      	cmp	r3, #16
 800208a:	bf0c      	ite	eq
 800208c:	2301      	moveq	r3, #1
 800208e:	2300      	movne	r3, #0
 8002090:	b2db      	uxtb	r3, r3
 8002092:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002094:	7ffb      	ldrb	r3, [r7, #31]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d102      	bne.n	80020a0 <HAL_I2C_IsDeviceReady+0x12c>
 800209a:	7fbb      	ldrb	r3, [r7, #30]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d0c4      	beq.n	800202a <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	699b      	ldr	r3, [r3, #24]
 80020a6:	f003 0310 	and.w	r3, r3, #16
 80020aa:	2b10      	cmp	r3, #16
 80020ac:	d01a      	beq.n	80020e4 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80020ae:	69bb      	ldr	r3, [r7, #24]
 80020b0:	9300      	str	r3, [sp, #0]
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	2200      	movs	r2, #0
 80020b6:	2120      	movs	r1, #32
 80020b8:	68f8      	ldr	r0, [r7, #12]
 80020ba:	f000 f886 	bl	80021ca <I2C_WaitOnFlagUntilTimeout>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d001      	beq.n	80020c8 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e058      	b.n	800217a <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	2220      	movs	r2, #32
 80020ce:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2220      	movs	r2, #32
 80020d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2200      	movs	r2, #0
 80020dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 80020e0:	2300      	movs	r3, #0
 80020e2:	e04a      	b.n	800217a <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	9300      	str	r3, [sp, #0]
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	2200      	movs	r2, #0
 80020ec:	2120      	movs	r1, #32
 80020ee:	68f8      	ldr	r0, [r7, #12]
 80020f0:	f000 f86b 	bl	80021ca <I2C_WaitOnFlagUntilTimeout>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e03d      	b.n	800217a <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	2210      	movs	r2, #16
 8002104:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2220      	movs	r2, #32
 800210c:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	687a      	ldr	r2, [r7, #4]
 8002112:	429a      	cmp	r2, r3
 8002114:	d118      	bne.n	8002148 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	685a      	ldr	r2, [r3, #4]
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002124:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002126:	69bb      	ldr	r3, [r7, #24]
 8002128:	9300      	str	r3, [sp, #0]
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	2200      	movs	r2, #0
 800212e:	2120      	movs	r1, #32
 8002130:	68f8      	ldr	r0, [r7, #12]
 8002132:	f000 f84a 	bl	80021ca <I2C_WaitOnFlagUntilTimeout>
 8002136:	4603      	mov	r3, r0
 8002138:	2b00      	cmp	r3, #0
 800213a:	d001      	beq.n	8002140 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e01c      	b.n	800217a <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	2220      	movs	r2, #32
 8002146:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	3301      	adds	r3, #1
 800214c:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	429a      	cmp	r2, r3
 8002154:	f63f af3b 	bhi.w	8001fce <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2220      	movs	r2, #32
 800215c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002164:	f043 0220 	orr.w	r2, r3, #32
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2200      	movs	r2, #0
 8002170:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e000      	b.n	800217a <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8002178:	2302      	movs	r3, #2
  }
}
 800217a:	4618      	mov	r0, r3
 800217c:	3720      	adds	r7, #32
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}

08002182 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002182:	b480      	push	{r7}
 8002184:	b083      	sub	sp, #12
 8002186:	af00      	add	r7, sp, #0
 8002188:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	699b      	ldr	r3, [r3, #24]
 8002190:	f003 0302 	and.w	r3, r3, #2
 8002194:	2b02      	cmp	r3, #2
 8002196:	d103      	bne.n	80021a0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2200      	movs	r2, #0
 800219e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	699b      	ldr	r3, [r3, #24]
 80021a6:	f003 0301 	and.w	r3, r3, #1
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d007      	beq.n	80021be <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	699a      	ldr	r2, [r3, #24]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f042 0201 	orr.w	r2, r2, #1
 80021bc:	619a      	str	r2, [r3, #24]
  }
}
 80021be:	bf00      	nop
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr

080021ca <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b084      	sub	sp, #16
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	60f8      	str	r0, [r7, #12]
 80021d2:	60b9      	str	r1, [r7, #8]
 80021d4:	603b      	str	r3, [r7, #0]
 80021d6:	4613      	mov	r3, r2
 80021d8:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021da:	e022      	b.n	8002222 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80021e2:	d01e      	beq.n	8002222 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021e4:	f7ff f99e 	bl	8001524 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	683a      	ldr	r2, [r7, #0]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d302      	bcc.n	80021fa <I2C_WaitOnFlagUntilTimeout+0x30>
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d113      	bne.n	8002222 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021fe:	f043 0220 	orr.w	r2, r3, #32
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2220      	movs	r2, #32
 800220a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2200      	movs	r2, #0
 8002212:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2200      	movs	r2, #0
 800221a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e00f      	b.n	8002242 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	699a      	ldr	r2, [r3, #24]
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	4013      	ands	r3, r2
 800222c:	68ba      	ldr	r2, [r7, #8]
 800222e:	429a      	cmp	r2, r3
 8002230:	bf0c      	ite	eq
 8002232:	2301      	moveq	r3, #1
 8002234:	2300      	movne	r3, #0
 8002236:	b2db      	uxtb	r3, r3
 8002238:	461a      	mov	r2, r3
 800223a:	79fb      	ldrb	r3, [r7, #7]
 800223c:	429a      	cmp	r2, r3
 800223e:	d0cd      	beq.n	80021dc <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	b084      	sub	sp, #16
 800224e:	af00      	add	r7, sp, #0
 8002250:	60f8      	str	r0, [r7, #12]
 8002252:	60b9      	str	r1, [r7, #8]
 8002254:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002256:	e02c      	b.n	80022b2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002258:	687a      	ldr	r2, [r7, #4]
 800225a:	68b9      	ldr	r1, [r7, #8]
 800225c:	68f8      	ldr	r0, [r7, #12]
 800225e:	f000 f8dd 	bl	800241c <I2C_IsAcknowledgeFailed>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d001      	beq.n	800226c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	e02a      	b.n	80022c2 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002272:	d01e      	beq.n	80022b2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002274:	f7ff f956 	bl	8001524 <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	68ba      	ldr	r2, [r7, #8]
 8002280:	429a      	cmp	r2, r3
 8002282:	d302      	bcc.n	800228a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d113      	bne.n	80022b2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800228e:	f043 0220 	orr.w	r2, r3, #32
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	2220      	movs	r2, #32
 800229a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2200      	movs	r2, #0
 80022a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e007      	b.n	80022c2 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	699b      	ldr	r3, [r3, #24]
 80022b8:	f003 0302 	and.w	r3, r3, #2
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d1cb      	bne.n	8002258 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3710      	adds	r7, #16
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}

080022ca <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80022ca:	b580      	push	{r7, lr}
 80022cc:	b084      	sub	sp, #16
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	60f8      	str	r0, [r7, #12]
 80022d2:	60b9      	str	r1, [r7, #8]
 80022d4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80022d6:	e028      	b.n	800232a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80022d8:	687a      	ldr	r2, [r7, #4]
 80022da:	68b9      	ldr	r1, [r7, #8]
 80022dc:	68f8      	ldr	r0, [r7, #12]
 80022de:	f000 f89d 	bl	800241c <I2C_IsAcknowledgeFailed>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e026      	b.n	800233a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022ec:	f7ff f91a 	bl	8001524 <HAL_GetTick>
 80022f0:	4602      	mov	r2, r0
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	68ba      	ldr	r2, [r7, #8]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d302      	bcc.n	8002302 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d113      	bne.n	800232a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002306:	f043 0220 	orr.w	r2, r3, #32
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2220      	movs	r2, #32
 8002312:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2200      	movs	r2, #0
 800231a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2200      	movs	r2, #0
 8002322:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e007      	b.n	800233a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	f003 0320 	and.w	r3, r3, #32
 8002334:	2b20      	cmp	r3, #32
 8002336:	d1cf      	bne.n	80022d8 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002338:	2300      	movs	r3, #0
}
 800233a:	4618      	mov	r0, r3
 800233c:	3710      	adds	r7, #16
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
	...

08002344 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	60f8      	str	r0, [r7, #12]
 800234c:	60b9      	str	r1, [r7, #8]
 800234e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002350:	e055      	b.n	80023fe <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	68b9      	ldr	r1, [r7, #8]
 8002356:	68f8      	ldr	r0, [r7, #12]
 8002358:	f000 f860 	bl	800241c <I2C_IsAcknowledgeFailed>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e053      	b.n	800240e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	f003 0320 	and.w	r3, r3, #32
 8002370:	2b20      	cmp	r3, #32
 8002372:	d129      	bne.n	80023c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	699b      	ldr	r3, [r3, #24]
 800237a:	f003 0304 	and.w	r3, r3, #4
 800237e:	2b04      	cmp	r3, #4
 8002380:	d105      	bne.n	800238e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800238a:	2300      	movs	r3, #0
 800238c:	e03f      	b.n	800240e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	2220      	movs	r2, #32
 8002394:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	6859      	ldr	r1, [r3, #4]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	4b1d      	ldr	r3, [pc, #116]	; (8002418 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 80023a2:	400b      	ands	r3, r1
 80023a4:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	2200      	movs	r2, #0
 80023aa:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2220      	movs	r2, #32
 80023b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2200      	movs	r2, #0
 80023b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2200      	movs	r2, #0
 80023c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e022      	b.n	800240e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023c8:	f7ff f8ac 	bl	8001524 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	68ba      	ldr	r2, [r7, #8]
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d302      	bcc.n	80023de <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d10f      	bne.n	80023fe <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023e2:	f043 0220 	orr.w	r2, r3, #32
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2220      	movs	r2, #32
 80023ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2200      	movs	r2, #0
 80023f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e007      	b.n	800240e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	699b      	ldr	r3, [r3, #24]
 8002404:	f003 0304 	and.w	r3, r3, #4
 8002408:	2b04      	cmp	r3, #4
 800240a:	d1a2      	bne.n	8002352 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800240c:	2300      	movs	r3, #0
}
 800240e:	4618      	mov	r0, r3
 8002410:	3710      	adds	r7, #16
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	fe00e800 	.word	0xfe00e800

0800241c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
 8002422:	60f8      	str	r0, [r7, #12]
 8002424:	60b9      	str	r1, [r7, #8]
 8002426:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	699b      	ldr	r3, [r3, #24]
 800242e:	f003 0310 	and.w	r3, r3, #16
 8002432:	2b10      	cmp	r3, #16
 8002434:	d151      	bne.n	80024da <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002436:	e022      	b.n	800247e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800243e:	d01e      	beq.n	800247e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002440:	f7ff f870 	bl	8001524 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	68ba      	ldr	r2, [r7, #8]
 800244c:	429a      	cmp	r2, r3
 800244e:	d302      	bcc.n	8002456 <I2C_IsAcknowledgeFailed+0x3a>
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d113      	bne.n	800247e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800245a:	f043 0220 	orr.w	r2, r3, #32
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2220      	movs	r2, #32
 8002466:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2200      	movs	r2, #0
 8002476:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e02e      	b.n	80024dc <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	699b      	ldr	r3, [r3, #24]
 8002484:	f003 0320 	and.w	r3, r3, #32
 8002488:	2b20      	cmp	r3, #32
 800248a:	d1d5      	bne.n	8002438 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2210      	movs	r2, #16
 8002492:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2220      	movs	r2, #32
 800249a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800249c:	68f8      	ldr	r0, [r7, #12]
 800249e:	f7ff fe70 	bl	8002182 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	6859      	ldr	r1, [r3, #4]
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	4b0d      	ldr	r3, [pc, #52]	; (80024e4 <I2C_IsAcknowledgeFailed+0xc8>)
 80024ae:	400b      	ands	r3, r1
 80024b0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024b6:	f043 0204 	orr.w	r2, r3, #4
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2220      	movs	r2, #32
 80024c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	2200      	movs	r2, #0
 80024d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e000      	b.n	80024dc <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80024da:	2300      	movs	r3, #0
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3710      	adds	r7, #16
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	fe00e800 	.word	0xfe00e800

080024e8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b085      	sub	sp, #20
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	607b      	str	r3, [r7, #4]
 80024f2:	460b      	mov	r3, r1
 80024f4:	817b      	strh	r3, [r7, #10]
 80024f6:	4613      	mov	r3, r2
 80024f8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	685a      	ldr	r2, [r3, #4]
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	0d5b      	lsrs	r3, r3, #21
 8002504:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002508:	4b0d      	ldr	r3, [pc, #52]	; (8002540 <I2C_TransferConfig+0x58>)
 800250a:	430b      	orrs	r3, r1
 800250c:	43db      	mvns	r3, r3
 800250e:	ea02 0103 	and.w	r1, r2, r3
 8002512:	897b      	ldrh	r3, [r7, #10]
 8002514:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002518:	7a7b      	ldrb	r3, [r7, #9]
 800251a:	041b      	lsls	r3, r3, #16
 800251c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002520:	431a      	orrs	r2, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	431a      	orrs	r2, r3
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	431a      	orrs	r2, r3
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	430a      	orrs	r2, r1
 8002530:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8002532:	bf00      	nop
 8002534:	3714      	adds	r7, #20
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	03ff63ff 	.word	0x03ff63ff

08002544 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002554:	b2db      	uxtb	r3, r3
 8002556:	2b20      	cmp	r3, #32
 8002558:	d138      	bne.n	80025cc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002560:	2b01      	cmp	r3, #1
 8002562:	d101      	bne.n	8002568 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002564:	2302      	movs	r3, #2
 8002566:	e032      	b.n	80025ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2201      	movs	r2, #1
 800256c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2224      	movs	r2, #36	; 0x24
 8002574:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f022 0201 	bic.w	r2, r2, #1
 8002586:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002596:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	6819      	ldr	r1, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	683a      	ldr	r2, [r7, #0]
 80025a4:	430a      	orrs	r2, r1
 80025a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f042 0201 	orr.w	r2, r2, #1
 80025b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2220      	movs	r2, #32
 80025bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2200      	movs	r2, #0
 80025c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80025c8:	2300      	movs	r3, #0
 80025ca:	e000      	b.n	80025ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80025cc:	2302      	movs	r3, #2
  }
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	370c      	adds	r7, #12
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr

080025da <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80025da:	b480      	push	{r7}
 80025dc:	b085      	sub	sp, #20
 80025de:	af00      	add	r7, sp, #0
 80025e0:	6078      	str	r0, [r7, #4]
 80025e2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	2b20      	cmp	r3, #32
 80025ee:	d139      	bne.n	8002664 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d101      	bne.n	80025fe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80025fa:	2302      	movs	r3, #2
 80025fc:	e033      	b.n	8002666 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2201      	movs	r2, #1
 8002602:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2224      	movs	r2, #36	; 0x24
 800260a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f022 0201 	bic.w	r2, r2, #1
 800261c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800262c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	021b      	lsls	r3, r3, #8
 8002632:	68fa      	ldr	r2, [r7, #12]
 8002634:	4313      	orrs	r3, r2
 8002636:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	68fa      	ldr	r2, [r7, #12]
 800263e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f042 0201 	orr.w	r2, r2, #1
 800264e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2220      	movs	r2, #32
 8002654:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2200      	movs	r2, #0
 800265c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002660:	2300      	movs	r3, #0
 8002662:	e000      	b.n	8002666 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002664:	2302      	movs	r3, #2
  }
}
 8002666:	4618      	mov	r0, r3
 8002668:	3714      	adds	r7, #20
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
	...

08002674 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002674:	b480      	push	{r7}
 8002676:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002678:	4b05      	ldr	r3, [pc, #20]	; (8002690 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a04      	ldr	r2, [pc, #16]	; (8002690 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800267e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002682:	6013      	str	r3, [r2, #0]
}
 8002684:	bf00      	nop
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop
 8002690:	40007000 	.word	0x40007000

08002694 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002698:	4b04      	ldr	r3, [pc, #16]	; (80026ac <HAL_PWREx_GetVoltageRange+0x18>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	40007000 	.word	0x40007000

080026b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b085      	sub	sp, #20
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026be:	d130      	bne.n	8002722 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80026c0:	4b23      	ldr	r3, [pc, #140]	; (8002750 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80026c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026cc:	d038      	beq.n	8002740 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80026ce:	4b20      	ldr	r3, [pc, #128]	; (8002750 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80026d6:	4a1e      	ldr	r2, [pc, #120]	; (8002750 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026dc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80026de:	4b1d      	ldr	r3, [pc, #116]	; (8002754 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2232      	movs	r2, #50	; 0x32
 80026e4:	fb02 f303 	mul.w	r3, r2, r3
 80026e8:	4a1b      	ldr	r2, [pc, #108]	; (8002758 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80026ea:	fba2 2303 	umull	r2, r3, r2, r3
 80026ee:	0c9b      	lsrs	r3, r3, #18
 80026f0:	3301      	adds	r3, #1
 80026f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026f4:	e002      	b.n	80026fc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	3b01      	subs	r3, #1
 80026fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026fc:	4b14      	ldr	r3, [pc, #80]	; (8002750 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026fe:	695b      	ldr	r3, [r3, #20]
 8002700:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002704:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002708:	d102      	bne.n	8002710 <HAL_PWREx_ControlVoltageScaling+0x60>
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d1f2      	bne.n	80026f6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002710:	4b0f      	ldr	r3, [pc, #60]	; (8002750 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002712:	695b      	ldr	r3, [r3, #20]
 8002714:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002718:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800271c:	d110      	bne.n	8002740 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800271e:	2303      	movs	r3, #3
 8002720:	e00f      	b.n	8002742 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002722:	4b0b      	ldr	r3, [pc, #44]	; (8002750 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800272a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800272e:	d007      	beq.n	8002740 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002730:	4b07      	ldr	r3, [pc, #28]	; (8002750 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002738:	4a05      	ldr	r2, [pc, #20]	; (8002750 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800273a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800273e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	3714      	adds	r7, #20
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	40007000 	.word	0x40007000
 8002754:	20000000 	.word	0x20000000
 8002758:	431bde83 	.word	0x431bde83

0800275c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b088      	sub	sp, #32
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d102      	bne.n	8002770 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	f000 bc11 	b.w	8002f92 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002770:	4ba0      	ldr	r3, [pc, #640]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	f003 030c 	and.w	r3, r3, #12
 8002778:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800277a:	4b9e      	ldr	r3, [pc, #632]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	f003 0303 	and.w	r3, r3, #3
 8002782:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 0310 	and.w	r3, r3, #16
 800278c:	2b00      	cmp	r3, #0
 800278e:	f000 80e4 	beq.w	800295a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002792:	69bb      	ldr	r3, [r7, #24]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d007      	beq.n	80027a8 <HAL_RCC_OscConfig+0x4c>
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	2b0c      	cmp	r3, #12
 800279c:	f040 808b 	bne.w	80028b6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	f040 8087 	bne.w	80028b6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80027a8:	4b92      	ldr	r3, [pc, #584]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0302 	and.w	r3, r3, #2
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d005      	beq.n	80027c0 <HAL_RCC_OscConfig+0x64>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	699b      	ldr	r3, [r3, #24]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d101      	bne.n	80027c0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e3e8      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6a1a      	ldr	r2, [r3, #32]
 80027c4:	4b8b      	ldr	r3, [pc, #556]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0308 	and.w	r3, r3, #8
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d004      	beq.n	80027da <HAL_RCC_OscConfig+0x7e>
 80027d0:	4b88      	ldr	r3, [pc, #544]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027d8:	e005      	b.n	80027e6 <HAL_RCC_OscConfig+0x8a>
 80027da:	4b86      	ldr	r3, [pc, #536]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 80027dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027e0:	091b      	lsrs	r3, r3, #4
 80027e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d223      	bcs.n	8002832 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6a1b      	ldr	r3, [r3, #32]
 80027ee:	4618      	mov	r0, r3
 80027f0:	f000 fdac 	bl	800334c <RCC_SetFlashLatencyFromMSIRange>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e3c9      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027fe:	4b7d      	ldr	r3, [pc, #500]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a7c      	ldr	r2, [pc, #496]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 8002804:	f043 0308 	orr.w	r3, r3, #8
 8002808:	6013      	str	r3, [r2, #0]
 800280a:	4b7a      	ldr	r3, [pc, #488]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6a1b      	ldr	r3, [r3, #32]
 8002816:	4977      	ldr	r1, [pc, #476]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 8002818:	4313      	orrs	r3, r2
 800281a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800281c:	4b75      	ldr	r3, [pc, #468]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	69db      	ldr	r3, [r3, #28]
 8002828:	021b      	lsls	r3, r3, #8
 800282a:	4972      	ldr	r1, [pc, #456]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 800282c:	4313      	orrs	r3, r2
 800282e:	604b      	str	r3, [r1, #4]
 8002830:	e025      	b.n	800287e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002832:	4b70      	ldr	r3, [pc, #448]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a6f      	ldr	r2, [pc, #444]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 8002838:	f043 0308 	orr.w	r3, r3, #8
 800283c:	6013      	str	r3, [r2, #0]
 800283e:	4b6d      	ldr	r3, [pc, #436]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6a1b      	ldr	r3, [r3, #32]
 800284a:	496a      	ldr	r1, [pc, #424]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 800284c:	4313      	orrs	r3, r2
 800284e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002850:	4b68      	ldr	r3, [pc, #416]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	69db      	ldr	r3, [r3, #28]
 800285c:	021b      	lsls	r3, r3, #8
 800285e:	4965      	ldr	r1, [pc, #404]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 8002860:	4313      	orrs	r3, r2
 8002862:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002864:	69bb      	ldr	r3, [r7, #24]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d109      	bne.n	800287e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6a1b      	ldr	r3, [r3, #32]
 800286e:	4618      	mov	r0, r3
 8002870:	f000 fd6c 	bl	800334c <RCC_SetFlashLatencyFromMSIRange>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e389      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800287e:	f000 fc6f 	bl	8003160 <HAL_RCC_GetSysClockFreq>
 8002882:	4602      	mov	r2, r0
 8002884:	4b5b      	ldr	r3, [pc, #364]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	091b      	lsrs	r3, r3, #4
 800288a:	f003 030f 	and.w	r3, r3, #15
 800288e:	495a      	ldr	r1, [pc, #360]	; (80029f8 <HAL_RCC_OscConfig+0x29c>)
 8002890:	5ccb      	ldrb	r3, [r1, r3]
 8002892:	f003 031f 	and.w	r3, r3, #31
 8002896:	fa22 f303 	lsr.w	r3, r2, r3
 800289a:	4a58      	ldr	r2, [pc, #352]	; (80029fc <HAL_RCC_OscConfig+0x2a0>)
 800289c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800289e:	4b58      	ldr	r3, [pc, #352]	; (8002a00 <HAL_RCC_OscConfig+0x2a4>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4618      	mov	r0, r3
 80028a4:	f7fe fc70 	bl	8001188 <HAL_InitTick>
 80028a8:	4603      	mov	r3, r0
 80028aa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80028ac:	7bfb      	ldrb	r3, [r7, #15]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d052      	beq.n	8002958 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80028b2:	7bfb      	ldrb	r3, [r7, #15]
 80028b4:	e36d      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	699b      	ldr	r3, [r3, #24]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d032      	beq.n	8002924 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80028be:	4b4d      	ldr	r3, [pc, #308]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a4c      	ldr	r2, [pc, #304]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 80028c4:	f043 0301 	orr.w	r3, r3, #1
 80028c8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80028ca:	f7fe fe2b 	bl	8001524 <HAL_GetTick>
 80028ce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028d0:	e008      	b.n	80028e4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028d2:	f7fe fe27 	bl	8001524 <HAL_GetTick>
 80028d6:	4602      	mov	r2, r0
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	1ad3      	subs	r3, r2, r3
 80028dc:	2b02      	cmp	r3, #2
 80028de:	d901      	bls.n	80028e4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80028e0:	2303      	movs	r3, #3
 80028e2:	e356      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028e4:	4b43      	ldr	r3, [pc, #268]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0302 	and.w	r3, r3, #2
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d0f0      	beq.n	80028d2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028f0:	4b40      	ldr	r3, [pc, #256]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a3f      	ldr	r2, [pc, #252]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 80028f6:	f043 0308 	orr.w	r3, r3, #8
 80028fa:	6013      	str	r3, [r2, #0]
 80028fc:	4b3d      	ldr	r3, [pc, #244]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a1b      	ldr	r3, [r3, #32]
 8002908:	493a      	ldr	r1, [pc, #232]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 800290a:	4313      	orrs	r3, r2
 800290c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800290e:	4b39      	ldr	r3, [pc, #228]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	69db      	ldr	r3, [r3, #28]
 800291a:	021b      	lsls	r3, r3, #8
 800291c:	4935      	ldr	r1, [pc, #212]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 800291e:	4313      	orrs	r3, r2
 8002920:	604b      	str	r3, [r1, #4]
 8002922:	e01a      	b.n	800295a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002924:	4b33      	ldr	r3, [pc, #204]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a32      	ldr	r2, [pc, #200]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 800292a:	f023 0301 	bic.w	r3, r3, #1
 800292e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002930:	f7fe fdf8 	bl	8001524 <HAL_GetTick>
 8002934:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002936:	e008      	b.n	800294a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002938:	f7fe fdf4 	bl	8001524 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	2b02      	cmp	r3, #2
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e323      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800294a:	4b2a      	ldr	r3, [pc, #168]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	2b00      	cmp	r3, #0
 8002954:	d1f0      	bne.n	8002938 <HAL_RCC_OscConfig+0x1dc>
 8002956:	e000      	b.n	800295a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002958:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0301 	and.w	r3, r3, #1
 8002962:	2b00      	cmp	r3, #0
 8002964:	d073      	beq.n	8002a4e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	2b08      	cmp	r3, #8
 800296a:	d005      	beq.n	8002978 <HAL_RCC_OscConfig+0x21c>
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	2b0c      	cmp	r3, #12
 8002970:	d10e      	bne.n	8002990 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	2b03      	cmp	r3, #3
 8002976:	d10b      	bne.n	8002990 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002978:	4b1e      	ldr	r3, [pc, #120]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d063      	beq.n	8002a4c <HAL_RCC_OscConfig+0x2f0>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d15f      	bne.n	8002a4c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e300      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002998:	d106      	bne.n	80029a8 <HAL_RCC_OscConfig+0x24c>
 800299a:	4b16      	ldr	r3, [pc, #88]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a15      	ldr	r2, [pc, #84]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 80029a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029a4:	6013      	str	r3, [r2, #0]
 80029a6:	e01d      	b.n	80029e4 <HAL_RCC_OscConfig+0x288>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029b0:	d10c      	bne.n	80029cc <HAL_RCC_OscConfig+0x270>
 80029b2:	4b10      	ldr	r3, [pc, #64]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a0f      	ldr	r2, [pc, #60]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 80029b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029bc:	6013      	str	r3, [r2, #0]
 80029be:	4b0d      	ldr	r3, [pc, #52]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a0c      	ldr	r2, [pc, #48]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 80029c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029c8:	6013      	str	r3, [r2, #0]
 80029ca:	e00b      	b.n	80029e4 <HAL_RCC_OscConfig+0x288>
 80029cc:	4b09      	ldr	r3, [pc, #36]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a08      	ldr	r2, [pc, #32]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 80029d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029d6:	6013      	str	r3, [r2, #0]
 80029d8:	4b06      	ldr	r3, [pc, #24]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a05      	ldr	r2, [pc, #20]	; (80029f4 <HAL_RCC_OscConfig+0x298>)
 80029de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d01b      	beq.n	8002a24 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ec:	f7fe fd9a 	bl	8001524 <HAL_GetTick>
 80029f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029f2:	e010      	b.n	8002a16 <HAL_RCC_OscConfig+0x2ba>
 80029f4:	40021000 	.word	0x40021000
 80029f8:	08008944 	.word	0x08008944
 80029fc:	20000000 	.word	0x20000000
 8002a00:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a04:	f7fe fd8e 	bl	8001524 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b64      	cmp	r3, #100	; 0x64
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e2bd      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a16:	4baf      	ldr	r3, [pc, #700]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d0f0      	beq.n	8002a04 <HAL_RCC_OscConfig+0x2a8>
 8002a22:	e014      	b.n	8002a4e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a24:	f7fe fd7e 	bl	8001524 <HAL_GetTick>
 8002a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a2a:	e008      	b.n	8002a3e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a2c:	f7fe fd7a 	bl	8001524 <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	2b64      	cmp	r3, #100	; 0x64
 8002a38:	d901      	bls.n	8002a3e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e2a9      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a3e:	4ba5      	ldr	r3, [pc, #660]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d1f0      	bne.n	8002a2c <HAL_RCC_OscConfig+0x2d0>
 8002a4a:	e000      	b.n	8002a4e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 0302 	and.w	r3, r3, #2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d060      	beq.n	8002b1c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002a5a:	69bb      	ldr	r3, [r7, #24]
 8002a5c:	2b04      	cmp	r3, #4
 8002a5e:	d005      	beq.n	8002a6c <HAL_RCC_OscConfig+0x310>
 8002a60:	69bb      	ldr	r3, [r7, #24]
 8002a62:	2b0c      	cmp	r3, #12
 8002a64:	d119      	bne.n	8002a9a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	d116      	bne.n	8002a9a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a6c:	4b99      	ldr	r3, [pc, #612]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d005      	beq.n	8002a84 <HAL_RCC_OscConfig+0x328>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d101      	bne.n	8002a84 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e286      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a84:	4b93      	ldr	r3, [pc, #588]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	691b      	ldr	r3, [r3, #16]
 8002a90:	061b      	lsls	r3, r3, #24
 8002a92:	4990      	ldr	r1, [pc, #576]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002a94:	4313      	orrs	r3, r2
 8002a96:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a98:	e040      	b.n	8002b1c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d023      	beq.n	8002aea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002aa2:	4b8c      	ldr	r3, [pc, #560]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a8b      	ldr	r2, [pc, #556]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002aa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002aac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aae:	f7fe fd39 	bl	8001524 <HAL_GetTick>
 8002ab2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ab4:	e008      	b.n	8002ac8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ab6:	f7fe fd35 	bl	8001524 <HAL_GetTick>
 8002aba:	4602      	mov	r2, r0
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d901      	bls.n	8002ac8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e264      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ac8:	4b82      	ldr	r3, [pc, #520]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d0f0      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ad4:	4b7f      	ldr	r3, [pc, #508]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	691b      	ldr	r3, [r3, #16]
 8002ae0:	061b      	lsls	r3, r3, #24
 8002ae2:	497c      	ldr	r1, [pc, #496]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	604b      	str	r3, [r1, #4]
 8002ae8:	e018      	b.n	8002b1c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002aea:	4b7a      	ldr	r3, [pc, #488]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a79      	ldr	r2, [pc, #484]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002af0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002af4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af6:	f7fe fd15 	bl	8001524 <HAL_GetTick>
 8002afa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002afc:	e008      	b.n	8002b10 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002afe:	f7fe fd11 	bl	8001524 <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	d901      	bls.n	8002b10 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	e240      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b10:	4b70      	ldr	r3, [pc, #448]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d1f0      	bne.n	8002afe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0308 	and.w	r3, r3, #8
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d03c      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	695b      	ldr	r3, [r3, #20]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d01c      	beq.n	8002b6a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b30:	4b68      	ldr	r3, [pc, #416]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002b32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b36:	4a67      	ldr	r2, [pc, #412]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002b38:	f043 0301 	orr.w	r3, r3, #1
 8002b3c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b40:	f7fe fcf0 	bl	8001524 <HAL_GetTick>
 8002b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b46:	e008      	b.n	8002b5a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b48:	f7fe fcec 	bl	8001524 <HAL_GetTick>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d901      	bls.n	8002b5a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002b56:	2303      	movs	r3, #3
 8002b58:	e21b      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b5a:	4b5e      	ldr	r3, [pc, #376]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002b5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d0ef      	beq.n	8002b48 <HAL_RCC_OscConfig+0x3ec>
 8002b68:	e01b      	b.n	8002ba2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b6a:	4b5a      	ldr	r3, [pc, #360]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002b6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b70:	4a58      	ldr	r2, [pc, #352]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002b72:	f023 0301 	bic.w	r3, r3, #1
 8002b76:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b7a:	f7fe fcd3 	bl	8001524 <HAL_GetTick>
 8002b7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b80:	e008      	b.n	8002b94 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b82:	f7fe fccf 	bl	8001524 <HAL_GetTick>
 8002b86:	4602      	mov	r2, r0
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d901      	bls.n	8002b94 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e1fe      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b94:	4b4f      	ldr	r3, [pc, #316]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002b96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b9a:	f003 0302 	and.w	r3, r3, #2
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d1ef      	bne.n	8002b82 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0304 	and.w	r3, r3, #4
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	f000 80a6 	beq.w	8002cfc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002bb4:	4b47      	ldr	r3, [pc, #284]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002bb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d10d      	bne.n	8002bdc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bc0:	4b44      	ldr	r3, [pc, #272]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002bc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bc4:	4a43      	ldr	r2, [pc, #268]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002bc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bca:	6593      	str	r3, [r2, #88]	; 0x58
 8002bcc:	4b41      	ldr	r3, [pc, #260]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002bce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bd4:	60bb      	str	r3, [r7, #8]
 8002bd6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bdc:	4b3e      	ldr	r3, [pc, #248]	; (8002cd8 <HAL_RCC_OscConfig+0x57c>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d118      	bne.n	8002c1a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002be8:	4b3b      	ldr	r3, [pc, #236]	; (8002cd8 <HAL_RCC_OscConfig+0x57c>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a3a      	ldr	r2, [pc, #232]	; (8002cd8 <HAL_RCC_OscConfig+0x57c>)
 8002bee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bf2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bf4:	f7fe fc96 	bl	8001524 <HAL_GetTick>
 8002bf8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bfa:	e008      	b.n	8002c0e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bfc:	f7fe fc92 	bl	8001524 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e1c1      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c0e:	4b32      	ldr	r3, [pc, #200]	; (8002cd8 <HAL_RCC_OscConfig+0x57c>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d0f0      	beq.n	8002bfc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d108      	bne.n	8002c34 <HAL_RCC_OscConfig+0x4d8>
 8002c22:	4b2c      	ldr	r3, [pc, #176]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002c24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c28:	4a2a      	ldr	r2, [pc, #168]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002c2a:	f043 0301 	orr.w	r3, r3, #1
 8002c2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c32:	e024      	b.n	8002c7e <HAL_RCC_OscConfig+0x522>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	2b05      	cmp	r3, #5
 8002c3a:	d110      	bne.n	8002c5e <HAL_RCC_OscConfig+0x502>
 8002c3c:	4b25      	ldr	r3, [pc, #148]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c42:	4a24      	ldr	r2, [pc, #144]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002c44:	f043 0304 	orr.w	r3, r3, #4
 8002c48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c4c:	4b21      	ldr	r3, [pc, #132]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c52:	4a20      	ldr	r2, [pc, #128]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002c54:	f043 0301 	orr.w	r3, r3, #1
 8002c58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c5c:	e00f      	b.n	8002c7e <HAL_RCC_OscConfig+0x522>
 8002c5e:	4b1d      	ldr	r3, [pc, #116]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c64:	4a1b      	ldr	r2, [pc, #108]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002c66:	f023 0301 	bic.w	r3, r3, #1
 8002c6a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c6e:	4b19      	ldr	r3, [pc, #100]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c74:	4a17      	ldr	r2, [pc, #92]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002c76:	f023 0304 	bic.w	r3, r3, #4
 8002c7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d016      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c86:	f7fe fc4d 	bl	8001524 <HAL_GetTick>
 8002c8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c8c:	e00a      	b.n	8002ca4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c8e:	f7fe fc49 	bl	8001524 <HAL_GetTick>
 8002c92:	4602      	mov	r2, r0
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d901      	bls.n	8002ca4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	e176      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ca4:	4b0b      	ldr	r3, [pc, #44]	; (8002cd4 <HAL_RCC_OscConfig+0x578>)
 8002ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002caa:	f003 0302 	and.w	r3, r3, #2
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d0ed      	beq.n	8002c8e <HAL_RCC_OscConfig+0x532>
 8002cb2:	e01a      	b.n	8002cea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cb4:	f7fe fc36 	bl	8001524 <HAL_GetTick>
 8002cb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cba:	e00f      	b.n	8002cdc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cbc:	f7fe fc32 	bl	8001524 <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d906      	bls.n	8002cdc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	e15f      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
 8002cd2:	bf00      	nop
 8002cd4:	40021000 	.word	0x40021000
 8002cd8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cdc:	4baa      	ldr	r3, [pc, #680]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ce2:	f003 0302 	and.w	r3, r3, #2
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d1e8      	bne.n	8002cbc <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002cea:	7ffb      	ldrb	r3, [r7, #31]
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d105      	bne.n	8002cfc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cf0:	4ba5      	ldr	r3, [pc, #660]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002cf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cf4:	4aa4      	ldr	r2, [pc, #656]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002cf6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cfa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f003 0320 	and.w	r3, r3, #32
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d03c      	beq.n	8002d82 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d01c      	beq.n	8002d4a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d10:	4b9d      	ldr	r3, [pc, #628]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002d12:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d16:	4a9c      	ldr	r2, [pc, #624]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002d18:	f043 0301 	orr.w	r3, r3, #1
 8002d1c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d20:	f7fe fc00 	bl	8001524 <HAL_GetTick>
 8002d24:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d26:	e008      	b.n	8002d3a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d28:	f7fe fbfc 	bl	8001524 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d901      	bls.n	8002d3a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002d36:	2303      	movs	r3, #3
 8002d38:	e12b      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d3a:	4b93      	ldr	r3, [pc, #588]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002d3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d40:	f003 0302 	and.w	r3, r3, #2
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d0ef      	beq.n	8002d28 <HAL_RCC_OscConfig+0x5cc>
 8002d48:	e01b      	b.n	8002d82 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002d4a:	4b8f      	ldr	r3, [pc, #572]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002d4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d50:	4a8d      	ldr	r2, [pc, #564]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002d52:	f023 0301 	bic.w	r3, r3, #1
 8002d56:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d5a:	f7fe fbe3 	bl	8001524 <HAL_GetTick>
 8002d5e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d60:	e008      	b.n	8002d74 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d62:	f7fe fbdf 	bl	8001524 <HAL_GetTick>
 8002d66:	4602      	mov	r2, r0
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d901      	bls.n	8002d74 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002d70:	2303      	movs	r3, #3
 8002d72:	e10e      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d74:	4b84      	ldr	r3, [pc, #528]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002d76:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d1ef      	bne.n	8002d62 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	f000 8102 	beq.w	8002f90 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d90:	2b02      	cmp	r3, #2
 8002d92:	f040 80c5 	bne.w	8002f20 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002d96:	4b7c      	ldr	r3, [pc, #496]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002d98:	68db      	ldr	r3, [r3, #12]
 8002d9a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	f003 0203 	and.w	r2, r3, #3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d12c      	bne.n	8002e04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db4:	3b01      	subs	r3, #1
 8002db6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d123      	bne.n	8002e04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dc6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d11b      	bne.n	8002e04 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dd6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d113      	bne.n	8002e04 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002de6:	085b      	lsrs	r3, r3, #1
 8002de8:	3b01      	subs	r3, #1
 8002dea:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d109      	bne.n	8002e04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	085b      	lsrs	r3, r3, #1
 8002dfc:	3b01      	subs	r3, #1
 8002dfe:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d067      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	2b0c      	cmp	r3, #12
 8002e08:	d062      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002e0a:	4b5f      	ldr	r3, [pc, #380]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d001      	beq.n	8002e1a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e0bb      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002e1a:	4b5b      	ldr	r3, [pc, #364]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a5a      	ldr	r2, [pc, #360]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002e20:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e24:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e26:	f7fe fb7d 	bl	8001524 <HAL_GetTick>
 8002e2a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e2c:	e008      	b.n	8002e40 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e2e:	f7fe fb79 	bl	8001524 <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d901      	bls.n	8002e40 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e0a8      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e40:	4b51      	ldr	r3, [pc, #324]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d1f0      	bne.n	8002e2e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e4c:	4b4e      	ldr	r3, [pc, #312]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002e4e:	68da      	ldr	r2, [r3, #12]
 8002e50:	4b4e      	ldr	r3, [pc, #312]	; (8002f8c <HAL_RCC_OscConfig+0x830>)
 8002e52:	4013      	ands	r3, r2
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002e5c:	3a01      	subs	r2, #1
 8002e5e:	0112      	lsls	r2, r2, #4
 8002e60:	4311      	orrs	r1, r2
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002e66:	0212      	lsls	r2, r2, #8
 8002e68:	4311      	orrs	r1, r2
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002e6e:	0852      	lsrs	r2, r2, #1
 8002e70:	3a01      	subs	r2, #1
 8002e72:	0552      	lsls	r2, r2, #21
 8002e74:	4311      	orrs	r1, r2
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002e7a:	0852      	lsrs	r2, r2, #1
 8002e7c:	3a01      	subs	r2, #1
 8002e7e:	0652      	lsls	r2, r2, #25
 8002e80:	4311      	orrs	r1, r2
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e86:	06d2      	lsls	r2, r2, #27
 8002e88:	430a      	orrs	r2, r1
 8002e8a:	493f      	ldr	r1, [pc, #252]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002e90:	4b3d      	ldr	r3, [pc, #244]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a3c      	ldr	r2, [pc, #240]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002e96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e9a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e9c:	4b3a      	ldr	r3, [pc, #232]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	4a39      	ldr	r2, [pc, #228]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002ea2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ea6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ea8:	f7fe fb3c 	bl	8001524 <HAL_GetTick>
 8002eac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002eae:	e008      	b.n	8002ec2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eb0:	f7fe fb38 	bl	8001524 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d901      	bls.n	8002ec2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	e067      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ec2:	4b31      	ldr	r3, [pc, #196]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d0f0      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ece:	e05f      	b.n	8002f90 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e05e      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ed4:	4b2c      	ldr	r3, [pc, #176]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d157      	bne.n	8002f90 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002ee0:	4b29      	ldr	r3, [pc, #164]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a28      	ldr	r2, [pc, #160]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002ee6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002eea:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002eec:	4b26      	ldr	r3, [pc, #152]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	4a25      	ldr	r2, [pc, #148]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002ef2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ef6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ef8:	f7fe fb14 	bl	8001524 <HAL_GetTick>
 8002efc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002efe:	e008      	b.n	8002f12 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f00:	f7fe fb10 	bl	8001524 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d901      	bls.n	8002f12 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e03f      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f12:	4b1d      	ldr	r3, [pc, #116]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d0f0      	beq.n	8002f00 <HAL_RCC_OscConfig+0x7a4>
 8002f1e:	e037      	b.n	8002f90 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	2b0c      	cmp	r3, #12
 8002f24:	d02d      	beq.n	8002f82 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f26:	4b18      	ldr	r3, [pc, #96]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a17      	ldr	r2, [pc, #92]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002f2c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f30:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002f32:	4b15      	ldr	r3, [pc, #84]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d105      	bne.n	8002f4a <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002f3e:	4b12      	ldr	r3, [pc, #72]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	4a11      	ldr	r2, [pc, #68]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002f44:	f023 0303 	bic.w	r3, r3, #3
 8002f48:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002f4a:	4b0f      	ldr	r3, [pc, #60]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	4a0e      	ldr	r2, [pc, #56]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002f50:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002f54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f58:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f5a:	f7fe fae3 	bl	8001524 <HAL_GetTick>
 8002f5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f60:	e008      	b.n	8002f74 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f62:	f7fe fadf 	bl	8001524 <HAL_GetTick>
 8002f66:	4602      	mov	r2, r0
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d901      	bls.n	8002f74 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e00e      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f74:	4b04      	ldr	r3, [pc, #16]	; (8002f88 <HAL_RCC_OscConfig+0x82c>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d1f0      	bne.n	8002f62 <HAL_RCC_OscConfig+0x806>
 8002f80:	e006      	b.n	8002f90 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e005      	b.n	8002f92 <HAL_RCC_OscConfig+0x836>
 8002f86:	bf00      	nop
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3720      	adds	r7, #32
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop

08002f9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d101      	bne.n	8002fb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e0c8      	b.n	8003142 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fb0:	4b66      	ldr	r3, [pc, #408]	; (800314c <HAL_RCC_ClockConfig+0x1b0>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0307 	and.w	r3, r3, #7
 8002fb8:	683a      	ldr	r2, [r7, #0]
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d910      	bls.n	8002fe0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fbe:	4b63      	ldr	r3, [pc, #396]	; (800314c <HAL_RCC_ClockConfig+0x1b0>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f023 0207 	bic.w	r2, r3, #7
 8002fc6:	4961      	ldr	r1, [pc, #388]	; (800314c <HAL_RCC_ClockConfig+0x1b0>)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fce:	4b5f      	ldr	r3, [pc, #380]	; (800314c <HAL_RCC_ClockConfig+0x1b0>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0307 	and.w	r3, r3, #7
 8002fd6:	683a      	ldr	r2, [r7, #0]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d001      	beq.n	8002fe0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e0b0      	b.n	8003142 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0301 	and.w	r3, r3, #1
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d04c      	beq.n	8003086 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	2b03      	cmp	r3, #3
 8002ff2:	d107      	bne.n	8003004 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ff4:	4b56      	ldr	r3, [pc, #344]	; (8003150 <HAL_RCC_ClockConfig+0x1b4>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d121      	bne.n	8003044 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e09e      	b.n	8003142 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	2b02      	cmp	r3, #2
 800300a:	d107      	bne.n	800301c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800300c:	4b50      	ldr	r3, [pc, #320]	; (8003150 <HAL_RCC_ClockConfig+0x1b4>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d115      	bne.n	8003044 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e092      	b.n	8003142 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d107      	bne.n	8003034 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003024:	4b4a      	ldr	r3, [pc, #296]	; (8003150 <HAL_RCC_ClockConfig+0x1b4>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f003 0302 	and.w	r3, r3, #2
 800302c:	2b00      	cmp	r3, #0
 800302e:	d109      	bne.n	8003044 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e086      	b.n	8003142 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003034:	4b46      	ldr	r3, [pc, #280]	; (8003150 <HAL_RCC_ClockConfig+0x1b4>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800303c:	2b00      	cmp	r3, #0
 800303e:	d101      	bne.n	8003044 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e07e      	b.n	8003142 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003044:	4b42      	ldr	r3, [pc, #264]	; (8003150 <HAL_RCC_ClockConfig+0x1b4>)
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	f023 0203 	bic.w	r2, r3, #3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	493f      	ldr	r1, [pc, #252]	; (8003150 <HAL_RCC_ClockConfig+0x1b4>)
 8003052:	4313      	orrs	r3, r2
 8003054:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003056:	f7fe fa65 	bl	8001524 <HAL_GetTick>
 800305a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800305c:	e00a      	b.n	8003074 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800305e:	f7fe fa61 	bl	8001524 <HAL_GetTick>
 8003062:	4602      	mov	r2, r0
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	f241 3288 	movw	r2, #5000	; 0x1388
 800306c:	4293      	cmp	r3, r2
 800306e:	d901      	bls.n	8003074 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	e066      	b.n	8003142 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003074:	4b36      	ldr	r3, [pc, #216]	; (8003150 <HAL_RCC_ClockConfig+0x1b4>)
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f003 020c 	and.w	r2, r3, #12
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	429a      	cmp	r2, r3
 8003084:	d1eb      	bne.n	800305e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d008      	beq.n	80030a4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003092:	4b2f      	ldr	r3, [pc, #188]	; (8003150 <HAL_RCC_ClockConfig+0x1b4>)
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	492c      	ldr	r1, [pc, #176]	; (8003150 <HAL_RCC_ClockConfig+0x1b4>)
 80030a0:	4313      	orrs	r3, r2
 80030a2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030a4:	4b29      	ldr	r3, [pc, #164]	; (800314c <HAL_RCC_ClockConfig+0x1b0>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 0307 	and.w	r3, r3, #7
 80030ac:	683a      	ldr	r2, [r7, #0]
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d210      	bcs.n	80030d4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030b2:	4b26      	ldr	r3, [pc, #152]	; (800314c <HAL_RCC_ClockConfig+0x1b0>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f023 0207 	bic.w	r2, r3, #7
 80030ba:	4924      	ldr	r1, [pc, #144]	; (800314c <HAL_RCC_ClockConfig+0x1b0>)
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	4313      	orrs	r3, r2
 80030c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030c2:	4b22      	ldr	r3, [pc, #136]	; (800314c <HAL_RCC_ClockConfig+0x1b0>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0307 	and.w	r3, r3, #7
 80030ca:	683a      	ldr	r2, [r7, #0]
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d001      	beq.n	80030d4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e036      	b.n	8003142 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0304 	and.w	r3, r3, #4
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d008      	beq.n	80030f2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030e0:	4b1b      	ldr	r3, [pc, #108]	; (8003150 <HAL_RCC_ClockConfig+0x1b4>)
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	4918      	ldr	r1, [pc, #96]	; (8003150 <HAL_RCC_ClockConfig+0x1b4>)
 80030ee:	4313      	orrs	r3, r2
 80030f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0308 	and.w	r3, r3, #8
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d009      	beq.n	8003112 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030fe:	4b14      	ldr	r3, [pc, #80]	; (8003150 <HAL_RCC_ClockConfig+0x1b4>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	691b      	ldr	r3, [r3, #16]
 800310a:	00db      	lsls	r3, r3, #3
 800310c:	4910      	ldr	r1, [pc, #64]	; (8003150 <HAL_RCC_ClockConfig+0x1b4>)
 800310e:	4313      	orrs	r3, r2
 8003110:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003112:	f000 f825 	bl	8003160 <HAL_RCC_GetSysClockFreq>
 8003116:	4602      	mov	r2, r0
 8003118:	4b0d      	ldr	r3, [pc, #52]	; (8003150 <HAL_RCC_ClockConfig+0x1b4>)
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	091b      	lsrs	r3, r3, #4
 800311e:	f003 030f 	and.w	r3, r3, #15
 8003122:	490c      	ldr	r1, [pc, #48]	; (8003154 <HAL_RCC_ClockConfig+0x1b8>)
 8003124:	5ccb      	ldrb	r3, [r1, r3]
 8003126:	f003 031f 	and.w	r3, r3, #31
 800312a:	fa22 f303 	lsr.w	r3, r2, r3
 800312e:	4a0a      	ldr	r2, [pc, #40]	; (8003158 <HAL_RCC_ClockConfig+0x1bc>)
 8003130:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003132:	4b0a      	ldr	r3, [pc, #40]	; (800315c <HAL_RCC_ClockConfig+0x1c0>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4618      	mov	r0, r3
 8003138:	f7fe f826 	bl	8001188 <HAL_InitTick>
 800313c:	4603      	mov	r3, r0
 800313e:	72fb      	strb	r3, [r7, #11]

  return status;
 8003140:	7afb      	ldrb	r3, [r7, #11]
}
 8003142:	4618      	mov	r0, r3
 8003144:	3710      	adds	r7, #16
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	40022000 	.word	0x40022000
 8003150:	40021000 	.word	0x40021000
 8003154:	08008944 	.word	0x08008944
 8003158:	20000000 	.word	0x20000000
 800315c:	20000004 	.word	0x20000004

08003160 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003160:	b480      	push	{r7}
 8003162:	b089      	sub	sp, #36	; 0x24
 8003164:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003166:	2300      	movs	r3, #0
 8003168:	61fb      	str	r3, [r7, #28]
 800316a:	2300      	movs	r3, #0
 800316c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800316e:	4b3e      	ldr	r3, [pc, #248]	; (8003268 <HAL_RCC_GetSysClockFreq+0x108>)
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	f003 030c 	and.w	r3, r3, #12
 8003176:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003178:	4b3b      	ldr	r3, [pc, #236]	; (8003268 <HAL_RCC_GetSysClockFreq+0x108>)
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	f003 0303 	and.w	r3, r3, #3
 8003180:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d005      	beq.n	8003194 <HAL_RCC_GetSysClockFreq+0x34>
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	2b0c      	cmp	r3, #12
 800318c:	d121      	bne.n	80031d2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2b01      	cmp	r3, #1
 8003192:	d11e      	bne.n	80031d2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003194:	4b34      	ldr	r3, [pc, #208]	; (8003268 <HAL_RCC_GetSysClockFreq+0x108>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0308 	and.w	r3, r3, #8
 800319c:	2b00      	cmp	r3, #0
 800319e:	d107      	bne.n	80031b0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80031a0:	4b31      	ldr	r3, [pc, #196]	; (8003268 <HAL_RCC_GetSysClockFreq+0x108>)
 80031a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031a6:	0a1b      	lsrs	r3, r3, #8
 80031a8:	f003 030f 	and.w	r3, r3, #15
 80031ac:	61fb      	str	r3, [r7, #28]
 80031ae:	e005      	b.n	80031bc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80031b0:	4b2d      	ldr	r3, [pc, #180]	; (8003268 <HAL_RCC_GetSysClockFreq+0x108>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	091b      	lsrs	r3, r3, #4
 80031b6:	f003 030f 	and.w	r3, r3, #15
 80031ba:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80031bc:	4a2b      	ldr	r2, [pc, #172]	; (800326c <HAL_RCC_GetSysClockFreq+0x10c>)
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031c4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d10d      	bne.n	80031e8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80031cc:	69fb      	ldr	r3, [r7, #28]
 80031ce:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031d0:	e00a      	b.n	80031e8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	2b04      	cmp	r3, #4
 80031d6:	d102      	bne.n	80031de <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80031d8:	4b25      	ldr	r3, [pc, #148]	; (8003270 <HAL_RCC_GetSysClockFreq+0x110>)
 80031da:	61bb      	str	r3, [r7, #24]
 80031dc:	e004      	b.n	80031e8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	2b08      	cmp	r3, #8
 80031e2:	d101      	bne.n	80031e8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80031e4:	4b23      	ldr	r3, [pc, #140]	; (8003274 <HAL_RCC_GetSysClockFreq+0x114>)
 80031e6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	2b0c      	cmp	r3, #12
 80031ec:	d134      	bne.n	8003258 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80031ee:	4b1e      	ldr	r3, [pc, #120]	; (8003268 <HAL_RCC_GetSysClockFreq+0x108>)
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	f003 0303 	and.w	r3, r3, #3
 80031f6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	2b02      	cmp	r3, #2
 80031fc:	d003      	beq.n	8003206 <HAL_RCC_GetSysClockFreq+0xa6>
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	2b03      	cmp	r3, #3
 8003202:	d003      	beq.n	800320c <HAL_RCC_GetSysClockFreq+0xac>
 8003204:	e005      	b.n	8003212 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003206:	4b1a      	ldr	r3, [pc, #104]	; (8003270 <HAL_RCC_GetSysClockFreq+0x110>)
 8003208:	617b      	str	r3, [r7, #20]
      break;
 800320a:	e005      	b.n	8003218 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800320c:	4b19      	ldr	r3, [pc, #100]	; (8003274 <HAL_RCC_GetSysClockFreq+0x114>)
 800320e:	617b      	str	r3, [r7, #20]
      break;
 8003210:	e002      	b.n	8003218 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	617b      	str	r3, [r7, #20]
      break;
 8003216:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003218:	4b13      	ldr	r3, [pc, #76]	; (8003268 <HAL_RCC_GetSysClockFreq+0x108>)
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	091b      	lsrs	r3, r3, #4
 800321e:	f003 0307 	and.w	r3, r3, #7
 8003222:	3301      	adds	r3, #1
 8003224:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003226:	4b10      	ldr	r3, [pc, #64]	; (8003268 <HAL_RCC_GetSysClockFreq+0x108>)
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	0a1b      	lsrs	r3, r3, #8
 800322c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003230:	697a      	ldr	r2, [r7, #20]
 8003232:	fb02 f203 	mul.w	r2, r2, r3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	fbb2 f3f3 	udiv	r3, r2, r3
 800323c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800323e:	4b0a      	ldr	r3, [pc, #40]	; (8003268 <HAL_RCC_GetSysClockFreq+0x108>)
 8003240:	68db      	ldr	r3, [r3, #12]
 8003242:	0e5b      	lsrs	r3, r3, #25
 8003244:	f003 0303 	and.w	r3, r3, #3
 8003248:	3301      	adds	r3, #1
 800324a:	005b      	lsls	r3, r3, #1
 800324c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800324e:	697a      	ldr	r2, [r7, #20]
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	fbb2 f3f3 	udiv	r3, r2, r3
 8003256:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003258:	69bb      	ldr	r3, [r7, #24]
}
 800325a:	4618      	mov	r0, r3
 800325c:	3724      	adds	r7, #36	; 0x24
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	40021000 	.word	0x40021000
 800326c:	0800895c 	.word	0x0800895c
 8003270:	00f42400 	.word	0x00f42400
 8003274:	007a1200 	.word	0x007a1200

08003278 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003278:	b480      	push	{r7}
 800327a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800327c:	4b03      	ldr	r3, [pc, #12]	; (800328c <HAL_RCC_GetHCLKFreq+0x14>)
 800327e:	681b      	ldr	r3, [r3, #0]
}
 8003280:	4618      	mov	r0, r3
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	20000000 	.word	0x20000000

08003290 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003294:	f7ff fff0 	bl	8003278 <HAL_RCC_GetHCLKFreq>
 8003298:	4602      	mov	r2, r0
 800329a:	4b06      	ldr	r3, [pc, #24]	; (80032b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	0a1b      	lsrs	r3, r3, #8
 80032a0:	f003 0307 	and.w	r3, r3, #7
 80032a4:	4904      	ldr	r1, [pc, #16]	; (80032b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80032a6:	5ccb      	ldrb	r3, [r1, r3]
 80032a8:	f003 031f 	and.w	r3, r3, #31
 80032ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	40021000 	.word	0x40021000
 80032b8:	08008954 	.word	0x08008954

080032bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80032c0:	f7ff ffda 	bl	8003278 <HAL_RCC_GetHCLKFreq>
 80032c4:	4602      	mov	r2, r0
 80032c6:	4b06      	ldr	r3, [pc, #24]	; (80032e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	0adb      	lsrs	r3, r3, #11
 80032cc:	f003 0307 	and.w	r3, r3, #7
 80032d0:	4904      	ldr	r1, [pc, #16]	; (80032e4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80032d2:	5ccb      	ldrb	r3, [r1, r3]
 80032d4:	f003 031f 	and.w	r3, r3, #31
 80032d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032dc:	4618      	mov	r0, r3
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	40021000 	.word	0x40021000
 80032e4:	08008954 	.word	0x08008954

080032e8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	220f      	movs	r2, #15
 80032f6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80032f8:	4b12      	ldr	r3, [pc, #72]	; (8003344 <HAL_RCC_GetClockConfig+0x5c>)
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	f003 0203 	and.w	r2, r3, #3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003304:	4b0f      	ldr	r3, [pc, #60]	; (8003344 <HAL_RCC_GetClockConfig+0x5c>)
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003310:	4b0c      	ldr	r3, [pc, #48]	; (8003344 <HAL_RCC_GetClockConfig+0x5c>)
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800331c:	4b09      	ldr	r3, [pc, #36]	; (8003344 <HAL_RCC_GetClockConfig+0x5c>)
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	08db      	lsrs	r3, r3, #3
 8003322:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800332a:	4b07      	ldr	r3, [pc, #28]	; (8003348 <HAL_RCC_GetClockConfig+0x60>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0207 	and.w	r2, r3, #7
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	601a      	str	r2, [r3, #0]
}
 8003336:	bf00      	nop
 8003338:	370c      	adds	r7, #12
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr
 8003342:	bf00      	nop
 8003344:	40021000 	.word	0x40021000
 8003348:	40022000 	.word	0x40022000

0800334c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b086      	sub	sp, #24
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003354:	2300      	movs	r3, #0
 8003356:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003358:	4b2a      	ldr	r3, [pc, #168]	; (8003404 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800335a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800335c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d003      	beq.n	800336c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003364:	f7ff f996 	bl	8002694 <HAL_PWREx_GetVoltageRange>
 8003368:	6178      	str	r0, [r7, #20]
 800336a:	e014      	b.n	8003396 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800336c:	4b25      	ldr	r3, [pc, #148]	; (8003404 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800336e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003370:	4a24      	ldr	r2, [pc, #144]	; (8003404 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003372:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003376:	6593      	str	r3, [r2, #88]	; 0x58
 8003378:	4b22      	ldr	r3, [pc, #136]	; (8003404 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800337a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800337c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003380:	60fb      	str	r3, [r7, #12]
 8003382:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003384:	f7ff f986 	bl	8002694 <HAL_PWREx_GetVoltageRange>
 8003388:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800338a:	4b1e      	ldr	r3, [pc, #120]	; (8003404 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800338c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800338e:	4a1d      	ldr	r2, [pc, #116]	; (8003404 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003390:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003394:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800339c:	d10b      	bne.n	80033b6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2b80      	cmp	r3, #128	; 0x80
 80033a2:	d919      	bls.n	80033d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2ba0      	cmp	r3, #160	; 0xa0
 80033a8:	d902      	bls.n	80033b0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80033aa:	2302      	movs	r3, #2
 80033ac:	613b      	str	r3, [r7, #16]
 80033ae:	e013      	b.n	80033d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80033b0:	2301      	movs	r3, #1
 80033b2:	613b      	str	r3, [r7, #16]
 80033b4:	e010      	b.n	80033d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2b80      	cmp	r3, #128	; 0x80
 80033ba:	d902      	bls.n	80033c2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80033bc:	2303      	movs	r3, #3
 80033be:	613b      	str	r3, [r7, #16]
 80033c0:	e00a      	b.n	80033d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2b80      	cmp	r3, #128	; 0x80
 80033c6:	d102      	bne.n	80033ce <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80033c8:	2302      	movs	r3, #2
 80033ca:	613b      	str	r3, [r7, #16]
 80033cc:	e004      	b.n	80033d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2b70      	cmp	r3, #112	; 0x70
 80033d2:	d101      	bne.n	80033d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80033d4:	2301      	movs	r3, #1
 80033d6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80033d8:	4b0b      	ldr	r3, [pc, #44]	; (8003408 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f023 0207 	bic.w	r2, r3, #7
 80033e0:	4909      	ldr	r1, [pc, #36]	; (8003408 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80033e8:	4b07      	ldr	r3, [pc, #28]	; (8003408 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0307 	and.w	r3, r3, #7
 80033f0:	693a      	ldr	r2, [r7, #16]
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d001      	beq.n	80033fa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e000      	b.n	80033fc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80033fa:	2300      	movs	r3, #0
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3718      	adds	r7, #24
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}
 8003404:	40021000 	.word	0x40021000
 8003408:	40022000 	.word	0x40022000

0800340c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b086      	sub	sp, #24
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003414:	2300      	movs	r3, #0
 8003416:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003418:	2300      	movs	r3, #0
 800341a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003424:	2b00      	cmp	r3, #0
 8003426:	d031      	beq.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800342c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003430:	d01a      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003432:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003436:	d814      	bhi.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003438:	2b00      	cmp	r3, #0
 800343a:	d009      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800343c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003440:	d10f      	bne.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003442:	4bac      	ldr	r3, [pc, #688]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	4aab      	ldr	r2, [pc, #684]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003448:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800344c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800344e:	e00c      	b.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	3304      	adds	r3, #4
 8003454:	2100      	movs	r1, #0
 8003456:	4618      	mov	r0, r3
 8003458:	f000 f9dc 	bl	8003814 <RCCEx_PLLSAI1_Config>
 800345c:	4603      	mov	r3, r0
 800345e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003460:	e003      	b.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	74fb      	strb	r3, [r7, #19]
      break;
 8003466:	e000      	b.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8003468:	bf00      	nop
    }

    if(ret == HAL_OK)
 800346a:	7cfb      	ldrb	r3, [r7, #19]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d10b      	bne.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003470:	4ba0      	ldr	r3, [pc, #640]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003472:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003476:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800347e:	499d      	ldr	r1, [pc, #628]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003480:	4313      	orrs	r3, r2
 8003482:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003486:	e001      	b.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003488:	7cfb      	ldrb	r3, [r7, #19]
 800348a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003494:	2b00      	cmp	r3, #0
 8003496:	f000 8099 	beq.w	80035cc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800349a:	2300      	movs	r3, #0
 800349c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800349e:	4b95      	ldr	r3, [pc, #596]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80034a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d101      	bne.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80034aa:	2301      	movs	r3, #1
 80034ac:	e000      	b.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80034ae:	2300      	movs	r3, #0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d00d      	beq.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034b4:	4b8f      	ldr	r3, [pc, #572]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80034b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034b8:	4a8e      	ldr	r2, [pc, #568]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80034ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034be:	6593      	str	r3, [r2, #88]	; 0x58
 80034c0:	4b8c      	ldr	r3, [pc, #560]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80034c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034c8:	60bb      	str	r3, [r7, #8]
 80034ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034cc:	2301      	movs	r3, #1
 80034ce:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034d0:	4b89      	ldr	r3, [pc, #548]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a88      	ldr	r2, [pc, #544]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80034d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034da:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80034dc:	f7fe f822 	bl	8001524 <HAL_GetTick>
 80034e0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80034e2:	e009      	b.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034e4:	f7fe f81e 	bl	8001524 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d902      	bls.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	74fb      	strb	r3, [r7, #19]
        break;
 80034f6:	e005      	b.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80034f8:	4b7f      	ldr	r3, [pc, #508]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003500:	2b00      	cmp	r3, #0
 8003502:	d0ef      	beq.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003504:	7cfb      	ldrb	r3, [r7, #19]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d155      	bne.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800350a:	4b7a      	ldr	r3, [pc, #488]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800350c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003510:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003514:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d01e      	beq.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003520:	697a      	ldr	r2, [r7, #20]
 8003522:	429a      	cmp	r2, r3
 8003524:	d019      	beq.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003526:	4b73      	ldr	r3, [pc, #460]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003528:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800352c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003530:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003532:	4b70      	ldr	r3, [pc, #448]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003534:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003538:	4a6e      	ldr	r2, [pc, #440]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800353a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800353e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003542:	4b6c      	ldr	r3, [pc, #432]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003544:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003548:	4a6a      	ldr	r2, [pc, #424]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800354a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800354e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003552:	4a68      	ldr	r2, [pc, #416]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	f003 0301 	and.w	r3, r3, #1
 8003560:	2b00      	cmp	r3, #0
 8003562:	d016      	beq.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003564:	f7fd ffde 	bl	8001524 <HAL_GetTick>
 8003568:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800356a:	e00b      	b.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800356c:	f7fd ffda 	bl	8001524 <HAL_GetTick>
 8003570:	4602      	mov	r2, r0
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	f241 3288 	movw	r2, #5000	; 0x1388
 800357a:	4293      	cmp	r3, r2
 800357c:	d902      	bls.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	74fb      	strb	r3, [r7, #19]
            break;
 8003582:	e006      	b.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003584:	4b5b      	ldr	r3, [pc, #364]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003586:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800358a:	f003 0302 	and.w	r3, r3, #2
 800358e:	2b00      	cmp	r3, #0
 8003590:	d0ec      	beq.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8003592:	7cfb      	ldrb	r3, [r7, #19]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d10b      	bne.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003598:	4b56      	ldr	r3, [pc, #344]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800359a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800359e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035a6:	4953      	ldr	r1, [pc, #332]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80035a8:	4313      	orrs	r3, r2
 80035aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80035ae:	e004      	b.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80035b0:	7cfb      	ldrb	r3, [r7, #19]
 80035b2:	74bb      	strb	r3, [r7, #18]
 80035b4:	e001      	b.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035b6:	7cfb      	ldrb	r3, [r7, #19]
 80035b8:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035ba:	7c7b      	ldrb	r3, [r7, #17]
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d105      	bne.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035c0:	4b4c      	ldr	r3, [pc, #304]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80035c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035c4:	4a4b      	ldr	r2, [pc, #300]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80035c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035ca:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0301 	and.w	r3, r3, #1
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d00a      	beq.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80035d8:	4b46      	ldr	r3, [pc, #280]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80035da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035de:	f023 0203 	bic.w	r2, r3, #3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6a1b      	ldr	r3, [r3, #32]
 80035e6:	4943      	ldr	r1, [pc, #268]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0302 	and.w	r3, r3, #2
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00a      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80035fa:	4b3e      	ldr	r3, [pc, #248]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80035fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003600:	f023 020c 	bic.w	r2, r3, #12
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003608:	493a      	ldr	r1, [pc, #232]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800360a:	4313      	orrs	r3, r2
 800360c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 0320 	and.w	r3, r3, #32
 8003618:	2b00      	cmp	r3, #0
 800361a:	d00a      	beq.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800361c:	4b35      	ldr	r3, [pc, #212]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800361e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003622:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800362a:	4932      	ldr	r1, [pc, #200]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800362c:	4313      	orrs	r3, r2
 800362e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800363a:	2b00      	cmp	r3, #0
 800363c:	d00a      	beq.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800363e:	4b2d      	ldr	r3, [pc, #180]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003640:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003644:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800364c:	4929      	ldr	r1, [pc, #164]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800364e:	4313      	orrs	r3, r2
 8003650:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800365c:	2b00      	cmp	r3, #0
 800365e:	d00a      	beq.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003660:	4b24      	ldr	r3, [pc, #144]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003666:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800366e:	4921      	ldr	r1, [pc, #132]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003670:	4313      	orrs	r3, r2
 8003672:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800367e:	2b00      	cmp	r3, #0
 8003680:	d00a      	beq.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003682:	4b1c      	ldr	r3, [pc, #112]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003684:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003688:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003690:	4918      	ldr	r1, [pc, #96]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003692:	4313      	orrs	r3, r2
 8003694:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d00a      	beq.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80036a4:	4b13      	ldr	r3, [pc, #76]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80036a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036aa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036b2:	4910      	ldr	r1, [pc, #64]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80036b4:	4313      	orrs	r3, r2
 80036b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d02c      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80036c6:	4b0b      	ldr	r3, [pc, #44]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80036c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036cc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d4:	4907      	ldr	r1, [pc, #28]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036e4:	d10a      	bne.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036e6:	4b03      	ldr	r3, [pc, #12]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80036e8:	68db      	ldr	r3, [r3, #12]
 80036ea:	4a02      	ldr	r2, [pc, #8]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80036ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036f0:	60d3      	str	r3, [r2, #12]
 80036f2:	e015      	b.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x314>
 80036f4:	40021000 	.word	0x40021000
 80036f8:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003700:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003704:	d10c      	bne.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x314>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	3304      	adds	r3, #4
 800370a:	2101      	movs	r1, #1
 800370c:	4618      	mov	r0, r3
 800370e:	f000 f881 	bl	8003814 <RCCEx_PLLSAI1_Config>
 8003712:	4603      	mov	r3, r0
 8003714:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003716:	7cfb      	ldrb	r3, [r7, #19]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d001      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x314>
        {
          /* set overall return value */
          status = ret;
 800371c:	7cfb      	ldrb	r3, [r7, #19]
 800371e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d028      	beq.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x372>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800372c:	4b30      	ldr	r3, [pc, #192]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800372e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003732:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800373a:	492d      	ldr	r1, [pc, #180]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800373c:	4313      	orrs	r3, r2
 800373e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003746:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800374a:	d106      	bne.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800374c:	4b28      	ldr	r3, [pc, #160]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800374e:	68db      	ldr	r3, [r3, #12]
 8003750:	4a27      	ldr	r2, [pc, #156]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003752:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003756:	60d3      	str	r3, [r2, #12]
 8003758:	e011      	b.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x372>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800375e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003762:	d10c      	bne.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	3304      	adds	r3, #4
 8003768:	2101      	movs	r1, #1
 800376a:	4618      	mov	r0, r3
 800376c:	f000 f852 	bl	8003814 <RCCEx_PLLSAI1_Config>
 8003770:	4603      	mov	r3, r0
 8003772:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003774:	7cfb      	ldrb	r3, [r7, #19]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d001      	beq.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x372>
      {
        /* set overall return value */
        status = ret;
 800377a:	7cfb      	ldrb	r3, [r7, #19]
 800377c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003786:	2b00      	cmp	r3, #0
 8003788:	d01c      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800378a:	4b19      	ldr	r3, [pc, #100]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800378c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003790:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003798:	4915      	ldr	r1, [pc, #84]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800379a:	4313      	orrs	r3, r2
 800379c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80037a8:	d10c      	bne.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	3304      	adds	r3, #4
 80037ae:	2102      	movs	r1, #2
 80037b0:	4618      	mov	r0, r3
 80037b2:	f000 f82f 	bl	8003814 <RCCEx_PLLSAI1_Config>
 80037b6:	4603      	mov	r3, r0
 80037b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037ba:	7cfb      	ldrb	r3, [r7, #19]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d001      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 80037c0:	7cfb      	ldrb	r3, [r7, #19]
 80037c2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d00a      	beq.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80037d0:	4b07      	ldr	r3, [pc, #28]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037d6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037de:	4904      	ldr	r1, [pc, #16]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037e0:	4313      	orrs	r3, r2
 80037e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80037e6:	7cbb      	ldrb	r3, [r7, #18]
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3718      	adds	r7, #24
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	40021000 	.word	0x40021000

080037f4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80037f4:	b480      	push	{r7}
 80037f6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80037f8:	4b05      	ldr	r3, [pc, #20]	; (8003810 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a04      	ldr	r2, [pc, #16]	; (8003810 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80037fe:	f043 0304 	orr.w	r3, r3, #4
 8003802:	6013      	str	r3, [r2, #0]
}
 8003804:	bf00      	nop
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr
 800380e:	bf00      	nop
 8003810:	40021000 	.word	0x40021000

08003814 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
 800381c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800381e:	2300      	movs	r3, #0
 8003820:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003822:	4b74      	ldr	r3, [pc, #464]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003824:	68db      	ldr	r3, [r3, #12]
 8003826:	f003 0303 	and.w	r3, r3, #3
 800382a:	2b00      	cmp	r3, #0
 800382c:	d018      	beq.n	8003860 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800382e:	4b71      	ldr	r3, [pc, #452]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003830:	68db      	ldr	r3, [r3, #12]
 8003832:	f003 0203 	and.w	r2, r3, #3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	429a      	cmp	r2, r3
 800383c:	d10d      	bne.n	800385a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
       ||
 8003842:	2b00      	cmp	r3, #0
 8003844:	d009      	beq.n	800385a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003846:	4b6b      	ldr	r3, [pc, #428]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	091b      	lsrs	r3, r3, #4
 800384c:	f003 0307 	and.w	r3, r3, #7
 8003850:	1c5a      	adds	r2, r3, #1
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	685b      	ldr	r3, [r3, #4]
       ||
 8003856:	429a      	cmp	r2, r3
 8003858:	d047      	beq.n	80038ea <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	73fb      	strb	r3, [r7, #15]
 800385e:	e044      	b.n	80038ea <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2b03      	cmp	r3, #3
 8003866:	d018      	beq.n	800389a <RCCEx_PLLSAI1_Config+0x86>
 8003868:	2b03      	cmp	r3, #3
 800386a:	d825      	bhi.n	80038b8 <RCCEx_PLLSAI1_Config+0xa4>
 800386c:	2b01      	cmp	r3, #1
 800386e:	d002      	beq.n	8003876 <RCCEx_PLLSAI1_Config+0x62>
 8003870:	2b02      	cmp	r3, #2
 8003872:	d009      	beq.n	8003888 <RCCEx_PLLSAI1_Config+0x74>
 8003874:	e020      	b.n	80038b8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003876:	4b5f      	ldr	r3, [pc, #380]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0302 	and.w	r3, r3, #2
 800387e:	2b00      	cmp	r3, #0
 8003880:	d11d      	bne.n	80038be <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003886:	e01a      	b.n	80038be <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003888:	4b5a      	ldr	r3, [pc, #360]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003890:	2b00      	cmp	r3, #0
 8003892:	d116      	bne.n	80038c2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003898:	e013      	b.n	80038c2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800389a:	4b56      	ldr	r3, [pc, #344]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d10f      	bne.n	80038c6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80038a6:	4b53      	ldr	r3, [pc, #332]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d109      	bne.n	80038c6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80038b6:	e006      	b.n	80038c6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	73fb      	strb	r3, [r7, #15]
      break;
 80038bc:	e004      	b.n	80038c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80038be:	bf00      	nop
 80038c0:	e002      	b.n	80038c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80038c2:	bf00      	nop
 80038c4:	e000      	b.n	80038c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80038c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80038c8:	7bfb      	ldrb	r3, [r7, #15]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d10d      	bne.n	80038ea <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80038ce:	4b49      	ldr	r3, [pc, #292]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038d0:	68db      	ldr	r3, [r3, #12]
 80038d2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6819      	ldr	r1, [r3, #0]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	3b01      	subs	r3, #1
 80038e0:	011b      	lsls	r3, r3, #4
 80038e2:	430b      	orrs	r3, r1
 80038e4:	4943      	ldr	r1, [pc, #268]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038e6:	4313      	orrs	r3, r2
 80038e8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80038ea:	7bfb      	ldrb	r3, [r7, #15]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d17c      	bne.n	80039ea <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80038f0:	4b40      	ldr	r3, [pc, #256]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a3f      	ldr	r2, [pc, #252]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038f6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80038fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038fc:	f7fd fe12 	bl	8001524 <HAL_GetTick>
 8003900:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003902:	e009      	b.n	8003918 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003904:	f7fd fe0e 	bl	8001524 <HAL_GetTick>
 8003908:	4602      	mov	r2, r0
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	2b02      	cmp	r3, #2
 8003910:	d902      	bls.n	8003918 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003912:	2303      	movs	r3, #3
 8003914:	73fb      	strb	r3, [r7, #15]
        break;
 8003916:	e005      	b.n	8003924 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003918:	4b36      	ldr	r3, [pc, #216]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d1ef      	bne.n	8003904 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003924:	7bfb      	ldrb	r3, [r7, #15]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d15f      	bne.n	80039ea <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d110      	bne.n	8003952 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003930:	4b30      	ldr	r3, [pc, #192]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003932:	691b      	ldr	r3, [r3, #16]
 8003934:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003938:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800393c:	687a      	ldr	r2, [r7, #4]
 800393e:	6892      	ldr	r2, [r2, #8]
 8003940:	0211      	lsls	r1, r2, #8
 8003942:	687a      	ldr	r2, [r7, #4]
 8003944:	68d2      	ldr	r2, [r2, #12]
 8003946:	06d2      	lsls	r2, r2, #27
 8003948:	430a      	orrs	r2, r1
 800394a:	492a      	ldr	r1, [pc, #168]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800394c:	4313      	orrs	r3, r2
 800394e:	610b      	str	r3, [r1, #16]
 8003950:	e027      	b.n	80039a2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	2b01      	cmp	r3, #1
 8003956:	d112      	bne.n	800397e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003958:	4b26      	ldr	r3, [pc, #152]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800395a:	691b      	ldr	r3, [r3, #16]
 800395c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003960:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003964:	687a      	ldr	r2, [r7, #4]
 8003966:	6892      	ldr	r2, [r2, #8]
 8003968:	0211      	lsls	r1, r2, #8
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	6912      	ldr	r2, [r2, #16]
 800396e:	0852      	lsrs	r2, r2, #1
 8003970:	3a01      	subs	r2, #1
 8003972:	0552      	lsls	r2, r2, #21
 8003974:	430a      	orrs	r2, r1
 8003976:	491f      	ldr	r1, [pc, #124]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003978:	4313      	orrs	r3, r2
 800397a:	610b      	str	r3, [r1, #16]
 800397c:	e011      	b.n	80039a2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800397e:	4b1d      	ldr	r3, [pc, #116]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003986:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800398a:	687a      	ldr	r2, [r7, #4]
 800398c:	6892      	ldr	r2, [r2, #8]
 800398e:	0211      	lsls	r1, r2, #8
 8003990:	687a      	ldr	r2, [r7, #4]
 8003992:	6952      	ldr	r2, [r2, #20]
 8003994:	0852      	lsrs	r2, r2, #1
 8003996:	3a01      	subs	r2, #1
 8003998:	0652      	lsls	r2, r2, #25
 800399a:	430a      	orrs	r2, r1
 800399c:	4915      	ldr	r1, [pc, #84]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800399e:	4313      	orrs	r3, r2
 80039a0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80039a2:	4b14      	ldr	r3, [pc, #80]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a13      	ldr	r2, [pc, #76]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039a8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80039ac:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039ae:	f7fd fdb9 	bl	8001524 <HAL_GetTick>
 80039b2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80039b4:	e009      	b.n	80039ca <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80039b6:	f7fd fdb5 	bl	8001524 <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d902      	bls.n	80039ca <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	73fb      	strb	r3, [r7, #15]
          break;
 80039c8:	e005      	b.n	80039d6 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80039ca:	4b0a      	ldr	r3, [pc, #40]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d0ef      	beq.n	80039b6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80039d6:	7bfb      	ldrb	r3, [r7, #15]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d106      	bne.n	80039ea <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80039dc:	4b05      	ldr	r3, [pc, #20]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039de:	691a      	ldr	r2, [r3, #16]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	699b      	ldr	r3, [r3, #24]
 80039e4:	4903      	ldr	r1, [pc, #12]	; (80039f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039e6:	4313      	orrs	r3, r2
 80039e8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80039ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	3710      	adds	r7, #16
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}
 80039f4:	40021000 	.word	0x40021000

080039f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d101      	bne.n	8003a0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e095      	b.n	8003b36 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d108      	bne.n	8003a24 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a1a:	d009      	beq.n	8003a30 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	61da      	str	r2, [r3, #28]
 8003a22:	e005      	b.n	8003a30 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2200      	movs	r2, #0
 8003a28:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d106      	bne.n	8003a50 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2200      	movs	r2, #0
 8003a46:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f7fd fb04 	bl	8001058 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2202      	movs	r2, #2
 8003a54:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a66:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a70:	d902      	bls.n	8003a78 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003a72:	2300      	movs	r3, #0
 8003a74:	60fb      	str	r3, [r7, #12]
 8003a76:	e002      	b.n	8003a7e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003a78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a7c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	68db      	ldr	r3, [r3, #12]
 8003a82:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003a86:	d007      	beq.n	8003a98 <HAL_SPI_Init+0xa0>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a90:	d002      	beq.n	8003a98 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003aa8:	431a      	orrs	r2, r3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	691b      	ldr	r3, [r3, #16]
 8003aae:	f003 0302 	and.w	r3, r3, #2
 8003ab2:	431a      	orrs	r2, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	695b      	ldr	r3, [r3, #20]
 8003ab8:	f003 0301 	and.w	r3, r3, #1
 8003abc:	431a      	orrs	r2, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	699b      	ldr	r3, [r3, #24]
 8003ac2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ac6:	431a      	orrs	r2, r3
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	69db      	ldr	r3, [r3, #28]
 8003acc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003ad0:	431a      	orrs	r2, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6a1b      	ldr	r3, [r3, #32]
 8003ad6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ada:	ea42 0103 	orr.w	r1, r2, r3
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ae2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	430a      	orrs	r2, r1
 8003aec:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	699b      	ldr	r3, [r3, #24]
 8003af2:	0c1b      	lsrs	r3, r3, #16
 8003af4:	f003 0204 	and.w	r2, r3, #4
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003afc:	f003 0310 	and.w	r3, r3, #16
 8003b00:	431a      	orrs	r2, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b06:	f003 0308 	and.w	r3, r3, #8
 8003b0a:	431a      	orrs	r2, r3
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003b14:	ea42 0103 	orr.w	r1, r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	430a      	orrs	r2, r1
 8003b24:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003b34:	2300      	movs	r3, #0
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3710      	adds	r7, #16
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}

08003b3e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003b3e:	b580      	push	{r7, lr}
 8003b40:	b08a      	sub	sp, #40	; 0x28
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	60f8      	str	r0, [r7, #12]
 8003b46:	60b9      	str	r1, [r7, #8]
 8003b48:	607a      	str	r2, [r7, #4]
 8003b4a:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003b50:	2300      	movs	r3, #0
 8003b52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d101      	bne.n	8003b64 <HAL_SPI_TransmitReceive+0x26>
 8003b60:	2302      	movs	r3, #2
 8003b62:	e1fb      	b.n	8003f5c <HAL_SPI_TransmitReceive+0x41e>
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2201      	movs	r2, #1
 8003b68:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b6c:	f7fd fcda 	bl	8001524 <HAL_GetTick>
 8003b70:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003b78:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003b80:	887b      	ldrh	r3, [r7, #2]
 8003b82:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003b84:	887b      	ldrh	r3, [r7, #2]
 8003b86:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003b88:	7efb      	ldrb	r3, [r7, #27]
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d00e      	beq.n	8003bac <HAL_SPI_TransmitReceive+0x6e>
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b94:	d106      	bne.n	8003ba4 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d102      	bne.n	8003ba4 <HAL_SPI_TransmitReceive+0x66>
 8003b9e:	7efb      	ldrb	r3, [r7, #27]
 8003ba0:	2b04      	cmp	r3, #4
 8003ba2:	d003      	beq.n	8003bac <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003ba4:	2302      	movs	r3, #2
 8003ba6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003baa:	e1cd      	b.n	8003f48 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d005      	beq.n	8003bbe <HAL_SPI_TransmitReceive+0x80>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d002      	beq.n	8003bbe <HAL_SPI_TransmitReceive+0x80>
 8003bb8:	887b      	ldrh	r3, [r7, #2]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d103      	bne.n	8003bc6 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003bc4:	e1c0      	b.n	8003f48 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	2b04      	cmp	r3, #4
 8003bd0:	d003      	beq.n	8003bda <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2205      	movs	r2, #5
 8003bd6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	887a      	ldrh	r2, [r7, #2]
 8003bea:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	887a      	ldrh	r2, [r7, #2]
 8003bf2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	68ba      	ldr	r2, [r7, #8]
 8003bfa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	887a      	ldrh	r2, [r7, #2]
 8003c00:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	887a      	ldrh	r2, [r7, #2]
 8003c06:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2200      	movs	r2, #0
 8003c12:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003c1c:	d802      	bhi.n	8003c24 <HAL_SPI_TransmitReceive+0xe6>
 8003c1e:	8a3b      	ldrh	r3, [r7, #16]
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d908      	bls.n	8003c36 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	685a      	ldr	r2, [r3, #4]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003c32:	605a      	str	r2, [r3, #4]
 8003c34:	e007      	b.n	8003c46 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	685a      	ldr	r2, [r3, #4]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003c44:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c50:	2b40      	cmp	r3, #64	; 0x40
 8003c52:	d007      	beq.n	8003c64 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c62:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003c6c:	d97c      	bls.n	8003d68 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d002      	beq.n	8003c7c <HAL_SPI_TransmitReceive+0x13e>
 8003c76:	8a7b      	ldrh	r3, [r7, #18]
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d169      	bne.n	8003d50 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c80:	881a      	ldrh	r2, [r3, #0]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c8c:	1c9a      	adds	r2, r3, #2
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	3b01      	subs	r3, #1
 8003c9a:	b29a      	uxth	r2, r3
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ca0:	e056      	b.n	8003d50 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	f003 0302 	and.w	r3, r3, #2
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d11b      	bne.n	8003ce8 <HAL_SPI_TransmitReceive+0x1aa>
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d016      	beq.n	8003ce8 <HAL_SPI_TransmitReceive+0x1aa>
 8003cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d113      	bne.n	8003ce8 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cc4:	881a      	ldrh	r2, [r3, #0]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cd0:	1c9a      	adds	r2, r3, #2
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	b29a      	uxth	r2, r3
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d11c      	bne.n	8003d30 <HAL_SPI_TransmitReceive+0x1f2>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d016      	beq.n	8003d30 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	68da      	ldr	r2, [r3, #12]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d0c:	b292      	uxth	r2, r2
 8003d0e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d14:	1c9a      	adds	r2, r3, #2
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	3b01      	subs	r3, #1
 8003d24:	b29a      	uxth	r2, r3
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003d30:	f7fd fbf8 	bl	8001524 <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d807      	bhi.n	8003d50 <HAL_SPI_TransmitReceive+0x212>
 8003d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d42:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d46:	d003      	beq.n	8003d50 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8003d48:	2303      	movs	r3, #3
 8003d4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003d4e:	e0fb      	b.n	8003f48 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d1a3      	bne.n	8003ca2 <HAL_SPI_TransmitReceive+0x164>
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003d60:	b29b      	uxth	r3, r3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d19d      	bne.n	8003ca2 <HAL_SPI_TransmitReceive+0x164>
 8003d66:	e0df      	b.n	8003f28 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d003      	beq.n	8003d78 <HAL_SPI_TransmitReceive+0x23a>
 8003d70:	8a7b      	ldrh	r3, [r7, #18]
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	f040 80cb 	bne.w	8003f0e <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d912      	bls.n	8003da8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d86:	881a      	ldrh	r2, [r3, #0]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d92:	1c9a      	adds	r2, r3, #2
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	3b02      	subs	r3, #2
 8003da0:	b29a      	uxth	r2, r3
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003da6:	e0b2      	b.n	8003f0e <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	330c      	adds	r3, #12
 8003db2:	7812      	ldrb	r2, [r2, #0]
 8003db4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dba:	1c5a      	adds	r2, r3, #1
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	b29a      	uxth	r2, r3
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003dce:	e09e      	b.n	8003f0e <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f003 0302 	and.w	r3, r3, #2
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d134      	bne.n	8003e48 <HAL_SPI_TransmitReceive+0x30a>
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d02f      	beq.n	8003e48 <HAL_SPI_TransmitReceive+0x30a>
 8003de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d12c      	bne.n	8003e48 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d912      	bls.n	8003e1e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dfc:	881a      	ldrh	r2, [r3, #0]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e08:	1c9a      	adds	r2, r3, #2
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e12:	b29b      	uxth	r3, r3
 8003e14:	3b02      	subs	r3, #2
 8003e16:	b29a      	uxth	r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003e1c:	e012      	b.n	8003e44 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	330c      	adds	r3, #12
 8003e28:	7812      	ldrb	r2, [r2, #0]
 8003e2a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e30:	1c5a      	adds	r2, r3, #1
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	3b01      	subs	r3, #1
 8003e3e:	b29a      	uxth	r2, r3
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003e44:	2300      	movs	r3, #0
 8003e46:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	f003 0301 	and.w	r3, r3, #1
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d148      	bne.n	8003ee8 <HAL_SPI_TransmitReceive+0x3aa>
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d042      	beq.n	8003ee8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d923      	bls.n	8003eb6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	68da      	ldr	r2, [r3, #12]
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e78:	b292      	uxth	r2, r2
 8003e7a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e80:	1c9a      	adds	r2, r3, #2
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	3b02      	subs	r3, #2
 8003e90:	b29a      	uxth	r2, r3
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e9e:	b29b      	uxth	r3, r3
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d81f      	bhi.n	8003ee4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003eb2:	605a      	str	r2, [r3, #4]
 8003eb4:	e016      	b.n	8003ee4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f103 020c 	add.w	r2, r3, #12
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec2:	7812      	ldrb	r2, [r2, #0]
 8003ec4:	b2d2      	uxtb	r2, r2
 8003ec6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ecc:	1c5a      	adds	r2, r3, #1
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	3b01      	subs	r3, #1
 8003edc:	b29a      	uxth	r2, r3
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003ee8:	f7fd fb1c 	bl	8001524 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d803      	bhi.n	8003f00 <HAL_SPI_TransmitReceive+0x3c2>
 8003ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003efa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003efe:	d102      	bne.n	8003f06 <HAL_SPI_TransmitReceive+0x3c8>
 8003f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d103      	bne.n	8003f0e <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003f0c:	e01c      	b.n	8003f48 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f12:	b29b      	uxth	r3, r3
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	f47f af5b 	bne.w	8003dd0 <HAL_SPI_TransmitReceive+0x292>
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	f47f af54 	bne.w	8003dd0 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f28:	69fa      	ldr	r2, [r7, #28]
 8003f2a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003f2c:	68f8      	ldr	r0, [r7, #12]
 8003f2e:	f000 f933 	bl	8004198 <SPI_EndRxTxTransaction>
 8003f32:	4603      	mov	r3, r0
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d006      	beq.n	8003f46 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2220      	movs	r2, #32
 8003f42:	661a      	str	r2, [r3, #96]	; 0x60
 8003f44:	e000      	b.n	8003f48 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8003f46:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003f58:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3728      	adds	r7, #40	; 0x28
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}

08003f64 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b088      	sub	sp, #32
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	60b9      	str	r1, [r7, #8]
 8003f6e:	603b      	str	r3, [r7, #0]
 8003f70:	4613      	mov	r3, r2
 8003f72:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003f74:	f7fd fad6 	bl	8001524 <HAL_GetTick>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f7c:	1a9b      	subs	r3, r3, r2
 8003f7e:	683a      	ldr	r2, [r7, #0]
 8003f80:	4413      	add	r3, r2
 8003f82:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003f84:	f7fd face 	bl	8001524 <HAL_GetTick>
 8003f88:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003f8a:	4b39      	ldr	r3, [pc, #228]	; (8004070 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	015b      	lsls	r3, r3, #5
 8003f90:	0d1b      	lsrs	r3, r3, #20
 8003f92:	69fa      	ldr	r2, [r7, #28]
 8003f94:	fb02 f303 	mul.w	r3, r2, r3
 8003f98:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f9a:	e054      	b.n	8004046 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003fa2:	d050      	beq.n	8004046 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003fa4:	f7fd fabe 	bl	8001524 <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	69bb      	ldr	r3, [r7, #24]
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	69fa      	ldr	r2, [r7, #28]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d902      	bls.n	8003fba <SPI_WaitFlagStateUntilTimeout+0x56>
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d13d      	bne.n	8004036 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	685a      	ldr	r2, [r3, #4]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003fc8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fd2:	d111      	bne.n	8003ff8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fdc:	d004      	beq.n	8003fe8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fe6:	d107      	bne.n	8003ff8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ff6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ffc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004000:	d10f      	bne.n	8004022 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004010:	601a      	str	r2, [r3, #0]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004020:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2201      	movs	r2, #1
 8004026:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e017      	b.n	8004066 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d101      	bne.n	8004040 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800403c:	2300      	movs	r3, #0
 800403e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	3b01      	subs	r3, #1
 8004044:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	689a      	ldr	r2, [r3, #8]
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	4013      	ands	r3, r2
 8004050:	68ba      	ldr	r2, [r7, #8]
 8004052:	429a      	cmp	r2, r3
 8004054:	bf0c      	ite	eq
 8004056:	2301      	moveq	r3, #1
 8004058:	2300      	movne	r3, #0
 800405a:	b2db      	uxtb	r3, r3
 800405c:	461a      	mov	r2, r3
 800405e:	79fb      	ldrb	r3, [r7, #7]
 8004060:	429a      	cmp	r2, r3
 8004062:	d19b      	bne.n	8003f9c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004064:	2300      	movs	r3, #0
}
 8004066:	4618      	mov	r0, r3
 8004068:	3720      	adds	r7, #32
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	20000000 	.word	0x20000000

08004074 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b088      	sub	sp, #32
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]
 8004080:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004082:	f7fd fa4f 	bl	8001524 <HAL_GetTick>
 8004086:	4602      	mov	r2, r0
 8004088:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800408a:	1a9b      	subs	r3, r3, r2
 800408c:	683a      	ldr	r2, [r7, #0]
 800408e:	4413      	add	r3, r2
 8004090:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004092:	f7fd fa47 	bl	8001524 <HAL_GetTick>
 8004096:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004098:	4b3e      	ldr	r3, [pc, #248]	; (8004194 <SPI_WaitFifoStateUntilTimeout+0x120>)
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	4613      	mov	r3, r2
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	4413      	add	r3, r2
 80040a2:	00da      	lsls	r2, r3, #3
 80040a4:	1ad3      	subs	r3, r2, r3
 80040a6:	0d1b      	lsrs	r3, r3, #20
 80040a8:	69fa      	ldr	r2, [r7, #28]
 80040aa:	fb02 f303 	mul.w	r3, r2, r3
 80040ae:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 80040b0:	e062      	b.n	8004178 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80040b8:	d109      	bne.n	80040ce <SPI_WaitFifoStateUntilTimeout+0x5a>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d106      	bne.n	80040ce <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	330c      	adds	r3, #12
 80040c6:	781b      	ldrb	r3, [r3, #0]
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80040cc:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040d4:	d050      	beq.n	8004178 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80040d6:	f7fd fa25 	bl	8001524 <HAL_GetTick>
 80040da:	4602      	mov	r2, r0
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	1ad3      	subs	r3, r2, r3
 80040e0:	69fa      	ldr	r2, [r7, #28]
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d902      	bls.n	80040ec <SPI_WaitFifoStateUntilTimeout+0x78>
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d13d      	bne.n	8004168 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	685a      	ldr	r2, [r3, #4]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80040fa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004104:	d111      	bne.n	800412a <SPI_WaitFifoStateUntilTimeout+0xb6>
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800410e:	d004      	beq.n	800411a <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004118:	d107      	bne.n	800412a <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004128:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800412e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004132:	d10f      	bne.n	8004154 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004142:	601a      	str	r2, [r3, #0]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004152:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2200      	movs	r2, #0
 8004160:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004164:	2303      	movs	r3, #3
 8004166:	e010      	b.n	800418a <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d101      	bne.n	8004172 <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 800416e:	2300      	movs	r3, #0
 8004170:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	3b01      	subs	r3, #1
 8004176:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	689a      	ldr	r2, [r3, #8]
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	4013      	ands	r3, r2
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	429a      	cmp	r2, r3
 8004186:	d194      	bne.n	80040b2 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	3720      	adds	r7, #32
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	20000000 	.word	0x20000000

08004198 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b086      	sub	sp, #24
 800419c:	af02      	add	r7, sp, #8
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	60b9      	str	r1, [r7, #8]
 80041a2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	9300      	str	r3, [sp, #0]
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80041b0:	68f8      	ldr	r0, [r7, #12]
 80041b2:	f7ff ff5f 	bl	8004074 <SPI_WaitFifoStateUntilTimeout>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d007      	beq.n	80041cc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041c0:	f043 0220 	orr.w	r2, r3, #32
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80041c8:	2303      	movs	r3, #3
 80041ca:	e027      	b.n	800421c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	9300      	str	r3, [sp, #0]
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	2200      	movs	r2, #0
 80041d4:	2180      	movs	r1, #128	; 0x80
 80041d6:	68f8      	ldr	r0, [r7, #12]
 80041d8:	f7ff fec4 	bl	8003f64 <SPI_WaitFlagStateUntilTimeout>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d007      	beq.n	80041f2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041e6:	f043 0220 	orr.w	r2, r3, #32
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e014      	b.n	800421c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	9300      	str	r3, [sp, #0]
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80041fe:	68f8      	ldr	r0, [r7, #12]
 8004200:	f7ff ff38 	bl	8004074 <SPI_WaitFifoStateUntilTimeout>
 8004204:	4603      	mov	r3, r0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d007      	beq.n	800421a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800420e:	f043 0220 	orr.w	r2, r3, #32
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e000      	b.n	800421c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800421a:	2300      	movs	r3, #0
}
 800421c:	4618      	mov	r0, r3
 800421e:	3710      	adds	r7, #16
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}

08004224 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b082      	sub	sp, #8
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d101      	bne.n	8004236 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e049      	b.n	80042ca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800423c:	b2db      	uxtb	r3, r3
 800423e:	2b00      	cmp	r3, #0
 8004240:	d106      	bne.n	8004250 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f000 f841 	bl	80042d2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2202      	movs	r2, #2
 8004254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	3304      	adds	r3, #4
 8004260:	4619      	mov	r1, r3
 8004262:	4610      	mov	r0, r2
 8004264:	f000 f9dc 	bl	8004620 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2201      	movs	r2, #1
 800427c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2201      	movs	r2, #1
 800428c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2201      	movs	r2, #1
 80042bc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042c8:	2300      	movs	r3, #0
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3708      	adds	r7, #8
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}

080042d2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80042d2:	b480      	push	{r7}
 80042d4:	b083      	sub	sp, #12
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80042da:	bf00      	nop
 80042dc:	370c      	adds	r7, #12
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr
	...

080042e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b085      	sub	sp, #20
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042f6:	b2db      	uxtb	r3, r3
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d001      	beq.n	8004300 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	e03b      	b.n	8004378 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2202      	movs	r2, #2
 8004304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	68da      	ldr	r2, [r3, #12]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f042 0201 	orr.w	r2, r2, #1
 8004316:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a19      	ldr	r2, [pc, #100]	; (8004384 <HAL_TIM_Base_Start_IT+0x9c>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d009      	beq.n	8004336 <HAL_TIM_Base_Start_IT+0x4e>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800432a:	d004      	beq.n	8004336 <HAL_TIM_Base_Start_IT+0x4e>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a15      	ldr	r2, [pc, #84]	; (8004388 <HAL_TIM_Base_Start_IT+0xa0>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d115      	bne.n	8004362 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	689a      	ldr	r2, [r3, #8]
 800433c:	4b13      	ldr	r3, [pc, #76]	; (800438c <HAL_TIM_Base_Start_IT+0xa4>)
 800433e:	4013      	ands	r3, r2
 8004340:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2b06      	cmp	r3, #6
 8004346:	d015      	beq.n	8004374 <HAL_TIM_Base_Start_IT+0x8c>
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800434e:	d011      	beq.n	8004374 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f042 0201 	orr.w	r2, r2, #1
 800435e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004360:	e008      	b.n	8004374 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f042 0201 	orr.w	r2, r2, #1
 8004370:	601a      	str	r2, [r3, #0]
 8004372:	e000      	b.n	8004376 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004374:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004376:	2300      	movs	r3, #0
}
 8004378:	4618      	mov	r0, r3
 800437a:	3714      	adds	r7, #20
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr
 8004384:	40012c00 	.word	0x40012c00
 8004388:	40014000 	.word	0x40014000
 800438c:	00010007 	.word	0x00010007

08004390 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	691b      	ldr	r3, [r3, #16]
 800439e:	f003 0302 	and.w	r3, r3, #2
 80043a2:	2b02      	cmp	r3, #2
 80043a4:	d122      	bne.n	80043ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	f003 0302 	and.w	r3, r3, #2
 80043b0:	2b02      	cmp	r3, #2
 80043b2:	d11b      	bne.n	80043ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f06f 0202 	mvn.w	r2, #2
 80043bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2201      	movs	r2, #1
 80043c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	699b      	ldr	r3, [r3, #24]
 80043ca:	f003 0303 	and.w	r3, r3, #3
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d003      	beq.n	80043da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 f905 	bl	80045e2 <HAL_TIM_IC_CaptureCallback>
 80043d8:	e005      	b.n	80043e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 f8f7 	bl	80045ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f000 f908 	bl	80045f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	691b      	ldr	r3, [r3, #16]
 80043f2:	f003 0304 	and.w	r3, r3, #4
 80043f6:	2b04      	cmp	r3, #4
 80043f8:	d122      	bne.n	8004440 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	f003 0304 	and.w	r3, r3, #4
 8004404:	2b04      	cmp	r3, #4
 8004406:	d11b      	bne.n	8004440 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f06f 0204 	mvn.w	r2, #4
 8004410:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2202      	movs	r2, #2
 8004416:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	699b      	ldr	r3, [r3, #24]
 800441e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004422:	2b00      	cmp	r3, #0
 8004424:	d003      	beq.n	800442e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f000 f8db 	bl	80045e2 <HAL_TIM_IC_CaptureCallback>
 800442c:	e005      	b.n	800443a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f000 f8cd 	bl	80045ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	f000 f8de 	bl	80045f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2200      	movs	r2, #0
 800443e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	691b      	ldr	r3, [r3, #16]
 8004446:	f003 0308 	and.w	r3, r3, #8
 800444a:	2b08      	cmp	r3, #8
 800444c:	d122      	bne.n	8004494 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	f003 0308 	and.w	r3, r3, #8
 8004458:	2b08      	cmp	r3, #8
 800445a:	d11b      	bne.n	8004494 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f06f 0208 	mvn.w	r2, #8
 8004464:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2204      	movs	r2, #4
 800446a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	69db      	ldr	r3, [r3, #28]
 8004472:	f003 0303 	and.w	r3, r3, #3
 8004476:	2b00      	cmp	r3, #0
 8004478:	d003      	beq.n	8004482 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f000 f8b1 	bl	80045e2 <HAL_TIM_IC_CaptureCallback>
 8004480:	e005      	b.n	800448e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 f8a3 	bl	80045ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004488:	6878      	ldr	r0, [r7, #4]
 800448a:	f000 f8b4 	bl	80045f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	691b      	ldr	r3, [r3, #16]
 800449a:	f003 0310 	and.w	r3, r3, #16
 800449e:	2b10      	cmp	r3, #16
 80044a0:	d122      	bne.n	80044e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	f003 0310 	and.w	r3, r3, #16
 80044ac:	2b10      	cmp	r3, #16
 80044ae:	d11b      	bne.n	80044e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f06f 0210 	mvn.w	r2, #16
 80044b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2208      	movs	r2, #8
 80044be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	69db      	ldr	r3, [r3, #28]
 80044c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d003      	beq.n	80044d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 f887 	bl	80045e2 <HAL_TIM_IC_CaptureCallback>
 80044d4:	e005      	b.n	80044e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 f879 	bl	80045ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	f000 f88a 	bl	80045f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	691b      	ldr	r3, [r3, #16]
 80044ee:	f003 0301 	and.w	r3, r3, #1
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d10e      	bne.n	8004514 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	f003 0301 	and.w	r3, r3, #1
 8004500:	2b01      	cmp	r3, #1
 8004502:	d107      	bne.n	8004514 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f06f 0201 	mvn.w	r2, #1
 800450c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f7fc fb0e 	bl	8000b30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	691b      	ldr	r3, [r3, #16]
 800451a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800451e:	2b80      	cmp	r3, #128	; 0x80
 8004520:	d10e      	bne.n	8004540 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800452c:	2b80      	cmp	r3, #128	; 0x80
 800452e:	d107      	bne.n	8004540 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f000 f8de 	bl	80046fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	691b      	ldr	r3, [r3, #16]
 8004546:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800454a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800454e:	d10e      	bne.n	800456e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	68db      	ldr	r3, [r3, #12]
 8004556:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800455a:	2b80      	cmp	r3, #128	; 0x80
 800455c:	d107      	bne.n	800456e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004566:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f000 f8d1 	bl	8004710 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	691b      	ldr	r3, [r3, #16]
 8004574:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004578:	2b40      	cmp	r3, #64	; 0x40
 800457a:	d10e      	bne.n	800459a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004586:	2b40      	cmp	r3, #64	; 0x40
 8004588:	d107      	bne.n	800459a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004592:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	f000 f838 	bl	800460a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	691b      	ldr	r3, [r3, #16]
 80045a0:	f003 0320 	and.w	r3, r3, #32
 80045a4:	2b20      	cmp	r3, #32
 80045a6:	d10e      	bne.n	80045c6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	f003 0320 	and.w	r3, r3, #32
 80045b2:	2b20      	cmp	r3, #32
 80045b4:	d107      	bne.n	80045c6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f06f 0220 	mvn.w	r2, #32
 80045be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f000 f891 	bl	80046e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045c6:	bf00      	nop
 80045c8:	3708      	adds	r7, #8
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}

080045ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045ce:	b480      	push	{r7}
 80045d0:	b083      	sub	sp, #12
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80045d6:	bf00      	nop
 80045d8:	370c      	adds	r7, #12
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr

080045e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80045e2:	b480      	push	{r7}
 80045e4:	b083      	sub	sp, #12
 80045e6:	af00      	add	r7, sp, #0
 80045e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80045ea:	bf00      	nop
 80045ec:	370c      	adds	r7, #12
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr

080045f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80045f6:	b480      	push	{r7}
 80045f8:	b083      	sub	sp, #12
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80045fe:	bf00      	nop
 8004600:	370c      	adds	r7, #12
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr

0800460a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800460a:	b480      	push	{r7}
 800460c:	b083      	sub	sp, #12
 800460e:	af00      	add	r7, sp, #0
 8004610:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004612:	bf00      	nop
 8004614:	370c      	adds	r7, #12
 8004616:	46bd      	mov	sp, r7
 8004618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461c:	4770      	bx	lr
	...

08004620 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004620:	b480      	push	{r7}
 8004622:	b085      	sub	sp, #20
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	4a2a      	ldr	r2, [pc, #168]	; (80046dc <TIM_Base_SetConfig+0xbc>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d003      	beq.n	8004640 <TIM_Base_SetConfig+0x20>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800463e:	d108      	bne.n	8004652 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004646:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	68fa      	ldr	r2, [r7, #12]
 800464e:	4313      	orrs	r3, r2
 8004650:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a21      	ldr	r2, [pc, #132]	; (80046dc <TIM_Base_SetConfig+0xbc>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d00b      	beq.n	8004672 <TIM_Base_SetConfig+0x52>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004660:	d007      	beq.n	8004672 <TIM_Base_SetConfig+0x52>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	4a1e      	ldr	r2, [pc, #120]	; (80046e0 <TIM_Base_SetConfig+0xc0>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d003      	beq.n	8004672 <TIM_Base_SetConfig+0x52>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4a1d      	ldr	r2, [pc, #116]	; (80046e4 <TIM_Base_SetConfig+0xc4>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d108      	bne.n	8004684 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004678:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	68fa      	ldr	r2, [r7, #12]
 8004680:	4313      	orrs	r3, r2
 8004682:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	4313      	orrs	r3, r2
 8004690:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	68fa      	ldr	r2, [r7, #12]
 8004696:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	689a      	ldr	r2, [r3, #8]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	4a0c      	ldr	r2, [pc, #48]	; (80046dc <TIM_Base_SetConfig+0xbc>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d007      	beq.n	80046c0 <TIM_Base_SetConfig+0xa0>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a0b      	ldr	r2, [pc, #44]	; (80046e0 <TIM_Base_SetConfig+0xc0>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d003      	beq.n	80046c0 <TIM_Base_SetConfig+0xa0>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4a0a      	ldr	r2, [pc, #40]	; (80046e4 <TIM_Base_SetConfig+0xc4>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d103      	bne.n	80046c8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	691a      	ldr	r2, [r3, #16]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	615a      	str	r2, [r3, #20]
}
 80046ce:	bf00      	nop
 80046d0:	3714      	adds	r7, #20
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr
 80046da:	bf00      	nop
 80046dc:	40012c00 	.word	0x40012c00
 80046e0:	40014000 	.word	0x40014000
 80046e4:	40014400 	.word	0x40014400

080046e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b083      	sub	sp, #12
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80046f0:	bf00      	nop
 80046f2:	370c      	adds	r7, #12
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr

080046fc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b083      	sub	sp, #12
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004704:	bf00      	nop
 8004706:	370c      	adds	r7, #12
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr

08004710 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004718:	bf00      	nop
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b082      	sub	sp, #8
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d101      	bne.n	8004736 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e040      	b.n	80047b8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800473a:	2b00      	cmp	r3, #0
 800473c:	d106      	bne.n	800474c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2200      	movs	r2, #0
 8004742:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	f7fc fe42 	bl	80013d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2224      	movs	r2, #36	; 0x24
 8004750:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f022 0201 	bic.w	r2, r2, #1
 8004760:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f000 f82c 	bl	80047c0 <UART_SetConfig>
 8004768:	4603      	mov	r3, r0
 800476a:	2b01      	cmp	r3, #1
 800476c:	d101      	bne.n	8004772 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e022      	b.n	80047b8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004776:	2b00      	cmp	r3, #0
 8004778:	d002      	beq.n	8004780 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 fa2c 	bl	8004bd8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	685a      	ldr	r2, [r3, #4]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800478e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	689a      	ldr	r2, [r3, #8]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800479e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f042 0201 	orr.w	r2, r2, #1
 80047ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f000 fab3 	bl	8004d1c <UART_CheckIdleState>
 80047b6:	4603      	mov	r3, r0
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3708      	adds	r7, #8
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}

080047c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047c0:	b5b0      	push	{r4, r5, r7, lr}
 80047c2:	b088      	sub	sp, #32
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80047c8:	2300      	movs	r3, #0
 80047ca:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	689a      	ldr	r2, [r3, #8]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	691b      	ldr	r3, [r3, #16]
 80047d4:	431a      	orrs	r2, r3
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	695b      	ldr	r3, [r3, #20]
 80047da:	431a      	orrs	r2, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	69db      	ldr	r3, [r3, #28]
 80047e0:	4313      	orrs	r3, r2
 80047e2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	4baf      	ldr	r3, [pc, #700]	; (8004aa8 <UART_SetConfig+0x2e8>)
 80047ec:	4013      	ands	r3, r2
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	6812      	ldr	r2, [r2, #0]
 80047f2:	69f9      	ldr	r1, [r7, #28]
 80047f4:	430b      	orrs	r3, r1
 80047f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	68da      	ldr	r2, [r3, #12]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	430a      	orrs	r2, r1
 800480c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	699b      	ldr	r3, [r3, #24]
 8004812:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4aa4      	ldr	r2, [pc, #656]	; (8004aac <UART_SetConfig+0x2ec>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d004      	beq.n	8004828 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a1b      	ldr	r3, [r3, #32]
 8004822:	69fa      	ldr	r2, [r7, #28]
 8004824:	4313      	orrs	r3, r2
 8004826:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	69fa      	ldr	r2, [r7, #28]
 8004838:	430a      	orrs	r2, r1
 800483a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a9b      	ldr	r2, [pc, #620]	; (8004ab0 <UART_SetConfig+0x2f0>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d121      	bne.n	800488a <UART_SetConfig+0xca>
 8004846:	4b9b      	ldr	r3, [pc, #620]	; (8004ab4 <UART_SetConfig+0x2f4>)
 8004848:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800484c:	f003 0303 	and.w	r3, r3, #3
 8004850:	2b03      	cmp	r3, #3
 8004852:	d817      	bhi.n	8004884 <UART_SetConfig+0xc4>
 8004854:	a201      	add	r2, pc, #4	; (adr r2, 800485c <UART_SetConfig+0x9c>)
 8004856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800485a:	bf00      	nop
 800485c:	0800486d 	.word	0x0800486d
 8004860:	08004879 	.word	0x08004879
 8004864:	08004873 	.word	0x08004873
 8004868:	0800487f 	.word	0x0800487f
 800486c:	2301      	movs	r3, #1
 800486e:	76fb      	strb	r3, [r7, #27]
 8004870:	e070      	b.n	8004954 <UART_SetConfig+0x194>
 8004872:	2302      	movs	r3, #2
 8004874:	76fb      	strb	r3, [r7, #27]
 8004876:	e06d      	b.n	8004954 <UART_SetConfig+0x194>
 8004878:	2304      	movs	r3, #4
 800487a:	76fb      	strb	r3, [r7, #27]
 800487c:	e06a      	b.n	8004954 <UART_SetConfig+0x194>
 800487e:	2308      	movs	r3, #8
 8004880:	76fb      	strb	r3, [r7, #27]
 8004882:	e067      	b.n	8004954 <UART_SetConfig+0x194>
 8004884:	2310      	movs	r3, #16
 8004886:	76fb      	strb	r3, [r7, #27]
 8004888:	e064      	b.n	8004954 <UART_SetConfig+0x194>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a8a      	ldr	r2, [pc, #552]	; (8004ab8 <UART_SetConfig+0x2f8>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d132      	bne.n	80048fa <UART_SetConfig+0x13a>
 8004894:	4b87      	ldr	r3, [pc, #540]	; (8004ab4 <UART_SetConfig+0x2f4>)
 8004896:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800489a:	f003 030c 	and.w	r3, r3, #12
 800489e:	2b0c      	cmp	r3, #12
 80048a0:	d828      	bhi.n	80048f4 <UART_SetConfig+0x134>
 80048a2:	a201      	add	r2, pc, #4	; (adr r2, 80048a8 <UART_SetConfig+0xe8>)
 80048a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048a8:	080048dd 	.word	0x080048dd
 80048ac:	080048f5 	.word	0x080048f5
 80048b0:	080048f5 	.word	0x080048f5
 80048b4:	080048f5 	.word	0x080048f5
 80048b8:	080048e9 	.word	0x080048e9
 80048bc:	080048f5 	.word	0x080048f5
 80048c0:	080048f5 	.word	0x080048f5
 80048c4:	080048f5 	.word	0x080048f5
 80048c8:	080048e3 	.word	0x080048e3
 80048cc:	080048f5 	.word	0x080048f5
 80048d0:	080048f5 	.word	0x080048f5
 80048d4:	080048f5 	.word	0x080048f5
 80048d8:	080048ef 	.word	0x080048ef
 80048dc:	2300      	movs	r3, #0
 80048de:	76fb      	strb	r3, [r7, #27]
 80048e0:	e038      	b.n	8004954 <UART_SetConfig+0x194>
 80048e2:	2302      	movs	r3, #2
 80048e4:	76fb      	strb	r3, [r7, #27]
 80048e6:	e035      	b.n	8004954 <UART_SetConfig+0x194>
 80048e8:	2304      	movs	r3, #4
 80048ea:	76fb      	strb	r3, [r7, #27]
 80048ec:	e032      	b.n	8004954 <UART_SetConfig+0x194>
 80048ee:	2308      	movs	r3, #8
 80048f0:	76fb      	strb	r3, [r7, #27]
 80048f2:	e02f      	b.n	8004954 <UART_SetConfig+0x194>
 80048f4:	2310      	movs	r3, #16
 80048f6:	76fb      	strb	r3, [r7, #27]
 80048f8:	e02c      	b.n	8004954 <UART_SetConfig+0x194>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a6b      	ldr	r2, [pc, #428]	; (8004aac <UART_SetConfig+0x2ec>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d125      	bne.n	8004950 <UART_SetConfig+0x190>
 8004904:	4b6b      	ldr	r3, [pc, #428]	; (8004ab4 <UART_SetConfig+0x2f4>)
 8004906:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800490a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800490e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004912:	d017      	beq.n	8004944 <UART_SetConfig+0x184>
 8004914:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004918:	d817      	bhi.n	800494a <UART_SetConfig+0x18a>
 800491a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800491e:	d00b      	beq.n	8004938 <UART_SetConfig+0x178>
 8004920:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004924:	d811      	bhi.n	800494a <UART_SetConfig+0x18a>
 8004926:	2b00      	cmp	r3, #0
 8004928:	d003      	beq.n	8004932 <UART_SetConfig+0x172>
 800492a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800492e:	d006      	beq.n	800493e <UART_SetConfig+0x17e>
 8004930:	e00b      	b.n	800494a <UART_SetConfig+0x18a>
 8004932:	2300      	movs	r3, #0
 8004934:	76fb      	strb	r3, [r7, #27]
 8004936:	e00d      	b.n	8004954 <UART_SetConfig+0x194>
 8004938:	2302      	movs	r3, #2
 800493a:	76fb      	strb	r3, [r7, #27]
 800493c:	e00a      	b.n	8004954 <UART_SetConfig+0x194>
 800493e:	2304      	movs	r3, #4
 8004940:	76fb      	strb	r3, [r7, #27]
 8004942:	e007      	b.n	8004954 <UART_SetConfig+0x194>
 8004944:	2308      	movs	r3, #8
 8004946:	76fb      	strb	r3, [r7, #27]
 8004948:	e004      	b.n	8004954 <UART_SetConfig+0x194>
 800494a:	2310      	movs	r3, #16
 800494c:	76fb      	strb	r3, [r7, #27]
 800494e:	e001      	b.n	8004954 <UART_SetConfig+0x194>
 8004950:	2310      	movs	r3, #16
 8004952:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a54      	ldr	r2, [pc, #336]	; (8004aac <UART_SetConfig+0x2ec>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d173      	bne.n	8004a46 <UART_SetConfig+0x286>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800495e:	7efb      	ldrb	r3, [r7, #27]
 8004960:	2b08      	cmp	r3, #8
 8004962:	d824      	bhi.n	80049ae <UART_SetConfig+0x1ee>
 8004964:	a201      	add	r2, pc, #4	; (adr r2, 800496c <UART_SetConfig+0x1ac>)
 8004966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800496a:	bf00      	nop
 800496c:	08004991 	.word	0x08004991
 8004970:	080049af 	.word	0x080049af
 8004974:	08004999 	.word	0x08004999
 8004978:	080049af 	.word	0x080049af
 800497c:	0800499f 	.word	0x0800499f
 8004980:	080049af 	.word	0x080049af
 8004984:	080049af 	.word	0x080049af
 8004988:	080049af 	.word	0x080049af
 800498c:	080049a7 	.word	0x080049a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004990:	f7fe fc7e 	bl	8003290 <HAL_RCC_GetPCLK1Freq>
 8004994:	6178      	str	r0, [r7, #20]
        break;
 8004996:	e00f      	b.n	80049b8 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004998:	4b48      	ldr	r3, [pc, #288]	; (8004abc <UART_SetConfig+0x2fc>)
 800499a:	617b      	str	r3, [r7, #20]
        break;
 800499c:	e00c      	b.n	80049b8 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800499e:	f7fe fbdf 	bl	8003160 <HAL_RCC_GetSysClockFreq>
 80049a2:	6178      	str	r0, [r7, #20]
        break;
 80049a4:	e008      	b.n	80049b8 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049aa:	617b      	str	r3, [r7, #20]
        break;
 80049ac:	e004      	b.n	80049b8 <UART_SetConfig+0x1f8>
      default:
        pclk = 0U;
 80049ae:	2300      	movs	r3, #0
 80049b0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	76bb      	strb	r3, [r7, #26]
        break;
 80049b6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	f000 80fe 	beq.w	8004bbc <UART_SetConfig+0x3fc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	685a      	ldr	r2, [r3, #4]
 80049c4:	4613      	mov	r3, r2
 80049c6:	005b      	lsls	r3, r3, #1
 80049c8:	4413      	add	r3, r2
 80049ca:	697a      	ldr	r2, [r7, #20]
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d305      	bcc.n	80049dc <UART_SetConfig+0x21c>
          (pclk > (4096U * huart->Init.BaudRate)))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80049d6:	697a      	ldr	r2, [r7, #20]
 80049d8:	429a      	cmp	r2, r3
 80049da:	d902      	bls.n	80049e2 <UART_SetConfig+0x222>
      {
        ret = HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	76bb      	strb	r3, [r7, #26]
 80049e0:	e0ec      	b.n	8004bbc <UART_SetConfig+0x3fc>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	4618      	mov	r0, r3
 80049e6:	f04f 0100 	mov.w	r1, #0
 80049ea:	f04f 0200 	mov.w	r2, #0
 80049ee:	f04f 0300 	mov.w	r3, #0
 80049f2:	020b      	lsls	r3, r1, #8
 80049f4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80049f8:	0202      	lsls	r2, r0, #8
 80049fa:	6879      	ldr	r1, [r7, #4]
 80049fc:	6849      	ldr	r1, [r1, #4]
 80049fe:	0849      	lsrs	r1, r1, #1
 8004a00:	4608      	mov	r0, r1
 8004a02:	f04f 0100 	mov.w	r1, #0
 8004a06:	1814      	adds	r4, r2, r0
 8004a08:	eb43 0501 	adc.w	r5, r3, r1
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	461a      	mov	r2, r3
 8004a12:	f04f 0300 	mov.w	r3, #0
 8004a16:	4620      	mov	r0, r4
 8004a18:	4629      	mov	r1, r5
 8004a1a:	f7fb fc29 	bl	8000270 <__aeabi_uldivmod>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	460b      	mov	r3, r1
 8004a22:	4613      	mov	r3, r2
 8004a24:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a2c:	d308      	bcc.n	8004a40 <UART_SetConfig+0x280>
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a34:	d204      	bcs.n	8004a40 <UART_SetConfig+0x280>
        {
          huart->Instance->BRR = usartdiv;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	693a      	ldr	r2, [r7, #16]
 8004a3c:	60da      	str	r2, [r3, #12]
 8004a3e:	e0bd      	b.n	8004bbc <UART_SetConfig+0x3fc>
        }
        else
        {
          ret = HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	76bb      	strb	r3, [r7, #26]
 8004a44:	e0ba      	b.n	8004bbc <UART_SetConfig+0x3fc>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	69db      	ldr	r3, [r3, #28]
 8004a4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a4e:	d168      	bne.n	8004b22 <UART_SetConfig+0x362>
  {
    switch (clocksource)
 8004a50:	7efb      	ldrb	r3, [r7, #27]
 8004a52:	2b08      	cmp	r3, #8
 8004a54:	d834      	bhi.n	8004ac0 <UART_SetConfig+0x300>
 8004a56:	a201      	add	r2, pc, #4	; (adr r2, 8004a5c <UART_SetConfig+0x29c>)
 8004a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a5c:	08004a81 	.word	0x08004a81
 8004a60:	08004a89 	.word	0x08004a89
 8004a64:	08004a91 	.word	0x08004a91
 8004a68:	08004ac1 	.word	0x08004ac1
 8004a6c:	08004a97 	.word	0x08004a97
 8004a70:	08004ac1 	.word	0x08004ac1
 8004a74:	08004ac1 	.word	0x08004ac1
 8004a78:	08004ac1 	.word	0x08004ac1
 8004a7c:	08004a9f 	.word	0x08004a9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a80:	f7fe fc06 	bl	8003290 <HAL_RCC_GetPCLK1Freq>
 8004a84:	6178      	str	r0, [r7, #20]
        break;
 8004a86:	e020      	b.n	8004aca <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a88:	f7fe fc18 	bl	80032bc <HAL_RCC_GetPCLK2Freq>
 8004a8c:	6178      	str	r0, [r7, #20]
        break;
 8004a8e:	e01c      	b.n	8004aca <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a90:	4b0a      	ldr	r3, [pc, #40]	; (8004abc <UART_SetConfig+0x2fc>)
 8004a92:	617b      	str	r3, [r7, #20]
        break;
 8004a94:	e019      	b.n	8004aca <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a96:	f7fe fb63 	bl	8003160 <HAL_RCC_GetSysClockFreq>
 8004a9a:	6178      	str	r0, [r7, #20]
        break;
 8004a9c:	e015      	b.n	8004aca <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004aa2:	617b      	str	r3, [r7, #20]
        break;
 8004aa4:	e011      	b.n	8004aca <UART_SetConfig+0x30a>
 8004aa6:	bf00      	nop
 8004aa8:	efff69f3 	.word	0xefff69f3
 8004aac:	40008000 	.word	0x40008000
 8004ab0:	40013800 	.word	0x40013800
 8004ab4:	40021000 	.word	0x40021000
 8004ab8:	40004400 	.word	0x40004400
 8004abc:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	76bb      	strb	r3, [r7, #26]
        break;
 8004ac8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d075      	beq.n	8004bbc <UART_SetConfig+0x3fc>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	005a      	lsls	r2, r3, #1
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	085b      	lsrs	r3, r3, #1
 8004ada:	441a      	add	r2, r3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ae4:	b29b      	uxth	r3, r3
 8004ae6:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	2b0f      	cmp	r3, #15
 8004aec:	d916      	bls.n	8004b1c <UART_SetConfig+0x35c>
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004af4:	d212      	bcs.n	8004b1c <UART_SetConfig+0x35c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	f023 030f 	bic.w	r3, r3, #15
 8004afe:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	085b      	lsrs	r3, r3, #1
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	f003 0307 	and.w	r3, r3, #7
 8004b0a:	b29a      	uxth	r2, r3
 8004b0c:	89fb      	ldrh	r3, [r7, #14]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	89fa      	ldrh	r2, [r7, #14]
 8004b18:	60da      	str	r2, [r3, #12]
 8004b1a:	e04f      	b.n	8004bbc <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	76bb      	strb	r3, [r7, #26]
 8004b20:	e04c      	b.n	8004bbc <UART_SetConfig+0x3fc>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b22:	7efb      	ldrb	r3, [r7, #27]
 8004b24:	2b08      	cmp	r3, #8
 8004b26:	d828      	bhi.n	8004b7a <UART_SetConfig+0x3ba>
 8004b28:	a201      	add	r2, pc, #4	; (adr r2, 8004b30 <UART_SetConfig+0x370>)
 8004b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b2e:	bf00      	nop
 8004b30:	08004b55 	.word	0x08004b55
 8004b34:	08004b5d 	.word	0x08004b5d
 8004b38:	08004b65 	.word	0x08004b65
 8004b3c:	08004b7b 	.word	0x08004b7b
 8004b40:	08004b6b 	.word	0x08004b6b
 8004b44:	08004b7b 	.word	0x08004b7b
 8004b48:	08004b7b 	.word	0x08004b7b
 8004b4c:	08004b7b 	.word	0x08004b7b
 8004b50:	08004b73 	.word	0x08004b73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b54:	f7fe fb9c 	bl	8003290 <HAL_RCC_GetPCLK1Freq>
 8004b58:	6178      	str	r0, [r7, #20]
        break;
 8004b5a:	e013      	b.n	8004b84 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b5c:	f7fe fbae 	bl	80032bc <HAL_RCC_GetPCLK2Freq>
 8004b60:	6178      	str	r0, [r7, #20]
        break;
 8004b62:	e00f      	b.n	8004b84 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b64:	4b1b      	ldr	r3, [pc, #108]	; (8004bd4 <UART_SetConfig+0x414>)
 8004b66:	617b      	str	r3, [r7, #20]
        break;
 8004b68:	e00c      	b.n	8004b84 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b6a:	f7fe faf9 	bl	8003160 <HAL_RCC_GetSysClockFreq>
 8004b6e:	6178      	str	r0, [r7, #20]
        break;
 8004b70:	e008      	b.n	8004b84 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b76:	617b      	str	r3, [r7, #20]
        break;
 8004b78:	e004      	b.n	8004b84 <UART_SetConfig+0x3c4>
      default:
        pclk = 0U;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	76bb      	strb	r3, [r7, #26]
        break;
 8004b82:	bf00      	nop
    }

    if (pclk != 0U)
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d018      	beq.n	8004bbc <UART_SetConfig+0x3fc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	085a      	lsrs	r2, r3, #1
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	441a      	add	r2, r3
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	2b0f      	cmp	r3, #15
 8004ba4:	d908      	bls.n	8004bb8 <UART_SetConfig+0x3f8>
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bac:	d204      	bcs.n	8004bb8 <UART_SetConfig+0x3f8>
      {
        huart->Instance->BRR = usartdiv;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	693a      	ldr	r2, [r7, #16]
 8004bb4:	60da      	str	r2, [r3, #12]
 8004bb6:	e001      	b.n	8004bbc <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004bc8:	7ebb      	ldrb	r3, [r7, #26]
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3720      	adds	r7, #32
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bdb0      	pop	{r4, r5, r7, pc}
 8004bd2:	bf00      	nop
 8004bd4:	00f42400 	.word	0x00f42400

08004bd8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b083      	sub	sp, #12
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be4:	f003 0301 	and.w	r3, r3, #1
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d00a      	beq.n	8004c02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	430a      	orrs	r2, r1
 8004c00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c06:	f003 0302 	and.w	r3, r3, #2
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d00a      	beq.n	8004c24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	430a      	orrs	r2, r1
 8004c22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c28:	f003 0304 	and.w	r3, r3, #4
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d00a      	beq.n	8004c46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	430a      	orrs	r2, r1
 8004c44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c4a:	f003 0308 	and.w	r3, r3, #8
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d00a      	beq.n	8004c68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	430a      	orrs	r2, r1
 8004c66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c6c:	f003 0310 	and.w	r3, r3, #16
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d00a      	beq.n	8004c8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	430a      	orrs	r2, r1
 8004c88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c8e:	f003 0320 	and.w	r3, r3, #32
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d00a      	beq.n	8004cac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	430a      	orrs	r2, r1
 8004caa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d01a      	beq.n	8004cee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	430a      	orrs	r2, r1
 8004ccc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004cd6:	d10a      	bne.n	8004cee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	430a      	orrs	r2, r1
 8004cec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d00a      	beq.n	8004d10 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	430a      	orrs	r2, r1
 8004d0e:	605a      	str	r2, [r3, #4]
  }
}
 8004d10:	bf00      	nop
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr

08004d1c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b086      	sub	sp, #24
 8004d20:	af02      	add	r7, sp, #8
 8004d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2200      	movs	r2, #0
 8004d28:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d2c:	f7fc fbfa 	bl	8001524 <HAL_GetTick>
 8004d30:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 0308 	and.w	r3, r3, #8
 8004d3c:	2b08      	cmp	r3, #8
 8004d3e:	d10e      	bne.n	8004d5e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d40:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d44:	9300      	str	r3, [sp, #0]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f000 f82d 	bl	8004dae <UART_WaitOnFlagUntilTimeout>
 8004d54:	4603      	mov	r3, r0
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d001      	beq.n	8004d5e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d5a:	2303      	movs	r3, #3
 8004d5c:	e023      	b.n	8004da6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 0304 	and.w	r3, r3, #4
 8004d68:	2b04      	cmp	r3, #4
 8004d6a:	d10e      	bne.n	8004d8a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d6c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d70:	9300      	str	r3, [sp, #0]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2200      	movs	r2, #0
 8004d76:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f000 f817 	bl	8004dae <UART_WaitOnFlagUntilTimeout>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d001      	beq.n	8004d8a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d86:	2303      	movs	r3, #3
 8004d88:	e00d      	b.n	8004da6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2220      	movs	r2, #32
 8004d8e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2220      	movs	r2, #32
 8004d94:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3710      	adds	r7, #16
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}

08004dae <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004dae:	b580      	push	{r7, lr}
 8004db0:	b084      	sub	sp, #16
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	60f8      	str	r0, [r7, #12]
 8004db6:	60b9      	str	r1, [r7, #8]
 8004db8:	603b      	str	r3, [r7, #0]
 8004dba:	4613      	mov	r3, r2
 8004dbc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dbe:	e05e      	b.n	8004e7e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004dc6:	d05a      	beq.n	8004e7e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dc8:	f7fc fbac 	bl	8001524 <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	69ba      	ldr	r2, [r7, #24]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d302      	bcc.n	8004dde <UART_WaitOnFlagUntilTimeout+0x30>
 8004dd8:	69bb      	ldr	r3, [r7, #24]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d11b      	bne.n	8004e16 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004dec:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	689a      	ldr	r2, [r3, #8]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f022 0201 	bic.w	r2, r2, #1
 8004dfc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2220      	movs	r2, #32
 8004e02:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2220      	movs	r2, #32
 8004e08:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004e12:	2303      	movs	r3, #3
 8004e14:	e043      	b.n	8004e9e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0304 	and.w	r3, r3, #4
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d02c      	beq.n	8004e7e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	69db      	ldr	r3, [r3, #28]
 8004e2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e32:	d124      	bne.n	8004e7e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e3c:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004e4c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	689a      	ldr	r2, [r3, #8]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f022 0201 	bic.w	r2, r2, #1
 8004e5c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2220      	movs	r2, #32
 8004e62:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2220      	movs	r2, #32
 8004e68:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2220      	movs	r2, #32
 8004e6e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2200      	movs	r2, #0
 8004e76:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e00f      	b.n	8004e9e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	69da      	ldr	r2, [r3, #28]
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	4013      	ands	r3, r2
 8004e88:	68ba      	ldr	r2, [r7, #8]
 8004e8a:	429a      	cmp	r2, r3
 8004e8c:	bf0c      	ite	eq
 8004e8e:	2301      	moveq	r3, #1
 8004e90:	2300      	movne	r3, #0
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	461a      	mov	r2, r3
 8004e96:	79fb      	ldrb	r3, [r7, #7]
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d091      	beq.n	8004dc0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e9c:	2300      	movs	r3, #0
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3710      	adds	r7, #16
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
	...

08004ea8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004eac:	4904      	ldr	r1, [pc, #16]	; (8004ec0 <MX_FATFS_Init+0x18>)
 8004eae:	4805      	ldr	r0, [pc, #20]	; (8004ec4 <MX_FATFS_Init+0x1c>)
 8004eb0:	f003 f87c 	bl	8007fac <FATFS_LinkDriver>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	461a      	mov	r2, r3
 8004eb8:	4b03      	ldr	r3, [pc, #12]	; (8004ec8 <MX_FATFS_Init+0x20>)
 8004eba:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8004ebc:	bf00      	nop
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	2000083c 	.word	0x2000083c
 8004ec4:	2000000c 	.word	0x2000000c
 8004ec8:	20000840 	.word	0x20000840

08004ecc <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8004ed0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr

08004edc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b082      	sub	sp, #8
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8004ee6:	79fb      	ldrb	r3, [r7, #7]
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f000 f9d7 	bl	800529c <USER_SPI_initialize>
 8004eee:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3708      	adds	r7, #8
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}

08004ef8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b082      	sub	sp, #8
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	4603      	mov	r3, r0
 8004f00:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8004f02:	79fb      	ldrb	r3, [r7, #7]
 8004f04:	4618      	mov	r0, r3
 8004f06:	f000 fa9f 	bl	8005448 <USER_SPI_status>
 8004f0a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	3708      	adds	r7, #8
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b084      	sub	sp, #16
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	60b9      	str	r1, [r7, #8]
 8004f1c:	607a      	str	r2, [r7, #4]
 8004f1e:	603b      	str	r3, [r7, #0]
 8004f20:	4603      	mov	r3, r0
 8004f22:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8004f24:	7bf8      	ldrb	r0, [r7, #15]
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	687a      	ldr	r2, [r7, #4]
 8004f2a:	68b9      	ldr	r1, [r7, #8]
 8004f2c:	f000 faa2 	bl	8005474 <USER_SPI_read>
 8004f30:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3710      	adds	r7, #16
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}

08004f3a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004f3a:	b580      	push	{r7, lr}
 8004f3c:	b084      	sub	sp, #16
 8004f3e:	af00      	add	r7, sp, #0
 8004f40:	60b9      	str	r1, [r7, #8]
 8004f42:	607a      	str	r2, [r7, #4]
 8004f44:	603b      	str	r3, [r7, #0]
 8004f46:	4603      	mov	r3, r0
 8004f48:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8004f4a:	7bf8      	ldrb	r0, [r7, #15]
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	68b9      	ldr	r1, [r7, #8]
 8004f52:	f000 faf5 	bl	8005540 <USER_SPI_write>
 8004f56:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3710      	adds	r7, #16
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b082      	sub	sp, #8
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	4603      	mov	r3, r0
 8004f68:	603a      	str	r2, [r7, #0]
 8004f6a:	71fb      	strb	r3, [r7, #7]
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8004f70:	79b9      	ldrb	r1, [r7, #6]
 8004f72:	79fb      	ldrb	r3, [r7, #7]
 8004f74:	683a      	ldr	r2, [r7, #0]
 8004f76:	4618      	mov	r0, r3
 8004f78:	f000 fb5e 	bl	8005638 <USER_SPI_ioctl>
 8004f7c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3708      	adds	r7, #8
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
	...

08004f88 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b082      	sub	sp, #8
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8004f90:	f7fc fac8 	bl	8001524 <HAL_GetTick>
 8004f94:	4603      	mov	r3, r0
 8004f96:	4a04      	ldr	r2, [pc, #16]	; (8004fa8 <SPI_Timer_On+0x20>)
 8004f98:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8004f9a:	4a04      	ldr	r2, [pc, #16]	; (8004fac <SPI_Timer_On+0x24>)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6013      	str	r3, [r2, #0]
}
 8004fa0:	bf00      	nop
 8004fa2:	3708      	adds	r7, #8
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}
 8004fa8:	20000ca4 	.word	0x20000ca4
 8004fac:	20000ca8 	.word	0x20000ca8

08004fb0 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8004fb4:	f7fc fab6 	bl	8001524 <HAL_GetTick>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	4b06      	ldr	r3, [pc, #24]	; (8004fd4 <SPI_Timer_Status+0x24>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	1ad2      	subs	r2, r2, r3
 8004fc0:	4b05      	ldr	r3, [pc, #20]	; (8004fd8 <SPI_Timer_Status+0x28>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	bf34      	ite	cc
 8004fc8:	2301      	movcc	r3, #1
 8004fca:	2300      	movcs	r3, #0
 8004fcc:	b2db      	uxtb	r3, r3
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	bd80      	pop	{r7, pc}
 8004fd2:	bf00      	nop
 8004fd4:	20000ca4 	.word	0x20000ca4
 8004fd8:	20000ca8 	.word	0x20000ca8

08004fdc <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b086      	sub	sp, #24
 8004fe0:	af02      	add	r7, sp, #8
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&hspi1, &dat, &rxDat, 1, 50);
 8004fe6:	f107 020f 	add.w	r2, r7, #15
 8004fea:	1df9      	adds	r1, r7, #7
 8004fec:	2332      	movs	r3, #50	; 0x32
 8004fee:	9300      	str	r3, [sp, #0]
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	4804      	ldr	r0, [pc, #16]	; (8005004 <xchg_spi+0x28>)
 8004ff4:	f7fe fda3 	bl	8003b3e <HAL_SPI_TransmitReceive>
    return rxDat;
 8004ff8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3710      	adds	r7, #16
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}
 8005002:	bf00      	nop
 8005004:	20000704 	.word	0x20000704

08005008 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8005008:	b590      	push	{r4, r7, lr}
 800500a:	b085      	sub	sp, #20
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8005012:	2300      	movs	r3, #0
 8005014:	60fb      	str	r3, [r7, #12]
 8005016:	e00a      	b.n	800502e <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	18d4      	adds	r4, r2, r3
 800501e:	20ff      	movs	r0, #255	; 0xff
 8005020:	f7ff ffdc 	bl	8004fdc <xchg_spi>
 8005024:	4603      	mov	r3, r0
 8005026:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	3301      	adds	r3, #1
 800502c:	60fb      	str	r3, [r7, #12]
 800502e:	68fa      	ldr	r2, [r7, #12]
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	429a      	cmp	r2, r3
 8005034:	d3f0      	bcc.n	8005018 <rcvr_spi_multi+0x10>
	}
}
 8005036:	bf00      	nop
 8005038:	bf00      	nop
 800503a:	3714      	adds	r7, #20
 800503c:	46bd      	mov	sp, r7
 800503e:	bd90      	pop	{r4, r7, pc}

08005040 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b084      	sub	sp, #16
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
 8005048:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 800504a:	2300      	movs	r3, #0
 800504c:	60fb      	str	r3, [r7, #12]
 800504e:	e009      	b.n	8005064 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8005050:	687a      	ldr	r2, [r7, #4]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	4413      	add	r3, r2
 8005056:	781b      	ldrb	r3, [r3, #0]
 8005058:	4618      	mov	r0, r3
 800505a:	f7ff ffbf 	bl	8004fdc <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	3301      	adds	r3, #1
 8005062:	60fb      	str	r3, [r7, #12]
 8005064:	68fa      	ldr	r2, [r7, #12]
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	429a      	cmp	r2, r3
 800506a:	d3f1      	bcc.n	8005050 <xmit_spi_multi+0x10>
	}
}
 800506c:	bf00      	nop
 800506e:	bf00      	nop
 8005070:	3710      	adds	r7, #16
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}

08005076 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8005076:	b580      	push	{r7, lr}
 8005078:	b086      	sub	sp, #24
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800507e:	f7fc fa51 	bl	8001524 <HAL_GetTick>
 8005082:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8005088:	20ff      	movs	r0, #255	; 0xff
 800508a:	f7ff ffa7 	bl	8004fdc <xchg_spi>
 800508e:	4603      	mov	r3, r0
 8005090:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8005092:	7bfb      	ldrb	r3, [r7, #15]
 8005094:	2bff      	cmp	r3, #255	; 0xff
 8005096:	d007      	beq.n	80050a8 <wait_ready+0x32>
 8005098:	f7fc fa44 	bl	8001524 <HAL_GetTick>
 800509c:	4602      	mov	r2, r0
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	1ad3      	subs	r3, r2, r3
 80050a2:	693a      	ldr	r2, [r7, #16]
 80050a4:	429a      	cmp	r2, r3
 80050a6:	d8ef      	bhi.n	8005088 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 80050a8:	7bfb      	ldrb	r3, [r7, #15]
 80050aa:	2bff      	cmp	r3, #255	; 0xff
 80050ac:	bf0c      	ite	eq
 80050ae:	2301      	moveq	r3, #1
 80050b0:	2300      	movne	r3, #0
 80050b2:	b2db      	uxtb	r3, r3
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3718      	adds	r7, #24
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80050c0:	2201      	movs	r2, #1
 80050c2:	2102      	movs	r1, #2
 80050c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80050c8:	f7fc fca8 	bl	8001a1c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80050cc:	20ff      	movs	r0, #255	; 0xff
 80050ce:	f7ff ff85 	bl	8004fdc <xchg_spi>

}
 80050d2:	bf00      	nop
 80050d4:	bd80      	pop	{r7, pc}

080050d6 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80050d6:	b580      	push	{r7, lr}
 80050d8:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80050da:	2200      	movs	r2, #0
 80050dc:	2102      	movs	r1, #2
 80050de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80050e2:	f7fc fc9b 	bl	8001a1c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80050e6:	20ff      	movs	r0, #255	; 0xff
 80050e8:	f7ff ff78 	bl	8004fdc <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80050ec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80050f0:	f7ff ffc1 	bl	8005076 <wait_ready>
 80050f4:	4603      	mov	r3, r0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d001      	beq.n	80050fe <spiselect+0x28>
 80050fa:	2301      	movs	r3, #1
 80050fc:	e002      	b.n	8005104 <spiselect+0x2e>

	despiselect();
 80050fe:	f7ff ffdd 	bl	80050bc <despiselect>
	return 0;	/* Timeout */
 8005102:	2300      	movs	r3, #0
}
 8005104:	4618      	mov	r0, r3
 8005106:	bd80      	pop	{r7, pc}

08005108 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b084      	sub	sp, #16
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8005112:	20c8      	movs	r0, #200	; 0xc8
 8005114:	f7ff ff38 	bl	8004f88 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8005118:	20ff      	movs	r0, #255	; 0xff
 800511a:	f7ff ff5f 	bl	8004fdc <xchg_spi>
 800511e:	4603      	mov	r3, r0
 8005120:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8005122:	7bfb      	ldrb	r3, [r7, #15]
 8005124:	2bff      	cmp	r3, #255	; 0xff
 8005126:	d104      	bne.n	8005132 <rcvr_datablock+0x2a>
 8005128:	f7ff ff42 	bl	8004fb0 <SPI_Timer_Status>
 800512c:	4603      	mov	r3, r0
 800512e:	2b00      	cmp	r3, #0
 8005130:	d1f2      	bne.n	8005118 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8005132:	7bfb      	ldrb	r3, [r7, #15]
 8005134:	2bfe      	cmp	r3, #254	; 0xfe
 8005136:	d001      	beq.n	800513c <rcvr_datablock+0x34>
 8005138:	2300      	movs	r3, #0
 800513a:	e00a      	b.n	8005152 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800513c:	6839      	ldr	r1, [r7, #0]
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f7ff ff62 	bl	8005008 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8005144:	20ff      	movs	r0, #255	; 0xff
 8005146:	f7ff ff49 	bl	8004fdc <xchg_spi>
 800514a:	20ff      	movs	r0, #255	; 0xff
 800514c:	f7ff ff46 	bl	8004fdc <xchg_spi>

	return 1;						/* Function succeeded */
 8005150:	2301      	movs	r3, #1
}
 8005152:	4618      	mov	r0, r3
 8005154:	3710      	adds	r7, #16
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}

0800515a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800515a:	b580      	push	{r7, lr}
 800515c:	b084      	sub	sp, #16
 800515e:	af00      	add	r7, sp, #0
 8005160:	6078      	str	r0, [r7, #4]
 8005162:	460b      	mov	r3, r1
 8005164:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8005166:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800516a:	f7ff ff84 	bl	8005076 <wait_ready>
 800516e:	4603      	mov	r3, r0
 8005170:	2b00      	cmp	r3, #0
 8005172:	d101      	bne.n	8005178 <xmit_datablock+0x1e>
 8005174:	2300      	movs	r3, #0
 8005176:	e01e      	b.n	80051b6 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8005178:	78fb      	ldrb	r3, [r7, #3]
 800517a:	4618      	mov	r0, r3
 800517c:	f7ff ff2e 	bl	8004fdc <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8005180:	78fb      	ldrb	r3, [r7, #3]
 8005182:	2bfd      	cmp	r3, #253	; 0xfd
 8005184:	d016      	beq.n	80051b4 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8005186:	f44f 7100 	mov.w	r1, #512	; 0x200
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f7ff ff58 	bl	8005040 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8005190:	20ff      	movs	r0, #255	; 0xff
 8005192:	f7ff ff23 	bl	8004fdc <xchg_spi>
 8005196:	20ff      	movs	r0, #255	; 0xff
 8005198:	f7ff ff20 	bl	8004fdc <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800519c:	20ff      	movs	r0, #255	; 0xff
 800519e:	f7ff ff1d 	bl	8004fdc <xchg_spi>
 80051a2:	4603      	mov	r3, r0
 80051a4:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80051a6:	7bfb      	ldrb	r3, [r7, #15]
 80051a8:	f003 031f 	and.w	r3, r3, #31
 80051ac:	2b05      	cmp	r3, #5
 80051ae:	d001      	beq.n	80051b4 <xmit_datablock+0x5a>
 80051b0:	2300      	movs	r3, #0
 80051b2:	e000      	b.n	80051b6 <xmit_datablock+0x5c>
	}
	return 1;
 80051b4:	2301      	movs	r3, #1
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3710      	adds	r7, #16
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}

080051be <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80051be:	b580      	push	{r7, lr}
 80051c0:	b084      	sub	sp, #16
 80051c2:	af00      	add	r7, sp, #0
 80051c4:	4603      	mov	r3, r0
 80051c6:	6039      	str	r1, [r7, #0]
 80051c8:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80051ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	da0e      	bge.n	80051f0 <send_cmd+0x32>
		cmd &= 0x7F;
 80051d2:	79fb      	ldrb	r3, [r7, #7]
 80051d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051d8:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80051da:	2100      	movs	r1, #0
 80051dc:	2037      	movs	r0, #55	; 0x37
 80051de:	f7ff ffee 	bl	80051be <send_cmd>
 80051e2:	4603      	mov	r3, r0
 80051e4:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80051e6:	7bbb      	ldrb	r3, [r7, #14]
 80051e8:	2b01      	cmp	r3, #1
 80051ea:	d901      	bls.n	80051f0 <send_cmd+0x32>
 80051ec:	7bbb      	ldrb	r3, [r7, #14]
 80051ee:	e051      	b.n	8005294 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80051f0:	79fb      	ldrb	r3, [r7, #7]
 80051f2:	2b0c      	cmp	r3, #12
 80051f4:	d008      	beq.n	8005208 <send_cmd+0x4a>
		despiselect();
 80051f6:	f7ff ff61 	bl	80050bc <despiselect>
		if (!spiselect()) return 0xFF;
 80051fa:	f7ff ff6c 	bl	80050d6 <spiselect>
 80051fe:	4603      	mov	r3, r0
 8005200:	2b00      	cmp	r3, #0
 8005202:	d101      	bne.n	8005208 <send_cmd+0x4a>
 8005204:	23ff      	movs	r3, #255	; 0xff
 8005206:	e045      	b.n	8005294 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8005208:	79fb      	ldrb	r3, [r7, #7]
 800520a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800520e:	b2db      	uxtb	r3, r3
 8005210:	4618      	mov	r0, r3
 8005212:	f7ff fee3 	bl	8004fdc <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	0e1b      	lsrs	r3, r3, #24
 800521a:	b2db      	uxtb	r3, r3
 800521c:	4618      	mov	r0, r3
 800521e:	f7ff fedd 	bl	8004fdc <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	0c1b      	lsrs	r3, r3, #16
 8005226:	b2db      	uxtb	r3, r3
 8005228:	4618      	mov	r0, r3
 800522a:	f7ff fed7 	bl	8004fdc <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	0a1b      	lsrs	r3, r3, #8
 8005232:	b2db      	uxtb	r3, r3
 8005234:	4618      	mov	r0, r3
 8005236:	f7ff fed1 	bl	8004fdc <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	b2db      	uxtb	r3, r3
 800523e:	4618      	mov	r0, r3
 8005240:	f7ff fecc 	bl	8004fdc <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8005244:	2301      	movs	r3, #1
 8005246:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8005248:	79fb      	ldrb	r3, [r7, #7]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d101      	bne.n	8005252 <send_cmd+0x94>
 800524e:	2395      	movs	r3, #149	; 0x95
 8005250:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8005252:	79fb      	ldrb	r3, [r7, #7]
 8005254:	2b08      	cmp	r3, #8
 8005256:	d101      	bne.n	800525c <send_cmd+0x9e>
 8005258:	2387      	movs	r3, #135	; 0x87
 800525a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800525c:	7bfb      	ldrb	r3, [r7, #15]
 800525e:	4618      	mov	r0, r3
 8005260:	f7ff febc 	bl	8004fdc <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8005264:	79fb      	ldrb	r3, [r7, #7]
 8005266:	2b0c      	cmp	r3, #12
 8005268:	d102      	bne.n	8005270 <send_cmd+0xb2>
 800526a:	20ff      	movs	r0, #255	; 0xff
 800526c:	f7ff feb6 	bl	8004fdc <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8005270:	230a      	movs	r3, #10
 8005272:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8005274:	20ff      	movs	r0, #255	; 0xff
 8005276:	f7ff feb1 	bl	8004fdc <xchg_spi>
 800527a:	4603      	mov	r3, r0
 800527c:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800527e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005282:	2b00      	cmp	r3, #0
 8005284:	da05      	bge.n	8005292 <send_cmd+0xd4>
 8005286:	7bfb      	ldrb	r3, [r7, #15]
 8005288:	3b01      	subs	r3, #1
 800528a:	73fb      	strb	r3, [r7, #15]
 800528c:	7bfb      	ldrb	r3, [r7, #15]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d1f0      	bne.n	8005274 <send_cmd+0xb6>

	return res;							/* Return received response */
 8005292:	7bbb      	ldrb	r3, [r7, #14]
}
 8005294:	4618      	mov	r0, r3
 8005296:	3710      	adds	r7, #16
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}

0800529c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800529c:	b590      	push	{r4, r7, lr}
 800529e:	b085      	sub	sp, #20
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	4603      	mov	r3, r0
 80052a4:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80052a6:	79fb      	ldrb	r3, [r7, #7]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d001      	beq.n	80052b0 <USER_SPI_initialize+0x14>
 80052ac:	2301      	movs	r3, #1
 80052ae:	e0c2      	b.n	8005436 <USER_SPI_initialize+0x19a>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80052b0:	4b63      	ldr	r3, [pc, #396]	; (8005440 <USER_SPI_initialize+0x1a4>)
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	b2db      	uxtb	r3, r3
 80052b6:	f003 0302 	and.w	r3, r3, #2
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d003      	beq.n	80052c6 <USER_SPI_initialize+0x2a>
 80052be:	4b60      	ldr	r3, [pc, #384]	; (8005440 <USER_SPI_initialize+0x1a4>)
 80052c0:	781b      	ldrb	r3, [r3, #0]
 80052c2:	b2db      	uxtb	r3, r3
 80052c4:	e0b7      	b.n	8005436 <USER_SPI_initialize+0x19a>

	FCLK_SLOW();
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80052c6:	230a      	movs	r3, #10
 80052c8:	73fb      	strb	r3, [r7, #15]
 80052ca:	e005      	b.n	80052d8 <USER_SPI_initialize+0x3c>
 80052cc:	20ff      	movs	r0, #255	; 0xff
 80052ce:	f7ff fe85 	bl	8004fdc <xchg_spi>
 80052d2:	7bfb      	ldrb	r3, [r7, #15]
 80052d4:	3b01      	subs	r3, #1
 80052d6:	73fb      	strb	r3, [r7, #15]
 80052d8:	7bfb      	ldrb	r3, [r7, #15]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d1f6      	bne.n	80052cc <USER_SPI_initialize+0x30>

	ty = 0;
 80052de:	2300      	movs	r3, #0
 80052e0:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80052e2:	2100      	movs	r1, #0
 80052e4:	2000      	movs	r0, #0
 80052e6:	f7ff ff6a 	bl	80051be <send_cmd>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	f040 808b 	bne.w	8005408 <USER_SPI_initialize+0x16c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80052f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80052f6:	f7ff fe47 	bl	8004f88 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80052fa:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80052fe:	2008      	movs	r0, #8
 8005300:	f7ff ff5d 	bl	80051be <send_cmd>
 8005304:	4603      	mov	r3, r0
 8005306:	2b01      	cmp	r3, #1
 8005308:	d151      	bne.n	80053ae <USER_SPI_initialize+0x112>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800530a:	2300      	movs	r3, #0
 800530c:	73fb      	strb	r3, [r7, #15]
 800530e:	e00d      	b.n	800532c <USER_SPI_initialize+0x90>
 8005310:	7bfc      	ldrb	r4, [r7, #15]
 8005312:	20ff      	movs	r0, #255	; 0xff
 8005314:	f7ff fe62 	bl	8004fdc <xchg_spi>
 8005318:	4603      	mov	r3, r0
 800531a:	461a      	mov	r2, r3
 800531c:	f107 0310 	add.w	r3, r7, #16
 8005320:	4423      	add	r3, r4
 8005322:	f803 2c08 	strb.w	r2, [r3, #-8]
 8005326:	7bfb      	ldrb	r3, [r7, #15]
 8005328:	3301      	adds	r3, #1
 800532a:	73fb      	strb	r3, [r7, #15]
 800532c:	7bfb      	ldrb	r3, [r7, #15]
 800532e:	2b03      	cmp	r3, #3
 8005330:	d9ee      	bls.n	8005310 <USER_SPI_initialize+0x74>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8005332:	7abb      	ldrb	r3, [r7, #10]
 8005334:	2b01      	cmp	r3, #1
 8005336:	d167      	bne.n	8005408 <USER_SPI_initialize+0x16c>
 8005338:	7afb      	ldrb	r3, [r7, #11]
 800533a:	2baa      	cmp	r3, #170	; 0xaa
 800533c:	d164      	bne.n	8005408 <USER_SPI_initialize+0x16c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800533e:	bf00      	nop
 8005340:	f7ff fe36 	bl	8004fb0 <SPI_Timer_Status>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d007      	beq.n	800535a <USER_SPI_initialize+0xbe>
 800534a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800534e:	20a9      	movs	r0, #169	; 0xa9
 8005350:	f7ff ff35 	bl	80051be <send_cmd>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d1f2      	bne.n	8005340 <USER_SPI_initialize+0xa4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800535a:	f7ff fe29 	bl	8004fb0 <SPI_Timer_Status>
 800535e:	4603      	mov	r3, r0
 8005360:	2b00      	cmp	r3, #0
 8005362:	d051      	beq.n	8005408 <USER_SPI_initialize+0x16c>
 8005364:	2100      	movs	r1, #0
 8005366:	203a      	movs	r0, #58	; 0x3a
 8005368:	f7ff ff29 	bl	80051be <send_cmd>
 800536c:	4603      	mov	r3, r0
 800536e:	2b00      	cmp	r3, #0
 8005370:	d14a      	bne.n	8005408 <USER_SPI_initialize+0x16c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8005372:	2300      	movs	r3, #0
 8005374:	73fb      	strb	r3, [r7, #15]
 8005376:	e00d      	b.n	8005394 <USER_SPI_initialize+0xf8>
 8005378:	7bfc      	ldrb	r4, [r7, #15]
 800537a:	20ff      	movs	r0, #255	; 0xff
 800537c:	f7ff fe2e 	bl	8004fdc <xchg_spi>
 8005380:	4603      	mov	r3, r0
 8005382:	461a      	mov	r2, r3
 8005384:	f107 0310 	add.w	r3, r7, #16
 8005388:	4423      	add	r3, r4
 800538a:	f803 2c08 	strb.w	r2, [r3, #-8]
 800538e:	7bfb      	ldrb	r3, [r7, #15]
 8005390:	3301      	adds	r3, #1
 8005392:	73fb      	strb	r3, [r7, #15]
 8005394:	7bfb      	ldrb	r3, [r7, #15]
 8005396:	2b03      	cmp	r3, #3
 8005398:	d9ee      	bls.n	8005378 <USER_SPI_initialize+0xdc>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800539a:	7a3b      	ldrb	r3, [r7, #8]
 800539c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d001      	beq.n	80053a8 <USER_SPI_initialize+0x10c>
 80053a4:	230c      	movs	r3, #12
 80053a6:	e000      	b.n	80053aa <USER_SPI_initialize+0x10e>
 80053a8:	2304      	movs	r3, #4
 80053aa:	737b      	strb	r3, [r7, #13]
 80053ac:	e02c      	b.n	8005408 <USER_SPI_initialize+0x16c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80053ae:	2100      	movs	r1, #0
 80053b0:	20a9      	movs	r0, #169	; 0xa9
 80053b2:	f7ff ff04 	bl	80051be <send_cmd>
 80053b6:	4603      	mov	r3, r0
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d804      	bhi.n	80053c6 <USER_SPI_initialize+0x12a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80053bc:	2302      	movs	r3, #2
 80053be:	737b      	strb	r3, [r7, #13]
 80053c0:	23a9      	movs	r3, #169	; 0xa9
 80053c2:	73bb      	strb	r3, [r7, #14]
 80053c4:	e003      	b.n	80053ce <USER_SPI_initialize+0x132>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80053c6:	2301      	movs	r3, #1
 80053c8:	737b      	strb	r3, [r7, #13]
 80053ca:	2301      	movs	r3, #1
 80053cc:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80053ce:	bf00      	nop
 80053d0:	f7ff fdee 	bl	8004fb0 <SPI_Timer_Status>
 80053d4:	4603      	mov	r3, r0
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d007      	beq.n	80053ea <USER_SPI_initialize+0x14e>
 80053da:	7bbb      	ldrb	r3, [r7, #14]
 80053dc:	2100      	movs	r1, #0
 80053de:	4618      	mov	r0, r3
 80053e0:	f7ff feed 	bl	80051be <send_cmd>
 80053e4:	4603      	mov	r3, r0
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d1f2      	bne.n	80053d0 <USER_SPI_initialize+0x134>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80053ea:	f7ff fde1 	bl	8004fb0 <SPI_Timer_Status>
 80053ee:	4603      	mov	r3, r0
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d007      	beq.n	8005404 <USER_SPI_initialize+0x168>
 80053f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80053f8:	2010      	movs	r0, #16
 80053fa:	f7ff fee0 	bl	80051be <send_cmd>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d001      	beq.n	8005408 <USER_SPI_initialize+0x16c>
				ty = 0;
 8005404:	2300      	movs	r3, #0
 8005406:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8005408:	4a0e      	ldr	r2, [pc, #56]	; (8005444 <USER_SPI_initialize+0x1a8>)
 800540a:	7b7b      	ldrb	r3, [r7, #13]
 800540c:	7013      	strb	r3, [r2, #0]
	despiselect();
 800540e:	f7ff fe55 	bl	80050bc <despiselect>

	if (ty) {			/* OK */
 8005412:	7b7b      	ldrb	r3, [r7, #13]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d008      	beq.n	800542a <USER_SPI_initialize+0x18e>
		FCLK_FAST();			/* Set fast clock */
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8005418:	4b09      	ldr	r3, [pc, #36]	; (8005440 <USER_SPI_initialize+0x1a4>)
 800541a:	781b      	ldrb	r3, [r3, #0]
 800541c:	b2db      	uxtb	r3, r3
 800541e:	f023 0301 	bic.w	r3, r3, #1
 8005422:	b2da      	uxtb	r2, r3
 8005424:	4b06      	ldr	r3, [pc, #24]	; (8005440 <USER_SPI_initialize+0x1a4>)
 8005426:	701a      	strb	r2, [r3, #0]
 8005428:	e002      	b.n	8005430 <USER_SPI_initialize+0x194>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800542a:	4b05      	ldr	r3, [pc, #20]	; (8005440 <USER_SPI_initialize+0x1a4>)
 800542c:	2201      	movs	r2, #1
 800542e:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8005430:	4b03      	ldr	r3, [pc, #12]	; (8005440 <USER_SPI_initialize+0x1a4>)
 8005432:	781b      	ldrb	r3, [r3, #0]
 8005434:	b2db      	uxtb	r3, r3
}
 8005436:	4618      	mov	r0, r3
 8005438:	3714      	adds	r7, #20
 800543a:	46bd      	mov	sp, r7
 800543c:	bd90      	pop	{r4, r7, pc}
 800543e:	bf00      	nop
 8005440:	20000020 	.word	0x20000020
 8005444:	200000bc 	.word	0x200000bc

08005448 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8005448:	b480      	push	{r7}
 800544a:	b083      	sub	sp, #12
 800544c:	af00      	add	r7, sp, #0
 800544e:	4603      	mov	r3, r0
 8005450:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8005452:	79fb      	ldrb	r3, [r7, #7]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d001      	beq.n	800545c <USER_SPI_status+0x14>
 8005458:	2301      	movs	r3, #1
 800545a:	e002      	b.n	8005462 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800545c:	4b04      	ldr	r3, [pc, #16]	; (8005470 <USER_SPI_status+0x28>)
 800545e:	781b      	ldrb	r3, [r3, #0]
 8005460:	b2db      	uxtb	r3, r3
}
 8005462:	4618      	mov	r0, r3
 8005464:	370c      	adds	r7, #12
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr
 800546e:	bf00      	nop
 8005470:	20000020 	.word	0x20000020

08005474 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	60b9      	str	r1, [r7, #8]
 800547c:	607a      	str	r2, [r7, #4]
 800547e:	603b      	str	r3, [r7, #0]
 8005480:	4603      	mov	r3, r0
 8005482:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005484:	7bfb      	ldrb	r3, [r7, #15]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d102      	bne.n	8005490 <USER_SPI_read+0x1c>
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d101      	bne.n	8005494 <USER_SPI_read+0x20>
 8005490:	2304      	movs	r3, #4
 8005492:	e04d      	b.n	8005530 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8005494:	4b28      	ldr	r3, [pc, #160]	; (8005538 <USER_SPI_read+0xc4>)
 8005496:	781b      	ldrb	r3, [r3, #0]
 8005498:	b2db      	uxtb	r3, r3
 800549a:	f003 0301 	and.w	r3, r3, #1
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d001      	beq.n	80054a6 <USER_SPI_read+0x32>
 80054a2:	2303      	movs	r3, #3
 80054a4:	e044      	b.n	8005530 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80054a6:	4b25      	ldr	r3, [pc, #148]	; (800553c <USER_SPI_read+0xc8>)
 80054a8:	781b      	ldrb	r3, [r3, #0]
 80054aa:	f003 0308 	and.w	r3, r3, #8
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d102      	bne.n	80054b8 <USER_SPI_read+0x44>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	025b      	lsls	r3, r3, #9
 80054b6:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d111      	bne.n	80054e2 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80054be:	6879      	ldr	r1, [r7, #4]
 80054c0:	2011      	movs	r0, #17
 80054c2:	f7ff fe7c 	bl	80051be <send_cmd>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d129      	bne.n	8005520 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80054cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80054d0:	68b8      	ldr	r0, [r7, #8]
 80054d2:	f7ff fe19 	bl	8005108 <rcvr_datablock>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d021      	beq.n	8005520 <USER_SPI_read+0xac>
			count = 0;
 80054dc:	2300      	movs	r3, #0
 80054de:	603b      	str	r3, [r7, #0]
 80054e0:	e01e      	b.n	8005520 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80054e2:	6879      	ldr	r1, [r7, #4]
 80054e4:	2012      	movs	r0, #18
 80054e6:	f7ff fe6a 	bl	80051be <send_cmd>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d117      	bne.n	8005520 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80054f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80054f4:	68b8      	ldr	r0, [r7, #8]
 80054f6:	f7ff fe07 	bl	8005108 <rcvr_datablock>
 80054fa:	4603      	mov	r3, r0
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d00a      	beq.n	8005516 <USER_SPI_read+0xa2>
				buff += 512;
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005506:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	3b01      	subs	r3, #1
 800550c:	603b      	str	r3, [r7, #0]
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d1ed      	bne.n	80054f0 <USER_SPI_read+0x7c>
 8005514:	e000      	b.n	8005518 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8005516:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8005518:	2100      	movs	r1, #0
 800551a:	200c      	movs	r0, #12
 800551c:	f7ff fe4f 	bl	80051be <send_cmd>
		}
	}
	despiselect();
 8005520:	f7ff fdcc 	bl	80050bc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	2b00      	cmp	r3, #0
 8005528:	bf14      	ite	ne
 800552a:	2301      	movne	r3, #1
 800552c:	2300      	moveq	r3, #0
 800552e:	b2db      	uxtb	r3, r3
}
 8005530:	4618      	mov	r0, r3
 8005532:	3710      	adds	r7, #16
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}
 8005538:	20000020 	.word	0x20000020
 800553c:	200000bc 	.word	0x200000bc

08005540 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b084      	sub	sp, #16
 8005544:	af00      	add	r7, sp, #0
 8005546:	60b9      	str	r1, [r7, #8]
 8005548:	607a      	str	r2, [r7, #4]
 800554a:	603b      	str	r3, [r7, #0]
 800554c:	4603      	mov	r3, r0
 800554e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005550:	7bfb      	ldrb	r3, [r7, #15]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d102      	bne.n	800555c <USER_SPI_write+0x1c>
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d101      	bne.n	8005560 <USER_SPI_write+0x20>
 800555c:	2304      	movs	r3, #4
 800555e:	e063      	b.n	8005628 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8005560:	4b33      	ldr	r3, [pc, #204]	; (8005630 <USER_SPI_write+0xf0>)
 8005562:	781b      	ldrb	r3, [r3, #0]
 8005564:	b2db      	uxtb	r3, r3
 8005566:	f003 0301 	and.w	r3, r3, #1
 800556a:	2b00      	cmp	r3, #0
 800556c:	d001      	beq.n	8005572 <USER_SPI_write+0x32>
 800556e:	2303      	movs	r3, #3
 8005570:	e05a      	b.n	8005628 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8005572:	4b2f      	ldr	r3, [pc, #188]	; (8005630 <USER_SPI_write+0xf0>)
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	b2db      	uxtb	r3, r3
 8005578:	f003 0304 	and.w	r3, r3, #4
 800557c:	2b00      	cmp	r3, #0
 800557e:	d001      	beq.n	8005584 <USER_SPI_write+0x44>
 8005580:	2302      	movs	r3, #2
 8005582:	e051      	b.n	8005628 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8005584:	4b2b      	ldr	r3, [pc, #172]	; (8005634 <USER_SPI_write+0xf4>)
 8005586:	781b      	ldrb	r3, [r3, #0]
 8005588:	f003 0308 	and.w	r3, r3, #8
 800558c:	2b00      	cmp	r3, #0
 800558e:	d102      	bne.n	8005596 <USER_SPI_write+0x56>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	025b      	lsls	r3, r3, #9
 8005594:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	2b01      	cmp	r3, #1
 800559a:	d110      	bne.n	80055be <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800559c:	6879      	ldr	r1, [r7, #4]
 800559e:	2018      	movs	r0, #24
 80055a0:	f7ff fe0d 	bl	80051be <send_cmd>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d136      	bne.n	8005618 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80055aa:	21fe      	movs	r1, #254	; 0xfe
 80055ac:	68b8      	ldr	r0, [r7, #8]
 80055ae:	f7ff fdd4 	bl	800515a <xmit_datablock>
 80055b2:	4603      	mov	r3, r0
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d02f      	beq.n	8005618 <USER_SPI_write+0xd8>
			count = 0;
 80055b8:	2300      	movs	r3, #0
 80055ba:	603b      	str	r3, [r7, #0]
 80055bc:	e02c      	b.n	8005618 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80055be:	4b1d      	ldr	r3, [pc, #116]	; (8005634 <USER_SPI_write+0xf4>)
 80055c0:	781b      	ldrb	r3, [r3, #0]
 80055c2:	f003 0306 	and.w	r3, r3, #6
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d003      	beq.n	80055d2 <USER_SPI_write+0x92>
 80055ca:	6839      	ldr	r1, [r7, #0]
 80055cc:	2097      	movs	r0, #151	; 0x97
 80055ce:	f7ff fdf6 	bl	80051be <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80055d2:	6879      	ldr	r1, [r7, #4]
 80055d4:	2019      	movs	r0, #25
 80055d6:	f7ff fdf2 	bl	80051be <send_cmd>
 80055da:	4603      	mov	r3, r0
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d11b      	bne.n	8005618 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80055e0:	21fc      	movs	r1, #252	; 0xfc
 80055e2:	68b8      	ldr	r0, [r7, #8]
 80055e4:	f7ff fdb9 	bl	800515a <xmit_datablock>
 80055e8:	4603      	mov	r3, r0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00a      	beq.n	8005604 <USER_SPI_write+0xc4>
				buff += 512;
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80055f4:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	3b01      	subs	r3, #1
 80055fa:	603b      	str	r3, [r7, #0]
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d1ee      	bne.n	80055e0 <USER_SPI_write+0xa0>
 8005602:	e000      	b.n	8005606 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8005604:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8005606:	21fd      	movs	r1, #253	; 0xfd
 8005608:	2000      	movs	r0, #0
 800560a:	f7ff fda6 	bl	800515a <xmit_datablock>
 800560e:	4603      	mov	r3, r0
 8005610:	2b00      	cmp	r3, #0
 8005612:	d101      	bne.n	8005618 <USER_SPI_write+0xd8>
 8005614:	2301      	movs	r3, #1
 8005616:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8005618:	f7ff fd50 	bl	80050bc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	2b00      	cmp	r3, #0
 8005620:	bf14      	ite	ne
 8005622:	2301      	movne	r3, #1
 8005624:	2300      	moveq	r3, #0
 8005626:	b2db      	uxtb	r3, r3
}
 8005628:	4618      	mov	r0, r3
 800562a:	3710      	adds	r7, #16
 800562c:	46bd      	mov	sp, r7
 800562e:	bd80      	pop	{r7, pc}
 8005630:	20000020 	.word	0x20000020
 8005634:	200000bc 	.word	0x200000bc

08005638 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b08c      	sub	sp, #48	; 0x30
 800563c:	af00      	add	r7, sp, #0
 800563e:	4603      	mov	r3, r0
 8005640:	603a      	str	r2, [r7, #0]
 8005642:	71fb      	strb	r3, [r7, #7]
 8005644:	460b      	mov	r3, r1
 8005646:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8005648:	79fb      	ldrb	r3, [r7, #7]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d001      	beq.n	8005652 <USER_SPI_ioctl+0x1a>
 800564e:	2304      	movs	r3, #4
 8005650:	e15a      	b.n	8005908 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8005652:	4baf      	ldr	r3, [pc, #700]	; (8005910 <USER_SPI_ioctl+0x2d8>)
 8005654:	781b      	ldrb	r3, [r3, #0]
 8005656:	b2db      	uxtb	r3, r3
 8005658:	f003 0301 	and.w	r3, r3, #1
 800565c:	2b00      	cmp	r3, #0
 800565e:	d001      	beq.n	8005664 <USER_SPI_ioctl+0x2c>
 8005660:	2303      	movs	r3, #3
 8005662:	e151      	b.n	8005908 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 800566a:	79bb      	ldrb	r3, [r7, #6]
 800566c:	2b04      	cmp	r3, #4
 800566e:	f200 8136 	bhi.w	80058de <USER_SPI_ioctl+0x2a6>
 8005672:	a201      	add	r2, pc, #4	; (adr r2, 8005678 <USER_SPI_ioctl+0x40>)
 8005674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005678:	0800568d 	.word	0x0800568d
 800567c:	080056a1 	.word	0x080056a1
 8005680:	080058df 	.word	0x080058df
 8005684:	0800574d 	.word	0x0800574d
 8005688:	08005843 	.word	0x08005843
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800568c:	f7ff fd23 	bl	80050d6 <spiselect>
 8005690:	4603      	mov	r3, r0
 8005692:	2b00      	cmp	r3, #0
 8005694:	f000 8127 	beq.w	80058e6 <USER_SPI_ioctl+0x2ae>
 8005698:	2300      	movs	r3, #0
 800569a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800569e:	e122      	b.n	80058e6 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80056a0:	2100      	movs	r1, #0
 80056a2:	2009      	movs	r0, #9
 80056a4:	f7ff fd8b 	bl	80051be <send_cmd>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	f040 811d 	bne.w	80058ea <USER_SPI_ioctl+0x2b2>
 80056b0:	f107 030c 	add.w	r3, r7, #12
 80056b4:	2110      	movs	r1, #16
 80056b6:	4618      	mov	r0, r3
 80056b8:	f7ff fd26 	bl	8005108 <rcvr_datablock>
 80056bc:	4603      	mov	r3, r0
 80056be:	2b00      	cmp	r3, #0
 80056c0:	f000 8113 	beq.w	80058ea <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80056c4:	7b3b      	ldrb	r3, [r7, #12]
 80056c6:	099b      	lsrs	r3, r3, #6
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d111      	bne.n	80056f2 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80056ce:	7d7b      	ldrb	r3, [r7, #21]
 80056d0:	461a      	mov	r2, r3
 80056d2:	7d3b      	ldrb	r3, [r7, #20]
 80056d4:	021b      	lsls	r3, r3, #8
 80056d6:	4413      	add	r3, r2
 80056d8:	461a      	mov	r2, r3
 80056da:	7cfb      	ldrb	r3, [r7, #19]
 80056dc:	041b      	lsls	r3, r3, #16
 80056de:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80056e2:	4413      	add	r3, r2
 80056e4:	3301      	adds	r3, #1
 80056e6:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80056e8:	69fb      	ldr	r3, [r7, #28]
 80056ea:	029a      	lsls	r2, r3, #10
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	601a      	str	r2, [r3, #0]
 80056f0:	e028      	b.n	8005744 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80056f2:	7c7b      	ldrb	r3, [r7, #17]
 80056f4:	f003 030f 	and.w	r3, r3, #15
 80056f8:	b2da      	uxtb	r2, r3
 80056fa:	7dbb      	ldrb	r3, [r7, #22]
 80056fc:	09db      	lsrs	r3, r3, #7
 80056fe:	b2db      	uxtb	r3, r3
 8005700:	4413      	add	r3, r2
 8005702:	b2da      	uxtb	r2, r3
 8005704:	7d7b      	ldrb	r3, [r7, #21]
 8005706:	005b      	lsls	r3, r3, #1
 8005708:	b2db      	uxtb	r3, r3
 800570a:	f003 0306 	and.w	r3, r3, #6
 800570e:	b2db      	uxtb	r3, r3
 8005710:	4413      	add	r3, r2
 8005712:	b2db      	uxtb	r3, r3
 8005714:	3302      	adds	r3, #2
 8005716:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800571a:	7d3b      	ldrb	r3, [r7, #20]
 800571c:	099b      	lsrs	r3, r3, #6
 800571e:	b2db      	uxtb	r3, r3
 8005720:	461a      	mov	r2, r3
 8005722:	7cfb      	ldrb	r3, [r7, #19]
 8005724:	009b      	lsls	r3, r3, #2
 8005726:	441a      	add	r2, r3
 8005728:	7cbb      	ldrb	r3, [r7, #18]
 800572a:	029b      	lsls	r3, r3, #10
 800572c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005730:	4413      	add	r3, r2
 8005732:	3301      	adds	r3, #1
 8005734:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8005736:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800573a:	3b09      	subs	r3, #9
 800573c:	69fa      	ldr	r2, [r7, #28]
 800573e:	409a      	lsls	r2, r3
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8005744:	2300      	movs	r3, #0
 8005746:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800574a:	e0ce      	b.n	80058ea <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800574c:	4b71      	ldr	r3, [pc, #452]	; (8005914 <USER_SPI_ioctl+0x2dc>)
 800574e:	781b      	ldrb	r3, [r3, #0]
 8005750:	f003 0304 	and.w	r3, r3, #4
 8005754:	2b00      	cmp	r3, #0
 8005756:	d031      	beq.n	80057bc <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8005758:	2100      	movs	r1, #0
 800575a:	208d      	movs	r0, #141	; 0x8d
 800575c:	f7ff fd2f 	bl	80051be <send_cmd>
 8005760:	4603      	mov	r3, r0
 8005762:	2b00      	cmp	r3, #0
 8005764:	f040 80c3 	bne.w	80058ee <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8005768:	20ff      	movs	r0, #255	; 0xff
 800576a:	f7ff fc37 	bl	8004fdc <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800576e:	f107 030c 	add.w	r3, r7, #12
 8005772:	2110      	movs	r1, #16
 8005774:	4618      	mov	r0, r3
 8005776:	f7ff fcc7 	bl	8005108 <rcvr_datablock>
 800577a:	4603      	mov	r3, r0
 800577c:	2b00      	cmp	r3, #0
 800577e:	f000 80b6 	beq.w	80058ee <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8005782:	2330      	movs	r3, #48	; 0x30
 8005784:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8005788:	e007      	b.n	800579a <USER_SPI_ioctl+0x162>
 800578a:	20ff      	movs	r0, #255	; 0xff
 800578c:	f7ff fc26 	bl	8004fdc <xchg_spi>
 8005790:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005794:	3b01      	subs	r3, #1
 8005796:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800579a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d1f3      	bne.n	800578a <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80057a2:	7dbb      	ldrb	r3, [r7, #22]
 80057a4:	091b      	lsrs	r3, r3, #4
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	461a      	mov	r2, r3
 80057aa:	2310      	movs	r3, #16
 80057ac:	fa03 f202 	lsl.w	r2, r3, r2
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80057b4:	2300      	movs	r3, #0
 80057b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80057ba:	e098      	b.n	80058ee <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80057bc:	2100      	movs	r1, #0
 80057be:	2009      	movs	r0, #9
 80057c0:	f7ff fcfd 	bl	80051be <send_cmd>
 80057c4:	4603      	mov	r3, r0
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f040 8091 	bne.w	80058ee <USER_SPI_ioctl+0x2b6>
 80057cc:	f107 030c 	add.w	r3, r7, #12
 80057d0:	2110      	movs	r1, #16
 80057d2:	4618      	mov	r0, r3
 80057d4:	f7ff fc98 	bl	8005108 <rcvr_datablock>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	f000 8087 	beq.w	80058ee <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80057e0:	4b4c      	ldr	r3, [pc, #304]	; (8005914 <USER_SPI_ioctl+0x2dc>)
 80057e2:	781b      	ldrb	r3, [r3, #0]
 80057e4:	f003 0302 	and.w	r3, r3, #2
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d012      	beq.n	8005812 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80057ec:	7dbb      	ldrb	r3, [r7, #22]
 80057ee:	005b      	lsls	r3, r3, #1
 80057f0:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80057f4:	7dfa      	ldrb	r2, [r7, #23]
 80057f6:	09d2      	lsrs	r2, r2, #7
 80057f8:	b2d2      	uxtb	r2, r2
 80057fa:	4413      	add	r3, r2
 80057fc:	1c5a      	adds	r2, r3, #1
 80057fe:	7e7b      	ldrb	r3, [r7, #25]
 8005800:	099b      	lsrs	r3, r3, #6
 8005802:	b2db      	uxtb	r3, r3
 8005804:	3b01      	subs	r3, #1
 8005806:	fa02 f303 	lsl.w	r3, r2, r3
 800580a:	461a      	mov	r2, r3
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	601a      	str	r2, [r3, #0]
 8005810:	e013      	b.n	800583a <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8005812:	7dbb      	ldrb	r3, [r7, #22]
 8005814:	109b      	asrs	r3, r3, #2
 8005816:	b29b      	uxth	r3, r3
 8005818:	f003 031f 	and.w	r3, r3, #31
 800581c:	3301      	adds	r3, #1
 800581e:	7dfa      	ldrb	r2, [r7, #23]
 8005820:	00d2      	lsls	r2, r2, #3
 8005822:	f002 0218 	and.w	r2, r2, #24
 8005826:	7df9      	ldrb	r1, [r7, #23]
 8005828:	0949      	lsrs	r1, r1, #5
 800582a:	b2c9      	uxtb	r1, r1
 800582c:	440a      	add	r2, r1
 800582e:	3201      	adds	r2, #1
 8005830:	fb02 f303 	mul.w	r3, r2, r3
 8005834:	461a      	mov	r2, r3
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800583a:	2300      	movs	r3, #0
 800583c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8005840:	e055      	b.n	80058ee <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8005842:	4b34      	ldr	r3, [pc, #208]	; (8005914 <USER_SPI_ioctl+0x2dc>)
 8005844:	781b      	ldrb	r3, [r3, #0]
 8005846:	f003 0306 	and.w	r3, r3, #6
 800584a:	2b00      	cmp	r3, #0
 800584c:	d051      	beq.n	80058f2 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800584e:	f107 020c 	add.w	r2, r7, #12
 8005852:	79fb      	ldrb	r3, [r7, #7]
 8005854:	210b      	movs	r1, #11
 8005856:	4618      	mov	r0, r3
 8005858:	f7ff feee 	bl	8005638 <USER_SPI_ioctl>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d149      	bne.n	80058f6 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8005862:	7b3b      	ldrb	r3, [r7, #12]
 8005864:	099b      	lsrs	r3, r3, #6
 8005866:	b2db      	uxtb	r3, r3
 8005868:	2b00      	cmp	r3, #0
 800586a:	d104      	bne.n	8005876 <USER_SPI_ioctl+0x23e>
 800586c:	7dbb      	ldrb	r3, [r7, #22]
 800586e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005872:	2b00      	cmp	r3, #0
 8005874:	d041      	beq.n	80058fa <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	623b      	str	r3, [r7, #32]
 800587a:	6a3b      	ldr	r3, [r7, #32]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005880:	6a3b      	ldr	r3, [r7, #32]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8005886:	4b23      	ldr	r3, [pc, #140]	; (8005914 <USER_SPI_ioctl+0x2dc>)
 8005888:	781b      	ldrb	r3, [r3, #0]
 800588a:	f003 0308 	and.w	r3, r3, #8
 800588e:	2b00      	cmp	r3, #0
 8005890:	d105      	bne.n	800589e <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8005892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005894:	025b      	lsls	r3, r3, #9
 8005896:	62bb      	str	r3, [r7, #40]	; 0x28
 8005898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800589a:	025b      	lsls	r3, r3, #9
 800589c:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800589e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80058a0:	2020      	movs	r0, #32
 80058a2:	f7ff fc8c 	bl	80051be <send_cmd>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d128      	bne.n	80058fe <USER_SPI_ioctl+0x2c6>
 80058ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80058ae:	2021      	movs	r0, #33	; 0x21
 80058b0:	f7ff fc85 	bl	80051be <send_cmd>
 80058b4:	4603      	mov	r3, r0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d121      	bne.n	80058fe <USER_SPI_ioctl+0x2c6>
 80058ba:	2100      	movs	r1, #0
 80058bc:	2026      	movs	r0, #38	; 0x26
 80058be:	f7ff fc7e 	bl	80051be <send_cmd>
 80058c2:	4603      	mov	r3, r0
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d11a      	bne.n	80058fe <USER_SPI_ioctl+0x2c6>
 80058c8:	f247 5030 	movw	r0, #30000	; 0x7530
 80058cc:	f7ff fbd3 	bl	8005076 <wait_ready>
 80058d0:	4603      	mov	r3, r0
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d013      	beq.n	80058fe <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80058d6:	2300      	movs	r3, #0
 80058d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80058dc:	e00f      	b.n	80058fe <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80058de:	2304      	movs	r3, #4
 80058e0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80058e4:	e00c      	b.n	8005900 <USER_SPI_ioctl+0x2c8>
		break;
 80058e6:	bf00      	nop
 80058e8:	e00a      	b.n	8005900 <USER_SPI_ioctl+0x2c8>
		break;
 80058ea:	bf00      	nop
 80058ec:	e008      	b.n	8005900 <USER_SPI_ioctl+0x2c8>
		break;
 80058ee:	bf00      	nop
 80058f0:	e006      	b.n	8005900 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80058f2:	bf00      	nop
 80058f4:	e004      	b.n	8005900 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80058f6:	bf00      	nop
 80058f8:	e002      	b.n	8005900 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80058fa:	bf00      	nop
 80058fc:	e000      	b.n	8005900 <USER_SPI_ioctl+0x2c8>
		break;
 80058fe:	bf00      	nop
	}

	despiselect();
 8005900:	f7ff fbdc 	bl	80050bc <despiselect>

	return res;
 8005904:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8005908:	4618      	mov	r0, r3
 800590a:	3730      	adds	r7, #48	; 0x30
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}
 8005910:	20000020 	.word	0x20000020
 8005914:	200000bc 	.word	0x200000bc

08005918 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b084      	sub	sp, #16
 800591c:	af00      	add	r7, sp, #0
 800591e:	4603      	mov	r3, r0
 8005920:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005922:	79fb      	ldrb	r3, [r7, #7]
 8005924:	4a08      	ldr	r2, [pc, #32]	; (8005948 <disk_status+0x30>)
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	4413      	add	r3, r2
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	79fa      	ldrb	r2, [r7, #7]
 8005930:	4905      	ldr	r1, [pc, #20]	; (8005948 <disk_status+0x30>)
 8005932:	440a      	add	r2, r1
 8005934:	7a12      	ldrb	r2, [r2, #8]
 8005936:	4610      	mov	r0, r2
 8005938:	4798      	blx	r3
 800593a:	4603      	mov	r3, r0
 800593c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800593e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005940:	4618      	mov	r0, r3
 8005942:	3710      	adds	r7, #16
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}
 8005948:	200000e8 	.word	0x200000e8

0800594c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b084      	sub	sp, #16
 8005950:	af00      	add	r7, sp, #0
 8005952:	4603      	mov	r3, r0
 8005954:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8005956:	2300      	movs	r3, #0
 8005958:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800595a:	79fb      	ldrb	r3, [r7, #7]
 800595c:	4a0d      	ldr	r2, [pc, #52]	; (8005994 <disk_initialize+0x48>)
 800595e:	5cd3      	ldrb	r3, [r2, r3]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d111      	bne.n	8005988 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8005964:	79fb      	ldrb	r3, [r7, #7]
 8005966:	4a0b      	ldr	r2, [pc, #44]	; (8005994 <disk_initialize+0x48>)
 8005968:	2101      	movs	r1, #1
 800596a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800596c:	79fb      	ldrb	r3, [r7, #7]
 800596e:	4a09      	ldr	r2, [pc, #36]	; (8005994 <disk_initialize+0x48>)
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	4413      	add	r3, r2
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	79fa      	ldrb	r2, [r7, #7]
 800597a:	4906      	ldr	r1, [pc, #24]	; (8005994 <disk_initialize+0x48>)
 800597c:	440a      	add	r2, r1
 800597e:	7a12      	ldrb	r2, [r2, #8]
 8005980:	4610      	mov	r0, r2
 8005982:	4798      	blx	r3
 8005984:	4603      	mov	r3, r0
 8005986:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8005988:	7bfb      	ldrb	r3, [r7, #15]
}
 800598a:	4618      	mov	r0, r3
 800598c:	3710      	adds	r7, #16
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}
 8005992:	bf00      	nop
 8005994:	200000e8 	.word	0x200000e8

08005998 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005998:	b590      	push	{r4, r7, lr}
 800599a:	b087      	sub	sp, #28
 800599c:	af00      	add	r7, sp, #0
 800599e:	60b9      	str	r1, [r7, #8]
 80059a0:	607a      	str	r2, [r7, #4]
 80059a2:	603b      	str	r3, [r7, #0]
 80059a4:	4603      	mov	r3, r0
 80059a6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80059a8:	7bfb      	ldrb	r3, [r7, #15]
 80059aa:	4a0a      	ldr	r2, [pc, #40]	; (80059d4 <disk_read+0x3c>)
 80059ac:	009b      	lsls	r3, r3, #2
 80059ae:	4413      	add	r3, r2
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	689c      	ldr	r4, [r3, #8]
 80059b4:	7bfb      	ldrb	r3, [r7, #15]
 80059b6:	4a07      	ldr	r2, [pc, #28]	; (80059d4 <disk_read+0x3c>)
 80059b8:	4413      	add	r3, r2
 80059ba:	7a18      	ldrb	r0, [r3, #8]
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	687a      	ldr	r2, [r7, #4]
 80059c0:	68b9      	ldr	r1, [r7, #8]
 80059c2:	47a0      	blx	r4
 80059c4:	4603      	mov	r3, r0
 80059c6:	75fb      	strb	r3, [r7, #23]
  return res;
 80059c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	371c      	adds	r7, #28
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd90      	pop	{r4, r7, pc}
 80059d2:	bf00      	nop
 80059d4:	200000e8 	.word	0x200000e8

080059d8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80059d8:	b590      	push	{r4, r7, lr}
 80059da:	b087      	sub	sp, #28
 80059dc:	af00      	add	r7, sp, #0
 80059de:	60b9      	str	r1, [r7, #8]
 80059e0:	607a      	str	r2, [r7, #4]
 80059e2:	603b      	str	r3, [r7, #0]
 80059e4:	4603      	mov	r3, r0
 80059e6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80059e8:	7bfb      	ldrb	r3, [r7, #15]
 80059ea:	4a0a      	ldr	r2, [pc, #40]	; (8005a14 <disk_write+0x3c>)
 80059ec:	009b      	lsls	r3, r3, #2
 80059ee:	4413      	add	r3, r2
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	68dc      	ldr	r4, [r3, #12]
 80059f4:	7bfb      	ldrb	r3, [r7, #15]
 80059f6:	4a07      	ldr	r2, [pc, #28]	; (8005a14 <disk_write+0x3c>)
 80059f8:	4413      	add	r3, r2
 80059fa:	7a18      	ldrb	r0, [r3, #8]
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	687a      	ldr	r2, [r7, #4]
 8005a00:	68b9      	ldr	r1, [r7, #8]
 8005a02:	47a0      	blx	r4
 8005a04:	4603      	mov	r3, r0
 8005a06:	75fb      	strb	r3, [r7, #23]
  return res;
 8005a08:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	371c      	adds	r7, #28
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd90      	pop	{r4, r7, pc}
 8005a12:	bf00      	nop
 8005a14:	200000e8 	.word	0x200000e8

08005a18 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	4603      	mov	r3, r0
 8005a20:	603a      	str	r2, [r7, #0]
 8005a22:	71fb      	strb	r3, [r7, #7]
 8005a24:	460b      	mov	r3, r1
 8005a26:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8005a28:	79fb      	ldrb	r3, [r7, #7]
 8005a2a:	4a09      	ldr	r2, [pc, #36]	; (8005a50 <disk_ioctl+0x38>)
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	4413      	add	r3, r2
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	691b      	ldr	r3, [r3, #16]
 8005a34:	79fa      	ldrb	r2, [r7, #7]
 8005a36:	4906      	ldr	r1, [pc, #24]	; (8005a50 <disk_ioctl+0x38>)
 8005a38:	440a      	add	r2, r1
 8005a3a:	7a10      	ldrb	r0, [r2, #8]
 8005a3c:	79b9      	ldrb	r1, [r7, #6]
 8005a3e:	683a      	ldr	r2, [r7, #0]
 8005a40:	4798      	blx	r3
 8005a42:	4603      	mov	r3, r0
 8005a44:	73fb      	strb	r3, [r7, #15]
  return res;
 8005a46:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3710      	adds	r7, #16
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}
 8005a50:	200000e8 	.word	0x200000e8

08005a54 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8005a54:	b480      	push	{r7}
 8005a56:	b085      	sub	sp, #20
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	3301      	adds	r3, #1
 8005a60:	781b      	ldrb	r3, [r3, #0]
 8005a62:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8005a64:	89fb      	ldrh	r3, [r7, #14]
 8005a66:	021b      	lsls	r3, r3, #8
 8005a68:	b21a      	sxth	r2, r3
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	781b      	ldrb	r3, [r3, #0]
 8005a6e:	b21b      	sxth	r3, r3
 8005a70:	4313      	orrs	r3, r2
 8005a72:	b21b      	sxth	r3, r3
 8005a74:	81fb      	strh	r3, [r7, #14]
	return rv;
 8005a76:	89fb      	ldrh	r3, [r7, #14]
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3714      	adds	r7, #20
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr

08005a84 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8005a84:	b480      	push	{r7}
 8005a86:	b085      	sub	sp, #20
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	3303      	adds	r3, #3
 8005a90:	781b      	ldrb	r3, [r3, #0]
 8005a92:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	021b      	lsls	r3, r3, #8
 8005a98:	687a      	ldr	r2, [r7, #4]
 8005a9a:	3202      	adds	r2, #2
 8005a9c:	7812      	ldrb	r2, [r2, #0]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	021b      	lsls	r3, r3, #8
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	3201      	adds	r2, #1
 8005aaa:	7812      	ldrb	r2, [r2, #0]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	021b      	lsls	r3, r3, #8
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	7812      	ldrb	r2, [r2, #0]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	60fb      	str	r3, [r7, #12]
	return rv;
 8005abc:	68fb      	ldr	r3, [r7, #12]
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	3714      	adds	r7, #20
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr

08005aca <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8005aca:	b480      	push	{r7}
 8005acc:	b083      	sub	sp, #12
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	6078      	str	r0, [r7, #4]
 8005ad2:	460b      	mov	r3, r1
 8005ad4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	1c5a      	adds	r2, r3, #1
 8005ada:	607a      	str	r2, [r7, #4]
 8005adc:	887a      	ldrh	r2, [r7, #2]
 8005ade:	b2d2      	uxtb	r2, r2
 8005ae0:	701a      	strb	r2, [r3, #0]
 8005ae2:	887b      	ldrh	r3, [r7, #2]
 8005ae4:	0a1b      	lsrs	r3, r3, #8
 8005ae6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	1c5a      	adds	r2, r3, #1
 8005aec:	607a      	str	r2, [r7, #4]
 8005aee:	887a      	ldrh	r2, [r7, #2]
 8005af0:	b2d2      	uxtb	r2, r2
 8005af2:	701a      	strb	r2, [r3, #0]
}
 8005af4:	bf00      	nop
 8005af6:	370c      	adds	r7, #12
 8005af8:	46bd      	mov	sp, r7
 8005afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afe:	4770      	bx	lr

08005b00 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8005b00:	b480      	push	{r7}
 8005b02:	b083      	sub	sp, #12
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	1c5a      	adds	r2, r3, #1
 8005b0e:	607a      	str	r2, [r7, #4]
 8005b10:	683a      	ldr	r2, [r7, #0]
 8005b12:	b2d2      	uxtb	r2, r2
 8005b14:	701a      	strb	r2, [r3, #0]
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	0a1b      	lsrs	r3, r3, #8
 8005b1a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	1c5a      	adds	r2, r3, #1
 8005b20:	607a      	str	r2, [r7, #4]
 8005b22:	683a      	ldr	r2, [r7, #0]
 8005b24:	b2d2      	uxtb	r2, r2
 8005b26:	701a      	strb	r2, [r3, #0]
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	0a1b      	lsrs	r3, r3, #8
 8005b2c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	1c5a      	adds	r2, r3, #1
 8005b32:	607a      	str	r2, [r7, #4]
 8005b34:	683a      	ldr	r2, [r7, #0]
 8005b36:	b2d2      	uxtb	r2, r2
 8005b38:	701a      	strb	r2, [r3, #0]
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	0a1b      	lsrs	r3, r3, #8
 8005b3e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	1c5a      	adds	r2, r3, #1
 8005b44:	607a      	str	r2, [r7, #4]
 8005b46:	683a      	ldr	r2, [r7, #0]
 8005b48:	b2d2      	uxtb	r2, r2
 8005b4a:	701a      	strb	r2, [r3, #0]
}
 8005b4c:	bf00      	nop
 8005b4e:	370c      	adds	r7, #12
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr

08005b58 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8005b58:	b480      	push	{r7}
 8005b5a:	b087      	sub	sp, #28
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	60f8      	str	r0, [r7, #12]
 8005b60:	60b9      	str	r1, [r7, #8]
 8005b62:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d00d      	beq.n	8005b8e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8005b72:	693a      	ldr	r2, [r7, #16]
 8005b74:	1c53      	adds	r3, r2, #1
 8005b76:	613b      	str	r3, [r7, #16]
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	1c59      	adds	r1, r3, #1
 8005b7c:	6179      	str	r1, [r7, #20]
 8005b7e:	7812      	ldrb	r2, [r2, #0]
 8005b80:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	3b01      	subs	r3, #1
 8005b86:	607b      	str	r3, [r7, #4]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d1f1      	bne.n	8005b72 <mem_cpy+0x1a>
	}
}
 8005b8e:	bf00      	nop
 8005b90:	371c      	adds	r7, #28
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr

08005b9a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005b9a:	b480      	push	{r7}
 8005b9c:	b087      	sub	sp, #28
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	60f8      	str	r0, [r7, #12]
 8005ba2:	60b9      	str	r1, [r7, #8]
 8005ba4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	1c5a      	adds	r2, r3, #1
 8005bae:	617a      	str	r2, [r7, #20]
 8005bb0:	68ba      	ldr	r2, [r7, #8]
 8005bb2:	b2d2      	uxtb	r2, r2
 8005bb4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	3b01      	subs	r3, #1
 8005bba:	607b      	str	r3, [r7, #4]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d1f3      	bne.n	8005baa <mem_set+0x10>
}
 8005bc2:	bf00      	nop
 8005bc4:	bf00      	nop
 8005bc6:	371c      	adds	r7, #28
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bce:	4770      	bx	lr

08005bd0 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8005bd0:	b480      	push	{r7}
 8005bd2:	b089      	sub	sp, #36	; 0x24
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	60f8      	str	r0, [r7, #12]
 8005bd8:	60b9      	str	r1, [r7, #8]
 8005bda:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	61fb      	str	r3, [r7, #28]
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005be4:	2300      	movs	r3, #0
 8005be6:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8005be8:	69fb      	ldr	r3, [r7, #28]
 8005bea:	1c5a      	adds	r2, r3, #1
 8005bec:	61fa      	str	r2, [r7, #28]
 8005bee:	781b      	ldrb	r3, [r3, #0]
 8005bf0:	4619      	mov	r1, r3
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	1c5a      	adds	r2, r3, #1
 8005bf6:	61ba      	str	r2, [r7, #24]
 8005bf8:	781b      	ldrb	r3, [r3, #0]
 8005bfa:	1acb      	subs	r3, r1, r3
 8005bfc:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	3b01      	subs	r3, #1
 8005c02:	607b      	str	r3, [r7, #4]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d002      	beq.n	8005c10 <mem_cmp+0x40>
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d0eb      	beq.n	8005be8 <mem_cmp+0x18>

	return r;
 8005c10:	697b      	ldr	r3, [r7, #20]
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3724      	adds	r7, #36	; 0x24
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr

08005c1e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8005c1e:	b480      	push	{r7}
 8005c20:	b083      	sub	sp, #12
 8005c22:	af00      	add	r7, sp, #0
 8005c24:	6078      	str	r0, [r7, #4]
 8005c26:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8005c28:	e002      	b.n	8005c30 <chk_chr+0x12>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	3301      	adds	r3, #1
 8005c2e:	607b      	str	r3, [r7, #4]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	781b      	ldrb	r3, [r3, #0]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d005      	beq.n	8005c44 <chk_chr+0x26>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	781b      	ldrb	r3, [r3, #0]
 8005c3c:	461a      	mov	r2, r3
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d1f2      	bne.n	8005c2a <chk_chr+0xc>
	return *str;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	781b      	ldrb	r3, [r3, #0]
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	370c      	adds	r7, #12
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c52:	4770      	bx	lr

08005c54 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b085      	sub	sp, #20
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
 8005c5c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005c5e:	2300      	movs	r3, #0
 8005c60:	60bb      	str	r3, [r7, #8]
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	60fb      	str	r3, [r7, #12]
 8005c66:	e029      	b.n	8005cbc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8005c68:	4a27      	ldr	r2, [pc, #156]	; (8005d08 <chk_lock+0xb4>)
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	011b      	lsls	r3, r3, #4
 8005c6e:	4413      	add	r3, r2
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d01d      	beq.n	8005cb2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005c76:	4a24      	ldr	r2, [pc, #144]	; (8005d08 <chk_lock+0xb4>)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	011b      	lsls	r3, r3, #4
 8005c7c:	4413      	add	r3, r2
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	429a      	cmp	r2, r3
 8005c86:	d116      	bne.n	8005cb6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8005c88:	4a1f      	ldr	r2, [pc, #124]	; (8005d08 <chk_lock+0xb4>)
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	011b      	lsls	r3, r3, #4
 8005c8e:	4413      	add	r3, r2
 8005c90:	3304      	adds	r3, #4
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d10c      	bne.n	8005cb6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005c9c:	4a1a      	ldr	r2, [pc, #104]	; (8005d08 <chk_lock+0xb4>)
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	011b      	lsls	r3, r3, #4
 8005ca2:	4413      	add	r3, r2
 8005ca4:	3308      	adds	r3, #8
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d102      	bne.n	8005cb6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005cb0:	e007      	b.n	8005cc2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	3301      	adds	r3, #1
 8005cba:	60fb      	str	r3, [r7, #12]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2b01      	cmp	r3, #1
 8005cc0:	d9d2      	bls.n	8005c68 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2b02      	cmp	r3, #2
 8005cc6:	d109      	bne.n	8005cdc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d102      	bne.n	8005cd4 <chk_lock+0x80>
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	2b02      	cmp	r3, #2
 8005cd2:	d101      	bne.n	8005cd8 <chk_lock+0x84>
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	e010      	b.n	8005cfa <chk_lock+0xa6>
 8005cd8:	2312      	movs	r3, #18
 8005cda:	e00e      	b.n	8005cfa <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d108      	bne.n	8005cf4 <chk_lock+0xa0>
 8005ce2:	4a09      	ldr	r2, [pc, #36]	; (8005d08 <chk_lock+0xb4>)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	011b      	lsls	r3, r3, #4
 8005ce8:	4413      	add	r3, r2
 8005cea:	330c      	adds	r3, #12
 8005cec:	881b      	ldrh	r3, [r3, #0]
 8005cee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cf2:	d101      	bne.n	8005cf8 <chk_lock+0xa4>
 8005cf4:	2310      	movs	r3, #16
 8005cf6:	e000      	b.n	8005cfa <chk_lock+0xa6>
 8005cf8:	2300      	movs	r3, #0
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3714      	adds	r7, #20
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr
 8005d06:	bf00      	nop
 8005d08:	200000c8 	.word	0x200000c8

08005d0c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005d12:	2300      	movs	r3, #0
 8005d14:	607b      	str	r3, [r7, #4]
 8005d16:	e002      	b.n	8005d1e <enq_lock+0x12>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	607b      	str	r3, [r7, #4]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d806      	bhi.n	8005d32 <enq_lock+0x26>
 8005d24:	4a09      	ldr	r2, [pc, #36]	; (8005d4c <enq_lock+0x40>)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	011b      	lsls	r3, r3, #4
 8005d2a:	4413      	add	r3, r2
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d1f2      	bne.n	8005d18 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2b02      	cmp	r3, #2
 8005d36:	bf14      	ite	ne
 8005d38:	2301      	movne	r3, #1
 8005d3a:	2300      	moveq	r3, #0
 8005d3c:	b2db      	uxtb	r3, r3
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	370c      	adds	r7, #12
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr
 8005d4a:	bf00      	nop
 8005d4c:	200000c8 	.word	0x200000c8

08005d50 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b085      	sub	sp, #20
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
 8005d58:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	60fb      	str	r3, [r7, #12]
 8005d5e:	e01f      	b.n	8005da0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8005d60:	4a41      	ldr	r2, [pc, #260]	; (8005e68 <inc_lock+0x118>)
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	011b      	lsls	r3, r3, #4
 8005d66:	4413      	add	r3, r2
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d113      	bne.n	8005d9a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8005d72:	4a3d      	ldr	r2, [pc, #244]	; (8005e68 <inc_lock+0x118>)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	011b      	lsls	r3, r3, #4
 8005d78:	4413      	add	r3, r2
 8005d7a:	3304      	adds	r3, #4
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d109      	bne.n	8005d9a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8005d86:	4a38      	ldr	r2, [pc, #224]	; (8005e68 <inc_lock+0x118>)
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	011b      	lsls	r3, r3, #4
 8005d8c:	4413      	add	r3, r2
 8005d8e:	3308      	adds	r3, #8
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d006      	beq.n	8005da8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	3301      	adds	r3, #1
 8005d9e:	60fb      	str	r3, [r7, #12]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2b01      	cmp	r3, #1
 8005da4:	d9dc      	bls.n	8005d60 <inc_lock+0x10>
 8005da6:	e000      	b.n	8005daa <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8005da8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2b02      	cmp	r3, #2
 8005dae:	d132      	bne.n	8005e16 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005db0:	2300      	movs	r3, #0
 8005db2:	60fb      	str	r3, [r7, #12]
 8005db4:	e002      	b.n	8005dbc <inc_lock+0x6c>
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	3301      	adds	r3, #1
 8005dba:	60fb      	str	r3, [r7, #12]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d806      	bhi.n	8005dd0 <inc_lock+0x80>
 8005dc2:	4a29      	ldr	r2, [pc, #164]	; (8005e68 <inc_lock+0x118>)
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	011b      	lsls	r3, r3, #4
 8005dc8:	4413      	add	r3, r2
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d1f2      	bne.n	8005db6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2b02      	cmp	r3, #2
 8005dd4:	d101      	bne.n	8005dda <inc_lock+0x8a>
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	e040      	b.n	8005e5c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	4922      	ldr	r1, [pc, #136]	; (8005e68 <inc_lock+0x118>)
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	011b      	lsls	r3, r3, #4
 8005de4:	440b      	add	r3, r1
 8005de6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	689a      	ldr	r2, [r3, #8]
 8005dec:	491e      	ldr	r1, [pc, #120]	; (8005e68 <inc_lock+0x118>)
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	011b      	lsls	r3, r3, #4
 8005df2:	440b      	add	r3, r1
 8005df4:	3304      	adds	r3, #4
 8005df6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	695a      	ldr	r2, [r3, #20]
 8005dfc:	491a      	ldr	r1, [pc, #104]	; (8005e68 <inc_lock+0x118>)
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	011b      	lsls	r3, r3, #4
 8005e02:	440b      	add	r3, r1
 8005e04:	3308      	adds	r3, #8
 8005e06:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8005e08:	4a17      	ldr	r2, [pc, #92]	; (8005e68 <inc_lock+0x118>)
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	011b      	lsls	r3, r3, #4
 8005e0e:	4413      	add	r3, r2
 8005e10:	330c      	adds	r3, #12
 8005e12:	2200      	movs	r2, #0
 8005e14:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d009      	beq.n	8005e30 <inc_lock+0xe0>
 8005e1c:	4a12      	ldr	r2, [pc, #72]	; (8005e68 <inc_lock+0x118>)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	011b      	lsls	r3, r3, #4
 8005e22:	4413      	add	r3, r2
 8005e24:	330c      	adds	r3, #12
 8005e26:	881b      	ldrh	r3, [r3, #0]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d001      	beq.n	8005e30 <inc_lock+0xe0>
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	e015      	b.n	8005e5c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d108      	bne.n	8005e48 <inc_lock+0xf8>
 8005e36:	4a0c      	ldr	r2, [pc, #48]	; (8005e68 <inc_lock+0x118>)
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	011b      	lsls	r3, r3, #4
 8005e3c:	4413      	add	r3, r2
 8005e3e:	330c      	adds	r3, #12
 8005e40:	881b      	ldrh	r3, [r3, #0]
 8005e42:	3301      	adds	r3, #1
 8005e44:	b29a      	uxth	r2, r3
 8005e46:	e001      	b.n	8005e4c <inc_lock+0xfc>
 8005e48:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005e4c:	4906      	ldr	r1, [pc, #24]	; (8005e68 <inc_lock+0x118>)
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	011b      	lsls	r3, r3, #4
 8005e52:	440b      	add	r3, r1
 8005e54:	330c      	adds	r3, #12
 8005e56:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	3301      	adds	r3, #1
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3714      	adds	r7, #20
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr
 8005e68:	200000c8 	.word	0x200000c8

08005e6c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b085      	sub	sp, #20
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	3b01      	subs	r3, #1
 8005e78:	607b      	str	r3, [r7, #4]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d825      	bhi.n	8005ecc <dec_lock+0x60>
		n = Files[i].ctr;
 8005e80:	4a17      	ldr	r2, [pc, #92]	; (8005ee0 <dec_lock+0x74>)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	011b      	lsls	r3, r3, #4
 8005e86:	4413      	add	r3, r2
 8005e88:	330c      	adds	r3, #12
 8005e8a:	881b      	ldrh	r3, [r3, #0]
 8005e8c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8005e8e:	89fb      	ldrh	r3, [r7, #14]
 8005e90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e94:	d101      	bne.n	8005e9a <dec_lock+0x2e>
 8005e96:	2300      	movs	r3, #0
 8005e98:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8005e9a:	89fb      	ldrh	r3, [r7, #14]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d002      	beq.n	8005ea6 <dec_lock+0x3a>
 8005ea0:	89fb      	ldrh	r3, [r7, #14]
 8005ea2:	3b01      	subs	r3, #1
 8005ea4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8005ea6:	4a0e      	ldr	r2, [pc, #56]	; (8005ee0 <dec_lock+0x74>)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	011b      	lsls	r3, r3, #4
 8005eac:	4413      	add	r3, r2
 8005eae:	330c      	adds	r3, #12
 8005eb0:	89fa      	ldrh	r2, [r7, #14]
 8005eb2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8005eb4:	89fb      	ldrh	r3, [r7, #14]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d105      	bne.n	8005ec6 <dec_lock+0x5a>
 8005eba:	4a09      	ldr	r2, [pc, #36]	; (8005ee0 <dec_lock+0x74>)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	011b      	lsls	r3, r3, #4
 8005ec0:	4413      	add	r3, r2
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	737b      	strb	r3, [r7, #13]
 8005eca:	e001      	b.n	8005ed0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8005ecc:	2302      	movs	r3, #2
 8005ece:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8005ed0:	7b7b      	ldrb	r3, [r7, #13]
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3714      	adds	r7, #20
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr
 8005ede:	bf00      	nop
 8005ee0:	200000c8 	.word	0x200000c8

08005ee4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b085      	sub	sp, #20
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005eec:	2300      	movs	r3, #0
 8005eee:	60fb      	str	r3, [r7, #12]
 8005ef0:	e010      	b.n	8005f14 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005ef2:	4a0d      	ldr	r2, [pc, #52]	; (8005f28 <clear_lock+0x44>)
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	011b      	lsls	r3, r3, #4
 8005ef8:	4413      	add	r3, r2
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	687a      	ldr	r2, [r7, #4]
 8005efe:	429a      	cmp	r2, r3
 8005f00:	d105      	bne.n	8005f0e <clear_lock+0x2a>
 8005f02:	4a09      	ldr	r2, [pc, #36]	; (8005f28 <clear_lock+0x44>)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	011b      	lsls	r3, r3, #4
 8005f08:	4413      	add	r3, r2
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	3301      	adds	r3, #1
 8005f12:	60fb      	str	r3, [r7, #12]
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	2b01      	cmp	r3, #1
 8005f18:	d9eb      	bls.n	8005ef2 <clear_lock+0xe>
	}
}
 8005f1a:	bf00      	nop
 8005f1c:	bf00      	nop
 8005f1e:	3714      	adds	r7, #20
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr
 8005f28:	200000c8 	.word	0x200000c8

08005f2c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b086      	sub	sp, #24
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005f34:	2300      	movs	r3, #0
 8005f36:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	78db      	ldrb	r3, [r3, #3]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d034      	beq.n	8005faa <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f44:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	7858      	ldrb	r0, [r3, #1]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8005f50:	2301      	movs	r3, #1
 8005f52:	697a      	ldr	r2, [r7, #20]
 8005f54:	f7ff fd40 	bl	80059d8 <disk_write>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d002      	beq.n	8005f64 <sync_window+0x38>
			res = FR_DISK_ERR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	73fb      	strb	r3, [r7, #15]
 8005f62:	e022      	b.n	8005faa <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2200      	movs	r2, #0
 8005f68:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6a1b      	ldr	r3, [r3, #32]
 8005f6e:	697a      	ldr	r2, [r7, #20]
 8005f70:	1ad2      	subs	r2, r2, r3
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	699b      	ldr	r3, [r3, #24]
 8005f76:	429a      	cmp	r2, r3
 8005f78:	d217      	bcs.n	8005faa <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	789b      	ldrb	r3, [r3, #2]
 8005f7e:	613b      	str	r3, [r7, #16]
 8005f80:	e010      	b.n	8005fa4 <sync_window+0x78>
					wsect += fs->fsize;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	699b      	ldr	r3, [r3, #24]
 8005f86:	697a      	ldr	r2, [r7, #20]
 8005f88:	4413      	add	r3, r2
 8005f8a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	7858      	ldrb	r0, [r3, #1]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8005f96:	2301      	movs	r3, #1
 8005f98:	697a      	ldr	r2, [r7, #20]
 8005f9a:	f7ff fd1d 	bl	80059d8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005f9e:	693b      	ldr	r3, [r7, #16]
 8005fa0:	3b01      	subs	r3, #1
 8005fa2:	613b      	str	r3, [r7, #16]
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	2b01      	cmp	r3, #1
 8005fa8:	d8eb      	bhi.n	8005f82 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8005faa:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3718      	adds	r7, #24
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fc6:	683a      	ldr	r2, [r7, #0]
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d01b      	beq.n	8006004 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f7ff ffad 	bl	8005f2c <sync_window>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005fd6:	7bfb      	ldrb	r3, [r7, #15]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d113      	bne.n	8006004 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	7858      	ldrb	r0, [r3, #1]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	683a      	ldr	r2, [r7, #0]
 8005fea:	f7ff fcd5 	bl	8005998 <disk_read>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d004      	beq.n	8005ffe <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005ff4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005ff8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	683a      	ldr	r2, [r7, #0]
 8006002:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8006004:	7bfb      	ldrb	r3, [r7, #15]
}
 8006006:	4618      	mov	r0, r3
 8006008:	3710      	adds	r7, #16
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}
	...

08006010 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b084      	sub	sp, #16
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8006018:	6878      	ldr	r0, [r7, #4]
 800601a:	f7ff ff87 	bl	8005f2c <sync_window>
 800601e:	4603      	mov	r3, r0
 8006020:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006022:	7bfb      	ldrb	r3, [r7, #15]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d158      	bne.n	80060da <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	781b      	ldrb	r3, [r3, #0]
 800602c:	2b03      	cmp	r3, #3
 800602e:	d148      	bne.n	80060c2 <sync_fs+0xb2>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	791b      	ldrb	r3, [r3, #4]
 8006034:	2b01      	cmp	r3, #1
 8006036:	d144      	bne.n	80060c2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	3330      	adds	r3, #48	; 0x30
 800603c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006040:	2100      	movs	r1, #0
 8006042:	4618      	mov	r0, r3
 8006044:	f7ff fda9 	bl	8005b9a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	3330      	adds	r3, #48	; 0x30
 800604c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006050:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8006054:	4618      	mov	r0, r3
 8006056:	f7ff fd38 	bl	8005aca <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	3330      	adds	r3, #48	; 0x30
 800605e:	4921      	ldr	r1, [pc, #132]	; (80060e4 <sync_fs+0xd4>)
 8006060:	4618      	mov	r0, r3
 8006062:	f7ff fd4d 	bl	8005b00 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	3330      	adds	r3, #48	; 0x30
 800606a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800606e:	491e      	ldr	r1, [pc, #120]	; (80060e8 <sync_fs+0xd8>)
 8006070:	4618      	mov	r0, r3
 8006072:	f7ff fd45 	bl	8005b00 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	3330      	adds	r3, #48	; 0x30
 800607a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	691b      	ldr	r3, [r3, #16]
 8006082:	4619      	mov	r1, r3
 8006084:	4610      	mov	r0, r2
 8006086:	f7ff fd3b 	bl	8005b00 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	3330      	adds	r3, #48	; 0x30
 800608e:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	68db      	ldr	r3, [r3, #12]
 8006096:	4619      	mov	r1, r3
 8006098:	4610      	mov	r0, r2
 800609a:	f7ff fd31 	bl	8005b00 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	69db      	ldr	r3, [r3, #28]
 80060a2:	1c5a      	adds	r2, r3, #1
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	7858      	ldrb	r0, [r3, #1]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060b6:	2301      	movs	r3, #1
 80060b8:	f7ff fc8e 	bl	80059d8 <disk_write>
			fs->fsi_flag = 0;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	785b      	ldrb	r3, [r3, #1]
 80060c6:	2200      	movs	r2, #0
 80060c8:	2100      	movs	r1, #0
 80060ca:	4618      	mov	r0, r3
 80060cc:	f7ff fca4 	bl	8005a18 <disk_ioctl>
 80060d0:	4603      	mov	r3, r0
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d001      	beq.n	80060da <sync_fs+0xca>
 80060d6:	2301      	movs	r3, #1
 80060d8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80060da:	7bfb      	ldrb	r3, [r7, #15]
}
 80060dc:	4618      	mov	r0, r3
 80060de:	3710      	adds	r7, #16
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}
 80060e4:	41615252 	.word	0x41615252
 80060e8:	61417272 	.word	0x61417272

080060ec <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b083      	sub	sp, #12
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	3b02      	subs	r3, #2
 80060fa:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	695b      	ldr	r3, [r3, #20]
 8006100:	3b02      	subs	r3, #2
 8006102:	683a      	ldr	r2, [r7, #0]
 8006104:	429a      	cmp	r2, r3
 8006106:	d301      	bcc.n	800610c <clust2sect+0x20>
 8006108:	2300      	movs	r3, #0
 800610a:	e008      	b.n	800611e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	895b      	ldrh	r3, [r3, #10]
 8006110:	461a      	mov	r2, r3
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	fb03 f202 	mul.w	r2, r3, r2
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800611c:	4413      	add	r3, r2
}
 800611e:	4618      	mov	r0, r3
 8006120:	370c      	adds	r7, #12
 8006122:	46bd      	mov	sp, r7
 8006124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006128:	4770      	bx	lr

0800612a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800612a:	b580      	push	{r7, lr}
 800612c:	b086      	sub	sp, #24
 800612e:	af00      	add	r7, sp, #0
 8006130:	6078      	str	r0, [r7, #4]
 8006132:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	2b01      	cmp	r3, #1
 800613e:	d904      	bls.n	800614a <get_fat+0x20>
 8006140:	693b      	ldr	r3, [r7, #16]
 8006142:	695b      	ldr	r3, [r3, #20]
 8006144:	683a      	ldr	r2, [r7, #0]
 8006146:	429a      	cmp	r2, r3
 8006148:	d302      	bcc.n	8006150 <get_fat+0x26>
		val = 1;	/* Internal error */
 800614a:	2301      	movs	r3, #1
 800614c:	617b      	str	r3, [r7, #20]
 800614e:	e08f      	b.n	8006270 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8006150:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006154:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	781b      	ldrb	r3, [r3, #0]
 800615a:	2b03      	cmp	r3, #3
 800615c:	d062      	beq.n	8006224 <get_fat+0xfa>
 800615e:	2b03      	cmp	r3, #3
 8006160:	dc7c      	bgt.n	800625c <get_fat+0x132>
 8006162:	2b01      	cmp	r3, #1
 8006164:	d002      	beq.n	800616c <get_fat+0x42>
 8006166:	2b02      	cmp	r3, #2
 8006168:	d042      	beq.n	80061f0 <get_fat+0xc6>
 800616a:	e077      	b.n	800625c <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	60fb      	str	r3, [r7, #12]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	085b      	lsrs	r3, r3, #1
 8006174:	68fa      	ldr	r2, [r7, #12]
 8006176:	4413      	add	r3, r2
 8006178:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	6a1a      	ldr	r2, [r3, #32]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	0a5b      	lsrs	r3, r3, #9
 8006182:	4413      	add	r3, r2
 8006184:	4619      	mov	r1, r3
 8006186:	6938      	ldr	r0, [r7, #16]
 8006188:	f7ff ff14 	bl	8005fb4 <move_window>
 800618c:	4603      	mov	r3, r0
 800618e:	2b00      	cmp	r3, #0
 8006190:	d167      	bne.n	8006262 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	1c5a      	adds	r2, r3, #1
 8006196:	60fa      	str	r2, [r7, #12]
 8006198:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800619c:	693a      	ldr	r2, [r7, #16]
 800619e:	4413      	add	r3, r2
 80061a0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80061a4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	6a1a      	ldr	r2, [r3, #32]
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	0a5b      	lsrs	r3, r3, #9
 80061ae:	4413      	add	r3, r2
 80061b0:	4619      	mov	r1, r3
 80061b2:	6938      	ldr	r0, [r7, #16]
 80061b4:	f7ff fefe 	bl	8005fb4 <move_window>
 80061b8:	4603      	mov	r3, r0
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d153      	bne.n	8006266 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061c4:	693a      	ldr	r2, [r7, #16]
 80061c6:	4413      	add	r3, r2
 80061c8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80061cc:	021b      	lsls	r3, r3, #8
 80061ce:	461a      	mov	r2, r3
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	4313      	orrs	r3, r2
 80061d4:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	f003 0301 	and.w	r3, r3, #1
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d002      	beq.n	80061e6 <get_fat+0xbc>
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	091b      	lsrs	r3, r3, #4
 80061e4:	e002      	b.n	80061ec <get_fat+0xc2>
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061ec:	617b      	str	r3, [r7, #20]
			break;
 80061ee:	e03f      	b.n	8006270 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80061f0:	693b      	ldr	r3, [r7, #16]
 80061f2:	6a1a      	ldr	r2, [r3, #32]
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	0a1b      	lsrs	r3, r3, #8
 80061f8:	4413      	add	r3, r2
 80061fa:	4619      	mov	r1, r3
 80061fc:	6938      	ldr	r0, [r7, #16]
 80061fe:	f7ff fed9 	bl	8005fb4 <move_window>
 8006202:	4603      	mov	r3, r0
 8006204:	2b00      	cmp	r3, #0
 8006206:	d130      	bne.n	800626a <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006208:	693b      	ldr	r3, [r7, #16]
 800620a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	005b      	lsls	r3, r3, #1
 8006212:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8006216:	4413      	add	r3, r2
 8006218:	4618      	mov	r0, r3
 800621a:	f7ff fc1b 	bl	8005a54 <ld_word>
 800621e:	4603      	mov	r3, r0
 8006220:	617b      	str	r3, [r7, #20]
			break;
 8006222:	e025      	b.n	8006270 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	6a1a      	ldr	r2, [r3, #32]
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	09db      	lsrs	r3, r3, #7
 800622c:	4413      	add	r3, r2
 800622e:	4619      	mov	r1, r3
 8006230:	6938      	ldr	r0, [r7, #16]
 8006232:	f7ff febf 	bl	8005fb4 <move_window>
 8006236:	4603      	mov	r3, r0
 8006238:	2b00      	cmp	r3, #0
 800623a:	d118      	bne.n	800626e <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	009b      	lsls	r3, r3, #2
 8006246:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800624a:	4413      	add	r3, r2
 800624c:	4618      	mov	r0, r3
 800624e:	f7ff fc19 	bl	8005a84 <ld_dword>
 8006252:	4603      	mov	r3, r0
 8006254:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006258:	617b      	str	r3, [r7, #20]
			break;
 800625a:	e009      	b.n	8006270 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800625c:	2301      	movs	r3, #1
 800625e:	617b      	str	r3, [r7, #20]
 8006260:	e006      	b.n	8006270 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006262:	bf00      	nop
 8006264:	e004      	b.n	8006270 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006266:	bf00      	nop
 8006268:	e002      	b.n	8006270 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800626a:	bf00      	nop
 800626c:	e000      	b.n	8006270 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800626e:	bf00      	nop
		}
	}

	return val;
 8006270:	697b      	ldr	r3, [r7, #20]
}
 8006272:	4618      	mov	r0, r3
 8006274:	3718      	adds	r7, #24
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}

0800627a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800627a:	b590      	push	{r4, r7, lr}
 800627c:	b089      	sub	sp, #36	; 0x24
 800627e:	af00      	add	r7, sp, #0
 8006280:	60f8      	str	r0, [r7, #12]
 8006282:	60b9      	str	r1, [r7, #8]
 8006284:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8006286:	2302      	movs	r3, #2
 8006288:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	2b01      	cmp	r3, #1
 800628e:	f240 80d2 	bls.w	8006436 <put_fat+0x1bc>
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	695b      	ldr	r3, [r3, #20]
 8006296:	68ba      	ldr	r2, [r7, #8]
 8006298:	429a      	cmp	r2, r3
 800629a:	f080 80cc 	bcs.w	8006436 <put_fat+0x1bc>
		switch (fs->fs_type) {
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	781b      	ldrb	r3, [r3, #0]
 80062a2:	2b03      	cmp	r3, #3
 80062a4:	f000 8096 	beq.w	80063d4 <put_fat+0x15a>
 80062a8:	2b03      	cmp	r3, #3
 80062aa:	f300 80cd 	bgt.w	8006448 <put_fat+0x1ce>
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d002      	beq.n	80062b8 <put_fat+0x3e>
 80062b2:	2b02      	cmp	r3, #2
 80062b4:	d06e      	beq.n	8006394 <put_fat+0x11a>
 80062b6:	e0c7      	b.n	8006448 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	61bb      	str	r3, [r7, #24]
 80062bc:	69bb      	ldr	r3, [r7, #24]
 80062be:	085b      	lsrs	r3, r3, #1
 80062c0:	69ba      	ldr	r2, [r7, #24]
 80062c2:	4413      	add	r3, r2
 80062c4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6a1a      	ldr	r2, [r3, #32]
 80062ca:	69bb      	ldr	r3, [r7, #24]
 80062cc:	0a5b      	lsrs	r3, r3, #9
 80062ce:	4413      	add	r3, r2
 80062d0:	4619      	mov	r1, r3
 80062d2:	68f8      	ldr	r0, [r7, #12]
 80062d4:	f7ff fe6e 	bl	8005fb4 <move_window>
 80062d8:	4603      	mov	r3, r0
 80062da:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80062dc:	7ffb      	ldrb	r3, [r7, #31]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	f040 80ab 	bne.w	800643a <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80062ea:	69bb      	ldr	r3, [r7, #24]
 80062ec:	1c59      	adds	r1, r3, #1
 80062ee:	61b9      	str	r1, [r7, #24]
 80062f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062f4:	4413      	add	r3, r2
 80062f6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	f003 0301 	and.w	r3, r3, #1
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d00d      	beq.n	800631e <put_fat+0xa4>
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	781b      	ldrb	r3, [r3, #0]
 8006306:	b25b      	sxtb	r3, r3
 8006308:	f003 030f 	and.w	r3, r3, #15
 800630c:	b25a      	sxtb	r2, r3
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	b2db      	uxtb	r3, r3
 8006312:	011b      	lsls	r3, r3, #4
 8006314:	b25b      	sxtb	r3, r3
 8006316:	4313      	orrs	r3, r2
 8006318:	b25b      	sxtb	r3, r3
 800631a:	b2db      	uxtb	r3, r3
 800631c:	e001      	b.n	8006322 <put_fat+0xa8>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	b2db      	uxtb	r3, r3
 8006322:	697a      	ldr	r2, [r7, #20]
 8006324:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2201      	movs	r2, #1
 800632a:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	6a1a      	ldr	r2, [r3, #32]
 8006330:	69bb      	ldr	r3, [r7, #24]
 8006332:	0a5b      	lsrs	r3, r3, #9
 8006334:	4413      	add	r3, r2
 8006336:	4619      	mov	r1, r3
 8006338:	68f8      	ldr	r0, [r7, #12]
 800633a:	f7ff fe3b 	bl	8005fb4 <move_window>
 800633e:	4603      	mov	r3, r0
 8006340:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006342:	7ffb      	ldrb	r3, [r7, #31]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d17a      	bne.n	800643e <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800634e:	69bb      	ldr	r3, [r7, #24]
 8006350:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006354:	4413      	add	r3, r2
 8006356:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	f003 0301 	and.w	r3, r3, #1
 800635e:	2b00      	cmp	r3, #0
 8006360:	d003      	beq.n	800636a <put_fat+0xf0>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	091b      	lsrs	r3, r3, #4
 8006366:	b2db      	uxtb	r3, r3
 8006368:	e00e      	b.n	8006388 <put_fat+0x10e>
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	781b      	ldrb	r3, [r3, #0]
 800636e:	b25b      	sxtb	r3, r3
 8006370:	f023 030f 	bic.w	r3, r3, #15
 8006374:	b25a      	sxtb	r2, r3
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	0a1b      	lsrs	r3, r3, #8
 800637a:	b25b      	sxtb	r3, r3
 800637c:	f003 030f 	and.w	r3, r3, #15
 8006380:	b25b      	sxtb	r3, r3
 8006382:	4313      	orrs	r3, r2
 8006384:	b25b      	sxtb	r3, r3
 8006386:	b2db      	uxtb	r3, r3
 8006388:	697a      	ldr	r2, [r7, #20]
 800638a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2201      	movs	r2, #1
 8006390:	70da      	strb	r2, [r3, #3]
			break;
 8006392:	e059      	b.n	8006448 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6a1a      	ldr	r2, [r3, #32]
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	0a1b      	lsrs	r3, r3, #8
 800639c:	4413      	add	r3, r2
 800639e:	4619      	mov	r1, r3
 80063a0:	68f8      	ldr	r0, [r7, #12]
 80063a2:	f7ff fe07 	bl	8005fb4 <move_window>
 80063a6:	4603      	mov	r3, r0
 80063a8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80063aa:	7ffb      	ldrb	r3, [r7, #31]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d148      	bne.n	8006442 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	005b      	lsls	r3, r3, #1
 80063ba:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80063be:	4413      	add	r3, r2
 80063c0:	687a      	ldr	r2, [r7, #4]
 80063c2:	b292      	uxth	r2, r2
 80063c4:	4611      	mov	r1, r2
 80063c6:	4618      	mov	r0, r3
 80063c8:	f7ff fb7f 	bl	8005aca <st_word>
			fs->wflag = 1;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	2201      	movs	r2, #1
 80063d0:	70da      	strb	r2, [r3, #3]
			break;
 80063d2:	e039      	b.n	8006448 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6a1a      	ldr	r2, [r3, #32]
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	09db      	lsrs	r3, r3, #7
 80063dc:	4413      	add	r3, r2
 80063de:	4619      	mov	r1, r3
 80063e0:	68f8      	ldr	r0, [r7, #12]
 80063e2:	f7ff fde7 	bl	8005fb4 <move_window>
 80063e6:	4603      	mov	r3, r0
 80063e8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80063ea:	7ffb      	ldrb	r3, [r7, #31]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d12a      	bne.n	8006446 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	009b      	lsls	r3, r3, #2
 8006400:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8006404:	4413      	add	r3, r2
 8006406:	4618      	mov	r0, r3
 8006408:	f7ff fb3c 	bl	8005a84 <ld_dword>
 800640c:	4603      	mov	r3, r0
 800640e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8006412:	4323      	orrs	r3, r4
 8006414:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	009b      	lsls	r3, r3, #2
 8006420:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8006424:	4413      	add	r3, r2
 8006426:	6879      	ldr	r1, [r7, #4]
 8006428:	4618      	mov	r0, r3
 800642a:	f7ff fb69 	bl	8005b00 <st_dword>
			fs->wflag = 1;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2201      	movs	r2, #1
 8006432:	70da      	strb	r2, [r3, #3]
			break;
 8006434:	e008      	b.n	8006448 <put_fat+0x1ce>
		}
	}
 8006436:	bf00      	nop
 8006438:	e006      	b.n	8006448 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800643a:	bf00      	nop
 800643c:	e004      	b.n	8006448 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800643e:	bf00      	nop
 8006440:	e002      	b.n	8006448 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8006442:	bf00      	nop
 8006444:	e000      	b.n	8006448 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8006446:	bf00      	nop
	return res;
 8006448:	7ffb      	ldrb	r3, [r7, #31]
}
 800644a:	4618      	mov	r0, r3
 800644c:	3724      	adds	r7, #36	; 0x24
 800644e:	46bd      	mov	sp, r7
 8006450:	bd90      	pop	{r4, r7, pc}

08006452 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8006452:	b580      	push	{r7, lr}
 8006454:	b088      	sub	sp, #32
 8006456:	af00      	add	r7, sp, #0
 8006458:	60f8      	str	r0, [r7, #12]
 800645a:	60b9      	str	r1, [r7, #8]
 800645c:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800645e:	2300      	movs	r3, #0
 8006460:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	2b01      	cmp	r3, #1
 800646c:	d904      	bls.n	8006478 <remove_chain+0x26>
 800646e:	69bb      	ldr	r3, [r7, #24]
 8006470:	695b      	ldr	r3, [r3, #20]
 8006472:	68ba      	ldr	r2, [r7, #8]
 8006474:	429a      	cmp	r2, r3
 8006476:	d301      	bcc.n	800647c <remove_chain+0x2a>
 8006478:	2302      	movs	r3, #2
 800647a:	e04b      	b.n	8006514 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d00c      	beq.n	800649c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8006482:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006486:	6879      	ldr	r1, [r7, #4]
 8006488:	69b8      	ldr	r0, [r7, #24]
 800648a:	f7ff fef6 	bl	800627a <put_fat>
 800648e:	4603      	mov	r3, r0
 8006490:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8006492:	7ffb      	ldrb	r3, [r7, #31]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d001      	beq.n	800649c <remove_chain+0x4a>
 8006498:	7ffb      	ldrb	r3, [r7, #31]
 800649a:	e03b      	b.n	8006514 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800649c:	68b9      	ldr	r1, [r7, #8]
 800649e:	68f8      	ldr	r0, [r7, #12]
 80064a0:	f7ff fe43 	bl	800612a <get_fat>
 80064a4:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d031      	beq.n	8006510 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d101      	bne.n	80064b6 <remove_chain+0x64>
 80064b2:	2302      	movs	r3, #2
 80064b4:	e02e      	b.n	8006514 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80064bc:	d101      	bne.n	80064c2 <remove_chain+0x70>
 80064be:	2301      	movs	r3, #1
 80064c0:	e028      	b.n	8006514 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80064c2:	2200      	movs	r2, #0
 80064c4:	68b9      	ldr	r1, [r7, #8]
 80064c6:	69b8      	ldr	r0, [r7, #24]
 80064c8:	f7ff fed7 	bl	800627a <put_fat>
 80064cc:	4603      	mov	r3, r0
 80064ce:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80064d0:	7ffb      	ldrb	r3, [r7, #31]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d001      	beq.n	80064da <remove_chain+0x88>
 80064d6:	7ffb      	ldrb	r3, [r7, #31]
 80064d8:	e01c      	b.n	8006514 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80064da:	69bb      	ldr	r3, [r7, #24]
 80064dc:	691a      	ldr	r2, [r3, #16]
 80064de:	69bb      	ldr	r3, [r7, #24]
 80064e0:	695b      	ldr	r3, [r3, #20]
 80064e2:	3b02      	subs	r3, #2
 80064e4:	429a      	cmp	r2, r3
 80064e6:	d20b      	bcs.n	8006500 <remove_chain+0xae>
			fs->free_clst++;
 80064e8:	69bb      	ldr	r3, [r7, #24]
 80064ea:	691b      	ldr	r3, [r3, #16]
 80064ec:	1c5a      	adds	r2, r3, #1
 80064ee:	69bb      	ldr	r3, [r7, #24]
 80064f0:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 80064f2:	69bb      	ldr	r3, [r7, #24]
 80064f4:	791b      	ldrb	r3, [r3, #4]
 80064f6:	f043 0301 	orr.w	r3, r3, #1
 80064fa:	b2da      	uxtb	r2, r3
 80064fc:	69bb      	ldr	r3, [r7, #24]
 80064fe:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8006504:	69bb      	ldr	r3, [r7, #24]
 8006506:	695b      	ldr	r3, [r3, #20]
 8006508:	68ba      	ldr	r2, [r7, #8]
 800650a:	429a      	cmp	r2, r3
 800650c:	d3c6      	bcc.n	800649c <remove_chain+0x4a>
 800650e:	e000      	b.n	8006512 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8006510:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8006512:	2300      	movs	r3, #0
}
 8006514:	4618      	mov	r0, r3
 8006516:	3720      	adds	r7, #32
 8006518:	46bd      	mov	sp, r7
 800651a:	bd80      	pop	{r7, pc}

0800651c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b088      	sub	sp, #32
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
 8006524:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d10d      	bne.n	800654e <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	68db      	ldr	r3, [r3, #12]
 8006536:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006538:	69bb      	ldr	r3, [r7, #24]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d004      	beq.n	8006548 <create_chain+0x2c>
 800653e:	693b      	ldr	r3, [r7, #16]
 8006540:	695b      	ldr	r3, [r3, #20]
 8006542:	69ba      	ldr	r2, [r7, #24]
 8006544:	429a      	cmp	r2, r3
 8006546:	d31b      	bcc.n	8006580 <create_chain+0x64>
 8006548:	2301      	movs	r3, #1
 800654a:	61bb      	str	r3, [r7, #24]
 800654c:	e018      	b.n	8006580 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800654e:	6839      	ldr	r1, [r7, #0]
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f7ff fdea 	bl	800612a <get_fat>
 8006556:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	2b01      	cmp	r3, #1
 800655c:	d801      	bhi.n	8006562 <create_chain+0x46>
 800655e:	2301      	movs	r3, #1
 8006560:	e070      	b.n	8006644 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006568:	d101      	bne.n	800656e <create_chain+0x52>
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	e06a      	b.n	8006644 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	695b      	ldr	r3, [r3, #20]
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	429a      	cmp	r2, r3
 8006576:	d201      	bcs.n	800657c <create_chain+0x60>
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	e063      	b.n	8006644 <create_chain+0x128>
		scl = clst;
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8006580:	69bb      	ldr	r3, [r7, #24]
 8006582:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8006584:	69fb      	ldr	r3, [r7, #28]
 8006586:	3301      	adds	r3, #1
 8006588:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	695b      	ldr	r3, [r3, #20]
 800658e:	69fa      	ldr	r2, [r7, #28]
 8006590:	429a      	cmp	r2, r3
 8006592:	d307      	bcc.n	80065a4 <create_chain+0x88>
				ncl = 2;
 8006594:	2302      	movs	r3, #2
 8006596:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8006598:	69fa      	ldr	r2, [r7, #28]
 800659a:	69bb      	ldr	r3, [r7, #24]
 800659c:	429a      	cmp	r2, r3
 800659e:	d901      	bls.n	80065a4 <create_chain+0x88>
 80065a0:	2300      	movs	r3, #0
 80065a2:	e04f      	b.n	8006644 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80065a4:	69f9      	ldr	r1, [r7, #28]
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f7ff fdbf 	bl	800612a <get_fat>
 80065ac:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d00e      	beq.n	80065d2 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d003      	beq.n	80065c2 <create_chain+0xa6>
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80065c0:	d101      	bne.n	80065c6 <create_chain+0xaa>
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	e03e      	b.n	8006644 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80065c6:	69fa      	ldr	r2, [r7, #28]
 80065c8:	69bb      	ldr	r3, [r7, #24]
 80065ca:	429a      	cmp	r2, r3
 80065cc:	d1da      	bne.n	8006584 <create_chain+0x68>
 80065ce:	2300      	movs	r3, #0
 80065d0:	e038      	b.n	8006644 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80065d2:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80065d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80065d8:	69f9      	ldr	r1, [r7, #28]
 80065da:	6938      	ldr	r0, [r7, #16]
 80065dc:	f7ff fe4d 	bl	800627a <put_fat>
 80065e0:	4603      	mov	r3, r0
 80065e2:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80065e4:	7dfb      	ldrb	r3, [r7, #23]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d109      	bne.n	80065fe <create_chain+0xe2>
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d006      	beq.n	80065fe <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80065f0:	69fa      	ldr	r2, [r7, #28]
 80065f2:	6839      	ldr	r1, [r7, #0]
 80065f4:	6938      	ldr	r0, [r7, #16]
 80065f6:	f7ff fe40 	bl	800627a <put_fat>
 80065fa:	4603      	mov	r3, r0
 80065fc:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80065fe:	7dfb      	ldrb	r3, [r7, #23]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d116      	bne.n	8006632 <create_chain+0x116>
		fs->last_clst = ncl;
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	69fa      	ldr	r2, [r7, #28]
 8006608:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	691a      	ldr	r2, [r3, #16]
 800660e:	693b      	ldr	r3, [r7, #16]
 8006610:	695b      	ldr	r3, [r3, #20]
 8006612:	3b02      	subs	r3, #2
 8006614:	429a      	cmp	r2, r3
 8006616:	d804      	bhi.n	8006622 <create_chain+0x106>
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	691b      	ldr	r3, [r3, #16]
 800661c:	1e5a      	subs	r2, r3, #1
 800661e:	693b      	ldr	r3, [r7, #16]
 8006620:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	791b      	ldrb	r3, [r3, #4]
 8006626:	f043 0301 	orr.w	r3, r3, #1
 800662a:	b2da      	uxtb	r2, r3
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	711a      	strb	r2, [r3, #4]
 8006630:	e007      	b.n	8006642 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8006632:	7dfb      	ldrb	r3, [r7, #23]
 8006634:	2b01      	cmp	r3, #1
 8006636:	d102      	bne.n	800663e <create_chain+0x122>
 8006638:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800663c:	e000      	b.n	8006640 <create_chain+0x124>
 800663e:	2301      	movs	r3, #1
 8006640:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8006642:	69fb      	ldr	r3, [r7, #28]
}
 8006644:	4618      	mov	r0, r3
 8006646:	3720      	adds	r7, #32
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}

0800664c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800664c:	b480      	push	{r7}
 800664e:	b087      	sub	sp, #28
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
 8006654:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006660:	3304      	adds	r3, #4
 8006662:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	0a5b      	lsrs	r3, r3, #9
 8006668:	68fa      	ldr	r2, [r7, #12]
 800666a:	8952      	ldrh	r2, [r2, #10]
 800666c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006670:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	1d1a      	adds	r2, r3, #4
 8006676:	613a      	str	r2, [r7, #16]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d101      	bne.n	8006686 <clmt_clust+0x3a>
 8006682:	2300      	movs	r3, #0
 8006684:	e010      	b.n	80066a8 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8006686:	697a      	ldr	r2, [r7, #20]
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	429a      	cmp	r2, r3
 800668c:	d307      	bcc.n	800669e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800668e:	697a      	ldr	r2, [r7, #20]
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	1ad3      	subs	r3, r2, r3
 8006694:	617b      	str	r3, [r7, #20]
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	3304      	adds	r3, #4
 800669a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800669c:	e7e9      	b.n	8006672 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800669e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80066a0:	693b      	ldr	r3, [r7, #16]
 80066a2:	681a      	ldr	r2, [r3, #0]
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	4413      	add	r3, r2
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	371c      	adds	r7, #28
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr

080066b4 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b086      	sub	sp, #24
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
 80066bc:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80066ca:	d204      	bcs.n	80066d6 <dir_sdi+0x22>
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	f003 031f 	and.w	r3, r3, #31
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d001      	beq.n	80066da <dir_sdi+0x26>
		return FR_INT_ERR;
 80066d6:	2302      	movs	r3, #2
 80066d8:	e063      	b.n	80067a2 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	683a      	ldr	r2, [r7, #0]
 80066de:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d106      	bne.n	80066fa <dir_sdi+0x46>
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	781b      	ldrb	r3, [r3, #0]
 80066f0:	2b02      	cmp	r3, #2
 80066f2:	d902      	bls.n	80066fa <dir_sdi+0x46>
		clst = fs->dirbase;
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066f8:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d10c      	bne.n	800671a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	095b      	lsrs	r3, r3, #5
 8006704:	693a      	ldr	r2, [r7, #16]
 8006706:	8912      	ldrh	r2, [r2, #8]
 8006708:	4293      	cmp	r3, r2
 800670a:	d301      	bcc.n	8006710 <dir_sdi+0x5c>
 800670c:	2302      	movs	r3, #2
 800670e:	e048      	b.n	80067a2 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	61da      	str	r2, [r3, #28]
 8006718:	e029      	b.n	800676e <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	895b      	ldrh	r3, [r3, #10]
 800671e:	025b      	lsls	r3, r3, #9
 8006720:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006722:	e019      	b.n	8006758 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6979      	ldr	r1, [r7, #20]
 8006728:	4618      	mov	r0, r3
 800672a:	f7ff fcfe 	bl	800612a <get_fat>
 800672e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006736:	d101      	bne.n	800673c <dir_sdi+0x88>
 8006738:	2301      	movs	r3, #1
 800673a:	e032      	b.n	80067a2 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	2b01      	cmp	r3, #1
 8006740:	d904      	bls.n	800674c <dir_sdi+0x98>
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	695b      	ldr	r3, [r3, #20]
 8006746:	697a      	ldr	r2, [r7, #20]
 8006748:	429a      	cmp	r2, r3
 800674a:	d301      	bcc.n	8006750 <dir_sdi+0x9c>
 800674c:	2302      	movs	r3, #2
 800674e:	e028      	b.n	80067a2 <dir_sdi+0xee>
			ofs -= csz;
 8006750:	683a      	ldr	r2, [r7, #0]
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	1ad3      	subs	r3, r2, r3
 8006756:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006758:	683a      	ldr	r2, [r7, #0]
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	429a      	cmp	r2, r3
 800675e:	d2e1      	bcs.n	8006724 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8006760:	6979      	ldr	r1, [r7, #20]
 8006762:	6938      	ldr	r0, [r7, #16]
 8006764:	f7ff fcc2 	bl	80060ec <clust2sect>
 8006768:	4602      	mov	r2, r0
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	697a      	ldr	r2, [r7, #20]
 8006772:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	69db      	ldr	r3, [r3, #28]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d101      	bne.n	8006780 <dir_sdi+0xcc>
 800677c:	2302      	movs	r3, #2
 800677e:	e010      	b.n	80067a2 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	69da      	ldr	r2, [r3, #28]
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	0a5b      	lsrs	r3, r3, #9
 8006788:	441a      	add	r2, r3
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800678e:	693b      	ldr	r3, [r7, #16]
 8006790:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800679a:	441a      	add	r2, r3
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80067a0:	2300      	movs	r3, #0
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	3718      	adds	r7, #24
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}

080067aa <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80067aa:	b580      	push	{r7, lr}
 80067ac:	b086      	sub	sp, #24
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	6078      	str	r0, [r7, #4]
 80067b2:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	695b      	ldr	r3, [r3, #20]
 80067be:	3320      	adds	r3, #32
 80067c0:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	69db      	ldr	r3, [r3, #28]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d003      	beq.n	80067d2 <dir_next+0x28>
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80067d0:	d301      	bcc.n	80067d6 <dir_next+0x2c>
 80067d2:	2304      	movs	r3, #4
 80067d4:	e0aa      	b.n	800692c <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067dc:	2b00      	cmp	r3, #0
 80067de:	f040 8098 	bne.w	8006912 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	69db      	ldr	r3, [r3, #28]
 80067e6:	1c5a      	adds	r2, r3, #1
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	699b      	ldr	r3, [r3, #24]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d10b      	bne.n	800680c <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	095b      	lsrs	r3, r3, #5
 80067f8:	68fa      	ldr	r2, [r7, #12]
 80067fa:	8912      	ldrh	r2, [r2, #8]
 80067fc:	4293      	cmp	r3, r2
 80067fe:	f0c0 8088 	bcc.w	8006912 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2200      	movs	r2, #0
 8006806:	61da      	str	r2, [r3, #28]
 8006808:	2304      	movs	r3, #4
 800680a:	e08f      	b.n	800692c <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	0a5b      	lsrs	r3, r3, #9
 8006810:	68fa      	ldr	r2, [r7, #12]
 8006812:	8952      	ldrh	r2, [r2, #10]
 8006814:	3a01      	subs	r2, #1
 8006816:	4013      	ands	r3, r2
 8006818:	2b00      	cmp	r3, #0
 800681a:	d17a      	bne.n	8006912 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800681c:	687a      	ldr	r2, [r7, #4]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	699b      	ldr	r3, [r3, #24]
 8006822:	4619      	mov	r1, r3
 8006824:	4610      	mov	r0, r2
 8006826:	f7ff fc80 	bl	800612a <get_fat>
 800682a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800682c:	697b      	ldr	r3, [r7, #20]
 800682e:	2b01      	cmp	r3, #1
 8006830:	d801      	bhi.n	8006836 <dir_next+0x8c>
 8006832:	2302      	movs	r3, #2
 8006834:	e07a      	b.n	800692c <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800683c:	d101      	bne.n	8006842 <dir_next+0x98>
 800683e:	2301      	movs	r3, #1
 8006840:	e074      	b.n	800692c <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	695b      	ldr	r3, [r3, #20]
 8006846:	697a      	ldr	r2, [r7, #20]
 8006848:	429a      	cmp	r2, r3
 800684a:	d358      	bcc.n	80068fe <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d104      	bne.n	800685c <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2200      	movs	r2, #0
 8006856:	61da      	str	r2, [r3, #28]
 8006858:	2304      	movs	r3, #4
 800685a:	e067      	b.n	800692c <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800685c:	687a      	ldr	r2, [r7, #4]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	699b      	ldr	r3, [r3, #24]
 8006862:	4619      	mov	r1, r3
 8006864:	4610      	mov	r0, r2
 8006866:	f7ff fe59 	bl	800651c <create_chain>
 800686a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d101      	bne.n	8006876 <dir_next+0xcc>
 8006872:	2307      	movs	r3, #7
 8006874:	e05a      	b.n	800692c <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	2b01      	cmp	r3, #1
 800687a:	d101      	bne.n	8006880 <dir_next+0xd6>
 800687c:	2302      	movs	r3, #2
 800687e:	e055      	b.n	800692c <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006880:	697b      	ldr	r3, [r7, #20]
 8006882:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006886:	d101      	bne.n	800688c <dir_next+0xe2>
 8006888:	2301      	movs	r3, #1
 800688a:	e04f      	b.n	800692c <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800688c:	68f8      	ldr	r0, [r7, #12]
 800688e:	f7ff fb4d 	bl	8005f2c <sync_window>
 8006892:	4603      	mov	r3, r0
 8006894:	2b00      	cmp	r3, #0
 8006896:	d001      	beq.n	800689c <dir_next+0xf2>
 8006898:	2301      	movs	r3, #1
 800689a:	e047      	b.n	800692c <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	3330      	adds	r3, #48	; 0x30
 80068a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80068a4:	2100      	movs	r1, #0
 80068a6:	4618      	mov	r0, r3
 80068a8:	f7ff f977 	bl	8005b9a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80068ac:	2300      	movs	r3, #0
 80068ae:	613b      	str	r3, [r7, #16]
 80068b0:	6979      	ldr	r1, [r7, #20]
 80068b2:	68f8      	ldr	r0, [r7, #12]
 80068b4:	f7ff fc1a 	bl	80060ec <clust2sect>
 80068b8:	4602      	mov	r2, r0
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	62da      	str	r2, [r3, #44]	; 0x2c
 80068be:	e012      	b.n	80068e6 <dir_next+0x13c>
						fs->wflag = 1;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2201      	movs	r2, #1
 80068c4:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80068c6:	68f8      	ldr	r0, [r7, #12]
 80068c8:	f7ff fb30 	bl	8005f2c <sync_window>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d001      	beq.n	80068d6 <dir_next+0x12c>
 80068d2:	2301      	movs	r3, #1
 80068d4:	e02a      	b.n	800692c <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	3301      	adds	r3, #1
 80068da:	613b      	str	r3, [r7, #16]
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068e0:	1c5a      	adds	r2, r3, #1
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	895b      	ldrh	r3, [r3, #10]
 80068ea:	461a      	mov	r2, r3
 80068ec:	693b      	ldr	r3, [r7, #16]
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d3e6      	bcc.n	80068c0 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	1ad2      	subs	r2, r2, r3
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	697a      	ldr	r2, [r7, #20]
 8006902:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8006904:	6979      	ldr	r1, [r7, #20]
 8006906:	68f8      	ldr	r0, [r7, #12]
 8006908:	f7ff fbf0 	bl	80060ec <clust2sect>
 800690c:	4602      	mov	r2, r0
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	68ba      	ldr	r2, [r7, #8]
 8006916:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006924:	441a      	add	r2, r3
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800692a:	2300      	movs	r3, #0
}
 800692c:	4618      	mov	r0, r3
 800692e:	3718      	adds	r7, #24
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}

08006934 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b086      	sub	sp, #24
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
 800693c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8006944:	2100      	movs	r1, #0
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f7ff feb4 	bl	80066b4 <dir_sdi>
 800694c:	4603      	mov	r3, r0
 800694e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006950:	7dfb      	ldrb	r3, [r7, #23]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d12b      	bne.n	80069ae <dir_alloc+0x7a>
		n = 0;
 8006956:	2300      	movs	r3, #0
 8006958:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	69db      	ldr	r3, [r3, #28]
 800695e:	4619      	mov	r1, r3
 8006960:	68f8      	ldr	r0, [r7, #12]
 8006962:	f7ff fb27 	bl	8005fb4 <move_window>
 8006966:	4603      	mov	r3, r0
 8006968:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800696a:	7dfb      	ldrb	r3, [r7, #23]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d11d      	bne.n	80069ac <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6a1b      	ldr	r3, [r3, #32]
 8006974:	781b      	ldrb	r3, [r3, #0]
 8006976:	2be5      	cmp	r3, #229	; 0xe5
 8006978:	d004      	beq.n	8006984 <dir_alloc+0x50>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6a1b      	ldr	r3, [r3, #32]
 800697e:	781b      	ldrb	r3, [r3, #0]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d107      	bne.n	8006994 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	3301      	adds	r3, #1
 8006988:	613b      	str	r3, [r7, #16]
 800698a:	693a      	ldr	r2, [r7, #16]
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	429a      	cmp	r2, r3
 8006990:	d102      	bne.n	8006998 <dir_alloc+0x64>
 8006992:	e00c      	b.n	80069ae <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8006994:	2300      	movs	r3, #0
 8006996:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8006998:	2101      	movs	r1, #1
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f7ff ff05 	bl	80067aa <dir_next>
 80069a0:	4603      	mov	r3, r0
 80069a2:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80069a4:	7dfb      	ldrb	r3, [r7, #23]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d0d7      	beq.n	800695a <dir_alloc+0x26>
 80069aa:	e000      	b.n	80069ae <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80069ac:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80069ae:	7dfb      	ldrb	r3, [r7, #23]
 80069b0:	2b04      	cmp	r3, #4
 80069b2:	d101      	bne.n	80069b8 <dir_alloc+0x84>
 80069b4:	2307      	movs	r3, #7
 80069b6:	75fb      	strb	r3, [r7, #23]
	return res;
 80069b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3718      	adds	r7, #24
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}

080069c2 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80069c2:	b580      	push	{r7, lr}
 80069c4:	b084      	sub	sp, #16
 80069c6:	af00      	add	r7, sp, #0
 80069c8:	6078      	str	r0, [r7, #4]
 80069ca:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	331a      	adds	r3, #26
 80069d0:	4618      	mov	r0, r3
 80069d2:	f7ff f83f 	bl	8005a54 <ld_word>
 80069d6:	4603      	mov	r3, r0
 80069d8:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	781b      	ldrb	r3, [r3, #0]
 80069de:	2b03      	cmp	r3, #3
 80069e0:	d109      	bne.n	80069f6 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	3314      	adds	r3, #20
 80069e6:	4618      	mov	r0, r3
 80069e8:	f7ff f834 	bl	8005a54 <ld_word>
 80069ec:	4603      	mov	r3, r0
 80069ee:	041b      	lsls	r3, r3, #16
 80069f0:	68fa      	ldr	r2, [r7, #12]
 80069f2:	4313      	orrs	r3, r2
 80069f4:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80069f6:	68fb      	ldr	r3, [r7, #12]
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3710      	adds	r7, #16
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	60f8      	str	r0, [r7, #12]
 8006a08:	60b9      	str	r1, [r7, #8]
 8006a0a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	331a      	adds	r3, #26
 8006a10:	687a      	ldr	r2, [r7, #4]
 8006a12:	b292      	uxth	r2, r2
 8006a14:	4611      	mov	r1, r2
 8006a16:	4618      	mov	r0, r3
 8006a18:	f7ff f857 	bl	8005aca <st_word>
	if (fs->fs_type == FS_FAT32) {
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	781b      	ldrb	r3, [r3, #0]
 8006a20:	2b03      	cmp	r3, #3
 8006a22:	d109      	bne.n	8006a38 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	f103 0214 	add.w	r2, r3, #20
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	0c1b      	lsrs	r3, r3, #16
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	4619      	mov	r1, r3
 8006a32:	4610      	mov	r0, r2
 8006a34:	f7ff f849 	bl	8005aca <st_word>
	}
}
 8006a38:	bf00      	nop
 8006a3a:	3710      	adds	r7, #16
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bd80      	pop	{r7, pc}

08006a40 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b086      	sub	sp, #24
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006a4e:	2100      	movs	r1, #0
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f7ff fe2f 	bl	80066b4 <dir_sdi>
 8006a56:	4603      	mov	r3, r0
 8006a58:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006a5a:	7dfb      	ldrb	r3, [r7, #23]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d001      	beq.n	8006a64 <dir_find+0x24>
 8006a60:	7dfb      	ldrb	r3, [r7, #23]
 8006a62:	e03e      	b.n	8006ae2 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	69db      	ldr	r3, [r3, #28]
 8006a68:	4619      	mov	r1, r3
 8006a6a:	6938      	ldr	r0, [r7, #16]
 8006a6c:	f7ff faa2 	bl	8005fb4 <move_window>
 8006a70:	4603      	mov	r3, r0
 8006a72:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006a74:	7dfb      	ldrb	r3, [r7, #23]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d12f      	bne.n	8006ada <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6a1b      	ldr	r3, [r3, #32]
 8006a7e:	781b      	ldrb	r3, [r3, #0]
 8006a80:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006a82:	7bfb      	ldrb	r3, [r7, #15]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d102      	bne.n	8006a8e <dir_find+0x4e>
 8006a88:	2304      	movs	r3, #4
 8006a8a:	75fb      	strb	r3, [r7, #23]
 8006a8c:	e028      	b.n	8006ae0 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6a1b      	ldr	r3, [r3, #32]
 8006a92:	330b      	adds	r3, #11
 8006a94:	781b      	ldrb	r3, [r3, #0]
 8006a96:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006a9a:	b2da      	uxtb	r2, r3
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6a1b      	ldr	r3, [r3, #32]
 8006aa4:	330b      	adds	r3, #11
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	f003 0308 	and.w	r3, r3, #8
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d10a      	bne.n	8006ac6 <dir_find+0x86>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6a18      	ldr	r0, [r3, #32]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	3324      	adds	r3, #36	; 0x24
 8006ab8:	220b      	movs	r2, #11
 8006aba:	4619      	mov	r1, r3
 8006abc:	f7ff f888 	bl	8005bd0 <mem_cmp>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d00b      	beq.n	8006ade <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8006ac6:	2100      	movs	r1, #0
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f7ff fe6e 	bl	80067aa <dir_next>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006ad2:	7dfb      	ldrb	r3, [r7, #23]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d0c5      	beq.n	8006a64 <dir_find+0x24>
 8006ad8:	e002      	b.n	8006ae0 <dir_find+0xa0>
		if (res != FR_OK) break;
 8006ada:	bf00      	nop
 8006adc:	e000      	b.n	8006ae0 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006ade:	bf00      	nop

	return res;
 8006ae0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	3718      	adds	r7, #24
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bd80      	pop	{r7, pc}

08006aea <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8006aea:	b580      	push	{r7, lr}
 8006aec:	b084      	sub	sp, #16
 8006aee:	af00      	add	r7, sp, #0
 8006af0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8006af8:	2101      	movs	r1, #1
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f7ff ff1a 	bl	8006934 <dir_alloc>
 8006b00:	4603      	mov	r3, r0
 8006b02:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8006b04:	7bfb      	ldrb	r3, [r7, #15]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d11c      	bne.n	8006b44 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	69db      	ldr	r3, [r3, #28]
 8006b0e:	4619      	mov	r1, r3
 8006b10:	68b8      	ldr	r0, [r7, #8]
 8006b12:	f7ff fa4f 	bl	8005fb4 <move_window>
 8006b16:	4603      	mov	r3, r0
 8006b18:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8006b1a:	7bfb      	ldrb	r3, [r7, #15]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d111      	bne.n	8006b44 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6a1b      	ldr	r3, [r3, #32]
 8006b24:	2220      	movs	r2, #32
 8006b26:	2100      	movs	r1, #0
 8006b28:	4618      	mov	r0, r3
 8006b2a:	f7ff f836 	bl	8005b9a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6a18      	ldr	r0, [r3, #32]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	3324      	adds	r3, #36	; 0x24
 8006b36:	220b      	movs	r2, #11
 8006b38:	4619      	mov	r1, r3
 8006b3a:	f7ff f80d 	bl	8005b58 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	2201      	movs	r2, #1
 8006b42:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8006b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3710      	adds	r7, #16
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}

08006b4e <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8006b4e:	b580      	push	{r7, lr}
 8006b50:	b086      	sub	sp, #24
 8006b52:	af00      	add	r7, sp, #0
 8006b54:	6078      	str	r0, [r7, #4]
 8006b56:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	69db      	ldr	r3, [r3, #28]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d04e      	beq.n	8006c04 <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 8006b66:	2300      	movs	r3, #0
 8006b68:	613b      	str	r3, [r7, #16]
 8006b6a:	693b      	ldr	r3, [r7, #16]
 8006b6c:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 8006b6e:	e021      	b.n	8006bb4 <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6a1a      	ldr	r2, [r3, #32]
 8006b74:	697b      	ldr	r3, [r7, #20]
 8006b76:	1c59      	adds	r1, r3, #1
 8006b78:	6179      	str	r1, [r7, #20]
 8006b7a:	4413      	add	r3, r2
 8006b7c:	781b      	ldrb	r3, [r3, #0]
 8006b7e:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 8006b80:	7bfb      	ldrb	r3, [r7, #15]
 8006b82:	2b20      	cmp	r3, #32
 8006b84:	d100      	bne.n	8006b88 <get_fileinfo+0x3a>
 8006b86:	e015      	b.n	8006bb4 <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8006b88:	7bfb      	ldrb	r3, [r7, #15]
 8006b8a:	2b05      	cmp	r3, #5
 8006b8c:	d101      	bne.n	8006b92 <get_fileinfo+0x44>
 8006b8e:	23e5      	movs	r3, #229	; 0xe5
 8006b90:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	2b09      	cmp	r3, #9
 8006b96:	d106      	bne.n	8006ba6 <get_fileinfo+0x58>
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	1c5a      	adds	r2, r3, #1
 8006b9c:	613a      	str	r2, [r7, #16]
 8006b9e:	683a      	ldr	r2, [r7, #0]
 8006ba0:	4413      	add	r3, r2
 8006ba2:	222e      	movs	r2, #46	; 0x2e
 8006ba4:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 8006ba6:	693b      	ldr	r3, [r7, #16]
 8006ba8:	1c5a      	adds	r2, r3, #1
 8006baa:	613a      	str	r2, [r7, #16]
 8006bac:	683a      	ldr	r2, [r7, #0]
 8006bae:	4413      	add	r3, r2
 8006bb0:	7bfa      	ldrb	r2, [r7, #15]
 8006bb2:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	2b0a      	cmp	r3, #10
 8006bb8:	d9da      	bls.n	8006b70 <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 8006bba:	683a      	ldr	r2, [r7, #0]
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	4413      	add	r3, r2
 8006bc0:	3309      	adds	r3, #9
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6a1b      	ldr	r3, [r3, #32]
 8006bca:	7ada      	ldrb	r2, [r3, #11]
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6a1b      	ldr	r3, [r3, #32]
 8006bd4:	331c      	adds	r3, #28
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f7fe ff54 	bl	8005a84 <ld_dword>
 8006bdc:	4602      	mov	r2, r0
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6a1b      	ldr	r3, [r3, #32]
 8006be6:	3316      	adds	r3, #22
 8006be8:	4618      	mov	r0, r3
 8006bea:	f7fe ff4b 	bl	8005a84 <ld_dword>
 8006bee:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	b29a      	uxth	r2, r3
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	80da      	strh	r2, [r3, #6]
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	0c1b      	lsrs	r3, r3, #16
 8006bfc:	b29a      	uxth	r2, r3
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	809a      	strh	r2, [r3, #4]
 8006c02:	e000      	b.n	8006c06 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8006c04:	bf00      	nop
}
 8006c06:	3718      	adds	r7, #24
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	bd80      	pop	{r7, pc}

08006c0c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b088      	sub	sp, #32
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	60fb      	str	r3, [r7, #12]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	3324      	adds	r3, #36	; 0x24
 8006c20:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8006c22:	220b      	movs	r2, #11
 8006c24:	2120      	movs	r1, #32
 8006c26:	68b8      	ldr	r0, [r7, #8]
 8006c28:	f7fe ffb7 	bl	8005b9a <mem_set>
	si = i = 0; ni = 8;
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	613b      	str	r3, [r7, #16]
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	61fb      	str	r3, [r7, #28]
 8006c34:	2308      	movs	r3, #8
 8006c36:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8006c38:	69fb      	ldr	r3, [r7, #28]
 8006c3a:	1c5a      	adds	r2, r3, #1
 8006c3c:	61fa      	str	r2, [r7, #28]
 8006c3e:	68fa      	ldr	r2, [r7, #12]
 8006c40:	4413      	add	r3, r2
 8006c42:	781b      	ldrb	r3, [r3, #0]
 8006c44:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8006c46:	7efb      	ldrb	r3, [r7, #27]
 8006c48:	2b20      	cmp	r3, #32
 8006c4a:	d94e      	bls.n	8006cea <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8006c4c:	7efb      	ldrb	r3, [r7, #27]
 8006c4e:	2b2f      	cmp	r3, #47	; 0x2f
 8006c50:	d006      	beq.n	8006c60 <create_name+0x54>
 8006c52:	7efb      	ldrb	r3, [r7, #27]
 8006c54:	2b5c      	cmp	r3, #92	; 0x5c
 8006c56:	d110      	bne.n	8006c7a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8006c58:	e002      	b.n	8006c60 <create_name+0x54>
 8006c5a:	69fb      	ldr	r3, [r7, #28]
 8006c5c:	3301      	adds	r3, #1
 8006c5e:	61fb      	str	r3, [r7, #28]
 8006c60:	68fa      	ldr	r2, [r7, #12]
 8006c62:	69fb      	ldr	r3, [r7, #28]
 8006c64:	4413      	add	r3, r2
 8006c66:	781b      	ldrb	r3, [r3, #0]
 8006c68:	2b2f      	cmp	r3, #47	; 0x2f
 8006c6a:	d0f6      	beq.n	8006c5a <create_name+0x4e>
 8006c6c:	68fa      	ldr	r2, [r7, #12]
 8006c6e:	69fb      	ldr	r3, [r7, #28]
 8006c70:	4413      	add	r3, r2
 8006c72:	781b      	ldrb	r3, [r3, #0]
 8006c74:	2b5c      	cmp	r3, #92	; 0x5c
 8006c76:	d0f0      	beq.n	8006c5a <create_name+0x4e>
			break;
 8006c78:	e038      	b.n	8006cec <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8006c7a:	7efb      	ldrb	r3, [r7, #27]
 8006c7c:	2b2e      	cmp	r3, #46	; 0x2e
 8006c7e:	d003      	beq.n	8006c88 <create_name+0x7c>
 8006c80:	693a      	ldr	r2, [r7, #16]
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d30c      	bcc.n	8006ca2 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8006c88:	697b      	ldr	r3, [r7, #20]
 8006c8a:	2b0b      	cmp	r3, #11
 8006c8c:	d002      	beq.n	8006c94 <create_name+0x88>
 8006c8e:	7efb      	ldrb	r3, [r7, #27]
 8006c90:	2b2e      	cmp	r3, #46	; 0x2e
 8006c92:	d001      	beq.n	8006c98 <create_name+0x8c>
 8006c94:	2306      	movs	r3, #6
 8006c96:	e044      	b.n	8006d22 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8006c98:	2308      	movs	r3, #8
 8006c9a:	613b      	str	r3, [r7, #16]
 8006c9c:	230b      	movs	r3, #11
 8006c9e:	617b      	str	r3, [r7, #20]
			continue;
 8006ca0:	e022      	b.n	8006ce8 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8006ca2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	da04      	bge.n	8006cb4 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8006caa:	7efb      	ldrb	r3, [r7, #27]
 8006cac:	3b80      	subs	r3, #128	; 0x80
 8006cae:	4a1f      	ldr	r2, [pc, #124]	; (8006d2c <create_name+0x120>)
 8006cb0:	5cd3      	ldrb	r3, [r2, r3]
 8006cb2:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8006cb4:	7efb      	ldrb	r3, [r7, #27]
 8006cb6:	4619      	mov	r1, r3
 8006cb8:	481d      	ldr	r0, [pc, #116]	; (8006d30 <create_name+0x124>)
 8006cba:	f7fe ffb0 	bl	8005c1e <chk_chr>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d001      	beq.n	8006cc8 <create_name+0xbc>
 8006cc4:	2306      	movs	r3, #6
 8006cc6:	e02c      	b.n	8006d22 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8006cc8:	7efb      	ldrb	r3, [r7, #27]
 8006cca:	2b60      	cmp	r3, #96	; 0x60
 8006ccc:	d905      	bls.n	8006cda <create_name+0xce>
 8006cce:	7efb      	ldrb	r3, [r7, #27]
 8006cd0:	2b7a      	cmp	r3, #122	; 0x7a
 8006cd2:	d802      	bhi.n	8006cda <create_name+0xce>
 8006cd4:	7efb      	ldrb	r3, [r7, #27]
 8006cd6:	3b20      	subs	r3, #32
 8006cd8:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8006cda:	693b      	ldr	r3, [r7, #16]
 8006cdc:	1c5a      	adds	r2, r3, #1
 8006cde:	613a      	str	r2, [r7, #16]
 8006ce0:	68ba      	ldr	r2, [r7, #8]
 8006ce2:	4413      	add	r3, r2
 8006ce4:	7efa      	ldrb	r2, [r7, #27]
 8006ce6:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8006ce8:	e7a6      	b.n	8006c38 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8006cea:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8006cec:	68fa      	ldr	r2, [r7, #12]
 8006cee:	69fb      	ldr	r3, [r7, #28]
 8006cf0:	441a      	add	r2, r3
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d101      	bne.n	8006d00 <create_name+0xf4>
 8006cfc:	2306      	movs	r3, #6
 8006cfe:	e010      	b.n	8006d22 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	781b      	ldrb	r3, [r3, #0]
 8006d04:	2be5      	cmp	r3, #229	; 0xe5
 8006d06:	d102      	bne.n	8006d0e <create_name+0x102>
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	2205      	movs	r2, #5
 8006d0c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8006d0e:	7efb      	ldrb	r3, [r7, #27]
 8006d10:	2b20      	cmp	r3, #32
 8006d12:	d801      	bhi.n	8006d18 <create_name+0x10c>
 8006d14:	2204      	movs	r2, #4
 8006d16:	e000      	b.n	8006d1a <create_name+0x10e>
 8006d18:	2200      	movs	r2, #0
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	330b      	adds	r3, #11
 8006d1e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8006d20:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8006d22:	4618      	mov	r0, r3
 8006d24:	3720      	adds	r7, #32
 8006d26:	46bd      	mov	sp, r7
 8006d28:	bd80      	pop	{r7, pc}
 8006d2a:	bf00      	nop
 8006d2c:	0800898c 	.word	0x0800898c
 8006d30:	08008900 	.word	0x08008900

08006d34 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b086      	sub	sp, #24
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
 8006d3c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8006d42:	693b      	ldr	r3, [r7, #16]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8006d48:	e002      	b.n	8006d50 <follow_path+0x1c>
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	3301      	adds	r3, #1
 8006d4e:	603b      	str	r3, [r7, #0]
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	781b      	ldrb	r3, [r3, #0]
 8006d54:	2b2f      	cmp	r3, #47	; 0x2f
 8006d56:	d0f8      	beq.n	8006d4a <follow_path+0x16>
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	781b      	ldrb	r3, [r3, #0]
 8006d5c:	2b5c      	cmp	r3, #92	; 0x5c
 8006d5e:	d0f4      	beq.n	8006d4a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8006d60:	693b      	ldr	r3, [r7, #16]
 8006d62:	2200      	movs	r2, #0
 8006d64:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	781b      	ldrb	r3, [r3, #0]
 8006d6a:	2b1f      	cmp	r3, #31
 8006d6c:	d80a      	bhi.n	8006d84 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2280      	movs	r2, #128	; 0x80
 8006d72:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8006d76:	2100      	movs	r1, #0
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f7ff fc9b 	bl	80066b4 <dir_sdi>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	75fb      	strb	r3, [r7, #23]
 8006d82:	e043      	b.n	8006e0c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006d84:	463b      	mov	r3, r7
 8006d86:	4619      	mov	r1, r3
 8006d88:	6878      	ldr	r0, [r7, #4]
 8006d8a:	f7ff ff3f 	bl	8006c0c <create_name>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006d92:	7dfb      	ldrb	r3, [r7, #23]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d134      	bne.n	8006e02 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8006d98:	6878      	ldr	r0, [r7, #4]
 8006d9a:	f7ff fe51 	bl	8006a40 <dir_find>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8006da8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8006daa:	7dfb      	ldrb	r3, [r7, #23]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d00a      	beq.n	8006dc6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006db0:	7dfb      	ldrb	r3, [r7, #23]
 8006db2:	2b04      	cmp	r3, #4
 8006db4:	d127      	bne.n	8006e06 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006db6:	7afb      	ldrb	r3, [r7, #11]
 8006db8:	f003 0304 	and.w	r3, r3, #4
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d122      	bne.n	8006e06 <follow_path+0xd2>
 8006dc0:	2305      	movs	r3, #5
 8006dc2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8006dc4:	e01f      	b.n	8006e06 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006dc6:	7afb      	ldrb	r3, [r7, #11]
 8006dc8:	f003 0304 	and.w	r3, r3, #4
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d11c      	bne.n	8006e0a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	799b      	ldrb	r3, [r3, #6]
 8006dd4:	f003 0310 	and.w	r3, r3, #16
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d102      	bne.n	8006de2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8006ddc:	2305      	movs	r3, #5
 8006dde:	75fb      	strb	r3, [r7, #23]
 8006de0:	e014      	b.n	8006e0c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	695b      	ldr	r3, [r3, #20]
 8006dec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006df0:	4413      	add	r3, r2
 8006df2:	4619      	mov	r1, r3
 8006df4:	68f8      	ldr	r0, [r7, #12]
 8006df6:	f7ff fde4 	bl	80069c2 <ld_clust>
 8006dfa:	4602      	mov	r2, r0
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006e00:	e7c0      	b.n	8006d84 <follow_path+0x50>
			if (res != FR_OK) break;
 8006e02:	bf00      	nop
 8006e04:	e002      	b.n	8006e0c <follow_path+0xd8>
				break;
 8006e06:	bf00      	nop
 8006e08:	e000      	b.n	8006e0c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006e0a:	bf00      	nop
			}
		}
	}

	return res;
 8006e0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	3718      	adds	r7, #24
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}

08006e16 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8006e16:	b480      	push	{r7}
 8006e18:	b087      	sub	sp, #28
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006e1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006e22:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d031      	beq.n	8006e90 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	617b      	str	r3, [r7, #20]
 8006e32:	e002      	b.n	8006e3a <get_ldnumber+0x24>
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	3301      	adds	r3, #1
 8006e38:	617b      	str	r3, [r7, #20]
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	781b      	ldrb	r3, [r3, #0]
 8006e3e:	2b20      	cmp	r3, #32
 8006e40:	d903      	bls.n	8006e4a <get_ldnumber+0x34>
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	781b      	ldrb	r3, [r3, #0]
 8006e46:	2b3a      	cmp	r3, #58	; 0x3a
 8006e48:	d1f4      	bne.n	8006e34 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	781b      	ldrb	r3, [r3, #0]
 8006e4e:	2b3a      	cmp	r3, #58	; 0x3a
 8006e50:	d11c      	bne.n	8006e8c <get_ldnumber+0x76>
			tp = *path;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	1c5a      	adds	r2, r3, #1
 8006e5c:	60fa      	str	r2, [r7, #12]
 8006e5e:	781b      	ldrb	r3, [r3, #0]
 8006e60:	3b30      	subs	r3, #48	; 0x30
 8006e62:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	2b09      	cmp	r3, #9
 8006e68:	d80e      	bhi.n	8006e88 <get_ldnumber+0x72>
 8006e6a:	68fa      	ldr	r2, [r7, #12]
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	d10a      	bne.n	8006e88 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d107      	bne.n	8006e88 <get_ldnumber+0x72>
					vol = (int)i;
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	3301      	adds	r3, #1
 8006e80:	617b      	str	r3, [r7, #20]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	697a      	ldr	r2, [r7, #20]
 8006e86:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	e002      	b.n	8006e92 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006e90:	693b      	ldr	r3, [r7, #16]
}
 8006e92:	4618      	mov	r0, r3
 8006e94:	371c      	adds	r7, #28
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr
	...

08006ea0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b082      	sub	sp, #8
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
 8006ea8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2200      	movs	r2, #0
 8006eae:	70da      	strb	r2, [r3, #3]
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006eb6:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8006eb8:	6839      	ldr	r1, [r7, #0]
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f7ff f87a 	bl	8005fb4 <move_window>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d001      	beq.n	8006eca <check_fs+0x2a>
 8006ec6:	2304      	movs	r3, #4
 8006ec8:	e038      	b.n	8006f3c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	3330      	adds	r3, #48	; 0x30
 8006ece:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f7fe fdbe 	bl	8005a54 <ld_word>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	461a      	mov	r2, r3
 8006edc:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	d001      	beq.n	8006ee8 <check_fs+0x48>
 8006ee4:	2303      	movs	r3, #3
 8006ee6:	e029      	b.n	8006f3c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006eee:	2be9      	cmp	r3, #233	; 0xe9
 8006ef0:	d009      	beq.n	8006f06 <check_fs+0x66>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006ef8:	2beb      	cmp	r3, #235	; 0xeb
 8006efa:	d11e      	bne.n	8006f3a <check_fs+0x9a>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006f02:	2b90      	cmp	r3, #144	; 0x90
 8006f04:	d119      	bne.n	8006f3a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	3330      	adds	r3, #48	; 0x30
 8006f0a:	3336      	adds	r3, #54	; 0x36
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	f7fe fdb9 	bl	8005a84 <ld_dword>
 8006f12:	4603      	mov	r3, r0
 8006f14:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006f18:	4a0a      	ldr	r2, [pc, #40]	; (8006f44 <check_fs+0xa4>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d101      	bne.n	8006f22 <check_fs+0x82>
 8006f1e:	2300      	movs	r3, #0
 8006f20:	e00c      	b.n	8006f3c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	3330      	adds	r3, #48	; 0x30
 8006f26:	3352      	adds	r3, #82	; 0x52
 8006f28:	4618      	mov	r0, r3
 8006f2a:	f7fe fdab 	bl	8005a84 <ld_dword>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	4a05      	ldr	r2, [pc, #20]	; (8006f48 <check_fs+0xa8>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d101      	bne.n	8006f3a <check_fs+0x9a>
 8006f36:	2300      	movs	r3, #0
 8006f38:	e000      	b.n	8006f3c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8006f3a:	2302      	movs	r3, #2
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	3708      	adds	r7, #8
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bd80      	pop	{r7, pc}
 8006f44:	00544146 	.word	0x00544146
 8006f48:	33544146 	.word	0x33544146

08006f4c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b096      	sub	sp, #88	; 0x58
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	60f8      	str	r0, [r7, #12]
 8006f54:	60b9      	str	r1, [r7, #8]
 8006f56:	4613      	mov	r3, r2
 8006f58:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006f60:	68f8      	ldr	r0, [r7, #12]
 8006f62:	f7ff ff58 	bl	8006e16 <get_ldnumber>
 8006f66:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8006f68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	da01      	bge.n	8006f72 <find_volume+0x26>
 8006f6e:	230b      	movs	r3, #11
 8006f70:	e22e      	b.n	80073d0 <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006f72:	4aa8      	ldr	r2, [pc, #672]	; (8007214 <find_volume+0x2c8>)
 8006f74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f7a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006f7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d101      	bne.n	8006f86 <find_volume+0x3a>
 8006f82:	230c      	movs	r3, #12
 8006f84:	e224      	b.n	80073d0 <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8006f86:	68bb      	ldr	r3, [r7, #8]
 8006f88:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006f8a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8006f8c:	79fb      	ldrb	r3, [r7, #7]
 8006f8e:	f023 0301 	bic.w	r3, r3, #1
 8006f92:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f96:	781b      	ldrb	r3, [r3, #0]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d01a      	beq.n	8006fd2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8006f9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f9e:	785b      	ldrb	r3, [r3, #1]
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	f7fe fcb9 	bl	8005918 <disk_status>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006fac:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006fb0:	f003 0301 	and.w	r3, r3, #1
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d10c      	bne.n	8006fd2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006fb8:	79fb      	ldrb	r3, [r7, #7]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d007      	beq.n	8006fce <find_volume+0x82>
 8006fbe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006fc2:	f003 0304 	and.w	r3, r3, #4
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d001      	beq.n	8006fce <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8006fca:	230a      	movs	r3, #10
 8006fcc:	e200      	b.n	80073d0 <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 8006fce:	2300      	movs	r3, #0
 8006fd0:	e1fe      	b.n	80073d0 <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8006fd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006fd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fda:	b2da      	uxtb	r2, r3
 8006fdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fde:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006fe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fe2:	785b      	ldrb	r3, [r3, #1]
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	f7fe fcb1 	bl	800594c <disk_initialize>
 8006fea:	4603      	mov	r3, r0
 8006fec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006ff0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006ff4:	f003 0301 	and.w	r3, r3, #1
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d001      	beq.n	8007000 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006ffc:	2303      	movs	r3, #3
 8006ffe:	e1e7      	b.n	80073d0 <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8007000:	79fb      	ldrb	r3, [r7, #7]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d007      	beq.n	8007016 <find_volume+0xca>
 8007006:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800700a:	f003 0304 	and.w	r3, r3, #4
 800700e:	2b00      	cmp	r3, #0
 8007010:	d001      	beq.n	8007016 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8007012:	230a      	movs	r3, #10
 8007014:	e1dc      	b.n	80073d0 <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8007016:	2300      	movs	r3, #0
 8007018:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800701a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800701c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800701e:	f7ff ff3f 	bl	8006ea0 <check_fs>
 8007022:	4603      	mov	r3, r0
 8007024:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8007028:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800702c:	2b02      	cmp	r3, #2
 800702e:	d14b      	bne.n	80070c8 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007030:	2300      	movs	r3, #0
 8007032:	643b      	str	r3, [r7, #64]	; 0x40
 8007034:	e01f      	b.n	8007076 <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8007036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007038:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800703c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800703e:	011b      	lsls	r3, r3, #4
 8007040:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8007044:	4413      	add	r3, r2
 8007046:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8007048:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800704a:	3304      	adds	r3, #4
 800704c:	781b      	ldrb	r3, [r3, #0]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d006      	beq.n	8007060 <find_volume+0x114>
 8007052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007054:	3308      	adds	r3, #8
 8007056:	4618      	mov	r0, r3
 8007058:	f7fe fd14 	bl	8005a84 <ld_dword>
 800705c:	4602      	mov	r2, r0
 800705e:	e000      	b.n	8007062 <find_volume+0x116>
 8007060:	2200      	movs	r2, #0
 8007062:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007064:	009b      	lsls	r3, r3, #2
 8007066:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800706a:	440b      	add	r3, r1
 800706c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007070:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007072:	3301      	adds	r3, #1
 8007074:	643b      	str	r3, [r7, #64]	; 0x40
 8007076:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007078:	2b03      	cmp	r3, #3
 800707a:	d9dc      	bls.n	8007036 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800707c:	2300      	movs	r3, #0
 800707e:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8007080:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007082:	2b00      	cmp	r3, #0
 8007084:	d002      	beq.n	800708c <find_volume+0x140>
 8007086:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007088:	3b01      	subs	r3, #1
 800708a:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800708c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800708e:	009b      	lsls	r3, r3, #2
 8007090:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8007094:	4413      	add	r3, r2
 8007096:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800709a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800709c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d005      	beq.n	80070ae <find_volume+0x162>
 80070a2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80070a4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80070a6:	f7ff fefb 	bl	8006ea0 <check_fs>
 80070aa:	4603      	mov	r3, r0
 80070ac:	e000      	b.n	80070b0 <find_volume+0x164>
 80070ae:	2303      	movs	r3, #3
 80070b0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80070b4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d905      	bls.n	80070c8 <find_volume+0x17c>
 80070bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80070be:	3301      	adds	r3, #1
 80070c0:	643b      	str	r3, [r7, #64]	; 0x40
 80070c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80070c4:	2b03      	cmp	r3, #3
 80070c6:	d9e1      	bls.n	800708c <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80070c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80070cc:	2b04      	cmp	r3, #4
 80070ce:	d101      	bne.n	80070d4 <find_volume+0x188>
 80070d0:	2301      	movs	r3, #1
 80070d2:	e17d      	b.n	80073d0 <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80070d4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80070d8:	2b01      	cmp	r3, #1
 80070da:	d901      	bls.n	80070e0 <find_volume+0x194>
 80070dc:	230d      	movs	r3, #13
 80070de:	e177      	b.n	80073d0 <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80070e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070e2:	3330      	adds	r3, #48	; 0x30
 80070e4:	330b      	adds	r3, #11
 80070e6:	4618      	mov	r0, r3
 80070e8:	f7fe fcb4 	bl	8005a54 <ld_word>
 80070ec:	4603      	mov	r3, r0
 80070ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070f2:	d001      	beq.n	80070f8 <find_volume+0x1ac>
 80070f4:	230d      	movs	r3, #13
 80070f6:	e16b      	b.n	80073d0 <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80070f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070fa:	3330      	adds	r3, #48	; 0x30
 80070fc:	3316      	adds	r3, #22
 80070fe:	4618      	mov	r0, r3
 8007100:	f7fe fca8 	bl	8005a54 <ld_word>
 8007104:	4603      	mov	r3, r0
 8007106:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8007108:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800710a:	2b00      	cmp	r3, #0
 800710c:	d106      	bne.n	800711c <find_volume+0x1d0>
 800710e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007110:	3330      	adds	r3, #48	; 0x30
 8007112:	3324      	adds	r3, #36	; 0x24
 8007114:	4618      	mov	r0, r3
 8007116:	f7fe fcb5 	bl	8005a84 <ld_dword>
 800711a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800711c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800711e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007120:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8007122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007124:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8007128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800712a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800712c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800712e:	789b      	ldrb	r3, [r3, #2]
 8007130:	2b01      	cmp	r3, #1
 8007132:	d005      	beq.n	8007140 <find_volume+0x1f4>
 8007134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007136:	789b      	ldrb	r3, [r3, #2]
 8007138:	2b02      	cmp	r3, #2
 800713a:	d001      	beq.n	8007140 <find_volume+0x1f4>
 800713c:	230d      	movs	r3, #13
 800713e:	e147      	b.n	80073d0 <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8007140:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007142:	789b      	ldrb	r3, [r3, #2]
 8007144:	461a      	mov	r2, r3
 8007146:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007148:	fb02 f303 	mul.w	r3, r2, r3
 800714c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800714e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007150:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007154:	b29a      	uxth	r2, r3
 8007156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007158:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800715a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800715c:	895b      	ldrh	r3, [r3, #10]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d008      	beq.n	8007174 <find_volume+0x228>
 8007162:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007164:	895b      	ldrh	r3, [r3, #10]
 8007166:	461a      	mov	r2, r3
 8007168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800716a:	895b      	ldrh	r3, [r3, #10]
 800716c:	3b01      	subs	r3, #1
 800716e:	4013      	ands	r3, r2
 8007170:	2b00      	cmp	r3, #0
 8007172:	d001      	beq.n	8007178 <find_volume+0x22c>
 8007174:	230d      	movs	r3, #13
 8007176:	e12b      	b.n	80073d0 <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8007178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800717a:	3330      	adds	r3, #48	; 0x30
 800717c:	3311      	adds	r3, #17
 800717e:	4618      	mov	r0, r3
 8007180:	f7fe fc68 	bl	8005a54 <ld_word>
 8007184:	4603      	mov	r3, r0
 8007186:	461a      	mov	r2, r3
 8007188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800718a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800718c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800718e:	891b      	ldrh	r3, [r3, #8]
 8007190:	f003 030f 	and.w	r3, r3, #15
 8007194:	b29b      	uxth	r3, r3
 8007196:	2b00      	cmp	r3, #0
 8007198:	d001      	beq.n	800719e <find_volume+0x252>
 800719a:	230d      	movs	r3, #13
 800719c:	e118      	b.n	80073d0 <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800719e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071a0:	3330      	adds	r3, #48	; 0x30
 80071a2:	3313      	adds	r3, #19
 80071a4:	4618      	mov	r0, r3
 80071a6:	f7fe fc55 	bl	8005a54 <ld_word>
 80071aa:	4603      	mov	r3, r0
 80071ac:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80071ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d106      	bne.n	80071c2 <find_volume+0x276>
 80071b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071b6:	3330      	adds	r3, #48	; 0x30
 80071b8:	3320      	adds	r3, #32
 80071ba:	4618      	mov	r0, r3
 80071bc:	f7fe fc62 	bl	8005a84 <ld_dword>
 80071c0:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80071c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071c4:	3330      	adds	r3, #48	; 0x30
 80071c6:	330e      	adds	r3, #14
 80071c8:	4618      	mov	r0, r3
 80071ca:	f7fe fc43 	bl	8005a54 <ld_word>
 80071ce:	4603      	mov	r3, r0
 80071d0:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80071d2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d101      	bne.n	80071dc <find_volume+0x290>
 80071d8:	230d      	movs	r3, #13
 80071da:	e0f9      	b.n	80073d0 <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80071dc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80071de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071e0:	4413      	add	r3, r2
 80071e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80071e4:	8912      	ldrh	r2, [r2, #8]
 80071e6:	0912      	lsrs	r2, r2, #4
 80071e8:	b292      	uxth	r2, r2
 80071ea:	4413      	add	r3, r2
 80071ec:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80071ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80071f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071f2:	429a      	cmp	r2, r3
 80071f4:	d201      	bcs.n	80071fa <find_volume+0x2ae>
 80071f6:	230d      	movs	r3, #13
 80071f8:	e0ea      	b.n	80073d0 <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80071fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80071fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071fe:	1ad3      	subs	r3, r2, r3
 8007200:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007202:	8952      	ldrh	r2, [r2, #10]
 8007204:	fbb3 f3f2 	udiv	r3, r3, r2
 8007208:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800720a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800720c:	2b00      	cmp	r3, #0
 800720e:	d103      	bne.n	8007218 <find_volume+0x2cc>
 8007210:	230d      	movs	r3, #13
 8007212:	e0dd      	b.n	80073d0 <find_volume+0x484>
 8007214:	200000c0 	.word	0x200000c0
		fmt = FS_FAT32;
 8007218:	2303      	movs	r3, #3
 800721a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800721e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007220:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8007224:	4293      	cmp	r3, r2
 8007226:	d802      	bhi.n	800722e <find_volume+0x2e2>
 8007228:	2302      	movs	r3, #2
 800722a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800722e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007230:	f640 72f5 	movw	r2, #4085	; 0xff5
 8007234:	4293      	cmp	r3, r2
 8007236:	d802      	bhi.n	800723e <find_volume+0x2f2>
 8007238:	2301      	movs	r3, #1
 800723a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800723e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007240:	1c9a      	adds	r2, r3, #2
 8007242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007244:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8007246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007248:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800724a:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800724c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800724e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007250:	441a      	add	r2, r3
 8007252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007254:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8007256:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800725a:	441a      	add	r2, r3
 800725c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800725e:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8007260:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007264:	2b03      	cmp	r3, #3
 8007266:	d11e      	bne.n	80072a6 <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8007268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800726a:	3330      	adds	r3, #48	; 0x30
 800726c:	332a      	adds	r3, #42	; 0x2a
 800726e:	4618      	mov	r0, r3
 8007270:	f7fe fbf0 	bl	8005a54 <ld_word>
 8007274:	4603      	mov	r3, r0
 8007276:	2b00      	cmp	r3, #0
 8007278:	d001      	beq.n	800727e <find_volume+0x332>
 800727a:	230d      	movs	r3, #13
 800727c:	e0a8      	b.n	80073d0 <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800727e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007280:	891b      	ldrh	r3, [r3, #8]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d001      	beq.n	800728a <find_volume+0x33e>
 8007286:	230d      	movs	r3, #13
 8007288:	e0a2      	b.n	80073d0 <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800728a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800728c:	3330      	adds	r3, #48	; 0x30
 800728e:	332c      	adds	r3, #44	; 0x2c
 8007290:	4618      	mov	r0, r3
 8007292:	f7fe fbf7 	bl	8005a84 <ld_dword>
 8007296:	4602      	mov	r2, r0
 8007298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800729a:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800729c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800729e:	695b      	ldr	r3, [r3, #20]
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	647b      	str	r3, [r7, #68]	; 0x44
 80072a4:	e01f      	b.n	80072e6 <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80072a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072a8:	891b      	ldrh	r3, [r3, #8]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d101      	bne.n	80072b2 <find_volume+0x366>
 80072ae:	230d      	movs	r3, #13
 80072b0:	e08e      	b.n	80073d0 <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80072b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072b4:	6a1a      	ldr	r2, [r3, #32]
 80072b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80072b8:	441a      	add	r2, r3
 80072ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072bc:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80072be:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80072c2:	2b02      	cmp	r3, #2
 80072c4:	d103      	bne.n	80072ce <find_volume+0x382>
 80072c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072c8:	695b      	ldr	r3, [r3, #20]
 80072ca:	005b      	lsls	r3, r3, #1
 80072cc:	e00a      	b.n	80072e4 <find_volume+0x398>
 80072ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072d0:	695a      	ldr	r2, [r3, #20]
 80072d2:	4613      	mov	r3, r2
 80072d4:	005b      	lsls	r3, r3, #1
 80072d6:	4413      	add	r3, r2
 80072d8:	085a      	lsrs	r2, r3, #1
 80072da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072dc:	695b      	ldr	r3, [r3, #20]
 80072de:	f003 0301 	and.w	r3, r3, #1
 80072e2:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80072e4:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80072e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072e8:	699a      	ldr	r2, [r3, #24]
 80072ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072ec:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80072f0:	0a5b      	lsrs	r3, r3, #9
 80072f2:	429a      	cmp	r2, r3
 80072f4:	d201      	bcs.n	80072fa <find_volume+0x3ae>
 80072f6:	230d      	movs	r3, #13
 80072f8:	e06a      	b.n	80073d0 <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80072fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007300:	611a      	str	r2, [r3, #16]
 8007302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007304:	691a      	ldr	r2, [r3, #16]
 8007306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007308:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800730a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800730c:	2280      	movs	r2, #128	; 0x80
 800730e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8007310:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007314:	2b03      	cmp	r3, #3
 8007316:	d149      	bne.n	80073ac <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8007318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800731a:	3330      	adds	r3, #48	; 0x30
 800731c:	3330      	adds	r3, #48	; 0x30
 800731e:	4618      	mov	r0, r3
 8007320:	f7fe fb98 	bl	8005a54 <ld_word>
 8007324:	4603      	mov	r3, r0
 8007326:	2b01      	cmp	r3, #1
 8007328:	d140      	bne.n	80073ac <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 800732a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800732c:	3301      	adds	r3, #1
 800732e:	4619      	mov	r1, r3
 8007330:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007332:	f7fe fe3f 	bl	8005fb4 <move_window>
 8007336:	4603      	mov	r3, r0
 8007338:	2b00      	cmp	r3, #0
 800733a:	d137      	bne.n	80073ac <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 800733c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800733e:	2200      	movs	r2, #0
 8007340:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007342:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007344:	3330      	adds	r3, #48	; 0x30
 8007346:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800734a:	4618      	mov	r0, r3
 800734c:	f7fe fb82 	bl	8005a54 <ld_word>
 8007350:	4603      	mov	r3, r0
 8007352:	461a      	mov	r2, r3
 8007354:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007358:	429a      	cmp	r2, r3
 800735a:	d127      	bne.n	80073ac <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800735c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800735e:	3330      	adds	r3, #48	; 0x30
 8007360:	4618      	mov	r0, r3
 8007362:	f7fe fb8f 	bl	8005a84 <ld_dword>
 8007366:	4603      	mov	r3, r0
 8007368:	4a1b      	ldr	r2, [pc, #108]	; (80073d8 <find_volume+0x48c>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d11e      	bne.n	80073ac <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800736e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007370:	3330      	adds	r3, #48	; 0x30
 8007372:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007376:	4618      	mov	r0, r3
 8007378:	f7fe fb84 	bl	8005a84 <ld_dword>
 800737c:	4603      	mov	r3, r0
 800737e:	4a17      	ldr	r2, [pc, #92]	; (80073dc <find_volume+0x490>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d113      	bne.n	80073ac <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8007384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007386:	3330      	adds	r3, #48	; 0x30
 8007388:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800738c:	4618      	mov	r0, r3
 800738e:	f7fe fb79 	bl	8005a84 <ld_dword>
 8007392:	4602      	mov	r2, r0
 8007394:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007396:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8007398:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800739a:	3330      	adds	r3, #48	; 0x30
 800739c:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80073a0:	4618      	mov	r0, r3
 80073a2:	f7fe fb6f 	bl	8005a84 <ld_dword>
 80073a6:	4602      	mov	r2, r0
 80073a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073aa:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80073ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073ae:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80073b2:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80073b4:	4b0a      	ldr	r3, [pc, #40]	; (80073e0 <find_volume+0x494>)
 80073b6:	881b      	ldrh	r3, [r3, #0]
 80073b8:	3301      	adds	r3, #1
 80073ba:	b29a      	uxth	r2, r3
 80073bc:	4b08      	ldr	r3, [pc, #32]	; (80073e0 <find_volume+0x494>)
 80073be:	801a      	strh	r2, [r3, #0]
 80073c0:	4b07      	ldr	r3, [pc, #28]	; (80073e0 <find_volume+0x494>)
 80073c2:	881a      	ldrh	r2, [r3, #0]
 80073c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073c6:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80073c8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80073ca:	f7fe fd8b 	bl	8005ee4 <clear_lock>
#endif
	return FR_OK;
 80073ce:	2300      	movs	r3, #0
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	3758      	adds	r7, #88	; 0x58
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}
 80073d8:	41615252 	.word	0x41615252
 80073dc:	61417272 	.word	0x61417272
 80073e0:	200000c4 	.word	0x200000c4

080073e4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b084      	sub	sp, #16
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
 80073ec:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80073ee:	2309      	movs	r3, #9
 80073f0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d01c      	beq.n	8007432 <validate+0x4e>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d018      	beq.n	8007432 <validate+0x4e>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	781b      	ldrb	r3, [r3, #0]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d013      	beq.n	8007432 <validate+0x4e>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	889a      	ldrh	r2, [r3, #4]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	88db      	ldrh	r3, [r3, #6]
 8007414:	429a      	cmp	r2, r3
 8007416:	d10c      	bne.n	8007432 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	785b      	ldrb	r3, [r3, #1]
 800741e:	4618      	mov	r0, r3
 8007420:	f7fe fa7a 	bl	8005918 <disk_status>
 8007424:	4603      	mov	r3, r0
 8007426:	f003 0301 	and.w	r3, r3, #1
 800742a:	2b00      	cmp	r3, #0
 800742c:	d101      	bne.n	8007432 <validate+0x4e>
			res = FR_OK;
 800742e:	2300      	movs	r3, #0
 8007430:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8007432:	7bfb      	ldrb	r3, [r7, #15]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d102      	bne.n	800743e <validate+0x5a>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	e000      	b.n	8007440 <validate+0x5c>
 800743e:	2300      	movs	r3, #0
 8007440:	683a      	ldr	r2, [r7, #0]
 8007442:	6013      	str	r3, [r2, #0]
	return res;
 8007444:	7bfb      	ldrb	r3, [r7, #15]
}
 8007446:	4618      	mov	r0, r3
 8007448:	3710      	adds	r7, #16
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}
	...

08007450 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b088      	sub	sp, #32
 8007454:	af00      	add	r7, sp, #0
 8007456:	60f8      	str	r0, [r7, #12]
 8007458:	60b9      	str	r1, [r7, #8]
 800745a:	4613      	mov	r3, r2
 800745c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8007462:	f107 0310 	add.w	r3, r7, #16
 8007466:	4618      	mov	r0, r3
 8007468:	f7ff fcd5 	bl	8006e16 <get_ldnumber>
 800746c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800746e:	69fb      	ldr	r3, [r7, #28]
 8007470:	2b00      	cmp	r3, #0
 8007472:	da01      	bge.n	8007478 <f_mount+0x28>
 8007474:	230b      	movs	r3, #11
 8007476:	e02b      	b.n	80074d0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007478:	4a17      	ldr	r2, [pc, #92]	; (80074d8 <f_mount+0x88>)
 800747a:	69fb      	ldr	r3, [r7, #28]
 800747c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007480:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8007482:	69bb      	ldr	r3, [r7, #24]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d005      	beq.n	8007494 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8007488:	69b8      	ldr	r0, [r7, #24]
 800748a:	f7fe fd2b 	bl	8005ee4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800748e:	69bb      	ldr	r3, [r7, #24]
 8007490:	2200      	movs	r2, #0
 8007492:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d002      	beq.n	80074a0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2200      	movs	r2, #0
 800749e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80074a0:	68fa      	ldr	r2, [r7, #12]
 80074a2:	490d      	ldr	r1, [pc, #52]	; (80074d8 <f_mount+0x88>)
 80074a4:	69fb      	ldr	r3, [r7, #28]
 80074a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d002      	beq.n	80074b6 <f_mount+0x66>
 80074b0:	79fb      	ldrb	r3, [r7, #7]
 80074b2:	2b01      	cmp	r3, #1
 80074b4:	d001      	beq.n	80074ba <f_mount+0x6a>
 80074b6:	2300      	movs	r3, #0
 80074b8:	e00a      	b.n	80074d0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80074ba:	f107 010c 	add.w	r1, r7, #12
 80074be:	f107 0308 	add.w	r3, r7, #8
 80074c2:	2200      	movs	r2, #0
 80074c4:	4618      	mov	r0, r3
 80074c6:	f7ff fd41 	bl	8006f4c <find_volume>
 80074ca:	4603      	mov	r3, r0
 80074cc:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80074ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3720      	adds	r7, #32
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	200000c0 	.word	0x200000c0

080074dc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b098      	sub	sp, #96	; 0x60
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	60f8      	str	r0, [r7, #12]
 80074e4:	60b9      	str	r1, [r7, #8]
 80074e6:	4613      	mov	r3, r2
 80074e8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d101      	bne.n	80074f4 <f_open+0x18>
 80074f0:	2309      	movs	r3, #9
 80074f2:	e1ad      	b.n	8007850 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80074f4:	79fb      	ldrb	r3, [r7, #7]
 80074f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80074fa:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80074fc:	79fa      	ldrb	r2, [r7, #7]
 80074fe:	f107 0110 	add.w	r1, r7, #16
 8007502:	f107 0308 	add.w	r3, r7, #8
 8007506:	4618      	mov	r0, r3
 8007508:	f7ff fd20 	bl	8006f4c <find_volume>
 800750c:	4603      	mov	r3, r0
 800750e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8007512:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007516:	2b00      	cmp	r3, #0
 8007518:	f040 8191 	bne.w	800783e <f_open+0x362>
		dj.obj.fs = fs;
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8007520:	68ba      	ldr	r2, [r7, #8]
 8007522:	f107 0314 	add.w	r3, r7, #20
 8007526:	4611      	mov	r1, r2
 8007528:	4618      	mov	r0, r3
 800752a:	f7ff fc03 	bl	8006d34 <follow_path>
 800752e:	4603      	mov	r3, r0
 8007530:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007534:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007538:	2b00      	cmp	r3, #0
 800753a:	d11a      	bne.n	8007572 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800753c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007540:	b25b      	sxtb	r3, r3
 8007542:	2b00      	cmp	r3, #0
 8007544:	da03      	bge.n	800754e <f_open+0x72>
				res = FR_INVALID_NAME;
 8007546:	2306      	movs	r3, #6
 8007548:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800754c:	e011      	b.n	8007572 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800754e:	79fb      	ldrb	r3, [r7, #7]
 8007550:	f023 0301 	bic.w	r3, r3, #1
 8007554:	2b00      	cmp	r3, #0
 8007556:	bf14      	ite	ne
 8007558:	2301      	movne	r3, #1
 800755a:	2300      	moveq	r3, #0
 800755c:	b2db      	uxtb	r3, r3
 800755e:	461a      	mov	r2, r3
 8007560:	f107 0314 	add.w	r3, r7, #20
 8007564:	4611      	mov	r1, r2
 8007566:	4618      	mov	r0, r3
 8007568:	f7fe fb74 	bl	8005c54 <chk_lock>
 800756c:	4603      	mov	r3, r0
 800756e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007572:	79fb      	ldrb	r3, [r7, #7]
 8007574:	f003 031c 	and.w	r3, r3, #28
 8007578:	2b00      	cmp	r3, #0
 800757a:	d07f      	beq.n	800767c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800757c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007580:	2b00      	cmp	r3, #0
 8007582:	d017      	beq.n	80075b4 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8007584:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007588:	2b04      	cmp	r3, #4
 800758a:	d10e      	bne.n	80075aa <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800758c:	f7fe fbbe 	bl	8005d0c <enq_lock>
 8007590:	4603      	mov	r3, r0
 8007592:	2b00      	cmp	r3, #0
 8007594:	d006      	beq.n	80075a4 <f_open+0xc8>
 8007596:	f107 0314 	add.w	r3, r7, #20
 800759a:	4618      	mov	r0, r3
 800759c:	f7ff faa5 	bl	8006aea <dir_register>
 80075a0:	4603      	mov	r3, r0
 80075a2:	e000      	b.n	80075a6 <f_open+0xca>
 80075a4:	2312      	movs	r3, #18
 80075a6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80075aa:	79fb      	ldrb	r3, [r7, #7]
 80075ac:	f043 0308 	orr.w	r3, r3, #8
 80075b0:	71fb      	strb	r3, [r7, #7]
 80075b2:	e010      	b.n	80075d6 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80075b4:	7ebb      	ldrb	r3, [r7, #26]
 80075b6:	f003 0311 	and.w	r3, r3, #17
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d003      	beq.n	80075c6 <f_open+0xea>
					res = FR_DENIED;
 80075be:	2307      	movs	r3, #7
 80075c0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80075c4:	e007      	b.n	80075d6 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80075c6:	79fb      	ldrb	r3, [r7, #7]
 80075c8:	f003 0304 	and.w	r3, r3, #4
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d002      	beq.n	80075d6 <f_open+0xfa>
 80075d0:	2308      	movs	r3, #8
 80075d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80075d6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d168      	bne.n	80076b0 <f_open+0x1d4>
 80075de:	79fb      	ldrb	r3, [r7, #7]
 80075e0:	f003 0308 	and.w	r3, r3, #8
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d063      	beq.n	80076b0 <f_open+0x1d4>
				dw = GET_FATTIME();
 80075e8:	f7fd fc70 	bl	8004ecc <get_fattime>
 80075ec:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80075ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075f0:	330e      	adds	r3, #14
 80075f2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80075f4:	4618      	mov	r0, r3
 80075f6:	f7fe fa83 	bl	8005b00 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80075fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075fc:	3316      	adds	r3, #22
 80075fe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007600:	4618      	mov	r0, r3
 8007602:	f7fe fa7d 	bl	8005b00 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007606:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007608:	330b      	adds	r3, #11
 800760a:	2220      	movs	r2, #32
 800760c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007612:	4611      	mov	r1, r2
 8007614:	4618      	mov	r0, r3
 8007616:	f7ff f9d4 	bl	80069c2 <ld_clust>
 800761a:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800761c:	693b      	ldr	r3, [r7, #16]
 800761e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007620:	2200      	movs	r2, #0
 8007622:	4618      	mov	r0, r3
 8007624:	f7ff f9ec 	bl	8006a00 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8007628:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800762a:	331c      	adds	r3, #28
 800762c:	2100      	movs	r1, #0
 800762e:	4618      	mov	r0, r3
 8007630:	f7fe fa66 	bl	8005b00 <st_dword>
					fs->wflag = 1;
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	2201      	movs	r2, #1
 8007638:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800763a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800763c:	2b00      	cmp	r3, #0
 800763e:	d037      	beq.n	80076b0 <f_open+0x1d4>
						dw = fs->winsect;
 8007640:	693b      	ldr	r3, [r7, #16]
 8007642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007644:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8007646:	f107 0314 	add.w	r3, r7, #20
 800764a:	2200      	movs	r2, #0
 800764c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800764e:	4618      	mov	r0, r3
 8007650:	f7fe feff 	bl	8006452 <remove_chain>
 8007654:	4603      	mov	r3, r0
 8007656:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800765a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800765e:	2b00      	cmp	r3, #0
 8007660:	d126      	bne.n	80076b0 <f_open+0x1d4>
							res = move_window(fs, dw);
 8007662:	693b      	ldr	r3, [r7, #16]
 8007664:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007666:	4618      	mov	r0, r3
 8007668:	f7fe fca4 	bl	8005fb4 <move_window>
 800766c:	4603      	mov	r3, r0
 800766e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8007672:	693b      	ldr	r3, [r7, #16]
 8007674:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007676:	3a01      	subs	r2, #1
 8007678:	60da      	str	r2, [r3, #12]
 800767a:	e019      	b.n	80076b0 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800767c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007680:	2b00      	cmp	r3, #0
 8007682:	d115      	bne.n	80076b0 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007684:	7ebb      	ldrb	r3, [r7, #26]
 8007686:	f003 0310 	and.w	r3, r3, #16
 800768a:	2b00      	cmp	r3, #0
 800768c:	d003      	beq.n	8007696 <f_open+0x1ba>
					res = FR_NO_FILE;
 800768e:	2304      	movs	r3, #4
 8007690:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007694:	e00c      	b.n	80076b0 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8007696:	79fb      	ldrb	r3, [r7, #7]
 8007698:	f003 0302 	and.w	r3, r3, #2
 800769c:	2b00      	cmp	r3, #0
 800769e:	d007      	beq.n	80076b0 <f_open+0x1d4>
 80076a0:	7ebb      	ldrb	r3, [r7, #26]
 80076a2:	f003 0301 	and.w	r3, r3, #1
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d002      	beq.n	80076b0 <f_open+0x1d4>
						res = FR_DENIED;
 80076aa:	2307      	movs	r3, #7
 80076ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80076b0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d128      	bne.n	800770a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80076b8:	79fb      	ldrb	r3, [r7, #7]
 80076ba:	f003 0308 	and.w	r3, r3, #8
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d003      	beq.n	80076ca <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80076c2:	79fb      	ldrb	r3, [r7, #7]
 80076c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076c8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80076d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80076d8:	79fb      	ldrb	r3, [r7, #7]
 80076da:	f023 0301 	bic.w	r3, r3, #1
 80076de:	2b00      	cmp	r3, #0
 80076e0:	bf14      	ite	ne
 80076e2:	2301      	movne	r3, #1
 80076e4:	2300      	moveq	r3, #0
 80076e6:	b2db      	uxtb	r3, r3
 80076e8:	461a      	mov	r2, r3
 80076ea:	f107 0314 	add.w	r3, r7, #20
 80076ee:	4611      	mov	r1, r2
 80076f0:	4618      	mov	r0, r3
 80076f2:	f7fe fb2d 	bl	8005d50 <inc_lock>
 80076f6:	4602      	mov	r2, r0
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	691b      	ldr	r3, [r3, #16]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d102      	bne.n	800770a <f_open+0x22e>
 8007704:	2302      	movs	r3, #2
 8007706:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800770a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800770e:	2b00      	cmp	r3, #0
 8007710:	f040 8095 	bne.w	800783e <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007714:	693b      	ldr	r3, [r7, #16]
 8007716:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007718:	4611      	mov	r1, r2
 800771a:	4618      	mov	r0, r3
 800771c:	f7ff f951 	bl	80069c2 <ld_clust>
 8007720:	4602      	mov	r2, r0
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8007726:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007728:	331c      	adds	r3, #28
 800772a:	4618      	mov	r0, r3
 800772c:	f7fe f9aa 	bl	8005a84 <ld_dword>
 8007730:	4602      	mov	r2, r0
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	2200      	movs	r2, #0
 800773a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800773c:	693a      	ldr	r2, [r7, #16]
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8007742:	693b      	ldr	r3, [r7, #16]
 8007744:	88da      	ldrh	r2, [r3, #6]
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	79fa      	ldrb	r2, [r7, #7]
 800774e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2200      	movs	r2, #0
 8007754:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	2200      	movs	r2, #0
 800775a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2200      	movs	r2, #0
 8007760:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	3330      	adds	r3, #48	; 0x30
 8007766:	f44f 7200 	mov.w	r2, #512	; 0x200
 800776a:	2100      	movs	r1, #0
 800776c:	4618      	mov	r0, r3
 800776e:	f7fe fa14 	bl	8005b9a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8007772:	79fb      	ldrb	r3, [r7, #7]
 8007774:	f003 0320 	and.w	r3, r3, #32
 8007778:	2b00      	cmp	r3, #0
 800777a:	d060      	beq.n	800783e <f_open+0x362>
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	68db      	ldr	r3, [r3, #12]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d05c      	beq.n	800783e <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	68da      	ldr	r2, [r3, #12]
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800778c:	693b      	ldr	r3, [r7, #16]
 800778e:	895b      	ldrh	r3, [r3, #10]
 8007790:	025b      	lsls	r3, r3, #9
 8007792:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	689b      	ldr	r3, [r3, #8]
 8007798:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	68db      	ldr	r3, [r3, #12]
 800779e:	657b      	str	r3, [r7, #84]	; 0x54
 80077a0:	e016      	b.n	80077d0 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80077a6:	4618      	mov	r0, r3
 80077a8:	f7fe fcbf 	bl	800612a <get_fat>
 80077ac:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80077ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80077b0:	2b01      	cmp	r3, #1
 80077b2:	d802      	bhi.n	80077ba <f_open+0x2de>
 80077b4:	2302      	movs	r3, #2
 80077b6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80077ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80077bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80077c0:	d102      	bne.n	80077c8 <f_open+0x2ec>
 80077c2:	2301      	movs	r3, #1
 80077c4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80077c8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80077ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80077cc:	1ad3      	subs	r3, r2, r3
 80077ce:	657b      	str	r3, [r7, #84]	; 0x54
 80077d0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d103      	bne.n	80077e0 <f_open+0x304>
 80077d8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80077da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80077dc:	429a      	cmp	r2, r3
 80077de:	d8e0      	bhi.n	80077a2 <f_open+0x2c6>
				}
				fp->clust = clst;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80077e4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80077e6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d127      	bne.n	800783e <f_open+0x362>
 80077ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80077f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d022      	beq.n	800783e <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80077fc:	4618      	mov	r0, r3
 80077fe:	f7fe fc75 	bl	80060ec <clust2sect>
 8007802:	6478      	str	r0, [r7, #68]	; 0x44
 8007804:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007806:	2b00      	cmp	r3, #0
 8007808:	d103      	bne.n	8007812 <f_open+0x336>
						res = FR_INT_ERR;
 800780a:	2302      	movs	r3, #2
 800780c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007810:	e015      	b.n	800783e <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007812:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007814:	0a5a      	lsrs	r2, r3, #9
 8007816:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007818:	441a      	add	r2, r3
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	7858      	ldrb	r0, [r3, #1]
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	6a1a      	ldr	r2, [r3, #32]
 800782c:	2301      	movs	r3, #1
 800782e:	f7fe f8b3 	bl	8005998 <disk_read>
 8007832:	4603      	mov	r3, r0
 8007834:	2b00      	cmp	r3, #0
 8007836:	d002      	beq.n	800783e <f_open+0x362>
 8007838:	2301      	movs	r3, #1
 800783a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800783e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007842:	2b00      	cmp	r3, #0
 8007844:	d002      	beq.n	800784c <f_open+0x370>
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	2200      	movs	r2, #0
 800784a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800784c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8007850:	4618      	mov	r0, r3
 8007852:	3760      	adds	r7, #96	; 0x60
 8007854:	46bd      	mov	sp, r7
 8007856:	bd80      	pop	{r7, pc}

08007858 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b08c      	sub	sp, #48	; 0x30
 800785c:	af00      	add	r7, sp, #0
 800785e:	60f8      	str	r0, [r7, #12]
 8007860:	60b9      	str	r1, [r7, #8]
 8007862:	607a      	str	r2, [r7, #4]
 8007864:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	2200      	movs	r2, #0
 800786e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	f107 0210 	add.w	r2, r7, #16
 8007876:	4611      	mov	r1, r2
 8007878:	4618      	mov	r0, r3
 800787a:	f7ff fdb3 	bl	80073e4 <validate>
 800787e:	4603      	mov	r3, r0
 8007880:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007884:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007888:	2b00      	cmp	r3, #0
 800788a:	d107      	bne.n	800789c <f_write+0x44>
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	7d5b      	ldrb	r3, [r3, #21]
 8007890:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8007894:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007898:	2b00      	cmp	r3, #0
 800789a:	d002      	beq.n	80078a2 <f_write+0x4a>
 800789c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80078a0:	e14b      	b.n	8007b3a <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	7d1b      	ldrb	r3, [r3, #20]
 80078a6:	f003 0302 	and.w	r3, r3, #2
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d101      	bne.n	80078b2 <f_write+0x5a>
 80078ae:	2307      	movs	r3, #7
 80078b0:	e143      	b.n	8007b3a <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	699a      	ldr	r2, [r3, #24]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	441a      	add	r2, r3
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	699b      	ldr	r3, [r3, #24]
 80078be:	429a      	cmp	r2, r3
 80078c0:	f080 812d 	bcs.w	8007b1e <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	699b      	ldr	r3, [r3, #24]
 80078c8:	43db      	mvns	r3, r3
 80078ca:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80078cc:	e127      	b.n	8007b1e <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	699b      	ldr	r3, [r3, #24]
 80078d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	f040 80e3 	bne.w	8007aa2 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	699b      	ldr	r3, [r3, #24]
 80078e0:	0a5b      	lsrs	r3, r3, #9
 80078e2:	693a      	ldr	r2, [r7, #16]
 80078e4:	8952      	ldrh	r2, [r2, #10]
 80078e6:	3a01      	subs	r2, #1
 80078e8:	4013      	ands	r3, r2
 80078ea:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80078ec:	69bb      	ldr	r3, [r7, #24]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d143      	bne.n	800797a <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	699b      	ldr	r3, [r3, #24]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d10c      	bne.n	8007914 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	689b      	ldr	r3, [r3, #8]
 80078fe:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8007900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007902:	2b00      	cmp	r3, #0
 8007904:	d11a      	bne.n	800793c <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2100      	movs	r1, #0
 800790a:	4618      	mov	r0, r3
 800790c:	f7fe fe06 	bl	800651c <create_chain>
 8007910:	62b8      	str	r0, [r7, #40]	; 0x28
 8007912:	e013      	b.n	800793c <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007918:	2b00      	cmp	r3, #0
 800791a:	d007      	beq.n	800792c <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	699b      	ldr	r3, [r3, #24]
 8007920:	4619      	mov	r1, r3
 8007922:	68f8      	ldr	r0, [r7, #12]
 8007924:	f7fe fe92 	bl	800664c <clmt_clust>
 8007928:	62b8      	str	r0, [r7, #40]	; 0x28
 800792a:	e007      	b.n	800793c <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800792c:	68fa      	ldr	r2, [r7, #12]
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	69db      	ldr	r3, [r3, #28]
 8007932:	4619      	mov	r1, r3
 8007934:	4610      	mov	r0, r2
 8007936:	f7fe fdf1 	bl	800651c <create_chain>
 800793a:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800793c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800793e:	2b00      	cmp	r3, #0
 8007940:	f000 80f2 	beq.w	8007b28 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8007944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007946:	2b01      	cmp	r3, #1
 8007948:	d104      	bne.n	8007954 <f_write+0xfc>
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2202      	movs	r2, #2
 800794e:	755a      	strb	r2, [r3, #21]
 8007950:	2302      	movs	r3, #2
 8007952:	e0f2      	b.n	8007b3a <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007956:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800795a:	d104      	bne.n	8007966 <f_write+0x10e>
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2201      	movs	r2, #1
 8007960:	755a      	strb	r2, [r3, #21]
 8007962:	2301      	movs	r3, #1
 8007964:	e0e9      	b.n	8007b3a <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800796a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d102      	bne.n	800797a <f_write+0x122>
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007978:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	7d1b      	ldrb	r3, [r3, #20]
 800797e:	b25b      	sxtb	r3, r3
 8007980:	2b00      	cmp	r3, #0
 8007982:	da18      	bge.n	80079b6 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	7858      	ldrb	r0, [r3, #1]
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	6a1a      	ldr	r2, [r3, #32]
 8007992:	2301      	movs	r3, #1
 8007994:	f7fe f820 	bl	80059d8 <disk_write>
 8007998:	4603      	mov	r3, r0
 800799a:	2b00      	cmp	r3, #0
 800799c:	d004      	beq.n	80079a8 <f_write+0x150>
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2201      	movs	r2, #1
 80079a2:	755a      	strb	r2, [r3, #21]
 80079a4:	2301      	movs	r3, #1
 80079a6:	e0c8      	b.n	8007b3a <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	7d1b      	ldrb	r3, [r3, #20]
 80079ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80079b0:	b2da      	uxtb	r2, r3
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80079b6:	693a      	ldr	r2, [r7, #16]
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	69db      	ldr	r3, [r3, #28]
 80079bc:	4619      	mov	r1, r3
 80079be:	4610      	mov	r0, r2
 80079c0:	f7fe fb94 	bl	80060ec <clust2sect>
 80079c4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d104      	bne.n	80079d6 <f_write+0x17e>
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2202      	movs	r2, #2
 80079d0:	755a      	strb	r2, [r3, #21]
 80079d2:	2302      	movs	r3, #2
 80079d4:	e0b1      	b.n	8007b3a <f_write+0x2e2>
			sect += csect;
 80079d6:	697a      	ldr	r2, [r7, #20]
 80079d8:	69bb      	ldr	r3, [r7, #24]
 80079da:	4413      	add	r3, r2
 80079dc:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	0a5b      	lsrs	r3, r3, #9
 80079e2:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80079e4:	6a3b      	ldr	r3, [r7, #32]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d03c      	beq.n	8007a64 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80079ea:	69ba      	ldr	r2, [r7, #24]
 80079ec:	6a3b      	ldr	r3, [r7, #32]
 80079ee:	4413      	add	r3, r2
 80079f0:	693a      	ldr	r2, [r7, #16]
 80079f2:	8952      	ldrh	r2, [r2, #10]
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d905      	bls.n	8007a04 <f_write+0x1ac>
					cc = fs->csize - csect;
 80079f8:	693b      	ldr	r3, [r7, #16]
 80079fa:	895b      	ldrh	r3, [r3, #10]
 80079fc:	461a      	mov	r2, r3
 80079fe:	69bb      	ldr	r3, [r7, #24]
 8007a00:	1ad3      	subs	r3, r2, r3
 8007a02:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007a04:	693b      	ldr	r3, [r7, #16]
 8007a06:	7858      	ldrb	r0, [r3, #1]
 8007a08:	6a3b      	ldr	r3, [r7, #32]
 8007a0a:	697a      	ldr	r2, [r7, #20]
 8007a0c:	69f9      	ldr	r1, [r7, #28]
 8007a0e:	f7fd ffe3 	bl	80059d8 <disk_write>
 8007a12:	4603      	mov	r3, r0
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d004      	beq.n	8007a22 <f_write+0x1ca>
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	2201      	movs	r2, #1
 8007a1c:	755a      	strb	r2, [r3, #21]
 8007a1e:	2301      	movs	r3, #1
 8007a20:	e08b      	b.n	8007b3a <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	6a1a      	ldr	r2, [r3, #32]
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	1ad3      	subs	r3, r2, r3
 8007a2a:	6a3a      	ldr	r2, [r7, #32]
 8007a2c:	429a      	cmp	r2, r3
 8007a2e:	d915      	bls.n	8007a5c <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	6a1a      	ldr	r2, [r3, #32]
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	1ad3      	subs	r3, r2, r3
 8007a3e:	025b      	lsls	r3, r3, #9
 8007a40:	69fa      	ldr	r2, [r7, #28]
 8007a42:	4413      	add	r3, r2
 8007a44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007a48:	4619      	mov	r1, r3
 8007a4a:	f7fe f885 	bl	8005b58 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	7d1b      	ldrb	r3, [r3, #20]
 8007a52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a56:	b2da      	uxtb	r2, r3
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8007a5c:	6a3b      	ldr	r3, [r7, #32]
 8007a5e:	025b      	lsls	r3, r3, #9
 8007a60:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8007a62:	e03f      	b.n	8007ae4 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	6a1b      	ldr	r3, [r3, #32]
 8007a68:	697a      	ldr	r2, [r7, #20]
 8007a6a:	429a      	cmp	r2, r3
 8007a6c:	d016      	beq.n	8007a9c <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	699a      	ldr	r2, [r3, #24]
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007a76:	429a      	cmp	r2, r3
 8007a78:	d210      	bcs.n	8007a9c <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8007a7a:	693b      	ldr	r3, [r7, #16]
 8007a7c:	7858      	ldrb	r0, [r3, #1]
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007a84:	2301      	movs	r3, #1
 8007a86:	697a      	ldr	r2, [r7, #20]
 8007a88:	f7fd ff86 	bl	8005998 <disk_read>
 8007a8c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d004      	beq.n	8007a9c <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	2201      	movs	r2, #1
 8007a96:	755a      	strb	r2, [r3, #21]
 8007a98:	2301      	movs	r3, #1
 8007a9a:	e04e      	b.n	8007b3a <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	697a      	ldr	r2, [r7, #20]
 8007aa0:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	699b      	ldr	r3, [r3, #24]
 8007aa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007aaa:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8007aae:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8007ab0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	429a      	cmp	r2, r3
 8007ab6:	d901      	bls.n	8007abc <f_write+0x264>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	699b      	ldr	r3, [r3, #24]
 8007ac6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007aca:	4413      	add	r3, r2
 8007acc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ace:	69f9      	ldr	r1, [r7, #28]
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	f7fe f841 	bl	8005b58 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	7d1b      	ldrb	r3, [r3, #20]
 8007ada:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007ade:	b2da      	uxtb	r2, r3
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8007ae4:	69fa      	ldr	r2, [r7, #28]
 8007ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ae8:	4413      	add	r3, r2
 8007aea:	61fb      	str	r3, [r7, #28]
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	699a      	ldr	r2, [r3, #24]
 8007af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af2:	441a      	add	r2, r3
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	619a      	str	r2, [r3, #24]
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	68da      	ldr	r2, [r3, #12]
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	699b      	ldr	r3, [r3, #24]
 8007b00:	429a      	cmp	r2, r3
 8007b02:	bf38      	it	cc
 8007b04:	461a      	movcc	r2, r3
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	60da      	str	r2, [r3, #12]
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	681a      	ldr	r2, [r3, #0]
 8007b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b10:	441a      	add	r2, r3
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	601a      	str	r2, [r3, #0]
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b1a:	1ad3      	subs	r3, r2, r3
 8007b1c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	f47f aed4 	bne.w	80078ce <f_write+0x76>
 8007b26:	e000      	b.n	8007b2a <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007b28:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	7d1b      	ldrb	r3, [r3, #20]
 8007b2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b32:	b2da      	uxtb	r2, r3
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8007b38:	2300      	movs	r3, #0
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3730      	adds	r7, #48	; 0x30
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}

08007b42 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8007b42:	b580      	push	{r7, lr}
 8007b44:	b086      	sub	sp, #24
 8007b46:	af00      	add	r7, sp, #0
 8007b48:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	f107 0208 	add.w	r2, r7, #8
 8007b50:	4611      	mov	r1, r2
 8007b52:	4618      	mov	r0, r3
 8007b54:	f7ff fc46 	bl	80073e4 <validate>
 8007b58:	4603      	mov	r3, r0
 8007b5a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007b5c:	7dfb      	ldrb	r3, [r7, #23]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d168      	bne.n	8007c34 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	7d1b      	ldrb	r3, [r3, #20]
 8007b66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d062      	beq.n	8007c34 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	7d1b      	ldrb	r3, [r3, #20]
 8007b72:	b25b      	sxtb	r3, r3
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	da15      	bge.n	8007ba4 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	7858      	ldrb	r0, [r3, #1]
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6a1a      	ldr	r2, [r3, #32]
 8007b86:	2301      	movs	r3, #1
 8007b88:	f7fd ff26 	bl	80059d8 <disk_write>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d001      	beq.n	8007b96 <f_sync+0x54>
 8007b92:	2301      	movs	r3, #1
 8007b94:	e04f      	b.n	8007c36 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	7d1b      	ldrb	r3, [r3, #20]
 8007b9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b9e:	b2da      	uxtb	r2, r3
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8007ba4:	f7fd f992 	bl	8004ecc <get_fattime>
 8007ba8:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8007baa:	68ba      	ldr	r2, [r7, #8]
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bb0:	4619      	mov	r1, r3
 8007bb2:	4610      	mov	r0, r2
 8007bb4:	f7fe f9fe 	bl	8005fb4 <move_window>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8007bbc:	7dfb      	ldrb	r3, [r7, #23]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d138      	bne.n	8007c34 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bc6:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	330b      	adds	r3, #11
 8007bcc:	781a      	ldrb	r2, [r3, #0]
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	330b      	adds	r3, #11
 8007bd2:	f042 0220 	orr.w	r2, r2, #32
 8007bd6:	b2d2      	uxtb	r2, r2
 8007bd8:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6818      	ldr	r0, [r3, #0]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	689b      	ldr	r3, [r3, #8]
 8007be2:	461a      	mov	r2, r3
 8007be4:	68f9      	ldr	r1, [r7, #12]
 8007be6:	f7fe ff0b 	bl	8006a00 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	f103 021c 	add.w	r2, r3, #28
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	68db      	ldr	r3, [r3, #12]
 8007bf4:	4619      	mov	r1, r3
 8007bf6:	4610      	mov	r0, r2
 8007bf8:	f7fd ff82 	bl	8005b00 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	3316      	adds	r3, #22
 8007c00:	6939      	ldr	r1, [r7, #16]
 8007c02:	4618      	mov	r0, r3
 8007c04:	f7fd ff7c 	bl	8005b00 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	3312      	adds	r3, #18
 8007c0c:	2100      	movs	r1, #0
 8007c0e:	4618      	mov	r0, r3
 8007c10:	f7fd ff5b 	bl	8005aca <st_word>
					fs->wflag = 1;
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	2201      	movs	r2, #1
 8007c18:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	f7fe f9f7 	bl	8006010 <sync_fs>
 8007c22:	4603      	mov	r3, r0
 8007c24:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	7d1b      	ldrb	r3, [r3, #20]
 8007c2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c2e:	b2da      	uxtb	r2, r3
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8007c34:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3718      	adds	r7, #24
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}

08007c3e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8007c3e:	b580      	push	{r7, lr}
 8007c40:	b084      	sub	sp, #16
 8007c42:	af00      	add	r7, sp, #0
 8007c44:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f7ff ff7b 	bl	8007b42 <f_sync>
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8007c50:	7bfb      	ldrb	r3, [r7, #15]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d118      	bne.n	8007c88 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f107 0208 	add.w	r2, r7, #8
 8007c5c:	4611      	mov	r1, r2
 8007c5e:	4618      	mov	r0, r3
 8007c60:	f7ff fbc0 	bl	80073e4 <validate>
 8007c64:	4603      	mov	r3, r0
 8007c66:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007c68:	7bfb      	ldrb	r3, [r7, #15]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d10c      	bne.n	8007c88 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	691b      	ldr	r3, [r3, #16]
 8007c72:	4618      	mov	r0, r3
 8007c74:	f7fe f8fa 	bl	8005e6c <dec_lock>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8007c7c:	7bfb      	ldrb	r3, [r7, #15]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d102      	bne.n	8007c88 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2200      	movs	r2, #0
 8007c86:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8007c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3710      	adds	r7, #16
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}

08007c92 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8007c92:	b580      	push	{r7, lr}
 8007c94:	b090      	sub	sp, #64	; 0x40
 8007c96:	af00      	add	r7, sp, #0
 8007c98:	6078      	str	r0, [r7, #4]
 8007c9a:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 8007c9c:	f107 010c 	add.w	r1, r7, #12
 8007ca0:	1d3b      	adds	r3, r7, #4
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	f7ff f951 	bl	8006f4c <find_volume>
 8007caa:	4603      	mov	r3, r0
 8007cac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 8007cb0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d11f      	bne.n	8007cf8 <f_stat+0x66>
		INIT_NAMBUF(dj.obj.fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8007cb8:	687a      	ldr	r2, [r7, #4]
 8007cba:	f107 030c 	add.w	r3, r7, #12
 8007cbe:	4611      	mov	r1, r2
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	f7ff f837 	bl	8006d34 <follow_path>
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {				/* Follow completed */
 8007ccc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d111      	bne.n	8007cf8 <f_stat+0x66>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 8007cd4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8007cd8:	b25b      	sxtb	r3, r3
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	da03      	bge.n	8007ce6 <f_stat+0x54>
				res = FR_INVALID_NAME;
 8007cde:	2306      	movs	r3, #6
 8007ce0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8007ce4:	e008      	b.n	8007cf8 <f_stat+0x66>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d005      	beq.n	8007cf8 <f_stat+0x66>
 8007cec:	f107 030c 	add.w	r3, r7, #12
 8007cf0:	6839      	ldr	r1, [r7, #0]
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f7fe ff2b 	bl	8006b4e <get_fileinfo>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 8007cf8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	3740      	adds	r7, #64	; 0x40
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}

08007d04 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b096      	sub	sp, #88	; 0x58
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8007d0c:	f107 0108 	add.w	r1, r7, #8
 8007d10:	1d3b      	adds	r3, r7, #4
 8007d12:	2202      	movs	r2, #2
 8007d14:	4618      	mov	r0, r3
 8007d16:	f7ff f919 	bl	8006f4c <find_volume>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 8007d24:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	f040 80ec 	bne.w	8007f06 <f_mkdir+0x202>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 8007d2e:	687a      	ldr	r2, [r7, #4]
 8007d30:	f107 030c 	add.w	r3, r7, #12
 8007d34:	4611      	mov	r1, r2
 8007d36:	4618      	mov	r0, r3
 8007d38:	f7fe fffc 	bl	8006d34 <follow_path>
 8007d3c:	4603      	mov	r3, r0
 8007d3e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 8007d42:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d102      	bne.n	8007d50 <f_mkdir+0x4c>
 8007d4a:	2308      	movs	r3, #8
 8007d4c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 8007d50:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007d54:	2b04      	cmp	r3, #4
 8007d56:	f040 80d6 	bne.w	8007f06 <f_mkdir+0x202>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 8007d5a:	f107 030c 	add.w	r3, r7, #12
 8007d5e:	2100      	movs	r1, #0
 8007d60:	4618      	mov	r0, r3
 8007d62:	f7fe fbdb 	bl	800651c <create_chain>
 8007d66:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	895b      	ldrh	r3, [r3, #10]
 8007d6c:	025b      	lsls	r3, r3, #9
 8007d6e:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 8007d70:	2300      	movs	r3, #0
 8007d72:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8007d76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d102      	bne.n	8007d82 <f_mkdir+0x7e>
 8007d7c:	2307      	movs	r3, #7
 8007d7e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8007d82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d84:	2b01      	cmp	r3, #1
 8007d86:	d102      	bne.n	8007d8e <f_mkdir+0x8a>
 8007d88:	2302      	movs	r3, #2
 8007d8a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007d8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d94:	d102      	bne.n	8007d9c <f_mkdir+0x98>
 8007d96:	2301      	movs	r3, #1
 8007d98:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 8007d9c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d106      	bne.n	8007db2 <f_mkdir+0xae>
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	4618      	mov	r0, r3
 8007da8:	f7fe f8c0 	bl	8005f2c <sync_window>
 8007dac:	4603      	mov	r3, r0
 8007dae:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 8007db2:	f7fd f88b 	bl	8004ecc <get_fattime>
 8007db6:	6438      	str	r0, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 8007db8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d16a      	bne.n	8007e96 <f_mkdir+0x192>
				dsc = clust2sect(fs, dcl);
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	f7fe f991 	bl	80060ec <clust2sect>
 8007dca:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	3330      	adds	r3, #48	; 0x30
 8007dd0:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 8007dd2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007dd6:	2100      	movs	r1, #0
 8007dd8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007dda:	f7fd fede 	bl	8005b9a <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8007dde:	220b      	movs	r2, #11
 8007de0:	2120      	movs	r1, #32
 8007de2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007de4:	f7fd fed9 	bl	8005b9a <mem_set>
					dir[DIR_Name] = '.';
 8007de8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007dea:	222e      	movs	r2, #46	; 0x2e
 8007dec:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8007dee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007df0:	330b      	adds	r3, #11
 8007df2:	2210      	movs	r2, #16
 8007df4:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8007df6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007df8:	3316      	adds	r3, #22
 8007dfa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	f7fd fe7f 	bl	8005b00 <st_dword>
					st_clust(fs, dir, dcl);
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007e06:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007e08:	4618      	mov	r0, r3
 8007e0a:	f7fe fdf9 	bl	8006a00 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 8007e0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e10:	3320      	adds	r3, #32
 8007e12:	2220      	movs	r2, #32
 8007e14:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007e16:	4618      	mov	r0, r3
 8007e18:	f7fd fe9e 	bl	8005b58 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 8007e1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e1e:	3321      	adds	r3, #33	; 0x21
 8007e20:	222e      	movs	r2, #46	; 0x2e
 8007e22:	701a      	strb	r2, [r3, #0]
 8007e24:	697b      	ldr	r3, [r7, #20]
 8007e26:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	781b      	ldrb	r3, [r3, #0]
 8007e2c:	2b03      	cmp	r3, #3
 8007e2e:	d106      	bne.n	8007e3e <f_mkdir+0x13a>
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e34:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e36:	429a      	cmp	r2, r3
 8007e38:	d101      	bne.n	8007e3e <f_mkdir+0x13a>
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 8007e3e:	68b8      	ldr	r0, [r7, #8]
 8007e40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e42:	3320      	adds	r3, #32
 8007e44:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e46:	4619      	mov	r1, r3
 8007e48:	f7fe fdda 	bl	8006a00 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	895b      	ldrh	r3, [r3, #10]
 8007e50:	653b      	str	r3, [r7, #80]	; 0x50
 8007e52:	e01b      	b.n	8007e8c <f_mkdir+0x188>
					fs->winsect = dsc++;
 8007e54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e56:	1c5a      	adds	r2, r3, #1
 8007e58:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007e5a:	68ba      	ldr	r2, [r7, #8]
 8007e5c:	62d3      	str	r3, [r2, #44]	; 0x2c
					fs->wflag = 1;
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	2201      	movs	r2, #1
 8007e62:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	4618      	mov	r0, r3
 8007e68:	f7fe f860 	bl	8005f2c <sync_window>
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 8007e72:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d10c      	bne.n	8007e94 <f_mkdir+0x190>
					mem_set(dir, 0, SS(fs));
 8007e7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e7e:	2100      	movs	r1, #0
 8007e80:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007e82:	f7fd fe8a 	bl	8005b9a <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8007e86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e88:	3b01      	subs	r3, #1
 8007e8a:	653b      	str	r3, [r7, #80]	; 0x50
 8007e8c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d1e0      	bne.n	8007e54 <f_mkdir+0x150>
 8007e92:	e000      	b.n	8007e96 <f_mkdir+0x192>
					if (res != FR_OK) break;
 8007e94:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 8007e96:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d107      	bne.n	8007eae <f_mkdir+0x1aa>
				res = dir_register(&dj);	/* Register the object to the directoy */
 8007e9e:	f107 030c 	add.w	r3, r7, #12
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	f7fe fe21 	bl	8006aea <dir_register>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 8007eae:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d120      	bne.n	8007ef8 <f_mkdir+0x1f4>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 8007eb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007eb8:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 8007eba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ebc:	3316      	adds	r3, #22
 8007ebe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f7fd fe1d 	bl	8005b00 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007eca:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007ecc:	4618      	mov	r0, r3
 8007ece:	f7fe fd97 	bl	8006a00 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8007ed2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ed4:	330b      	adds	r3, #11
 8007ed6:	2210      	movs	r2, #16
 8007ed8:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	2201      	movs	r2, #1
 8007ede:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8007ee0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d10e      	bne.n	8007f06 <f_mkdir+0x202>
					res = sync_fs(fs);
 8007ee8:	68bb      	ldr	r3, [r7, #8]
 8007eea:	4618      	mov	r0, r3
 8007eec:	f7fe f890 	bl	8006010 <sync_fs>
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8007ef6:	e006      	b.n	8007f06 <f_mkdir+0x202>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8007ef8:	f107 030c 	add.w	r3, r7, #12
 8007efc:	2200      	movs	r2, #0
 8007efe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007f00:	4618      	mov	r0, r3
 8007f02:	f7fe faa6 	bl	8006452 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8007f06:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3758      	adds	r7, #88	; 0x58
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}
	...

08007f14 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b087      	sub	sp, #28
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	4613      	mov	r3, r2
 8007f20:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007f22:	2301      	movs	r3, #1
 8007f24:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007f26:	2300      	movs	r3, #0
 8007f28:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007f2a:	4b1f      	ldr	r3, [pc, #124]	; (8007fa8 <FATFS_LinkDriverEx+0x94>)
 8007f2c:	7a5b      	ldrb	r3, [r3, #9]
 8007f2e:	b2db      	uxtb	r3, r3
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d131      	bne.n	8007f98 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007f34:	4b1c      	ldr	r3, [pc, #112]	; (8007fa8 <FATFS_LinkDriverEx+0x94>)
 8007f36:	7a5b      	ldrb	r3, [r3, #9]
 8007f38:	b2db      	uxtb	r3, r3
 8007f3a:	461a      	mov	r2, r3
 8007f3c:	4b1a      	ldr	r3, [pc, #104]	; (8007fa8 <FATFS_LinkDriverEx+0x94>)
 8007f3e:	2100      	movs	r1, #0
 8007f40:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007f42:	4b19      	ldr	r3, [pc, #100]	; (8007fa8 <FATFS_LinkDriverEx+0x94>)
 8007f44:	7a5b      	ldrb	r3, [r3, #9]
 8007f46:	b2db      	uxtb	r3, r3
 8007f48:	4a17      	ldr	r2, [pc, #92]	; (8007fa8 <FATFS_LinkDriverEx+0x94>)
 8007f4a:	009b      	lsls	r3, r3, #2
 8007f4c:	4413      	add	r3, r2
 8007f4e:	68fa      	ldr	r2, [r7, #12]
 8007f50:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8007f52:	4b15      	ldr	r3, [pc, #84]	; (8007fa8 <FATFS_LinkDriverEx+0x94>)
 8007f54:	7a5b      	ldrb	r3, [r3, #9]
 8007f56:	b2db      	uxtb	r3, r3
 8007f58:	461a      	mov	r2, r3
 8007f5a:	4b13      	ldr	r3, [pc, #76]	; (8007fa8 <FATFS_LinkDriverEx+0x94>)
 8007f5c:	4413      	add	r3, r2
 8007f5e:	79fa      	ldrb	r2, [r7, #7]
 8007f60:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007f62:	4b11      	ldr	r3, [pc, #68]	; (8007fa8 <FATFS_LinkDriverEx+0x94>)
 8007f64:	7a5b      	ldrb	r3, [r3, #9]
 8007f66:	b2db      	uxtb	r3, r3
 8007f68:	1c5a      	adds	r2, r3, #1
 8007f6a:	b2d1      	uxtb	r1, r2
 8007f6c:	4a0e      	ldr	r2, [pc, #56]	; (8007fa8 <FATFS_LinkDriverEx+0x94>)
 8007f6e:	7251      	strb	r1, [r2, #9]
 8007f70:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007f72:	7dbb      	ldrb	r3, [r7, #22]
 8007f74:	3330      	adds	r3, #48	; 0x30
 8007f76:	b2da      	uxtb	r2, r3
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	3301      	adds	r3, #1
 8007f80:	223a      	movs	r2, #58	; 0x3a
 8007f82:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	3302      	adds	r3, #2
 8007f88:	222f      	movs	r2, #47	; 0x2f
 8007f8a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	3303      	adds	r3, #3
 8007f90:	2200      	movs	r2, #0
 8007f92:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007f94:	2300      	movs	r3, #0
 8007f96:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007f98:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	371c      	adds	r7, #28
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa4:	4770      	bx	lr
 8007fa6:	bf00      	nop
 8007fa8:	200000e8 	.word	0x200000e8

08007fac <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b082      	sub	sp, #8
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
 8007fb4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	6839      	ldr	r1, [r7, #0]
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f7ff ffaa 	bl	8007f14 <FATFS_LinkDriverEx>
 8007fc0:	4603      	mov	r3, r0
}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	3708      	adds	r7, #8
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bd80      	pop	{r7, pc}
	...

08007fcc <__errno>:
 8007fcc:	4b01      	ldr	r3, [pc, #4]	; (8007fd4 <__errno+0x8>)
 8007fce:	6818      	ldr	r0, [r3, #0]
 8007fd0:	4770      	bx	lr
 8007fd2:	bf00      	nop
 8007fd4:	20000024 	.word	0x20000024

08007fd8 <__libc_init_array>:
 8007fd8:	b570      	push	{r4, r5, r6, lr}
 8007fda:	4d0d      	ldr	r5, [pc, #52]	; (8008010 <__libc_init_array+0x38>)
 8007fdc:	4c0d      	ldr	r4, [pc, #52]	; (8008014 <__libc_init_array+0x3c>)
 8007fde:	1b64      	subs	r4, r4, r5
 8007fe0:	10a4      	asrs	r4, r4, #2
 8007fe2:	2600      	movs	r6, #0
 8007fe4:	42a6      	cmp	r6, r4
 8007fe6:	d109      	bne.n	8007ffc <__libc_init_array+0x24>
 8007fe8:	4d0b      	ldr	r5, [pc, #44]	; (8008018 <__libc_init_array+0x40>)
 8007fea:	4c0c      	ldr	r4, [pc, #48]	; (800801c <__libc_init_array+0x44>)
 8007fec:	f000 fc62 	bl	80088b4 <_init>
 8007ff0:	1b64      	subs	r4, r4, r5
 8007ff2:	10a4      	asrs	r4, r4, #2
 8007ff4:	2600      	movs	r6, #0
 8007ff6:	42a6      	cmp	r6, r4
 8007ff8:	d105      	bne.n	8008006 <__libc_init_array+0x2e>
 8007ffa:	bd70      	pop	{r4, r5, r6, pc}
 8007ffc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008000:	4798      	blx	r3
 8008002:	3601      	adds	r6, #1
 8008004:	e7ee      	b.n	8007fe4 <__libc_init_array+0xc>
 8008006:	f855 3b04 	ldr.w	r3, [r5], #4
 800800a:	4798      	blx	r3
 800800c:	3601      	adds	r6, #1
 800800e:	e7f2      	b.n	8007ff6 <__libc_init_array+0x1e>
 8008010:	08008a48 	.word	0x08008a48
 8008014:	08008a48 	.word	0x08008a48
 8008018:	08008a48 	.word	0x08008a48
 800801c:	08008a4c 	.word	0x08008a4c

08008020 <memset>:
 8008020:	4402      	add	r2, r0
 8008022:	4603      	mov	r3, r0
 8008024:	4293      	cmp	r3, r2
 8008026:	d100      	bne.n	800802a <memset+0xa>
 8008028:	4770      	bx	lr
 800802a:	f803 1b01 	strb.w	r1, [r3], #1
 800802e:	e7f9      	b.n	8008024 <memset+0x4>

08008030 <sniprintf>:
 8008030:	b40c      	push	{r2, r3}
 8008032:	b530      	push	{r4, r5, lr}
 8008034:	4b17      	ldr	r3, [pc, #92]	; (8008094 <sniprintf+0x64>)
 8008036:	1e0c      	subs	r4, r1, #0
 8008038:	681d      	ldr	r5, [r3, #0]
 800803a:	b09d      	sub	sp, #116	; 0x74
 800803c:	da08      	bge.n	8008050 <sniprintf+0x20>
 800803e:	238b      	movs	r3, #139	; 0x8b
 8008040:	602b      	str	r3, [r5, #0]
 8008042:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008046:	b01d      	add	sp, #116	; 0x74
 8008048:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800804c:	b002      	add	sp, #8
 800804e:	4770      	bx	lr
 8008050:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008054:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008058:	bf14      	ite	ne
 800805a:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800805e:	4623      	moveq	r3, r4
 8008060:	9304      	str	r3, [sp, #16]
 8008062:	9307      	str	r3, [sp, #28]
 8008064:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008068:	9002      	str	r0, [sp, #8]
 800806a:	9006      	str	r0, [sp, #24]
 800806c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008070:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008072:	ab21      	add	r3, sp, #132	; 0x84
 8008074:	a902      	add	r1, sp, #8
 8008076:	4628      	mov	r0, r5
 8008078:	9301      	str	r3, [sp, #4]
 800807a:	f000 f869 	bl	8008150 <_svfiprintf_r>
 800807e:	1c43      	adds	r3, r0, #1
 8008080:	bfbc      	itt	lt
 8008082:	238b      	movlt	r3, #139	; 0x8b
 8008084:	602b      	strlt	r3, [r5, #0]
 8008086:	2c00      	cmp	r4, #0
 8008088:	d0dd      	beq.n	8008046 <sniprintf+0x16>
 800808a:	9b02      	ldr	r3, [sp, #8]
 800808c:	2200      	movs	r2, #0
 800808e:	701a      	strb	r2, [r3, #0]
 8008090:	e7d9      	b.n	8008046 <sniprintf+0x16>
 8008092:	bf00      	nop
 8008094:	20000024 	.word	0x20000024

08008098 <__ssputs_r>:
 8008098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800809c:	688e      	ldr	r6, [r1, #8]
 800809e:	429e      	cmp	r6, r3
 80080a0:	4682      	mov	sl, r0
 80080a2:	460c      	mov	r4, r1
 80080a4:	4690      	mov	r8, r2
 80080a6:	461f      	mov	r7, r3
 80080a8:	d838      	bhi.n	800811c <__ssputs_r+0x84>
 80080aa:	898a      	ldrh	r2, [r1, #12]
 80080ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80080b0:	d032      	beq.n	8008118 <__ssputs_r+0x80>
 80080b2:	6825      	ldr	r5, [r4, #0]
 80080b4:	6909      	ldr	r1, [r1, #16]
 80080b6:	eba5 0901 	sub.w	r9, r5, r1
 80080ba:	6965      	ldr	r5, [r4, #20]
 80080bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80080c0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80080c4:	3301      	adds	r3, #1
 80080c6:	444b      	add	r3, r9
 80080c8:	106d      	asrs	r5, r5, #1
 80080ca:	429d      	cmp	r5, r3
 80080cc:	bf38      	it	cc
 80080ce:	461d      	movcc	r5, r3
 80080d0:	0553      	lsls	r3, r2, #21
 80080d2:	d531      	bpl.n	8008138 <__ssputs_r+0xa0>
 80080d4:	4629      	mov	r1, r5
 80080d6:	f000 fb47 	bl	8008768 <_malloc_r>
 80080da:	4606      	mov	r6, r0
 80080dc:	b950      	cbnz	r0, 80080f4 <__ssputs_r+0x5c>
 80080de:	230c      	movs	r3, #12
 80080e0:	f8ca 3000 	str.w	r3, [sl]
 80080e4:	89a3      	ldrh	r3, [r4, #12]
 80080e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080ea:	81a3      	strh	r3, [r4, #12]
 80080ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80080f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080f4:	6921      	ldr	r1, [r4, #16]
 80080f6:	464a      	mov	r2, r9
 80080f8:	f000 fabe 	bl	8008678 <memcpy>
 80080fc:	89a3      	ldrh	r3, [r4, #12]
 80080fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008102:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008106:	81a3      	strh	r3, [r4, #12]
 8008108:	6126      	str	r6, [r4, #16]
 800810a:	6165      	str	r5, [r4, #20]
 800810c:	444e      	add	r6, r9
 800810e:	eba5 0509 	sub.w	r5, r5, r9
 8008112:	6026      	str	r6, [r4, #0]
 8008114:	60a5      	str	r5, [r4, #8]
 8008116:	463e      	mov	r6, r7
 8008118:	42be      	cmp	r6, r7
 800811a:	d900      	bls.n	800811e <__ssputs_r+0x86>
 800811c:	463e      	mov	r6, r7
 800811e:	4632      	mov	r2, r6
 8008120:	6820      	ldr	r0, [r4, #0]
 8008122:	4641      	mov	r1, r8
 8008124:	f000 fab6 	bl	8008694 <memmove>
 8008128:	68a3      	ldr	r3, [r4, #8]
 800812a:	6822      	ldr	r2, [r4, #0]
 800812c:	1b9b      	subs	r3, r3, r6
 800812e:	4432      	add	r2, r6
 8008130:	60a3      	str	r3, [r4, #8]
 8008132:	6022      	str	r2, [r4, #0]
 8008134:	2000      	movs	r0, #0
 8008136:	e7db      	b.n	80080f0 <__ssputs_r+0x58>
 8008138:	462a      	mov	r2, r5
 800813a:	f000 fb6f 	bl	800881c <_realloc_r>
 800813e:	4606      	mov	r6, r0
 8008140:	2800      	cmp	r0, #0
 8008142:	d1e1      	bne.n	8008108 <__ssputs_r+0x70>
 8008144:	6921      	ldr	r1, [r4, #16]
 8008146:	4650      	mov	r0, sl
 8008148:	f000 fabe 	bl	80086c8 <_free_r>
 800814c:	e7c7      	b.n	80080de <__ssputs_r+0x46>
	...

08008150 <_svfiprintf_r>:
 8008150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008154:	4698      	mov	r8, r3
 8008156:	898b      	ldrh	r3, [r1, #12]
 8008158:	061b      	lsls	r3, r3, #24
 800815a:	b09d      	sub	sp, #116	; 0x74
 800815c:	4607      	mov	r7, r0
 800815e:	460d      	mov	r5, r1
 8008160:	4614      	mov	r4, r2
 8008162:	d50e      	bpl.n	8008182 <_svfiprintf_r+0x32>
 8008164:	690b      	ldr	r3, [r1, #16]
 8008166:	b963      	cbnz	r3, 8008182 <_svfiprintf_r+0x32>
 8008168:	2140      	movs	r1, #64	; 0x40
 800816a:	f000 fafd 	bl	8008768 <_malloc_r>
 800816e:	6028      	str	r0, [r5, #0]
 8008170:	6128      	str	r0, [r5, #16]
 8008172:	b920      	cbnz	r0, 800817e <_svfiprintf_r+0x2e>
 8008174:	230c      	movs	r3, #12
 8008176:	603b      	str	r3, [r7, #0]
 8008178:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800817c:	e0d1      	b.n	8008322 <_svfiprintf_r+0x1d2>
 800817e:	2340      	movs	r3, #64	; 0x40
 8008180:	616b      	str	r3, [r5, #20]
 8008182:	2300      	movs	r3, #0
 8008184:	9309      	str	r3, [sp, #36]	; 0x24
 8008186:	2320      	movs	r3, #32
 8008188:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800818c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008190:	2330      	movs	r3, #48	; 0x30
 8008192:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800833c <_svfiprintf_r+0x1ec>
 8008196:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800819a:	f04f 0901 	mov.w	r9, #1
 800819e:	4623      	mov	r3, r4
 80081a0:	469a      	mov	sl, r3
 80081a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081a6:	b10a      	cbz	r2, 80081ac <_svfiprintf_r+0x5c>
 80081a8:	2a25      	cmp	r2, #37	; 0x25
 80081aa:	d1f9      	bne.n	80081a0 <_svfiprintf_r+0x50>
 80081ac:	ebba 0b04 	subs.w	fp, sl, r4
 80081b0:	d00b      	beq.n	80081ca <_svfiprintf_r+0x7a>
 80081b2:	465b      	mov	r3, fp
 80081b4:	4622      	mov	r2, r4
 80081b6:	4629      	mov	r1, r5
 80081b8:	4638      	mov	r0, r7
 80081ba:	f7ff ff6d 	bl	8008098 <__ssputs_r>
 80081be:	3001      	adds	r0, #1
 80081c0:	f000 80aa 	beq.w	8008318 <_svfiprintf_r+0x1c8>
 80081c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081c6:	445a      	add	r2, fp
 80081c8:	9209      	str	r2, [sp, #36]	; 0x24
 80081ca:	f89a 3000 	ldrb.w	r3, [sl]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	f000 80a2 	beq.w	8008318 <_svfiprintf_r+0x1c8>
 80081d4:	2300      	movs	r3, #0
 80081d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80081da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081de:	f10a 0a01 	add.w	sl, sl, #1
 80081e2:	9304      	str	r3, [sp, #16]
 80081e4:	9307      	str	r3, [sp, #28]
 80081e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80081ea:	931a      	str	r3, [sp, #104]	; 0x68
 80081ec:	4654      	mov	r4, sl
 80081ee:	2205      	movs	r2, #5
 80081f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081f4:	4851      	ldr	r0, [pc, #324]	; (800833c <_svfiprintf_r+0x1ec>)
 80081f6:	f7f7 ffeb 	bl	80001d0 <memchr>
 80081fa:	9a04      	ldr	r2, [sp, #16]
 80081fc:	b9d8      	cbnz	r0, 8008236 <_svfiprintf_r+0xe6>
 80081fe:	06d0      	lsls	r0, r2, #27
 8008200:	bf44      	itt	mi
 8008202:	2320      	movmi	r3, #32
 8008204:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008208:	0711      	lsls	r1, r2, #28
 800820a:	bf44      	itt	mi
 800820c:	232b      	movmi	r3, #43	; 0x2b
 800820e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008212:	f89a 3000 	ldrb.w	r3, [sl]
 8008216:	2b2a      	cmp	r3, #42	; 0x2a
 8008218:	d015      	beq.n	8008246 <_svfiprintf_r+0xf6>
 800821a:	9a07      	ldr	r2, [sp, #28]
 800821c:	4654      	mov	r4, sl
 800821e:	2000      	movs	r0, #0
 8008220:	f04f 0c0a 	mov.w	ip, #10
 8008224:	4621      	mov	r1, r4
 8008226:	f811 3b01 	ldrb.w	r3, [r1], #1
 800822a:	3b30      	subs	r3, #48	; 0x30
 800822c:	2b09      	cmp	r3, #9
 800822e:	d94e      	bls.n	80082ce <_svfiprintf_r+0x17e>
 8008230:	b1b0      	cbz	r0, 8008260 <_svfiprintf_r+0x110>
 8008232:	9207      	str	r2, [sp, #28]
 8008234:	e014      	b.n	8008260 <_svfiprintf_r+0x110>
 8008236:	eba0 0308 	sub.w	r3, r0, r8
 800823a:	fa09 f303 	lsl.w	r3, r9, r3
 800823e:	4313      	orrs	r3, r2
 8008240:	9304      	str	r3, [sp, #16]
 8008242:	46a2      	mov	sl, r4
 8008244:	e7d2      	b.n	80081ec <_svfiprintf_r+0x9c>
 8008246:	9b03      	ldr	r3, [sp, #12]
 8008248:	1d19      	adds	r1, r3, #4
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	9103      	str	r1, [sp, #12]
 800824e:	2b00      	cmp	r3, #0
 8008250:	bfbb      	ittet	lt
 8008252:	425b      	neglt	r3, r3
 8008254:	f042 0202 	orrlt.w	r2, r2, #2
 8008258:	9307      	strge	r3, [sp, #28]
 800825a:	9307      	strlt	r3, [sp, #28]
 800825c:	bfb8      	it	lt
 800825e:	9204      	strlt	r2, [sp, #16]
 8008260:	7823      	ldrb	r3, [r4, #0]
 8008262:	2b2e      	cmp	r3, #46	; 0x2e
 8008264:	d10c      	bne.n	8008280 <_svfiprintf_r+0x130>
 8008266:	7863      	ldrb	r3, [r4, #1]
 8008268:	2b2a      	cmp	r3, #42	; 0x2a
 800826a:	d135      	bne.n	80082d8 <_svfiprintf_r+0x188>
 800826c:	9b03      	ldr	r3, [sp, #12]
 800826e:	1d1a      	adds	r2, r3, #4
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	9203      	str	r2, [sp, #12]
 8008274:	2b00      	cmp	r3, #0
 8008276:	bfb8      	it	lt
 8008278:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800827c:	3402      	adds	r4, #2
 800827e:	9305      	str	r3, [sp, #20]
 8008280:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800834c <_svfiprintf_r+0x1fc>
 8008284:	7821      	ldrb	r1, [r4, #0]
 8008286:	2203      	movs	r2, #3
 8008288:	4650      	mov	r0, sl
 800828a:	f7f7 ffa1 	bl	80001d0 <memchr>
 800828e:	b140      	cbz	r0, 80082a2 <_svfiprintf_r+0x152>
 8008290:	2340      	movs	r3, #64	; 0x40
 8008292:	eba0 000a 	sub.w	r0, r0, sl
 8008296:	fa03 f000 	lsl.w	r0, r3, r0
 800829a:	9b04      	ldr	r3, [sp, #16]
 800829c:	4303      	orrs	r3, r0
 800829e:	3401      	adds	r4, #1
 80082a0:	9304      	str	r3, [sp, #16]
 80082a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082a6:	4826      	ldr	r0, [pc, #152]	; (8008340 <_svfiprintf_r+0x1f0>)
 80082a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80082ac:	2206      	movs	r2, #6
 80082ae:	f7f7 ff8f 	bl	80001d0 <memchr>
 80082b2:	2800      	cmp	r0, #0
 80082b4:	d038      	beq.n	8008328 <_svfiprintf_r+0x1d8>
 80082b6:	4b23      	ldr	r3, [pc, #140]	; (8008344 <_svfiprintf_r+0x1f4>)
 80082b8:	bb1b      	cbnz	r3, 8008302 <_svfiprintf_r+0x1b2>
 80082ba:	9b03      	ldr	r3, [sp, #12]
 80082bc:	3307      	adds	r3, #7
 80082be:	f023 0307 	bic.w	r3, r3, #7
 80082c2:	3308      	adds	r3, #8
 80082c4:	9303      	str	r3, [sp, #12]
 80082c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082c8:	4433      	add	r3, r6
 80082ca:	9309      	str	r3, [sp, #36]	; 0x24
 80082cc:	e767      	b.n	800819e <_svfiprintf_r+0x4e>
 80082ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80082d2:	460c      	mov	r4, r1
 80082d4:	2001      	movs	r0, #1
 80082d6:	e7a5      	b.n	8008224 <_svfiprintf_r+0xd4>
 80082d8:	2300      	movs	r3, #0
 80082da:	3401      	adds	r4, #1
 80082dc:	9305      	str	r3, [sp, #20]
 80082de:	4619      	mov	r1, r3
 80082e0:	f04f 0c0a 	mov.w	ip, #10
 80082e4:	4620      	mov	r0, r4
 80082e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082ea:	3a30      	subs	r2, #48	; 0x30
 80082ec:	2a09      	cmp	r2, #9
 80082ee:	d903      	bls.n	80082f8 <_svfiprintf_r+0x1a8>
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d0c5      	beq.n	8008280 <_svfiprintf_r+0x130>
 80082f4:	9105      	str	r1, [sp, #20]
 80082f6:	e7c3      	b.n	8008280 <_svfiprintf_r+0x130>
 80082f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80082fc:	4604      	mov	r4, r0
 80082fe:	2301      	movs	r3, #1
 8008300:	e7f0      	b.n	80082e4 <_svfiprintf_r+0x194>
 8008302:	ab03      	add	r3, sp, #12
 8008304:	9300      	str	r3, [sp, #0]
 8008306:	462a      	mov	r2, r5
 8008308:	4b0f      	ldr	r3, [pc, #60]	; (8008348 <_svfiprintf_r+0x1f8>)
 800830a:	a904      	add	r1, sp, #16
 800830c:	4638      	mov	r0, r7
 800830e:	f3af 8000 	nop.w
 8008312:	1c42      	adds	r2, r0, #1
 8008314:	4606      	mov	r6, r0
 8008316:	d1d6      	bne.n	80082c6 <_svfiprintf_r+0x176>
 8008318:	89ab      	ldrh	r3, [r5, #12]
 800831a:	065b      	lsls	r3, r3, #25
 800831c:	f53f af2c 	bmi.w	8008178 <_svfiprintf_r+0x28>
 8008320:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008322:	b01d      	add	sp, #116	; 0x74
 8008324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008328:	ab03      	add	r3, sp, #12
 800832a:	9300      	str	r3, [sp, #0]
 800832c:	462a      	mov	r2, r5
 800832e:	4b06      	ldr	r3, [pc, #24]	; (8008348 <_svfiprintf_r+0x1f8>)
 8008330:	a904      	add	r1, sp, #16
 8008332:	4638      	mov	r0, r7
 8008334:	f000 f87a 	bl	800842c <_printf_i>
 8008338:	e7eb      	b.n	8008312 <_svfiprintf_r+0x1c2>
 800833a:	bf00      	nop
 800833c:	08008a0c 	.word	0x08008a0c
 8008340:	08008a16 	.word	0x08008a16
 8008344:	00000000 	.word	0x00000000
 8008348:	08008099 	.word	0x08008099
 800834c:	08008a12 	.word	0x08008a12

08008350 <_printf_common>:
 8008350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008354:	4616      	mov	r6, r2
 8008356:	4699      	mov	r9, r3
 8008358:	688a      	ldr	r2, [r1, #8]
 800835a:	690b      	ldr	r3, [r1, #16]
 800835c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008360:	4293      	cmp	r3, r2
 8008362:	bfb8      	it	lt
 8008364:	4613      	movlt	r3, r2
 8008366:	6033      	str	r3, [r6, #0]
 8008368:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800836c:	4607      	mov	r7, r0
 800836e:	460c      	mov	r4, r1
 8008370:	b10a      	cbz	r2, 8008376 <_printf_common+0x26>
 8008372:	3301      	adds	r3, #1
 8008374:	6033      	str	r3, [r6, #0]
 8008376:	6823      	ldr	r3, [r4, #0]
 8008378:	0699      	lsls	r1, r3, #26
 800837a:	bf42      	ittt	mi
 800837c:	6833      	ldrmi	r3, [r6, #0]
 800837e:	3302      	addmi	r3, #2
 8008380:	6033      	strmi	r3, [r6, #0]
 8008382:	6825      	ldr	r5, [r4, #0]
 8008384:	f015 0506 	ands.w	r5, r5, #6
 8008388:	d106      	bne.n	8008398 <_printf_common+0x48>
 800838a:	f104 0a19 	add.w	sl, r4, #25
 800838e:	68e3      	ldr	r3, [r4, #12]
 8008390:	6832      	ldr	r2, [r6, #0]
 8008392:	1a9b      	subs	r3, r3, r2
 8008394:	42ab      	cmp	r3, r5
 8008396:	dc26      	bgt.n	80083e6 <_printf_common+0x96>
 8008398:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800839c:	1e13      	subs	r3, r2, #0
 800839e:	6822      	ldr	r2, [r4, #0]
 80083a0:	bf18      	it	ne
 80083a2:	2301      	movne	r3, #1
 80083a4:	0692      	lsls	r2, r2, #26
 80083a6:	d42b      	bmi.n	8008400 <_printf_common+0xb0>
 80083a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80083ac:	4649      	mov	r1, r9
 80083ae:	4638      	mov	r0, r7
 80083b0:	47c0      	blx	r8
 80083b2:	3001      	adds	r0, #1
 80083b4:	d01e      	beq.n	80083f4 <_printf_common+0xa4>
 80083b6:	6823      	ldr	r3, [r4, #0]
 80083b8:	68e5      	ldr	r5, [r4, #12]
 80083ba:	6832      	ldr	r2, [r6, #0]
 80083bc:	f003 0306 	and.w	r3, r3, #6
 80083c0:	2b04      	cmp	r3, #4
 80083c2:	bf08      	it	eq
 80083c4:	1aad      	subeq	r5, r5, r2
 80083c6:	68a3      	ldr	r3, [r4, #8]
 80083c8:	6922      	ldr	r2, [r4, #16]
 80083ca:	bf0c      	ite	eq
 80083cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80083d0:	2500      	movne	r5, #0
 80083d2:	4293      	cmp	r3, r2
 80083d4:	bfc4      	itt	gt
 80083d6:	1a9b      	subgt	r3, r3, r2
 80083d8:	18ed      	addgt	r5, r5, r3
 80083da:	2600      	movs	r6, #0
 80083dc:	341a      	adds	r4, #26
 80083de:	42b5      	cmp	r5, r6
 80083e0:	d11a      	bne.n	8008418 <_printf_common+0xc8>
 80083e2:	2000      	movs	r0, #0
 80083e4:	e008      	b.n	80083f8 <_printf_common+0xa8>
 80083e6:	2301      	movs	r3, #1
 80083e8:	4652      	mov	r2, sl
 80083ea:	4649      	mov	r1, r9
 80083ec:	4638      	mov	r0, r7
 80083ee:	47c0      	blx	r8
 80083f0:	3001      	adds	r0, #1
 80083f2:	d103      	bne.n	80083fc <_printf_common+0xac>
 80083f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80083f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083fc:	3501      	adds	r5, #1
 80083fe:	e7c6      	b.n	800838e <_printf_common+0x3e>
 8008400:	18e1      	adds	r1, r4, r3
 8008402:	1c5a      	adds	r2, r3, #1
 8008404:	2030      	movs	r0, #48	; 0x30
 8008406:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800840a:	4422      	add	r2, r4
 800840c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008410:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008414:	3302      	adds	r3, #2
 8008416:	e7c7      	b.n	80083a8 <_printf_common+0x58>
 8008418:	2301      	movs	r3, #1
 800841a:	4622      	mov	r2, r4
 800841c:	4649      	mov	r1, r9
 800841e:	4638      	mov	r0, r7
 8008420:	47c0      	blx	r8
 8008422:	3001      	adds	r0, #1
 8008424:	d0e6      	beq.n	80083f4 <_printf_common+0xa4>
 8008426:	3601      	adds	r6, #1
 8008428:	e7d9      	b.n	80083de <_printf_common+0x8e>
	...

0800842c <_printf_i>:
 800842c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008430:	460c      	mov	r4, r1
 8008432:	4691      	mov	r9, r2
 8008434:	7e27      	ldrb	r7, [r4, #24]
 8008436:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008438:	2f78      	cmp	r7, #120	; 0x78
 800843a:	4680      	mov	r8, r0
 800843c:	469a      	mov	sl, r3
 800843e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008442:	d807      	bhi.n	8008454 <_printf_i+0x28>
 8008444:	2f62      	cmp	r7, #98	; 0x62
 8008446:	d80a      	bhi.n	800845e <_printf_i+0x32>
 8008448:	2f00      	cmp	r7, #0
 800844a:	f000 80d8 	beq.w	80085fe <_printf_i+0x1d2>
 800844e:	2f58      	cmp	r7, #88	; 0x58
 8008450:	f000 80a3 	beq.w	800859a <_printf_i+0x16e>
 8008454:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008458:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800845c:	e03a      	b.n	80084d4 <_printf_i+0xa8>
 800845e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008462:	2b15      	cmp	r3, #21
 8008464:	d8f6      	bhi.n	8008454 <_printf_i+0x28>
 8008466:	a001      	add	r0, pc, #4	; (adr r0, 800846c <_printf_i+0x40>)
 8008468:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800846c:	080084c5 	.word	0x080084c5
 8008470:	080084d9 	.word	0x080084d9
 8008474:	08008455 	.word	0x08008455
 8008478:	08008455 	.word	0x08008455
 800847c:	08008455 	.word	0x08008455
 8008480:	08008455 	.word	0x08008455
 8008484:	080084d9 	.word	0x080084d9
 8008488:	08008455 	.word	0x08008455
 800848c:	08008455 	.word	0x08008455
 8008490:	08008455 	.word	0x08008455
 8008494:	08008455 	.word	0x08008455
 8008498:	080085e5 	.word	0x080085e5
 800849c:	08008509 	.word	0x08008509
 80084a0:	080085c7 	.word	0x080085c7
 80084a4:	08008455 	.word	0x08008455
 80084a8:	08008455 	.word	0x08008455
 80084ac:	08008607 	.word	0x08008607
 80084b0:	08008455 	.word	0x08008455
 80084b4:	08008509 	.word	0x08008509
 80084b8:	08008455 	.word	0x08008455
 80084bc:	08008455 	.word	0x08008455
 80084c0:	080085cf 	.word	0x080085cf
 80084c4:	680b      	ldr	r3, [r1, #0]
 80084c6:	1d1a      	adds	r2, r3, #4
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	600a      	str	r2, [r1, #0]
 80084cc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80084d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80084d4:	2301      	movs	r3, #1
 80084d6:	e0a3      	b.n	8008620 <_printf_i+0x1f4>
 80084d8:	6825      	ldr	r5, [r4, #0]
 80084da:	6808      	ldr	r0, [r1, #0]
 80084dc:	062e      	lsls	r6, r5, #24
 80084de:	f100 0304 	add.w	r3, r0, #4
 80084e2:	d50a      	bpl.n	80084fa <_printf_i+0xce>
 80084e4:	6805      	ldr	r5, [r0, #0]
 80084e6:	600b      	str	r3, [r1, #0]
 80084e8:	2d00      	cmp	r5, #0
 80084ea:	da03      	bge.n	80084f4 <_printf_i+0xc8>
 80084ec:	232d      	movs	r3, #45	; 0x2d
 80084ee:	426d      	negs	r5, r5
 80084f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084f4:	485e      	ldr	r0, [pc, #376]	; (8008670 <_printf_i+0x244>)
 80084f6:	230a      	movs	r3, #10
 80084f8:	e019      	b.n	800852e <_printf_i+0x102>
 80084fa:	f015 0f40 	tst.w	r5, #64	; 0x40
 80084fe:	6805      	ldr	r5, [r0, #0]
 8008500:	600b      	str	r3, [r1, #0]
 8008502:	bf18      	it	ne
 8008504:	b22d      	sxthne	r5, r5
 8008506:	e7ef      	b.n	80084e8 <_printf_i+0xbc>
 8008508:	680b      	ldr	r3, [r1, #0]
 800850a:	6825      	ldr	r5, [r4, #0]
 800850c:	1d18      	adds	r0, r3, #4
 800850e:	6008      	str	r0, [r1, #0]
 8008510:	0628      	lsls	r0, r5, #24
 8008512:	d501      	bpl.n	8008518 <_printf_i+0xec>
 8008514:	681d      	ldr	r5, [r3, #0]
 8008516:	e002      	b.n	800851e <_printf_i+0xf2>
 8008518:	0669      	lsls	r1, r5, #25
 800851a:	d5fb      	bpl.n	8008514 <_printf_i+0xe8>
 800851c:	881d      	ldrh	r5, [r3, #0]
 800851e:	4854      	ldr	r0, [pc, #336]	; (8008670 <_printf_i+0x244>)
 8008520:	2f6f      	cmp	r7, #111	; 0x6f
 8008522:	bf0c      	ite	eq
 8008524:	2308      	moveq	r3, #8
 8008526:	230a      	movne	r3, #10
 8008528:	2100      	movs	r1, #0
 800852a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800852e:	6866      	ldr	r6, [r4, #4]
 8008530:	60a6      	str	r6, [r4, #8]
 8008532:	2e00      	cmp	r6, #0
 8008534:	bfa2      	ittt	ge
 8008536:	6821      	ldrge	r1, [r4, #0]
 8008538:	f021 0104 	bicge.w	r1, r1, #4
 800853c:	6021      	strge	r1, [r4, #0]
 800853e:	b90d      	cbnz	r5, 8008544 <_printf_i+0x118>
 8008540:	2e00      	cmp	r6, #0
 8008542:	d04d      	beq.n	80085e0 <_printf_i+0x1b4>
 8008544:	4616      	mov	r6, r2
 8008546:	fbb5 f1f3 	udiv	r1, r5, r3
 800854a:	fb03 5711 	mls	r7, r3, r1, r5
 800854e:	5dc7      	ldrb	r7, [r0, r7]
 8008550:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008554:	462f      	mov	r7, r5
 8008556:	42bb      	cmp	r3, r7
 8008558:	460d      	mov	r5, r1
 800855a:	d9f4      	bls.n	8008546 <_printf_i+0x11a>
 800855c:	2b08      	cmp	r3, #8
 800855e:	d10b      	bne.n	8008578 <_printf_i+0x14c>
 8008560:	6823      	ldr	r3, [r4, #0]
 8008562:	07df      	lsls	r7, r3, #31
 8008564:	d508      	bpl.n	8008578 <_printf_i+0x14c>
 8008566:	6923      	ldr	r3, [r4, #16]
 8008568:	6861      	ldr	r1, [r4, #4]
 800856a:	4299      	cmp	r1, r3
 800856c:	bfde      	ittt	le
 800856e:	2330      	movle	r3, #48	; 0x30
 8008570:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008574:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8008578:	1b92      	subs	r2, r2, r6
 800857a:	6122      	str	r2, [r4, #16]
 800857c:	f8cd a000 	str.w	sl, [sp]
 8008580:	464b      	mov	r3, r9
 8008582:	aa03      	add	r2, sp, #12
 8008584:	4621      	mov	r1, r4
 8008586:	4640      	mov	r0, r8
 8008588:	f7ff fee2 	bl	8008350 <_printf_common>
 800858c:	3001      	adds	r0, #1
 800858e:	d14c      	bne.n	800862a <_printf_i+0x1fe>
 8008590:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008594:	b004      	add	sp, #16
 8008596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800859a:	4835      	ldr	r0, [pc, #212]	; (8008670 <_printf_i+0x244>)
 800859c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80085a0:	6823      	ldr	r3, [r4, #0]
 80085a2:	680e      	ldr	r6, [r1, #0]
 80085a4:	061f      	lsls	r7, r3, #24
 80085a6:	f856 5b04 	ldr.w	r5, [r6], #4
 80085aa:	600e      	str	r6, [r1, #0]
 80085ac:	d514      	bpl.n	80085d8 <_printf_i+0x1ac>
 80085ae:	07d9      	lsls	r1, r3, #31
 80085b0:	bf44      	itt	mi
 80085b2:	f043 0320 	orrmi.w	r3, r3, #32
 80085b6:	6023      	strmi	r3, [r4, #0]
 80085b8:	b91d      	cbnz	r5, 80085c2 <_printf_i+0x196>
 80085ba:	6823      	ldr	r3, [r4, #0]
 80085bc:	f023 0320 	bic.w	r3, r3, #32
 80085c0:	6023      	str	r3, [r4, #0]
 80085c2:	2310      	movs	r3, #16
 80085c4:	e7b0      	b.n	8008528 <_printf_i+0xfc>
 80085c6:	6823      	ldr	r3, [r4, #0]
 80085c8:	f043 0320 	orr.w	r3, r3, #32
 80085cc:	6023      	str	r3, [r4, #0]
 80085ce:	2378      	movs	r3, #120	; 0x78
 80085d0:	4828      	ldr	r0, [pc, #160]	; (8008674 <_printf_i+0x248>)
 80085d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80085d6:	e7e3      	b.n	80085a0 <_printf_i+0x174>
 80085d8:	065e      	lsls	r6, r3, #25
 80085da:	bf48      	it	mi
 80085dc:	b2ad      	uxthmi	r5, r5
 80085de:	e7e6      	b.n	80085ae <_printf_i+0x182>
 80085e0:	4616      	mov	r6, r2
 80085e2:	e7bb      	b.n	800855c <_printf_i+0x130>
 80085e4:	680b      	ldr	r3, [r1, #0]
 80085e6:	6826      	ldr	r6, [r4, #0]
 80085e8:	6960      	ldr	r0, [r4, #20]
 80085ea:	1d1d      	adds	r5, r3, #4
 80085ec:	600d      	str	r5, [r1, #0]
 80085ee:	0635      	lsls	r5, r6, #24
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	d501      	bpl.n	80085f8 <_printf_i+0x1cc>
 80085f4:	6018      	str	r0, [r3, #0]
 80085f6:	e002      	b.n	80085fe <_printf_i+0x1d2>
 80085f8:	0671      	lsls	r1, r6, #25
 80085fa:	d5fb      	bpl.n	80085f4 <_printf_i+0x1c8>
 80085fc:	8018      	strh	r0, [r3, #0]
 80085fe:	2300      	movs	r3, #0
 8008600:	6123      	str	r3, [r4, #16]
 8008602:	4616      	mov	r6, r2
 8008604:	e7ba      	b.n	800857c <_printf_i+0x150>
 8008606:	680b      	ldr	r3, [r1, #0]
 8008608:	1d1a      	adds	r2, r3, #4
 800860a:	600a      	str	r2, [r1, #0]
 800860c:	681e      	ldr	r6, [r3, #0]
 800860e:	6862      	ldr	r2, [r4, #4]
 8008610:	2100      	movs	r1, #0
 8008612:	4630      	mov	r0, r6
 8008614:	f7f7 fddc 	bl	80001d0 <memchr>
 8008618:	b108      	cbz	r0, 800861e <_printf_i+0x1f2>
 800861a:	1b80      	subs	r0, r0, r6
 800861c:	6060      	str	r0, [r4, #4]
 800861e:	6863      	ldr	r3, [r4, #4]
 8008620:	6123      	str	r3, [r4, #16]
 8008622:	2300      	movs	r3, #0
 8008624:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008628:	e7a8      	b.n	800857c <_printf_i+0x150>
 800862a:	6923      	ldr	r3, [r4, #16]
 800862c:	4632      	mov	r2, r6
 800862e:	4649      	mov	r1, r9
 8008630:	4640      	mov	r0, r8
 8008632:	47d0      	blx	sl
 8008634:	3001      	adds	r0, #1
 8008636:	d0ab      	beq.n	8008590 <_printf_i+0x164>
 8008638:	6823      	ldr	r3, [r4, #0]
 800863a:	079b      	lsls	r3, r3, #30
 800863c:	d413      	bmi.n	8008666 <_printf_i+0x23a>
 800863e:	68e0      	ldr	r0, [r4, #12]
 8008640:	9b03      	ldr	r3, [sp, #12]
 8008642:	4298      	cmp	r0, r3
 8008644:	bfb8      	it	lt
 8008646:	4618      	movlt	r0, r3
 8008648:	e7a4      	b.n	8008594 <_printf_i+0x168>
 800864a:	2301      	movs	r3, #1
 800864c:	4632      	mov	r2, r6
 800864e:	4649      	mov	r1, r9
 8008650:	4640      	mov	r0, r8
 8008652:	47d0      	blx	sl
 8008654:	3001      	adds	r0, #1
 8008656:	d09b      	beq.n	8008590 <_printf_i+0x164>
 8008658:	3501      	adds	r5, #1
 800865a:	68e3      	ldr	r3, [r4, #12]
 800865c:	9903      	ldr	r1, [sp, #12]
 800865e:	1a5b      	subs	r3, r3, r1
 8008660:	42ab      	cmp	r3, r5
 8008662:	dcf2      	bgt.n	800864a <_printf_i+0x21e>
 8008664:	e7eb      	b.n	800863e <_printf_i+0x212>
 8008666:	2500      	movs	r5, #0
 8008668:	f104 0619 	add.w	r6, r4, #25
 800866c:	e7f5      	b.n	800865a <_printf_i+0x22e>
 800866e:	bf00      	nop
 8008670:	08008a1d 	.word	0x08008a1d
 8008674:	08008a2e 	.word	0x08008a2e

08008678 <memcpy>:
 8008678:	440a      	add	r2, r1
 800867a:	4291      	cmp	r1, r2
 800867c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008680:	d100      	bne.n	8008684 <memcpy+0xc>
 8008682:	4770      	bx	lr
 8008684:	b510      	push	{r4, lr}
 8008686:	f811 4b01 	ldrb.w	r4, [r1], #1
 800868a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800868e:	4291      	cmp	r1, r2
 8008690:	d1f9      	bne.n	8008686 <memcpy+0xe>
 8008692:	bd10      	pop	{r4, pc}

08008694 <memmove>:
 8008694:	4288      	cmp	r0, r1
 8008696:	b510      	push	{r4, lr}
 8008698:	eb01 0402 	add.w	r4, r1, r2
 800869c:	d902      	bls.n	80086a4 <memmove+0x10>
 800869e:	4284      	cmp	r4, r0
 80086a0:	4623      	mov	r3, r4
 80086a2:	d807      	bhi.n	80086b4 <memmove+0x20>
 80086a4:	1e43      	subs	r3, r0, #1
 80086a6:	42a1      	cmp	r1, r4
 80086a8:	d008      	beq.n	80086bc <memmove+0x28>
 80086aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80086ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80086b2:	e7f8      	b.n	80086a6 <memmove+0x12>
 80086b4:	4402      	add	r2, r0
 80086b6:	4601      	mov	r1, r0
 80086b8:	428a      	cmp	r2, r1
 80086ba:	d100      	bne.n	80086be <memmove+0x2a>
 80086bc:	bd10      	pop	{r4, pc}
 80086be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80086c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80086c6:	e7f7      	b.n	80086b8 <memmove+0x24>

080086c8 <_free_r>:
 80086c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80086ca:	2900      	cmp	r1, #0
 80086cc:	d048      	beq.n	8008760 <_free_r+0x98>
 80086ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086d2:	9001      	str	r0, [sp, #4]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	f1a1 0404 	sub.w	r4, r1, #4
 80086da:	bfb8      	it	lt
 80086dc:	18e4      	addlt	r4, r4, r3
 80086de:	f000 f8d3 	bl	8008888 <__malloc_lock>
 80086e2:	4a20      	ldr	r2, [pc, #128]	; (8008764 <_free_r+0x9c>)
 80086e4:	9801      	ldr	r0, [sp, #4]
 80086e6:	6813      	ldr	r3, [r2, #0]
 80086e8:	4615      	mov	r5, r2
 80086ea:	b933      	cbnz	r3, 80086fa <_free_r+0x32>
 80086ec:	6063      	str	r3, [r4, #4]
 80086ee:	6014      	str	r4, [r2, #0]
 80086f0:	b003      	add	sp, #12
 80086f2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80086f6:	f000 b8cd 	b.w	8008894 <__malloc_unlock>
 80086fa:	42a3      	cmp	r3, r4
 80086fc:	d90b      	bls.n	8008716 <_free_r+0x4e>
 80086fe:	6821      	ldr	r1, [r4, #0]
 8008700:	1862      	adds	r2, r4, r1
 8008702:	4293      	cmp	r3, r2
 8008704:	bf04      	itt	eq
 8008706:	681a      	ldreq	r2, [r3, #0]
 8008708:	685b      	ldreq	r3, [r3, #4]
 800870a:	6063      	str	r3, [r4, #4]
 800870c:	bf04      	itt	eq
 800870e:	1852      	addeq	r2, r2, r1
 8008710:	6022      	streq	r2, [r4, #0]
 8008712:	602c      	str	r4, [r5, #0]
 8008714:	e7ec      	b.n	80086f0 <_free_r+0x28>
 8008716:	461a      	mov	r2, r3
 8008718:	685b      	ldr	r3, [r3, #4]
 800871a:	b10b      	cbz	r3, 8008720 <_free_r+0x58>
 800871c:	42a3      	cmp	r3, r4
 800871e:	d9fa      	bls.n	8008716 <_free_r+0x4e>
 8008720:	6811      	ldr	r1, [r2, #0]
 8008722:	1855      	adds	r5, r2, r1
 8008724:	42a5      	cmp	r5, r4
 8008726:	d10b      	bne.n	8008740 <_free_r+0x78>
 8008728:	6824      	ldr	r4, [r4, #0]
 800872a:	4421      	add	r1, r4
 800872c:	1854      	adds	r4, r2, r1
 800872e:	42a3      	cmp	r3, r4
 8008730:	6011      	str	r1, [r2, #0]
 8008732:	d1dd      	bne.n	80086f0 <_free_r+0x28>
 8008734:	681c      	ldr	r4, [r3, #0]
 8008736:	685b      	ldr	r3, [r3, #4]
 8008738:	6053      	str	r3, [r2, #4]
 800873a:	4421      	add	r1, r4
 800873c:	6011      	str	r1, [r2, #0]
 800873e:	e7d7      	b.n	80086f0 <_free_r+0x28>
 8008740:	d902      	bls.n	8008748 <_free_r+0x80>
 8008742:	230c      	movs	r3, #12
 8008744:	6003      	str	r3, [r0, #0]
 8008746:	e7d3      	b.n	80086f0 <_free_r+0x28>
 8008748:	6825      	ldr	r5, [r4, #0]
 800874a:	1961      	adds	r1, r4, r5
 800874c:	428b      	cmp	r3, r1
 800874e:	bf04      	itt	eq
 8008750:	6819      	ldreq	r1, [r3, #0]
 8008752:	685b      	ldreq	r3, [r3, #4]
 8008754:	6063      	str	r3, [r4, #4]
 8008756:	bf04      	itt	eq
 8008758:	1949      	addeq	r1, r1, r5
 800875a:	6021      	streq	r1, [r4, #0]
 800875c:	6054      	str	r4, [r2, #4]
 800875e:	e7c7      	b.n	80086f0 <_free_r+0x28>
 8008760:	b003      	add	sp, #12
 8008762:	bd30      	pop	{r4, r5, pc}
 8008764:	200000f4 	.word	0x200000f4

08008768 <_malloc_r>:
 8008768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800876a:	1ccd      	adds	r5, r1, #3
 800876c:	f025 0503 	bic.w	r5, r5, #3
 8008770:	3508      	adds	r5, #8
 8008772:	2d0c      	cmp	r5, #12
 8008774:	bf38      	it	cc
 8008776:	250c      	movcc	r5, #12
 8008778:	2d00      	cmp	r5, #0
 800877a:	4606      	mov	r6, r0
 800877c:	db01      	blt.n	8008782 <_malloc_r+0x1a>
 800877e:	42a9      	cmp	r1, r5
 8008780:	d903      	bls.n	800878a <_malloc_r+0x22>
 8008782:	230c      	movs	r3, #12
 8008784:	6033      	str	r3, [r6, #0]
 8008786:	2000      	movs	r0, #0
 8008788:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800878a:	f000 f87d 	bl	8008888 <__malloc_lock>
 800878e:	4921      	ldr	r1, [pc, #132]	; (8008814 <_malloc_r+0xac>)
 8008790:	680a      	ldr	r2, [r1, #0]
 8008792:	4614      	mov	r4, r2
 8008794:	b99c      	cbnz	r4, 80087be <_malloc_r+0x56>
 8008796:	4f20      	ldr	r7, [pc, #128]	; (8008818 <_malloc_r+0xb0>)
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	b923      	cbnz	r3, 80087a6 <_malloc_r+0x3e>
 800879c:	4621      	mov	r1, r4
 800879e:	4630      	mov	r0, r6
 80087a0:	f000 f862 	bl	8008868 <_sbrk_r>
 80087a4:	6038      	str	r0, [r7, #0]
 80087a6:	4629      	mov	r1, r5
 80087a8:	4630      	mov	r0, r6
 80087aa:	f000 f85d 	bl	8008868 <_sbrk_r>
 80087ae:	1c43      	adds	r3, r0, #1
 80087b0:	d123      	bne.n	80087fa <_malloc_r+0x92>
 80087b2:	230c      	movs	r3, #12
 80087b4:	6033      	str	r3, [r6, #0]
 80087b6:	4630      	mov	r0, r6
 80087b8:	f000 f86c 	bl	8008894 <__malloc_unlock>
 80087bc:	e7e3      	b.n	8008786 <_malloc_r+0x1e>
 80087be:	6823      	ldr	r3, [r4, #0]
 80087c0:	1b5b      	subs	r3, r3, r5
 80087c2:	d417      	bmi.n	80087f4 <_malloc_r+0x8c>
 80087c4:	2b0b      	cmp	r3, #11
 80087c6:	d903      	bls.n	80087d0 <_malloc_r+0x68>
 80087c8:	6023      	str	r3, [r4, #0]
 80087ca:	441c      	add	r4, r3
 80087cc:	6025      	str	r5, [r4, #0]
 80087ce:	e004      	b.n	80087da <_malloc_r+0x72>
 80087d0:	6863      	ldr	r3, [r4, #4]
 80087d2:	42a2      	cmp	r2, r4
 80087d4:	bf0c      	ite	eq
 80087d6:	600b      	streq	r3, [r1, #0]
 80087d8:	6053      	strne	r3, [r2, #4]
 80087da:	4630      	mov	r0, r6
 80087dc:	f000 f85a 	bl	8008894 <__malloc_unlock>
 80087e0:	f104 000b 	add.w	r0, r4, #11
 80087e4:	1d23      	adds	r3, r4, #4
 80087e6:	f020 0007 	bic.w	r0, r0, #7
 80087ea:	1ac2      	subs	r2, r0, r3
 80087ec:	d0cc      	beq.n	8008788 <_malloc_r+0x20>
 80087ee:	1a1b      	subs	r3, r3, r0
 80087f0:	50a3      	str	r3, [r4, r2]
 80087f2:	e7c9      	b.n	8008788 <_malloc_r+0x20>
 80087f4:	4622      	mov	r2, r4
 80087f6:	6864      	ldr	r4, [r4, #4]
 80087f8:	e7cc      	b.n	8008794 <_malloc_r+0x2c>
 80087fa:	1cc4      	adds	r4, r0, #3
 80087fc:	f024 0403 	bic.w	r4, r4, #3
 8008800:	42a0      	cmp	r0, r4
 8008802:	d0e3      	beq.n	80087cc <_malloc_r+0x64>
 8008804:	1a21      	subs	r1, r4, r0
 8008806:	4630      	mov	r0, r6
 8008808:	f000 f82e 	bl	8008868 <_sbrk_r>
 800880c:	3001      	adds	r0, #1
 800880e:	d1dd      	bne.n	80087cc <_malloc_r+0x64>
 8008810:	e7cf      	b.n	80087b2 <_malloc_r+0x4a>
 8008812:	bf00      	nop
 8008814:	200000f4 	.word	0x200000f4
 8008818:	200000f8 	.word	0x200000f8

0800881c <_realloc_r>:
 800881c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800881e:	4607      	mov	r7, r0
 8008820:	4614      	mov	r4, r2
 8008822:	460e      	mov	r6, r1
 8008824:	b921      	cbnz	r1, 8008830 <_realloc_r+0x14>
 8008826:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800882a:	4611      	mov	r1, r2
 800882c:	f7ff bf9c 	b.w	8008768 <_malloc_r>
 8008830:	b922      	cbnz	r2, 800883c <_realloc_r+0x20>
 8008832:	f7ff ff49 	bl	80086c8 <_free_r>
 8008836:	4625      	mov	r5, r4
 8008838:	4628      	mov	r0, r5
 800883a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800883c:	f000 f830 	bl	80088a0 <_malloc_usable_size_r>
 8008840:	42a0      	cmp	r0, r4
 8008842:	d20f      	bcs.n	8008864 <_realloc_r+0x48>
 8008844:	4621      	mov	r1, r4
 8008846:	4638      	mov	r0, r7
 8008848:	f7ff ff8e 	bl	8008768 <_malloc_r>
 800884c:	4605      	mov	r5, r0
 800884e:	2800      	cmp	r0, #0
 8008850:	d0f2      	beq.n	8008838 <_realloc_r+0x1c>
 8008852:	4631      	mov	r1, r6
 8008854:	4622      	mov	r2, r4
 8008856:	f7ff ff0f 	bl	8008678 <memcpy>
 800885a:	4631      	mov	r1, r6
 800885c:	4638      	mov	r0, r7
 800885e:	f7ff ff33 	bl	80086c8 <_free_r>
 8008862:	e7e9      	b.n	8008838 <_realloc_r+0x1c>
 8008864:	4635      	mov	r5, r6
 8008866:	e7e7      	b.n	8008838 <_realloc_r+0x1c>

08008868 <_sbrk_r>:
 8008868:	b538      	push	{r3, r4, r5, lr}
 800886a:	4d06      	ldr	r5, [pc, #24]	; (8008884 <_sbrk_r+0x1c>)
 800886c:	2300      	movs	r3, #0
 800886e:	4604      	mov	r4, r0
 8008870:	4608      	mov	r0, r1
 8008872:	602b      	str	r3, [r5, #0]
 8008874:	f7f8 fd14 	bl	80012a0 <_sbrk>
 8008878:	1c43      	adds	r3, r0, #1
 800887a:	d102      	bne.n	8008882 <_sbrk_r+0x1a>
 800887c:	682b      	ldr	r3, [r5, #0]
 800887e:	b103      	cbz	r3, 8008882 <_sbrk_r+0x1a>
 8008880:	6023      	str	r3, [r4, #0]
 8008882:	bd38      	pop	{r3, r4, r5, pc}
 8008884:	20000cac 	.word	0x20000cac

08008888 <__malloc_lock>:
 8008888:	4801      	ldr	r0, [pc, #4]	; (8008890 <__malloc_lock+0x8>)
 800888a:	f000 b811 	b.w	80088b0 <__retarget_lock_acquire_recursive>
 800888e:	bf00      	nop
 8008890:	20000cb4 	.word	0x20000cb4

08008894 <__malloc_unlock>:
 8008894:	4801      	ldr	r0, [pc, #4]	; (800889c <__malloc_unlock+0x8>)
 8008896:	f000 b80c 	b.w	80088b2 <__retarget_lock_release_recursive>
 800889a:	bf00      	nop
 800889c:	20000cb4 	.word	0x20000cb4

080088a0 <_malloc_usable_size_r>:
 80088a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088a4:	1f18      	subs	r0, r3, #4
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	bfbc      	itt	lt
 80088aa:	580b      	ldrlt	r3, [r1, r0]
 80088ac:	18c0      	addlt	r0, r0, r3
 80088ae:	4770      	bx	lr

080088b0 <__retarget_lock_acquire_recursive>:
 80088b0:	4770      	bx	lr

080088b2 <__retarget_lock_release_recursive>:
 80088b2:	4770      	bx	lr

080088b4 <_init>:
 80088b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088b6:	bf00      	nop
 80088b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088ba:	bc08      	pop	{r3}
 80088bc:	469e      	mov	lr, r3
 80088be:	4770      	bx	lr

080088c0 <_fini>:
 80088c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088c2:	bf00      	nop
 80088c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088c6:	bc08      	pop	{r3}
 80088c8:	469e      	mov	lr, r3
 80088ca:	4770      	bx	lr
