# Comparing `/nix/store/650ba1vdbm71dcfcsb3872j6q3zbil1w-test-outputs/FPU/FPU.sv` & `/nix/store/cpdlyhkvn56avjf4idy5izcqdxniax3w-test-outputs/FPU/FPU.sv`

```diff
@@ -1,8 +1,8 @@
-// Generated by CIRCT 1.21.0g20221102_f4d481a
+// Generated by CIRCT 1.21.0g20221031_4577698
 // Standard header to adapt well known macros to our needs.
 `ifdef RANDOMIZE_REG_INIT
   `define RANDOMIZE
 `endif // RANDOMIZE_REG_INIT
 `ifdef RANDOMIZE_MEM_INIT
   `define RANDOMIZE
 `endif // RANDOMIZE_MEM_INIT
@@ -241,67 +241,180 @@
   reg          mem_ctrl_wflags;	// Reg.scala:34:16
   reg          wb_ctrl_toint;	// Reg.scala:34:16
   reg          load_wb;	// FPU.scala:534:20
   reg          load_wb_single;	// Reg.scala:34:16
   reg  [63:0]  load_wb_data;	// Reg.scala:34:16
   reg  [4:0]   load_wb_tag;	// Reg.scala:34:16
   wire         _T_391 = load_wb_data[30:23] == 8'h0;	// Reg.scala:34:16, recFNFromFN.scala:48:23, :51:34
-  wire [3:0]   _T_492 = (|(load_wb_data[22:7])) ? {|(load_wb_data[22:15]), (|(load_wb_data[22:15])) ?
-                {|(load_wb_data[22:19]), (|(load_wb_data[22:19])) ? (load_wb_data[22] ? 2'h3 :
-                load_wb_data[21] ? 2'h2 : {1'h0, load_wb_data[20]}) : load_wb_data[18] ? 2'h3 :
-                load_wb_data[17] ? 2'h2 : {1'h0, load_wb_data[16]}} : {|(load_wb_data[14:11]),
-                (|(load_wb_data[14:11])) ? (load_wb_data[14] ? 2'h3 : load_wb_data[13] ? 2'h2 : {1'h0,
-                load_wb_data[12]}) : load_wb_data[10] ? 2'h3 : load_wb_data[9] ? 2'h2 : {1'h0,
-                load_wb_data[8]}}} : {|(load_wb_data[6:0]), (|(load_wb_data[6:0])) ? {|(load_wb_data[6:3]),
-                (|(load_wb_data[6:3])) ? (load_wb_data[6] ? 2'h3 : load_wb_data[5] ? 2'h2 : {1'h0,
-                load_wb_data[4]}) : load_wb_data[2] ? 2'h3 : load_wb_data[1] ? 2'h2 : {1'h0,
-                load_wb_data[0]}} : 3'h0};	// Bitwise.scala:71:12, Cat.scala:30:58, CircuitMath.scala:30:8, :32:{10,12}, :35:17, :37:22, :38:21, Reg.scala:34:16
+  wire [3:0]   _T_492 =
+    (|(load_wb_data[22:7]))
+      ? {
+          |(load_wb_data[22:15]),
+          (|(load_wb_data[22:15]))
+            ? {
+                |(load_wb_data[22:19]),
+                (|(load_wb_data[22:19]))
+                  ? (load_wb_data[22]
+                       ? 2'h3
+                       : load_wb_data[21] ? 2'h2 : {1'h0, load_wb_data[20]})
+                  : load_wb_data[18]
+                      ? 2'h3
+                      : load_wb_data[17] ? 2'h2 : {1'h0, load_wb_data[16]}
+              }
+            : {
+                |(load_wb_data[14:11]),
+                (|(load_wb_data[14:11]))
+                  ? (load_wb_data[14]
+                       ? 2'h3
+                       : load_wb_data[13] ? 2'h2 : {1'h0, load_wb_data[12]})
+                  : load_wb_data[10]
+                      ? 2'h3
+                      : load_wb_data[9] ? 2'h2 : {1'h0, load_wb_data[8]}
+              }
+        }
+      : {
+          |(load_wb_data[6:0]),
+          (|(load_wb_data[6:0]))
+            ? {
+                |(load_wb_data[6:3]),
+                (|(load_wb_data[6:3]))
+                  ? (load_wb_data[6]
+                       ? 2'h3
+                       : load_wb_data[5] ? 2'h2 : {1'h0, load_wb_data[4]})
+                  : load_wb_data[2]
+                      ? 2'h3
+                      : load_wb_data[1] ? 2'h2 : {1'h0, load_wb_data[0]}
+              }
+            : 3'h0
+        };	// Bitwise.scala:71:12, Cat.scala:30:58, CircuitMath.scala:30:8, :32:{10,12}, :35:17, :37:22, :38:21, Reg.scala:34:16
   wire [53:0]  _T_495 = {31'h0, load_wb_data[22:0]} << ~{|(load_wb_data[22:7]), _T_492};	// Cat.scala:30:58, CircuitMath.scala:35:17, :37:22, :38:21, Reg.scala:34:16, recFNFromFN.scala:49:25, :56:13, :58:25
-  wire [8:0]   _T_512 = (_T_391 ? {4'hF, |(load_wb_data[22:7]), _T_492} : {1'h0, load_wb_data[30:23]}) + {7'h20,
-                _T_391 ? 2'h2 : 2'h1};	// CircuitMath.scala:32:10, :35:17, :37:22, :38:21, Reg.scala:34:16, recFNFromFN.scala:48:23, :51:34, :61:16, :62:27, :64:{15,47}
+  wire [8:0]   _T_512 =
+    (_T_391 ? {4'hF, |(load_wb_data[22:7]), _T_492} : {1'h0, load_wb_data[30:23]})
+    + {7'h20, _T_391 ? 2'h2 : 2'h1};	// CircuitMath.scala:32:10, :35:17, :37:22, :38:21, Reg.scala:34:16, recFNFromFN.scala:48:23, :51:34, :61:16, :62:27, :64:{15,47}
   wire         _T_534 = load_wb_data[62:52] == 11'h0;	// Reg.scala:34:16, recFNFromFN.scala:48:23, :51:34
-  wire [4:0]   _T_739 = (|(load_wb_data[51:20])) ? {|(load_wb_data[51:36]), (|(load_wb_data[51:36])) ?
-                {|(load_wb_data[51:44]), (|(load_wb_data[51:44])) ? {|(load_wb_data[51:48]),
-                (|(load_wb_data[51:48])) ? (load_wb_data[51] ? 2'h3 : load_wb_data[50] ? 2'h2 : {1'h0,
-                load_wb_data[49]}) : load_wb_data[47] ? 2'h3 : load_wb_data[46] ? 2'h2 : {1'h0,
-                load_wb_data[45]}} : {|(load_wb_data[43:40]), (|(load_wb_data[43:40])) ? (load_wb_data[43]
-                ? 2'h3 : load_wb_data[42] ? 2'h2 : {1'h0, load_wb_data[41]}) : load_wb_data[39] ? 2'h3 :
-                load_wb_data[38] ? 2'h2 : {1'h0, load_wb_data[37]}}} : {|(load_wb_data[35:28]),
-                (|(load_wb_data[35:28])) ? {|(load_wb_data[35:32]), (|(load_wb_data[35:32])) ?
-                (load_wb_data[35] ? 2'h3 : load_wb_data[34] ? 2'h2 : {1'h0, load_wb_data[33]}) :
-                load_wb_data[31] ? 2'h3 : load_wb_data[30] ? 2'h2 : {1'h0, load_wb_data[29]}} :
-                {|(load_wb_data[27:24]), (|(load_wb_data[27:24])) ? (load_wb_data[27] ? 2'h3 :
-                load_wb_data[26] ? 2'h2 : {1'h0, load_wb_data[25]}) : load_wb_data[23] ? 2'h3 :
-                load_wb_data[22] ? 2'h2 : {1'h0, load_wb_data[21]}}}} : {|(load_wb_data[19:4]),
-                (|(load_wb_data[19:4])) ? {|(load_wb_data[19:12]), (|(load_wb_data[19:12])) ?
-                {|(load_wb_data[19:16]), (|(load_wb_data[19:16])) ? (load_wb_data[19] ? 2'h3 :
-                load_wb_data[18] ? 2'h2 : {1'h0, load_wb_data[17]}) : load_wb_data[15] ? 2'h3 :
-                load_wb_data[14] ? 2'h2 : {1'h0, load_wb_data[13]}} : {|(load_wb_data[11:8]),
-                (|(load_wb_data[11:8])) ? (load_wb_data[11] ? 2'h3 : load_wb_data[10] ? 2'h2 : {1'h0,
-                load_wb_data[9]}) : load_wb_data[7] ? 2'h3 : load_wb_data[6] ? 2'h2 : {1'h0,
-                load_wb_data[5]}}} : {|(load_wb_data[3:0]), (|(load_wb_data[3:0])) ? {|(load_wb_data[3:0]),
-                (|(load_wb_data[3:0])) ? (load_wb_data[3] ? 2'h3 : load_wb_data[2] ? 2'h2 : {1'h0,
-                load_wb_data[1]}) : 2'h0} : 3'h0}};	// Bitwise.scala:71:12, Cat.scala:30:58, CircuitMath.scala:30:8, :32:{10,12}, :35:17, :37:22, :38:21, FPU.scala:631:23, Reg.scala:34:16
+  wire [4:0]   _T_739 =
+    (|(load_wb_data[51:20]))
+      ? {
+          |(load_wb_data[51:36]),
+          (|(load_wb_data[51:36]))
+            ? {
+                |(load_wb_data[51:44]),
+                (|(load_wb_data[51:44]))
+                  ? {
+                      |(load_wb_data[51:48]),
+                      (|(load_wb_data[51:48]))
+                        ? (load_wb_data[51]
+                             ? 2'h3
+                             : load_wb_data[50] ? 2'h2 : {1'h0, load_wb_data[49]})
+                        : load_wb_data[47]
+                            ? 2'h3
+                            : load_wb_data[46] ? 2'h2 : {1'h0, load_wb_data[45]}
+                    }
+                  : {
+                      |(load_wb_data[43:40]),
+                      (|(load_wb_data[43:40]))
+                        ? (load_wb_data[43]
+                             ? 2'h3
+                             : load_wb_data[42] ? 2'h2 : {1'h0, load_wb_data[41]})
+                        : load_wb_data[39]
+                            ? 2'h3
+                            : load_wb_data[38] ? 2'h2 : {1'h0, load_wb_data[37]}
+                    }
+              }
+            : {
+                |(load_wb_data[35:28]),
+                (|(load_wb_data[35:28]))
+                  ? {
+                      |(load_wb_data[35:32]),
+                      (|(load_wb_data[35:32]))
+                        ? (load_wb_data[35]
+                             ? 2'h3
+                             : load_wb_data[34] ? 2'h2 : {1'h0, load_wb_data[33]})
+                        : load_wb_data[31]
+                            ? 2'h3
+                            : load_wb_data[30] ? 2'h2 : {1'h0, load_wb_data[29]}
+                    }
+                  : {
+                      |(load_wb_data[27:24]),
+                      (|(load_wb_data[27:24]))
+                        ? (load_wb_data[27]
+                             ? 2'h3
+                             : load_wb_data[26] ? 2'h2 : {1'h0, load_wb_data[25]})
+                        : load_wb_data[23]
+                            ? 2'h3
+                            : load_wb_data[22] ? 2'h2 : {1'h0, load_wb_data[21]}
+                    }
+              }
+        }
+      : {
+          |(load_wb_data[19:4]),
+          (|(load_wb_data[19:4]))
+            ? {
+                |(load_wb_data[19:12]),
+                (|(load_wb_data[19:12]))
+                  ? {
+                      |(load_wb_data[19:16]),
+                      (|(load_wb_data[19:16]))
+                        ? (load_wb_data[19]
+                             ? 2'h3
+                             : load_wb_data[18] ? 2'h2 : {1'h0, load_wb_data[17]})
+                        : load_wb_data[15]
+                            ? 2'h3
+                            : load_wb_data[14] ? 2'h2 : {1'h0, load_wb_data[13]}
+                    }
+                  : {
+                      |(load_wb_data[11:8]),
+                      (|(load_wb_data[11:8]))
+                        ? (load_wb_data[11]
+                             ? 2'h3
+                             : load_wb_data[10] ? 2'h2 : {1'h0, load_wb_data[9]})
+                        : load_wb_data[7]
+                            ? 2'h3
+                            : load_wb_data[6] ? 2'h2 : {1'h0, load_wb_data[5]}
+                    }
+              }
+            : {
+                |(load_wb_data[3:0]),
+                (|(load_wb_data[3:0]))
+                  ? {
+                      |(load_wb_data[3:0]),
+                      (|(load_wb_data[3:0]))
+                        ? (load_wb_data[3]
+                             ? 2'h3
+                             : load_wb_data[2] ? 2'h2 : {1'h0, load_wb_data[1]})
+                        : 2'h0
+                    }
+                  : 3'h0
+              }
+        };	// Bitwise.scala:71:12, Cat.scala:30:58, CircuitMath.scala:30:8, :32:{10,12}, :35:17, :37:22, :38:21, FPU.scala:631:23, Reg.scala:34:16
   wire [114:0] _T_742 = {63'h0, load_wb_data[51:0]} << ~{|(load_wb_data[51:20]), _T_739};	// Cat.scala:30:58, CircuitMath.scala:35:17, :37:22, :38:21, Reg.scala:34:16, recFNFromFN.scala:49:25, :56:13, :58:25
-  wire [11:0]  _T_759 = (_T_534 ? {6'h3F, |(load_wb_data[51:20]), _T_739} : {1'h0, load_wb_data[62:52]}) +
-                {10'h100, _T_534 ? 2'h2 : 2'h1};	// CircuitMath.scala:32:10, :35:17, :37:22, :38:21, Reg.scala:34:16, recFNFromFN.scala:48:23, :51:34, :56:13, :61:16, :62:27, :64:{15,47}
+  wire [11:0]  _T_759 =
+    (_T_534 ? {6'h3F, |(load_wb_data[51:20]), _T_739} : {1'h0, load_wb_data[62:52]})
+    + {10'h100, _T_534 ? 2'h2 : 2'h1};	// CircuitMath.scala:32:10, :35:17, :37:22, :38:21, Reg.scala:34:16, recFNFromFN.scala:48:23, :51:34, :56:13, :61:16, :62:27, :64:{15,47}
   reg  [4:0]   ex_ra1;	// FPU.scala:554:53
   reg  [4:0]   ex_ra2;	// FPU.scala:554:53
   reg  [4:0]   ex_ra3;	// FPU.scala:554:53
   wire [4:0]   _GEN_0 = ex_cp_valid ? io_cp_req_bits_cmd : _T_282_cmd;	// Decoupled.scala:30:37, FPU.scala:529:20, :570:7, :576:22, :577:9, Reg.scala:34:16
   wire         _GEN_1 = ex_cp_valid ? io_cp_req_bits_ren3 : _T_282_ren3;	// Decoupled.scala:30:37, FPU.scala:529:20, :570:7, :576:22, :577:9, Reg.scala:34:16
   wire         _GEN_2 = ex_cp_valid ? io_cp_req_bits_swap23 : _T_282_swap23;	// Decoupled.scala:30:37, FPU.scala:529:20, :570:7, :576:22, :577:9, Reg.scala:34:16
   wire         _GEN_3 = ex_cp_valid ? io_cp_req_bits_single : _T_282_single;	// Decoupled.scala:30:37, FPU.scala:529:20, :570:7, :576:22, :577:9, Reg.scala:34:16
-  wire [2:0]   _GEN_4 = ex_cp_valid ? io_cp_req_bits_rm : (&(ex_reg_inst[14:12])) ? io_fcsr_rm : ex_reg_inst[14:12];	// Decoupled.scala:30:37, FPU.scala:567:{18,30,38}, :571:10, :576:22, :577:9, Reg.scala:34:16
+  wire [2:0]   _GEN_4 =
+    ex_cp_valid
+      ? io_cp_req_bits_rm
+      : (&(ex_reg_inst[14:12])) ? io_fcsr_rm : ex_reg_inst[14:12];	// Decoupled.scala:30:37, FPU.scala:567:{18,30,38}, :571:10, :576:22, :577:9, Reg.scala:34:16
   wire [1:0]   _GEN_5 = ex_cp_valid ? io_cp_req_bits_typ : ex_reg_inst[21:20];	// Decoupled.scala:30:37, FPU.scala:575:{11,25}, :576:22, :577:9, Reg.scala:34:16
   wire [64:0]  _GEN_6 = ex_cp_valid ? io_cp_req_bits_in1 : _regfile_ext_R0_data;	// Decoupled.scala:30:37, FPU.scala:547:20, :572:11, :576:22, :577:9
-  wire [64:0]  _GEN_7 = ex_cp_valid ? (io_cp_req_bits_swap23 ? io_cp_req_bits_in3 : io_cp_req_bits_in2) :
-                _regfile_ext_R1_data;	// Decoupled.scala:30:37, FPU.scala:547:20, :573:11, :576:22, :577:9, :578:34, :579:15
-  wire [64:0]  _GEN_8 = ex_cp_valid ? (io_cp_req_bits_swap23 ? io_cp_req_bits_in2 : io_cp_req_bits_in3) :
-                _regfile_ext_R2_data;	// Decoupled.scala:30:37, FPU.scala:547:20, :574:11, :576:22, :577:9, :578:34, :580:15
+  wire [64:0]  _GEN_7 =
+    ex_cp_valid
+      ? (io_cp_req_bits_swap23 ? io_cp_req_bits_in3 : io_cp_req_bits_in2)
+      : _regfile_ext_R1_data;	// Decoupled.scala:30:37, FPU.scala:547:20, :573:11, :576:22, :577:9, :578:34, :579:15
+  wire [64:0]  _GEN_8 =
+    ex_cp_valid
+      ? (io_cp_req_bits_swap23 ? io_cp_req_bits_in2 : io_cp_req_bits_in3)
+      : _regfile_ext_R2_data;	// Decoupled.scala:30:37, FPU.scala:547:20, :574:11, :576:22, :577:9, :578:34, :580:15
   wire         _T_883 = req_valid & ex_ctrl_fma;	// FPU.scala:510:32, :529:20, :585:33
   wire         _T_870 = _fpiu_io_out_valid & mem_cp_valid & mem_ctrl_toint;	// FPU.scala:515:25, :588:20, :593:42, Reg.scala:34:16
   reg          divSqrt_wen;	// FPU.scala:608:24
   reg  [4:0]   divSqrt_waddr;	// FPU.scala:610:26
   reg          divSqrt_single;	// FPU.scala:611:27
   reg          divSqrt_in_flight;	// FPU.scala:614:30
   reg          divSqrt_killed;	// FPU.scala:615:27
@@ -316,28 +429,36 @@
   reg  [1:0]   wbInfo_1_pipeid;	// FPU.scala:646:19
   reg  [4:0]   wbInfo_2_rd;	// FPU.scala:646:19
   reg          wbInfo_2_single;	// FPU.scala:646:19
   reg          wbInfo_2_cp;	// FPU.scala:646:19
   reg  [1:0]   wbInfo_2_pipeid;	// FPU.scala:646:19
   reg          write_port_busy;	// Reg.scala:34:16
   wire [4:0]   waddr = divSqrt_wen ? divSqrt_waddr : wbInfo_0_rd;	// FPU.scala:608:24, :610:26, :646:19, :668:18
-  wire [64:0]  wdata0 = divSqrt_wen ? _T_1221 : wbInfo_0_pipeid[1] ? (wbInfo_0_pipeid[0] ?
-                _FPUFMAPipe_io_out_bits_data : _sfma_io_out_bits_data) : wbInfo_0_pipeid[0] ?
-                _ifpu_io_out_bits_data : _fpmu_io_out_bits_data;	// FPU.scala:584:20, :598:20, :603:20, :608:24, :624:28, :646:19, :669:19, :749:25, Package.scala:18:26, :19:{12,17}
-  wire [64:0]  wdata = (divSqrt_wen ? divSqrt_single : wbInfo_0_single) ? {32'h70020000, wdata0[32:0]} : wdata0;	// FPU.scala:543:33, :608:24, :611:27, :646:19, :669:19, :670:20, :673:{19,36,44}
+  wire [64:0]  wdata0 =
+    divSqrt_wen
+      ? _T_1221
+      : wbInfo_0_pipeid[1]
+          ? (wbInfo_0_pipeid[0] ? _FPUFMAPipe_io_out_bits_data : _sfma_io_out_bits_data)
+          : wbInfo_0_pipeid[0] ? _ifpu_io_out_bits_data : _fpmu_io_out_bits_data;	// FPU.scala:584:20, :598:20, :603:20, :608:24, :624:28, :646:19, :669:19, :749:25, Package.scala:18:26, :19:{12,17}
+  wire [64:0]  wdata =
+    (divSqrt_wen ? divSqrt_single : wbInfo_0_single)
+      ? {32'h70020000, wdata0[32:0]}
+      : wdata0;	// FPU.scala:543:33, :608:24, :611:27, :646:19, :669:19, :670:20, :673:{19,36,44}
   wire         _T_1133 = wbInfo_0_cp & wen[0];	// FPU.scala:645:16, :646:19, :676:30, :689:22
   wire         wb_toint_valid = wb_reg_valid & wb_ctrl_toint;	// FPU.scala:517:25, :695:37, Reg.scala:34:16
   reg  [4:0]   wb_toint_exc;	// Reg.scala:34:16
   wire         _T_1210 = mem_ctrl_div | mem_ctrl_sqrt;	// FPU.scala:703:51, Reg.scala:34:16
-  wire         _T_1169 = mem_reg_valid & _T_1210 & (~_T_1208 | (|wen)) | write_port_busy | divSqrt_in_flight;	// FPU.scala:513:26, :614:30, :645:16, :703:{51,69,73,90,97}, :705:48, :723:27, Reg.scala:34:16
+  wire         _T_1169 =
+    mem_reg_valid & _T_1210 & (~_T_1208 | (|wen)) | write_port_busy | divSqrt_in_flight;	// FPU.scala:513:26, :614:30, :645:16, :703:{51,69,73,90,97}, :705:48, :723:27, Reg.scala:34:16
   reg          _T_1180;	// FPU.scala:708:55
   reg  [1:0]   _T_1203;	// FPU.scala:718:25
   reg  [4:0]   _T_1205;	// FPU.scala:719:35
   reg  [64:0]  _T_1207;	// FPU.scala:720:35
-  assign _T_1208 = mem_ctrl_sqrt ? _DivSqrtRecF64_io_inReady_sqrt : _DivSqrtRecF64_io_inReady_div;	// FPU.scala:722:25, :723:27, Reg.scala:34:16
+  assign _T_1208 =
+    mem_ctrl_sqrt ? _DivSqrtRecF64_io_inReady_sqrt : _DivSqrtRecF64_io_inReady_div;	// FPU.scala:722:25, :723:27, Reg.scala:34:16
   wire         _T_1214 = mem_reg_valid & _T_1210 & ~divSqrt_in_flight;	// FPU.scala:513:26, :614:30, :703:51, :725:{76,79}
   assign _T_1221 = divSqrt_single ? {32'h0, _RecFNToRecFN_io_out} : _T_1207;	// CircuitMath.scala:37:22, FPU.scala:611:27, :720:35, :746:34, :749:25
   assign _T_1224 = _T_1205 | (divSqrt_single ? _RecFNToRecFN_io_exceptionFlags : 5'h0);	// FPU.scala:611:27, :719:35, :746:34, :750:{43,48}
   always @(posedge clock) begin
     automatic logic       killm;	// FPU.scala:516:41
     automatic logic       _T_1080;	// FPU.scala:622:56
     automatic logic       _T_899;	// FPU.scala:627:62
@@ -391,15 +512,16 @@
       _T_282_wflags <= _fp_decoder_io_sigs_wflags;	// FPU.scala:520:26, Reg.scala:34:16
       if (_fp_decoder_io_sigs_ren2 & _fp_decoder_io_sigs_swap12)	// FPU.scala:520:26, :556:25, :560:25, :561:29
         ex_ra1 <= io_inst[24:20];	// FPU.scala:554:53, :561:48
       else if (~_fp_decoder_io_sigs_ren1 | _fp_decoder_io_sigs_swap12) begin	// FPU.scala:520:26, :554:53, :556:25, :557:30
       end
       else	// FPU.scala:554:53, :556:25, :557:30
         ex_ra1 <= io_inst[19:15];	// FPU.scala:554:53, :557:49
-      if (~_fp_decoder_io_sigs_ren2 | _fp_decoder_io_sigs_swap12 | _fp_decoder_io_sigs_swap23) begin	// FPU.scala:520:26, :556:25, :560:25, :563:49
+      if (~_fp_decoder_io_sigs_ren2 | _fp_decoder_io_sigs_swap12
+          | _fp_decoder_io_sigs_swap23) begin	// FPU.scala:520:26, :556:25, :560:25, :563:49
         if (_fp_decoder_io_sigs_ren1 & _fp_decoder_io_sigs_swap12)	// FPU.scala:520:26, :554:53, :556:25, :558:29
           ex_ra2 <= io_inst[19:15];	// FPU.scala:554:53, :558:48
       end
       else	// FPU.scala:556:25, :560:25, :563:49
         ex_ra2 <= io_inst[24:20];	// FPU.scala:554:53, :563:68
       if (_fp_decoder_io_sigs_ren3)	// FPU.scala:520:26
         ex_ra3 <= io_inst[31:27];	// FPU.scala:554:53, :565:44
@@ -426,16 +548,17 @@
         mem_ctrl_toint <= _T_282_toint;	// Reg.scala:34:16
         mem_ctrl_fastpipe <= _T_282_fastpipe;	// Reg.scala:34:16
         mem_ctrl_fma <= _T_282_fma;	// Reg.scala:34:16
         mem_ctrl_div <= _T_282_div;	// Reg.scala:34:16
         mem_ctrl_sqrt <= _T_282_sqrt;	// Reg.scala:34:16
         mem_ctrl_wflags <= _T_282_wflags;	// Reg.scala:34:16
       end
-      write_port_busy <= mem_wen & (|({_T_899, _T_1080} & {ex_ctrl_fma & ex_ctrl_single, _GEN_10})) | wen[2] &
-                                                _GEN_10;	// FPU.scala:529:20, :622:56, :627:62, :631:78, :645:16, :647:31, :648:{43,62,89,93,101}, Reg.scala:34:16
+      write_port_busy <=
+        mem_wen & (|({_T_899, _T_1080} & {ex_ctrl_fma & ex_ctrl_single, _GEN_10}))
+        | wen[2] & _GEN_10;	// FPU.scala:529:20, :622:56, :627:62, :631:78, :645:16, :647:31, :648:{43,62,89,93,101}, Reg.scala:34:16
     end
     if (mem_reg_valid)	// FPU.scala:513:26
       wb_ctrl_toint <= mem_ctrl_toint;	// Reg.scala:34:16
     load_wb <= io_dmem_resp_val;	// FPU.scala:534:20
     if (io_dmem_resp_val) begin
       load_wb_single <= ~(io_dmem_resp_type[0]);	// FPU.scala:535:{34,52}, Reg.scala:34:16
       load_wb_data <= io_dmem_resp_data;	// Reg.scala:34:16
@@ -614,19 +737,29 @@
     .W0_addr (waddr),	// FPU.scala:668:18
     .W0_en   (~wbInfo_0_cp & wen[0] | divSqrt_wen),	// FPU.scala:608:24, :645:16, :646:19, :676:{10,24,30,35}
     .W0_clk  (clock),
     .W0_data (wdata),	// FPU.scala:673:19
     .W1_addr (load_wb_tag),	// Reg.scala:34:16
     .W1_en   (load_wb),	// FPU.scala:534:20
     .W1_clk  (clock),
-    .W1_data (load_wb_single ? {32'h70020000, load_wb_data[31], _T_512 & {~{3{_T_391 &
-                ~(|(load_wb_data[22:0]))}}, 6'h3F} | {2'h0, (&(_T_512[8:7])) & (|(load_wb_data[22:0])),
-                6'h0}, _T_391 ? {_T_495[21:0], 1'h0} : load_wb_data[22:0]} : {load_wb_data[63], _T_759 &
-                {~{3{_T_534 & ~(|(load_wb_data[51:0]))}}, 9'h1FF} | {2'h0, (&(_T_759[11:10])) &
-                (|(load_wb_data[51:0])), 9'h0}, _T_534 ? {_T_742[50:0], 1'h0} : load_wb_data[51:0]}),	// Bitwise.scala:71:12, Cat.scala:30:58, FPU.scala:543:{10,33}, :631:23, Reg.scala:34:16, recFNFromFN.scala:47:22, :49:25, :51:34, :52:38, :53:34, :56:{13,26}, :58:{25,37}, :64:{15,42}, :67:{25,50,63}, :71:{26,28,45,64}, :73:27
+    .W1_data
+      (load_wb_single
+         ? {
+             32'h70020000,
+             load_wb_data[31],
+             _T_512 & {~{3{_T_391 & ~(|(load_wb_data[22:0]))}}, 6'h3F}
+               | {2'h0, (&(_T_512[8:7])) & (|(load_wb_data[22:0])), 6'h0},
+             _T_391 ? {_T_495[21:0], 1'h0} : load_wb_data[22:0]
+           }
+         : {
+             load_wb_data[63],
+             _T_759 & {~{3{_T_534 & ~(|(load_wb_data[51:0]))}}, 9'h1FF}
+               | {2'h0, (&(_T_759[11:10])) & (|(load_wb_data[51:0])), 9'h0},
+             _T_534 ? {_T_742[50:0], 1'h0} : load_wb_data[51:0]
+           }),	// Bitwise.scala:71:12, Cat.scala:30:58, FPU.scala:543:{10,33}, :631:23, Reg.scala:34:16, recFNFromFN.scala:47:22, :49:25, :51:34, :52:38, :53:34, :56:{13,26}, :58:{25,37}, :64:{15,42}, :67:{25,50,63}, :71:{26,28,45,64}, :73:27
     .R0_data (_regfile_ext_R0_data),
     .R1_data (_regfile_ext_R1_data),
     .R2_data (_regfile_ext_R2_data)
   );
   FPUFMAPipe sfma (	// FPU.scala:584:20
     .clock             (clock),
     .reset             (reset),
@@ -639,17 +772,20 @@
     .io_in_bits_in2    (_GEN_7),	// FPU.scala:573:11, :576:22, :578:34
     .io_in_bits_in3    (_GEN_8),	// FPU.scala:574:11, :576:22, :578:34
     .io_out_bits_data  (_sfma_io_out_bits_data),
     .io_out_bits_exc   (_sfma_io_out_bits_exc)
   );
   FPToInt fpiu (	// FPU.scala:588:20
     .clock             (clock),
-    .io_in_valid       (req_valid & ((ex_cp_valid ? io_cp_req_bits_toint : _T_282_toint) | (ex_cp_valid ?
-                io_cp_req_bits_div : _T_282_div) | (ex_cp_valid ? io_cp_req_bits_sqrt : _T_282_sqrt) |
-                {_GEN[3:2], _GEN[0]} == 3'h3)),	// Decoupled.scala:30:37, FPU.scala:510:32, :529:20, :589:{33,82,97}, Reg.scala:34:16
+    .io_in_valid
+      (req_valid
+       & ((ex_cp_valid ? io_cp_req_bits_toint : _T_282_toint)
+          | (ex_cp_valid ? io_cp_req_bits_div : _T_282_div)
+          | (ex_cp_valid ? io_cp_req_bits_sqrt : _T_282_sqrt)
+          | {_GEN[3:2], _GEN[0]} == 3'h3)),	// Decoupled.scala:30:37, FPU.scala:510:32, :529:20, :589:{33,82,97}, Reg.scala:34:16
     .io_in_bits_cmd    (_GEN_0),	// FPU.scala:529:20, :570:7, :576:22, :577:9
     .io_in_bits_ldst   (ex_cp_valid ? io_cp_req_bits_ldst : _T_282_ldst),	// Decoupled.scala:30:37, FPU.scala:529:20, :570:7, :576:22, :577:9, Reg.scala:34:16
     .io_in_bits_single (_GEN_3),	// FPU.scala:529:20, :570:7, :576:22, :577:9
     .io_in_bits_rm     (_GEN_4),	// FPU.scala:571:10, :576:22, :577:9
     .io_in_bits_typ    (_GEN_5),	// FPU.scala:575:11, :576:22, :577:9
     .io_in_bits_in1    (_GEN_6),	// FPU.scala:572:11, :576:22, :577:9
     .io_in_bits_in2    (_GEN_7),	// FPU.scala:573:11, :576:22, :578:34
@@ -719,21 +855,25 @@
   RecFNToRecFN_2 RecFNToRecFN (	// FPU.scala:746:34
     .io_in             (_T_1207),	// FPU.scala:720:35
     .io_roundingMode   (_T_1203),	// FPU.scala:718:25
     .io_out            (_RecFNToRecFN_io_out),
     .io_exceptionFlags (_RecFNToRecFN_io_exceptionFlags)
   );
   assign io_fcsr_flags_valid = wb_toint_valid | divSqrt_wen | wen[0];	// FPU.scala:608:24, :645:16, :676:30, :695:37, :697:56
-  assign io_fcsr_flags_bits = (wb_toint_valid ? wb_toint_exc : 5'h0) | (divSqrt_wen ? _T_1224 : 5'h0) | (wen[0] ?
-                (wbInfo_0_pipeid[1] ? (wbInfo_0_pipeid[0] ? _FPUFMAPipe_io_out_bits_exc :
-                _sfma_io_out_bits_exc) : wbInfo_0_pipeid[0] ? _ifpu_io_out_bits_exc :
-                _fpmu_io_out_bits_exc) : 5'h0);	// FPU.scala:584:20, :598:20, :603:20, :608:24, :624:28, :645:16, :646:19, :676:30, :695:37, :699:8, :700:{8,46}, :701:8, :750:43, Package.scala:18:26, :19:{12,17}, Reg.scala:34:16
+  assign io_fcsr_flags_bits =
+    (wb_toint_valid ? wb_toint_exc : 5'h0) | (divSqrt_wen ? _T_1224 : 5'h0)
+    | (wen[0]
+         ? (wbInfo_0_pipeid[1]
+              ? (wbInfo_0_pipeid[0] ? _FPUFMAPipe_io_out_bits_exc : _sfma_io_out_bits_exc)
+              : wbInfo_0_pipeid[0] ? _ifpu_io_out_bits_exc : _fpmu_io_out_bits_exc)
+         : 5'h0);	// FPU.scala:584:20, :598:20, :603:20, :608:24, :624:28, :645:16, :646:19, :676:30, :695:37, :699:8, :700:{8,46}, :701:8, :750:43, Package.scala:18:26, :19:{12,17}, Reg.scala:34:16
   assign io_toint_data = _fpiu_io_out_bits_toint;	// FPU.scala:588:20
-  assign io_fcsr_rdy = ~(ex_reg_valid & (ex_cp_valid ? io_cp_req_bits_wflags : _T_282_wflags) | mem_reg_valid &
-                mem_ctrl_wflags | wb_toint_valid | (|wen) | divSqrt_in_flight);	// Decoupled.scala:30:37, FPU.scala:509:25, :513:26, :529:20, :614:30, :645:16, :695:37, :703:97, :704:{18,33,68,131}, Reg.scala:34:16
+  assign io_fcsr_rdy =
+    ~(ex_reg_valid & (ex_cp_valid ? io_cp_req_bits_wflags : _T_282_wflags) | mem_reg_valid
+      & mem_ctrl_wflags | wb_toint_valid | (|wen) | divSqrt_in_flight);	// Decoupled.scala:30:37, FPU.scala:509:25, :513:26, :529:20, :614:30, :645:16, :695:37, :703:97, :704:{18,33,68,131}, Reg.scala:34:16
   assign io_nack_mem = _T_1169;	// FPU.scala:705:48
   assign io_illegal_rm = io_inst[14] & (io_inst[13:12] != 2'h3 | io_fcsr_rm[2]);	// CircuitMath.scala:32:10, FPU.scala:712:{27,32,43,51,55,69}
   assign io_dec_cmd = _fp_decoder_io_sigs_cmd;	// FPU.scala:520:26
   assign io_dec_ldst = _fp_decoder_io_sigs_ldst;	// FPU.scala:520:26
   assign io_dec_ren1 = _fp_decoder_io_sigs_ren1;	// FPU.scala:520:26
   assign io_dec_ren2 = _fp_decoder_io_sigs_ren2;	// FPU.scala:520:26
   assign io_dec_ren3 = _fp_decoder_io_sigs_ren3;	// FPU.scala:520:26
@@ -748,15 +888,16 @@
   assign io_dec_sqrt = _fp_decoder_io_sigs_sqrt;	// FPU.scala:520:26
   assign io_dec_wflags = _fp_decoder_io_sigs_wflags;	// FPU.scala:520:26
   assign io_sboard_set = wb_reg_valid & ~wb_cp_valid & _T_1180;	// FPU.scala:517:25, :518:24, :708:{36,49,55}
   assign io_sboard_clr = ~wb_cp_valid & (divSqrt_wen | wen[0] & (&wbInfo_0_pipeid));	// FPU.scala:518:24, :608:24, :645:16, :646:19, :676:30, :708:36, :709:{33,49,60,99}
   assign io_sboard_clra = waddr;	// FPU.scala:668:18
   assign io_cp_req_ready = ~ex_reg_valid;	// FPU.scala:509:25, :693:22
   assign io_cp_resp_valid = _T_1133 | _T_870;	// FPU.scala:593:{42,60}, :689:{22,33}, :691:22
-  assign io_cp_resp_bits_data = _T_1133 ? wdata : _T_870 ? {1'h0, _fpiu_io_out_bits_toint} : 65'h0;	// FPU.scala:526:24, :588:20, :593:{42,60}, :594:26, :673:19, :689:{22,33}, :690:26
+  assign io_cp_resp_bits_data =
+    _T_1133 ? wdata : _T_870 ? {1'h0, _fpiu_io_out_bits_toint} : 65'h0;	// FPU.scala:526:24, :588:20, :593:{42,60}, :594:26, :673:19, :689:{22,33}, :690:26
   assign io_cp_resp_bits_exc = 5'h0;
 endmodule
 
 module FPUDecoder(
   input  [31:0] io_inst,
   output [4:0]  io_sigs_cmd,
   output        io_sigs_ldst,
@@ -774,34 +915,46 @@
                 io_sigs_div,
                 io_sigs_sqrt,
                 io_sigs_wflags);
 
   wire       decoder_5 = {io_inst[6], io_inst[4]} == 2'h2;	// Decode.scala:13:{65,121}
   wire [2:0] _GEN = {io_inst[31], io_inst[28], io_inst[4]};	// Decode.scala:13:65
   wire [3:0] _GEN_0 = {io_inst[31:30], io_inst[28], io_inst[4]};	// Decode.scala:13:65
-  assign io_sigs_cmd = {~(io_inst[4]), ~(io_inst[6]) | io_inst[30], ~(io_inst[6]) | io_inst[29], io_inst[3] |
-                (&{io_inst[28], io_inst[4]}), io_inst[2] | (&{io_inst[27], io_inst[4]})};	// Cat.scala:30:58, Decode.scala:13:{65,121}, :14:30
+  assign io_sigs_cmd =
+    {
+      ~(io_inst[4]),
+      ~(io_inst[6]) | io_inst[30],
+      ~(io_inst[6]) | io_inst[29],
+      io_inst[3] | (&{io_inst[28], io_inst[4]}),
+      io_inst[2] | (&{io_inst[27], io_inst[4]})
+    };	// Cat.scala:30:58, Decode.scala:13:{65,121}, :14:30
   assign io_sigs_ldst = ~(io_inst[6]);	// Decode.scala:13:{65,121}
-  assign io_sigs_wen = {io_inst[31], io_inst[5]} == 2'h0 | io_inst[5:4] == 2'h0 | {io_inst[28], io_inst[5]} ==
-                2'h2;	// Decode.scala:13:{65,121}, :14:30
-  assign io_sigs_ren1 = {io_inst[31], io_inst[2]} == 2'h0 | {io_inst[28], io_inst[2]} == 2'h0 | decoder_5;	// Decode.scala:13:{65,121}, :14:30
+  assign io_sigs_wen =
+    {io_inst[31], io_inst[5]} == 2'h0 | io_inst[5:4] == 2'h0
+    | {io_inst[28], io_inst[5]} == 2'h2;	// Decode.scala:13:{65,121}, :14:30
+  assign io_sigs_ren1 =
+    {io_inst[31], io_inst[2]} == 2'h0 | {io_inst[28], io_inst[2]} == 2'h0 | decoder_5;	// Decode.scala:13:{65,121}, :14:30
   assign io_sigs_ren2 = {io_inst[30], io_inst[2]} == 2'h0 | io_inst[5] | decoder_5;	// Decode.scala:13:{65,121}, :14:30
   assign io_sigs_ren3 = decoder_5;	// Decode.scala:13:121
   assign io_sigs_swap12 = ~(io_inst[6]) | (&{io_inst[30], io_inst[28], io_inst[4]});	// Decode.scala:13:{65,121}, :14:30
   assign io_sigs_swap23 = {io_inst[29:28], io_inst[4]} == 3'h1;	// Decode.scala:13:{65,121}
-  assign io_sigs_single = {io_inst[12], io_inst[6]} == 2'h0 | {io_inst[25], io_inst[6]} == 2'h1;	// Decode.scala:13:{65,121}, :14:30
+  assign io_sigs_single =
+    {io_inst[12], io_inst[6]} == 2'h0 | {io_inst[25], io_inst[6]} == 2'h1;	// Decode.scala:13:{65,121}, :14:30
   assign io_sigs_fromint = &_GEN;	// Decode.scala:13:{65,121}
   assign io_sigs_toint = io_inst[5] | _GEN == 3'h5;	// Decode.scala:13:{65,121}, :14:30
-  assign io_sigs_fastpipe = {io_inst[31], io_inst[29], io_inst[4]} == 3'h3 | _GEN_0 == 4'h5;	// Decode.scala:13:{65,121}, :14:30
-  assign io_sigs_fma = {io_inst[30:28], io_inst[2]} == 4'h0 | {io_inst[30:29], io_inst[27], io_inst[2]} == 4'h0 |
-                decoder_5;	// Decode.scala:13:{65,121}, :14:30
+  assign io_sigs_fastpipe =
+    {io_inst[31], io_inst[29], io_inst[4]} == 3'h3 | _GEN_0 == 4'h5;	// Decode.scala:13:{65,121}, :14:30
+  assign io_sigs_fma =
+    {io_inst[30:28], io_inst[2]} == 4'h0
+    | {io_inst[30:29], io_inst[27], io_inst[2]} == 4'h0 | decoder_5;	// Decode.scala:13:{65,121}, :14:30
   assign io_sigs_div = {io_inst[30], io_inst[28:27], io_inst[4]} == 4'h7;	// Decode.scala:13:{65,121}
   assign io_sigs_sqrt = _GEN_0 == 4'h7;	// Decode.scala:13:{65,121}
-  assign io_sigs_wflags = {io_inst[29], io_inst[2]} == 2'h0 | decoder_5 | {io_inst[27], io_inst[13]} == 2'h2 |
-                {io_inst[31:30], io_inst[2]} == 3'h4;	// Decode.scala:13:{65,121}, :14:30
+  assign io_sigs_wflags =
+    {io_inst[29], io_inst[2]} == 2'h0 | decoder_5 | {io_inst[27], io_inst[13]} == 2'h2
+    | {io_inst[31:30], io_inst[2]} == 3'h4;	// Decode.scala:13:{65,121}, :14:30
 endmodule
 
 module FPUFMAPipe(
   input         clock,
                 reset,
                 io_in_valid,
   input  [4:0]  io_in_bits_cmd,
@@ -954,20 +1107,34 @@
   reg         valid;	// FPU.scala:287:18
   wire        _T_286 = in_in1[29:23] < 7'h2;	// FPU.scala:286:15, fNFromRecFN.scala:49:{39,57}
   wire        _T_304 = in_in1[31:30] == 2'h1 & ~_T_286 | in_in1[31:30] == 2'h2;	// FPU.scala:286:15, fNFromRecFN.scala:49:57, :52:{24,49}, :55:{45,58}, :56:{18,39}, :57:48
   wire [23:0] _T_317 = {1'h1, in_in1[22:0]} >> 5'h2 - in_in1[27:23];	// Cat.scala:30:58, FPU.scala:286:15, fNFromRecFN.scala:47:25, :51:44, :61:{39,46}, :63:35
   wire        _T_345 = in_in1[61:52] < 10'h2;	// FPU.scala:286:15, fNFromRecFN.scala:49:{39,57}
   wire        _T_363 = in_in1[63:62] == 2'h1 & ~_T_345 | in_in1[63:62] == 2'h2;	// FPU.scala:286:15, fNFromRecFN.scala:49:57, :52:{24,49}, :55:{45,58}, :56:{18,39}, :57:48
   wire [52:0] _T_376 = {1'h1, in_in1[51:0]} >> 6'h2 - in_in1[57:52];	// Cat.scala:30:58, FPU.scala:286:15, fNFromRecFN.scala:47:25, :49:57, :51:44, :61:{39,46}, :63:35
-  wire [63:0] unrec_int = in_single ? {{33{in_in1[32]}}, _T_304 ? in_in1[30:23] + 8'h7F : {8{&(in_in1[31:30])}},
-                _T_304 | (&(in_in1[31:30])) & in_in1[29] ? in_in1[22:0] : in_in1[31:29] == 3'h1 |
-                in_in1[31:30] == 2'h1 & _T_286 ? _T_317[22:0] : 23'h0} : {in_in1[64], _T_363 ?
-                in_in1[62:52] + 11'h3FF : {11{&(in_in1[63:62])}}, _T_363 | (&(in_in1[63:62])) & in_in1[61]
-                ? in_in1[51:0] : in_in1[63:61] == 3'h1 | in_in1[63:62] == 2'h1 & _T_345 ? _T_376[51:0] :
-                52'h0};	// Bitwise.scala:71:12, Cat.scala:30:58, FPU.scala:286:15, :304:10, fNFromRecFN.scala:45:22, :47:25, :49:57, :51:{19,44,57}, :52:{24,49,62}, :56:39, :58:55, :59:{31,39}, :63:{35,53}, :65:{18,36}, :68:16, :70:{16,26}, :72:20
+  wire [63:0] unrec_int =
+    in_single
+      ? {
+          {33{in_in1[32]}},
+          _T_304 ? in_in1[30:23] + 8'h7F : {8{&(in_in1[31:30])}},
+          _T_304 | (&(in_in1[31:30])) & in_in1[29]
+            ? in_in1[22:0]
+            : in_in1[31:29] == 3'h1 | in_in1[31:30] == 2'h1 & _T_286
+                ? _T_317[22:0]
+                : 23'h0
+        }
+      : {
+          in_in1[64],
+          _T_363 ? in_in1[62:52] + 11'h3FF : {11{&(in_in1[63:62])}},
+          _T_363 | (&(in_in1[63:62])) & in_in1[61]
+            ? in_in1[51:0]
+            : in_in1[63:61] == 3'h1 | in_in1[63:62] == 2'h1 & _T_345
+                ? _T_376[51:0]
+                : 52'h0
+        };	// Bitwise.scala:71:12, Cat.scala:30:58, FPU.scala:286:15, :304:10, fNFromRecFN.scala:45:22, :47:25, :49:57, :51:{19,44,57}, :52:{24,49,62}, :56:39, :58:55, :59:{31,39}, :63:{35,53}, :65:{18,36}, :68:16, :70:{16,26}, :72:20
   wire        _T_403 = in_in1[29:23] < 7'h2;	// FPU.scala:209:{32,48}, :286:15, fNFromRecFN.scala:49:57
   wire        _T_411 = in_in1[31:30] == 2'h1;	// FPU.scala:206:27, :210:50, :286:15, fNFromRecFN.scala:52:49
   wire        _T_409 = in_in1[31:29] == 3'h1 | _T_411 & _T_403;	// FPU.scala:205:26, :209:48, :210:{28,40,50,62}, :286:15, fNFromRecFN.scala:51:44
   wire        _T_417 = _T_411 & ~_T_403 | in_in1[31:30] == 2'h2;	// FPU.scala:206:27, :209:48, :210:50, :211:{39,42,61,71}, :286:15, fNFromRecFN.scala:49:57
   wire        _T_419 = in_in1[31:29] == 3'h0;	// Cat.scala:30:58, FPU.scala:205:26, :212:23, :286:15
   wire        _T_423 = (&(in_in1[31:30])) & ~(in_in1[29]);	// FPU.scala:206:27, :207:30, :213:{27,30,34}, :286:15
   wire        _T_466 = in_in1[61:52] < 10'h2;	// FPU.scala:209:{32,48}, :286:15, fNFromRecFN.scala:49:57
@@ -983,18 +1150,32 @@
       in_cmd <= io_in_bits_cmd;	// FPU.scala:286:15
       in_single <= io_in_bits_single;	// FPU.scala:286:15
       in_rm <= io_in_bits_rm;	// FPU.scala:286:15
       in_typ <= io_in_bits_typ;	// FPU.scala:286:15
       if (io_in_bits_single & ~io_in_bits_ldst & io_in_bits_cmd[3:2] != 2'h3) begin	// FPU.scala:293:{47,64,82}, fNFromRecFN.scala:58:55
         automatic logic [11:0] _T_253 = {3'h0, io_in_bits_in1[31:23]} + 12'h700;	// Cat.scala:30:58, FPU.scala:239:19, :243:{31,53}
         automatic logic [11:0] _T_277 = {3'h0, io_in_bits_in2[31:23]} + 12'h700;	// Cat.scala:30:58, FPU.scala:239:19, :243:{31,53}
-        in_in1 <= {io_in_bits_in1[32], io_in_bits_in1[31:29] == 3'h0 | io_in_bits_in1[31:29] > 3'h5 ?
-                                                                {io_in_bits_in1[31:29], _T_253[8:0]} : _T_253, io_in_bits_in1[22:0], 29'h0};	// Cat.scala:30:58, FPU.scala:237:18, :238:21, :240:43, :242:26, :243:53, :244:{10,19,25,36,65}, :286:15
-        in_in2 <= {io_in_bits_in2[32], io_in_bits_in2[31:29] == 3'h0 | io_in_bits_in2[31:29] > 3'h5 ?
-                                                                {io_in_bits_in2[31:29], _T_277[8:0]} : _T_277, io_in_bits_in2[22:0], 29'h0};	// Cat.scala:30:58, FPU.scala:237:18, :238:21, :240:43, :242:26, :243:53, :244:{10,19,25,36,65}, :286:15
+        in_in1 <=
+          {
+            io_in_bits_in1[32],
+            io_in_bits_in1[31:29] == 3'h0 | io_in_bits_in1[31:29] > 3'h5
+              ? {io_in_bits_in1[31:29], _T_253[8:0]}
+              : _T_253,
+            io_in_bits_in1[22:0],
+            29'h0
+          };	// Cat.scala:30:58, FPU.scala:237:18, :238:21, :240:43, :242:26, :243:53, :244:{10,19,25,36,65}, :286:15
+        in_in2 <=
+          {
+            io_in_bits_in2[32],
+            io_in_bits_in2[31:29] == 3'h0 | io_in_bits_in2[31:29] > 3'h5
+              ? {io_in_bits_in2[31:29], _T_277[8:0]}
+              : _T_277,
+            io_in_bits_in2[22:0],
+            29'h0
+          };	// Cat.scala:30:58, FPU.scala:237:18, :238:21, :240:43, :242:26, :243:53, :244:{10,19,25,36,65}, :286:15
       end
       else begin	// FPU.scala:293:64
         in_in1 <= io_in_bits_in1;	// FPU.scala:286:15
         in_in2 <= io_in_bits_in2;	// FPU.scala:286:15
       end
     end
     valid <= io_in_valid;	// FPU.scala:287:18
@@ -1059,26 +1240,65 @@
   );
   assign io_as_double_rm = in_rm;	// FPU.scala:286:15
   assign io_as_double_in1 = in_in1;	// FPU.scala:286:15
   assign io_as_double_in2 = in_in2;	// FPU.scala:286:15
   assign io_out_valid = valid;	// FPU.scala:287:18
   assign io_out_bits_lt = _dcmp_io_lt;	// FPU.scala:319:20
   assign io_out_bits_store = unrec_int;	// FPU.scala:304:10
-  assign io_out_bits_toint = _T_539 ? (in_typ[1] ? _RecFNToIN_1_io_out : {{32{_RecFNToIN_io_out[31]}},
-                _RecFNToIN_io_out}) : _T_530 ? {63'h0, |(~(in_rm[1:0]) & {_dcmp_io_lt, _dcmp_io_eq})} :
-                in_rm[0] ? {54'h0, in_single ? {(&(in_in1[31:29])) & in_in1[22], (&(in_in1[31:29])) &
-                ~(in_in1[22]), _T_423 & ~(in_in1[32]), _T_417 & ~(in_in1[32]), _T_409 & ~(in_in1[32]),
-                _T_419 & ~(in_in1[32]), _T_419 & in_in1[32], _T_409 & in_in1[32], _T_417 & in_in1[32],
-                _T_423 & in_in1[32]} : {(&(in_in1[63:61])) & in_in1[51], (&(in_in1[63:61])) &
-                ~(in_in1[51]), _T_486 & ~(in_in1[64]), _T_480 & ~(in_in1[64]), _T_472 & ~(in_in1[64]),
-                _T_482 & ~(in_in1[64]), _T_482 & in_in1[64], _T_472 & in_in1[64], _T_480 & in_in1[64],
-                _T_486 & in_in1[64]}} : unrec_int;	// Bitwise.scala:71:12, Cat.scala:30:58, FPU.scala:205:26, :210:40, :211:61, :212:23, :213:27, :214:22, :215:{24,27,31}, :216:24, :218:{31,34,50}, :219:{21,38,55}, :220:{21,39,54}, :286:15, :304:10, :316:10, :319:20, :324:{21,27,33}, :328:{16,30}, :329:{23,27,34,65}, :332:{16,33}, :336:24, :340:51, :341:27, Package.scala:40:38, :44:13, fNFromRecFN.scala:45:22
-  assign io_out_bits_exc = _T_539 ? (in_typ[1] ? {|(_RecFNToIN_1_io_intExceptionFlags[2:1]), 3'h0,
-                _RecFNToIN_1_io_intExceptionFlags[0]} : {|(_RecFNToIN_io_intExceptionFlags[2:1]), 3'h0,
-                _RecFNToIN_io_intExceptionFlags[0]}) : _T_530 ? _dcmp_io_exceptionFlags : 5'h0;	// Cat.scala:30:58, FPU.scala:286:15, :319:20, :326:19, :328:{16,30}, :330:21, :332:{16,33}, :336:24, :340:51, :342:{25,57,64,106}, Package.scala:44:13
+  assign io_out_bits_toint =
+    _T_539
+      ? (in_typ[1]
+           ? _RecFNToIN_1_io_out
+           : {{32{_RecFNToIN_io_out[31]}}, _RecFNToIN_io_out})
+      : _T_530
+          ? {63'h0, |(~(in_rm[1:0]) & {_dcmp_io_lt, _dcmp_io_eq})}
+          : in_rm[0]
+              ? {
+                  54'h0,
+                  in_single
+                    ? {
+                        (&(in_in1[31:29])) & in_in1[22],
+                        (&(in_in1[31:29])) & ~(in_in1[22]),
+                        _T_423 & ~(in_in1[32]),
+                        _T_417 & ~(in_in1[32]),
+                        _T_409 & ~(in_in1[32]),
+                        _T_419 & ~(in_in1[32]),
+                        _T_419 & in_in1[32],
+                        _T_409 & in_in1[32],
+                        _T_417 & in_in1[32],
+                        _T_423 & in_in1[32]
+                      }
+                    : {
+                        (&(in_in1[63:61])) & in_in1[51],
+                        (&(in_in1[63:61])) & ~(in_in1[51]),
+                        _T_486 & ~(in_in1[64]),
+                        _T_480 & ~(in_in1[64]),
+                        _T_472 & ~(in_in1[64]),
+                        _T_482 & ~(in_in1[64]),
+                        _T_482 & in_in1[64],
+                        _T_472 & in_in1[64],
+                        _T_480 & in_in1[64],
+                        _T_486 & in_in1[64]
+                      }
+                }
+              : unrec_int;	// Bitwise.scala:71:12, Cat.scala:30:58, FPU.scala:205:26, :210:40, :211:61, :212:23, :213:27, :214:22, :215:{24,27,31}, :216:24, :218:{31,34,50}, :219:{21,38,55}, :220:{21,39,54}, :286:15, :304:10, :316:10, :319:20, :324:{21,27,33}, :328:{16,30}, :329:{23,27,34,65}, :332:{16,33}, :336:24, :340:51, :341:27, Package.scala:40:38, :44:13, fNFromRecFN.scala:45:22
+  assign io_out_bits_exc =
+    _T_539
+      ? (in_typ[1]
+           ? {
+               |(_RecFNToIN_1_io_intExceptionFlags[2:1]),
+               3'h0,
+               _RecFNToIN_1_io_intExceptionFlags[0]
+             }
+           : {
+               |(_RecFNToIN_io_intExceptionFlags[2:1]),
+               3'h0,
+               _RecFNToIN_io_intExceptionFlags[0]
+             })
+      : _T_530 ? _dcmp_io_exceptionFlags : 5'h0;	// Cat.scala:30:58, FPU.scala:286:15, :319:20, :326:19, :328:{16,30}, :330:21, :332:{16,33}, :336:24, :340:51, :342:{25,57,64,106}, Package.scala:44:13
 endmodule
 
 module IntToFP(
   input         clock,
                 reset,
                 io_in_valid,
   input  [4:0]  io_in_bits_cmd,
@@ -1095,16 +1315,18 @@
   wire [4:0]  _INToRecFN_io_exceptionFlags;	// FPU.scala:381:21
   reg         _T_132;	// Valid.scala:47:18
   reg  [4:0]  _T_155_cmd;	// Reg.scala:34:16
   reg         _T_155_single;	// Reg.scala:34:16
   reg  [2:0]  _T_155_rm;	// Reg.scala:34:16
   reg  [1:0]  _T_155_typ;	// Reg.scala:34:16
   reg  [64:0] _T_155_in1;	// Reg.scala:34:16
-  wire [63:0] _GEN = _T_155_typ[1] ? _T_155_in1[63:0] : {{32{~(_T_155_typ[0]) & _T_155_in1[31]}},
-                _T_155_in1[31:0]};	// FPU.scala:372:33, :373:56, :374:{13,19,31}, Package.scala:44:13, Reg.scala:34:16
+  wire [63:0] _GEN =
+    _T_155_typ[1]
+      ? _T_155_in1[63:0]
+      : {{32{~(_T_155_typ[0]) & _T_155_in1[31]}}, _T_155_in1[31:0]};	// FPU.scala:372:33, :373:56, :374:{13,19,31}, Package.scala:44:13, Reg.scala:34:16
   reg  [64:0] _T_698_data;	// Reg.scala:34:16
   reg  [4:0]  _T_698_exc;	// Reg.scala:34:16
   always @(posedge clock) begin
     if (reset)
       _T_132 <= 1'h0;	// Valid.scala:47:18
     else
       _T_132 <= io_in_valid;	// Valid.scala:47:18
@@ -1119,61 +1341,180 @@
       if (_T_155_cmd[2]) begin	// FPU.scala:380:21, Reg.scala:34:16
         if (_T_155_single) begin	// Reg.scala:34:16
           automatic logic        _T_280;	// recFNFromFN.scala:51:34
           automatic logic [3:0]  _T_381;	// CircuitMath.scala:38:21
           automatic logic [8:0]  _T_401;	// recFNFromFN.scala:64:15
           automatic logic [53:0] _T_384;	// recFNFromFN.scala:58:25
           _T_280 = _T_155_in1[30:23] == 8'h0;	// Reg.scala:34:16, recFNFromFN.scala:48:23, :51:34
-          _T_381 = (|(_T_155_in1[22:7])) ? {|(_T_155_in1[22:15]), (|(_T_155_in1[22:15])) ?
-                                                                                {|(_T_155_in1[22:19]), (|(_T_155_in1[22:19])) ? (_T_155_in1[22] ? 2'h3 : _T_155_in1[21] ?
-                                                                                2'h2 : {1'h0, _T_155_in1[20]}) : _T_155_in1[18] ? 2'h3 : _T_155_in1[17] ? 2'h2 : {1'h0,
-                                                                                _T_155_in1[16]}} : {|(_T_155_in1[14:11]), (|(_T_155_in1[14:11])) ? (_T_155_in1[14] ? 2'h3 :
-                                                                                _T_155_in1[13] ? 2'h2 : {1'h0, _T_155_in1[12]}) : _T_155_in1[10] ? 2'h3 : _T_155_in1[9] ?
-                                                                                2'h2 : {1'h0, _T_155_in1[8]}}} : {|(_T_155_in1[6:0]), (|(_T_155_in1[6:0])) ?
-                                                                                {|(_T_155_in1[6:3]), (|(_T_155_in1[6:3])) ? (_T_155_in1[6] ? 2'h3 : _T_155_in1[5] ? 2'h2 :
-                                                                                {1'h0, _T_155_in1[4]}) : _T_155_in1[2] ? 2'h3 : _T_155_in1[1] ? 2'h2 : {1'h0,
-                                                                                _T_155_in1[0]}} : 3'h0};	// Bitwise.scala:71:12, Cat.scala:30:58, CircuitMath.scala:30:8, :32:{10,12}, :35:17, :37:22, :38:21, Reg.scala:34:16, Valid.scala:47:18
-          _T_401 = (_T_280 ? {4'hF, |(_T_155_in1[22:7]), _T_381} : {1'h0, _T_155_in1[30:23]}) + {7'h20, _T_280
-                                                                                ? 2'h2 : 2'h1};	// CircuitMath.scala:32:10, :35:17, :37:22, :38:21, Reg.scala:34:16, Valid.scala:47:18, recFNFromFN.scala:48:23, :51:34, :61:16, :62:27, :64:{15,47}
+          _T_381 =
+            (|(_T_155_in1[22:7]))
+              ? {
+                  |(_T_155_in1[22:15]),
+                  (|(_T_155_in1[22:15]))
+                    ? {
+                        |(_T_155_in1[22:19]),
+                        (|(_T_155_in1[22:19]))
+                          ? (_T_155_in1[22]
+                               ? 2'h3
+                               : _T_155_in1[21] ? 2'h2 : {1'h0, _T_155_in1[20]})
+                          : _T_155_in1[18]
+                              ? 2'h3
+                              : _T_155_in1[17] ? 2'h2 : {1'h0, _T_155_in1[16]}
+                      }
+                    : {
+                        |(_T_155_in1[14:11]),
+                        (|(_T_155_in1[14:11]))
+                          ? (_T_155_in1[14]
+                               ? 2'h3
+                               : _T_155_in1[13] ? 2'h2 : {1'h0, _T_155_in1[12]})
+                          : _T_155_in1[10]
+                              ? 2'h3
+                              : _T_155_in1[9] ? 2'h2 : {1'h0, _T_155_in1[8]}
+                      }
+                }
+              : {
+                  |(_T_155_in1[6:0]),
+                  (|(_T_155_in1[6:0]))
+                    ? {
+                        |(_T_155_in1[6:3]),
+                        (|(_T_155_in1[6:3]))
+                          ? (_T_155_in1[6]
+                               ? 2'h3
+                               : _T_155_in1[5] ? 2'h2 : {1'h0, _T_155_in1[4]})
+                          : _T_155_in1[2]
+                              ? 2'h3
+                              : _T_155_in1[1] ? 2'h2 : {1'h0, _T_155_in1[0]}
+                      }
+                    : 3'h0
+                };	// Bitwise.scala:71:12, Cat.scala:30:58, CircuitMath.scala:30:8, :32:{10,12}, :35:17, :37:22, :38:21, Reg.scala:34:16, Valid.scala:47:18
+          _T_401 =
+            (_T_280 ? {4'hF, |(_T_155_in1[22:7]), _T_381} : {1'h0, _T_155_in1[30:23]})
+            + {7'h20, _T_280 ? 2'h2 : 2'h1};	// CircuitMath.scala:32:10, :35:17, :37:22, :38:21, Reg.scala:34:16, Valid.scala:47:18, recFNFromFN.scala:48:23, :51:34, :61:16, :62:27, :64:{15,47}
           _T_384 = {31'h0, _T_155_in1[22:0]} << ~{|(_T_155_in1[22:7]), _T_381};	// Cat.scala:30:58, CircuitMath.scala:35:17, :37:22, :38:21, Reg.scala:34:16, recFNFromFN.scala:49:25, :56:13, :58:25
-          _T_698_data <= {32'h0, _T_155_in1[31], _T_401 & {~{3{_T_280 & ~(|(_T_155_in1[22:0]))}}, 6'h3F} | {2'h0,
-                                                                                (&(_T_401[8:7])) & (|(_T_155_in1[22:0])), 6'h0}, _T_280 ? {_T_384[21:0], 1'h0} :
-                                                                                _T_155_in1[22:0]};	// Bitwise.scala:71:12, Cat.scala:30:58, FPU.scala:362:12, Reg.scala:34:16, Valid.scala:47:18, recFNFromFN.scala:47:22, :49:25, :51:34, :52:38, :53:34, :56:13, :58:{25,37}, :64:{15,42}, :67:{25,50,63}, :71:{26,28,45,64}, :73:27
+          _T_698_data <=
+            {
+              32'h0,
+              _T_155_in1[31],
+              _T_401 & {~{3{_T_280 & ~(|(_T_155_in1[22:0]))}}, 6'h3F}
+                | {2'h0, (&(_T_401[8:7])) & (|(_T_155_in1[22:0])), 6'h0},
+              _T_280 ? {_T_384[21:0], 1'h0} : _T_155_in1[22:0]
+            };	// Bitwise.scala:71:12, Cat.scala:30:58, FPU.scala:362:12, Reg.scala:34:16, Valid.scala:47:18, recFNFromFN.scala:47:22, :49:25, :51:34, :52:38, :53:34, :56:13, :58:{25,37}, :64:{15,42}, :67:{25,50,63}, :71:{26,28,45,64}, :73:27
         end
         else begin	// Reg.scala:34:16
           automatic logic         _T_426;	// recFNFromFN.scala:51:34
           automatic logic [4:0]   _T_631;	// CircuitMath.scala:38:21
           automatic logic [11:0]  _T_651;	// recFNFromFN.scala:64:15
           automatic logic [114:0] _T_634;	// recFNFromFN.scala:58:25
           _T_426 = _T_155_in1[62:52] == 11'h0;	// Reg.scala:34:16, recFNFromFN.scala:48:23, :51:34
-          _T_631 = (|(_T_155_in1[51:20])) ? {|(_T_155_in1[51:36]), (|(_T_155_in1[51:36])) ?
-                                                                                {|(_T_155_in1[51:44]), (|(_T_155_in1[51:44])) ? {|(_T_155_in1[51:48]),
-                                                                                (|(_T_155_in1[51:48])) ? (_T_155_in1[51] ? 2'h3 : _T_155_in1[50] ? 2'h2 : {1'h0,
-                                                                                _T_155_in1[49]}) : _T_155_in1[47] ? 2'h3 : _T_155_in1[46] ? 2'h2 : {1'h0, _T_155_in1[45]}}
-                                                                                : {|(_T_155_in1[43:40]), (|(_T_155_in1[43:40])) ? (_T_155_in1[43] ? 2'h3 : _T_155_in1[42] ?
-                                                                                2'h2 : {1'h0, _T_155_in1[41]}) : _T_155_in1[39] ? 2'h3 : _T_155_in1[38] ? 2'h2 : {1'h0,
-                                                                                _T_155_in1[37]}}} : {|(_T_155_in1[35:28]), (|(_T_155_in1[35:28])) ? {|(_T_155_in1[35:32]),
-                                                                                (|(_T_155_in1[35:32])) ? (_T_155_in1[35] ? 2'h3 : _T_155_in1[34] ? 2'h2 : {1'h0,
-                                                                                _T_155_in1[33]}) : _T_155_in1[31] ? 2'h3 : _T_155_in1[30] ? 2'h2 : {1'h0, _T_155_in1[29]}}
-                                                                                : {|(_T_155_in1[27:24]), (|(_T_155_in1[27:24])) ? (_T_155_in1[27] ? 2'h3 : _T_155_in1[26] ?
-                                                                                2'h2 : {1'h0, _T_155_in1[25]}) : _T_155_in1[23] ? 2'h3 : _T_155_in1[22] ? 2'h2 : {1'h0,
-                                                                                _T_155_in1[21]}}}} : {|(_T_155_in1[19:4]), (|(_T_155_in1[19:4])) ? {|(_T_155_in1[19:12]),
-                                                                                (|(_T_155_in1[19:12])) ? {|(_T_155_in1[19:16]), (|(_T_155_in1[19:16])) ? (_T_155_in1[19] ?
-                                                                                2'h3 : _T_155_in1[18] ? 2'h2 : {1'h0, _T_155_in1[17]}) : _T_155_in1[15] ? 2'h3 :
-                                                                                _T_155_in1[14] ? 2'h2 : {1'h0, _T_155_in1[13]}} : {|(_T_155_in1[11:8]),
-                                                                                (|(_T_155_in1[11:8])) ? (_T_155_in1[11] ? 2'h3 : _T_155_in1[10] ? 2'h2 : {1'h0,
-                                                                                _T_155_in1[9]}) : _T_155_in1[7] ? 2'h3 : _T_155_in1[6] ? 2'h2 : {1'h0, _T_155_in1[5]}}} :
-                                                                                {|(_T_155_in1[3:0]), (|(_T_155_in1[3:0])) ? {|(_T_155_in1[3:0]), (|(_T_155_in1[3:0])) ?
-                                                                                (_T_155_in1[3] ? 2'h3 : _T_155_in1[2] ? 2'h2 : {1'h0, _T_155_in1[1]}) : 2'h0} : 3'h0}};	// Bitwise.scala:71:12, Cat.scala:30:58, CircuitMath.scala:30:8, :32:{10,12}, :35:17, :37:22, :38:21, Reg.scala:34:16, Valid.scala:47:18, recFNFromFN.scala:64:15
-          _T_651 = (_T_426 ? {6'h3F, |(_T_155_in1[51:20]), _T_631} : {1'h0, _T_155_in1[62:52]}) + {10'h100,
-                                                                                _T_426 ? 2'h2 : 2'h1};	// CircuitMath.scala:32:10, :35:17, :37:22, :38:21, Reg.scala:34:16, Valid.scala:47:18, recFNFromFN.scala:48:23, :51:34, :56:13, :61:16, :62:27, :64:{15,47}
+          _T_631 =
+            (|(_T_155_in1[51:20]))
+              ? {
+                  |(_T_155_in1[51:36]),
+                  (|(_T_155_in1[51:36]))
+                    ? {
+                        |(_T_155_in1[51:44]),
+                        (|(_T_155_in1[51:44]))
+                          ? {
+                              |(_T_155_in1[51:48]),
+                              (|(_T_155_in1[51:48]))
+                                ? (_T_155_in1[51]
+                                     ? 2'h3
+                                     : _T_155_in1[50] ? 2'h2 : {1'h0, _T_155_in1[49]})
+                                : _T_155_in1[47]
+                                    ? 2'h3
+                                    : _T_155_in1[46] ? 2'h2 : {1'h0, _T_155_in1[45]}
+                            }
+                          : {
+                              |(_T_155_in1[43:40]),
+                              (|(_T_155_in1[43:40]))
+                                ? (_T_155_in1[43]
+                                     ? 2'h3
+                                     : _T_155_in1[42] ? 2'h2 : {1'h0, _T_155_in1[41]})
+                                : _T_155_in1[39]
+                                    ? 2'h3
+                                    : _T_155_in1[38] ? 2'h2 : {1'h0, _T_155_in1[37]}
+                            }
+                      }
+                    : {
+                        |(_T_155_in1[35:28]),
+                        (|(_T_155_in1[35:28]))
+                          ? {
+                              |(_T_155_in1[35:32]),
+                              (|(_T_155_in1[35:32]))
+                                ? (_T_155_in1[35]
+                                     ? 2'h3
+                                     : _T_155_in1[34] ? 2'h2 : {1'h0, _T_155_in1[33]})
+                                : _T_155_in1[31]
+                                    ? 2'h3
+                                    : _T_155_in1[30] ? 2'h2 : {1'h0, _T_155_in1[29]}
+                            }
+                          : {
+                              |(_T_155_in1[27:24]),
+                              (|(_T_155_in1[27:24]))
+                                ? (_T_155_in1[27]
+                                     ? 2'h3
+                                     : _T_155_in1[26] ? 2'h2 : {1'h0, _T_155_in1[25]})
+                                : _T_155_in1[23]
+                                    ? 2'h3
+                                    : _T_155_in1[22] ? 2'h2 : {1'h0, _T_155_in1[21]}
+                            }
+                      }
+                }
+              : {
+                  |(_T_155_in1[19:4]),
+                  (|(_T_155_in1[19:4]))
+                    ? {
+                        |(_T_155_in1[19:12]),
+                        (|(_T_155_in1[19:12]))
+                          ? {
+                              |(_T_155_in1[19:16]),
+                              (|(_T_155_in1[19:16]))
+                                ? (_T_155_in1[19]
+                                     ? 2'h3
+                                     : _T_155_in1[18] ? 2'h2 : {1'h0, _T_155_in1[17]})
+                                : _T_155_in1[15]
+                                    ? 2'h3
+                                    : _T_155_in1[14] ? 2'h2 : {1'h0, _T_155_in1[13]}
+                            }
+                          : {
+                              |(_T_155_in1[11:8]),
+                              (|(_T_155_in1[11:8]))
+                                ? (_T_155_in1[11]
+                                     ? 2'h3
+                                     : _T_155_in1[10] ? 2'h2 : {1'h0, _T_155_in1[9]})
+                                : _T_155_in1[7]
+                                    ? 2'h3
+                                    : _T_155_in1[6] ? 2'h2 : {1'h0, _T_155_in1[5]}
+                            }
+                      }
+                    : {
+                        |(_T_155_in1[3:0]),
+                        (|(_T_155_in1[3:0]))
+                          ? {
+                              |(_T_155_in1[3:0]),
+                              (|(_T_155_in1[3:0]))
+                                ? (_T_155_in1[3]
+                                     ? 2'h3
+                                     : _T_155_in1[2] ? 2'h2 : {1'h0, _T_155_in1[1]})
+                                : 2'h0
+                            }
+                          : 3'h0
+                      }
+                };	// Bitwise.scala:71:12, Cat.scala:30:58, CircuitMath.scala:30:8, :32:{10,12}, :35:17, :37:22, :38:21, Reg.scala:34:16, Valid.scala:47:18, recFNFromFN.scala:64:15
+          _T_651 =
+            (_T_426 ? {6'h3F, |(_T_155_in1[51:20]), _T_631} : {1'h0, _T_155_in1[62:52]})
+            + {10'h100, _T_426 ? 2'h2 : 2'h1};	// CircuitMath.scala:32:10, :35:17, :37:22, :38:21, Reg.scala:34:16, Valid.scala:47:18, recFNFromFN.scala:48:23, :51:34, :56:13, :61:16, :62:27, :64:{15,47}
           _T_634 = {63'h0, _T_155_in1[51:0]} << ~{|(_T_155_in1[51:20]), _T_631};	// Cat.scala:30:58, CircuitMath.scala:35:17, :37:22, :38:21, Reg.scala:34:16, recFNFromFN.scala:49:25, :56:13, :58:25
-          _T_698_data <= {_T_155_in1[63], _T_651 & {~{3{_T_426 & ~(|(_T_155_in1[51:0]))}}, 9'h1FF} | {2'h0,
-                                                                                (&(_T_651[11:10])) & (|(_T_155_in1[51:0])), 9'h0}, _T_426 ? {_T_634[50:0], 1'h0} :
-                                                                                _T_155_in1[51:0]};	// Bitwise.scala:71:12, Cat.scala:30:58, Reg.scala:34:16, Valid.scala:47:18, recFNFromFN.scala:47:22, :49:25, :51:34, :52:38, :53:34, :56:26, :58:{25,37}, :64:15, :67:{25,50,63}, :71:{26,28,45,64}, :73:27
+          _T_698_data <=
+            {
+              _T_155_in1[63],
+              _T_651 & {~{3{_T_426 & ~(|(_T_155_in1[51:0]))}}, 9'h1FF}
+                | {2'h0, (&(_T_651[11:10])) & (|(_T_155_in1[51:0])), 9'h0},
+              _T_426 ? {_T_634[50:0], 1'h0} : _T_155_in1[51:0]
+            };	// Bitwise.scala:71:12, Cat.scala:30:58, Reg.scala:34:16, Valid.scala:47:18, recFNFromFN.scala:47:22, :49:25, :51:34, :52:38, :53:34, :56:26, :58:{25,37}, :64:15, :67:{25,50,63}, :71:{26,28,45,64}, :73:27
         end
         _T_698_exc <= 5'h0;	// FPU.scala:361:11, Reg.scala:34:16
       end
       else if (_T_155_single) begin	// Reg.scala:34:16
         _T_698_data <= {_INToRecFN_1_io_out[64:33], _INToRecFN_io_out};	// Cat.scala:30:58, FPU.scala:381:21, :391:25, :396:36, Reg.scala:34:16
         _T_698_exc <= _INToRecFN_io_exceptionFlags;	// FPU.scala:381:21, Reg.scala:34:16
       end
@@ -1285,35 +1626,43 @@
       if (_T_157_cmd[2]) begin	// FPU.scala:450:25, Reg.scala:34:16
         if ({_T_157_cmd[3:2], _T_157_cmd[0]} == 3'h3) begin	// FPU.scala:428:23, Reg.scala:34:16
           automatic logic _T_328;	// FPU.scala:226:58
           automatic logic _T_318;	// FPU.scala:434:31
           automatic logic _T_362;	// FPU.scala:226:58
           automatic logic _T_355;	// FPU.scala:434:31
           _T_328 = _T_157_in1[31:29] != 3'h7;	// FPU.scala:226:{7,58}, Reg.scala:34:16
-          _T_318 = (&(_T_157_in1[31:29])) & ~(_T_157_in1[22]) | (&(_T_157_in2[31:29])) & ~(_T_157_in2[22]);	// FPU.scala:226:{7,58}, :231:{40,43,46}, :434:31, Reg.scala:34:16
+          _T_318 =
+            (&(_T_157_in1[31:29])) & ~(_T_157_in1[22]) | (&(_T_157_in2[31:29]))
+            & ~(_T_157_in2[22]);	// FPU.scala:226:{7,58}, :231:{40,43,46}, :434:31, Reg.scala:34:16
           _T_362 = _T_157_in1[63:61] != 3'h7;	// FPU.scala:226:{7,58}, Reg.scala:34:16
-          _T_355 = (&(_T_157_in1[63:61])) & ~(_T_157_in1[51]) | (&(_T_157_in2[63:61])) & ~(_T_157_in2[51]);	// FPU.scala:226:{7,58}, :231:{40,43,46}, :434:31, Reg.scala:34:16
-          if (_T_157_single ? _T_318 | ~_T_328 & (&(_T_157_in2[31:29])) : _T_355 | ~_T_362 &
-                                                                                (&(_T_157_in2[63:61]))) begin	// FPU.scala:226:{7,58}, :434:31, :435:{32,43}, Misc.scala:42:63, Reg.scala:34:16
+          _T_355 =
+            (&(_T_157_in1[63:61])) & ~(_T_157_in1[51]) | (&(_T_157_in2[63:61]))
+            & ~(_T_157_in2[51]);	// FPU.scala:226:{7,58}, :231:{40,43,46}, :434:31, Reg.scala:34:16
+          if (_T_157_single
+                ? _T_318 | ~_T_328 & (&(_T_157_in2[31:29]))
+                : _T_355 | ~_T_362 & (&(_T_157_in2[63:61]))) begin	// FPU.scala:226:{7,58}, :434:31, :435:{32,43}, Misc.scala:42:63, Reg.scala:34:16
             if (_T_157_single)	// Reg.scala:34:16
               _T_386_data <= 65'hE0080000E0400000;	// FPU.scala:436:100, Reg.scala:34:16
             else	// Reg.scala:34:16
               _T_386_data <= 65'hE008000000000000;	// FPU.scala:436:100, Reg.scala:34:16
           end
-          else if (_T_157_single ? (&(_T_157_in2[31:29])) | _T_157_rm[0] != io_lt & _T_328 :
-                                                                                (&(_T_157_in2[63:61])) | _T_157_rm[0] != io_lt & _T_362)	// FPU.scala:226:{7,58}, :417:79, :437:{17,34,44}, Misc.scala:42:9, Reg.scala:34:16
+          else if (_T_157_single
+                     ? (&(_T_157_in2[31:29])) | _T_157_rm[0] != io_lt & _T_328
+                     : (&(_T_157_in2[63:61])) | _T_157_rm[0] != io_lt & _T_362)	// FPU.scala:226:{7,58}, :417:79, :437:{17,34,44}, Misc.scala:42:9, Reg.scala:34:16
             _T_386_data <= _T_157_in1;	// Reg.scala:34:16
           else	// Misc.scala:42:9
             _T_386_data <= _T_157_in2;	// Reg.scala:34:16
           _T_386_exc <= {_T_157_single ? _T_318 : _T_355, 4'h0};	// FPU.scala:434:31, :443:28, Misc.scala:42:36, Reg.scala:34:16
         end
         else begin	// FPU.scala:428:23
           automatic logic [32:0] _GEN;	// FPU.scala:417:22
-          _GEN = _T_157_rm[1] ? _T_157_in1[64:32] ^ _T_157_in2[64:32] : {33{_T_157_rm[0]}} ^
-                                                                                _T_157_in2[64:32];	// FPU.scala:417:{22,33,50,68,79}, Reg.scala:34:16
+          _GEN =
+            _T_157_rm[1]
+              ? _T_157_in1[64:32] ^ _T_157_in2[64:32]
+              : {33{_T_157_rm[0]}} ^ _T_157_in2[64:32];	// FPU.scala:417:{22,33,50,68,79}, Reg.scala:34:16
           if (_T_157_single)	// Reg.scala:34:16
             _T_386_data <= {_T_157_in1[64:33], _GEN[0], _T_157_in1[31:0]};	// Cat.scala:30:58, FPU.scala:417:22, :418:{30,47}, :421:54, Reg.scala:34:16
           else	// Reg.scala:34:16
             _T_386_data <= {_GEN[32], _T_157_in1[63:0]};	// Cat.scala:30:58, FPU.scala:417:22, :422:{49,66}, Reg.scala:34:16
           _T_386_exc <= 5'h0;	// FPU.scala:425:13, Reg.scala:34:16
         end
       end
@@ -1588,15 +1937,16 @@
   wire [13:0] _T_48 = {2'h0, io_in[63:52]} - 14'h700;	// Cat.scala:30:58, rawFNFromRecFN.scala:50:21, resizeRawFN.scala:49:31
   RoundRawFNToRecFN_1 RoundRawFNToRecFN (	// RecFNToRecFN.scala:102:19
     .io_invalidExc     (_T_33 & ~(io_in[51])),	// RoundRawFNToRecFN.scala:61:{46,49,57}, rawFNFromRecFN.scala:56:32
     .io_in_sign        (io_in[64]),	// rawFNFromRecFN.scala:55:23
     .io_in_isNaN       (_T_33),	// rawFNFromRecFN.scala:56:32
     .io_in_isInf       ((&(io_in[63:62])) & ~(io_in[61])),	// rawFNFromRecFN.scala:52:{29,54}, :56:40, :57:{32,35}
     .io_in_isZero      (~(|(io_in[63:61]))),	// rawFNFromRecFN.scala:51:{29,54}
-    .io_in_sExp        ({$signed(_T_48) < 14'sh0, (|(_T_48[12:9])) ? 9'h1FC : _T_48[8:0]}),	// Cat.scala:30:58, resizeRawFN.scala:49:31, :60:31, :61:{25,33,65}, :63:33
+    .io_in_sExp
+      ({$signed(_T_48) < 14'sh0, (|(_T_48[12:9])) ? 9'h1FC : _T_48[8:0]}),	// Cat.scala:30:58, resizeRawFN.scala:49:31, :60:31, :61:{25,33,65}, :63:33
     .io_in_sig         ({1'h0, |(io_in[63:61]), io_in[51:28], |(io_in[27:0])}),	// Cat.scala:30:58, rawFNFromRecFN.scala:51:{29,54}, resizeRawFN.scala:60:31, :71:28, :72:{28,56}
     .io_roundingMode   (io_roundingMode),
     .io_out            (io_out),
     .io_exceptionFlags (io_exceptionFlags)
   );
 endmodule
 
@@ -1645,38 +1995,48 @@
     .io_toPostMul_isZeroProd         (_mulAddRecFN_preMul_io_toPostMul_isZeroProd),
     .io_toPostMul_opSignC            (_mulAddRecFN_preMul_io_toPostMul_opSignC),
     .io_toPostMul_highExpC           (_mulAddRecFN_preMul_io_toPostMul_highExpC),
     .io_toPostMul_isNaN_isQuietNaNC  (_mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNC),
     .io_toPostMul_isCDominant        (_mulAddRecFN_preMul_io_toPostMul_isCDominant),
     .io_toPostMul_CAlignDist_0       (_mulAddRecFN_preMul_io_toPostMul_CAlignDist_0),
     .io_toPostMul_CAlignDist         (_mulAddRecFN_preMul_io_toPostMul_CAlignDist),
-    .io_toPostMul_bit0AlignedNegSigC (_mulAddRecFN_preMul_io_toPostMul_bit0AlignedNegSigC),
-    .io_toPostMul_highAlignedNegSigC (_mulAddRecFN_preMul_io_toPostMul_highAlignedNegSigC),
+    .io_toPostMul_bit0AlignedNegSigC
+      (_mulAddRecFN_preMul_io_toPostMul_bit0AlignedNegSigC),
+    .io_toPostMul_highAlignedNegSigC
+      (_mulAddRecFN_preMul_io_toPostMul_highAlignedNegSigC),
     .io_toPostMul_sExpSum            (_mulAddRecFN_preMul_io_toPostMul_sExpSum),
     .io_toPostMul_roundingMode       (_mulAddRecFN_preMul_io_toPostMul_roundingMode)
   );
   MulAddRecFN_postMul mulAddRecFN_postMul (	// MulAddRecFN.scala:600:15
     .io_fromPreMul_highExpA           (_mulAddRecFN_preMul_io_toPostMul_highExpA),	// MulAddRecFN.scala:598:15
-    .io_fromPreMul_isNaN_isQuietNaNA  (_mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNA),	// MulAddRecFN.scala:598:15
+    .io_fromPreMul_isNaN_isQuietNaNA
+      (_mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNA),	// MulAddRecFN.scala:598:15
     .io_fromPreMul_highExpB           (_mulAddRecFN_preMul_io_toPostMul_highExpB),	// MulAddRecFN.scala:598:15
-    .io_fromPreMul_isNaN_isQuietNaNB  (_mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNB),	// MulAddRecFN.scala:598:15
+    .io_fromPreMul_isNaN_isQuietNaNB
+      (_mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNB),	// MulAddRecFN.scala:598:15
     .io_fromPreMul_signProd           (_mulAddRecFN_preMul_io_toPostMul_signProd),	// MulAddRecFN.scala:598:15
     .io_fromPreMul_isZeroProd         (_mulAddRecFN_preMul_io_toPostMul_isZeroProd),	// MulAddRecFN.scala:598:15
     .io_fromPreMul_opSignC            (_mulAddRecFN_preMul_io_toPostMul_opSignC),	// MulAddRecFN.scala:598:15
     .io_fromPreMul_highExpC           (_mulAddRecFN_preMul_io_toPostMul_highExpC),	// MulAddRecFN.scala:598:15
-    .io_fromPreMul_isNaN_isQuietNaNC  (_mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNC),	// MulAddRecFN.scala:598:15
+    .io_fromPreMul_isNaN_isQuietNaNC
+      (_mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNC),	// MulAddRecFN.scala:598:15
     .io_fromPreMul_isCDominant        (_mulAddRecFN_preMul_io_toPostMul_isCDominant),	// MulAddRecFN.scala:598:15
     .io_fromPreMul_CAlignDist_0       (_mulAddRecFN_preMul_io_toPostMul_CAlignDist_0),	// MulAddRecFN.scala:598:15
     .io_fromPreMul_CAlignDist         (_mulAddRecFN_preMul_io_toPostMul_CAlignDist),	// MulAddRecFN.scala:598:15
-    .io_fromPreMul_bit0AlignedNegSigC (_mulAddRecFN_preMul_io_toPostMul_bit0AlignedNegSigC),	// MulAddRecFN.scala:598:15
-    .io_fromPreMul_highAlignedNegSigC (_mulAddRecFN_preMul_io_toPostMul_highAlignedNegSigC),	// MulAddRecFN.scala:598:15
+    .io_fromPreMul_bit0AlignedNegSigC
+      (_mulAddRecFN_preMul_io_toPostMul_bit0AlignedNegSigC),	// MulAddRecFN.scala:598:15
+    .io_fromPreMul_highAlignedNegSigC
+      (_mulAddRecFN_preMul_io_toPostMul_highAlignedNegSigC),	// MulAddRecFN.scala:598:15
     .io_fromPreMul_sExpSum            (_mulAddRecFN_preMul_io_toPostMul_sExpSum),	// MulAddRecFN.scala:598:15
     .io_fromPreMul_roundingMode       (_mulAddRecFN_preMul_io_toPostMul_roundingMode),	// MulAddRecFN.scala:598:15
-    .io_mulAddResult                  ({1'h0, {24'h0, _mulAddRecFN_preMul_io_mulAddA} * {24'h0, _mulAddRecFN_preMul_io_mulAddB}} +
-                {1'h0, _mulAddRecFN_preMul_io_mulAddC}),	// Cat.scala:30:58, MulAddRecFN.scala:598:15, :610:{39,71}
+    .io_mulAddResult
+      ({
+         1'h0,
+         {24'h0, _mulAddRecFN_preMul_io_mulAddA} * {24'h0, _mulAddRecFN_preMul_io_mulAddB}
+       } + {1'h0, _mulAddRecFN_preMul_io_mulAddC}),	// Cat.scala:30:58, MulAddRecFN.scala:598:15, :610:{39,71}
     .io_out                           (io_out),
     .io_exceptionFlags                (io_exceptionFlags)
   );
 endmodule
 
 module CompareRecFN(
   input  [64:0] io_a,
@@ -1690,147 +2050,299 @@
   wire        _T_74 = (&(io_b[63:62])) & io_b[61];	// rawFNFromRecFN.scala:52:{29,54}, :56:{32,40}
   wire        ordered = ~_T_38 & ~_T_74;	// CompareRecFN.scala:57:{19,32,35}, rawFNFromRecFN.scala:56:32
   wire        bothInfs = (&(io_a[63:62])) & ~(io_a[61]) & (&(io_b[63:62])) & ~(io_b[61]);	// CompareRecFN.scala:58:33, rawFNFromRecFN.scala:52:{29,54}, :56:40, :57:35
   wire        bothZeros = ~(|(io_a[63:61])) & ~(|(io_b[63:61]));	// CompareRecFN.scala:59:33, rawFNFromRecFN.scala:51:{29,54}
   wire        eqExps = io_a[63:52] == io_b[63:52];	// CompareRecFN.scala:60:29, rawFNFromRecFN.scala:50:21
   wire [52:0] _GEN = {|(io_a[63:61]), io_a[51:0]};	// Cat.scala:30:58, rawFNFromRecFN.scala:51:{29,54}, :60:48
   wire [52:0] _GEN_0 = {|(io_b[63:61]), io_b[51:0]};	// Cat.scala:30:58, rawFNFromRecFN.scala:51:{29,54}, :60:48
-  wire        common_ltMags = $signed({1'h0, io_a[63:52]}) < $signed({1'h0, io_b[63:52]}) | eqExps & _GEN < _GEN_0;	// Cat.scala:30:58, CompareRecFN.scala:60:29, :62:{20,33,44,57}, rawFNFromRecFN.scala:50:21, :51:54, :59:25
+  wire        common_ltMags =
+    $signed({1'h0, io_a[63:52]}) < $signed({1'h0, io_b[63:52]}) | eqExps & _GEN < _GEN_0;	// Cat.scala:30:58, CompareRecFN.scala:60:29, :62:{20,33,44,57}, rawFNFromRecFN.scala:50:21, :51:54, :59:25
   wire        common_eqMags = eqExps & _GEN == _GEN_0;	// Cat.scala:30:58, CompareRecFN.scala:60:29, :63:{32,45}
-  assign io_lt = ordered & ~bothZeros & (io_a[64] & ~(io_b[64]) | ~bothInfs & (io_a[64] & ~common_ltMags &
-                ~common_eqMags | ~(io_b[64]) & common_ltMags));	// CompareRecFN.scala:57:32, :58:33, :59:33, :62:33, :63:32, :66:9, :67:{25,28,41}, :68:{19,30}, :69:{38,54,57,74}, :70:41, :78:22, rawFNFromRecFN.scala:55:23
-  assign io_eq = ordered & (bothZeros | io_a[64] == io_b[64] & (bothInfs | common_eqMags));	// CompareRecFN.scala:57:32, :58:33, :59:33, :63:32, :72:{19,34,49,62}, :79:22, rawFNFromRecFN.scala:55:23
-  assign io_exceptionFlags = {_T_38 & ~(io_a[51]) | _T_74 & ~(io_b[51]) | io_signaling & ~ordered, 4'h0};	// Cat.scala:30:58, CompareRecFN.scala:57:32, :75:52, :76:{27,30}, RoundRawFNToRecFN.scala:61:{46,49,57}, rawFNFromRecFN.scala:56:32
+  assign io_lt =
+    ordered & ~bothZeros
+    & (io_a[64] & ~(io_b[64]) | ~bothInfs
+       & (io_a[64] & ~common_ltMags & ~common_eqMags | ~(io_b[64]) & common_ltMags));	// CompareRecFN.scala:57:32, :58:33, :59:33, :62:33, :63:32, :66:9, :67:{25,28,41}, :68:{19,30}, :69:{38,54,57,74}, :70:41, :78:22, rawFNFromRecFN.scala:55:23
+  assign io_eq =
+    ordered & (bothZeros | io_a[64] == io_b[64] & (bothInfs | common_eqMags));	// CompareRecFN.scala:57:32, :58:33, :59:33, :63:32, :72:{19,34,49,62}, :79:22, rawFNFromRecFN.scala:55:23
+  assign io_exceptionFlags =
+    {_T_38 & ~(io_a[51]) | _T_74 & ~(io_b[51]) | io_signaling & ~ordered, 4'h0};	// Cat.scala:30:58, CompareRecFN.scala:57:32, :75:52, :76:{27,30}, RoundRawFNToRecFN.scala:61:{46,49,57}, rawFNFromRecFN.scala:56:32
 endmodule
 
 module RecFNToIN(
   input  [64:0] io_in,
   input  [1:0]  io_roundingMode,
   input         io_signedOut,
   output [31:0] io_out,
   output [2:0]  io_intExceptionFlags);
 
-  wire [83:0] shiftedSig = {31'h0, io_in[63], io_in[51:0]} << (io_in[63] ? io_in[56:52] : 5'h0);	// RecFNToIN.scala:56:22, :61:34, :72:40, :73:16, :74:20, :127:12
+  wire [83:0] shiftedSig =
+    {31'h0, io_in[63], io_in[51:0]} << (io_in[63] ? io_in[56:52] : 5'h0);	// RecFNToIN.scala:56:22, :61:34, :72:40, :73:16, :74:20, :127:12
   wire [1:0]  _T_43 = {shiftedSig[51], |(shiftedSig[50:0])};	// RecFNToIN.scala:72:40, :86:{23,41}, :88:58
   wire        roundInexact = io_in[63] ? (|_T_43) : (|(io_in[63:61]));	// RecFNToIN.scala:58:{22,47}, :61:34, :88:{27,58,65}
-  wire        roundIncr = io_roundingMode == 2'h0 & (io_in[63] ? (&(shiftedSig[52:51])) | (&_T_43) :
-                (&(io_in[62:52])) & (|_T_43)) | io_roundingMode == 2'h2 & io_in[64] & roundInexact |
-                (&io_roundingMode) & ~(io_in[64]) & roundInexact;	// RecFNToIN.scala:54:21, :61:34, :72:40, :85:23, :88:{27,58,65}, :90:12, :91:{29,34,53}, :92:{16,20,38,60}, :95:{27,51}, :96:{27,49,78}, :97:{27,49,53}
+  wire        roundIncr =
+    io_roundingMode == 2'h0
+    & (io_in[63] ? (&(shiftedSig[52:51])) | (&_T_43) : (&(io_in[62:52])) & (|_T_43))
+    | io_roundingMode == 2'h2 & io_in[64] & roundInexact | (&io_roundingMode)
+    & ~(io_in[64]) & roundInexact;	// RecFNToIN.scala:54:21, :61:34, :72:40, :85:23, :88:{27,58,65}, :90:12, :91:{29,34,53}, :92:{16,20,38,60}, :95:{27,51}, :96:{27,49,78}, :97:{27,49,53}
   wire [31:0] complUnroundedInt = {32{io_in[64]}} ^ shiftedSig[83:52];	// RecFNToIN.scala:54:21, :72:40, :82:24, :98:32
   wire        roundCarryBut2 = (&(shiftedSig[81:52])) & roundIncr;	// RecFNToIN.scala:72:40, :96:78, :103:{38,56,61}
   wire        _T_93 = io_in[62:52] == 11'h1F;	// RecFNToIN.scala:92:20, :109:26
-  wire        overflow = io_signedOut ? io_in[63] & ((|(io_in[62:57])) | _T_93 & (~(io_in[64]) |
-                (|(shiftedSig[82:52])) | roundIncr) | ~(io_in[64]) & io_in[62:52] == 11'h1E &
-                roundCarryBut2) : io_in[63] ? io_in[64] | (|(io_in[62:57])) | _T_93 & shiftedSig[82] &
-                roundCarryBut2 : io_in[64] & roundIncr;	// RecFNToIN.scala:54:21, :61:34, :72:40, :92:20, :96:78, :97:53, :103:61, :107:12, :108:21, :109:{26,50}, :110:{45,63}, :111:{27,42}, :112:{36,60}, :116:12, :117:48, :119:{34,49}, :120:18, :122:23
+  wire        overflow =
+    io_signedOut
+      ? io_in[63]
+        & ((|(io_in[62:57])) | _T_93 & (~(io_in[64]) | (|(shiftedSig[82:52])) | roundIncr)
+           | ~(io_in[64]) & io_in[62:52] == 11'h1E & roundCarryBut2)
+      : io_in[63]
+          ? io_in[64] | (|(io_in[62:57])) | _T_93 & shiftedSig[82] & roundCarryBut2
+          : io_in[64] & roundIncr;	// RecFNToIN.scala:54:21, :61:34, :72:40, :92:20, :96:78, :97:53, :103:61, :107:12, :108:21, :109:{26,50}, :110:{45,63}, :111:{27,42}, :112:{36,60}, :116:12, :117:48, :119:{34,49}, :120:18, :122:23
   wire        excSign = io_in[64] & ~((&(io_in[63:62])) & io_in[61]);	// RecFNToIN.scala:54:21, :59:{25,50}, :60:{27,33}, :124:{24,27}
-  assign io_out = (&(io_in[63:62])) | overflow ? {io_signedOut & excSign, {31{io_signedOut & ~excSign}}} |
-                {32{~io_signedOut & ~excSign}} : roundIncr ^ io_in[64] ? complUnroundedInt + 32'h1 :
-                complUnroundedInt;	// RecFNToIN.scala:54:21, :59:{25,50}, :96:78, :98:32, :100:{12,23,49}, :122:23, :124:24, :126:{26,72}, :127:{12,26,29}, :130:11, :131:{12,13,28}, :137:{18,27}
-  assign io_intExceptionFlags = {&(io_in[63:62]), overflow, roundInexact & ~(&(io_in[63:62])) & ~overflow};	// Cat.scala:30:58, RecFNToIN.scala:59:{25,50}, :88:27, :122:23, :135:{35,45,48}
+  assign io_out =
+    (&(io_in[63:62])) | overflow
+      ? {io_signedOut & excSign, {31{io_signedOut & ~excSign}}}
+        | {32{~io_signedOut & ~excSign}}
+      : roundIncr ^ io_in[64] ? complUnroundedInt + 32'h1 : complUnroundedInt;	// RecFNToIN.scala:54:21, :59:{25,50}, :96:78, :98:32, :100:{12,23,49}, :122:23, :124:24, :126:{26,72}, :127:{12,26,29}, :130:11, :131:{12,13,28}, :137:{18,27}
+  assign io_intExceptionFlags =
+    {&(io_in[63:62]), overflow, roundInexact & ~(&(io_in[63:62])) & ~overflow};	// Cat.scala:30:58, RecFNToIN.scala:59:{25,50}, :88:27, :122:23, :135:{35,45,48}
 endmodule
 
 module RecFNToIN_1(
   input  [64:0] io_in,
   input  [1:0]  io_roundingMode,
   input         io_signedOut,
   output [63:0] io_out,
   output [2:0]  io_intExceptionFlags);
 
-  wire [115:0] shiftedSig = {63'h0, io_in[63], io_in[51:0]} << (io_in[63] ? io_in[57:52] : 6'h0);	// RecFNToIN.scala:56:22, :61:34, :72:40, :73:16, :74:20, :127:12
+  wire [115:0] shiftedSig =
+    {63'h0, io_in[63], io_in[51:0]} << (io_in[63] ? io_in[57:52] : 6'h0);	// RecFNToIN.scala:56:22, :61:34, :72:40, :73:16, :74:20, :127:12
   wire [1:0]   _T_43 = {shiftedSig[51], |(shiftedSig[50:0])};	// RecFNToIN.scala:72:40, :86:{23,41}, :88:58
   wire         roundInexact = io_in[63] ? (|_T_43) : (|(io_in[63:61]));	// RecFNToIN.scala:58:{22,47}, :61:34, :88:{27,58,65}
-  wire         roundIncr = io_roundingMode == 2'h0 & (io_in[63] ? (&(shiftedSig[52:51])) | (&_T_43) :
-                (&(io_in[62:52])) & (|_T_43)) | io_roundingMode == 2'h2 & io_in[64] & roundInexact |
-                (&io_roundingMode) & ~(io_in[64]) & roundInexact;	// RecFNToIN.scala:54:21, :61:34, :72:40, :85:23, :88:{27,58,65}, :90:12, :91:{29,34,53}, :92:{16,20,38,60}, :95:{27,51}, :96:{27,49,78}, :97:{27,49,53}
+  wire         roundIncr =
+    io_roundingMode == 2'h0
+    & (io_in[63] ? (&(shiftedSig[52:51])) | (&_T_43) : (&(io_in[62:52])) & (|_T_43))
+    | io_roundingMode == 2'h2 & io_in[64] & roundInexact | (&io_roundingMode)
+    & ~(io_in[64]) & roundInexact;	// RecFNToIN.scala:54:21, :61:34, :72:40, :85:23, :88:{27,58,65}, :90:12, :91:{29,34,53}, :92:{16,20,38,60}, :95:{27,51}, :96:{27,49,78}, :97:{27,49,53}
   wire [63:0]  complUnroundedInt = {64{io_in[64]}} ^ shiftedSig[115:52];	// RecFNToIN.scala:54:21, :72:40, :82:24, :98:32
   wire         roundCarryBut2 = (&(shiftedSig[113:52])) & roundIncr;	// RecFNToIN.scala:72:40, :96:78, :103:{38,56,61}
   wire         _T_93 = io_in[62:52] == 11'h3F;	// RecFNToIN.scala:92:20, :109:26
-  wire         overflow = io_signedOut ? io_in[63] & ((|(io_in[62:58])) | _T_93 & (~(io_in[64]) |
-                (|(shiftedSig[114:52])) | roundIncr) | ~(io_in[64]) & io_in[62:52] == 11'h3E &
-                roundCarryBut2) : io_in[63] ? io_in[64] | (|(io_in[62:58])) | _T_93 & shiftedSig[114] &
-                roundCarryBut2 : io_in[64] & roundIncr;	// RecFNToIN.scala:54:21, :61:34, :72:40, :92:20, :96:78, :97:53, :103:61, :107:12, :108:21, :109:{26,50}, :110:{45,63}, :111:{27,42}, :112:{36,60}, :116:12, :117:48, :119:{34,49}, :120:18, :122:23
+  wire         overflow =
+    io_signedOut
+      ? io_in[63]
+        & ((|(io_in[62:58])) | _T_93
+           & (~(io_in[64]) | (|(shiftedSig[114:52])) | roundIncr) | ~(io_in[64])
+           & io_in[62:52] == 11'h3E & roundCarryBut2)
+      : io_in[63]
+          ? io_in[64] | (|(io_in[62:58])) | _T_93 & shiftedSig[114] & roundCarryBut2
+          : io_in[64] & roundIncr;	// RecFNToIN.scala:54:21, :61:34, :72:40, :92:20, :96:78, :97:53, :103:61, :107:12, :108:21, :109:{26,50}, :110:{45,63}, :111:{27,42}, :112:{36,60}, :116:12, :117:48, :119:{34,49}, :120:18, :122:23
   wire         excSign = io_in[64] & ~((&(io_in[63:62])) & io_in[61]);	// RecFNToIN.scala:54:21, :59:{25,50}, :60:{27,33}, :124:{24,27}
-  assign io_out = (&(io_in[63:62])) | overflow ? {io_signedOut & excSign, {63{io_signedOut & ~excSign}}} |
-                {64{~io_signedOut & ~excSign}} : roundIncr ^ io_in[64] ? complUnroundedInt + 64'h1 :
-                complUnroundedInt;	// RecFNToIN.scala:54:21, :59:{25,50}, :96:78, :98:32, :100:{12,23,49}, :122:23, :124:24, :126:{26,72}, :127:{12,26,29}, :130:11, :131:{12,13,28}, :137:{18,27}
-  assign io_intExceptionFlags = {&(io_in[63:62]), overflow, roundInexact & ~(&(io_in[63:62])) & ~overflow};	// Cat.scala:30:58, RecFNToIN.scala:59:{25,50}, :88:27, :122:23, :135:{35,45,48}
+  assign io_out =
+    (&(io_in[63:62])) | overflow
+      ? {io_signedOut & excSign, {63{io_signedOut & ~excSign}}}
+        | {64{~io_signedOut & ~excSign}}
+      : roundIncr ^ io_in[64] ? complUnroundedInt + 64'h1 : complUnroundedInt;	// RecFNToIN.scala:54:21, :59:{25,50}, :96:78, :98:32, :100:{12,23,49}, :122:23, :124:24, :126:{26,72}, :127:{12,26,29}, :130:11, :131:{12,13,28}, :137:{18,27}
+  assign io_intExceptionFlags =
+    {&(io_in[63:62]), overflow, roundInexact & ~(&(io_in[63:62])) & ~overflow};	// Cat.scala:30:58, RecFNToIN.scala:59:{25,50}, :88:27, :122:23, :135:{35,45,48}
 endmodule
 
 module INToRecFN(
   input         io_signedIn,
   input  [63:0] io_in,
   input  [1:0]  io_roundingMode,
   output [32:0] io_out,
   output [4:0]  io_exceptionFlags);
 
   wire         sign = io_signedIn & io_in[63];	// INToRecFN.scala:55:{28,36}
   wire [63:0]  absIn = sign ? 64'h0 - io_in : io_in;	// INToRecFN.scala:55:28, :56:{20,27}
-  wire [4:0]   _T_218 = (|(absIn[63:32])) ? {|(absIn[63:48]), (|(absIn[63:48])) ? {|(absIn[63:56]),
-                (|(absIn[63:56])) ? {|(absIn[63:60]), (|(absIn[63:60])) ? (absIn[63] ? 2'h3 : absIn[62] ?
-                2'h2 : {1'h0, absIn[61]}) : absIn[59] ? 2'h3 : absIn[58] ? 2'h2 : {1'h0, absIn[57]}} :
-                {|(absIn[55:52]), (|(absIn[55:52])) ? (absIn[55] ? 2'h3 : absIn[54] ? 2'h2 : {1'h0,
-                absIn[53]}) : absIn[51] ? 2'h3 : absIn[50] ? 2'h2 : {1'h0, absIn[49]}}} : {|(absIn[47:40]),
-                (|(absIn[47:40])) ? {|(absIn[47:44]), (|(absIn[47:44])) ? (absIn[47] ? 2'h3 : absIn[46] ?
-                2'h2 : {1'h0, absIn[45]}) : absIn[43] ? 2'h3 : absIn[42] ? 2'h2 : {1'h0, absIn[41]}} :
-                {|(absIn[39:36]), (|(absIn[39:36])) ? (absIn[39] ? 2'h3 : absIn[38] ? 2'h2 : {1'h0,
-                absIn[37]}) : absIn[35] ? 2'h3 : absIn[34] ? 2'h2 : {1'h0, absIn[33]}}}} :
-                {|(absIn[31:16]), (|(absIn[31:16])) ? {|(absIn[31:24]), (|(absIn[31:24])) ?
-                {|(absIn[31:28]), (|(absIn[31:28])) ? (absIn[31] ? 2'h3 : absIn[30] ? 2'h2 : {1'h0,
-                absIn[29]}) : absIn[27] ? 2'h3 : absIn[26] ? 2'h2 : {1'h0, absIn[25]}} : {|(absIn[23:20]),
-                (|(absIn[23:20])) ? (absIn[23] ? 2'h3 : absIn[22] ? 2'h2 : {1'h0, absIn[21]}) : absIn[19] ?
-                2'h3 : absIn[18] ? 2'h2 : {1'h0, absIn[17]}}} : {|(absIn[15:8]), (|(absIn[15:8])) ?
-                {|(absIn[15:12]), (|(absIn[15:12])) ? (absIn[15] ? 2'h3 : absIn[14] ? 2'h2 : {1'h0,
-                absIn[13]}) : absIn[11] ? 2'h3 : absIn[10] ? 2'h2 : {1'h0, absIn[9]}} : {|(absIn[7:4]),
-                (|(absIn[7:4])) ? (absIn[7] ? 2'h3 : absIn[6] ? 2'h2 : {1'h0, absIn[5]}) : absIn[3] ? 2'h3
-                : absIn[2] ? 2'h2 : {1'h0, absIn[1]}}}};	// Cat.scala:30:58, CircuitMath.scala:30:8, :32:{10,12}, :35:17, :37:22, :38:21, INToRecFN.scala:56:{20,27}
+  wire [4:0]   _T_218 =
+    (|(absIn[63:32]))
+      ? {
+          |(absIn[63:48]),
+          (|(absIn[63:48]))
+            ? {
+                |(absIn[63:56]),
+                (|(absIn[63:56]))
+                  ? {
+                      |(absIn[63:60]),
+                      (|(absIn[63:60]))
+                        ? (absIn[63] ? 2'h3 : absIn[62] ? 2'h2 : {1'h0, absIn[61]})
+                        : absIn[59] ? 2'h3 : absIn[58] ? 2'h2 : {1'h0, absIn[57]}
+                    }
+                  : {
+                      |(absIn[55:52]),
+                      (|(absIn[55:52]))
+                        ? (absIn[55] ? 2'h3 : absIn[54] ? 2'h2 : {1'h0, absIn[53]})
+                        : absIn[51] ? 2'h3 : absIn[50] ? 2'h2 : {1'h0, absIn[49]}
+                    }
+              }
+            : {
+                |(absIn[47:40]),
+                (|(absIn[47:40]))
+                  ? {
+                      |(absIn[47:44]),
+                      (|(absIn[47:44]))
+                        ? (absIn[47] ? 2'h3 : absIn[46] ? 2'h2 : {1'h0, absIn[45]})
+                        : absIn[43] ? 2'h3 : absIn[42] ? 2'h2 : {1'h0, absIn[41]}
+                    }
+                  : {
+                      |(absIn[39:36]),
+                      (|(absIn[39:36]))
+                        ? (absIn[39] ? 2'h3 : absIn[38] ? 2'h2 : {1'h0, absIn[37]})
+                        : absIn[35] ? 2'h3 : absIn[34] ? 2'h2 : {1'h0, absIn[33]}
+                    }
+              }
+        }
+      : {
+          |(absIn[31:16]),
+          (|(absIn[31:16]))
+            ? {
+                |(absIn[31:24]),
+                (|(absIn[31:24]))
+                  ? {
+                      |(absIn[31:28]),
+                      (|(absIn[31:28]))
+                        ? (absIn[31] ? 2'h3 : absIn[30] ? 2'h2 : {1'h0, absIn[29]})
+                        : absIn[27] ? 2'h3 : absIn[26] ? 2'h2 : {1'h0, absIn[25]}
+                    }
+                  : {
+                      |(absIn[23:20]),
+                      (|(absIn[23:20]))
+                        ? (absIn[23] ? 2'h3 : absIn[22] ? 2'h2 : {1'h0, absIn[21]})
+                        : absIn[19] ? 2'h3 : absIn[18] ? 2'h2 : {1'h0, absIn[17]}
+                    }
+              }
+            : {
+                |(absIn[15:8]),
+                (|(absIn[15:8]))
+                  ? {
+                      |(absIn[15:12]),
+                      (|(absIn[15:12]))
+                        ? (absIn[15] ? 2'h3 : absIn[14] ? 2'h2 : {1'h0, absIn[13]})
+                        : absIn[11] ? 2'h3 : absIn[10] ? 2'h2 : {1'h0, absIn[9]}
+                    }
+                  : {
+                      |(absIn[7:4]),
+                      (|(absIn[7:4]))
+                        ? (absIn[7] ? 2'h3 : absIn[6] ? 2'h2 : {1'h0, absIn[5]})
+                        : absIn[3] ? 2'h3 : absIn[2] ? 2'h2 : {1'h0, absIn[1]}
+                    }
+              }
+        };	// Cat.scala:30:58, CircuitMath.scala:30:8, :32:{10,12}, :35:17, :37:22, :38:21, INToRecFN.scala:56:{20,27}
   wire [126:0] _T_220 = {63'h0, absIn} << ~{|(absIn[63:32]), _T_218};	// Cat.scala:30:58, CircuitMath.scala:35:17, :37:22, :38:21, INToRecFN.scala:56:20, :57:21, :58:27
   wire [1:0]   _T_233 = {_T_220[39], |(_T_220[38:0])};	// INToRecFN.scala:58:27, :64:{26,55}, :72:33
-  wire [24:0]  roundedNorm = io_roundingMode == 2'h0 & ((&(_T_220[40:39])) | (&_T_233)) | io_roundingMode == 2'h2 & sign
-                & (|_T_233) | (&io_roundingMode) & ~sign & (|_T_233) ? {1'h0, _T_220[63:40]} + 25'h1 :
-                {1'h0, _T_220[63:40]};	// Cat.scala:30:58, CircuitMath.scala:32:10, INToRecFN.scala:55:28, :56:27, :58:27, :63:26, :72:{33,40}, :74:{12,30}, :75:{29,34,53}, :78:{12,30}, :81:11, :82:{12,30}, :83:13, :89:34, :94:{26,48}
-  assign io_out = {sign, _T_220[63], {2'h0, |(absIn[63:32]), _T_218} + {7'h0, roundedNorm[24]},
-                roundedNorm[22:0]};	// Cat.scala:30:58, CircuitMath.scala:35:17, :37:22, :38:21, INToRecFN.scala:55:28, :56:20, :58:27, :72:40, :94:26, :106:{52,65}, :112:22, :122:44
+  wire [24:0]  roundedNorm =
+    io_roundingMode == 2'h0 & ((&(_T_220[40:39])) | (&_T_233)) | io_roundingMode == 2'h2
+    & sign & (|_T_233) | (&io_roundingMode) & ~sign & (|_T_233)
+      ? {1'h0, _T_220[63:40]} + 25'h1
+      : {1'h0, _T_220[63:40]};	// Cat.scala:30:58, CircuitMath.scala:32:10, INToRecFN.scala:55:28, :56:27, :58:27, :63:26, :72:{33,40}, :74:{12,30}, :75:{29,34,53}, :78:{12,30}, :81:11, :82:{12,30}, :83:13, :89:34, :94:{26,48}
+  assign io_out =
+    {
+      sign,
+      _T_220[63],
+      {2'h0, |(absIn[63:32]), _T_218} + {7'h0, roundedNorm[24]},
+      roundedNorm[22:0]
+    };	// Cat.scala:30:58, CircuitMath.scala:35:17, :37:22, :38:21, INToRecFN.scala:55:28, :56:20, :58:27, :72:40, :94:26, :106:{52,65}, :112:22, :122:44
   assign io_exceptionFlags = {4'h0, |_T_233};	// Cat.scala:30:58, CircuitMath.scala:37:22, INToRecFN.scala:72:{33,40}
 endmodule
 
 module INToRecFN_1(
   input         io_signedIn,
   input  [63:0] io_in,
   input  [1:0]  io_roundingMode,
   output [64:0] io_out,
   output [4:0]  io_exceptionFlags);
 
   wire         sign = io_signedIn & io_in[63];	// INToRecFN.scala:55:{28,36}
   wire [63:0]  absIn = sign ? 64'h0 - io_in : io_in;	// INToRecFN.scala:55:28, :56:{20,27}
-  wire [4:0]   _T_218 = (|(absIn[63:32])) ? {|(absIn[63:48]), (|(absIn[63:48])) ? {|(absIn[63:56]),
-                (|(absIn[63:56])) ? {|(absIn[63:60]), (|(absIn[63:60])) ? (absIn[63] ? 2'h3 : absIn[62] ?
-                2'h2 : {1'h0, absIn[61]}) : absIn[59] ? 2'h3 : absIn[58] ? 2'h2 : {1'h0, absIn[57]}} :
-                {|(absIn[55:52]), (|(absIn[55:52])) ? (absIn[55] ? 2'h3 : absIn[54] ? 2'h2 : {1'h0,
-                absIn[53]}) : absIn[51] ? 2'h3 : absIn[50] ? 2'h2 : {1'h0, absIn[49]}}} : {|(absIn[47:40]),
-                (|(absIn[47:40])) ? {|(absIn[47:44]), (|(absIn[47:44])) ? (absIn[47] ? 2'h3 : absIn[46] ?
-                2'h2 : {1'h0, absIn[45]}) : absIn[43] ? 2'h3 : absIn[42] ? 2'h2 : {1'h0, absIn[41]}} :
-                {|(absIn[39:36]), (|(absIn[39:36])) ? (absIn[39] ? 2'h3 : absIn[38] ? 2'h2 : {1'h0,
-                absIn[37]}) : absIn[35] ? 2'h3 : absIn[34] ? 2'h2 : {1'h0, absIn[33]}}}} :
-                {|(absIn[31:16]), (|(absIn[31:16])) ? {|(absIn[31:24]), (|(absIn[31:24])) ?
-                {|(absIn[31:28]), (|(absIn[31:28])) ? (absIn[31] ? 2'h3 : absIn[30] ? 2'h2 : {1'h0,
-                absIn[29]}) : absIn[27] ? 2'h3 : absIn[26] ? 2'h2 : {1'h0, absIn[25]}} : {|(absIn[23:20]),
-                (|(absIn[23:20])) ? (absIn[23] ? 2'h3 : absIn[22] ? 2'h2 : {1'h0, absIn[21]}) : absIn[19] ?
-                2'h3 : absIn[18] ? 2'h2 : {1'h0, absIn[17]}}} : {|(absIn[15:8]), (|(absIn[15:8])) ?
-                {|(absIn[15:12]), (|(absIn[15:12])) ? (absIn[15] ? 2'h3 : absIn[14] ? 2'h2 : {1'h0,
-                absIn[13]}) : absIn[11] ? 2'h3 : absIn[10] ? 2'h2 : {1'h0, absIn[9]}} : {|(absIn[7:4]),
-                (|(absIn[7:4])) ? (absIn[7] ? 2'h3 : absIn[6] ? 2'h2 : {1'h0, absIn[5]}) : absIn[3] ? 2'h3
-                : absIn[2] ? 2'h2 : {1'h0, absIn[1]}}}};	// Cat.scala:30:58, CircuitMath.scala:30:8, :32:{10,12}, :35:17, :37:22, :38:21, INToRecFN.scala:56:{20,27}
+  wire [4:0]   _T_218 =
+    (|(absIn[63:32]))
+      ? {
+          |(absIn[63:48]),
+          (|(absIn[63:48]))
+            ? {
+                |(absIn[63:56]),
+                (|(absIn[63:56]))
+                  ? {
+                      |(absIn[63:60]),
+                      (|(absIn[63:60]))
+                        ? (absIn[63] ? 2'h3 : absIn[62] ? 2'h2 : {1'h0, absIn[61]})
+                        : absIn[59] ? 2'h3 : absIn[58] ? 2'h2 : {1'h0, absIn[57]}
+                    }
+                  : {
+                      |(absIn[55:52]),
+                      (|(absIn[55:52]))
+                        ? (absIn[55] ? 2'h3 : absIn[54] ? 2'h2 : {1'h0, absIn[53]})
+                        : absIn[51] ? 2'h3 : absIn[50] ? 2'h2 : {1'h0, absIn[49]}
+                    }
+              }
+            : {
+                |(absIn[47:40]),
+                (|(absIn[47:40]))
+                  ? {
+                      |(absIn[47:44]),
+                      (|(absIn[47:44]))
+                        ? (absIn[47] ? 2'h3 : absIn[46] ? 2'h2 : {1'h0, absIn[45]})
+                        : absIn[43] ? 2'h3 : absIn[42] ? 2'h2 : {1'h0, absIn[41]}
+                    }
+                  : {
+                      |(absIn[39:36]),
+                      (|(absIn[39:36]))
+                        ? (absIn[39] ? 2'h3 : absIn[38] ? 2'h2 : {1'h0, absIn[37]})
+                        : absIn[35] ? 2'h3 : absIn[34] ? 2'h2 : {1'h0, absIn[33]}
+                    }
+              }
+        }
+      : {
+          |(absIn[31:16]),
+          (|(absIn[31:16]))
+            ? {
+                |(absIn[31:24]),
+                (|(absIn[31:24]))
+                  ? {
+                      |(absIn[31:28]),
+                      (|(absIn[31:28]))
+                        ? (absIn[31] ? 2'h3 : absIn[30] ? 2'h2 : {1'h0, absIn[29]})
+                        : absIn[27] ? 2'h3 : absIn[26] ? 2'h2 : {1'h0, absIn[25]}
+                    }
+                  : {
+                      |(absIn[23:20]),
+                      (|(absIn[23:20]))
+                        ? (absIn[23] ? 2'h3 : absIn[22] ? 2'h2 : {1'h0, absIn[21]})
+                        : absIn[19] ? 2'h3 : absIn[18] ? 2'h2 : {1'h0, absIn[17]}
+                    }
+              }
+            : {
+                |(absIn[15:8]),
+                (|(absIn[15:8]))
+                  ? {
+                      |(absIn[15:12]),
+                      (|(absIn[15:12]))
+                        ? (absIn[15] ? 2'h3 : absIn[14] ? 2'h2 : {1'h0, absIn[13]})
+                        : absIn[11] ? 2'h3 : absIn[10] ? 2'h2 : {1'h0, absIn[9]}
+                    }
+                  : {
+                      |(absIn[7:4]),
+                      (|(absIn[7:4]))
+                        ? (absIn[7] ? 2'h3 : absIn[6] ? 2'h2 : {1'h0, absIn[5]})
+                        : absIn[3] ? 2'h3 : absIn[2] ? 2'h2 : {1'h0, absIn[1]}
+                    }
+              }
+        };	// Cat.scala:30:58, CircuitMath.scala:30:8, :32:{10,12}, :35:17, :37:22, :38:21, INToRecFN.scala:56:{20,27}
   wire [126:0] _T_220 = {63'h0, absIn} << ~{|(absIn[63:32]), _T_218};	// Cat.scala:30:58, CircuitMath.scala:35:17, :37:22, :38:21, INToRecFN.scala:56:20, :57:21, :58:27
   wire [1:0]   _T_233 = {_T_220[10], |(_T_220[9:0])};	// INToRecFN.scala:58:27, :64:{26,55}, :72:33
-  wire [53:0]  roundedNorm = io_roundingMode == 2'h0 & ((&(_T_220[11:10])) | (&_T_233)) | io_roundingMode == 2'h2 & sign
-                & (|_T_233) | (&io_roundingMode) & ~sign & (|_T_233) ? {1'h0, _T_220[63:11]} + 54'h1 :
-                {1'h0, _T_220[63:11]};	// Cat.scala:30:58, CircuitMath.scala:32:10, INToRecFN.scala:55:28, :56:27, :58:27, :63:26, :72:{33,40}, :74:{12,30}, :75:{29,34,53}, :78:{12,30}, :81:11, :82:{12,30}, :83:13, :89:34, :94:{26,48}
-  assign io_out = {sign, _T_220[63], {5'h0, |(absIn[63:32]), _T_218} + {10'h0, roundedNorm[53]},
-                roundedNorm[51:0]};	// Cat.scala:30:58, CircuitMath.scala:35:17, :37:22, :38:21, INToRecFN.scala:55:28, :56:20, :58:27, :64:55, :94:26, :106:{52,65}, :112:22, :122:44
+  wire [53:0]  roundedNorm =
+    io_roundingMode == 2'h0 & ((&(_T_220[11:10])) | (&_T_233)) | io_roundingMode == 2'h2
+    & sign & (|_T_233) | (&io_roundingMode) & ~sign & (|_T_233)
+      ? {1'h0, _T_220[63:11]} + 54'h1
+      : {1'h0, _T_220[63:11]};	// Cat.scala:30:58, CircuitMath.scala:32:10, INToRecFN.scala:55:28, :56:27, :58:27, :63:26, :72:{33,40}, :74:{12,30}, :75:{29,34,53}, :78:{12,30}, :81:11, :82:{12,30}, :83:13, :89:34, :94:{26,48}
+  assign io_out =
+    {
+      sign,
+      _T_220[63],
+      {5'h0, |(absIn[63:32]), _T_218} + {10'h0, roundedNorm[53]},
+      roundedNorm[51:0]
+    };	// Cat.scala:30:58, CircuitMath.scala:35:17, :37:22, :38:21, INToRecFN.scala:55:28, :56:20, :58:27, :64:55, :94:26, :106:{52,65}, :112:22, :122:44
   assign io_exceptionFlags = {4'h0, |_T_233};	// Cat.scala:30:58, INToRecFN.scala:72:{33,40}
 endmodule
 
 module RecFNToRecFN(
   input  [64:0] io_in,
   input  [1:0]  io_roundingMode,
   output [32:0] io_out,
@@ -1840,32 +2352,38 @@
   wire [13:0] _T_48 = {2'h0, io_in[63:52]} - 14'h700;	// Cat.scala:30:58, rawFNFromRecFN.scala:50:21, resizeRawFN.scala:49:31
   RoundRawFNToRecFN RoundRawFNToRecFN (	// RecFNToRecFN.scala:102:19
     .io_invalidExc     (_T_33 & ~(io_in[51])),	// RoundRawFNToRecFN.scala:61:{46,49,57}, rawFNFromRecFN.scala:56:32
     .io_in_sign        (io_in[64]),	// rawFNFromRecFN.scala:55:23
     .io_in_isNaN       (_T_33),	// rawFNFromRecFN.scala:56:32
     .io_in_isInf       ((&(io_in[63:62])) & ~(io_in[61])),	// rawFNFromRecFN.scala:52:{29,54}, :56:40, :57:{32,35}
     .io_in_isZero      (~(|(io_in[63:61]))),	// rawFNFromRecFN.scala:51:{29,54}
-    .io_in_sExp        ({$signed(_T_48) < 14'sh0, (|(_T_48[12:9])) ? 9'h1FC : _T_48[8:0]}),	// Cat.scala:30:58, resizeRawFN.scala:49:31, :60:31, :61:{25,33,65}, :63:33
+    .io_in_sExp
+      ({$signed(_T_48) < 14'sh0, (|(_T_48[12:9])) ? 9'h1FC : _T_48[8:0]}),	// Cat.scala:30:58, resizeRawFN.scala:49:31, :60:31, :61:{25,33,65}, :63:33
     .io_in_sig         ({1'h0, |(io_in[63:61]), io_in[51:28], |(io_in[27:0])}),	// Cat.scala:30:58, rawFNFromRecFN.scala:51:{29,54}, resizeRawFN.scala:60:31, :71:28, :72:{28,56}
     .io_roundingMode   (io_roundingMode),
     .io_out            (io_out),
     .io_exceptionFlags (io_exceptionFlags)
   );
 endmodule
 
 module RecFNToRecFN_1(
   input  [32:0] io_in,
   output [64:0] io_out,
   output [4:0]  io_exceptionFlags);
 
   wire _T_33 = (&(io_in[31:30])) & io_in[29];	// rawFNFromRecFN.scala:52:{29,54}, :56:{32,40}
   wire _T_37 = (&(io_in[31:30])) & ~(io_in[29]);	// rawFNFromRecFN.scala:52:{29,54}, :56:40, :57:{32,35}
-  assign io_out = {io_in[32] & ~_T_33, {3'h0, io_in[31:23]} + 12'h700 & ~((|(io_in[31:29])) ? 12'h0 :
-                12'hC00) & {2'h3, ~(~(|(io_in[31:29])) | _T_37), 9'h1FF} | (_T_37 ? 12'hC00 : 12'h0) |
-                (_T_33 ? 12'hE00 : 12'h0), _T_33 ? 52'h8000000000000 : {io_in[22:0], 29'h0}};	// Cat.scala:30:58, RecFNToRecFN.scala:69:{37,40}, :72:{18,22}, :75:21, :76:{18,22,42}, :80:20, :83:19, :84:20, :89:16, :90:24, :91:32, rawFNFromRecFN.scala:50:21, :51:{29,54}, :52:54, :55:23, :56:32, :57:32, :60:48, resizeRawFN.scala:49:31
+  assign io_out =
+    {
+      io_in[32] & ~_T_33,
+      {3'h0, io_in[31:23]} + 12'h700 & ~((|(io_in[31:29])) ? 12'h0 : 12'hC00)
+        & {2'h3, ~(~(|(io_in[31:29])) | _T_37), 9'h1FF} | (_T_37 ? 12'hC00 : 12'h0)
+        | (_T_33 ? 12'hE00 : 12'h0),
+      _T_33 ? 52'h8000000000000 : {io_in[22:0], 29'h0}
+    };	// Cat.scala:30:58, RecFNToRecFN.scala:69:{37,40}, :72:{18,22}, :75:21, :76:{18,22,42}, :80:20, :83:19, :84:20, :89:16, :90:24, :91:32, rawFNFromRecFN.scala:50:21, :51:{29,54}, :52:54, :55:23, :56:32, :57:32, :60:48, resizeRawFN.scala:49:31
   assign io_exceptionFlags = {_T_33 & ~(io_in[22]), 4'h0};	// Cat.scala:30:58, RoundRawFNToRecFN.scala:61:{46,49,57}, rawFNFromRecFN.scala:56:32
 endmodule
 
 module MulAddRecFN_1(
   input  [1:0]  io_op,
   input  [64:0] io_a,
                 io_b,
@@ -1910,38 +2428,48 @@
     .io_toPostMul_isZeroProd         (_mulAddRecFN_preMul_io_toPostMul_isZeroProd),
     .io_toPostMul_opSignC            (_mulAddRecFN_preMul_io_toPostMul_opSignC),
     .io_toPostMul_highExpC           (_mulAddRecFN_preMul_io_toPostMul_highExpC),
     .io_toPostMul_isNaN_isQuietNaNC  (_mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNC),
     .io_toPostMul_isCDominant        (_mulAddRecFN_preMul_io_toPostMul_isCDominant),
     .io_toPostMul_CAlignDist_0       (_mulAddRecFN_preMul_io_toPostMul_CAlignDist_0),
     .io_toPostMul_CAlignDist         (_mulAddRecFN_preMul_io_toPostMul_CAlignDist),
-    .io_toPostMul_bit0AlignedNegSigC (_mulAddRecFN_preMul_io_toPostMul_bit0AlignedNegSigC),
-    .io_toPostMul_highAlignedNegSigC (_mulAddRecFN_preMul_io_toPostMul_highAlignedNegSigC),
+    .io_toPostMul_bit0AlignedNegSigC
+      (_mulAddRecFN_preMul_io_toPostMul_bit0AlignedNegSigC),
+    .io_toPostMul_highAlignedNegSigC
+      (_mulAddRecFN_preMul_io_toPostMul_highAlignedNegSigC),
     .io_toPostMul_sExpSum            (_mulAddRecFN_preMul_io_toPostMul_sExpSum),
     .io_toPostMul_roundingMode       (_mulAddRecFN_preMul_io_toPostMul_roundingMode)
   );
   MulAddRecFN_postMul_1 mulAddRecFN_postMul (	// MulAddRecFN.scala:600:15
     .io_fromPreMul_highExpA           (_mulAddRecFN_preMul_io_toPostMul_highExpA),	// MulAddRecFN.scala:598:15
-    .io_fromPreMul_isNaN_isQuietNaNA  (_mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNA),	// MulAddRecFN.scala:598:15
+    .io_fromPreMul_isNaN_isQuietNaNA
+      (_mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNA),	// MulAddRecFN.scala:598:15
     .io_fromPreMul_highExpB           (_mulAddRecFN_preMul_io_toPostMul_highExpB),	// MulAddRecFN.scala:598:15
-    .io_fromPreMul_isNaN_isQuietNaNB  (_mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNB),	// MulAddRecFN.scala:598:15
+    .io_fromPreMul_isNaN_isQuietNaNB
+      (_mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNB),	// MulAddRecFN.scala:598:15
     .io_fromPreMul_signProd           (_mulAddRecFN_preMul_io_toPostMul_signProd),	// MulAddRecFN.scala:598:15
     .io_fromPreMul_isZeroProd         (_mulAddRecFN_preMul_io_toPostMul_isZeroProd),	// MulAddRecFN.scala:598:15
     .io_fromPreMul_opSignC            (_mulAddRecFN_preMul_io_toPostMul_opSignC),	// MulAddRecFN.scala:598:15
     .io_fromPreMul_highExpC           (_mulAddRecFN_preMul_io_toPostMul_highExpC),	// MulAddRecFN.scala:598:15
-    .io_fromPreMul_isNaN_isQuietNaNC  (_mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNC),	// MulAddRecFN.scala:598:15
+    .io_fromPreMul_isNaN_isQuietNaNC
+      (_mulAddRecFN_preMul_io_toPostMul_isNaN_isQuietNaNC),	// MulAddRecFN.scala:598:15
     .io_fromPreMul_isCDominant        (_mulAddRecFN_preMul_io_toPostMul_isCDominant),	// MulAddRecFN.scala:598:15
     .io_fromPreMul_CAlignDist_0       (_mulAddRecFN_preMul_io_toPostMul_CAlignDist_0),	// MulAddRecFN.scala:598:15
     .io_fromPreMul_CAlignDist         (_mulAddRecFN_preMul_io_toPostMul_CAlignDist),	// MulAddRecFN.scala:598:15
-    .io_fromPreMul_bit0AlignedNegSigC (_mulAddRecFN_preMul_io_toPostMul_bit0AlignedNegSigC),	// MulAddRecFN.scala:598:15
-    .io_fromPreMul_highAlignedNegSigC (_mulAddRecFN_preMul_io_toPostMul_highAlignedNegSigC),	// MulAddRecFN.scala:598:15
+    .io_fromPreMul_bit0AlignedNegSigC
+      (_mulAddRecFN_preMul_io_toPostMul_bit0AlignedNegSigC),	// MulAddRecFN.scala:598:15
+    .io_fromPreMul_highAlignedNegSigC
+      (_mulAddRecFN_preMul_io_toPostMul_highAlignedNegSigC),	// MulAddRecFN.scala:598:15
     .io_fromPreMul_sExpSum            (_mulAddRecFN_preMul_io_toPostMul_sExpSum),	// MulAddRecFN.scala:598:15
     .io_fromPreMul_roundingMode       (_mulAddRecFN_preMul_io_toPostMul_roundingMode),	// MulAddRecFN.scala:598:15
-    .io_mulAddResult                  ({1'h0, {53'h0, _mulAddRecFN_preMul_io_mulAddA} * {53'h0, _mulAddRecFN_preMul_io_mulAddB}} +
-                {1'h0, _mulAddRecFN_preMul_io_mulAddC}),	// Cat.scala:30:58, MulAddRecFN.scala:598:15, :610:{39,71}
+    .io_mulAddResult
+      ({
+         1'h0,
+         {53'h0, _mulAddRecFN_preMul_io_mulAddA} * {53'h0, _mulAddRecFN_preMul_io_mulAddB}
+       } + {1'h0, _mulAddRecFN_preMul_io_mulAddC}),	// Cat.scala:30:58, MulAddRecFN.scala:598:15, :610:{39,71}
     .io_out                           (io_out),
     .io_exceptionFlags                (io_exceptionFlags)
   );
 endmodule
 
 module DivSqrtRecF64_mulAddZ31(
   input          clock,
@@ -2033,45 +2561,53 @@
   reg  [57:0]  sigXN_C;	// DivSqrtRecF64_mulAddZ31.scala:133:30
   reg  [30:0]  u_C_sqrt;	// DivSqrtRecF64_mulAddZ31.scala:134:30
   reg          E_E_div;	// DivSqrtRecF64_mulAddZ31.scala:135:30
   reg  [52:0]  sigT_E;	// DivSqrtRecF64_mulAddZ31.scala:136:30
   reg          extraT_E;	// DivSqrtRecF64_mulAddZ31.scala:137:30
   reg          isNegRemT_E;	// DivSqrtRecF64_mulAddZ31.scala:138:30
   reg          isZeroRemT_E;	// DivSqrtRecF64_mulAddZ31.scala:139:30
-  wire         _T_158 = _T_278 & ~_T_442 & ~_T_477 & ~_T_479 & ~_T_481 & ~_T_450 & ~_T_452 & ~_T_484 & ~_T_498 &
-                ~_T_500;	// DivSqrtRecF64_mulAddZ31.scala:197:{21,38,55}, :198:{13,30,42,54}, :199:{13,22,25}, :284:28, :426:33, :431:27, :432:27, :442:39, :443:39, :444:39, :447:27, :456:27, :457:27
+  wire         _T_158 =
+    _T_278 & ~_T_442 & ~_T_477 & ~_T_479 & ~_T_481 & ~_T_450 & ~_T_452 & ~_T_484 & ~_T_498
+    & ~_T_500;	// DivSqrtRecF64_mulAddZ31.scala:197:{21,38,55}, :198:{13,30,42,54}, :199:{13,22,25}, :284:28, :426:33, :431:27, :432:27, :442:39, :443:39, :444:39, :447:27, :456:27, :457:27
   wire         _T_173 = _T_278 & ~_T_477 & ~_T_479 & ~_T_481 & ~_T_472 & ~_T_484;	// DivSqrtRecF64_mulAddZ31.scala:197:{38,55}, :198:{13,54}, :202:{13,26}, :284:28, :439:26, :442:39, :443:39, :444:39, :447:27
   wire         cyc_S_div = _T_158 & io_inValid & ~io_sqrtOp;	// DivSqrtRecF64_mulAddZ31.scala:199:22, :203:{52,55}
   wire         cyc_S_sqrt = _T_173 & io_inValid & io_sqrtOp;	// DivSqrtRecF64_mulAddZ31.scala:202:26, :204:52
   wire         cyc_S = cyc_S_div | cyc_S_sqrt;	// DivSqrtRecF64_mulAddZ31.scala:203:52, :204:52, :205:27
   wire         _T_196 = io_b[63:62] != 2'h3;	// DivSqrtRecF64_mulAddZ31.scala:212:46, :219:{39,46}
-  wire         normalCase_S_div = io_a[63:62] != 2'h3 & _T_196 & (|(io_a[63:61])) & (|(io_b[63:61]));	// DivSqrtRecF64_mulAddZ31.scala:210:32, :211:40, :212:{39,46}, :217:32, :218:40, :219:46, :224:57
+  wire         normalCase_S_div =
+    io_a[63:62] != 2'h3 & _T_196 & (|(io_a[63:61])) & (|(io_b[63:61]));	// DivSqrtRecF64_mulAddZ31.scala:210:32, :211:40, :212:{39,46}, :217:32, :218:40, :219:46, :224:57
   wire         normalCase_S_sqrt = _T_196 & (|(io_b[63:61])) & ~(io_b[64]);	// DivSqrtRecF64_mulAddZ31.scala:214:24, :217:32, :218:40, :219:46, :225:{59,62}
   wire         cyc_A4_div = cyc_S_div & normalCase_S_div;	// DivSqrtRecF64_mulAddZ31.scala:203:52, :224:57, :228:50
   wire         cyc_A7_sqrt = cyc_S_sqrt & normalCase_S_sqrt;	// DivSqrtRecF64_mulAddZ31.scala:204:52, :225:59, :229:50
   wire         _T_267 = specialCodeB_PA[2:1] != 2'h3;	// DivSqrtRecF64_mulAddZ31.scala:82:30, :212:46, :271:{41,48}
-  wire         normalCase_PA = sqrtOp_PA ? _T_267 & (|specialCodeB_PA) & ~sign_PA : specialCodeA_PA[2:1] != 2'h3 & _T_267
-                & (|specialCodeA_PA) & (|specialCodeB_PA);	// DivSqrtRecF64_mulAddZ31.scala:79:30, :80:30, :82:30, :85:30, :212:46, :266:42, :267:{41,48}, :270:42, :271:48, :275:12, :276:{45,48}, :277:64
+  wire         normalCase_PA =
+    sqrtOp_PA
+      ? _T_267 & (|specialCodeB_PA) & ~sign_PA
+      : specialCodeA_PA[2:1] != 2'h3 & _T_267 & (|specialCodeA_PA) & (|specialCodeB_PA);	// DivSqrtRecF64_mulAddZ31.scala:79:30, :80:30, :82:30, :85:30, :212:46, :266:42, :267:{41,48}, :270:42, :271:48, :275:12, :276:{45,48}, :277:64
   wire         valid_normalCase_leaving_PA = _T_466 | _T_442;	// DivSqrtRecF64_mulAddZ31.scala:280:50, :426:33, :437:38
   wire         valid_leaving_PA = normalCase_PA ? valid_normalCase_leaving_PA : _T_319;	// DivSqrtRecF64_mulAddZ31.scala:275:12, :280:50, :282:12, :322:28
   wire         _T_275 = valid_PA & valid_leaving_PA;	// DivSqrtRecF64_mulAddZ31.scala:78:30, :282:12, :283:28
   assign _T_278 = ~valid_PA | valid_leaving_PA;	// DivSqrtRecF64_mulAddZ31.scala:78:30, :235:36, :282:12, :284:28
   wire         _T_308 = specialCodeB_PB[2:1] != 2'h3;	// DivSqrtRecF64_mulAddZ31.scala:97:30, :212:46, :311:{41,48}
-  wire         normalCase_PB = sqrtOp_PB ? _T_308 & (|specialCodeB_PB) & ~sign_PB : specialCodeA_PB[2:1] != 2'h3 & _T_308
-                & (|specialCodeA_PB) & (|specialCodeB_PB);	// DivSqrtRecF64_mulAddZ31.scala:92:30, :93:30, :95:30, :97:30, :212:46, :308:42, :309:{41,48}, :310:42, :311:48, :313:12, :314:{45,48}, :315:64
+  wire         normalCase_PB =
+    sqrtOp_PB
+      ? _T_308 & (|specialCodeB_PB) & ~sign_PB
+      : specialCodeA_PB[2:1] != 2'h3 & _T_308 & (|specialCodeA_PB) & (|specialCodeB_PB);	// DivSqrtRecF64_mulAddZ31.scala:92:30, :93:30, :95:30, :97:30, :212:46, :308:42, :309:{41,48}, :310:42, :311:48, :313:12, :314:{45,48}, :315:64
   wire         valid_leaving_PB = normalCase_PB ? _T_502 : _T_388;	// DivSqrtRecF64_mulAddZ31.scala:313:12, :320:12, :382:28, :458:27
   wire         _T_316 = valid_PB & valid_leaving_PB;	// DivSqrtRecF64_mulAddZ31.scala:91:30, :320:12, :321:28
   assign _T_319 = ~valid_PB | valid_leaving_PB;	// DivSqrtRecF64_mulAddZ31.scala:91:30, :236:29, :320:12, :322:28
   wire         isInfA_PC = (&(specialCodeA_PC[2:1])) & ~(specialCodeA_PC[0]);	// DivSqrtRecF64_mulAddZ31.scala:108:30, :347:{41,48}, :348:{39,42,59}
   wire         isNaNA_PC = (&(specialCodeA_PC[2:1])) & specialCodeA_PC[0];	// DivSqrtRecF64_mulAddZ31.scala:108:30, :347:{41,48}, :348:59, :349:39
   wire         isInfB_PC = (&(specialCodeB_PC[2:1])) & ~(specialCodeB_PC[0]);	// DivSqrtRecF64_mulAddZ31.scala:110:30, :353:{41,48}, :354:{39,42,59}
   wire         isNaNB_PC = (&(specialCodeB_PC[2:1])) & specialCodeB_PC[0];	// DivSqrtRecF64_mulAddZ31.scala:110:30, :353:{41,48}, :354:59, :355:39
-  wire         normalCase_PC = sqrtOp_PC ? ~(&(specialCodeB_PC[2:1])) & (|specialCodeB_PC) & ~sign_PC :
-                ~(&(specialCodeA_PC[2:1])) & ~(&(specialCodeB_PC[2:1])) & (|specialCodeA_PC) &
-                (|specialCodeB_PC);	// DivSqrtRecF64_mulAddZ31.scala:105:30, :106:30, :108:30, :110:30, :346:42, :347:{41,48}, :352:42, :353:{41,48}, :360:{12,24,56,59}, :361:{13,64}
+  wire         normalCase_PC =
+    sqrtOp_PC
+      ? ~(&(specialCodeB_PC[2:1])) & (|specialCodeB_PC) & ~sign_PC
+      : ~(&(specialCodeA_PC[2:1])) & ~(&(specialCodeB_PC[2:1])) & (|specialCodeA_PC)
+        & (|specialCodeB_PC);	// DivSqrtRecF64_mulAddZ31.scala:105:30, :106:30, :108:30, :110:30, :346:42, :347:{41,48}, :352:42, :353:{41,48}, :360:{12,24,56,59}, :361:{13,64}
   wire [13:0]  expP2_PC = exp_PC + 14'h2;	// DivSqrtRecF64_mulAddZ31.scala:113:30, :363:27
   wire [13:0]  expP1_PC = exp_PC[0] ? {expP2_PC[13:1], 1'h0} : {exp_PC[13:1], 1'h1};	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:78:30, :113:30, :363:27, :365:{12,19}, :366:25, :367:23
   wire         roundMagUp_PC = sign_PC ? roundingMode_PC == 2'h2 : (&roundingMode_PC);	// DivSqrtRecF64_mulAddZ31.scala:106:30, :112:30, :363:27, :372:54, :373:54, :376:12
   wire         overflowY_roundMagUp_PC = ~(|roundingMode_PC) | roundMagUp_PC;	// DivSqrtRecF64_mulAddZ31.scala:112:30, :370:54, :376:12, :377:61
   wire         valid_leaving_PC = ~normalCase_PC | _T_533;	// DivSqrtRecF64_mulAddZ31.scala:360:12, :380:{28,44}, :481:27
   wire         _T_385 = valid_PC & valid_leaving_PC;	// DivSqrtRecF64_mulAddZ31.scala:104:30, :380:44, :381:28
   assign _T_388 = ~valid_PC | valid_leaving_PC;	// DivSqrtRecF64_mulAddZ31.scala:104:30, :380:44, :382:{17,28}
@@ -2124,119 +2660,233 @@
   wire         zLinPiece_6_A4_div = cyc_A4_div & io_b[51:49] == 3'h6;	// DivSqrtRecF64_mulAddZ31.scala:228:50, :391:16, :498:53, :504:{41,62}
   wire         zLinPiece_7_A4_div = cyc_A4_div & (&(io_b[51:49]));	// DivSqrtRecF64_mulAddZ31.scala:228:50, :498:53, :505:{41,62}
   wire [8:0]   _T_865 = cyc_A7_sqrt ? io_b[50:42] : 9'h0;	// DivSqrtRecF64_mulAddZ31.scala:216:24, :229:50, :507:12, :525:30
   wire         zQuadPiece_0_A7_sqrt = cyc_A7_sqrt & ~(io_b[52]) & ~(io_b[51]);	// DivSqrtRecF64_mulAddZ31.scala:229:50, :527:{47,55,59,62,72}
   wire         zQuadPiece_1_A7_sqrt = cyc_A7_sqrt & ~(io_b[52]) & io_b[51];	// DivSqrtRecF64_mulAddZ31.scala:229:50, :527:{55,72}, :528:{47,59}
   wire         zQuadPiece_2_A7_sqrt = cyc_A7_sqrt & io_b[52] & ~(io_b[51]);	// DivSqrtRecF64_mulAddZ31.scala:229:50, :527:{55,72}, :529:{59,62}
   wire         zQuadPiece_3_A7_sqrt = cyc_A7_sqrt & io_b[52] & io_b[51];	// DivSqrtRecF64_mulAddZ31.scala:229:50, :527:{55,72}, :530:59
-  wire [19:0]  _T_749 = {(zQuadPiece_0_A7_sqrt ? 10'h2F : 10'h0) | (zQuadPiece_1_A7_sqrt ? 10'h1DF : 10'h0) |
-                (zQuadPiece_2_A7_sqrt ? 10'h14D : 10'h0) | (zQuadPiece_3_A7_sqrt ? 10'h27E : 10'h0),
-                {10{cyc_A7_sqrt}}} | {cyc_A6_sqrt, (cyc_A6_sqrt & ~(exp_PA[0]) & ~fractB_51_PA ? 13'h1A :
-                13'h0) | (cyc_A6_sqrt & ~(exp_PA[0]) & fractB_51_PA ? 13'hBCA : 13'h0) | (cyc_A6_sqrt &
-                exp_PA[0] & ~fractB_51_PA ? 13'h12D3 : 13'h0) | (cyc_A6_sqrt & exp_PA[0] & fractB_51_PA ?
-                13'h1B17 : 13'h0), {6{cyc_A6_sqrt}}};	// Bitwise.scala:71:12, Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:83:30, :87:30, :229:50, :396:35, :527:59, :528:59, :529:59, :530:59, :537:{12,35}, :538:{12,35}, :539:{12,35,63}, :540:{12,35}, :542:{47,55,59,62}, :543:{47,59}, :544:{59,62}, :545:59, :547:{12,35}, :548:{12,35}, :549:{12,35,64}, :550:{12,35}, :559:71
+  wire [19:0]  _T_749 =
+    {
+      (zQuadPiece_0_A7_sqrt ? 10'h2F : 10'h0) | (zQuadPiece_1_A7_sqrt ? 10'h1DF : 10'h0)
+        | (zQuadPiece_2_A7_sqrt ? 10'h14D : 10'h0)
+        | (zQuadPiece_3_A7_sqrt ? 10'h27E : 10'h0),
+      {10{cyc_A7_sqrt}}
+    }
+    | {
+        cyc_A6_sqrt,
+        (cyc_A6_sqrt & ~(exp_PA[0]) & ~fractB_51_PA ? 13'h1A : 13'h0)
+          | (cyc_A6_sqrt & ~(exp_PA[0]) & fractB_51_PA ? 13'hBCA : 13'h0)
+          | (cyc_A6_sqrt & exp_PA[0] & ~fractB_51_PA ? 13'h12D3 : 13'h0)
+          | (cyc_A6_sqrt & exp_PA[0] & fractB_51_PA ? 13'h1B17 : 13'h0),
+        {6{cyc_A6_sqrt}}
+      };	// Bitwise.scala:71:12, Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:83:30, :87:30, :229:50, :396:35, :527:59, :528:59, :529:59, :530:59, :537:{12,35}, :538:{12,35}, :539:{12,35,63}, :540:{12,35}, :542:{47,55,59,62}, :543:{47,59}, :544:{59,62}, :545:59, :547:{12,35}, :548:{12,35}, :549:{12,35,64}, :550:{12,35}, :559:71
   wire [19:0]  _T_762 = cyc_A5_sqrt ? {1'h0, fractR0_A, 10'h0} + 20'h40000 : 20'h0;	// Bitwise.scala:71:12, DivSqrtRecF64_mulAddZ31.scala:78:30, :122:30, :397:35, :563:{12,42}
-  wire [11:0]  _GEN_0 = _T_749[19:8] | (zLinPiece_0_A4_div ? 12'h1C : 12'h0) | (zLinPiece_1_A4_div ? 12'h3A2 :
-                12'h0) | (zLinPiece_2_A4_div ? 12'h675 : 12'h0) | (zLinPiece_3_A4_div ? 12'h8C6 : 12'h0) |
-                (zLinPiece_4_A4_div ? 12'hAB4 : 12'h0) | (zLinPiece_5_A4_div ? 12'hC56 : 12'h0) |
-                (zLinPiece_6_A4_div ? 12'hDBD : 12'h0) | (zLinPiece_7_A4_div ? 12'hEF4 : 12'h0) |
-                _T_762[19:8];	// DivSqrtRecF64_mulAddZ31.scala:498:41, :499:41, :500:41, :501:41, :502:41, :503:41, :504:41, :505:41, :516:{12,33}, :517:{12,33}, :518:{12,33}, :519:{12,33}, :520:{12,33}, :521:{12,33}, :522:{12,33}, :523:{12,33}, :559:71, :560:71, :561:71, :563:12
+  wire [11:0]  _GEN_0 =
+    _T_749[19:8] | (zLinPiece_0_A4_div ? 12'h1C : 12'h0)
+    | (zLinPiece_1_A4_div ? 12'h3A2 : 12'h0) | (zLinPiece_2_A4_div ? 12'h675 : 12'h0)
+    | (zLinPiece_3_A4_div ? 12'h8C6 : 12'h0) | (zLinPiece_4_A4_div ? 12'hAB4 : 12'h0)
+    | (zLinPiece_5_A4_div ? 12'hC56 : 12'h0) | (zLinPiece_6_A4_div ? 12'hDBD : 12'h0)
+    | (zLinPiece_7_A4_div ? 12'hEF4 : 12'h0) | _T_762[19:8];	// DivSqrtRecF64_mulAddZ31.scala:498:41, :499:41, :500:41, :501:41, :502:41, :503:41, :504:41, :505:41, :516:{12,33}, :517:{12,33}, :518:{12,33}, :519:{12,33}, :520:{12,33}, :521:{12,33}, :522:{12,33}, :523:{12,33}, :559:71, :560:71, :561:71, :563:12
   wire [23:0]  _T_792 = cyc_A1_div ? {fractR0_A, 15'h0} : 24'h0;	// DivSqrtRecF64_mulAddZ31.scala:122:30, :409:29, :571:{12,45}, :583:12
-  wire [24:0]  mulAdd9C_A = (cyc_A1_sqrt ? {fractR0_A, 16'h0} : 25'h0) | {1'h0, _T_792[23:21], {cyc_A4_div,
-                _GEN_0[11:3], _GEN_0[2] | cyc_A4_sqrt & ~(hiSqrR0_A_sqrt[9]), _GEN_0[1:0], _T_749[7:0] |
-                {8{cyc_A4_div}} | _T_762[7:0]} | (cyc_A4_sqrt & hiSqrR0_A_sqrt[9] | cyc_A3_div ?
-                fractB_other_PA[46:26] + 21'h400 : 21'h0) | (cyc_A3 & sqrtOp_PA | cyc_A2 ? partNegSigma0_A
-                : 21'h0) | _T_792[20:0]};	// Bitwise.scala:71:12, DivSqrtRecF64_mulAddZ31.scala:78:30, :79:30, :88:30, :122:30, :124:30, :125:30, :228:50, :398:35, :403:30, :404:30, :407:29, :411:30, :413:30, :559:71, :560:71, :561:71, :563:{12,70}, :564:{25,28,44}, :565:{12,26,48}, :566:{20,29}, :569:{12,25}, :570:{12,45,62}, :571:12
-  wire [18:0]  _GEN_1 = {1'h0, {9'h0, _GEN[13:5] | (zQuadPiece_0_A7_sqrt ? 9'h1C8 : 9'h0) | (zQuadPiece_1_A7_sqrt ?
-                9'hC1 : 9'h0) | (zQuadPiece_2_A7_sqrt ? 9'h143 : 9'h0) | (zQuadPiece_3_A7_sqrt ? 9'h89 :
-                9'h0) | (cyc_S ? 9'h0 : nextMulAdd9A_A)} * {9'h0, (zLinPiece_0_A4_div ? 9'h1C7 : 9'h0) |
-                (zLinPiece_1_A4_div ? 9'h16C : 9'h0) | (zLinPiece_2_A4_div ? 9'h12A : 9'h0) |
-                (zLinPiece_3_A4_div ? 9'hF8 : 9'h0) | (zLinPiece_4_A4_div ? 9'hD2 : 9'h0) |
-                (zLinPiece_5_A4_div ? 9'hB4 : 9'h0) | (zLinPiece_6_A4_div ? 9'h9C : 9'h0) |
-                (zLinPiece_7_A4_div ? 9'h89 : 9'h0) | _T_865 | (cyc_S ? 9'h0 : nextMulAdd9B_A)}} + {1'h0,
-                mulAdd9C_A[17:0]};	// DivSqrtRecF64_mulAddZ31.scala:78:30, :126:30, :127:30, :205:27, :496:29, :498:41, :499:41, :500:41, :501:41, :502:41, :503:41, :504:41, :505:41, :507:12, :508:12, :509:12, :510:12, :511:12, :512:12, :513:12, :514:12, :525:30, :527:59, :528:59, :529:59, :530:59, :532:12, :533:12, :534:12, :535:12, :553:{23,46}, :554:16, :556:46, :557:16, :570:62, :573:{20,33,61}
+  wire [24:0]  mulAdd9C_A =
+    (cyc_A1_sqrt ? {fractR0_A, 16'h0} : 25'h0)
+    | {
+        1'h0,
+        _T_792[23:21],
+        {
+          cyc_A4_div,
+          _GEN_0[11:3],
+          _GEN_0[2] | cyc_A4_sqrt & ~(hiSqrR0_A_sqrt[9]),
+          _GEN_0[1:0],
+          _T_749[7:0] | {8{cyc_A4_div}} | _T_762[7:0]
+        }
+          | (cyc_A4_sqrt & hiSqrR0_A_sqrt[9] | cyc_A3_div
+               ? fractB_other_PA[46:26] + 21'h400
+               : 21'h0) | (cyc_A3 & sqrtOp_PA | cyc_A2 ? partNegSigma0_A : 21'h0)
+          | _T_792[20:0]
+      };	// Bitwise.scala:71:12, DivSqrtRecF64_mulAddZ31.scala:78:30, :79:30, :88:30, :122:30, :124:30, :125:30, :228:50, :398:35, :403:30, :404:30, :407:29, :411:30, :413:30, :559:71, :560:71, :561:71, :563:{12,70}, :564:{25,28,44}, :565:{12,26,48}, :566:{20,29}, :569:{12,25}, :570:{12,45,62}, :571:12
+  wire [18:0]  _GEN_1 =
+    {
+      1'h0,
+      {
+        9'h0,
+        _GEN[13:5] | (zQuadPiece_0_A7_sqrt ? 9'h1C8 : 9'h0)
+          | (zQuadPiece_1_A7_sqrt ? 9'hC1 : 9'h0) | (zQuadPiece_2_A7_sqrt ? 9'h143 : 9'h0)
+          | (zQuadPiece_3_A7_sqrt ? 9'h89 : 9'h0) | (cyc_S ? 9'h0 : nextMulAdd9A_A)
+      }
+        * {
+            9'h0,
+            (zLinPiece_0_A4_div ? 9'h1C7 : 9'h0) | (zLinPiece_1_A4_div ? 9'h16C : 9'h0)
+              | (zLinPiece_2_A4_div ? 9'h12A : 9'h0) | (zLinPiece_3_A4_div ? 9'hF8 : 9'h0)
+              | (zLinPiece_4_A4_div ? 9'hD2 : 9'h0) | (zLinPiece_5_A4_div ? 9'hB4 : 9'h0)
+              | (zLinPiece_6_A4_div ? 9'h9C : 9'h0) | (zLinPiece_7_A4_div ? 9'h89 : 9'h0)
+              | _T_865 | (cyc_S ? 9'h0 : nextMulAdd9B_A)
+          }
+    } + {1'h0, mulAdd9C_A[17:0]};	// DivSqrtRecF64_mulAddZ31.scala:78:30, :126:30, :127:30, :205:27, :496:29, :498:41, :499:41, :500:41, :501:41, :502:41, :503:41, :504:41, :505:41, :507:12, :508:12, :509:12, :510:12, :511:12, :512:12, :513:12, :514:12, :525:30, :527:59, :528:59, :529:59, :530:59, :532:12, :533:12, :534:12, :535:12, :553:{23,46}, :554:16, :556:46, :557:16, :570:62, :573:{20,33,61}
   wire [6:0]   _T_804 = _GEN_1[18] ? mulAdd9C_A[24:18] + 7'h1 : mulAdd9C_A[24:18];	// DivSqrtRecF64_mulAddZ31.scala:570:62, :573:33, :575:{16,31}, :576:{27,36}
-  wire [14:0]  fractR1_A1 = sqrtOp_PA ? {_T_804, _GEN_1[17:10]} : {_T_804[5:0], _GEN_1[17:9]};	// DivSqrtRecF64_mulAddZ31.scala:79:30, :573:33, :575:16, :601:{12,36,54}
+  wire [14:0]  fractR1_A1 =
+    sqrtOp_PA ? {_T_804, _GEN_1[17:10]} : {_T_804[5:0], _GEN_1[17:9]};	// DivSqrtRecF64_mulAddZ31.scala:79:30, :573:33, :575:16, :601:{12,36,54}
   wire [16:0]  _T_831 = {1'h1, fractR1_A1, 1'h0};	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:78:30, :601:12, :603:43
   wire [16:0]  _GEN_2 = {2'h1, fractR1_A1};	// DivSqrtRecF64_mulAddZ31.scala:601:12, :603:26
   wire         _T_919 = cyc_A1 | _T_442;	// DivSqrtRecF64_mulAddZ31.scala:405:30, :426:33, :647:16
   wire         _T_888 = _T_919 | _T_458 | _T_448 | _T_450 | cyc_C6_sqrt | _T_500 | _T_506;	// DivSqrtRecF64_mulAddZ31.scala:430:27, :431:27, :435:38, :454:35, :457:27, :460:27, :647:16, :648:35
   wire [45:0]  _T_904 = _T_450 | cyc_C6_sqrt ? io_mulAddResult_3[104:59] : 46'h0;	// DivSqrtRecF64_mulAddZ31.scala:431:27, :454:35, :655:{12,20,48}
   wire [45:0]  _T_909 = _T_500 & ~sqrtOp_PB ? {sigXN_C[57:25], 13'h0} : 46'h0;	// DivSqrtRecF64_mulAddZ31.scala:92:30, :133:30, :438:29, :457:27, :463:29, :547:12, :655:12, :656:{12,43,51}
   wire [45:0]  _T_913 = cyc_C4_sqrt ? {u_C_sqrt, 15'h0} : 46'h0;	// DivSqrtRecF64_mulAddZ31.scala:134:30, :469:30, :583:12, :655:12, :657:{12,44}
-  wire [51:0]  _T_931 = (cyc_A1 ? {1'h1, fractR1_A1, 36'h0} : 52'h0) | {1'h0, _T_442 ? {ESqrR1_B_sqrt, 19'h0} :
-                51'h0};	// Bitwise.scala:71:12, Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:78:30, :130:30, :405:30, :426:33, :601:12, :650:51, :652:67, :664:{12,31,55}, :665:{12,39}
+  wire [51:0]  _T_931 =
+    (cyc_A1 ? {1'h1, fractR1_A1, 36'h0} : 52'h0)
+    | {1'h0, _T_442 ? {ESqrR1_B_sqrt, 19'h0} : 51'h0};	// Bitwise.scala:71:12, Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:78:30, :130:30, :405:30, :426:33, :601:12, :650:51, :652:67, :664:{12,31,55}, :665:{12,39}
   wire [45:0]  _GEN_3 = _T_931[45:0] | _T_1021;	// DivSqrtRecF64_mulAddZ31.scala:664:55, :666:55, :702:22
   wire [32:0]  _T_942 = _T_500 ? sqrSigma1_C : 33'h0;	// DivSqrtRecF64_mulAddZ31.scala:132:30, :457:27, :669:12
   wire [103:0] _T_985 = cyc_C6_sqrt ? {sigX1_B, 46'h0} : 104'h0;	// DivSqrtRecF64_mulAddZ31.scala:131:30, :454:35, :655:12, :689:{12,45}
   assign _T_1021 = _T_448 ? ~(io_mulAddResult_3[90:45]) : 46'h0;	// DivSqrtRecF64_mulAddZ31.scala:430:27, :655:12, :702:{22,31,49}
-  assign _T_1040 = (cyc_C1_div & io_mulAddResult_3[104] | cyc_C1_sqrt ? ~(io_mulAddResult_3[104:51]) : 54'h0)
-                | (cyc_C1_div & ~(io_mulAddResult_3[104]) ? {1'h0, ~(io_mulAddResult_3[102:50])} : 54'h0);	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:78:30, :466:29, :472:30, :705:{20,39}, :707:{12,25,40}, :708:{13,31}, :710:11, :711:{12,24}, :712:{29,47}, :773:33
+  assign _T_1040 =
+    (cyc_C1_div & io_mulAddResult_3[104] | cyc_C1_sqrt
+       ? ~(io_mulAddResult_3[104:51])
+       : 54'h0)
+    | (cyc_C1_div & ~(io_mulAddResult_3[104])
+         ? {1'h0, ~(io_mulAddResult_3[102:50])}
+         : 54'h0);	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:78:30, :466:29, :472:30, :705:{20,39}, :707:{12,25,40}, :708:{13,31}, :710:11, :711:{12,24}, :712:{29,47}, :773:33
   assign _T_1044 = cyc_C1_sqrt ? ~(io_mulAddResult_3[104:51]) : 54'h0;	// DivSqrtRecF64_mulAddZ31.scala:472:30, :708:31, :716:{12,26}, :773:33
-  wire [13:0]  sExpX_E = (~sqrtOp_PC & E_E_div ? exp_PC : 14'h0) | (sqrtOp_PC | E_E_div ? 14'h0 : expP1_PC) | {1'h0,
-                sqrtOp_PC ? exp_PC[13:1] + 13'h400 : 13'h0};	// DivSqrtRecF64_mulAddZ31.scala:78:30, :105:30, :113:30, :135:30, :365:12, :383:39, :547:12, :592:12, :755:{12,25}, :756:{12,76}, :757:{12,42,47}
+  wire [13:0]  sExpX_E =
+    (~sqrtOp_PC & E_E_div ? exp_PC : 14'h0) | (sqrtOp_PC | E_E_div ? 14'h0 : expP1_PC)
+    | {1'h0, sqrtOp_PC ? exp_PC[13:1] + 13'h400 : 13'h0};	// DivSqrtRecF64_mulAddZ31.scala:78:30, :105:30, :113:30, :135:30, :365:12, :383:39, :547:12, :592:12, :755:{12,25}, :756:{12,76}, :757:{12,42,47}
   wire [12:0]  _T_1082 = ~(sExpX_E[12:0]);	// DivSqrtRecF64_mulAddZ31.scala:756:76, :759:28, primitives.scala:50:21
   wire [64:0]  _T_1102 = $signed(65'sh10000000000000000 >>> _T_1082[5:0]);	// primitives.scala:50:21, :57:26, :68:52
   wire [64:0]  _T_1228 = $signed(65'sh10000000000000000 >>> _T_1082[5:0]);	// primitives.scala:50:21, :57:26, :68:52
-  wire [52:0]  roundMask_E = _T_1082[12] & _T_1082[11] ? (_T_1082[10] ? {~(_T_1082[9] | _T_1082[8] | _T_1082[7] |
-                _T_1082[6] ? 50'h0 : ~{_T_1102[14], _T_1102[15], _T_1102[16], _T_1102[17], _T_1102[18],
-                _T_1102[19], _T_1102[20], _T_1102[21], _T_1102[22], _T_1102[23], _T_1102[24], _T_1102[25],
-                _T_1102[26], _T_1102[27], _T_1102[28], _T_1102[29], _T_1102[30], _T_1102[31], _T_1102[32],
-                _T_1102[33], _T_1102[34], _T_1102[35], _T_1102[36], _T_1102[37], _T_1102[38], _T_1102[39],
-                _T_1102[40], _T_1102[41], _T_1102[42], _T_1102[43], _T_1102[44], _T_1102[45], _T_1102[46],
-                _T_1102[47], _T_1102[48], _T_1102[49], _T_1102[50], _T_1102[51], _T_1102[52], _T_1102[53],
-                _T_1102[54], _T_1102[55], _T_1102[56], _T_1102[57], _T_1102[58], _T_1102[59], _T_1102[60],
-                _T_1102[61], _T_1102[62], _T_1102[63]}), 3'h7} : {50'h0, _T_1082[9] & _T_1082[8] &
-                _T_1082[7] & _T_1082[6] ? {_T_1228[0], _T_1228[1], _T_1228[2]} : 3'h0}) : 53'h0;	// Bitwise.scala:71:12, :102:{21,46}, :108:{18,44}, Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:117:30, :650:12, primitives.scala:50:21, :56:25, :59:20, :61:20, :65:{17,21,36}, :68:52
+  wire [52:0]  roundMask_E =
+    _T_1082[12] & _T_1082[11]
+      ? (_T_1082[10]
+           ? {
+               ~(_T_1082[9] | _T_1082[8] | _T_1082[7] | _T_1082[6]
+                   ? 50'h0
+                   : ~{
+                        _T_1102[14],
+                        _T_1102[15],
+                        _T_1102[16],
+                        _T_1102[17],
+                        _T_1102[18],
+                        _T_1102[19],
+                        _T_1102[20],
+                        _T_1102[21],
+                        _T_1102[22],
+                        _T_1102[23],
+                        _T_1102[24],
+                        _T_1102[25],
+                        _T_1102[26],
+                        _T_1102[27],
+                        _T_1102[28],
+                        _T_1102[29],
+                        _T_1102[30],
+                        _T_1102[31],
+                        _T_1102[32],
+                        _T_1102[33],
+                        _T_1102[34],
+                        _T_1102[35],
+                        _T_1102[36],
+                        _T_1102[37],
+                        _T_1102[38],
+                        _T_1102[39],
+                        _T_1102[40],
+                        _T_1102[41],
+                        _T_1102[42],
+                        _T_1102[43],
+                        _T_1102[44],
+                        _T_1102[45],
+                        _T_1102[46],
+                        _T_1102[47],
+                        _T_1102[48],
+                        _T_1102[49],
+                        _T_1102[50],
+                        _T_1102[51],
+                        _T_1102[52],
+                        _T_1102[53],
+                        _T_1102[54],
+                        _T_1102[55],
+                        _T_1102[56],
+                        _T_1102[57],
+                        _T_1102[58],
+                        _T_1102[59],
+                        _T_1102[60],
+                        _T_1102[61],
+                        _T_1102[62],
+                        _T_1102[63]
+                      }),
+               3'h7
+             }
+           : {
+               50'h0,
+               _T_1082[9] & _T_1082[8] & _T_1082[7] & _T_1082[6]
+                 ? {_T_1228[0], _T_1228[1], _T_1228[2]}
+                 : 3'h0
+             })
+      : 53'h0;	// Bitwise.scala:71:12, :102:{21,46}, :108:{18,44}, Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:117:30, :650:12, primitives.scala:50:21, :56:25, :59:20, :61:20, :65:{17,21,36}, :68:52
   wire [53:0]  incrPosMask_E = {1'h1, ~roundMask_E} & {roundMask_E, 1'h1};	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:763:{9,39}, primitives.scala:59:20
   wire [52:0]  _T_1254 = sigT_E & incrPosMask_E[53:1];	// DivSqrtRecF64_mulAddZ31.scala:136:30, :763:39, :765:{36,51}
   wire [51:0]  _GEN_4 = ~(sigT_E[51:0]) & roundMask_E[52:1];	// DivSqrtRecF64_mulAddZ31.scala:136:30, :766:55, :767:{34,42}, primitives.scala:59:20
   wire         all1sHiRoundT_E = (~(roundMask_E[0]) | (|_T_1254)) & ~(|_GEN_4);	// DivSqrtRecF64_mulAddZ31.scala:765:{36,56}, :767:{42,60}, :769:{10,23,27,48}, primitives.scala:59:20
   wire [53:0]  sigAdjT_E = {1'h0, sigT_E} + {53'h0, roundMagUp_PC};	// DivSqrtRecF64_mulAddZ31.scala:78:30, :136:30, :376:12, :650:12, :773:42
   wire         trueLtX_E1 = sqrtOp_PC ? ~isNegRemT_E & ~isZeroRemT_E : isNegRemT_E;	// DivSqrtRecF64_mulAddZ31.scala:105:30, :138:30, :139:30, :783:{12,24,38,41}
-  wire         hiRoundPosBit_E1 = (|_T_1254) ^ roundMask_E[0] & ~trueLtX_E1 & ~(|_GEN_4) & extraT_E;	// DivSqrtRecF64_mulAddZ31.scala:137:30, :765:{36,56}, :767:{42,60}, :769:23, :783:12, :792:26, :793:{32,69}, primitives.scala:59:20
+  wire         hiRoundPosBit_E1 =
+    (|_T_1254) ^ roundMask_E[0] & ~trueLtX_E1 & ~(|_GEN_4) & extraT_E;	// DivSqrtRecF64_mulAddZ31.scala:137:30, :765:{36,56}, :767:{42,60}, :769:23, :783:12, :792:26, :793:{32,69}, primitives.scala:59:20
   wire         anyRoundExtra_E1 = ~isZeroRemT_E | ~extraT_E | (|_GEN_4);	// DivSqrtRecF64_mulAddZ31.scala:137:30, :139:30, :696:22, :767:{42,60}, :783:41, :795:55
-  wire [53:0]  sigY_E1 = (~roundMagUp_PC & (|roundingMode_PC) & extraT_E & ~trueLtX_E1 & all1sHiRoundT_E |
-                roundMagUp_PC & (extraT_E & ~trueLtX_E1 & ~isZeroRemT_E | ~all1sHiRoundT_E) |
-                ~(|roundingMode_PC) & ((|_T_1254) | (extraT_E | ~trueLtX_E1) & ~(roundMask_E[0]) | extraT_E
-                & ~trueLtX_E1 & ~(|_GEN_4)) ? (sigAdjT_E | {1'h0, roundMask_E}) + 54'h1 : sigAdjT_E &
-                {1'h1, ~roundMask_E}) & ~(~(|roundingMode_PC) & hiRoundPosBit_E1 & ~anyRoundExtra_E1 ?
-                incrPosMask_E : 54'h0);	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:78:30, :112:30, :137:30, :139:30, :370:54, :376:12, :378:27, :763:39, :765:{36,56}, :767:{42,60}, :769:{23,48}, :773:{33,42}, :774:{29,47}, :775:{30,62}, :783:{12,41}, :792:26, :793:32, :795:55, :797:{12,59}, :798:17, :804:{12,58}, :805:28, :806:{45,62}, :807:{23,43}, :808:40, :810:{34,51,54,72}, :811:49, :814:{11,13}, primitives.scala:59:20
+  wire [53:0]  sigY_E1 =
+    (~roundMagUp_PC & (|roundingMode_PC) & extraT_E & ~trueLtX_E1 & all1sHiRoundT_E
+     | roundMagUp_PC & (extraT_E & ~trueLtX_E1 & ~isZeroRemT_E | ~all1sHiRoundT_E)
+     | ~(|roundingMode_PC)
+     & ((|_T_1254) | (extraT_E | ~trueLtX_E1) & ~(roundMask_E[0]) | extraT_E & ~trueLtX_E1
+        & ~(|_GEN_4))
+       ? (sigAdjT_E | {1'h0, roundMask_E}) + 54'h1
+       : sigAdjT_E & {1'h1, ~roundMask_E})
+    & ~(~(|roundingMode_PC) & hiRoundPosBit_E1 & ~anyRoundExtra_E1
+          ? incrPosMask_E
+          : 54'h0);	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:78:30, :112:30, :137:30, :139:30, :370:54, :376:12, :378:27, :763:39, :765:{36,56}, :767:{42,60}, :769:{23,48}, :773:{33,42}, :774:{29,47}, :775:{30,62}, :783:{12,41}, :792:26, :793:32, :795:55, :797:{12,59}, :798:17, :804:{12,58}, :805:28, :806:{45,62}, :807:{23,43}, :808:40, :810:{34,51,54,72}, :811:49, :814:{11,13}, primitives.scala:59:20
   wire         inexactY_E1 = hiRoundPosBit_E1 | anyRoundExtra_E1;	// DivSqrtRecF64_mulAddZ31.scala:792:26, :795:55, :816:40
-  wire [13:0]  sExpY_E1 = (sigY_E1[53] ? 14'h0 : sExpX_E) | (sigY_E1[53] & ~sqrtOp_PC & E_E_div ? expP1_PC : 14'h0) |
-                (sigY_E1[53] & ~sqrtOp_PC & ~E_E_div ? expP2_PC : 14'h0) | {1'h0, sigY_E1[53] & sqrtOp_PC ?
-                expP2_PC[13:1] + 13'h400 : 13'h0};	// DivSqrtRecF64_mulAddZ31.scala:78:30, :105:30, :135:30, :363:27, :365:12, :383:39, :547:12, :592:12, :691:27, :756:76, :757:47, :814:11, :818:{12,22}, :819:{12,40}, :820:{12,40,73}, :821:{12,25}, :822:{22,27}
+  wire [13:0]  sExpY_E1 =
+    (sigY_E1[53] ? 14'h0 : sExpX_E)
+    | (sigY_E1[53] & ~sqrtOp_PC & E_E_div ? expP1_PC : 14'h0)
+    | (sigY_E1[53] & ~sqrtOp_PC & ~E_E_div ? expP2_PC : 14'h0)
+    | {1'h0, sigY_E1[53] & sqrtOp_PC ? expP2_PC[13:1] + 13'h400 : 13'h0};	// DivSqrtRecF64_mulAddZ31.scala:78:30, :105:30, :135:30, :363:27, :365:12, :383:39, :547:12, :592:12, :691:27, :756:76, :757:47, :814:11, :818:{12,22}, :819:{12,40}, :820:{12,40,73}, :821:{12,25}, :822:{22,27}
   wire         totalUnderflowY_E1 = sExpY_E1[13] | sExpY_E1[12:0] < 13'h3CE;	// DivSqrtRecF64_mulAddZ31.scala:820:73, :827:34, :830:{22,34,42}
-  wire         notSigNaN_invalid_PC = sqrtOp_PC ? ~isNaNB_PC & (|specialCodeB_PC) & sign_PC : ~(|specialCodeA_PC) &
-                ~(|specialCodeB_PC) | isInfA_PC & isInfB_PC;	// DivSqrtRecF64_mulAddZ31.scala:105:30, :106:30, :108:30, :110:30, :346:42, :348:39, :352:42, :354:39, :355:39, :838:12, :839:{13,41}, :840:{25,40,54}
+  wire         notSigNaN_invalid_PC =
+    sqrtOp_PC
+      ? ~isNaNB_PC & (|specialCodeB_PC) & sign_PC
+      : ~(|specialCodeA_PC) & ~(|specialCodeB_PC) | isInfA_PC & isInfB_PC;	// DivSqrtRecF64_mulAddZ31.scala:105:30, :106:30, :108:30, :110:30, :346:42, :348:39, :352:42, :354:39, :355:39, :838:12, :839:{13,41}, :840:{25,40,54}
   wire         overflow_E1 = normalCase_PC & ~(sExpY_E1[13]) & sExpY_E1[12:10] > 3'h2;	// DivSqrtRecF64_mulAddZ31.scala:360:12, :404:30, :820:73, :827:{24,34,59,70}, :847:37
-  wire         underflow_E1 = normalCase_PC & (totalUnderflowY_E1 | sExpX_E[12:0] < 13'h402 & inexactY_E1);	// DivSqrtRecF64_mulAddZ31.scala:360:12, :756:76, :759:28, :816:40, :830:22, :832:28, :833:{25,56}, :848:38
-  wire         notSpecial_isZeroOut_E1 = sqrtOp_PC ? ~(|specialCodeB_PC) : ~(|specialCodeA_PC) | isInfB_PC | totalUnderflowY_E1 &
-                ~roundMagUp_PC;	// DivSqrtRecF64_mulAddZ31.scala:105:30, :108:30, :110:30, :346:42, :352:42, :354:39, :376:12, :378:27, :830:22, :855:12, :857:{37,60}
+  wire         underflow_E1 =
+    normalCase_PC & (totalUnderflowY_E1 | sExpX_E[12:0] < 13'h402 & inexactY_E1);	// DivSqrtRecF64_mulAddZ31.scala:360:12, :756:76, :759:28, :816:40, :830:22, :832:28, :833:{25,56}, :848:38
+  wire         notSpecial_isZeroOut_E1 =
+    sqrtOp_PC
+      ? ~(|specialCodeB_PC)
+      : ~(|specialCodeA_PC) | isInfB_PC | totalUnderflowY_E1 & ~roundMagUp_PC;	// DivSqrtRecF64_mulAddZ31.scala:105:30, :108:30, :110:30, :346:42, :352:42, :354:39, :376:12, :378:27, :830:22, :855:12, :857:{37,60}
   wire         pegMinFiniteMagOut_E1 = normalCase_PC & totalUnderflowY_E1 & roundMagUp_PC;	// DivSqrtRecF64_mulAddZ31.scala:360:12, :376:12, :830:22, :860:45
   wire         pegMaxFiniteMagOut_E1 = overflow_E1 & ~overflowY_roundMagUp_PC;	// DivSqrtRecF64_mulAddZ31.scala:377:61, :847:37, :861:{45,48}
-  wire         notNaN_isInfOut_E1 = sqrtOp_PC ? isInfB_PC : isInfA_PC | ~(|specialCodeB_PC) | overflow_E1 &
-                overflowY_roundMagUp_PC;	// DivSqrtRecF64_mulAddZ31.scala:105:30, :110:30, :348:39, :352:42, :354:39, :377:61, :847:37, :863:12, :865:{37,53}
+  wire         notNaN_isInfOut_E1 =
+    sqrtOp_PC
+      ? isInfB_PC
+      : isInfA_PC | ~(|specialCodeB_PC) | overflow_E1 & overflowY_roundMagUp_PC;	// DivSqrtRecF64_mulAddZ31.scala:105:30, :110:30, :348:39, :352:42, :354:39, :377:61, :847:37, :863:12, :865:{37,53}
   wire         isNaNOut_PC = ~sqrtOp_PC & isNaNA_PC | isNaNB_PC | notSigNaN_invalid_PC;	// DivSqrtRecF64_mulAddZ31.scala:105:30, :349:39, :355:39, :383:39, :838:12, :868:{22,49}
   always @(posedge clock) begin
     automatic logic        sign_S;	// DivSqrtRecF64_mulAddZ31.scala:221:21
-    automatic logic        normalCase_S = io_sqrtOp ? normalCase_S_sqrt : normalCase_S_div;	// DivSqrtRecF64_mulAddZ31.scala:224:57, :225:59, :226:27
+    automatic logic        normalCase_S =
+      io_sqrtOp ? normalCase_S_sqrt : normalCase_S_div;	// DivSqrtRecF64_mulAddZ31.scala:224:57, :225:59, :226:27
     automatic logic        entering_PA_normalCase;	// DivSqrtRecF64_mulAddZ31.scala:231:36
     automatic logic        entering_PA;	// DivSqrtRecF64_mulAddZ31.scala:233:32
     automatic logic        entering_PB;	// DivSqrtRecF64_mulAddZ31.scala:288:37
     automatic logic        entering_PC;	// DivSqrtRecF64_mulAddZ31.scala:326:37
     automatic logic [17:0] _GEN_5;	// DivSqrtRecF64_mulAddZ31.scala:584:13
     automatic logic [8:0]  zFractR0_A6_sqrt;	// DivSqrtRecF64_mulAddZ31.scala:583:12
     automatic logic [18:0] _GEN_6;	// DivSqrtRecF64_mulAddZ31.scala:590:28
     automatic logic [8:0]  zFractR0_A4_div;	// DivSqrtRecF64_mulAddZ31.scala:592:12
     automatic logic        _T_861 = cyc_A7_sqrt | cyc_A6_sqrt;	// DivSqrtRecF64_mulAddZ31.scala:229:50, :396:35, :620:21
     sign_S = ~io_sqrtOp & io_a[64] ^ io_b[64];	// DivSqrtRecF64_mulAddZ31.scala:207:24, :214:24, :221:21
     entering_PA_normalCase = cyc_A4_div | cyc_A7_sqrt;	// DivSqrtRecF64_mulAddZ31.scala:228:50, :229:50, :231:36
     entering_PA = entering_PA_normalCase | cyc_S & (valid_PA | ~_T_319);	// DivSqrtRecF64_mulAddZ31.scala:78:30, :205:27, :231:36, :233:{32,42,55,58}, :322:28
-    entering_PB = cyc_S & ~normalCase_S & ~valid_PA & (_T_316 | ~valid_PB & ~_T_388) | _T_275;	// DivSqrtRecF64_mulAddZ31.scala:78:30, :91:30, :205:27, :226:27, :235:{18,36,47}, :236:{25,29,40,43}, :283:28, :288:37, :321:28, :382:28
+    entering_PB =
+      cyc_S & ~normalCase_S & ~valid_PA & (_T_316 | ~valid_PB & ~_T_388) | _T_275;	// DivSqrtRecF64_mulAddZ31.scala:78:30, :91:30, :205:27, :226:27, :235:{18,36,47}, :236:{25,29,40,43}, :283:28, :288:37, :321:28, :382:28
     entering_PC = cyc_S & ~normalCase_S & ~valid_PA & ~valid_PB & _T_388 | _T_316;	// DivSqrtRecF64_mulAddZ31.scala:78:30, :91:30, :205:27, :226:27, :235:{18,36}, :236:29, :238:61, :321:28, :326:37, :382:28
     _GEN_5 = ~{_T_804[1:0], _GEN_1[17:2]};	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:573:33, :575:16, :584:13
     zFractR0_A6_sqrt = cyc_A6_sqrt & _T_804[1] ? _GEN_5[16:8] : 9'h0;	// DivSqrtRecF64_mulAddZ31.scala:396:35, :507:12, :575:16, :583:{12,25,40}, :584:{13,26}
     _GEN_6 = exp_PA[0] ? {_T_804[0], _GEN_1[17:0]} : {_T_804[1:0], _GEN_1[17:1]};	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:87:30, :542:55, :573:33, :575:16, :579:27, :590:{28,52}
     zFractR0_A4_div = cyc_A4_div & _T_804[2] ? _GEN_5[17:9] : 9'h0;	// DivSqrtRecF64_mulAddZ31.scala:228:50, :507:12, :575:16, :584:13, :592:{12,24,39}, :593:26
     if (reset) begin
       valid_PA <= 1'h0;	// DivSqrtRecF64_mulAddZ31.scala:78:30
@@ -2251,16 +2901,17 @@
       if (entering_PA | _T_275)	// DivSqrtRecF64_mulAddZ31.scala:233:32, :240:23, :283:28
         valid_PA <= entering_PA;	// DivSqrtRecF64_mulAddZ31.scala:78:30, :233:32
       if (entering_PB | _T_316)	// DivSqrtRecF64_mulAddZ31.scala:288:37, :290:23, :321:28
         valid_PB <= entering_PB;	// DivSqrtRecF64_mulAddZ31.scala:91:30, :288:37
       if (entering_PC | _T_385)	// DivSqrtRecF64_mulAddZ31.scala:326:37, :328:23, :381:28
         valid_PC <= entering_PC;	// DivSqrtRecF64_mulAddZ31.scala:104:30, :326:37
       if (entering_PA_normalCase | (|cycleNum_A))	// DivSqrtRecF64_mulAddZ31.scala:117:30, :231:36, :388:{34,49}
-        cycleNum_A <= {1'h0, {2{cyc_A4_div}}} | (cyc_A7_sqrt ? 3'h6 : 3'h0) | (entering_PA_normalCase ? 3'h0 :
-                                                                cycleNum_A - 3'h1);	// DivSqrtRecF64_mulAddZ31.scala:78:30, :117:30, :228:50, :229:50, :231:36, :390:{16,74}, :391:{16,74}, :392:{16,54}
+        cycleNum_A <=
+          {1'h0, {2{cyc_A4_div}}} | (cyc_A7_sqrt ? 3'h6 : 3'h0)
+          | (entering_PA_normalCase ? 3'h0 : cycleNum_A - 3'h1);	// DivSqrtRecF64_mulAddZ31.scala:78:30, :117:30, :228:50, :229:50, :231:36, :390:{16,74}, :391:{16,74}, :392:{16,54}
       if (cyc_A1 | (|cycleNum_B)) begin	// DivSqrtRecF64_mulAddZ31.scala:118:30, :405:30, :415:{18,33}
         if (cyc_A1) begin	// DivSqrtRecF64_mulAddZ31.scala:405:30
           if (sqrtOp_PA)	// DivSqrtRecF64_mulAddZ31.scala:79:30
             cycleNum_B <= 4'hA;	// DivSqrtRecF64_mulAddZ31.scala:118:30, :418:20
           else	// DivSqrtRecF64_mulAddZ31.scala:79:30
             cycleNum_B <= 4'h6;	// DivSqrtRecF64_mulAddZ31.scala:118:30, :418:20
         end
@@ -2355,22 +3006,27 @@
       fractB_other_PC <= fractB_other_PB;	// DivSqrtRecF64_mulAddZ31.scala:102:30, :115:30
     end
     if (cyc_A6_sqrt | cyc_A4_div)	// DivSqrtRecF64_mulAddZ31.scala:228:50, :396:35, :605:23
       fractR0_A <= zFractR0_A6_sqrt | zFractR0_A4_div;	// DivSqrtRecF64_mulAddZ31.scala:122:30, :583:12, :592:12, :606:39
     if (cyc_A5_sqrt)	// DivSqrtRecF64_mulAddZ31.scala:397:35
       hiSqrR0_A_sqrt <= _GEN_6[18:9];	// DivSqrtRecF64_mulAddZ31.scala:124:30, :590:28, :610:24
     if (cyc_A4_sqrt | cyc_A3)	// DivSqrtRecF64_mulAddZ31.scala:398:35, :403:30, :613:23
-      partNegSigma0_A <= cyc_A4_sqrt ? {_T_804[2:0], _GEN_1[17:0]} : {5'h0, _T_804, _GEN_1[17:9]};	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:125:30, :398:35, :573:33, :575:16, :579:27, :601:54, :616:16, :623:68
+      partNegSigma0_A <=
+        cyc_A4_sqrt ? {_T_804[2:0], _GEN_1[17:0]} : {5'h0, _T_804, _GEN_1[17:9]};	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:125:30, :398:35, :573:33, :575:16, :579:27, :601:54, :616:16, :623:68
     if (_T_861 | cyc_A5_sqrt | cyc_A4 | cyc_A3 | cyc_A2)	// DivSqrtRecF64_mulAddZ31.scala:397:35, :402:30, :403:30, :404:30, :620:{21,71}
-      nextMulAdd9A_A <= (cyc_A7_sqrt ? _GEN_5[17:9] : 9'h0) | zFractR0_A6_sqrt | (cyc_A4_sqrt ?
-                                                fractB_other_PA[43:35] : 9'h0) | _GEN[8:0] | (cyc_A5_sqrt | cyc_A3 ? {1'h1, fractB_51_PA,
-                                                fractB_other_PA[50:44]} : 9'h0) | (cyc_A2 & _GEN_1[11] ? _GEN_5[8:0] : 9'h0);	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:83:30, :88:30, :126:30, :229:50, :397:35, :398:35, :403:30, :404:30, :496:29, :507:12, :573:33, :583:12, :584:13, :593:26, :598:{12,20,35}, :623:16, :625:{16,47}, :626:27, :627:{16,29,47,68}
+      nextMulAdd9A_A <=
+        (cyc_A7_sqrt ? _GEN_5[17:9] : 9'h0) | zFractR0_A6_sqrt
+        | (cyc_A4_sqrt ? fractB_other_PA[43:35] : 9'h0) | _GEN[8:0]
+        | (cyc_A5_sqrt | cyc_A3 ? {1'h1, fractB_51_PA, fractB_other_PA[50:44]} : 9'h0)
+        | (cyc_A2 & _GEN_1[11] ? _GEN_5[8:0] : 9'h0);	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:83:30, :88:30, :126:30, :229:50, :397:35, :398:35, :403:30, :404:30, :496:29, :507:12, :573:33, :583:12, :584:13, :593:26, :598:{12,20,35}, :623:16, :625:{16,47}, :626:27, :627:{16,29,47,68}
     if (_T_861 | cyc_A5_sqrt | cyc_A4 | cyc_A2)	// DivSqrtRecF64_mulAddZ31.scala:397:35, :402:30, :404:30, :620:21, :630:63
-      nextMulAdd9B_A <= _T_865 | zFractR0_A6_sqrt | (cyc_A5_sqrt ? _GEN_6[8:0] : 9'h0) | zFractR0_A4_div |
-                                                (cyc_A4_sqrt ? hiSqrR0_A_sqrt[8:0] : 9'h0) | (cyc_A2 ? {1'h1, fractR0_A[8:1]} : 9'h0);	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:122:30, :124:30, :127:30, :397:35, :398:35, :404:30, :507:12, :525:30, :583:12, :590:28, :592:12, :634:{16,43}, :636:{16,44,73}, :637:{16,55}
+      nextMulAdd9B_A <=
+        _T_865 | zFractR0_A6_sqrt | (cyc_A5_sqrt ? _GEN_6[8:0] : 9'h0) | zFractR0_A4_div
+        | (cyc_A4_sqrt ? hiSqrR0_A_sqrt[8:0] : 9'h0)
+        | (cyc_A2 ? {1'h1, fractR0_A[8:1]} : 9'h0);	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:122:30, :124:30, :127:30, :397:35, :398:35, :404:30, :507:12, :525:30, :583:12, :590:28, :592:12, :634:{16,43}, :636:{16,44,73}, :637:{16,55}
     if (cyc_A1_sqrt) begin	// DivSqrtRecF64_mulAddZ31.scala:413:30
       if (exp_PA[0])	// DivSqrtRecF64_mulAddZ31.scala:87:30, :542:55
         ER1_B_sqrt <= _T_831;	// DivSqrtRecF64_mulAddZ31.scala:128:30, :603:43
       else	// DivSqrtRecF64_mulAddZ31.scala:542:55
         ER1_B_sqrt <= _GEN_2;	// DivSqrtRecF64_mulAddZ31.scala:128:30, :603:26
     end
     if (_T_440)	// DivSqrtRecF64_mulAddZ31.scala:425:33
@@ -2390,15 +3046,17 @@
       extraT_E <= sigT_C1[0];	// DivSqrtRecF64_mulAddZ31.scala:137:30, :720:19, :742:28
     end
     if (cycleNum_E == 3'h2) begin	// DivSqrtRecF64_mulAddZ31.scala:120:30, :404:30, :480:27
       if (sqrtOp_PC)	// DivSqrtRecF64_mulAddZ31.scala:105:30
         isNegRemT_E <= io_mulAddResult_3[55];	// DivSqrtRecF64_mulAddZ31.scala:138:30, :746:47
       else	// DivSqrtRecF64_mulAddZ31.scala:105:30
         isNegRemT_E <= io_mulAddResult_3[53];	// DivSqrtRecF64_mulAddZ31.scala:138:30, :746:61
-      isZeroRemT_E <= io_mulAddResult_3[53:0] == 54'h0 & (~sqrtOp_PC | io_mulAddResult_3[55:54] == 2'h0);	// DivSqrtRecF64_mulAddZ31.scala:105:30, :139:30, :383:39, :390:16, :748:{21,29,42}, :749:{30,41,50}, :773:33
+      isZeroRemT_E <=
+        io_mulAddResult_3[53:0] == 54'h0
+        & (~sqrtOp_PC | io_mulAddResult_3[55:54] == 2'h0);	// DivSqrtRecF64_mulAddZ31.scala:105:30, :139:30, :383:39, :390:16, :748:{21,29,42}, :749:{30,41,50}, :773:33
     end
   end // always @(posedge)
   `ifndef SYNTHESIS
     `ifdef FIRRTL_BEFORE_INITIAL
       `FIRRTL_BEFORE_INITIAL
     `endif // FIRRTL_BEFORE_INITIAL
     initial begin
@@ -2507,44 +3165,87 @@
       `FIRRTL_AFTER_INITIAL
     `endif // FIRRTL_AFTER_INITIAL
   `endif // not def SYNTHESIS
   assign io_inReady_div = _T_158;	// DivSqrtRecF64_mulAddZ31.scala:199:22
   assign io_inReady_sqrt = _T_173;	// DivSqrtRecF64_mulAddZ31.scala:202:26
   assign io_outValid_div = _T_385 & ~sqrtOp_PC;	// DivSqrtRecF64_mulAddZ31.scala:105:30, :381:28, :383:{36,39}
   assign io_outValid_sqrt = _T_385 & sqrtOp_PC;	// DivSqrtRecF64_mulAddZ31.scala:105:30, :381:28, :384:36
-  assign io_out = {~isNaNOut_PC & (~sqrtOp_PC | ~(|specialCodeB_PC)) & sign_PC, sExpY_E1[11:0] &
-                ~(notSpecial_isZeroOut_E1 ? 12'hE00 : 12'h0) & ~(pegMinFiniteMagOut_E1 ? 12'hC31 : 12'h0) &
-                {1'h1, ~pegMaxFiniteMagOut_E1, 10'h3FF} & {2'h3, ~notNaN_isInfOut_E1, 9'h1FF} |
-                (pegMinFiniteMagOut_E1 ? 12'h3CE : 12'h0) | (pegMaxFiniteMagOut_E1 ? 12'hBFF : 12'h0) |
-                (notNaN_isInfOut_E1 ? 12'hC00 : 12'h0) | (isNaNOut_PC ? 12'hE00 : 12'h0),
-                (notSpecial_isZeroOut_E1 | totalUnderflowY_E1 | isNaNOut_PC ? {isNaNOut_PC, 51'h0} :
-                sigY_E1[51:0]) | {52{pegMaxFiniteMagOut_E1}}};	// Bitwise.scala:71:12, Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:105:30, :106:30, :110:30, :212:46, :352:42, :516:12, :665:12, :814:11, :815:28, :820:73, :825:27, :830:22, :855:12, :860:45, :861:45, :863:12, :868:49, :871:{9,23,29}, :874:{14,18}, :878:{14,18}, :879:19, :882:{14,18}, :883:19, :885:16, :886:{14,18}, :890:16, :891:16, :892:{16,76}, :893:16, :895:{12,59}, :896:16, :898:11
-  assign io_exceptionFlags = {~sqrtOp_PC & isNaNA_PC & ~fractA_51_PC | isNaNB_PC & ~fractB_51_PC | notSigNaN_invalid_PC,
-                ~sqrtOp_PC & ~(&(specialCodeA_PC[2:1])) & (|specialCodeA_PC) & ~(|specialCodeB_PC),
-                overflow_E1, underflow_E1, overflow_E1 | underflow_E1 | normalCase_PC & inexactY_E1};	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:105:30, :108:30, :109:30, :110:30, :111:30, :346:42, :347:{41,48}, :349:39, :350:38, :352:42, :355:39, :356:{35,38}, :360:12, :361:13, :383:39, :816:40, :838:12, :843:{22,55}, :845:56, :847:37, :848:38, :852:{37,55}
-  assign io_usingMulAdd = {cyc_A4 | cyc_A3_div | cyc_A1_div | cycleNum_B == 4'hA | _T_438 | _T_442 | _T_444 | _T_479
-                | _T_482 | _T_472 | _T_484 | _T_500, cyc_A3 | cyc_A2 & ~sqrtOp_PA | _T_438 | _T_440 |
-                _T_444 | _T_446 | _T_481 | _T_483 | _T_454 & ~sqrtOp_PB | cyc_C6_sqrt | _T_502, cyc_A2 |
-                cyc_A1_div | _T_440 | _T_442 | _T_446 | _T_448 | _T_482 | _T_484 | _T_498 | _T_504, _T_888
-                | _T_444 | _T_483};	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:79:30, :92:30, :118:30, :402:30, :403:30, :404:30, :407:{29,32}, :408:29, :409:29, :418:20, :423:33, :424:33, :425:33, :426:33, :428:27, :429:27, :430:27, :433:27, :438:29, :439:26, :440:26, :443:39, :444:39, :445:27, :446:27, :447:27, :454:35, :456:27, :457:27, :458:27, :459:27, :648:35, :674:73, :678:73, :682:54, :684:41
+  assign io_out =
+    {
+      ~isNaNOut_PC & (~sqrtOp_PC | ~(|specialCodeB_PC)) & sign_PC,
+      sExpY_E1[11:0] & ~(notSpecial_isZeroOut_E1 ? 12'hE00 : 12'h0)
+        & ~(pegMinFiniteMagOut_E1 ? 12'hC31 : 12'h0)
+        & {1'h1, ~pegMaxFiniteMagOut_E1, 10'h3FF} & {2'h3, ~notNaN_isInfOut_E1, 9'h1FF}
+        | (pegMinFiniteMagOut_E1 ? 12'h3CE : 12'h0)
+        | (pegMaxFiniteMagOut_E1 ? 12'hBFF : 12'h0)
+        | (notNaN_isInfOut_E1 ? 12'hC00 : 12'h0) | (isNaNOut_PC ? 12'hE00 : 12'h0),
+      (notSpecial_isZeroOut_E1 | totalUnderflowY_E1 | isNaNOut_PC
+         ? {isNaNOut_PC, 51'h0}
+         : sigY_E1[51:0]) | {52{pegMaxFiniteMagOut_E1}}
+    };	// Bitwise.scala:71:12, Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:105:30, :106:30, :110:30, :212:46, :352:42, :516:12, :665:12, :814:11, :815:28, :820:73, :825:27, :830:22, :855:12, :860:45, :861:45, :863:12, :868:49, :871:{9,23,29}, :874:{14,18}, :878:{14,18}, :879:19, :882:{14,18}, :883:19, :885:16, :886:{14,18}, :890:16, :891:16, :892:{16,76}, :893:16, :895:{12,59}, :896:16, :898:11
+  assign io_exceptionFlags =
+    {
+      ~sqrtOp_PC & isNaNA_PC & ~fractA_51_PC | isNaNB_PC & ~fractB_51_PC
+        | notSigNaN_invalid_PC,
+      ~sqrtOp_PC & ~(&(specialCodeA_PC[2:1])) & (|specialCodeA_PC) & ~(|specialCodeB_PC),
+      overflow_E1,
+      underflow_E1,
+      overflow_E1 | underflow_E1 | normalCase_PC & inexactY_E1
+    };	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:105:30, :108:30, :109:30, :110:30, :111:30, :346:42, :347:{41,48}, :349:39, :350:38, :352:42, :355:39, :356:{35,38}, :360:12, :361:13, :383:39, :816:40, :838:12, :843:{22,55}, :845:56, :847:37, :848:38, :852:{37,55}
+  assign io_usingMulAdd =
+    {
+      cyc_A4 | cyc_A3_div | cyc_A1_div | cycleNum_B == 4'hA | _T_438 | _T_442 | _T_444
+        | _T_479 | _T_482 | _T_472 | _T_484 | _T_500,
+      cyc_A3 | cyc_A2 & ~sqrtOp_PA | _T_438 | _T_440 | _T_444 | _T_446 | _T_481 | _T_483
+        | _T_454 & ~sqrtOp_PB | cyc_C6_sqrt | _T_502,
+      cyc_A2 | cyc_A1_div | _T_440 | _T_442 | _T_446 | _T_448 | _T_482 | _T_484 | _T_498
+        | _T_504,
+      _T_888 | _T_444 | _T_483
+    };	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:79:30, :92:30, :118:30, :402:30, :403:30, :404:30, :407:{29,32}, :408:29, :409:29, :418:20, :423:33, :424:33, :425:33, :426:33, :428:27, :429:27, :430:27, :433:27, :438:29, :439:26, :440:26, :443:39, :444:39, :445:27, :446:27, :447:27, :454:35, :456:27, :457:27, :458:27, :459:27, :648:35, :674:73, :678:73, :682:54, :684:41
   assign io_latchMulAddA_0 = _T_888;	// DivSqrtRecF64_mulAddZ31.scala:648:35
-  assign io_mulAddA_0 = {1'h0, (cyc_A1_sqrt ? {exp_PA[0] ? _T_831 : _GEN_2, 36'h0} : 53'h0) | (_T_442 | cyc_A1_div
-                ? {1'h1, fractB_51_PA, fractB_other_PA} : 53'h0) | (_T_458 ? {1'h1, fractA_51_PA,
-                fractA_other_PA} : 53'h0) | {7'h0, _T_904[45:34] | _T_909[45:34] | _T_913[45:34],
-                _T_1021[45:12] | _T_904[33:0] | _T_909[33:0] | _T_913[33:0]} | (cyc_C1_div ? {1'h1,
-                fractB_51_PC, fractB_other_PC} : 53'h0)} | _T_1044;	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:78:30, :83:30, :86:30, :87:30, :88:30, :89:30, :111:30, :115:30, :409:29, :413:30, :426:33, :435:38, :466:29, :542:55, :576:36, :603:{26,43}, :650:{12,51}, :651:{12,25}, :652:12, :653:{19,67}, :655:{12,67}, :656:{12,67}, :657:{12,67}, :658:{12,67}, :702:22, :716:12
+  assign io_mulAddA_0 =
+    {
+      1'h0,
+      (cyc_A1_sqrt ? {exp_PA[0] ? _T_831 : _GEN_2, 36'h0} : 53'h0)
+        | (_T_442 | cyc_A1_div ? {1'h1, fractB_51_PA, fractB_other_PA} : 53'h0)
+        | (_T_458 ? {1'h1, fractA_51_PA, fractA_other_PA} : 53'h0)
+        | {
+            7'h0,
+            _T_904[45:34] | _T_909[45:34] | _T_913[45:34],
+            _T_1021[45:12] | _T_904[33:0] | _T_909[33:0] | _T_913[33:0]
+          } | (cyc_C1_div ? {1'h1, fractB_51_PC, fractB_other_PC} : 53'h0)
+    } | _T_1044;	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:78:30, :83:30, :86:30, :87:30, :88:30, :89:30, :111:30, :115:30, :409:29, :413:30, :426:33, :435:38, :466:29, :542:55, :576:36, :603:{26,43}, :650:{12,51}, :651:{12,25}, :652:12, :653:{19,67}, :655:{12,67}, :656:{12,67}, :657:{12,67}, :658:{12,67}, :702:22, :716:12
   assign io_latchMulAddB_0 = _T_919 | _T_477 | _T_448 | cyc_C6_sqrt | _T_500 | _T_506;	// DivSqrtRecF64_mulAddZ31.scala:430:27, :442:39, :454:35, :457:27, :460:27, :647:16, :662:35
-  assign io_mulAddB_0 = {1'h0, (_T_477 ? {ER1_B_sqrt, 36'h0} : 53'h0) | {1'h0, _T_931[51:46], _GEN_3[45:33],
-                _GEN_3[32:30] | _T_942[32:30], _GEN_3[29:0] | (cyc_C6_sqrt ? sqrSigma1_C[30:1] : 30'h0) |
-                _T_942[29:0]}} | _T_1040;	// DivSqrtRecF64_mulAddZ31.scala:78:30, :128:30, :132:30, :442:39, :454:35, :650:{12,51}, :664:55, :666:{12,36,55}, :667:55, :668:{12,37,55}, :669:{12,55}, :710:11
-  assign io_mulAddC_2 = (_T_454 ? {sigX1_B, 47'h0} : 105'h0) | (cyc_C4_sqrt | _T_504 ? {sigXN_C, 47'h0} : 105'h0) |
-                {1'h0, _T_985[103:56], _T_985[55:54] | (_T_529 & sqrtOp_PC ? (exp_PC[0] ?
-                {fractB_other_PC[0], 1'h0} : {fractB_other_PC[1] ^ fractB_other_PC[0], fractB_other_PC[0]})
-                ^ {~extraT_E, 1'h0} : 2'h0), _T_985[53:0] | (_T_529 & ~sqrtOp_PC & ~E_E_div ? {fractA_0_PC,
-                53'h0} : 54'h0)};	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:78:30, :105:30, :113:30, :114:30, :115:30, :131:30, :133:30, :135:30, :137:30, :365:19, :383:39, :390:16, :433:27, :459:27, :469:30, :479:27, :489:30, :650:12, :688:{12,45}, :689:12, :690:{12,25,45,64}, :691:{12,24,27,49,64}, :692:12, :693:17, :694:29, :695:{29,33}, :696:{16,22}, :773:33
+  assign io_mulAddB_0 =
+    {
+      1'h0,
+      (_T_477 ? {ER1_B_sqrt, 36'h0} : 53'h0)
+        | {
+            1'h0,
+            _T_931[51:46],
+            _GEN_3[45:33],
+            _GEN_3[32:30] | _T_942[32:30],
+            _GEN_3[29:0] | (cyc_C6_sqrt ? sqrSigma1_C[30:1] : 30'h0) | _T_942[29:0]
+          }
+    } | _T_1040;	// DivSqrtRecF64_mulAddZ31.scala:78:30, :128:30, :132:30, :442:39, :454:35, :650:{12,51}, :664:55, :666:{12,36,55}, :667:55, :668:{12,37,55}, :669:{12,55}, :710:11
+  assign io_mulAddC_2 =
+    (_T_454 ? {sigX1_B, 47'h0} : 105'h0)
+    | (cyc_C4_sqrt | _T_504 ? {sigXN_C, 47'h0} : 105'h0)
+    | {
+        1'h0,
+        _T_985[103:56],
+        _T_985[55:54]
+          | (_T_529 & sqrtOp_PC
+               ? (exp_PC[0]
+                    ? {fractB_other_PC[0], 1'h0}
+                    : {fractB_other_PC[1] ^ fractB_other_PC[0], fractB_other_PC[0]})
+                 ^ {~extraT_E, 1'h0}
+               : 2'h0),
+        _T_985[53:0] | (_T_529 & ~sqrtOp_PC & ~E_E_div ? {fractA_0_PC, 53'h0} : 54'h0)
+      };	// Cat.scala:30:58, DivSqrtRecF64_mulAddZ31.scala:78:30, :105:30, :113:30, :114:30, :115:30, :131:30, :133:30, :135:30, :137:30, :365:19, :383:39, :390:16, :433:27, :459:27, :469:30, :479:27, :489:30, :650:12, :688:{12,45}, :689:12, :690:{12,25,45,64}, :691:{12,24,27,49,64}, :692:12, :693:17, :694:29, :695:{29,33}, :696:{16,22}, :773:33
 endmodule
 
 module Mul54(
   input          clock,
                  io_val_s0,
                  io_latch_a_s0,
   input  [53:0]  io_a_s0,
@@ -2607,15 +3308,16 @@
         _RANDOM_10 = `RANDOM;
         val_s1 = _RANDOM_0[0];	// DivSqrtRecF64.scala:96:21
         val_s2 = _RANDOM_0[1];	// DivSqrtRecF64.scala:96:21, :97:21
         reg_a_s1 = {_RANDOM_0[31:2], _RANDOM_1[23:0]};	// DivSqrtRecF64.scala:96:21, :98:23
         reg_b_s1 = {_RANDOM_1[31:24], _RANDOM_2, _RANDOM_3[13:0]};	// DivSqrtRecF64.scala:98:23, :99:23
         reg_a_s2 = {_RANDOM_3[31:14], _RANDOM_4, _RANDOM_5[3:0]};	// DivSqrtRecF64.scala:99:23, :100:23
         reg_b_s2 = {_RANDOM_5[31:4], _RANDOM_6[25:0]};	// DivSqrtRecF64.scala:100:23, :101:23
-        reg_result_s3 = {_RANDOM_6[31:26], _RANDOM_7, _RANDOM_8, _RANDOM_9, _RANDOM_10[2:0]};	// DivSqrtRecF64.scala:101:23, :102:28
+        reg_result_s3 =
+          {_RANDOM_6[31:26], _RANDOM_7, _RANDOM_8, _RANDOM_9, _RANDOM_10[2:0]};	// DivSqrtRecF64.scala:101:23, :102:28
       `endif // RANDOMIZE_REG_INIT
     end // initial
     `ifdef FIRRTL_AFTER_INITIAL
       `FIRRTL_AFTER_INITIAL
     `endif // FIRRTL_AFTER_INITIAL
   `endif // not def SYNTHESIS
   assign io_result_s3 = reg_result_s3;	// DivSqrtRecF64.scala:102:28
@@ -2630,48 +3332,95 @@
   input  [9:0]  io_in_sExp,
   input  [26:0] io_in_sig,
   input  [1:0]  io_roundingMode,
   output [32:0] io_out,
   output [4:0]  io_exceptionFlags);
 
   wire        roundingMode_nearest_even = io_roundingMode == 2'h0;	// RoundRawFNToRecFN.scala:88:54
-  wire        roundMagUp = io_roundingMode == 2'h2 & io_in_sign | (&io_roundingMode) & ~io_in_sign;	// RoundRawFNToRecFN.scala:90:54, :91:54, :94:{27,42,63,66}
+  wire        roundMagUp =
+    io_roundingMode == 2'h2 & io_in_sign | (&io_roundingMode) & ~io_in_sign;	// RoundRawFNToRecFN.scala:90:54, :91:54, :94:{27,42,63,66}
   wire        isNegExp = $signed(io_in_sExp) < 10'sh0;	// RoundRawFNToRecFN.scala:99:32
   wire [8:0]  _T_36 = ~(io_in_sExp[8:0]);	// RoundRawFNToRecFN.scala:103:31, primitives.scala:50:21
   wire [64:0] _GEN = {59'h0, _T_36[5:0]};	// primitives.scala:50:21, :57:26, :68:52
   wire [64:0] _T_45 = $signed(65'sh10000000000000000 >>> _GEN);	// primitives.scala:68:52
   wire [64:0] _T_114 = $signed(65'sh10000000000000000 >>> _GEN);	// primitives.scala:68:52
-  wire [24:0] _T_128 = {25{isNegExp}} | (_T_36[8] ? (_T_36[7] ? {~(_T_36[6] ? 22'h0 : ~{_T_45[42], _T_45[43],
-                _T_45[44], _T_45[45], _T_45[46], _T_45[47], _T_45[48], _T_45[49], _T_45[50], _T_45[51],
-                _T_45[52], _T_45[53], _T_45[54], _T_45[55], _T_45[56], _T_45[57], _T_45[58], _T_45[59],
-                _T_45[60], _T_45[61], _T_45[62], _T_45[63]}), 3'h7} : {22'h0, _T_36[6] ? {_T_114[0],
-                _T_114[1], _T_114[2]} : 3'h0}) : 25'h0) | {24'h0, io_in_sig[26]};	// Bitwise.scala:71:12, :102:{21,46}, :108:{18,44}, Cat.scala:30:58, RoundRawFNToRecFN.scala:98:36, :99:32, :106:19, primitives.scala:50:21, :56:25, :59:20, :61:20, :65:{17,21,36}, :68:52
+  wire [24:0] _T_128 =
+    {25{isNegExp}}
+    | (_T_36[8]
+         ? (_T_36[7]
+              ? {
+                  ~(_T_36[6]
+                      ? 22'h0
+                      : ~{
+                           _T_45[42],
+                           _T_45[43],
+                           _T_45[44],
+                           _T_45[45],
+                           _T_45[46],
+                           _T_45[47],
+                           _T_45[48],
+                           _T_45[49],
+                           _T_45[50],
+                           _T_45[51],
+                           _T_45[52],
+                           _T_45[53],
+                           _T_45[54],
+                           _T_45[55],
+                           _T_45[56],
+                           _T_45[57],
+                           _T_45[58],
+                           _T_45[59],
+                           _T_45[60],
+                           _T_45[61],
+                           _T_45[62],
+                           _T_45[63]
+                         }),
+                  3'h7
+                }
+              : {22'h0, _T_36[6] ? {_T_114[0], _T_114[1], _T_114[2]} : 3'h0})
+         : 25'h0) | {24'h0, io_in_sig[26]};	// Bitwise.scala:71:12, :102:{21,46}, :108:{18,44}, Cat.scala:30:58, RoundRawFNToRecFN.scala:98:36, :99:32, :106:19, primitives.scala:50:21, :56:25, :59:20, :61:20, :65:{17,21,36}, :68:52
   wire [25:0] _GEN_0 = io_in_sig[26:1] & {~isNegExp, ~_T_128} & {_T_128, 1'h1};	// Cat.scala:30:58, RoundRawFNToRecFN.scala:99:32, :106:19, :109:52, :110:24, :111:34, :118:43
   wire [26:0] _T_134 = io_in_sig & {isNegExp, _T_128, 1'h1};	// RoundRawFNToRecFN.scala:99:32, :106:19, :109:52, :112:36, :118:43
   wire        anyRound = (|_GEN_0) | (|_T_134);	// RoundRawFNToRecFN.scala:111:{34,50}, :112:{36,56}, :113:32
   wire        _T_143 = roundingMode_nearest_even & (|_GEN_0);	// RoundRawFNToRecFN.scala:88:54, :111:{34,50}, :116:40
-  wire [25:0] roundedSig = _T_143 | roundMagUp & anyRound ? {1'h0, io_in_sig[26:2] | _T_128} + 26'h1 & ~(_T_143 &
-                ~(|_T_134) ? {_T_128, 1'h1} : 26'h0) : {1'h0, io_in_sig[26:2] & ~_T_128};	// RoundRawFNToRecFN.scala:94:42, :106:19, :110:24, :112:{36,56}, :113:32, :116:{12,40,56}, :117:29, :118:{26,43,55}, :119:{17,21,63}, :120:26, :121:31, :124:24
+  wire [25:0] roundedSig =
+    _T_143 | roundMagUp & anyRound
+      ? {1'h0, io_in_sig[26:2] | _T_128} + 26'h1
+        & ~(_T_143 & ~(|_T_134) ? {_T_128, 1'h1} : 26'h0)
+      : {1'h0, io_in_sig[26:2] & ~_T_128};	// RoundRawFNToRecFN.scala:94:42, :106:19, :110:24, :112:{36,56}, :113:32, :116:{12,40,56}, :117:29, :118:{26,43,55}, :119:{17,21,63}, :120:26, :121:31, :124:24
   wire [10:0] sRoundedExp = {io_in_sExp[9], io_in_sExp} + {9'h0, roundedSig[25:24]};	// RoundRawFNToRecFN.scala:116:12, :127:{34,48}, :163:18
   wire        common_totalUnderflow = $signed(sRoundedExp) < 11'sh6B;	// RoundRawFNToRecFN.scala:127:34, :138:46
   wire        isNaNOut = io_invalidExc | io_in_isNaN;	// RoundRawFNToRecFN.scala:147:34
   wire        commonCase = ~isNaNOut & ~io_in_isInf & ~io_in_isZero;	// RoundRawFNToRecFN.scala:147:34, :149:{22,36,61,64}
   wire        overflow = commonCase & $signed(sRoundedExp[10:7]) > 4'sh2;	// RoundRawFNToRecFN.scala:127:34, :136:{39,56}, :149:61, :150:32
   wire        overflow_roundMagUp = roundingMode_nearest_even | roundMagUp;	// RoundRawFNToRecFN.scala:88:54, :94:42, :154:57
   wire        pegMinNonzeroMagOut = commonCase & common_totalUnderflow & roundMagUp;	// RoundRawFNToRecFN.scala:94:42, :138:46, :149:61, :155:67
   wire        pegMaxFiniteMagOut = commonCase & overflow & ~overflow_roundMagUp;	// RoundRawFNToRecFN.scala:149:61, :150:32, :154:57, :156:{53,56}
   wire        notNaN_isInfOut = io_in_isInf | overflow & overflow_roundMagUp;	// RoundRawFNToRecFN.scala:150:32, :154:57, :158:{32,45}
-  assign io_out = {~isNaNOut & io_in_sign, sRoundedExp[8:0] & ~(io_in_isZero | common_totalUnderflow ? 9'h1C0
-                : 9'h0) & ~(pegMinNonzeroMagOut ? 9'h194 : 9'h0) & {1'h1, ~pegMaxFiniteMagOut, 7'h7F} &
-                {2'h3, ~notNaN_isInfOut, 6'h3F} | (pegMinNonzeroMagOut ? 9'h6B : 9'h0) |
-                (pegMaxFiniteMagOut ? 9'h17F : 9'h0) | (notNaN_isInfOut ? 9'h180 : 9'h0) | (isNaNOut ?
-                9'h1C0 : 9'h0), (common_totalUnderflow | isNaNOut ? {isNaNOut, 22'h0} : io_in_sig[26] ?
-                roundedSig[23:1] : roundedSig[22:0]) | {23{pegMaxFiniteMagOut}}};	// Bitwise.scala:71:12, Cat.scala:30:58, RoundRawFNToRecFN.scala:91:54, :98:36, :116:12, :118:43, :127:34, :129:36, :131:12, :132:23, :133:23, :138:46, :147:34, :155:67, :156:53, :158:32, :160:22, :163:{14,18,32}, :167:{14,18}, :168:19, :171:{14,18}, :174:17, :175:{14,18}, :179:16, :183:16, :187:{16,71}, :188:16, :190:{12,35}, :191:16, :193:11, primitives.scala:65:21
-  assign io_exceptionFlags = {io_invalidExc, 1'h0, overflow, commonCase & anyRound & $signed(io_in_sExp) <
-                $signed({1'h0, io_in_sig[26] ? 9'h81 : 9'h82}), overflow | commonCase & anyRound};	// Cat.scala:30:58, RoundRawFNToRecFN.scala:98:36, :113:32, :141:25, :142:21, :149:61, :150:32, :151:32, :152:{28,43}
+  assign io_out =
+    {
+      ~isNaNOut & io_in_sign,
+      sRoundedExp[8:0] & ~(io_in_isZero | common_totalUnderflow ? 9'h1C0 : 9'h0)
+        & ~(pegMinNonzeroMagOut ? 9'h194 : 9'h0) & {1'h1, ~pegMaxFiniteMagOut, 7'h7F}
+        & {2'h3, ~notNaN_isInfOut, 6'h3F} | (pegMinNonzeroMagOut ? 9'h6B : 9'h0)
+        | (pegMaxFiniteMagOut ? 9'h17F : 9'h0) | (notNaN_isInfOut ? 9'h180 : 9'h0)
+        | (isNaNOut ? 9'h1C0 : 9'h0),
+      (common_totalUnderflow | isNaNOut
+         ? {isNaNOut, 22'h0}
+         : io_in_sig[26] ? roundedSig[23:1] : roundedSig[22:0]) | {23{pegMaxFiniteMagOut}}
+    };	// Bitwise.scala:71:12, Cat.scala:30:58, RoundRawFNToRecFN.scala:91:54, :98:36, :116:12, :118:43, :127:34, :129:36, :131:12, :132:23, :133:23, :138:46, :147:34, :155:67, :156:53, :158:32, :160:22, :163:{14,18,32}, :167:{14,18}, :168:19, :171:{14,18}, :174:17, :175:{14,18}, :179:16, :183:16, :187:{16,71}, :188:16, :190:{12,35}, :191:16, :193:11, primitives.scala:65:21
+  assign io_exceptionFlags =
+    {
+      io_invalidExc,
+      1'h0,
+      overflow,
+      commonCase & anyRound
+        & $signed(io_in_sExp) < $signed({1'h0, io_in_sig[26] ? 9'h81 : 9'h82}),
+      overflow | commonCase & anyRound
+    };	// Cat.scala:30:58, RoundRawFNToRecFN.scala:98:36, :113:32, :141:25, :142:21, :149:61, :150:32, :151:32, :152:{28,43}
 endmodule
 
 module MulAddRecFN_preMul(
   input  [1:0]  io_op,
   input  [32:0] io_a,
                 io_b,
                 io_c,
@@ -2696,41 +3445,74 @@
   output [10:0] io_toPostMul_sExpSum,
   output [1:0]  io_toPostMul_roundingMode);
 
   wire        opSignC = io_c[32] ^ io_op[0];	// MulAddRecFN.scala:114:{23,45,52}
   wire [23:0] sigC = {|(io_c[31:29]), io_c[22:0]};	// Cat.scala:30:58, MulAddRecFN.scala:116:22, :117:{24,49}
   wire        signProd = io_a[32] ^ io_b[32] ^ io_op[1];	// MulAddRecFN.scala:102:22, :108:22, :122:{34,41}
   wire        isZeroProd = ~(|(io_a[31:29])) | ~(|(io_b[31:29]));	// MulAddRecFN.scala:105:{24,49}, :111:{24,49}, :123:30
-  wire [10:0] sExpAlignedProd = {2'h0, io_a[31:23]} + {{3{~(io_b[31])}}, io_b[30:23]} + 11'h1B;	// Bitwise.scala:71:12, MulAddRecFN.scala:103:22, :125:{14,28,34,51,70}, :148:22
+  wire [10:0] sExpAlignedProd =
+    {2'h0, io_a[31:23]} + {{3{~(io_b[31])}}, io_b[30:23]} + 11'h1B;	// Bitwise.scala:71:12, MulAddRecFN.scala:103:22, :125:{14,28,34,51,70}, :148:22
   wire        doSubMags = signProd ^ opSignC;	// MulAddRecFN.scala:114:45, :122:34, :130:30
   wire [10:0] _GEN = {2'h0, io_c[31:23]};	// MulAddRecFN.scala:115:22, :132:42, :148:22
   wire [10:0] _GEN_0 = sExpAlignedProd - _GEN;	// MulAddRecFN.scala:125:70, :132:42
   wire        CAlignDist_floor = isZeroProd | _GEN_0[10];	// MulAddRecFN.scala:123:30, :132:42, :133:{39,56}
-  wire [6:0]  CAlignDist = CAlignDist_floor ? 7'h0 : _GEN_0[9:0] < 10'h4A ? _GEN_0[6:0] : 7'h4A;	// MulAddRecFN.scala:132:42, :133:39, :135:44, :141:12, :143:{16,49}, :144:31
+  wire [6:0]  CAlignDist =
+    CAlignDist_floor ? 7'h0 : _GEN_0[9:0] < 10'h4A ? _GEN_0[6:0] : 7'h4A;	// MulAddRecFN.scala:132:42, :133:39, :135:44, :141:12, :143:{16,49}, :144:31
   wire [64:0] _T_145 = $signed(65'sh10000000000000000 >>> CAlignDist[5:0]);	// MulAddRecFN.scala:141:12, primitives.scala:57:26, :68:52
-  wire [74:0] _T_204 = $signed($signed({doSubMags, {24{doSubMags}} ^ sigC, {50{doSubMags}}}) >>> CAlignDist);	// Bitwise.scala:71:12, Cat.scala:30:58, MulAddRecFN.scala:130:30, :141:12, :151:22, :154:70
+  wire [74:0] _T_204 =
+    $signed($signed({doSubMags, {24{doSubMags}} ^ sigC, {50{doSubMags}}}) >>> CAlignDist);	// Bitwise.scala:71:12, Cat.scala:30:58, MulAddRecFN.scala:130:30, :141:12, :151:22, :154:70
   assign io_mulAddA = {|(io_a[31:29]), io_a[22:0]};	// Cat.scala:30:58, MulAddRecFN.scala:104:22, :105:{24,49}
   assign io_mulAddB = {|(io_b[31:29]), io_b[22:0]};	// Cat.scala:30:58, MulAddRecFN.scala:110:22, :111:{24,49}
   assign io_mulAddC = _T_204[47:0];	// MulAddRecFN.scala:154:70, :161:33
   assign io_toPostMul_highExpA = io_a[31:29];	// MulAddRecFN.scala:105:24
   assign io_toPostMul_isNaN_isQuietNaNA = io_a[22];	// MulAddRecFN.scala:164:46
   assign io_toPostMul_highExpB = io_b[31:29];	// MulAddRecFN.scala:111:24
   assign io_toPostMul_isNaN_isQuietNaNB = io_b[22];	// MulAddRecFN.scala:166:46
   assign io_toPostMul_signProd = signProd;	// MulAddRecFN.scala:122:34
   assign io_toPostMul_isZeroProd = isZeroProd;	// MulAddRecFN.scala:123:30
   assign io_toPostMul_opSignC = opSignC;	// MulAddRecFN.scala:114:45
   assign io_toPostMul_highExpC = io_c[31:29];	// MulAddRecFN.scala:117:24
   assign io_toPostMul_isNaN_isQuietNaNC = io_c[22];	// MulAddRecFN.scala:171:46
-  assign io_toPostMul_isCDominant = (|(io_c[31:29])) & (CAlignDist_floor | _GEN_0[9:0] < 10'h19);	// MulAddRecFN.scala:117:{24,49}, :132:42, :133:39, :135:44, :137:19, :138:31, :139:51
+  assign io_toPostMul_isCDominant =
+    (|(io_c[31:29])) & (CAlignDist_floor | _GEN_0[9:0] < 10'h19);	// MulAddRecFN.scala:117:{24,49}, :132:42, :133:39, :135:44, :137:19, :138:31, :139:51
   assign io_toPostMul_CAlignDist_0 = CAlignDist_floor | _GEN_0[9:0] == 10'h0;	// MulAddRecFN.scala:132:42, :133:39, :135:{26,44,62}
   assign io_toPostMul_CAlignDist = CAlignDist;	// MulAddRecFN.scala:141:12
-  assign io_toPostMul_bit0AlignedNegSigC = (|(sigC & (CAlignDist[6] ? {_T_145[54], _T_145[55], _T_145[56], _T_145[57], _T_145[58],
-                _T_145[59], _T_145[60], _T_145[61], _T_145[62], _T_145[63], 14'h3FFF} : {10'h0, _T_145[0],
-                _T_145[1], _T_145[2], _T_145[3], _T_145[4], _T_145[5], _T_145[6], _T_145[7], _T_145[8],
-                _T_145[9], _T_145[10], _T_145[11], _T_145[12], _T_145[13]}))) ^ doSubMags;	// Bitwise.scala:102:{21,46}, :108:{18,44}, Cat.scala:30:58, MulAddRecFN.scala:130:30, :135:62, :141:12, :156:{19,33,37}, primitives.scala:56:25, :61:20, :68:52
+  assign io_toPostMul_bit0AlignedNegSigC =
+    (|(sigC
+       & (CAlignDist[6]
+            ? {
+                _T_145[54],
+                _T_145[55],
+                _T_145[56],
+                _T_145[57],
+                _T_145[58],
+                _T_145[59],
+                _T_145[60],
+                _T_145[61],
+                _T_145[62],
+                _T_145[63],
+                14'h3FFF
+              }
+            : {
+                10'h0,
+                _T_145[0],
+                _T_145[1],
+                _T_145[2],
+                _T_145[3],
+                _T_145[4],
+                _T_145[5],
+                _T_145[6],
+                _T_145[7],
+                _T_145[8],
+                _T_145[9],
+                _T_145[10],
+                _T_145[11],
+                _T_145[12],
+                _T_145[13]
+              }))) ^ doSubMags;	// Bitwise.scala:102:{21,46}, :108:{18,44}, Cat.scala:30:58, MulAddRecFN.scala:130:30, :135:62, :141:12, :156:{19,33,37}, primitives.scala:56:25, :61:20, :68:52
   assign io_toPostMul_highAlignedNegSigC = _T_204[73:48];	// MulAddRecFN.scala:154:70, :177:23
   assign io_toPostMul_sExpSum = CAlignDist_floor ? _GEN : sExpAlignedProd;	// MulAddRecFN.scala:125:70, :132:42, :133:39, :148:22
   assign io_toPostMul_roundingMode = io_roundingMode;
 endmodule
 
 module MulAddRecFN_postMul(
   input  [2:0]  io_fromPreMul_highExpA,
@@ -2758,114 +3540,283 @@
   wire        isInfB = (&(io_fromPreMul_highExpB[2:1])) & ~(io_fromPreMul_highExpB[0]);	// MulAddRecFN.scala:214:{45,52}, :215:{29,32,56}
   wire        isNaNB = (&(io_fromPreMul_highExpB[2:1])) & io_fromPreMul_highExpB[0];	// MulAddRecFN.scala:214:{45,52}, :215:56, :216:29
   wire        isInfC = (&(io_fromPreMul_highExpC[2:1])) & ~(io_fromPreMul_highExpC[0]);	// MulAddRecFN.scala:220:{45,52}, :221:{29,32,56}
   wire        isNaNC = (&(io_fromPreMul_highExpC[2:1])) & io_fromPreMul_highExpC[0];	// MulAddRecFN.scala:220:{45,52}, :221:56, :222:29
   wire        roundingMode_nearest_even = io_fromPreMul_roundingMode == 2'h0;	// MulAddRecFN.scala:226:37
   wire        roundingMode_min = io_fromPreMul_roundingMode == 2'h2;	// MulAddRecFN.scala:228:59
   wire        doSubMags = io_fromPreMul_signProd ^ io_fromPreMul_opSignC;	// MulAddRecFN.scala:232:44
-  wire [25:0] _T_75 = io_mulAddResult[48] ? io_fromPreMul_highAlignedNegSigC + 26'h1 :
-                io_fromPreMul_highAlignedNegSigC;	// MulAddRecFN.scala:237:{16,32}, :238:50
-  wire [48:0] _GEN = {_T_75[1:0], io_mulAddResult[47:1]} ^ {_T_75[0], io_mulAddResult[47:0]};	// MulAddRecFN.scala:191:{32,41}, :237:16, :241:28, :248:38
-  wire [6:0]  estNormNeg_dist = 7'h49 - {1'h0, |(_GEN[48:31]), (|(_GEN[48:31])) ? {|(_GEN[48:47]), (|(_GEN[48:47])) ?
-                {3'h0, _GEN[48]} : {|(_GEN[46:39]), (|(_GEN[46:39])) ? {|(_GEN[46:43]), (|(_GEN[46:43])) ?
-                (_GEN[46] ? 2'h3 : _GEN[45] ? 2'h2 : {1'h0, _GEN[44]}) : _GEN[42] ? 2'h3 : _GEN[41] ? 2'h2
-                : {1'h0, _GEN[40]}} : {|(_GEN[38:35]), (|(_GEN[38:35])) ? (_GEN[38] ? 2'h3 : _GEN[37] ?
-                2'h2 : {1'h0, _GEN[36]}) : _GEN[34] ? 2'h3 : _GEN[33] ? 2'h2 : {1'h0, _GEN[32]}}}} :
-                {|(_GEN[30:15]), (|(_GEN[30:15])) ? {|(_GEN[30:23]), (|(_GEN[30:23])) ? {|(_GEN[30:27]),
-                (|(_GEN[30:27])) ? (_GEN[30] ? 2'h3 : _GEN[29] ? 2'h2 : {1'h0, _GEN[28]}) : _GEN[26] ? 2'h3
-                : _GEN[25] ? 2'h2 : {1'h0, _GEN[24]}} : {|(_GEN[22:19]), (|(_GEN[22:19])) ? (_GEN[22] ?
-                2'h3 : _GEN[21] ? 2'h2 : {1'h0, _GEN[20]}) : _GEN[18] ? 2'h3 : _GEN[17] ? 2'h2 : {1'h0,
-                _GEN[16]}}} : {|(_GEN[14:7]), (|(_GEN[14:7])) ? {|(_GEN[14:11]), (|(_GEN[14:11])) ?
-                (_GEN[14] ? 2'h3 : _GEN[13] ? 2'h2 : {1'h0, _GEN[12]}) : _GEN[10] ? 2'h3 : _GEN[9] ? 2'h2 :
-                {1'h0, _GEN[8]}} : {|(_GEN[6:3]), (|(_GEN[6:3])) ? (_GEN[6] ? 2'h3 : _GEN[5] ? 2'h2 :
-                {1'h0, _GEN[4]}) : _GEN[2] ? 2'h3 : _GEN[1] ? 2'h2 : {1'h0, _GEN[0]}}}}};	// Cat.scala:30:58, CircuitMath.scala:30:8, :32:{10,12}, :35:17, :37:22, :38:21, MulAddRecFN.scala:191:32, :207:46, :208:52, :228:59, primitives.scala:79:25
+  wire [25:0] _T_75 =
+    io_mulAddResult[48]
+      ? io_fromPreMul_highAlignedNegSigC + 26'h1
+      : io_fromPreMul_highAlignedNegSigC;	// MulAddRecFN.scala:237:{16,32}, :238:50
+  wire [48:0] _GEN =
+    {_T_75[1:0], io_mulAddResult[47:1]} ^ {_T_75[0], io_mulAddResult[47:0]};	// MulAddRecFN.scala:191:{32,41}, :237:16, :241:28, :248:38
+  wire [6:0]  estNormNeg_dist =
+    7'h49
+    - {
+        1'h0,
+        |(_GEN[48:31]),
+        (|(_GEN[48:31]))
+          ? {
+              |(_GEN[48:47]),
+              (|(_GEN[48:47]))
+                ? {3'h0, _GEN[48]}
+                : {
+                    |(_GEN[46:39]),
+                    (|(_GEN[46:39]))
+                      ? {
+                          |(_GEN[46:43]),
+                          (|(_GEN[46:43]))
+                            ? (_GEN[46] ? 2'h3 : _GEN[45] ? 2'h2 : {1'h0, _GEN[44]})
+                            : _GEN[42] ? 2'h3 : _GEN[41] ? 2'h2 : {1'h0, _GEN[40]}
+                        }
+                      : {
+                          |(_GEN[38:35]),
+                          (|(_GEN[38:35]))
+                            ? (_GEN[38] ? 2'h3 : _GEN[37] ? 2'h2 : {1'h0, _GEN[36]})
+                            : _GEN[34] ? 2'h3 : _GEN[33] ? 2'h2 : {1'h0, _GEN[32]}
+                        }
+                  }
+            }
+          : {
+              |(_GEN[30:15]),
+              (|(_GEN[30:15]))
+                ? {
+                    |(_GEN[30:23]),
+                    (|(_GEN[30:23]))
+                      ? {
+                          |(_GEN[30:27]),
+                          (|(_GEN[30:27]))
+                            ? (_GEN[30] ? 2'h3 : _GEN[29] ? 2'h2 : {1'h0, _GEN[28]})
+                            : _GEN[26] ? 2'h3 : _GEN[25] ? 2'h2 : {1'h0, _GEN[24]}
+                        }
+                      : {
+                          |(_GEN[22:19]),
+                          (|(_GEN[22:19]))
+                            ? (_GEN[22] ? 2'h3 : _GEN[21] ? 2'h2 : {1'h0, _GEN[20]})
+                            : _GEN[18] ? 2'h3 : _GEN[17] ? 2'h2 : {1'h0, _GEN[16]}
+                        }
+                  }
+                : {
+                    |(_GEN[14:7]),
+                    (|(_GEN[14:7]))
+                      ? {
+                          |(_GEN[14:11]),
+                          (|(_GEN[14:11]))
+                            ? (_GEN[14] ? 2'h3 : _GEN[13] ? 2'h2 : {1'h0, _GEN[12]})
+                            : _GEN[10] ? 2'h3 : _GEN[9] ? 2'h2 : {1'h0, _GEN[8]}
+                        }
+                      : {
+                          |(_GEN[6:3]),
+                          (|(_GEN[6:3]))
+                            ? (_GEN[6] ? 2'h3 : _GEN[5] ? 2'h2 : {1'h0, _GEN[4]})
+                            : _GEN[2] ? 2'h3 : _GEN[1] ? 2'h2 : {1'h0, _GEN[0]}
+                        }
+                  }
+            }
+      };	// Cat.scala:30:58, CircuitMath.scala:30:8, :32:{10,12}, :35:17, :37:22, :38:21, MulAddRecFN.scala:191:32, :207:46, :208:52, :228:59, primitives.scala:79:25
   wire [17:0] _T_248 = {io_mulAddResult[16:0], io_fromPreMul_bit0AlignedNegSigC};	// MulAddRecFN.scala:255:19
-  wire [74:0] complSigSum = ~{_T_75, io_mulAddResult[47:0], io_fromPreMul_bit0AlignedNegSigC};	// Cat.scala:30:58, MulAddRecFN.scala:237:16, :241:28, :257:23
-  wire [6:0]  CDom_estNormDist = io_fromPreMul_CAlignDist_0 | doSubMags ? io_fromPreMul_CAlignDist : {2'h0,
-                io_fromPreMul_CAlignDist[4:0] - 5'h1};	// MulAddRecFN.scala:226:37, :232:44, :266:{12,40}, :268:39
-  wire [41:0] CDom_firstNormAbsSigSum = (doSubMags | CDom_estNormDist[4] ? 42'h0 : {_T_75, io_mulAddResult[47:33],
-                |{|(io_mulAddResult[32:17]), |_T_248}}) | (~doSubMags & CDom_estNormDist[4] ? {_T_75[9:0],
-                io_mulAddResult[47:17], |_T_248} : 42'h0) | (doSubMags & ~(CDom_estNormDist[4]) ?
-                {complSigSum[74:34], |{|(complSigSum[33:18]), |(complSigSum[17:0])}} : 42'h0) | (doSubMags
-                & CDom_estNormDist[4] ? {complSigSum[58:18], |(complSigSum[17:0])} : 42'h0);	// Cat.scala:30:58, MulAddRecFN.scala:232:44, :237:16, :252:19, :254:15, :255:{19,57}, :257:23, :259:24, :261:15, :262:{24,62}, :266:12, :271:{12,13,46}, :272:23, :273:35, :277:{12,25}, :278:23, :286:{12,23,26}, :287:28, :288:40, :291:11, :292:{12,23}, :293:28
-  wire [6:0]  estNormDist = io_fromPreMul_isCDominant ? CDom_estNormDist : estNormNeg_dist;	// MulAddRecFN.scala:266:12, :399:12, primitives.scala:79:25
-  wire [42:0] cFirstNormAbsSigSum = _T_75[2] ? (io_fromPreMul_isCDominant ? {1'h0, CDom_firstNormAbsSigSum} :
-                estNormNeg_dist[5] ? (estNormNeg_dist[4] ? {complSigSum[27:1], 16'h0} : {1'h0,
-                complSigSum[42:1]}) : estNormNeg_dist[4] ? {10'h0, complSigSum[49:18],
-                |(complSigSum[17:0])} : {complSigSum[11:1], 32'h0}) : {1'h0, io_fromPreMul_isCDominant ?
-                CDom_firstNormAbsSigSum : estNormNeg_dist[5] ? (estNormNeg_dist[4] ?
-                {io_mulAddResult[25:0], {16{doSubMags}}} : io_mulAddResult[41:0]) : estNormNeg_dist[4] ?
-                {8'h0, _T_75[1:0], io_mulAddResult[47:17], doSubMags ? ~(|(complSigSum[17:0])) : (|_T_248)}
-                : {io_mulAddResult[9:0], {32{doSubMags}}}};	// Bitwise.scala:71:12, Cat.scala:30:58, CircuitMath.scala:37:22, MulAddRecFN.scala:207:46, :232:44, :237:16, :248:38, :255:{19,57}, :257:23, :262:{24,62}, :278:23, :291:11, :309:20, :310:21, :314:24, :338:{12,28}, :339:{17,33}, :340:28, :345:17, :347:28, :360:28, :363:29, :379:12, :380:17, :381:{29,64}, :385:17, :387:{29,64}, :392:36, :407:12, :408:16, :412:16, primitives.scala:79:25
+  wire [74:0] complSigSum =
+    ~{_T_75, io_mulAddResult[47:0], io_fromPreMul_bit0AlignedNegSigC};	// Cat.scala:30:58, MulAddRecFN.scala:237:16, :241:28, :257:23
+  wire [6:0]  CDom_estNormDist =
+    io_fromPreMul_CAlignDist_0 | doSubMags
+      ? io_fromPreMul_CAlignDist
+      : {2'h0, io_fromPreMul_CAlignDist[4:0] - 5'h1};	// MulAddRecFN.scala:226:37, :232:44, :266:{12,40}, :268:39
+  wire [41:0] CDom_firstNormAbsSigSum =
+    (doSubMags | CDom_estNormDist[4]
+       ? 42'h0
+       : {_T_75, io_mulAddResult[47:33], |{|(io_mulAddResult[32:17]), |_T_248}})
+    | (~doSubMags & CDom_estNormDist[4]
+         ? {_T_75[9:0], io_mulAddResult[47:17], |_T_248}
+         : 42'h0)
+    | (doSubMags & ~(CDom_estNormDist[4])
+         ? {complSigSum[74:34], |{|(complSigSum[33:18]), |(complSigSum[17:0])}}
+         : 42'h0)
+    | (doSubMags & CDom_estNormDist[4]
+         ? {complSigSum[58:18], |(complSigSum[17:0])}
+         : 42'h0);	// Cat.scala:30:58, MulAddRecFN.scala:232:44, :237:16, :252:19, :254:15, :255:{19,57}, :257:23, :259:24, :261:15, :262:{24,62}, :266:12, :271:{12,13,46}, :272:23, :273:35, :277:{12,25}, :278:23, :286:{12,23,26}, :287:28, :288:40, :291:11, :292:{12,23}, :293:28
+  wire [6:0]  estNormDist =
+    io_fromPreMul_isCDominant ? CDom_estNormDist : estNormNeg_dist;	// MulAddRecFN.scala:266:12, :399:12, primitives.scala:79:25
+  wire [42:0] cFirstNormAbsSigSum =
+    _T_75[2]
+      ? (io_fromPreMul_isCDominant
+           ? {1'h0, CDom_firstNormAbsSigSum}
+           : estNormNeg_dist[5]
+               ? (estNormNeg_dist[4]
+                    ? {complSigSum[27:1], 16'h0}
+                    : {1'h0, complSigSum[42:1]})
+               : estNormNeg_dist[4]
+                   ? {10'h0, complSigSum[49:18], |(complSigSum[17:0])}
+                   : {complSigSum[11:1], 32'h0})
+      : {
+          1'h0,
+          io_fromPreMul_isCDominant
+            ? CDom_firstNormAbsSigSum
+            : estNormNeg_dist[5]
+                ? (estNormNeg_dist[4]
+                     ? {io_mulAddResult[25:0], {16{doSubMags}}}
+                     : io_mulAddResult[41:0])
+                : estNormNeg_dist[4]
+                    ? {
+                        8'h0,
+                        _T_75[1:0],
+                        io_mulAddResult[47:17],
+                        doSubMags ? ~(|(complSigSum[17:0])) : (|_T_248)
+                      }
+                    : {io_mulAddResult[9:0], {32{doSubMags}}}
+        };	// Bitwise.scala:71:12, Cat.scala:30:58, CircuitMath.scala:37:22, MulAddRecFN.scala:207:46, :232:44, :237:16, :248:38, :255:{19,57}, :257:23, :262:{24,62}, :278:23, :291:11, :309:20, :310:21, :314:24, :338:{12,28}, :339:{17,33}, :340:28, :345:17, :347:28, :360:28, :363:29, :379:12, :380:17, :381:{29,64}, :385:17, :387:{29,64}, :392:36, :407:12, :408:16, :412:16, primitives.scala:79:25
   wire        doIncrSig = ~io_fromPreMul_isCDominant & ~(_T_75[2]) & doSubMags;	// MulAddRecFN.scala:232:44, :237:16, :392:36, :418:{9,40,61}
   wire [16:0] _T_353 = $signed(17'sh10000 >>> ~(estNormDist[3:0]));	// MulAddRecFN.scala:399:12, :419:36, :420:28, primitives.scala:68:52
-  wire [15:0] absSigSumExtraMask = {_T_353[1], _T_353[2], _T_353[3], _T_353[4], _T_353[5], _T_353[6], _T_353[7], _T_353[8],
-                _T_353[9], _T_353[10], _T_353[11], _T_353[12], _T_353[13], _T_353[14], _T_353[15], 1'h1};	// Bitwise.scala:102:{21,46}, :108:{18,44}, Cat.scala:30:58, MulAddRecFN.scala:231:35, primitives.scala:68:52
+  wire [15:0] absSigSumExtraMask =
+    {
+      _T_353[1],
+      _T_353[2],
+      _T_353[3],
+      _T_353[4],
+      _T_353[5],
+      _T_353[6],
+      _T_353[7],
+      _T_353[8],
+      _T_353[9],
+      _T_353[10],
+      _T_353[11],
+      _T_353[12],
+      _T_353[13],
+      _T_353[14],
+      _T_353[15],
+      1'h1
+    };	// Bitwise.scala:102:{21,46}, :108:{18,44}, Cat.scala:30:58, MulAddRecFN.scala:231:35, primitives.scala:68:52
   wire [41:0] _T_409 = cFirstNormAbsSigSum[42:1] >> ~(estNormDist[3:0]);	// MulAddRecFN.scala:399:12, :407:12, :419:36, :420:28, :424:{32,65}
   wire        sigX3Shift1 = _T_409[26:25] == 2'h0;	// MulAddRecFN.scala:226:37, :424:65, :436:{29,58}
   wire [10:0] sExpX3 = io_fromPreMul_sExpSum - {4'h0, estNormDist};	// MulAddRecFN.scala:399:12, :437:40, primitives.scala:59:20
-  wire        signY = (|(_T_409[26:24])) ? io_fromPreMul_signProd ^ (io_fromPreMul_isCDominant ? doSubMags &
-                (|io_fromPreMul_highExpC) : _T_75[2]) : roundingMode_min;	// MulAddRecFN.scala:219:46, :228:59, :232:44, :237:16, :392:36, :394:12, :395:23, :424:65, :439:{25,54}, :442:12, :444:36
+  wire        signY =
+    (|(_T_409[26:24]))
+      ? io_fromPreMul_signProd
+        ^ (io_fromPreMul_isCDominant ? doSubMags & (|io_fromPreMul_highExpC) : _T_75[2])
+      : roundingMode_min;	// MulAddRecFN.scala:219:46, :228:59, :232:44, :237:16, :392:36, :394:12, :395:23, :424:65, :439:{25,54}, :442:12, :444:36
   wire [9:0]  _T_433 = ~(sExpX3[9:0]);	// MulAddRecFN.scala:437:40, :446:27, primitives.scala:50:21
   wire [64:0] _GEN_0 = {59'h0, _T_433[5:0]};	// primitives.scala:50:21, :57:26, :68:52
   wire [64:0] _T_444 = $signed(65'sh10000000000000000 >>> _GEN_0);	// primitives.scala:68:52
   wire [64:0] _T_510 = $signed(65'sh10000000000000000 >>> _GEN_0);	// primitives.scala:68:52
-  wire [26:0] roundMask = {27{sExpX3[10]}} | {(_T_433[9] & _T_433[8] ? (_T_433[7] ? {~(_T_433[6] ? 21'h0 :
-                ~{_T_444[43], _T_444[44], _T_444[45], _T_444[46], _T_444[47], _T_444[48], _T_444[49],
-                _T_444[50], _T_444[51], _T_444[52], _T_444[53], _T_444[54], _T_444[55], _T_444[56],
-                _T_444[57], _T_444[58], _T_444[59], _T_444[60], _T_444[61], _T_444[62], _T_444[63]}), 4'hF}
-                : {21'h0, _T_433[6] ? {_T_510[0], _T_510[1], _T_510[2], _T_510[3]} : 4'h0}) : 25'h0) |
-                {24'h0, _T_409[25]}, 2'h3};	// Bitwise.scala:71:12, :101:47, :102:{21,46}, :108:{18,44}, Cat.scala:30:58, MulAddRecFN.scala:208:52, :424:65, :437:40, :448:{34,50}, :449:75, :450:26, primitives.scala:50:21, :56:25, :59:20, :61:20, :65:{17,21,36}, :68:52
-  wire [25:0] _GEN_1 = {_T_409[24:0], doIncrSig ? (~(cFirstNormAbsSigSum[15:0]) & absSigSumExtraMask) == 16'h0 :
-                (|(cFirstNormAbsSigSum[15:0] & absSigSumExtraMask))};	// Bitwise.scala:71:12, Cat.scala:30:58, MulAddRecFN.scala:407:12, :418:61, :424:65, :426:16, :427:{19,39,62}, :428:43, :430:61, :431:43, :434:10
+  wire [26:0] roundMask =
+    {27{sExpX3[10]}}
+    | {
+        (_T_433[9] & _T_433[8]
+           ? (_T_433[7]
+                ? {
+                    ~(_T_433[6]
+                        ? 21'h0
+                        : ~{
+                             _T_444[43],
+                             _T_444[44],
+                             _T_444[45],
+                             _T_444[46],
+                             _T_444[47],
+                             _T_444[48],
+                             _T_444[49],
+                             _T_444[50],
+                             _T_444[51],
+                             _T_444[52],
+                             _T_444[53],
+                             _T_444[54],
+                             _T_444[55],
+                             _T_444[56],
+                             _T_444[57],
+                             _T_444[58],
+                             _T_444[59],
+                             _T_444[60],
+                             _T_444[61],
+                             _T_444[62],
+                             _T_444[63]
+                           }),
+                    4'hF
+                  }
+                : {
+                    21'h0,
+                    _T_433[6] ? {_T_510[0], _T_510[1], _T_510[2], _T_510[3]} : 4'h0
+                  })
+           : 25'h0) | {24'h0, _T_409[25]},
+        2'h3
+      };	// Bitwise.scala:71:12, :101:47, :102:{21,46}, :108:{18,44}, Cat.scala:30:58, MulAddRecFN.scala:208:52, :424:65, :437:40, :448:{34,50}, :449:75, :450:26, primitives.scala:50:21, :56:25, :59:20, :61:20, :65:{17,21,36}, :68:52
+  wire [25:0] _GEN_1 =
+    {
+      _T_409[24:0],
+      doIncrSig
+        ? (~(cFirstNormAbsSigSum[15:0]) & absSigSumExtraMask) == 16'h0
+        : (|(cFirstNormAbsSigSum[15:0] & absSigSumExtraMask))
+    };	// Bitwise.scala:71:12, Cat.scala:30:58, MulAddRecFN.scala:407:12, :418:61, :424:65, :426:16, :427:{19,39,62}, :428:43, :430:61, :431:43, :434:10
   wire [25:0] _GEN_2 = _GEN_1 & ~(roundMask[26:1]) & roundMask[25:0];	// MulAddRecFN.scala:434:10, :448:50, :454:{24,35}, :455:30
   wire [25:0] _GEN_3 = _GEN_1 & roundMask[26:1];	// MulAddRecFN.scala:434:10, :448:50, :454:35, :456:34
   wire        allRoundExtra = (~_GEN_1 & roundMask[26:1]) == 26'h0;	// MulAddRecFN.scala:434:10, :448:50, :454:35, :457:{27,34,50}, :477:12
   wire        anyRound = (|_GEN_2) | (|_GEN_3);	// MulAddRecFN.scala:455:{30,46}, :456:{34,50}, :458:32
   wire        allRound = (|_GEN_2) & allRoundExtra;	// MulAddRecFN.scala:455:{30,46}, :457:50, :459:32
   wire        roundDirectUp = signY ? roundingMode_min : (&io_fromPreMul_roundingMode);	// MulAddRecFN.scala:228:59, :229:59, :442:12, :460:28
-  wire        roundUp = ~doIncrSig & roundingMode_nearest_even & (|_GEN_2) & (|_GEN_3) | ~doIncrSig & roundDirectUp
-                & anyRound | doIncrSig & allRound | doIncrSig & roundingMode_nearest_even & (|_GEN_2) |
-                doIncrSig & roundDirectUp;	// MulAddRecFN.scala:226:37, :418:61, :455:{30,46}, :456:{34,50}, :458:32, :459:32, :460:28, :462:10, :463:60, :464:49, :465:49, :466:{49,65}, :467:20
-  wire        roundEven = doIncrSig ? roundingMode_nearest_even & ~(|_GEN_2) & allRoundExtra :
-                roundingMode_nearest_even & (|_GEN_2) & ~(|_GEN_3);	// MulAddRecFN.scala:226:37, :418:61, :455:{30,46}, :456:{34,50}, :457:50, :469:12, :470:{42,56}, :471:{56,59}
+  wire        roundUp =
+    ~doIncrSig & roundingMode_nearest_even & (|_GEN_2) & (|_GEN_3) | ~doIncrSig
+    & roundDirectUp & anyRound | doIncrSig & allRound | doIncrSig
+    & roundingMode_nearest_even & (|_GEN_2) | doIncrSig & roundDirectUp;	// MulAddRecFN.scala:226:37, :418:61, :455:{30,46}, :456:{34,50}, :458:32, :459:32, :460:28, :462:10, :463:60, :464:49, :465:49, :466:{49,65}, :467:20
+  wire        roundEven =
+    doIncrSig
+      ? roundingMode_nearest_even & ~(|_GEN_2) & allRoundExtra
+      : roundingMode_nearest_even & (|_GEN_2) & ~(|_GEN_3);	// MulAddRecFN.scala:226:37, :418:61, :455:{30,46}, :456:{34,50}, :457:50, :469:12, :470:{42,56}, :471:{56,59}
   wire        inexactY = doIncrSig ? ~allRound : anyRound;	// MulAddRecFN.scala:418:61, :458:32, :459:32, :473:{27,39}
   wire [25:0] roundUp_sigY3 = {_T_409[26], _T_409[25:1] | roundMask[26:2]} + 26'h1;	// MulAddRecFN.scala:238:50, :424:65, :448:50, :475:{18,35}
-  wire [25:0] sigY3 = (roundUp | roundEven ? 26'h0 : _T_409[26:1] & {1'h0, ~(roundMask[26:2])}) | (roundUp ?
-                roundUp_sigY3 : 26'h0) | (roundEven ? roundUp_sigY3 & ~(roundMask[26:1]) : 26'h0);	// MulAddRecFN.scala:207:46, :424:65, :434:10, :448:50, :454:35, :466:65, :469:12, :475:{18,35}, :477:{12,46,48}, :478:{12,79}, :479:{12,51,53}
-  wire [9:0]  _GEN_4 = (sigY3[25] ? sExpX3[9:0] + 10'h1 : 10'h0) | (sigY3[24] ? sExpX3[9:0] : 10'h0) |
-                (sigY3[25:24] == 2'h0 ? sExpX3[9:0] - 10'h1 : 10'h0);	// MulAddRecFN.scala:226:37, :385:17, :437:40, :478:79, :482:{12,18,41}, :483:{12,18,61}, :484:{12,19,44}, :485:20
+  wire [25:0] sigY3 =
+    (roundUp | roundEven ? 26'h0 : _T_409[26:1] & {1'h0, ~(roundMask[26:2])})
+    | (roundUp ? roundUp_sigY3 : 26'h0)
+    | (roundEven ? roundUp_sigY3 & ~(roundMask[26:1]) : 26'h0);	// MulAddRecFN.scala:207:46, :424:65, :434:10, :448:50, :454:35, :466:65, :469:12, :475:{18,35}, :477:{12,46,48}, :478:{12,79}, :479:{12,51,53}
+  wire [9:0]  _GEN_4 =
+    (sigY3[25] ? sExpX3[9:0] + 10'h1 : 10'h0) | (sigY3[24] ? sExpX3[9:0] : 10'h0)
+    | (sigY3[25:24] == 2'h0 ? sExpX3[9:0] - 10'h1 : 10'h0);	// MulAddRecFN.scala:226:37, :385:17, :437:40, :478:79, :482:{12,18,41}, :483:{12,18,61}, :484:{12,19,44}, :485:20
   wire        totalUnderflowY = (|(_T_409[26:24])) & (_GEN_4[9] | _GEN_4[8:0] < 9'h6B);	// MulAddRecFN.scala:424:65, :439:{25,54}, :483:61, :488:21, :495:19, :496:{19,34,57}, :557:16
-  wire        roundMagUp = roundingMode_min & signY | (&io_fromPreMul_roundingMode) & ~signY;	// MulAddRecFN.scala:228:59, :229:59, :442:12, :506:{27,37,58,61}
+  wire        roundMagUp =
+    roundingMode_min & signY | (&io_fromPreMul_roundingMode) & ~signY;	// MulAddRecFN.scala:228:59, :229:59, :442:12, :506:{27,37,58,61}
   wire        overflowY_roundMagUp = roundingMode_nearest_even | roundMagUp;	// MulAddRecFN.scala:226:37, :506:37, :507:58
-  wire        mulSpecial = (&(io_fromPreMul_highExpA[2:1])) | (&(io_fromPreMul_highExpB[2:1]));	// MulAddRecFN.scala:208:{45,52}, :214:{45,52}, :511:33
+  wire        mulSpecial =
+    (&(io_fromPreMul_highExpA[2:1])) | (&(io_fromPreMul_highExpB[2:1]));	// MulAddRecFN.scala:208:{45,52}, :214:{45,52}, :511:33
   wire        notSpecial_addZeros = io_fromPreMul_isZeroProd & ~(|io_fromPreMul_highExpC);	// MulAddRecFN.scala:219:46, :513:56
-  wire        commonCase = ~(mulSpecial | (&(io_fromPreMul_highExpC[2:1]))) & ~notSpecial_addZeros;	// MulAddRecFN.scala:220:{45,52}, :511:33, :512:33, :513:56, :514:{22,35,38}
+  wire        commonCase =
+    ~(mulSpecial | (&(io_fromPreMul_highExpC[2:1]))) & ~notSpecial_addZeros;	// MulAddRecFN.scala:220:{45,52}, :511:33, :512:33, :513:56, :514:{22,35,38}
   wire        _T_657 = isInfA | isInfB;	// MulAddRecFN.scala:209:29, :215:29, :518:46
-  wire        notSigNaN_invalid = isInfA & io_fromPreMul_highExpB == 3'h0 | io_fromPreMul_highExpA == 3'h0 & isInfB | ~isNaNA
-                & ~isNaNB & _T_657 & isInfC & doSubMags;	// MulAddRecFN.scala:207:46, :209:29, :210:29, :213:46, :215:29, :216:29, :221:29, :232:44, :517:{17,41,52}, :518:{14,26,46,67}
+  wire        notSigNaN_invalid =
+    isInfA & io_fromPreMul_highExpB == 3'h0 | io_fromPreMul_highExpA == 3'h0 & isInfB
+    | ~isNaNA & ~isNaNB & _T_657 & isInfC & doSubMags;	// MulAddRecFN.scala:207:46, :209:29, :210:29, :213:46, :215:29, :216:29, :221:29, :232:44, :517:{17,41,52}, :518:{14,26,46,67}
   wire        overflow = commonCase & _GEN_4[9:7] == 3'h3;	// MulAddRecFN.scala:483:61, :492:{27,56}, :514:35, :520:32
   wire        pegMinFiniteMagOut = commonCase & totalUnderflowY & roundMagUp;	// MulAddRecFN.scala:495:19, :506:37, :514:35, :526:60
   wire        pegMaxFiniteMagOut = overflow & ~overflowY_roundMagUp;	// MulAddRecFN.scala:507:58, :520:32, :527:{39,42}
   wire        notNaN_isInfOut = _T_657 | isInfC | overflow & overflowY_roundMagUp;	// MulAddRecFN.scala:221:29, :507:58, :518:46, :520:32, :529:{36,49}
   wire        isNaNOut = isNaNA | isNaNB | isNaNC | notSigNaN_invalid;	// MulAddRecFN.scala:210:29, :216:29, :222:29, :517:52, :530:47
-  assign io_out = {~isNaNOut & (~doSubMags & io_fromPreMul_opSignC | mulSpecial &
-                ~(&(io_fromPreMul_highExpC[2:1])) & io_fromPreMul_signProd | ~mulSpecial &
-                (&(io_fromPreMul_highExpC[2:1])) & io_fromPreMul_opSignC | ~mulSpecial &
-                notSpecial_addZeros & doSubMags & roundingMode_min) | commonCase & signY, _GEN_4[8:0] &
-                ~(notSpecial_addZeros | ~(|(_T_409[26:24])) | totalUnderflowY ? 9'h1C0 : 9'h0) &
-                ~(pegMinFiniteMagOut ? 9'h194 : 9'h0) & {1'h1, ~pegMaxFiniteMagOut, 7'h7F} & {2'h3,
-                ~notNaN_isInfOut, 6'h3F} | (pegMinFiniteMagOut ? 9'h6B : 9'h0) | (pegMaxFiniteMagOut ?
-                9'h17F : 9'h0) | (notNaN_isInfOut ? 9'h180 : 9'h0) | (isNaNOut ? 9'h1C0 : 9'h0),
-                (totalUnderflowY & roundMagUp | isNaNOut ? {isNaNOut, 22'h0} : sigX3Shift1 ? sigY3[22:0] :
-                sigY3[23:1]) | {23{pegMaxFiniteMagOut}}};	// Bitwise.scala:71:12, Cat.scala:30:58, MulAddRecFN.scala:208:52, :220:{45,52}, :228:59, :231:35, :232:44, :271:13, :424:65, :436:58, :439:{25,54}, :442:12, :478:79, :483:61, :488:21, :490:{12,31,55}, :495:19, :506:37, :511:33, :513:56, :514:35, :525:40, :526:60, :527:39, :529:36, :530:47, :533:51, :534:{24,51}, :535:{10,51,78}, :536:59, :538:{20,31,55,70}, :541:{14,18}, :545:{14,18}, :546:19, :549:{14,18}, :552:17, :553:{14,18}, :557:16, :558:16, :562:16, :565:15, :566:16, :568:{12,30,45}, :569:16, :571:11
-  assign io_exceptionFlags = {isNaNA & ~io_fromPreMul_isNaN_isQuietNaNA | isNaNB & ~io_fromPreMul_isNaN_isQuietNaNB |
-                isNaNC & ~io_fromPreMul_isNaN_isQuietNaNC | notSigNaN_invalid, 1'h0, overflow, commonCase &
-                inexactY & (sExpX3[10] | sExpX3[9:0] <= {2'h0, sigX3Shift1 ? 8'h82 : 8'h81}), overflow |
-                commonCase & inexactY};	// Cat.scala:30:58, MulAddRecFN.scala:207:46, :210:29, :211:{28,31}, :216:29, :217:{28,31}, :222:29, :223:{28,31}, :226:37, :436:58, :437:40, :446:27, :448:34, :473:27, :499:35, :500:29, :501:26, :514:35, :517:52, :519:55, :520:32, :521:32, :522:{28,43}
+  assign io_out =
+    {
+      ~isNaNOut
+        & (~doSubMags & io_fromPreMul_opSignC | mulSpecial
+           & ~(&(io_fromPreMul_highExpC[2:1])) & io_fromPreMul_signProd | ~mulSpecial
+           & (&(io_fromPreMul_highExpC[2:1])) & io_fromPreMul_opSignC | ~mulSpecial
+           & notSpecial_addZeros & doSubMags & roundingMode_min) | commonCase & signY,
+      _GEN_4[8:0]
+        & ~(notSpecial_addZeros | ~(|(_T_409[26:24])) | totalUnderflowY ? 9'h1C0 : 9'h0)
+        & ~(pegMinFiniteMagOut ? 9'h194 : 9'h0) & {1'h1, ~pegMaxFiniteMagOut, 7'h7F}
+        & {2'h3, ~notNaN_isInfOut, 6'h3F} | (pegMinFiniteMagOut ? 9'h6B : 9'h0)
+        | (pegMaxFiniteMagOut ? 9'h17F : 9'h0) | (notNaN_isInfOut ? 9'h180 : 9'h0)
+        | (isNaNOut ? 9'h1C0 : 9'h0),
+      (totalUnderflowY & roundMagUp | isNaNOut
+         ? {isNaNOut, 22'h0}
+         : sigX3Shift1 ? sigY3[22:0] : sigY3[23:1]) | {23{pegMaxFiniteMagOut}}
+    };	// Bitwise.scala:71:12, Cat.scala:30:58, MulAddRecFN.scala:208:52, :220:{45,52}, :228:59, :231:35, :232:44, :271:13, :424:65, :436:58, :439:{25,54}, :442:12, :478:79, :483:61, :488:21, :490:{12,31,55}, :495:19, :506:37, :511:33, :513:56, :514:35, :525:40, :526:60, :527:39, :529:36, :530:47, :533:51, :534:{24,51}, :535:{10,51,78}, :536:59, :538:{20,31,55,70}, :541:{14,18}, :545:{14,18}, :546:19, :549:{14,18}, :552:17, :553:{14,18}, :557:16, :558:16, :562:16, :565:15, :566:16, :568:{12,30,45}, :569:16, :571:11
+  assign io_exceptionFlags =
+    {
+      isNaNA & ~io_fromPreMul_isNaN_isQuietNaNA | isNaNB
+        & ~io_fromPreMul_isNaN_isQuietNaNB | isNaNC & ~io_fromPreMul_isNaN_isQuietNaNC
+        | notSigNaN_invalid,
+      1'h0,
+      overflow,
+      commonCase & inexactY
+        & (sExpX3[10] | sExpX3[9:0] <= {2'h0, sigX3Shift1 ? 8'h82 : 8'h81}),
+      overflow | commonCase & inexactY
+    };	// Cat.scala:30:58, MulAddRecFN.scala:207:46, :210:29, :211:{28,31}, :216:29, :217:{28,31}, :222:29, :223:{28,31}, :226:37, :436:58, :437:40, :446:27, :448:34, :473:27, :499:35, :500:29, :501:26, :514:35, :517:52, :519:55, :520:32, :521:32, :522:{28,43}
 endmodule
 
 module RoundRawFNToRecFN(
   input         io_invalidExc,
                 io_in_sign,
                 io_in_isNaN,
                 io_in_isInf,
@@ -2873,48 +3824,95 @@
   input  [9:0]  io_in_sExp,
   input  [26:0] io_in_sig,
   input  [1:0]  io_roundingMode,
   output [32:0] io_out,
   output [4:0]  io_exceptionFlags);
 
   wire        roundingMode_nearest_even = io_roundingMode == 2'h0;	// RoundRawFNToRecFN.scala:88:54
-  wire        roundMagUp = io_roundingMode == 2'h2 & io_in_sign | (&io_roundingMode) & ~io_in_sign;	// RoundRawFNToRecFN.scala:90:54, :91:54, :94:{27,42,63,66}
+  wire        roundMagUp =
+    io_roundingMode == 2'h2 & io_in_sign | (&io_roundingMode) & ~io_in_sign;	// RoundRawFNToRecFN.scala:90:54, :91:54, :94:{27,42,63,66}
   wire        isNegExp = $signed(io_in_sExp) < 10'sh0;	// RoundRawFNToRecFN.scala:99:32
   wire [8:0]  _T_36 = ~(io_in_sExp[8:0]);	// RoundRawFNToRecFN.scala:103:31, primitives.scala:50:21
   wire [64:0] _GEN = {59'h0, _T_36[5:0]};	// primitives.scala:50:21, :57:26, :68:52
   wire [64:0] _T_45 = $signed(65'sh10000000000000000 >>> _GEN);	// primitives.scala:68:52
   wire [64:0] _T_114 = $signed(65'sh10000000000000000 >>> _GEN);	// primitives.scala:68:52
-  wire [24:0] _T_128 = {25{isNegExp}} | (_T_36[8] ? (_T_36[7] ? {~(_T_36[6] ? 22'h0 : ~{_T_45[42], _T_45[43],
-                _T_45[44], _T_45[45], _T_45[46], _T_45[47], _T_45[48], _T_45[49], _T_45[50], _T_45[51],
-                _T_45[52], _T_45[53], _T_45[54], _T_45[55], _T_45[56], _T_45[57], _T_45[58], _T_45[59],
-                _T_45[60], _T_45[61], _T_45[62], _T_45[63]}), 3'h7} : {22'h0, _T_36[6] ? {_T_114[0],
-                _T_114[1], _T_114[2]} : 3'h0}) : 25'h0) | {24'h0, io_in_sig[26]};	// Bitwise.scala:71:12, :102:{21,46}, :108:{18,44}, Cat.scala:30:58, RoundRawFNToRecFN.scala:98:36, :99:32, :106:19, primitives.scala:50:21, :56:25, :59:20, :61:20, :65:{17,21,36}, :68:52
+  wire [24:0] _T_128 =
+    {25{isNegExp}}
+    | (_T_36[8]
+         ? (_T_36[7]
+              ? {
+                  ~(_T_36[6]
+                      ? 22'h0
+                      : ~{
+                           _T_45[42],
+                           _T_45[43],
+                           _T_45[44],
+                           _T_45[45],
+                           _T_45[46],
+                           _T_45[47],
+                           _T_45[48],
+                           _T_45[49],
+                           _T_45[50],
+                           _T_45[51],
+                           _T_45[52],
+                           _T_45[53],
+                           _T_45[54],
+                           _T_45[55],
+                           _T_45[56],
+                           _T_45[57],
+                           _T_45[58],
+                           _T_45[59],
+                           _T_45[60],
+                           _T_45[61],
+                           _T_45[62],
+                           _T_45[63]
+                         }),
+                  3'h7
+                }
+              : {22'h0, _T_36[6] ? {_T_114[0], _T_114[1], _T_114[2]} : 3'h0})
+         : 25'h0) | {24'h0, io_in_sig[26]};	// Bitwise.scala:71:12, :102:{21,46}, :108:{18,44}, Cat.scala:30:58, RoundRawFNToRecFN.scala:98:36, :99:32, :106:19, primitives.scala:50:21, :56:25, :59:20, :61:20, :65:{17,21,36}, :68:52
   wire [25:0] _GEN_0 = io_in_sig[26:1] & {~isNegExp, ~_T_128} & {_T_128, 1'h1};	// Cat.scala:30:58, RoundRawFNToRecFN.scala:99:32, :106:19, :109:52, :110:24, :111:34, :118:43
   wire [26:0] _T_134 = io_in_sig & {isNegExp, _T_128, 1'h1};	// RoundRawFNToRecFN.scala:99:32, :106:19, :109:52, :112:36, :118:43
   wire        anyRound = (|_GEN_0) | (|_T_134);	// RoundRawFNToRecFN.scala:111:{34,50}, :112:{36,56}, :113:32
   wire        _T_143 = roundingMode_nearest_even & (|_GEN_0);	// RoundRawFNToRecFN.scala:88:54, :111:{34,50}, :116:40
-  wire [25:0] roundedSig = _T_143 | roundMagUp & anyRound ? {1'h0, io_in_sig[26:2] | _T_128} + 26'h1 & ~(_T_143 &
-                ~(|_T_134) ? {_T_128, 1'h1} : 26'h0) : {1'h0, io_in_sig[26:2] & ~_T_128};	// RoundRawFNToRecFN.scala:94:42, :106:19, :110:24, :112:{36,56}, :113:32, :116:{12,40,56}, :117:29, :118:{26,43,55}, :119:{17,21,63}, :120:26, :121:31, :124:24
+  wire [25:0] roundedSig =
+    _T_143 | roundMagUp & anyRound
+      ? {1'h0, io_in_sig[26:2] | _T_128} + 26'h1
+        & ~(_T_143 & ~(|_T_134) ? {_T_128, 1'h1} : 26'h0)
+      : {1'h0, io_in_sig[26:2] & ~_T_128};	// RoundRawFNToRecFN.scala:94:42, :106:19, :110:24, :112:{36,56}, :113:32, :116:{12,40,56}, :117:29, :118:{26,43,55}, :119:{17,21,63}, :120:26, :121:31, :124:24
   wire [10:0] sRoundedExp = {io_in_sExp[9], io_in_sExp} + {9'h0, roundedSig[25:24]};	// RoundRawFNToRecFN.scala:116:12, :127:{34,48}, :163:18
   wire        common_totalUnderflow = $signed(sRoundedExp) < 11'sh6B;	// RoundRawFNToRecFN.scala:127:34, :138:46
   wire        isNaNOut = io_invalidExc | io_in_isNaN;	// RoundRawFNToRecFN.scala:147:34
   wire        commonCase = ~isNaNOut & ~io_in_isInf & ~io_in_isZero;	// RoundRawFNToRecFN.scala:147:34, :149:{22,36,61,64}
   wire        overflow = commonCase & $signed(sRoundedExp[10:7]) > 4'sh2;	// RoundRawFNToRecFN.scala:127:34, :136:{39,56}, :149:61, :150:32
   wire        overflow_roundMagUp = roundingMode_nearest_even | roundMagUp;	// RoundRawFNToRecFN.scala:88:54, :94:42, :154:57
   wire        pegMinNonzeroMagOut = commonCase & common_totalUnderflow & roundMagUp;	// RoundRawFNToRecFN.scala:94:42, :138:46, :149:61, :155:67
   wire        pegMaxFiniteMagOut = commonCase & overflow & ~overflow_roundMagUp;	// RoundRawFNToRecFN.scala:149:61, :150:32, :154:57, :156:{53,56}
   wire        notNaN_isInfOut = io_in_isInf | overflow & overflow_roundMagUp;	// RoundRawFNToRecFN.scala:150:32, :154:57, :158:{32,45}
-  assign io_out = {~isNaNOut & io_in_sign, sRoundedExp[8:0] & ~(io_in_isZero | common_totalUnderflow ? 9'h1C0
-                : 9'h0) & ~(pegMinNonzeroMagOut ? 9'h194 : 9'h0) & {1'h1, ~pegMaxFiniteMagOut, 7'h7F} &
-                {2'h3, ~notNaN_isInfOut, 6'h3F} | (pegMinNonzeroMagOut ? 9'h6B : 9'h0) |
-                (pegMaxFiniteMagOut ? 9'h17F : 9'h0) | (notNaN_isInfOut ? 9'h180 : 9'h0) | (isNaNOut ?
-                9'h1C0 : 9'h0), (common_totalUnderflow | isNaNOut ? {isNaNOut, 22'h0} : io_in_sig[26] ?
-                roundedSig[23:1] : roundedSig[22:0]) | {23{pegMaxFiniteMagOut}}};	// Bitwise.scala:71:12, Cat.scala:30:58, RoundRawFNToRecFN.scala:91:54, :98:36, :116:12, :118:43, :127:34, :129:36, :131:12, :132:23, :133:23, :138:46, :147:34, :155:67, :156:53, :158:32, :160:22, :163:{14,18,32}, :167:{14,18}, :168:19, :171:{14,18}, :174:17, :175:{14,18}, :179:16, :183:16, :187:{16,71}, :188:16, :190:{12,35}, :191:16, :193:11, primitives.scala:65:21
-  assign io_exceptionFlags = {io_invalidExc, 1'h0, overflow, commonCase & anyRound & $signed(io_in_sExp) <
-                $signed({1'h0, io_in_sig[26] ? 9'h81 : 9'h82}), overflow | commonCase & anyRound};	// Cat.scala:30:58, RoundRawFNToRecFN.scala:98:36, :113:32, :141:25, :142:21, :149:61, :150:32, :151:32, :152:{28,43}
+  assign io_out =
+    {
+      ~isNaNOut & io_in_sign,
+      sRoundedExp[8:0] & ~(io_in_isZero | common_totalUnderflow ? 9'h1C0 : 9'h0)
+        & ~(pegMinNonzeroMagOut ? 9'h194 : 9'h0) & {1'h1, ~pegMaxFiniteMagOut, 7'h7F}
+        & {2'h3, ~notNaN_isInfOut, 6'h3F} | (pegMinNonzeroMagOut ? 9'h6B : 9'h0)
+        | (pegMaxFiniteMagOut ? 9'h17F : 9'h0) | (notNaN_isInfOut ? 9'h180 : 9'h0)
+        | (isNaNOut ? 9'h1C0 : 9'h0),
+      (common_totalUnderflow | isNaNOut
+         ? {isNaNOut, 22'h0}
+         : io_in_sig[26] ? roundedSig[23:1] : roundedSig[22:0]) | {23{pegMaxFiniteMagOut}}
+    };	// Bitwise.scala:71:12, Cat.scala:30:58, RoundRawFNToRecFN.scala:91:54, :98:36, :116:12, :118:43, :127:34, :129:36, :131:12, :132:23, :133:23, :138:46, :147:34, :155:67, :156:53, :158:32, :160:22, :163:{14,18,32}, :167:{14,18}, :168:19, :171:{14,18}, :174:17, :175:{14,18}, :179:16, :183:16, :187:{16,71}, :188:16, :190:{12,35}, :191:16, :193:11, primitives.scala:65:21
+  assign io_exceptionFlags =
+    {
+      io_invalidExc,
+      1'h0,
+      overflow,
+      commonCase & anyRound
+        & $signed(io_in_sExp) < $signed({1'h0, io_in_sig[26] ? 9'h81 : 9'h82}),
+      overflow | commonCase & anyRound
+    };	// Cat.scala:30:58, RoundRawFNToRecFN.scala:98:36, :113:32, :141:25, :142:21, :149:61, :150:32, :151:32, :152:{28,43}
 endmodule
 
 module MulAddRecFN_preMul_1(
   input  [1:0]   io_op,
   input  [64:0]  io_a,
                  io_b,
                  io_c,
@@ -2939,48 +3937,114 @@
   output [13:0]  io_toPostMul_sExpSum,
   output [1:0]   io_toPostMul_roundingMode);
 
   wire         opSignC = io_c[64] ^ io_op[0];	// MulAddRecFN.scala:114:{23,45,52}
   wire [52:0]  sigC = {|(io_c[63:61]), io_c[51:0]};	// Cat.scala:30:58, MulAddRecFN.scala:116:22, :117:{24,49}
   wire         signProd = io_a[64] ^ io_b[64] ^ io_op[1];	// MulAddRecFN.scala:102:22, :108:22, :122:{34,41}
   wire         isZeroProd = ~(|(io_a[63:61])) | ~(|(io_b[63:61]));	// MulAddRecFN.scala:105:{24,49}, :111:{24,49}, :123:30
-  wire [13:0]  sExpAlignedProd = {2'h0, io_a[63:52]} + {{3{~(io_b[63])}}, io_b[62:52]} + 14'h38;	// Bitwise.scala:71:12, MulAddRecFN.scala:103:22, :125:{14,28,34,51,70}, :148:22
+  wire [13:0]  sExpAlignedProd =
+    {2'h0, io_a[63:52]} + {{3{~(io_b[63])}}, io_b[62:52]} + 14'h38;	// Bitwise.scala:71:12, MulAddRecFN.scala:103:22, :125:{14,28,34,51,70}, :148:22
   wire         doSubMags = signProd ^ opSignC;	// MulAddRecFN.scala:114:45, :122:34, :130:30
   wire [13:0]  _GEN = {2'h0, io_c[63:52]};	// MulAddRecFN.scala:115:22, :132:42, :148:22
   wire [13:0]  _GEN_0 = sExpAlignedProd - _GEN;	// MulAddRecFN.scala:125:70, :132:42
   wire         CAlignDist_floor = isZeroProd | _GEN_0[13];	// MulAddRecFN.scala:123:30, :132:42, :133:{39,56}
-  wire [7:0]   CAlignDist = CAlignDist_floor ? 8'h0 : _GEN_0[12:0] < 13'hA1 ? _GEN_0[7:0] : 8'hA1;	// MulAddRecFN.scala:132:42, :133:39, :135:44, :141:12, :143:{16,49}, :144:31
+  wire [7:0]   CAlignDist =
+    CAlignDist_floor ? 8'h0 : _GEN_0[12:0] < 13'hA1 ? _GEN_0[7:0] : 8'hA1;	// MulAddRecFN.scala:132:42, :133:39, :135:44, :141:12, :143:{16,49}, :144:31
   wire [64:0]  _GEN_1 = {59'h0, CAlignDist[5:0]};	// MulAddRecFN.scala:141:12, primitives.scala:57:26, :68:52
   wire [64:0]  _T_106 = $signed(65'sh10000000000000000 >>> _GEN_1);	// primitives.scala:68:52
   wire [64:0]  _T_170 = $signed(65'sh10000000000000000 >>> _GEN_1);	// primitives.scala:68:52
-  wire [161:0] _T_235 = $signed($signed({doSubMags, {53{doSubMags}} ^ sigC, {108{doSubMags}}}) >>> CAlignDist);	// Bitwise.scala:71:12, Cat.scala:30:58, MulAddRecFN.scala:130:30, :141:12, :151:22, :154:70
+  wire [161:0] _T_235 =
+    $signed($signed({doSubMags, {53{doSubMags}} ^ sigC, {108{doSubMags}}})
+            >>> CAlignDist);	// Bitwise.scala:71:12, Cat.scala:30:58, MulAddRecFN.scala:130:30, :141:12, :151:22, :154:70
   assign io_mulAddA = {|(io_a[63:61]), io_a[51:0]};	// Cat.scala:30:58, MulAddRecFN.scala:104:22, :105:{24,49}
   assign io_mulAddB = {|(io_b[63:61]), io_b[51:0]};	// Cat.scala:30:58, MulAddRecFN.scala:110:22, :111:{24,49}
   assign io_mulAddC = _T_235[105:0];	// MulAddRecFN.scala:154:70, :161:33
   assign io_toPostMul_highExpA = io_a[63:61];	// MulAddRecFN.scala:105:24
   assign io_toPostMul_isNaN_isQuietNaNA = io_a[51];	// MulAddRecFN.scala:164:46
   assign io_toPostMul_highExpB = io_b[63:61];	// MulAddRecFN.scala:111:24
   assign io_toPostMul_isNaN_isQuietNaNB = io_b[51];	// MulAddRecFN.scala:166:46
   assign io_toPostMul_signProd = signProd;	// MulAddRecFN.scala:122:34
   assign io_toPostMul_isZeroProd = isZeroProd;	// MulAddRecFN.scala:123:30
   assign io_toPostMul_opSignC = opSignC;	// MulAddRecFN.scala:114:45
   assign io_toPostMul_highExpC = io_c[63:61];	// MulAddRecFN.scala:117:24
   assign io_toPostMul_isNaN_isQuietNaNC = io_c[51];	// MulAddRecFN.scala:171:46
-  assign io_toPostMul_isCDominant = (|(io_c[63:61])) & (CAlignDist_floor | _GEN_0[12:0] < 13'h36);	// MulAddRecFN.scala:117:{24,49}, :132:42, :133:39, :135:44, :137:19, :138:31, :139:51
+  assign io_toPostMul_isCDominant =
+    (|(io_c[63:61])) & (CAlignDist_floor | _GEN_0[12:0] < 13'h36);	// MulAddRecFN.scala:117:{24,49}, :132:42, :133:39, :135:44, :137:19, :138:31, :139:51
   assign io_toPostMul_CAlignDist_0 = CAlignDist_floor | _GEN_0[12:0] == 13'h0;	// MulAddRecFN.scala:132:42, :133:39, :135:{26,44,62}
   assign io_toPostMul_CAlignDist = CAlignDist;	// MulAddRecFN.scala:141:12
-  assign io_toPostMul_bit0AlignedNegSigC = (|(sigC & (CAlignDist[7] ? {~(CAlignDist[6] ? 33'h0 : ~{_T_106[31], _T_106[32], _T_106[33],
-                _T_106[34], _T_106[35], _T_106[36], _T_106[37], _T_106[38], _T_106[39], _T_106[40],
-                _T_106[41], _T_106[42], _T_106[43], _T_106[44], _T_106[45], _T_106[46], _T_106[47],
-                _T_106[48], _T_106[49], _T_106[50], _T_106[51], _T_106[52], _T_106[53], _T_106[54],
-                _T_106[55], _T_106[56], _T_106[57], _T_106[58], _T_106[59], _T_106[60], _T_106[61],
-                _T_106[62], _T_106[63]}), 20'hFFFFF} : {33'h0, CAlignDist[6] ? {_T_170[0], _T_170[1],
-                _T_170[2], _T_170[3], _T_170[4], _T_170[5], _T_170[6], _T_170[7], _T_170[8], _T_170[9],
-                _T_170[10], _T_170[11], _T_170[12], _T_170[13], _T_170[14], _T_170[15], _T_170[16],
-                _T_170[17], _T_170[18], _T_170[19]} : 20'h0}))) ^ doSubMags;	// Bitwise.scala:102:{21,46}, :108:{18,44}, Cat.scala:30:58, MulAddRecFN.scala:130:30, :141:12, :156:{19,33,37}, primitives.scala:56:25, :59:20, :61:20, :65:{17,21,36}, :68:52
+  assign io_toPostMul_bit0AlignedNegSigC =
+    (|(sigC
+       & (CAlignDist[7]
+            ? {
+                ~(CAlignDist[6]
+                    ? 33'h0
+                    : ~{
+                         _T_106[31],
+                         _T_106[32],
+                         _T_106[33],
+                         _T_106[34],
+                         _T_106[35],
+                         _T_106[36],
+                         _T_106[37],
+                         _T_106[38],
+                         _T_106[39],
+                         _T_106[40],
+                         _T_106[41],
+                         _T_106[42],
+                         _T_106[43],
+                         _T_106[44],
+                         _T_106[45],
+                         _T_106[46],
+                         _T_106[47],
+                         _T_106[48],
+                         _T_106[49],
+                         _T_106[50],
+                         _T_106[51],
+                         _T_106[52],
+                         _T_106[53],
+                         _T_106[54],
+                         _T_106[55],
+                         _T_106[56],
+                         _T_106[57],
+                         _T_106[58],
+                         _T_106[59],
+                         _T_106[60],
+                         _T_106[61],
+                         _T_106[62],
+                         _T_106[63]
+                       }),
+                20'hFFFFF
+              }
+            : {
+                33'h0,
+                CAlignDist[6]
+                  ? {
+                      _T_170[0],
+                      _T_170[1],
+                      _T_170[2],
+                      _T_170[3],
+                      _T_170[4],
+                      _T_170[5],
+                      _T_170[6],
+                      _T_170[7],
+                      _T_170[8],
+                      _T_170[9],
+                      _T_170[10],
+                      _T_170[11],
+                      _T_170[12],
+                      _T_170[13],
+                      _T_170[14],
+                      _T_170[15],
+                      _T_170[16],
+                      _T_170[17],
+                      _T_170[18],
+                      _T_170[19]
+                    }
+                  : 20'h0
+              }))) ^ doSubMags;	// Bitwise.scala:102:{21,46}, :108:{18,44}, Cat.scala:30:58, MulAddRecFN.scala:130:30, :141:12, :156:{19,33,37}, primitives.scala:56:25, :59:20, :61:20, :65:{17,21,36}, :68:52
   assign io_toPostMul_highAlignedNegSigC = _T_235[160:106];	// MulAddRecFN.scala:154:70, :177:23
   assign io_toPostMul_sExpSum = CAlignDist_floor ? _GEN : sExpAlignedProd;	// MulAddRecFN.scala:125:70, :132:42, :133:39, :148:22
   assign io_toPostMul_roundingMode = io_roundingMode;
 endmodule
 
 module MulAddRecFN_postMul_1(
   input  [2:0]   io_fromPreMul_highExpA,
@@ -3008,134 +4072,402 @@
   wire         isInfB = (&(io_fromPreMul_highExpB[2:1])) & ~(io_fromPreMul_highExpB[0]);	// MulAddRecFN.scala:214:{45,52}, :215:{29,32,56}
   wire         isNaNB = (&(io_fromPreMul_highExpB[2:1])) & io_fromPreMul_highExpB[0];	// MulAddRecFN.scala:214:{45,52}, :215:56, :216:29
   wire         isInfC = (&(io_fromPreMul_highExpC[2:1])) & ~(io_fromPreMul_highExpC[0]);	// MulAddRecFN.scala:220:{45,52}, :221:{29,32,56}
   wire         isNaNC = (&(io_fromPreMul_highExpC[2:1])) & io_fromPreMul_highExpC[0];	// MulAddRecFN.scala:220:{45,52}, :221:56, :222:29
   wire         roundingMode_nearest_even = io_fromPreMul_roundingMode == 2'h0;	// MulAddRecFN.scala:226:37
   wire         roundingMode_min = io_fromPreMul_roundingMode == 2'h2;	// MulAddRecFN.scala:228:59
   wire         doSubMags = io_fromPreMul_signProd ^ io_fromPreMul_opSignC;	// MulAddRecFN.scala:232:44
-  wire [54:0]  _T_75 = io_mulAddResult[106] ? io_fromPreMul_highAlignedNegSigC + 55'h1 :
-                io_fromPreMul_highAlignedNegSigC;	// MulAddRecFN.scala:237:{16,32}, :238:50
-  wire [106:0] _GEN = {_T_75[1:0], io_mulAddResult[105:1]} ^ {_T_75[0], io_mulAddResult[105:0]};	// MulAddRecFN.scala:191:{32,41}, :237:16, :241:28, :248:38
-  wire [5:0]   _T_429 = (|(_GEN[106:63])) ? {|(_GEN[106:95]), (|(_GEN[106:95])) ? {1'h0, |(_GEN[106:103]),
-                (|(_GEN[106:103])) ? {1'h0, _GEN[106] ? 2'h3 : _GEN[105] ? 2'h2 : {1'h0, _GEN[104]}} :
-                {|(_GEN[102:99]), (|(_GEN[102:99])) ? (_GEN[102] ? 2'h3 : _GEN[101] ? 2'h2 : {1'h0,
-                _GEN[100]}) : _GEN[98] ? 2'h3 : _GEN[97] ? 2'h2 : {1'h0, _GEN[96]}}} : {|(_GEN[94:79]),
-                (|(_GEN[94:79])) ? {|(_GEN[94:87]), (|(_GEN[94:87])) ? {|(_GEN[94:91]), (|(_GEN[94:91])) ?
-                (_GEN[94] ? 2'h3 : _GEN[93] ? 2'h2 : {1'h0, _GEN[92]}) : _GEN[90] ? 2'h3 : _GEN[89] ? 2'h2
-                : {1'h0, _GEN[88]}} : {|(_GEN[86:83]), (|(_GEN[86:83])) ? (_GEN[86] ? 2'h3 : _GEN[85] ?
-                2'h2 : {1'h0, _GEN[84]}) : _GEN[82] ? 2'h3 : _GEN[81] ? 2'h2 : {1'h0, _GEN[80]}}} :
-                {|(_GEN[78:71]), (|(_GEN[78:71])) ? {|(_GEN[78:75]), (|(_GEN[78:75])) ? (_GEN[78] ? 2'h3 :
-                _GEN[77] ? 2'h2 : {1'h0, _GEN[76]}) : _GEN[74] ? 2'h3 : _GEN[73] ? 2'h2 : {1'h0, _GEN[72]}}
-                : {|(_GEN[70:67]), (|(_GEN[70:67])) ? (_GEN[70] ? 2'h3 : _GEN[69] ? 2'h2 : {1'h0,
-                _GEN[68]}) : _GEN[66] ? 2'h3 : _GEN[65] ? 2'h2 : {1'h0, _GEN[64]}}}}} : {|(_GEN[62:31]),
-                (|(_GEN[62:31])) ? {|(_GEN[62:47]), (|(_GEN[62:47])) ? {|(_GEN[62:55]), (|(_GEN[62:55])) ?
-                {|(_GEN[62:59]), (|(_GEN[62:59])) ? (_GEN[62] ? 2'h3 : _GEN[61] ? 2'h2 : {1'h0, _GEN[60]})
-                : _GEN[58] ? 2'h3 : _GEN[57] ? 2'h2 : {1'h0, _GEN[56]}} : {|(_GEN[54:51]), (|(_GEN[54:51]))
-                ? (_GEN[54] ? 2'h3 : _GEN[53] ? 2'h2 : {1'h0, _GEN[52]}) : _GEN[50] ? 2'h3 : _GEN[49] ?
-                2'h2 : {1'h0, _GEN[48]}}} : {|(_GEN[46:39]), (|(_GEN[46:39])) ? {|(_GEN[46:43]),
-                (|(_GEN[46:43])) ? (_GEN[46] ? 2'h3 : _GEN[45] ? 2'h2 : {1'h0, _GEN[44]}) : _GEN[42] ? 2'h3
-                : _GEN[41] ? 2'h2 : {1'h0, _GEN[40]}} : {|(_GEN[38:35]), (|(_GEN[38:35])) ? (_GEN[38] ?
-                2'h3 : _GEN[37] ? 2'h2 : {1'h0, _GEN[36]}) : _GEN[34] ? 2'h3 : _GEN[33] ? 2'h2 : {1'h0,
-                _GEN[32]}}}} : {|(_GEN[30:15]), (|(_GEN[30:15])) ? {|(_GEN[30:23]), (|(_GEN[30:23])) ?
-                {|(_GEN[30:27]), (|(_GEN[30:27])) ? (_GEN[30] ? 2'h3 : _GEN[29] ? 2'h2 : {1'h0, _GEN[28]})
-                : _GEN[26] ? 2'h3 : _GEN[25] ? 2'h2 : {1'h0, _GEN[24]}} : {|(_GEN[22:19]), (|(_GEN[22:19]))
-                ? (_GEN[22] ? 2'h3 : _GEN[21] ? 2'h2 : {1'h0, _GEN[20]}) : _GEN[18] ? 2'h3 : _GEN[17] ?
-                2'h2 : {1'h0, _GEN[16]}}} : {|(_GEN[14:7]), (|(_GEN[14:7])) ? {|(_GEN[14:11]),
-                (|(_GEN[14:11])) ? (_GEN[14] ? 2'h3 : _GEN[13] ? 2'h2 : {1'h0, _GEN[12]}) : _GEN[10] ? 2'h3
-                : _GEN[9] ? 2'h2 : {1'h0, _GEN[8]}} : {|(_GEN[6:3]), (|(_GEN[6:3])) ? (_GEN[6] ? 2'h3 :
-                _GEN[5] ? 2'h2 : {1'h0, _GEN[4]}) : _GEN[2] ? 2'h3 : _GEN[1] ? 2'h2 : {1'h0, _GEN[0]}}}}};	// Cat.scala:30:58, CircuitMath.scala:30:8, :32:{10,12}, :35:17, :37:22, :38:21, MulAddRecFN.scala:191:32, :207:46, :208:52, :228:59
+  wire [54:0]  _T_75 =
+    io_mulAddResult[106]
+      ? io_fromPreMul_highAlignedNegSigC + 55'h1
+      : io_fromPreMul_highAlignedNegSigC;	// MulAddRecFN.scala:237:{16,32}, :238:50
+  wire [106:0] _GEN =
+    {_T_75[1:0], io_mulAddResult[105:1]} ^ {_T_75[0], io_mulAddResult[105:0]};	// MulAddRecFN.scala:191:{32,41}, :237:16, :241:28, :248:38
+  wire [5:0]   _T_429 =
+    (|(_GEN[106:63]))
+      ? {
+          |(_GEN[106:95]),
+          (|(_GEN[106:95]))
+            ? {
+                1'h0,
+                |(_GEN[106:103]),
+                (|(_GEN[106:103]))
+                  ? {1'h0, _GEN[106] ? 2'h3 : _GEN[105] ? 2'h2 : {1'h0, _GEN[104]}}
+                  : {
+                      |(_GEN[102:99]),
+                      (|(_GEN[102:99]))
+                        ? (_GEN[102] ? 2'h3 : _GEN[101] ? 2'h2 : {1'h0, _GEN[100]})
+                        : _GEN[98] ? 2'h3 : _GEN[97] ? 2'h2 : {1'h0, _GEN[96]}
+                    }
+              }
+            : {
+                |(_GEN[94:79]),
+                (|(_GEN[94:79]))
+                  ? {
+                      |(_GEN[94:87]),
+                      (|(_GEN[94:87]))
+                        ? {
+                            |(_GEN[94:91]),
+                            (|(_GEN[94:91]))
+                              ? (_GEN[94] ? 2'h3 : _GEN[93] ? 2'h2 : {1'h0, _GEN[92]})
+                              : _GEN[90] ? 2'h3 : _GEN[89] ? 2'h2 : {1'h0, _GEN[88]}
+                          }
+                        : {
+                            |(_GEN[86:83]),
+                            (|(_GEN[86:83]))
+                              ? (_GEN[86] ? 2'h3 : _GEN[85] ? 2'h2 : {1'h0, _GEN[84]})
+                              : _GEN[82] ? 2'h3 : _GEN[81] ? 2'h2 : {1'h0, _GEN[80]}
+                          }
+                    }
+                  : {
+                      |(_GEN[78:71]),
+                      (|(_GEN[78:71]))
+                        ? {
+                            |(_GEN[78:75]),
+                            (|(_GEN[78:75]))
+                              ? (_GEN[78] ? 2'h3 : _GEN[77] ? 2'h2 : {1'h0, _GEN[76]})
+                              : _GEN[74] ? 2'h3 : _GEN[73] ? 2'h2 : {1'h0, _GEN[72]}
+                          }
+                        : {
+                            |(_GEN[70:67]),
+                            (|(_GEN[70:67]))
+                              ? (_GEN[70] ? 2'h3 : _GEN[69] ? 2'h2 : {1'h0, _GEN[68]})
+                              : _GEN[66] ? 2'h3 : _GEN[65] ? 2'h2 : {1'h0, _GEN[64]}
+                          }
+                    }
+              }
+        }
+      : {
+          |(_GEN[62:31]),
+          (|(_GEN[62:31]))
+            ? {
+                |(_GEN[62:47]),
+                (|(_GEN[62:47]))
+                  ? {
+                      |(_GEN[62:55]),
+                      (|(_GEN[62:55]))
+                        ? {
+                            |(_GEN[62:59]),
+                            (|(_GEN[62:59]))
+                              ? (_GEN[62] ? 2'h3 : _GEN[61] ? 2'h2 : {1'h0, _GEN[60]})
+                              : _GEN[58] ? 2'h3 : _GEN[57] ? 2'h2 : {1'h0, _GEN[56]}
+                          }
+                        : {
+                            |(_GEN[54:51]),
+                            (|(_GEN[54:51]))
+                              ? (_GEN[54] ? 2'h3 : _GEN[53] ? 2'h2 : {1'h0, _GEN[52]})
+                              : _GEN[50] ? 2'h3 : _GEN[49] ? 2'h2 : {1'h0, _GEN[48]}
+                          }
+                    }
+                  : {
+                      |(_GEN[46:39]),
+                      (|(_GEN[46:39]))
+                        ? {
+                            |(_GEN[46:43]),
+                            (|(_GEN[46:43]))
+                              ? (_GEN[46] ? 2'h3 : _GEN[45] ? 2'h2 : {1'h0, _GEN[44]})
+                              : _GEN[42] ? 2'h3 : _GEN[41] ? 2'h2 : {1'h0, _GEN[40]}
+                          }
+                        : {
+                            |(_GEN[38:35]),
+                            (|(_GEN[38:35]))
+                              ? (_GEN[38] ? 2'h3 : _GEN[37] ? 2'h2 : {1'h0, _GEN[36]})
+                              : _GEN[34] ? 2'h3 : _GEN[33] ? 2'h2 : {1'h0, _GEN[32]}
+                          }
+                    }
+              }
+            : {
+                |(_GEN[30:15]),
+                (|(_GEN[30:15]))
+                  ? {
+                      |(_GEN[30:23]),
+                      (|(_GEN[30:23]))
+                        ? {
+                            |(_GEN[30:27]),
+                            (|(_GEN[30:27]))
+                              ? (_GEN[30] ? 2'h3 : _GEN[29] ? 2'h2 : {1'h0, _GEN[28]})
+                              : _GEN[26] ? 2'h3 : _GEN[25] ? 2'h2 : {1'h0, _GEN[24]}
+                          }
+                        : {
+                            |(_GEN[22:19]),
+                            (|(_GEN[22:19]))
+                              ? (_GEN[22] ? 2'h3 : _GEN[21] ? 2'h2 : {1'h0, _GEN[20]})
+                              : _GEN[18] ? 2'h3 : _GEN[17] ? 2'h2 : {1'h0, _GEN[16]}
+                          }
+                    }
+                  : {
+                      |(_GEN[14:7]),
+                      (|(_GEN[14:7]))
+                        ? {
+                            |(_GEN[14:11]),
+                            (|(_GEN[14:11]))
+                              ? (_GEN[14] ? 2'h3 : _GEN[13] ? 2'h2 : {1'h0, _GEN[12]})
+                              : _GEN[10] ? 2'h3 : _GEN[9] ? 2'h2 : {1'h0, _GEN[8]}
+                          }
+                        : {
+                            |(_GEN[6:3]),
+                            (|(_GEN[6:3]))
+                              ? (_GEN[6] ? 2'h3 : _GEN[5] ? 2'h2 : {1'h0, _GEN[4]})
+                              : _GEN[2] ? 2'h3 : _GEN[1] ? 2'h2 : {1'h0, _GEN[0]}
+                          }
+                    }
+              }
+        };	// Cat.scala:30:58, CircuitMath.scala:30:8, :32:{10,12}, :35:17, :37:22, :38:21, MulAddRecFN.scala:191:32, :207:46, :208:52, :228:59
   wire [7:0]   estNormNeg_dist = 8'hA0 - {1'h0, |(_GEN[106:63]), _T_429};	// CircuitMath.scala:35:17, :37:22, :38:21, MulAddRecFN.scala:191:32, :207:46, primitives.scala:79:25
   wire [43:0]  _T_436 = {io_mulAddResult[42:0], io_fromPreMul_bit0AlignedNegSigC};	// MulAddRecFN.scala:255:19
-  wire [161:0] complSigSum = ~{_T_75, io_mulAddResult[105:0], io_fromPreMul_bit0AlignedNegSigC};	// Cat.scala:30:58, MulAddRecFN.scala:237:16, :241:28, :257:23
-  wire [7:0]   CDom_estNormDist = io_fromPreMul_CAlignDist_0 | doSubMags ? io_fromPreMul_CAlignDist : {2'h0,
-                io_fromPreMul_CAlignDist[5:0] - 6'h1};	// MulAddRecFN.scala:226:37, :232:44, :266:{12,40}, :268:39
-  wire [86:0]  CDom_firstNormAbsSigSum = (doSubMags | CDom_estNormDist[5] ? 87'h0 : {_T_75, io_mulAddResult[105:75],
-                |{|(io_mulAddResult[74:43]), |_T_436}}) | (~doSubMags & CDom_estNormDist[5] ? {_T_75[22:0],
-                io_mulAddResult[105:43], |_T_436} : 87'h0) | (doSubMags & ~(CDom_estNormDist[5]) ?
-                {complSigSum[161:76], |{|(complSigSum[75:44]), |(complSigSum[43:0])}} : 87'h0) | (doSubMags
-                & CDom_estNormDist[5] ? {complSigSum[129:44], |(complSigSum[43:0])} : 87'h0);	// Cat.scala:30:58, MulAddRecFN.scala:232:44, :237:16, :252:19, :254:15, :255:{19,57}, :257:23, :259:24, :261:15, :262:{24,62}, :266:12, :271:{12,13,46}, :272:23, :273:35, :277:{12,25}, :278:23, :286:{12,23,26}, :287:28, :288:40, :291:11, :292:{12,23}, :293:28
-  wire [7:0]   estNormDist = io_fromPreMul_isCDominant ? CDom_estNormDist : estNormNeg_dist;	// MulAddRecFN.scala:266:12, :399:12, primitives.scala:79:25
-  wire [87:0]  cFirstNormAbsSigSum = _T_75[2] ? (io_fromPreMul_isCDominant ? {1'h0, CDom_firstNormAbsSigSum} :
-                estNormNeg_dist[6] ? (estNormNeg_dist[5] ? {complSigSum[66:1], 22'h0} :
-                {complSigSum[98:12], |(complSigSum[11:1])}) : estNormNeg_dist[5] ? (estNormNeg_dist[4] ?
-                {23'h0, complSigSum[107:44], |(complSigSum[43:0])} : {complSigSum[2:1], 86'h0}) :
-                {complSigSum[34:1], 54'h0}) : {1'h0, io_fromPreMul_isCDominant ? CDom_firstNormAbsSigSum :
-                estNormNeg_dist[6] ? (estNormNeg_dist[5] ? {io_mulAddResult[64:0], {22{doSubMags}}} :
-                {io_mulAddResult[96:11], doSubMags ? complSigSum[11:1] == 11'h0 :
-                (|(io_mulAddResult[10:0]))}) : estNormNeg_dist[5] ? (estNormNeg_dist[4] ? {21'h0,
-                _T_75[1:0], io_mulAddResult[105:43], doSubMags ? ~(|(complSigSum[43:0])) : (|_T_436)} :
-                {io_mulAddResult[0], {86{doSubMags}}}) : {io_mulAddResult[32:0], {54{doSubMags}}}};	// Bitwise.scala:71:12, Cat.scala:30:58, MulAddRecFN.scala:207:46, :232:44, :237:16, :248:38, :255:{19,57}, :257:23, :262:{24,62}, :278:23, :291:11, :309:20, :310:21, :316:{21,37}, :318:32, :324:28, :328:26, :329:{39,77}, :331:{34,72}, :338:{12,28}, :339:{17,33}, :340:28, :345:17, :347:28, :360:28, :365:21, :367:{33,68}, :372:33, :376:71, :379:12, :380:17, :381:{29,64}, :385:17, :387:{29,64}, :392:36, :407:12, :408:16, :412:16, primitives.scala:79:25
+  wire [161:0] complSigSum =
+    ~{_T_75, io_mulAddResult[105:0], io_fromPreMul_bit0AlignedNegSigC};	// Cat.scala:30:58, MulAddRecFN.scala:237:16, :241:28, :257:23
+  wire [7:0]   CDom_estNormDist =
+    io_fromPreMul_CAlignDist_0 | doSubMags
+      ? io_fromPreMul_CAlignDist
+      : {2'h0, io_fromPreMul_CAlignDist[5:0] - 6'h1};	// MulAddRecFN.scala:226:37, :232:44, :266:{12,40}, :268:39
+  wire [86:0]  CDom_firstNormAbsSigSum =
+    (doSubMags | CDom_estNormDist[5]
+       ? 87'h0
+       : {_T_75, io_mulAddResult[105:75], |{|(io_mulAddResult[74:43]), |_T_436}})
+    | (~doSubMags & CDom_estNormDist[5]
+         ? {_T_75[22:0], io_mulAddResult[105:43], |_T_436}
+         : 87'h0)
+    | (doSubMags & ~(CDom_estNormDist[5])
+         ? {complSigSum[161:76], |{|(complSigSum[75:44]), |(complSigSum[43:0])}}
+         : 87'h0)
+    | (doSubMags & CDom_estNormDist[5]
+         ? {complSigSum[129:44], |(complSigSum[43:0])}
+         : 87'h0);	// Cat.scala:30:58, MulAddRecFN.scala:232:44, :237:16, :252:19, :254:15, :255:{19,57}, :257:23, :259:24, :261:15, :262:{24,62}, :266:12, :271:{12,13,46}, :272:23, :273:35, :277:{12,25}, :278:23, :286:{12,23,26}, :287:28, :288:40, :291:11, :292:{12,23}, :293:28
+  wire [7:0]   estNormDist =
+    io_fromPreMul_isCDominant ? CDom_estNormDist : estNormNeg_dist;	// MulAddRecFN.scala:266:12, :399:12, primitives.scala:79:25
+  wire [87:0]  cFirstNormAbsSigSum =
+    _T_75[2]
+      ? (io_fromPreMul_isCDominant
+           ? {1'h0, CDom_firstNormAbsSigSum}
+           : estNormNeg_dist[6]
+               ? (estNormNeg_dist[5]
+                    ? {complSigSum[66:1], 22'h0}
+                    : {complSigSum[98:12], |(complSigSum[11:1])})
+               : estNormNeg_dist[5]
+                   ? (estNormNeg_dist[4]
+                        ? {23'h0, complSigSum[107:44], |(complSigSum[43:0])}
+                        : {complSigSum[2:1], 86'h0})
+                   : {complSigSum[34:1], 54'h0})
+      : {
+          1'h0,
+          io_fromPreMul_isCDominant
+            ? CDom_firstNormAbsSigSum
+            : estNormNeg_dist[6]
+                ? (estNormNeg_dist[5]
+                     ? {io_mulAddResult[64:0], {22{doSubMags}}}
+                     : {
+                         io_mulAddResult[96:11],
+                         doSubMags
+                           ? complSigSum[11:1] == 11'h0
+                           : (|(io_mulAddResult[10:0]))
+                       })
+                : estNormNeg_dist[5]
+                    ? (estNormNeg_dist[4]
+                         ? {
+                             21'h0,
+                             _T_75[1:0],
+                             io_mulAddResult[105:43],
+                             doSubMags ? ~(|(complSigSum[43:0])) : (|_T_436)
+                           }
+                         : {io_mulAddResult[0], {86{doSubMags}}})
+                    : {io_mulAddResult[32:0], {54{doSubMags}}}
+        };	// Bitwise.scala:71:12, Cat.scala:30:58, MulAddRecFN.scala:207:46, :232:44, :237:16, :248:38, :255:{19,57}, :257:23, :262:{24,62}, :278:23, :291:11, :309:20, :310:21, :316:{21,37}, :318:32, :324:28, :328:26, :329:{39,77}, :331:{34,72}, :338:{12,28}, :339:{17,33}, :340:28, :345:17, :347:28, :360:28, :365:21, :367:{33,68}, :372:33, :376:71, :379:12, :380:17, :381:{29,64}, :385:17, :387:{29,64}, :392:36, :407:12, :408:16, :412:16, primitives.scala:79:25
   wire         doIncrSig = ~io_fromPreMul_isCDominant & ~(_T_75[2]) & doSubMags;	// MulAddRecFN.scala:232:44, :237:16, :392:36, :418:{9,40,61}
   wire [32:0]  _T_567 = $signed(33'sh100000000 >>> ~(estNormDist[4:0]));	// MulAddRecFN.scala:399:12, :419:36, :420:28, primitives.scala:68:52
-  wire [31:0]  absSigSumExtraMask = {_T_567[1], _T_567[2], _T_567[3], _T_567[4], _T_567[5], _T_567[6], _T_567[7], _T_567[8],
-                _T_567[9], _T_567[10], _T_567[11], _T_567[12], _T_567[13], _T_567[14], _T_567[15],
-                _T_567[16], _T_567[17], _T_567[18], _T_567[19], _T_567[20], _T_567[21], _T_567[22],
-                _T_567[23], _T_567[24], _T_567[25], _T_567[26], _T_567[27], _T_567[28], _T_567[29],
-                _T_567[30], _T_567[31], 1'h1};	// Bitwise.scala:102:{21,46}, :108:{18,44}, Cat.scala:30:58, MulAddRecFN.scala:231:35, primitives.scala:68:52
+  wire [31:0]  absSigSumExtraMask =
+    {
+      _T_567[1],
+      _T_567[2],
+      _T_567[3],
+      _T_567[4],
+      _T_567[5],
+      _T_567[6],
+      _T_567[7],
+      _T_567[8],
+      _T_567[9],
+      _T_567[10],
+      _T_567[11],
+      _T_567[12],
+      _T_567[13],
+      _T_567[14],
+      _T_567[15],
+      _T_567[16],
+      _T_567[17],
+      _T_567[18],
+      _T_567[19],
+      _T_567[20],
+      _T_567[21],
+      _T_567[22],
+      _T_567[23],
+      _T_567[24],
+      _T_567[25],
+      _T_567[26],
+      _T_567[27],
+      _T_567[28],
+      _T_567[29],
+      _T_567[30],
+      _T_567[31],
+      1'h1
+    };	// Bitwise.scala:102:{21,46}, :108:{18,44}, Cat.scala:30:58, MulAddRecFN.scala:231:35, primitives.scala:68:52
   wire [86:0]  _T_667 = cFirstNormAbsSigSum[87:1] >> ~(estNormDist[4:0]);	// MulAddRecFN.scala:399:12, :407:12, :419:36, :420:28, :424:{32,65}
   wire         sigX3Shift1 = _T_667[55:54] == 2'h0;	// MulAddRecFN.scala:226:37, :424:65, :436:{29,58}
   wire [13:0]  sExpX3 = io_fromPreMul_sExpSum - {6'h0, estNormDist};	// MulAddRecFN.scala:399:12, :437:40
-  wire         signY = (|(_T_667[55:53])) ? io_fromPreMul_signProd ^ (io_fromPreMul_isCDominant ? doSubMags &
-                (|io_fromPreMul_highExpC) : _T_75[2]) : roundingMode_min;	// MulAddRecFN.scala:219:46, :228:59, :232:44, :237:16, :392:36, :394:12, :395:23, :424:65, :439:{25,54}, :442:12, :444:36
+  wire         signY =
+    (|(_T_667[55:53]))
+      ? io_fromPreMul_signProd
+        ^ (io_fromPreMul_isCDominant ? doSubMags & (|io_fromPreMul_highExpC) : _T_75[2])
+      : roundingMode_min;	// MulAddRecFN.scala:219:46, :228:59, :232:44, :237:16, :392:36, :394:12, :395:23, :424:65, :439:{25,54}, :442:12, :444:36
   wire [12:0]  _T_691 = ~(sExpX3[12:0]);	// MulAddRecFN.scala:437:40, :446:27, primitives.scala:50:21
   wire [64:0]  _T_711 = $signed(65'sh10000000000000000 >>> _T_691[5:0]);	// primitives.scala:50:21, :57:26, :68:52
   wire [64:0]  _T_837 = $signed(65'sh10000000000000000 >>> _T_691[5:0]);	// primitives.scala:50:21, :57:26, :68:52
-  wire [55:0]  roundMask = {56{sExpX3[13]}} | {(_T_691[12] & _T_691[11] ? (_T_691[10] ? {~(_T_691[9] | _T_691[8] |
-                _T_691[7] | _T_691[6] ? 50'h0 : ~{_T_711[14], _T_711[15], _T_711[16], _T_711[17],
-                _T_711[18], _T_711[19], _T_711[20], _T_711[21], _T_711[22], _T_711[23], _T_711[24],
-                _T_711[25], _T_711[26], _T_711[27], _T_711[28], _T_711[29], _T_711[30], _T_711[31],
-                _T_711[32], _T_711[33], _T_711[34], _T_711[35], _T_711[36], _T_711[37], _T_711[38],
-                _T_711[39], _T_711[40], _T_711[41], _T_711[42], _T_711[43], _T_711[44], _T_711[45],
-                _T_711[46], _T_711[47], _T_711[48], _T_711[49], _T_711[50], _T_711[51], _T_711[52],
-                _T_711[53], _T_711[54], _T_711[55], _T_711[56], _T_711[57], _T_711[58], _T_711[59],
-                _T_711[60], _T_711[61], _T_711[62], _T_711[63]}), 4'hF} : {50'h0, _T_691[9] & _T_691[8] &
-                _T_691[7] & _T_691[6] ? {_T_837[0], _T_837[1], _T_837[2], _T_837[3]} : 4'h0}) : 54'h0) |
-                {53'h0, _T_667[54]}, 2'h3};	// Bitwise.scala:71:12, :101:47, :102:{21,46}, :108:{18,44}, Cat.scala:30:58, MulAddRecFN.scala:208:52, :424:65, :437:40, :448:{34,50}, :449:75, :450:26, primitives.scala:50:21, :56:25, :59:20, :61:20, :65:{17,21,36}, :68:52
-  wire [54:0]  _GEN_0 = {_T_667[53:0], doIncrSig ? (~(cFirstNormAbsSigSum[31:0]) & absSigSumExtraMask) == 32'h0 :
-                (|(cFirstNormAbsSigSum[31:0] & absSigSumExtraMask))};	// Cat.scala:30:58, CircuitMath.scala:37:22, MulAddRecFN.scala:407:12, :418:61, :424:65, :426:16, :427:{19,39,62}, :428:43, :430:61, :431:43, :434:10
+  wire [55:0]  roundMask =
+    {56{sExpX3[13]}}
+    | {
+        (_T_691[12] & _T_691[11]
+           ? (_T_691[10]
+                ? {
+                    ~(_T_691[9] | _T_691[8] | _T_691[7] | _T_691[6]
+                        ? 50'h0
+                        : ~{
+                             _T_711[14],
+                             _T_711[15],
+                             _T_711[16],
+                             _T_711[17],
+                             _T_711[18],
+                             _T_711[19],
+                             _T_711[20],
+                             _T_711[21],
+                             _T_711[22],
+                             _T_711[23],
+                             _T_711[24],
+                             _T_711[25],
+                             _T_711[26],
+                             _T_711[27],
+                             _T_711[28],
+                             _T_711[29],
+                             _T_711[30],
+                             _T_711[31],
+                             _T_711[32],
+                             _T_711[33],
+                             _T_711[34],
+                             _T_711[35],
+                             _T_711[36],
+                             _T_711[37],
+                             _T_711[38],
+                             _T_711[39],
+                             _T_711[40],
+                             _T_711[41],
+                             _T_711[42],
+                             _T_711[43],
+                             _T_711[44],
+                             _T_711[45],
+                             _T_711[46],
+                             _T_711[47],
+                             _T_711[48],
+                             _T_711[49],
+                             _T_711[50],
+                             _T_711[51],
+                             _T_711[52],
+                             _T_711[53],
+                             _T_711[54],
+                             _T_711[55],
+                             _T_711[56],
+                             _T_711[57],
+                             _T_711[58],
+                             _T_711[59],
+                             _T_711[60],
+                             _T_711[61],
+                             _T_711[62],
+                             _T_711[63]
+                           }),
+                    4'hF
+                  }
+                : {
+                    50'h0,
+                    _T_691[9] & _T_691[8] & _T_691[7] & _T_691[6]
+                      ? {_T_837[0], _T_837[1], _T_837[2], _T_837[3]}
+                      : 4'h0
+                  })
+           : 54'h0) | {53'h0, _T_667[54]},
+        2'h3
+      };	// Bitwise.scala:71:12, :101:47, :102:{21,46}, :108:{18,44}, Cat.scala:30:58, MulAddRecFN.scala:208:52, :424:65, :437:40, :448:{34,50}, :449:75, :450:26, primitives.scala:50:21, :56:25, :59:20, :61:20, :65:{17,21,36}, :68:52
+  wire [54:0]  _GEN_0 =
+    {
+      _T_667[53:0],
+      doIncrSig
+        ? (~(cFirstNormAbsSigSum[31:0]) & absSigSumExtraMask) == 32'h0
+        : (|(cFirstNormAbsSigSum[31:0] & absSigSumExtraMask))
+    };	// Cat.scala:30:58, CircuitMath.scala:37:22, MulAddRecFN.scala:407:12, :418:61, :424:65, :426:16, :427:{19,39,62}, :428:43, :430:61, :431:43, :434:10
   wire [54:0]  _GEN_1 = _GEN_0 & ~(roundMask[55:1]) & roundMask[54:0];	// MulAddRecFN.scala:434:10, :448:50, :454:{24,35}, :455:30
   wire [54:0]  _GEN_2 = _GEN_0 & roundMask[55:1];	// MulAddRecFN.scala:434:10, :448:50, :454:35, :456:34
   wire         allRoundExtra = (~_GEN_0 & roundMask[55:1]) == 55'h0;	// MulAddRecFN.scala:434:10, :448:50, :454:35, :457:{27,34,50}, :477:12
   wire         anyRound = (|_GEN_1) | (|_GEN_2);	// MulAddRecFN.scala:455:{30,46}, :456:{34,50}, :458:32
   wire         allRound = (|_GEN_1) & allRoundExtra;	// MulAddRecFN.scala:455:{30,46}, :457:50, :459:32
   wire         roundDirectUp = signY ? roundingMode_min : (&io_fromPreMul_roundingMode);	// MulAddRecFN.scala:228:59, :229:59, :442:12, :460:28
-  wire         roundUp = ~doIncrSig & roundingMode_nearest_even & (|_GEN_1) & (|_GEN_2) | ~doIncrSig & roundDirectUp
-                & anyRound | doIncrSig & allRound | doIncrSig & roundingMode_nearest_even & (|_GEN_1) |
-                doIncrSig & roundDirectUp;	// MulAddRecFN.scala:226:37, :418:61, :455:{30,46}, :456:{34,50}, :458:32, :459:32, :460:28, :462:10, :463:60, :464:49, :465:49, :466:{49,65}, :467:20
-  wire         roundEven = doIncrSig ? roundingMode_nearest_even & ~(|_GEN_1) & allRoundExtra :
-                roundingMode_nearest_even & (|_GEN_1) & ~(|_GEN_2);	// MulAddRecFN.scala:226:37, :418:61, :455:{30,46}, :456:{34,50}, :457:50, :469:12, :470:{42,56}, :471:{56,59}
+  wire         roundUp =
+    ~doIncrSig & roundingMode_nearest_even & (|_GEN_1) & (|_GEN_2) | ~doIncrSig
+    & roundDirectUp & anyRound | doIncrSig & allRound | doIncrSig
+    & roundingMode_nearest_even & (|_GEN_1) | doIncrSig & roundDirectUp;	// MulAddRecFN.scala:226:37, :418:61, :455:{30,46}, :456:{34,50}, :458:32, :459:32, :460:28, :462:10, :463:60, :464:49, :465:49, :466:{49,65}, :467:20
+  wire         roundEven =
+    doIncrSig
+      ? roundingMode_nearest_even & ~(|_GEN_1) & allRoundExtra
+      : roundingMode_nearest_even & (|_GEN_1) & ~(|_GEN_2);	// MulAddRecFN.scala:226:37, :418:61, :455:{30,46}, :456:{34,50}, :457:50, :469:12, :470:{42,56}, :471:{56,59}
   wire         inexactY = doIncrSig ? ~allRound : anyRound;	// MulAddRecFN.scala:418:61, :458:32, :459:32, :473:{27,39}
   wire [54:0]  roundUp_sigY3 = {_T_667[55], _T_667[54:1] | roundMask[55:2]} + 55'h1;	// MulAddRecFN.scala:238:50, :424:65, :448:50, :475:{18,35}
-  wire [54:0]  sigY3 = (roundUp | roundEven ? 55'h0 : _T_667[55:1] & {1'h0, ~(roundMask[55:2])}) | (roundUp ?
-                roundUp_sigY3 : 55'h0) | (roundEven ? roundUp_sigY3 & ~(roundMask[55:1]) : 55'h0);	// MulAddRecFN.scala:207:46, :424:65, :434:10, :448:50, :454:35, :466:65, :469:12, :475:{18,35}, :477:{12,46,48}, :478:{12,79}, :479:{12,51,53}
-  wire [12:0]  _GEN_3 = (sigY3[54] ? sExpX3[12:0] + 13'h1 : 13'h0) | (sigY3[53] ? sExpX3[12:0] : 13'h0) |
-                (sigY3[54:53] == 2'h0 ? sExpX3[12:0] - 13'h1 : 13'h0);	// MulAddRecFN.scala:226:37, :437:40, :478:79, :482:{12,18,41}, :483:{12,18,61}, :484:{12,19,44}, :485:20
-  wire         totalUnderflowY = (|(_T_667[55:53])) & (_GEN_3[12] | _GEN_3[11:0] < 12'h3CE);	// MulAddRecFN.scala:424:65, :439:{25,54}, :483:61, :488:21, :495:19, :496:{19,34,57}, :557:16
-  wire         roundMagUp = roundingMode_min & signY | (&io_fromPreMul_roundingMode) & ~signY;	// MulAddRecFN.scala:228:59, :229:59, :442:12, :506:{27,37,58,61}
+  wire [54:0]  sigY3 =
+    (roundUp | roundEven ? 55'h0 : _T_667[55:1] & {1'h0, ~(roundMask[55:2])})
+    | (roundUp ? roundUp_sigY3 : 55'h0)
+    | (roundEven ? roundUp_sigY3 & ~(roundMask[55:1]) : 55'h0);	// MulAddRecFN.scala:207:46, :424:65, :434:10, :448:50, :454:35, :466:65, :469:12, :475:{18,35}, :477:{12,46,48}, :478:{12,79}, :479:{12,51,53}
+  wire [12:0]  _GEN_3 =
+    (sigY3[54] ? sExpX3[12:0] + 13'h1 : 13'h0) | (sigY3[53] ? sExpX3[12:0] : 13'h0)
+    | (sigY3[54:53] == 2'h0 ? sExpX3[12:0] - 13'h1 : 13'h0);	// MulAddRecFN.scala:226:37, :437:40, :478:79, :482:{12,18,41}, :483:{12,18,61}, :484:{12,19,44}, :485:20
+  wire         totalUnderflowY =
+    (|(_T_667[55:53])) & (_GEN_3[12] | _GEN_3[11:0] < 12'h3CE);	// MulAddRecFN.scala:424:65, :439:{25,54}, :483:61, :488:21, :495:19, :496:{19,34,57}, :557:16
+  wire         roundMagUp =
+    roundingMode_min & signY | (&io_fromPreMul_roundingMode) & ~signY;	// MulAddRecFN.scala:228:59, :229:59, :442:12, :506:{27,37,58,61}
   wire         overflowY_roundMagUp = roundingMode_nearest_even | roundMagUp;	// MulAddRecFN.scala:226:37, :506:37, :507:58
-  wire         mulSpecial = (&(io_fromPreMul_highExpA[2:1])) | (&(io_fromPreMul_highExpB[2:1]));	// MulAddRecFN.scala:208:{45,52}, :214:{45,52}, :511:33
-  wire         notSpecial_addZeros = io_fromPreMul_isZeroProd & ~(|io_fromPreMul_highExpC);	// MulAddRecFN.scala:219:46, :513:56
-  wire         commonCase = ~(mulSpecial | (&(io_fromPreMul_highExpC[2:1]))) & ~notSpecial_addZeros;	// MulAddRecFN.scala:220:{45,52}, :511:33, :512:33, :513:56, :514:{22,35,38}
+  wire         mulSpecial =
+    (&(io_fromPreMul_highExpA[2:1])) | (&(io_fromPreMul_highExpB[2:1]));	// MulAddRecFN.scala:208:{45,52}, :214:{45,52}, :511:33
+  wire         notSpecial_addZeros =
+    io_fromPreMul_isZeroProd & ~(|io_fromPreMul_highExpC);	// MulAddRecFN.scala:219:46, :513:56
+  wire         commonCase =
+    ~(mulSpecial | (&(io_fromPreMul_highExpC[2:1]))) & ~notSpecial_addZeros;	// MulAddRecFN.scala:220:{45,52}, :511:33, :512:33, :513:56, :514:{22,35,38}
   wire         _T_990 = isInfA | isInfB;	// MulAddRecFN.scala:209:29, :215:29, :518:46
-  wire         notSigNaN_invalid = isInfA & io_fromPreMul_highExpB == 3'h0 | io_fromPreMul_highExpA == 3'h0 & isInfB | ~isNaNA
-                & ~isNaNB & _T_990 & isInfC & doSubMags;	// MulAddRecFN.scala:207:46, :209:29, :210:29, :213:46, :215:29, :216:29, :221:29, :232:44, :517:{17,41,52}, :518:{14,26,46,67}
+  wire         notSigNaN_invalid =
+    isInfA & io_fromPreMul_highExpB == 3'h0 | io_fromPreMul_highExpA == 3'h0 & isInfB
+    | ~isNaNA & ~isNaNB & _T_990 & isInfC & doSubMags;	// MulAddRecFN.scala:207:46, :209:29, :210:29, :213:46, :215:29, :216:29, :221:29, :232:44, :517:{17,41,52}, :518:{14,26,46,67}
   wire         overflow = commonCase & _GEN_3[12:10] == 3'h3;	// MulAddRecFN.scala:483:61, :492:{27,56}, :514:35, :520:32
   wire         pegMinFiniteMagOut = commonCase & totalUnderflowY & roundMagUp;	// MulAddRecFN.scala:495:19, :506:37, :514:35, :526:60
   wire         pegMaxFiniteMagOut = overflow & ~overflowY_roundMagUp;	// MulAddRecFN.scala:507:58, :520:32, :527:{39,42}
   wire         notNaN_isInfOut = _T_990 | isInfC | overflow & overflowY_roundMagUp;	// MulAddRecFN.scala:221:29, :507:58, :518:46, :520:32, :529:{36,49}
   wire         isNaNOut = isNaNA | isNaNB | isNaNC | notSigNaN_invalid;	// MulAddRecFN.scala:210:29, :216:29, :222:29, :517:52, :530:47
-  assign io_out = {~isNaNOut & (~doSubMags & io_fromPreMul_opSignC | mulSpecial &
-                ~(&(io_fromPreMul_highExpC[2:1])) & io_fromPreMul_signProd | ~mulSpecial &
-                (&(io_fromPreMul_highExpC[2:1])) & io_fromPreMul_opSignC | ~mulSpecial &
-                notSpecial_addZeros & doSubMags & roundingMode_min) | commonCase & signY, _GEN_3[11:0] &
-                ~(notSpecial_addZeros | ~(|(_T_667[55:53])) | totalUnderflowY ? 12'hE00 : 12'h0) &
-                ~(pegMinFiniteMagOut ? 12'hC31 : 12'h0) & {1'h1, ~pegMaxFiniteMagOut, 10'h3FF} & {2'h3,
-                ~notNaN_isInfOut, 9'h1FF} | (pegMinFiniteMagOut ? 12'h3CE : 12'h0) | (pegMaxFiniteMagOut ?
-                12'hBFF : 12'h0) | (notNaN_isInfOut ? 12'hC00 : 12'h0) | (isNaNOut ? 12'hE00 : 12'h0),
-                (totalUnderflowY & roundMagUp | isNaNOut ? {isNaNOut, 51'h0} : sigX3Shift1 ? sigY3[51:0] :
-                sigY3[52:1]) | {52{pegMaxFiniteMagOut}}};	// Bitwise.scala:71:12, Cat.scala:30:58, MulAddRecFN.scala:208:52, :220:{45,52}, :228:59, :231:35, :232:44, :271:13, :424:65, :436:58, :439:{25,54}, :442:12, :478:79, :483:61, :488:21, :490:{12,31,55}, :495:19, :506:37, :511:33, :513:56, :514:35, :525:40, :526:60, :527:39, :529:36, :530:47, :533:51, :534:{24,51}, :535:{10,51,78}, :536:59, :538:{20,31,55,70}, :541:{14,18}, :545:{14,18}, :546:19, :549:{14,18}, :552:17, :553:{14,18}, :557:16, :558:16, :562:16, :565:15, :566:16, :568:{12,30,45}, :569:16, :571:11
-  assign io_exceptionFlags = {isNaNA & ~io_fromPreMul_isNaN_isQuietNaNA | isNaNB & ~io_fromPreMul_isNaN_isQuietNaNB |
-                isNaNC & ~io_fromPreMul_isNaN_isQuietNaNC | notSigNaN_invalid, 1'h0, overflow, commonCase &
-                inexactY & (sExpX3[13] | sExpX3[12:0] <= {2'h0, sigX3Shift1 ? 11'h402 : 11'h401}), overflow
-                | commonCase & inexactY};	// Cat.scala:30:58, MulAddRecFN.scala:207:46, :210:29, :211:{28,31}, :216:29, :217:{28,31}, :222:29, :223:{28,31}, :226:37, :436:58, :437:40, :446:27, :448:34, :473:27, :499:35, :500:29, :501:26, :514:35, :517:52, :519:55, :520:32, :521:32, :522:{28,43}
+  assign io_out =
+    {
+      ~isNaNOut
+        & (~doSubMags & io_fromPreMul_opSignC | mulSpecial
+           & ~(&(io_fromPreMul_highExpC[2:1])) & io_fromPreMul_signProd | ~mulSpecial
+           & (&(io_fromPreMul_highExpC[2:1])) & io_fromPreMul_opSignC | ~mulSpecial
+           & notSpecial_addZeros & doSubMags & roundingMode_min) | commonCase & signY,
+      _GEN_3[11:0]
+        & ~(notSpecial_addZeros | ~(|(_T_667[55:53])) | totalUnderflowY ? 12'hE00 : 12'h0)
+        & ~(pegMinFiniteMagOut ? 12'hC31 : 12'h0) & {1'h1, ~pegMaxFiniteMagOut, 10'h3FF}
+        & {2'h3, ~notNaN_isInfOut, 9'h1FF} | (pegMinFiniteMagOut ? 12'h3CE : 12'h0)
+        | (pegMaxFiniteMagOut ? 12'hBFF : 12'h0) | (notNaN_isInfOut ? 12'hC00 : 12'h0)
+        | (isNaNOut ? 12'hE00 : 12'h0),
+      (totalUnderflowY & roundMagUp | isNaNOut
+         ? {isNaNOut, 51'h0}
+         : sigX3Shift1 ? sigY3[51:0] : sigY3[52:1]) | {52{pegMaxFiniteMagOut}}
+    };	// Bitwise.scala:71:12, Cat.scala:30:58, MulAddRecFN.scala:208:52, :220:{45,52}, :228:59, :231:35, :232:44, :271:13, :424:65, :436:58, :439:{25,54}, :442:12, :478:79, :483:61, :488:21, :490:{12,31,55}, :495:19, :506:37, :511:33, :513:56, :514:35, :525:40, :526:60, :527:39, :529:36, :530:47, :533:51, :534:{24,51}, :535:{10,51,78}, :536:59, :538:{20,31,55,70}, :541:{14,18}, :545:{14,18}, :546:19, :549:{14,18}, :552:17, :553:{14,18}, :557:16, :558:16, :562:16, :565:15, :566:16, :568:{12,30,45}, :569:16, :571:11
+  assign io_exceptionFlags =
+    {
+      isNaNA & ~io_fromPreMul_isNaN_isQuietNaNA | isNaNB
+        & ~io_fromPreMul_isNaN_isQuietNaNB | isNaNC & ~io_fromPreMul_isNaN_isQuietNaNC
+        | notSigNaN_invalid,
+      1'h0,
+      overflow,
+      commonCase & inexactY
+        & (sExpX3[13] | sExpX3[12:0] <= {2'h0, sigX3Shift1 ? 11'h402 : 11'h401}),
+      overflow | commonCase & inexactY
+    };	// Cat.scala:30:58, MulAddRecFN.scala:207:46, :210:29, :211:{28,31}, :216:29, :217:{28,31}, :222:29, :223:{28,31}, :226:37, :436:58, :437:40, :446:27, :448:34, :473:27, :499:35, :500:29, :501:26, :514:35, :517:52, :519:55, :520:32, :521:32, :522:{28,43}
 endmodule
```

