#! /mingw64/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1391-gd480c4d7d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_000002a3e1488150 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v000002a3e14fc0b0_0 .net "DataAdr", 31 0, v000002a3e14ed460_0;  1 drivers
v000002a3e14fcb50_0 .net "MemWrite", 0 0, v000002a3e1452ff0_0;  1 drivers
v000002a3e14fb610_0 .net "WriteData", 31 0, v000002a3e14f2d80_0;  1 drivers
v000002a3e14fb9d0_0 .var "clk", 0 0;
v000002a3e14fbf70_0 .var "reset", 0 0;
E_000002a3e14703d0 .event negedge, v000002a3e147c370_0;
S_000002a3e13fee00 .scope module, "dut" "top" 2 7, 3 1 0, S_000002a3e1488150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000002a3e14fbe30_0 .net "DataAdr", 31 0, v000002a3e14ed460_0;  alias, 1 drivers
v000002a3e14fb390_0 .net "Instr", 31 0, L_000002a3e155fa80;  1 drivers
v000002a3e14fc010_0 .net "MemWrite", 0 0, v000002a3e1452ff0_0;  alias, 1 drivers
v000002a3e14fb4d0_0 .net "PC", 31 0, v000002a3e14f4d90_0;  1 drivers
v000002a3e14fb570_0 .net "ReadData", 31 0, L_000002a3e155f700;  1 drivers
v000002a3e14fc790_0 .net "WriteData", 31 0, v000002a3e14f2d80_0;  alias, 1 drivers
v000002a3e14fb890_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  1 drivers
v000002a3e14fb930_0 .net "reset", 0 0, v000002a3e14fbf70_0;  1 drivers
S_000002a3e13fef90 .scope module, "arm" "arm" 3 16, 4 1 0, S_000002a3e13fee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v000002a3e14fa4e0_0 .net "ALUControl", 1 0, v000002a3e147b8d0_0;  1 drivers
v000002a3e14fa580_0 .net "ALUFlags", 3 0, L_000002a3e155e710;  1 drivers
v000002a3e14fa8a0_0 .net "ALUResult", 31 0, v000002a3e14ed460_0;  alias, 1 drivers
v000002a3e14fcdd0_0 .net "ALUSrc", 0 0, v000002a3e147c050_0;  1 drivers
v000002a3e14fb7f0_0 .net "BranchTakenE", 0 0, L_000002a3e1450f40;  1 drivers
v000002a3e14fd690_0 .net "FlushD", 0 0, L_000002a3e155d590;  1 drivers
v000002a3e14fd730_0 .net "FlushE", 0 0, L_000002a3e155d450;  1 drivers
v000002a3e14fc150_0 .net "ForwardAE", 1 0, v000002a3e14f9ea0_0;  1 drivers
v000002a3e14fba70_0 .net "ForwardBE", 1 0, v000002a3e14fae40_0;  1 drivers
v000002a3e14fb6b0_0 .net "ImmSrc", 1 0, L_000002a3e14fc330;  1 drivers
v000002a3e14fd5f0_0 .net "Instr", 31 0, L_000002a3e155fa80;  alias, 1 drivers
v000002a3e14fcc90_0 .net "InstrD", 31 0, v000002a3e14f2b00_0;  1 drivers
v000002a3e14fb110_0 .net "Match_12D_E", 0 0, L_000002a3e155d6d0;  1 drivers
v000002a3e14fd550_0 .net "Match_1E_M", 0 0, L_000002a3e155e030;  1 drivers
v000002a3e14fce70_0 .net "Match_1E_W", 0 0, L_000002a3e155df90;  1 drivers
v000002a3e14fca10_0 .net "Match_2E_M", 0 0, L_000002a3e155c5f0;  1 drivers
v000002a3e14fcf10_0 .net "Match_2E_W", 0 0, L_000002a3e155b150;  1 drivers
v000002a3e14fd190_0 .net "MemWrite", 0 0, v000002a3e1452ff0_0;  alias, 1 drivers
v000002a3e14fbed0_0 .net "MemtoRegE", 0 0, v000002a3e144a7a0_0;  1 drivers
v000002a3e14fd870_0 .net "MemtoRegW", 0 0, v000002a3e14654f0_0;  1 drivers
v000002a3e14fc1f0_0 .net "PC", 31 0, v000002a3e14f4d90_0;  alias, 1 drivers
v000002a3e14fc650_0 .net "PCSrcW", 0 0, v000002a3e1464550_0;  1 drivers
v000002a3e14fcfb0_0 .net "PCWrPendingF", 0 0, L_000002a3e14fe590;  1 drivers
v000002a3e14fb750_0 .net "ReadData", 31 0, L_000002a3e155f700;  alias, 1 drivers
v000002a3e14fd230_0 .net "RegSrc", 1 0, L_000002a3e14fc830;  1 drivers
o000002a3e148d5d8 .functor BUFZ 1, C4<z>; HiZ drive
v000002a3e14fd4b0_0 .net "RegWrite", 0 0, o000002a3e148d5d8;  0 drivers
v000002a3e14fd7d0_0 .net "RegWriteM", 0 0, v000002a3e14e9c60_0;  1 drivers
v000002a3e14fbb10_0 .net "RegWriteW", 0 0, v000002a3e14eae80_0;  1 drivers
v000002a3e14fb430_0 .net "StallD", 0 0, L_000002a3e155f690;  1 drivers
v000002a3e14fc6f0_0 .net "StallF", 0 0, L_000002a3e155ca50;  1 drivers
v000002a3e14fb1b0_0 .net "WriteData", 31 0, v000002a3e14f2d80_0;  alias, 1 drivers
v000002a3e14fb250_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14fd0f0_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
L_000002a3e14fde10 .part v000002a3e14f2b00_0, 12, 20;
S_000002a3e13f75b0 .scope module, "c" "controller" 4 44, 5 1 0, S_000002a3e13fef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrcD";
    .port_info 5 /OUTPUT 1 "RegWriteW";
    .port_info 6 /OUTPUT 2 "ImmSrcD";
    .port_info 7 /OUTPUT 1 "ALUSrcE";
    .port_info 8 /OUTPUT 2 "ALUControlE";
    .port_info 9 /OUTPUT 1 "MemWriteM";
    .port_info 10 /OUTPUT 1 "MemtoRegE";
    .port_info 11 /OUTPUT 1 "MemtoRegW";
    .port_info 12 /OUTPUT 1 "PCSrcW";
    .port_info 13 /OUTPUT 1 "RegWriteM";
    .port_info 14 /OUTPUT 1 "BranchTakenE";
    .port_info 15 /OUTPUT 1 "PCWrPendingF";
    .port_info 16 /INPUT 1 "FlushE";
L_000002a3e1477e90 .functor NOT 1, L_000002a3e155d450, C4<0>, C4<0>, C4<0>;
L_000002a3e1478210 .functor NOT 1, L_000002a3e155d450, C4<0>, C4<0>, C4<0>;
L_000002a3e1478600 .functor NOT 1, L_000002a3e155d450, C4<0>, C4<0>, C4<0>;
L_000002a3e1477fe0 .functor NOT 1, L_000002a3e155d450, C4<0>, C4<0>, C4<0>;
L_000002a3e14782f0 .functor NOT 1, L_000002a3e155d450, C4<0>, C4<0>, C4<0>;
L_000002a3e1478360 .functor NOT 1, L_000002a3e155d450, C4<0>, C4<0>, C4<0>;
L_000002a3e1450fb0 .functor NOT 1, L_000002a3e155d450, C4<0>, C4<0>, C4<0>;
L_000002a3e1450d80 .functor NOT 1, L_000002a3e155d450, C4<0>, C4<0>, C4<0>;
L_000002a3e1450990 .functor NOT 1, L_000002a3e155d450, C4<0>, C4<0>, C4<0>;
L_000002a3e14501b0 .functor NOT 1, L_000002a3e155d450, C4<0>, C4<0>, C4<0>;
v000002a3e14ebd10_0 .net "ALUControlD", 1 0, v000002a3e14ec030_0;  1 drivers
v000002a3e14eb4f0_0 .net "ALUControlE", 1 0, v000002a3e147b8d0_0;  alias, 1 drivers
v000002a3e14ec670_0 .net "ALUFlags", 3 0, L_000002a3e155e710;  alias, 1 drivers
v000002a3e14ebef0_0 .net "ALUFlagsResult", 3 0, L_000002a3e14fe6d0;  1 drivers
v000002a3e14ec210_0 .net "ALUSrcD", 0 0, L_000002a3e14fbc50;  1 drivers
v000002a3e14eb3b0_0 .net "ALUSrcE", 0 0, v000002a3e147c050_0;  alias, 1 drivers
v000002a3e14eb450_0 .net "BranchD", 0 0, L_000002a3e14fcbf0;  1 drivers
v000002a3e14eb6d0_0 .net "BranchE", 0 0, v000002a3e147c690_0;  1 drivers
v000002a3e14ec2b0_0 .net "BranchTakenE", 0 0, L_000002a3e1450f40;  alias, 1 drivers
v000002a3e14ec990_0 .net "CondE", 3 0, v000002a3e147b3d0_0;  1 drivers
v000002a3e14ecf30_0 .net "FlagWriteD", 1 0, v000002a3e14eca30_0;  1 drivers
v000002a3e14eb810_0 .net "FlagWriteE", 1 0, v000002a3e14525f0_0;  1 drivers
v000002a3e14eb8b0_0 .net "FlagsE", 3 0, v000002a3e1452eb0_0;  1 drivers
v000002a3e14ecad0_0 .net "FlushE", 0 0, L_000002a3e155d450;  alias, 1 drivers
v000002a3e14ebb30_0 .net "ImmSrcD", 1 0, L_000002a3e14fc330;  alias, 1 drivers
v000002a3e14ec710_0 .net "Instr", 31 12, L_000002a3e14fde10;  1 drivers
v000002a3e14ec850_0 .net "MemWriteBM", 0 0, L_000002a3e1450370;  1 drivers
v000002a3e14ecb70_0 .net "MemWriteD", 0 0, L_000002a3e14fc5b0;  1 drivers
v000002a3e14eccb0_0 .net "MemWriteE", 0 0, v000002a3e1452f50_0;  1 drivers
v000002a3e14ecdf0_0 .net "MemWriteM", 0 0, v000002a3e1452ff0_0;  alias, 1 drivers
v000002a3e14eb090_0 .net "MemtoRegD", 0 0, L_000002a3e14fc3d0;  1 drivers
v000002a3e14eb130_0 .net "MemtoRegE", 0 0, v000002a3e144a7a0_0;  alias, 1 drivers
v000002a3e14eb1d0_0 .net "MemtoRegM", 0 0, v000002a3e144a660_0;  1 drivers
v000002a3e14eb270_0 .net "MemtoRegW", 0 0, v000002a3e14654f0_0;  alias, 1 drivers
v000002a3e14eb310_0 .net "PCSD", 0 0, L_000002a3e1477e20;  1 drivers
v000002a3e14eb950_0 .net "PCSE", 0 0, v000002a3e144a8e0_0;  1 drivers
v000002a3e14eb9f0_0 .net "PCSrcE", 0 0, L_000002a3e1450ed0;  1 drivers
v000002a3e14ebbd0_0 .net "PCSrcM", 0 0, v000002a3e144a3e0_0;  1 drivers
v000002a3e14ebdb0_0 .net "PCSrcW", 0 0, v000002a3e1464550_0;  alias, 1 drivers
v000002a3e14ec350_0 .net "PCWrPendingF", 0 0, L_000002a3e14fe590;  alias, 1 drivers
v000002a3e14ec3f0_0 .net "RegSrcD", 1 0, L_000002a3e14fc830;  alias, 1 drivers
v000002a3e14eeea0_0 .net "RegWriteBM", 0 0, L_000002a3e1450300;  1 drivers
v000002a3e14ed280_0 .net "RegWriteD", 0 0, L_000002a3e14fc470;  1 drivers
v000002a3e14ee900_0 .net "RegWriteE", 0 0, v000002a3e14e9260_0;  1 drivers
v000002a3e14ee9a0_0 .net "RegWriteM", 0 0, v000002a3e14e9c60_0;  alias, 1 drivers
v000002a3e14eed60_0 .net "RegWriteW", 0 0, v000002a3e14eae80_0;  alias, 1 drivers
v000002a3e14ed640_0 .net *"_ivl_28", 0 0, L_000002a3e14fdaf0;  1 drivers
v000002a3e14edfa0_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14edaa0_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
L_000002a3e14feef0 .part L_000002a3e14fde10, 14, 2;
L_000002a3e14fef90 .part L_000002a3e14fde10, 8, 6;
L_000002a3e14fe1d0 .part L_000002a3e14fde10, 0, 4;
L_000002a3e14fe270 .part L_000002a3e14fde10, 16, 4;
L_000002a3e14fdaf0 .arith/sum 1, L_000002a3e1477e20, v000002a3e144a8e0_0;
L_000002a3e14fe590 .arith/sum 1, L_000002a3e14fdaf0, v000002a3e144a3e0_0;
S_000002a3e13f7740 .scope module, "ModAluControlE" "flopenr" 5 125, 6 1 0, S_000002a3e13f75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_000002a3e14706d0 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000010>;
v000002a3e147c370_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e147bc90_0 .net "d", 1 0, v000002a3e14ec030_0;  alias, 1 drivers
v000002a3e147ac50_0 .net "en", 0 0, L_000002a3e14782f0;  1 drivers
v000002a3e147b8d0_0 .var "q", 1 0;
v000002a3e147c550_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
E_000002a3e146fa50 .event posedge, v000002a3e147c550_0, v000002a3e147c370_0;
S_000002a3e13f0b90 .scope module, "ModAluSrcE" "flopenr" 5 141, 6 1 0, S_000002a3e13f75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_000002a3e146fa90 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v000002a3e147aed0_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e147af70_0 .net "d", 0 0, L_000002a3e14fbc50;  alias, 1 drivers
v000002a3e147b6f0_0 .net "en", 0 0, L_000002a3e1450fb0;  1 drivers
v000002a3e147c050_0 .var "q", 0 0;
v000002a3e147bdd0_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e13f0d20 .scope module, "ModBranchE" "flopenr" 5 133, 6 1 0, S_000002a3e13f75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_000002a3e1470450 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v000002a3e147b290_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e147c410_0 .net "d", 0 0, L_000002a3e14fcbf0;  alias, 1 drivers
v000002a3e147c730_0 .net "en", 0 0, L_000002a3e1478360;  1 drivers
v000002a3e147c690_0 .var "q", 0 0;
v000002a3e147b970_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e13f30a0 .scope module, "ModCondE" "flopenr" 5 157, 6 1 0, S_000002a3e13f75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /OUTPUT 4 "q";
P_000002a3e1470690 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000100>;
v000002a3e147aa70_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e147b150_0 .net "d", 3 0, L_000002a3e14fe270;  1 drivers
v000002a3e147b1f0_0 .net "en", 0 0, L_000002a3e1450990;  1 drivers
v000002a3e147b3d0_0 .var "q", 3 0;
v000002a3e147b470_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e13f3230 .scope module, "ModFlagWriteE" "flopenr" 5 149, 6 1 0, S_000002a3e13f75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_000002a3e146fb10 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000010>;
v000002a3e1452230_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e1452af0_0 .net "d", 1 0, v000002a3e14eca30_0;  alias, 1 drivers
v000002a3e14533b0_0 .net "en", 0 0, L_000002a3e1450d80;  1 drivers
v000002a3e14525f0_0 .var "q", 1 0;
v000002a3e14522d0_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e13ef680 .scope module, "ModFlagsE" "flopenr" 5 165, 6 1 0, S_000002a3e13f75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /OUTPUT 4 "q";
P_000002a3e1470710 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000100>;
v000002a3e14539f0_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e1453630_0 .net "d", 3 0, L_000002a3e14fe6d0;  alias, 1 drivers
v000002a3e1453450_0 .net "en", 0 0, L_000002a3e14501b0;  1 drivers
v000002a3e1452eb0_0 .var "q", 3 0;
v000002a3e1453a90_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e13ef810 .scope module, "ModMemWriteE" "flopenr" 5 117, 6 1 0, S_000002a3e13f75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_000002a3e146fe10 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v000002a3e1452730_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e1453b30_0 .net "d", 0 0, L_000002a3e14fc5b0;  alias, 1 drivers
v000002a3e1452b90_0 .net "en", 0 0, L_000002a3e1477fe0;  1 drivers
v000002a3e1452f50_0 .var "q", 0 0;
v000002a3e1453bd0_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e13ed170 .scope module, "ModMemWriteM" "flopr" 5 209, 7 1 0, S_000002a3e13f75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_000002a3e146fbd0 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000001>;
v000002a3e14531d0_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e1452910_0 .net "d", 0 0, L_000002a3e1450370;  alias, 1 drivers
v000002a3e1452ff0_0 .var "q", 0 0;
v000002a3e1453d10_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e13ed300 .scope module, "ModMemtoRegE" "flopenr" 5 109, 6 1 0, S_000002a3e13f75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_000002a3e1470850 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v000002a3e1453db0_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e1453e50_0 .net "d", 0 0, L_000002a3e14fc3d0;  alias, 1 drivers
v000002a3e144a520_0 .net "en", 0 0, L_000002a3e1478600;  1 drivers
v000002a3e144a7a0_0 .var "q", 0 0;
v000002a3e144a020_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e13e9840 .scope module, "ModMemtoregM" "flopr" 5 217, 7 1 0, S_000002a3e13f75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_000002a3e1470750 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000001>;
v000002a3e144ac00_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e144aa20_0 .net "d", 0 0, v000002a3e144a7a0_0;  alias, 1 drivers
v000002a3e144a660_0 .var "q", 0 0;
v000002a3e144a700_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e13e99d0 .scope module, "ModPCSE" "flopenr" 5 93, 6 1 0, S_000002a3e13f75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_000002a3e1470790 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v000002a3e144aac0_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e144ad40_0 .net "d", 0 0, L_000002a3e1477e20;  alias, 1 drivers
v000002a3e144a200_0 .net "en", 0 0, L_000002a3e1477e90;  1 drivers
v000002a3e144a8e0_0 .var "q", 0 0;
v000002a3e144ae80_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e13df8e0 .scope module, "ModPCSrcM" "flopr" 5 195, 7 1 0, S_000002a3e13f75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_000002a3e146fed0 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000001>;
v000002a3e144a0c0_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e144a2a0_0 .net "d", 0 0, L_000002a3e1450ed0;  alias, 1 drivers
v000002a3e144a3e0_0 .var "q", 0 0;
v000002a3e1465450_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e14e8cf0 .scope module, "ModRegMemtoRegW" "flopr" 5 240, 7 1 0, S_000002a3e13f75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_000002a3e14707d0 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000001>;
v000002a3e1464ff0_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e1465130_0 .net "d", 0 0, v000002a3e144a660_0;  alias, 1 drivers
v000002a3e14654f0_0 .var "q", 0 0;
v000002a3e1463bf0_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e14e8e80 .scope module, "ModRegPCSrcW" "flopr" 5 226, 7 1 0, S_000002a3e13f75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_000002a3e146fc10 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000001>;
v000002a3e14642d0_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14644b0_0 .net "d", 0 0, v000002a3e144a3e0_0;  alias, 1 drivers
v000002a3e1464550_0 .var "q", 0 0;
v000002a3e14ea8e0_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e14e8200 .scope module, "ModRegWriteE" "flopenr" 5 101, 6 1 0, S_000002a3e13f75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_000002a3e1470810 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v000002a3e14e9d00_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14e9760_0 .net "d", 0 0, L_000002a3e14fc470;  alias, 1 drivers
v000002a3e14ea020_0 .net "en", 0 0, L_000002a3e1478210;  1 drivers
v000002a3e14e9260_0 .var "q", 0 0;
v000002a3e14ead40_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e14e89d0 .scope module, "ModRegWriteM" "flopr" 5 202, 7 1 0, S_000002a3e13f75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_000002a3e146f950 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000001>;
v000002a3e14ea2a0_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14e9e40_0 .net "d", 0 0, L_000002a3e1450300;  alias, 1 drivers
v000002a3e14e9c60_0 .var "q", 0 0;
v000002a3e14ea340_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e14e8070 .scope module, "ModRegWriteW" "flopr" 5 233, 7 1 0, S_000002a3e13f75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_000002a3e146f990 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000001>;
v000002a3e14e9120_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14eac00_0 .net "d", 0 0, v000002a3e14e9c60_0;  alias, 1 drivers
v000002a3e14eae80_0 .var "q", 0 0;
v000002a3e14e9300_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e14e8b60 .scope module, "cl" "condunit" 5 174, 8 1 0, S_000002a3e13f75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "FlagsE";
    .port_info 4 /INPUT 4 "ALUFlags";
    .port_info 5 /INPUT 2 "FlagW";
    .port_info 6 /OUTPUT 4 "ALUFlagsResult";
    .port_info 7 /INPUT 1 "PCS";
    .port_info 8 /INPUT 1 "RegW";
    .port_info 9 /INPUT 1 "MemW";
    .port_info 10 /INPUT 1 "Branch";
    .port_info 11 /OUTPUT 1 "PCSrc";
    .port_info 12 /OUTPUT 1 "RegWrite";
    .port_info 13 /OUTPUT 1 "MemWrite";
    .port_info 14 /OUTPUT 1 "BranchTakenE";
L_000002a3e14507d0 .functor AND 2, v000002a3e14525f0_0, L_000002a3e14fdd70, C4<11>, C4<11>;
L_000002a3e1450ed0 .functor AND 1, v000002a3e144a8e0_0, v000002a3e14ea480_0, C4<1>, C4<1>;
L_000002a3e1450f40 .functor AND 1, v000002a3e147c690_0, v000002a3e14ea480_0, C4<1>, C4<1>;
L_000002a3e1450300 .functor AND 1, v000002a3e14e9260_0, v000002a3e14ea480_0, C4<1>, C4<1>;
L_000002a3e1450370 .functor AND 1, v000002a3e1452f50_0, v000002a3e14ea480_0, C4<1>, C4<1>;
v000002a3e14e99e0_0 .net "ALUFlags", 3 0, L_000002a3e155e710;  alias, 1 drivers
v000002a3e14e9620_0 .net "ALUFlagsResult", 3 0, L_000002a3e14fe6d0;  alias, 1 drivers
v000002a3e14e96c0_0 .net "Branch", 0 0, v000002a3e147c690_0;  alias, 1 drivers
v000002a3e14e9da0_0 .net "BranchTakenE", 0 0, L_000002a3e1450f40;  alias, 1 drivers
v000002a3e14e9ee0_0 .net "Cond", 3 0, v000002a3e147b3d0_0;  alias, 1 drivers
v000002a3e14e9a80_0 .net "CondEx", 0 0, v000002a3e14ea480_0;  1 drivers
v000002a3e14e9b20_0 .net "FlagW", 1 0, v000002a3e14525f0_0;  alias, 1 drivers
v000002a3e14e9f80_0 .net "FlagWrite", 0 0, L_000002a3e14fe310;  1 drivers
v000002a3e14ea0c0_0 .net "FlagsE", 3 0, v000002a3e1452eb0_0;  alias, 1 drivers
v000002a3e14ea160_0 .net "MemW", 0 0, v000002a3e1452f50_0;  alias, 1 drivers
v000002a3e14ea980_0 .net "MemWrite", 0 0, L_000002a3e1450370;  alias, 1 drivers
v000002a3e14ea5c0_0 .net "PCS", 0 0, v000002a3e144a8e0_0;  alias, 1 drivers
v000002a3e14ea700_0 .net "PCSrc", 0 0, L_000002a3e1450ed0;  alias, 1 drivers
v000002a3e14ea200_0 .net "RegW", 0 0, v000002a3e14e9260_0;  alias, 1 drivers
v000002a3e14ea7a0_0 .net "RegWrite", 0 0, L_000002a3e1450300;  alias, 1 drivers
v000002a3e14ea840_0 .net *"_ivl_0", 1 0, L_000002a3e14fdd70;  1 drivers
v000002a3e14eaa20_0 .net *"_ivl_2", 1 0, L_000002a3e14507d0;  1 drivers
v000002a3e14eaac0_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14eab60_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
L_000002a3e14fdd70 .concat [ 1 1 0 0], v000002a3e14ea480_0, v000002a3e14ea480_0;
L_000002a3e14fe310 .part L_000002a3e14507d0, 0, 1;
L_000002a3e14fedb0 .part v000002a3e1452eb0_0, 2, 2;
L_000002a3e14fe630 .part L_000002a3e155e710, 2, 2;
L_000002a3e14fdeb0 .part v000002a3e14525f0_0, 1, 1;
L_000002a3e14fda50 .part v000002a3e1452eb0_0, 0, 2;
L_000002a3e14fed10 .part L_000002a3e155e710, 0, 2;
L_000002a3e14fe950 .part v000002a3e14525f0_0, 0, 1;
L_000002a3e14fe6d0 .concat8 [ 2 2 0 0], L_000002a3e14fdf50, L_000002a3e14fe770;
S_000002a3e14e8390 .scope module, "Flags_first" "mux2" 8 45, 9 1 0, S_000002a3e14e8b60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "d0";
    .port_info 1 /INPUT 2 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 2 "y";
P_000002a3e146f9d0 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000000010>;
v000002a3e14e98a0_0 .net "d0", 1 0, L_000002a3e14fedb0;  1 drivers
v000002a3e14ea660_0 .net "d1", 1 0, L_000002a3e14fe630;  1 drivers
v000002a3e14e94e0_0 .net "s", 0 0, L_000002a3e14fdeb0;  1 drivers
v000002a3e14ea3e0_0 .net "y", 1 0, L_000002a3e14fe770;  1 drivers
L_000002a3e14fe770 .functor MUXZ 2, L_000002a3e14fedb0, L_000002a3e14fe630, L_000002a3e14fdeb0, C4<>;
S_000002a3e14e8520 .scope module, "Flags_second" "mux2" 8 52, 9 1 0, S_000002a3e14e8b60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "d0";
    .port_info 1 /INPUT 2 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 2 "y";
P_000002a3e146ff50 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000000010>;
v000002a3e14eaca0_0 .net "d0", 1 0, L_000002a3e14fda50;  1 drivers
v000002a3e14eaf20_0 .net "d1", 1 0, L_000002a3e14fed10;  1 drivers
v000002a3e14eade0_0 .net "s", 0 0, L_000002a3e14fe950;  1 drivers
v000002a3e14ea520_0 .net "y", 1 0, L_000002a3e14fdf50;  1 drivers
L_000002a3e14fdf50 .functor MUXZ 2, L_000002a3e14fda50, L_000002a3e14fed10, L_000002a3e14fe950, C4<>;
S_000002a3e14e86b0 .scope module, "cc" "condcheck" 8 37, 10 1 0, S_000002a3e14e8b60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_000002a3e1450df0 .functor BUFZ 4, L_000002a3e14fe6d0, C4<0000>, C4<0000>, C4<0000>;
L_000002a3e1450e60 .functor XNOR 1, L_000002a3e14fd910, L_000002a3e14fdff0, C4<0>, C4<0>;
v000002a3e14e9080_0 .net "Cond", 3 0, v000002a3e147b3d0_0;  alias, 1 drivers
v000002a3e14ea480_0 .var "CondEx", 0 0;
v000002a3e14e9800_0 .net "Flags", 3 0, L_000002a3e14fe6d0;  alias, 1 drivers
v000002a3e14e91c0_0 .net *"_ivl_6", 3 0, L_000002a3e1450df0;  1 drivers
v000002a3e14e93a0_0 .net "carry", 0 0, L_000002a3e14fec70;  1 drivers
v000002a3e14e9bc0_0 .net "ge", 0 0, L_000002a3e1450e60;  1 drivers
v000002a3e14e9440_0 .net "neg", 0 0, L_000002a3e14fd910;  1 drivers
v000002a3e14e9940_0 .net "overflow", 0 0, L_000002a3e14fdff0;  1 drivers
v000002a3e14e9580_0 .net "zero", 0 0, L_000002a3e14fd9b0;  1 drivers
E_000002a3e146fd10/0 .event anyedge, v000002a3e147b3d0_0, v000002a3e14e9580_0, v000002a3e14e93a0_0, v000002a3e14e9440_0;
E_000002a3e146fd10/1 .event anyedge, v000002a3e14e9940_0, v000002a3e14e9bc0_0;
E_000002a3e146fd10 .event/or E_000002a3e146fd10/0, E_000002a3e146fd10/1;
L_000002a3e14fd910 .part L_000002a3e1450df0, 3, 1;
L_000002a3e14fd9b0 .part L_000002a3e1450df0, 2, 1;
L_000002a3e14fec70 .part L_000002a3e1450df0, 1, 1;
L_000002a3e14fdff0 .part L_000002a3e1450df0, 0, 1;
S_000002a3e14e8840 .scope module, "dec" "decode" 5 73, 11 1 0, S_000002a3e13f75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 2 "ALUControl";
    .port_info 12 /OUTPUT 1 "Branch";
L_000002a3e14786e0 .functor AND 1, L_000002a3e14fee50, L_000002a3e14fc470, C4<1>, C4<1>;
L_000002a3e1477e20 .functor OR 1, L_000002a3e14786e0, L_000002a3e14fcbf0, C4<0>, C4<0>;
v000002a3e14ec030_0 .var "ALUControl", 1 0;
v000002a3e14ec7b0_0 .net "ALUOp", 0 0, L_000002a3e14fcd30;  1 drivers
v000002a3e14ec8f0_0 .net "ALUSrc", 0 0, L_000002a3e14fbc50;  alias, 1 drivers
v000002a3e14ec490_0 .net "Branch", 0 0, L_000002a3e14fcbf0;  alias, 1 drivers
v000002a3e14eca30_0 .var "FlagW", 1 0;
v000002a3e14ecc10_0 .net "Funct", 5 0, L_000002a3e14fef90;  1 drivers
v000002a3e14ebe50_0 .net "ImmSrc", 1 0, L_000002a3e14fc330;  alias, 1 drivers
v000002a3e14eb630_0 .net "MemW", 0 0, L_000002a3e14fc5b0;  alias, 1 drivers
v000002a3e14eb590_0 .net "MemtoReg", 0 0, L_000002a3e14fc3d0;  alias, 1 drivers
v000002a3e14ec530_0 .net "Op", 1 0, L_000002a3e14feef0;  1 drivers
v000002a3e14eba90_0 .net "PCS", 0 0, L_000002a3e1477e20;  alias, 1 drivers
v000002a3e14ebc70_0 .net "Rd", 3 0, L_000002a3e14fe1d0;  1 drivers
v000002a3e14ecd50_0 .net "RegSrc", 1 0, L_000002a3e14fc830;  alias, 1 drivers
v000002a3e14ec5d0_0 .net "RegW", 0 0, L_000002a3e14fc470;  alias, 1 drivers
v000002a3e14ebf90_0 .net *"_ivl_10", 9 0, v000002a3e14ec170_0;  1 drivers
L_000002a3e14ff0c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000002a3e14eb770_0 .net/2u *"_ivl_11", 3 0, L_000002a3e14ff0c8;  1 drivers
v000002a3e14ec0d0_0 .net *"_ivl_13", 0 0, L_000002a3e14fee50;  1 drivers
v000002a3e14ece90_0 .net *"_ivl_15", 0 0, L_000002a3e14786e0;  1 drivers
v000002a3e14ec170_0 .var "controls", 9 0;
E_000002a3e146fd90 .event anyedge, v000002a3e14ec7b0_0, v000002a3e14ecc10_0, v000002a3e147bc90_0;
E_000002a3e1470c50 .event anyedge, v000002a3e14ec530_0, v000002a3e14ecc10_0;
L_000002a3e14fc830 .part v000002a3e14ec170_0, 8, 2;
L_000002a3e14fc330 .part v000002a3e14ec170_0, 6, 2;
L_000002a3e14fbc50 .part v000002a3e14ec170_0, 5, 1;
L_000002a3e14fc3d0 .part v000002a3e14ec170_0, 4, 1;
L_000002a3e14fc470 .part v000002a3e14ec170_0, 3, 1;
L_000002a3e14fc5b0 .part v000002a3e14ec170_0, 2, 1;
L_000002a3e14fcbf0 .part v000002a3e14ec170_0, 1, 1;
L_000002a3e14fcd30 .part v000002a3e14ec170_0, 0, 1;
L_000002a3e14fee50 .cmp/eq 4, L_000002a3e14fe1d0, L_000002a3e14ff0c8;
S_000002a3e14f0cd0 .scope module, "dp" "datapath" 4 63, 12 1 0, S_000002a3e13fef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrcD";
    .port_info 3 /INPUT 1 "RegWriteW";
    .port_info 4 /INPUT 2 "ImmSrcD";
    .port_info 5 /INPUT 1 "ALUSrcE";
    .port_info 6 /INPUT 2 "ALUControlE";
    .port_info 7 /INPUT 1 "MemtoRegW";
    .port_info 8 /INPUT 1 "PCSrcW";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PCF";
    .port_info 11 /INPUT 32 "InstrF";
    .port_info 12 /OUTPUT 32 "InstrD";
    .port_info 13 /OUTPUT 32 "ALUOutM";
    .port_info 14 /OUTPUT 32 "WriteDataM";
    .port_info 15 /INPUT 32 "ReadDataM";
    .port_info 16 /OUTPUT 1 "Match_1E_M";
    .port_info 17 /OUTPUT 1 "Match_1E_W";
    .port_info 18 /OUTPUT 1 "Match_2E_M";
    .port_info 19 /OUTPUT 1 "Match_2E_W";
    .port_info 20 /OUTPUT 1 "Match_12D_E";
    .port_info 21 /INPUT 2 "ForwardAE";
    .port_info 22 /INPUT 2 "ForwardBE";
    .port_info 23 /INPUT 1 "StallD";
    .port_info 24 /INPUT 1 "StallF";
    .port_info 25 /INPUT 1 "FlushE";
    .port_info 26 /INPUT 1 "FlushD";
    .port_info 27 /INPUT 1 "BranchTakenE";
L_000002a3e14506f0 .functor NOT 1, v000002a3e14fb9d0_0, C4<0>, C4<0>, C4<0>;
L_000002a3e1450920 .functor NOT 1, L_000002a3e155ca50, C4<0>, C4<0>, C4<0>;
L_000002a3e1450840 .functor NOT 1, L_000002a3e155f690, C4<0>, C4<0>, C4<0>;
L_000002a3e14500d0 .functor NOT 1, L_000002a3e155d450, C4<0>, C4<0>, C4<0>;
L_000002a3e1450140 .functor NOT 1, L_000002a3e155d450, C4<0>, C4<0>, C4<0>;
L_000002a3e1450450 .functor NOT 1, L_000002a3e155d450, C4<0>, C4<0>, C4<0>;
L_000002a3e14504c0 .functor NOT 1, L_000002a3e155d450, C4<0>, C4<0>, C4<0>;
v000002a3e14f95e0_0 .net "ALUControlE", 1 0, v000002a3e147b8d0_0;  alias, 1 drivers
v000002a3e14f7880_0 .net "ALUFlags", 3 0, L_000002a3e155e710;  alias, 1 drivers
v000002a3e14f9720_0 .net "ALUOutM", 31 0, v000002a3e14ed460_0;  alias, 1 drivers
v000002a3e14f9220_0 .net "ALUOutW", 31 0, v000002a3e14ee0e0_0;  1 drivers
v000002a3e14f8aa0_0 .net "ALUResultE", 31 0, v000002a3e14f2ec0_0;  1 drivers
v000002a3e14f88c0_0 .net "ALUSrcE", 0 0, v000002a3e147c050_0;  alias, 1 drivers
v000002a3e14f8320_0 .net "BranchTakenE", 0 0, L_000002a3e1450f40;  alias, 1 drivers
v000002a3e14f8640_0 .net "ExtImmD", 31 0, v000002a3e14f38f0_0;  1 drivers
v000002a3e14f92c0_0 .net "ExtImmE", 31 0, v000002a3e14ed780_0;  1 drivers
v000002a3e14f83c0_0 .net "FlushD", 0 0, L_000002a3e155d590;  alias, 1 drivers
v000002a3e14f9860_0 .net "FlushE", 0 0, L_000002a3e155d450;  alias, 1 drivers
v000002a3e14f7b00_0 .net "ForwardAE", 1 0, v000002a3e14f9ea0_0;  alias, 1 drivers
v000002a3e14f8d20_0 .net "ForwardBE", 1 0, v000002a3e14fae40_0;  alias, 1 drivers
v000002a3e14f7100_0 .net "ImmSrcD", 1 0, L_000002a3e14fc330;  alias, 1 drivers
v000002a3e14f90e0_0 .net "InstrD", 31 0, v000002a3e14f2b00_0;  alias, 1 drivers
v000002a3e14f7ce0_0 .net "InstrF", 31 0, L_000002a3e155fa80;  alias, 1 drivers
v000002a3e14f86e0_0 .net "Match_12D_E", 0 0, L_000002a3e155d6d0;  alias, 1 drivers
v000002a3e14f71a0_0 .net "Match_1E_M", 0 0, L_000002a3e155e030;  alias, 1 drivers
v000002a3e14f7240_0 .net "Match_1E_W", 0 0, L_000002a3e155df90;  alias, 1 drivers
v000002a3e14f8780_0 .net "Match_2E_M", 0 0, L_000002a3e155c5f0;  alias, 1 drivers
v000002a3e14f8f00_0 .net "Match_2E_W", 0 0, L_000002a3e155b150;  alias, 1 drivers
v000002a3e14f72e0_0 .net "MemtoRegW", 0 0, v000002a3e14654f0_0;  alias, 1 drivers
v000002a3e14f8820_0 .net "PCF", 31 0, v000002a3e14f4d90_0;  alias, 1 drivers
v000002a3e14f8be0_0 .net "PCNext", 31 0, L_000002a3e14fe810;  1 drivers
v000002a3e14f7380_0 .net "PCPlus4F8D", 31 0, L_000002a3e14fdb90;  1 drivers
v000002a3e14f8960_0 .net "PCPlusNext", 31 0, L_000002a3e14feb30;  1 drivers
v000002a3e14f8b40_0 .net "PCSrcW", 0 0, v000002a3e1464550_0;  alias, 1 drivers
v000002a3e14f7f60_0 .net "RA1", 3 0, L_000002a3e14fdc30;  1 drivers
v000002a3e14f7920_0 .net "RA1E", 3 0, v000002a3e14eea40_0;  1 drivers
v000002a3e14f8dc0_0 .net "RA2", 3 0, L_000002a3e14fe130;  1 drivers
v000002a3e14f7420_0 .net "RA2E", 3 0, v000002a3e14ed1e0_0;  1 drivers
v000002a3e14f7c40_0 .net "RD1E", 31 0, v000002a3e14f26a0_0;  1 drivers
v000002a3e14f74c0_0 .net "RD2E", 31 0, v000002a3e14f1e80_0;  1 drivers
v000002a3e14f8fa0_0 .net "ReadDataM", 31 0, L_000002a3e155f700;  alias, 1 drivers
v000002a3e14f7560_0 .net "ReadDataW", 31 0, v000002a3e14f1ac0_0;  1 drivers
v000002a3e14f7600_0 .net "RegSrcD", 1 0, L_000002a3e14fc830;  alias, 1 drivers
v000002a3e14f79c0_0 .net "RegWriteW", 0 0, o000002a3e148d5d8;  alias, 0 drivers
v000002a3e14f7ba0_0 .net "ResultW", 31 0, L_000002a3e155def0;  1 drivers
v000002a3e14f7d80_0 .net "SrcAD", 31 0, L_000002a3e14fea90;  1 drivers
v000002a3e14fabc0_0 .net "SrcAE", 31 0, L_000002a3e155e3f0;  1 drivers
v000002a3e14fa620_0 .net "SrcBE", 31 0, L_000002a3e155ead0;  1 drivers
v000002a3e14fab20_0 .net "StallD", 0 0, L_000002a3e155f690;  alias, 1 drivers
v000002a3e14f9ae0_0 .net "StallF", 0 0, L_000002a3e155ca50;  alias, 1 drivers
v000002a3e14f9e00_0 .net "WA3E", 3 0, v000002a3e14f1ca0_0;  1 drivers
v000002a3e14f9cc0_0 .net "WA3M", 3 0, v000002a3e14f22e0_0;  1 drivers
v000002a3e14fad00_0 .net "WA3W", 3 0, v000002a3e14f29c0_0;  1 drivers
v000002a3e14f9900_0 .net "WriteDataD", 31 0, L_000002a3e155dd10;  1 drivers
v000002a3e14f9b80_0 .net "WriteDataE", 31 0, L_000002a3e155e990;  1 drivers
v000002a3e14f9c20_0 .net "WriteDataM", 31 0, v000002a3e14f2d80_0;  alias, 1 drivers
v000002a3e14fac60_0 .net *"_ivl_40", 0 0, L_000002a3e155d770;  1 drivers
v000002a3e14fa9e0_0 .net *"_ivl_42", 0 0, L_000002a3e155ce10;  1 drivers
v000002a3e14faa80_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14fa300_0 .net "n_clk", 0 0, L_000002a3e14506f0;  1 drivers
v000002a3e14fada0_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
L_000002a3e14fdcd0 .part v000002a3e14f2b00_0, 16, 4;
L_000002a3e14fe090 .part L_000002a3e14fc830, 0, 1;
L_000002a3e14febd0 .part v000002a3e14f2b00_0, 0, 4;
L_000002a3e14fe3b0 .part v000002a3e14f2b00_0, 12, 4;
L_000002a3e14fe450 .part L_000002a3e14fc830, 1, 1;
L_000002a3e155e0d0 .part v000002a3e14f2b00_0, 12, 4;
L_000002a3e155efd0 .part v000002a3e14f2b00_0, 0, 24;
L_000002a3e155e030 .cmp/eq 4, v000002a3e14eea40_0, v000002a3e14f22e0_0;
L_000002a3e155df90 .cmp/eq 4, v000002a3e14eea40_0, v000002a3e14f29c0_0;
L_000002a3e155c5f0 .cmp/eq 4, v000002a3e14ed1e0_0, v000002a3e14f22e0_0;
L_000002a3e155b150 .cmp/eq 4, v000002a3e14ed1e0_0, v000002a3e14f29c0_0;
L_000002a3e155d770 .cmp/eq 4, L_000002a3e14fdc30, v000002a3e14f1ca0_0;
L_000002a3e155ce10 .cmp/eq 4, L_000002a3e14fe130, v000002a3e14f1ca0_0;
L_000002a3e155d6d0 .arith/sum 1, L_000002a3e155d770, L_000002a3e155ce10;
S_000002a3e14ef560 .scope module, "ForwardAEMux" "mux3" 12 197, 13 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000002a3e1471790 .param/l "WIDTH" 0 13 8, +C4<00000000000000000000000000100000>;
v000002a3e14ed500_0 .net *"_ivl_1", 0 0, L_000002a3e155ec10;  1 drivers
v000002a3e14ed320_0 .net *"_ivl_3", 0 0, L_000002a3e155ef30;  1 drivers
v000002a3e14edb40_0 .net *"_ivl_4", 31 0, L_000002a3e155e2b0;  1 drivers
v000002a3e14eeb80_0 .net "d0", 31 0, v000002a3e14f26a0_0;  alias, 1 drivers
v000002a3e14ee400_0 .net "d1", 31 0, L_000002a3e155def0;  alias, 1 drivers
v000002a3e14edc80_0 .net "d2", 31 0, v000002a3e14ed460_0;  alias, 1 drivers
v000002a3e14ed8c0_0 .net "s", 1 0, v000002a3e14f9ea0_0;  alias, 1 drivers
v000002a3e14ede60_0 .net "y", 31 0, L_000002a3e155e3f0;  alias, 1 drivers
L_000002a3e155ec10 .part v000002a3e14f9ea0_0, 1, 1;
L_000002a3e155ef30 .part v000002a3e14f9ea0_0, 0, 1;
L_000002a3e155e2b0 .functor MUXZ 32, v000002a3e14f26a0_0, L_000002a3e155def0, L_000002a3e155ef30, C4<>;
L_000002a3e155e3f0 .functor MUXZ 32, L_000002a3e155e2b0, v000002a3e14ed460_0, L_000002a3e155ec10, C4<>;
S_000002a3e14f09b0 .scope module, "ForwardBEMux" "mux3" 12 205, 13 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000002a3e1470d90 .param/l "WIDTH" 0 13 8, +C4<00000000000000000000000000100000>;
v000002a3e14ee180_0 .net *"_ivl_1", 0 0, L_000002a3e155ed50;  1 drivers
v000002a3e14edd20_0 .net *"_ivl_3", 0 0, L_000002a3e155e350;  1 drivers
v000002a3e14eee00_0 .net *"_ivl_4", 31 0, L_000002a3e155dbd0;  1 drivers
v000002a3e14ee540_0 .net "d0", 31 0, v000002a3e14f1e80_0;  alias, 1 drivers
v000002a3e14eef40_0 .net "d1", 31 0, L_000002a3e155def0;  alias, 1 drivers
v000002a3e14eddc0_0 .net "d2", 31 0, v000002a3e14ed460_0;  alias, 1 drivers
v000002a3e14ed0a0_0 .net "s", 1 0, v000002a3e14fae40_0;  alias, 1 drivers
v000002a3e14ed6e0_0 .net "y", 31 0, L_000002a3e155e990;  alias, 1 drivers
L_000002a3e155ed50 .part v000002a3e14fae40_0, 1, 1;
L_000002a3e155e350 .part v000002a3e14fae40_0, 0, 1;
L_000002a3e155dbd0 .functor MUXZ 32, v000002a3e14f1e80_0, L_000002a3e155def0, L_000002a3e155e350, C4<>;
L_000002a3e155e990 .functor MUXZ 32, L_000002a3e155dbd0, v000002a3e14ed460_0, L_000002a3e155ed50, C4<>;
S_000002a3e14f0e60 .scope module, "PcOrAluResult" "mux2" 12 101, 9 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000002a3e1471110 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000100000>;
v000002a3e14eeae0_0 .net "d0", 31 0, L_000002a3e14feb30;  alias, 1 drivers
v000002a3e14edf00_0 .net "d1", 31 0, v000002a3e14f2ec0_0;  alias, 1 drivers
v000002a3e14ed960_0 .net "s", 0 0, L_000002a3e1450f40;  alias, 1 drivers
v000002a3e14ee680_0 .net "y", 31 0, L_000002a3e14fe810;  alias, 1 drivers
L_000002a3e14fe810 .functor MUXZ 32, L_000002a3e14feb30, v000002a3e14f2ec0_0, L_000002a3e1450f40, C4<>;
S_000002a3e14efa10 .scope module, "RA1ERet" "flopr" 12 283, 7 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_000002a3e14709d0 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000100>;
v000002a3e14eec20_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14ed140_0 .net "d", 3 0, L_000002a3e14fdc30;  alias, 1 drivers
v000002a3e14eea40_0 .var "q", 3 0;
v000002a3e14eecc0_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e14f01e0 .scope module, "RA2ERet" "flopr" 12 290, 7 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_000002a3e1471510 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000100>;
v000002a3e14ee4a0_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14ee5e0_0 .net "d", 3 0, L_000002a3e14fe130;  alias, 1 drivers
v000002a3e14ed1e0_0 .var "q", 3 0;
v000002a3e14ee720_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e14f0820 .scope module, "RegALUOutM" "flopr" 12 255, 7 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000002a3e14717d0 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000100000>;
v000002a3e14ee2c0_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14ee7c0_0 .net "d", 31 0, v000002a3e14ed460_0;  alias, 1 drivers
v000002a3e14ee0e0_0 .var "q", 31 0;
v000002a3e14ed3c0_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e14f0370 .scope module, "RegAlu" "flopr" 12 227, 7 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000002a3e14715d0 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000100000>;
v000002a3e14ee860_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14ee360_0 .net "d", 31 0, v000002a3e14f2ec0_0;  alias, 1 drivers
v000002a3e14ed460_0 .var "q", 31 0;
v000002a3e14ed5a0_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e14f0b40 .scope module, "RegExtend" "flopenr" 12 181, 6 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000002a3e1470a10 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000100000>;
v000002a3e14eda00_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14ee040_0 .net "d", 31 0, v000002a3e14f38f0_0;  alias, 1 drivers
v000002a3e14ee220_0 .net "en", 0 0, L_000002a3e14504c0;  1 drivers
v000002a3e14ed780_0 .var "q", 31 0;
v000002a3e14ed820_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e14ef0b0 .scope module, "RegInsr" "flopenrDouble" 12 122, 14 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en0";
    .port_info 3 /INPUT 1 "en1";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_000002a3e1471450 .param/l "WIDTH" 0 14 9, +C4<00000000000000000000000000100000>;
v000002a3e14edbe0_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14f1520_0 .net "d", 31 0, L_000002a3e155fa80;  alias, 1 drivers
v000002a3e14f2560_0 .net "en0", 0 0, L_000002a3e1450840;  1 drivers
v000002a3e14f2100_0 .net "en1", 0 0, L_000002a3e155d590;  alias, 1 drivers
v000002a3e14f2b00_0 .var "q", 31 0;
v000002a3e14f13e0_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e14ef240 .scope module, "RegRD1" "flopenr" 12 157, 6 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000002a3e1470d50 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000100000>;
v000002a3e14f21a0_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14f2c40_0 .net "d", 31 0, L_000002a3e14fea90;  alias, 1 drivers
v000002a3e14f1b60_0 .net "en", 0 0, L_000002a3e14500d0;  1 drivers
v000002a3e14f26a0_0 .var "q", 31 0;
v000002a3e14f27e0_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e14ef3d0 .scope module, "RegRD2" "flopenr" 12 165, 6 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000002a3e1471490 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000100000>;
v000002a3e14f24c0_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14f2a60_0 .net "d", 31 0, L_000002a3e155dd10;  alias, 1 drivers
v000002a3e14f2ce0_0 .net "en", 0 0, L_000002a3e1450140;  1 drivers
v000002a3e14f1e80_0 .var "q", 31 0;
v000002a3e14f1660_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e14f0500 .scope module, "RegReadData" "flopr" 12 249, 7 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000002a3e1470e90 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000100000>;
v000002a3e14f2600_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14f1fc0_0 .net "d", 31 0, L_000002a3e155f700;  alias, 1 drivers
v000002a3e14f1ac0_0 .var "q", 31 0;
v000002a3e14f2740_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e14ef6f0 .scope module, "RegWA3E" "flopenr" 12 173, 6 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /OUTPUT 4 "q";
P_000002a3e1470c90 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000100>;
v000002a3e14f1840_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14f15c0_0 .net "d", 3 0, L_000002a3e155e0d0;  1 drivers
v000002a3e14f1d40_0 .net "en", 0 0, L_000002a3e1450450;  1 drivers
v000002a3e14f1ca0_0 .var "q", 3 0;
v000002a3e14f2060_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e14ef880 .scope module, "RegWA3M" "flopr" 12 240, 7 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_000002a3e1471710 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000100>;
v000002a3e14f2880_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14f1de0_0 .net "d", 3 0, v000002a3e14f1ca0_0;  alias, 1 drivers
v000002a3e14f22e0_0 .var "q", 3 0;
v000002a3e14f1700_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e14f0690 .scope module, "RegWA3W" "flopr" 12 262, 7 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_000002a3e1470b50 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000100>;
v000002a3e14f2920_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14f2380_0 .net "d", 3 0, v000002a3e14f22e0_0;  alias, 1 drivers
v000002a3e14f29c0_0 .var "q", 3 0;
v000002a3e14f2ba0_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e14efba0 .scope module, "RegWriteDataM" "flopr" 12 234, 7 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000002a3e1470b90 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000100000>;
v000002a3e14f2240_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14f1f20_0 .net "d", 31 0, L_000002a3e155e990;  alias, 1 drivers
v000002a3e14f2d80_0 .var "q", 31 0;
v000002a3e14f2e20_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e14efd30 .scope module, "alu" "alu" 12 219, 15 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_000002a3e13d0ad0 .functor NOT 33, L_000002a3e155ecb0, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_000002a3e1401350 .functor NOT 1, L_000002a3e155edf0, C4<0>, C4<0>, C4<0>;
L_000002a3e155fee0 .functor AND 1, L_000002a3e1401350, L_000002a3e155ee90, C4<1>, C4<1>;
L_000002a3e155fc40 .functor NOT 1, L_000002a3e155e670, C4<0>, C4<0>, C4<0>;
L_000002a3e155f3f0 .functor XOR 1, L_000002a3e155db30, L_000002a3e155dc70, C4<0>, C4<0>;
L_000002a3e155fd90 .functor XOR 1, L_000002a3e155f3f0, L_000002a3e155e170, C4<0>, C4<0>;
L_000002a3e155f620 .functor NOT 1, L_000002a3e155fd90, C4<0>, C4<0>, C4<0>;
L_000002a3e155f8c0 .functor AND 1, L_000002a3e155fc40, L_000002a3e155f620, C4<1>, C4<1>;
L_000002a3e155f7e0 .functor XOR 1, L_000002a3e155ddb0, L_000002a3e155de50, C4<0>, C4<0>;
L_000002a3e155fe00 .functor AND 1, L_000002a3e155f8c0, L_000002a3e155f7e0, C4<1>, C4<1>;
v000002a3e14f2420_0 .net "ALUControl", 1 0, v000002a3e147b8d0_0;  alias, 1 drivers
v000002a3e14f18e0_0 .net "ALUFlags", 3 0, L_000002a3e155e710;  alias, 1 drivers
v000002a3e14f2ec0_0 .var "ALUResult", 31 0;
v000002a3e14f17a0_0 .net "SrcA", 31 0, L_000002a3e155e3f0;  alias, 1 drivers
v000002a3e14f2f60_0 .net "SrcB", 31 0, L_000002a3e155ead0;  alias, 1 drivers
v000002a3e14f10c0_0 .net *"_ivl_0", 32 0, L_000002a3e155e850;  1 drivers
v000002a3e14f1160_0 .net *"_ivl_10", 32 0, L_000002a3e13d0ad0;  1 drivers
L_000002a3e14ff350 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a3e14f1480_0 .net/2u *"_ivl_12", 32 0, L_000002a3e14ff350;  1 drivers
v000002a3e14f1200_0 .net *"_ivl_14", 32 0, L_000002a3e155d950;  1 drivers
v000002a3e14f12a0_0 .net *"_ivl_16", 32 0, L_000002a3e155d9f0;  1 drivers
L_000002a3e14ff398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002a3e14f1340_0 .net *"_ivl_19", 0 0, L_000002a3e14ff398;  1 drivers
v000002a3e14f1980_0 .net *"_ivl_20", 32 0, L_000002a3e155eb70;  1 drivers
L_000002a3e14ff3e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3e14f1a20_0 .net/2u *"_ivl_26", 31 0, L_000002a3e14ff3e0;  1 drivers
L_000002a3e14ff2c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002a3e14f1c00_0 .net *"_ivl_3", 0 0, L_000002a3e14ff2c0;  1 drivers
v000002a3e14f3df0_0 .net *"_ivl_31", 0 0, L_000002a3e155edf0;  1 drivers
v000002a3e14f3530_0 .net *"_ivl_32", 0 0, L_000002a3e1401350;  1 drivers
v000002a3e14f4390_0 .net *"_ivl_35", 0 0, L_000002a3e155ee90;  1 drivers
v000002a3e14f3a30_0 .net *"_ivl_39", 0 0, L_000002a3e155e670;  1 drivers
v000002a3e14f37b0_0 .net *"_ivl_40", 0 0, L_000002a3e155fc40;  1 drivers
v000002a3e14f41b0_0 .net *"_ivl_43", 0 0, L_000002a3e155db30;  1 drivers
v000002a3e14f35d0_0 .net *"_ivl_45", 0 0, L_000002a3e155dc70;  1 drivers
v000002a3e14f47f0_0 .net *"_ivl_46", 0 0, L_000002a3e155f3f0;  1 drivers
v000002a3e14f3cb0_0 .net *"_ivl_49", 0 0, L_000002a3e155e170;  1 drivers
v000002a3e14f4570_0 .net *"_ivl_5", 0 0, L_000002a3e155ea30;  1 drivers
v000002a3e14f4e30_0 .net *"_ivl_50", 0 0, L_000002a3e155fd90;  1 drivers
v000002a3e14f4610_0 .net *"_ivl_52", 0 0, L_000002a3e155f620;  1 drivers
v000002a3e14f3ad0_0 .net *"_ivl_54", 0 0, L_000002a3e155f8c0;  1 drivers
v000002a3e14f4b10_0 .net *"_ivl_57", 0 0, L_000002a3e155ddb0;  1 drivers
v000002a3e14f33f0_0 .net *"_ivl_59", 0 0, L_000002a3e155de50;  1 drivers
v000002a3e14f4430_0 .net *"_ivl_6", 32 0, L_000002a3e155ecb0;  1 drivers
v000002a3e14f4c50_0 .net *"_ivl_60", 0 0, L_000002a3e155f7e0;  1 drivers
L_000002a3e14ff308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002a3e14f3850_0 .net *"_ivl_9", 0 0, L_000002a3e14ff308;  1 drivers
v000002a3e14f3c10_0 .net "carry", 0 0, L_000002a3e155fee0;  1 drivers
v000002a3e14f3710_0 .net "neg", 0 0, L_000002a3e155e5d0;  1 drivers
v000002a3e14f4a70_0 .net "overflow", 0 0, L_000002a3e155fe00;  1 drivers
v000002a3e14f4bb0_0 .net "sum", 32 0, L_000002a3e155e490;  1 drivers
v000002a3e14f4ed0_0 .net "zero", 0 0, L_000002a3e155da90;  1 drivers
E_000002a3e1471810 .event anyedge, v000002a3e147b8d0_0, v000002a3e14f4bb0_0, v000002a3e14ede60_0, v000002a3e14f2f60_0;
L_000002a3e155e850 .concat [ 32 1 0 0], L_000002a3e155e3f0, L_000002a3e14ff2c0;
L_000002a3e155ea30 .part v000002a3e147b8d0_0, 0, 1;
L_000002a3e155ecb0 .concat [ 32 1 0 0], L_000002a3e155ead0, L_000002a3e14ff308;
L_000002a3e155d950 .arith/sum 33, L_000002a3e13d0ad0, L_000002a3e14ff350;
L_000002a3e155d9f0 .concat [ 32 1 0 0], L_000002a3e155ead0, L_000002a3e14ff398;
L_000002a3e155eb70 .functor MUXZ 33, L_000002a3e155d9f0, L_000002a3e155d950, L_000002a3e155ea30, C4<>;
L_000002a3e155e490 .arith/sum 33, L_000002a3e155e850, L_000002a3e155eb70;
L_000002a3e155e5d0 .part v000002a3e14f2ec0_0, 31, 1;
L_000002a3e155da90 .cmp/eq 32, v000002a3e14f2ec0_0, L_000002a3e14ff3e0;
L_000002a3e155edf0 .part v000002a3e147b8d0_0, 1, 1;
L_000002a3e155ee90 .part L_000002a3e155e490, 32, 1;
L_000002a3e155e670 .part v000002a3e147b8d0_0, 1, 1;
L_000002a3e155db30 .part L_000002a3e155e3f0, 31, 1;
L_000002a3e155dc70 .part L_000002a3e155ead0, 31, 1;
L_000002a3e155e170 .part v000002a3e147b8d0_0, 0, 1;
L_000002a3e155ddb0 .part L_000002a3e155e3f0, 31, 1;
L_000002a3e155de50 .part L_000002a3e155e490, 31, 1;
L_000002a3e155e710 .concat [ 1 1 1 1], L_000002a3e155fe00, L_000002a3e155fee0, L_000002a3e155da90, L_000002a3e155e5d0;
S_000002a3e14efec0 .scope module, "ext" "extend" 12 189, 16 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v000002a3e14f38f0_0 .var "ExtImm", 31 0;
v000002a3e14f3990_0 .net "ImmSrc", 1 0, L_000002a3e14fc330;  alias, 1 drivers
v000002a3e14f4cf0_0 .net "Instr", 23 0, L_000002a3e155efd0;  1 drivers
E_000002a3e1470ed0 .event anyedge, v000002a3e14ebe50_0, v000002a3e14f4cf0_0;
S_000002a3e14f0050 .scope module, "pcadd" "adder" 12 116, 17 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_000002a3e1471590 .param/l "WIDTH" 0 17 6, +C4<00000000000000000000000000100000>;
v000002a3e14f4890_0 .net "a", 31 0, v000002a3e14f4d90_0;  alias, 1 drivers
L_000002a3e14ff110 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002a3e14f4070_0 .net "b", 31 0, L_000002a3e14ff110;  1 drivers
v000002a3e14f3170_0 .net "y", 31 0, L_000002a3e14fdb90;  alias, 1 drivers
L_000002a3e14fdb90 .arith/sum 32, v000002a3e14f4d90_0, L_000002a3e14ff110;
S_000002a3e14f69e0 .scope module, "pcmux" "mux2" 12 92, 9 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000002a3e1471090 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000100000>;
v000002a3e14f4110_0 .net "d0", 31 0, L_000002a3e14fdb90;  alias, 1 drivers
v000002a3e14f3b70_0 .net "d1", 31 0, L_000002a3e155def0;  alias, 1 drivers
v000002a3e14f3490_0 .net "s", 0 0, v000002a3e1464550_0;  alias, 1 drivers
v000002a3e14f3670_0 .net "y", 31 0, L_000002a3e14feb30;  alias, 1 drivers
L_000002a3e14feb30 .functor MUXZ 32, L_000002a3e14fdb90, L_000002a3e155def0, v000002a3e1464550_0, C4<>;
S_000002a3e14f66c0 .scope module, "pcreg" "flopenr" 12 108, 6 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000002a3e1471250 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000100000>;
v000002a3e14f30d0_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14f3fd0_0 .net "d", 31 0, L_000002a3e14fe810;  alias, 1 drivers
v000002a3e14f46b0_0 .net "en", 0 0, L_000002a3e1450920;  1 drivers
v000002a3e14f4d90_0 .var "q", 31 0;
v000002a3e14f4930_0 .net "reset", 0 0, v000002a3e14fbf70_0;  alias, 1 drivers
S_000002a3e14f6530 .scope module, "ra1mux" "mux2" 12 133, 9 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_000002a3e1470bd0 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000000100>;
v000002a3e14f3210_0 .net "d0", 3 0, L_000002a3e14fdcd0;  1 drivers
L_000002a3e14ff158 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000002a3e14f4f70_0 .net "d1", 3 0, L_000002a3e14ff158;  1 drivers
v000002a3e14f3d50_0 .net "s", 0 0, L_000002a3e14fe090;  1 drivers
v000002a3e14f32b0_0 .net "y", 3 0, L_000002a3e14fdc30;  alias, 1 drivers
L_000002a3e14fdc30 .functor MUXZ 4, L_000002a3e14fdcd0, L_000002a3e14ff158, L_000002a3e14fe090, C4<>;
S_000002a3e14f6b70 .scope module, "ra2mux" "mux2" 12 139, 9 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_000002a3e1471410 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000000100>;
v000002a3e14f3e90_0 .net "d0", 3 0, L_000002a3e14febd0;  1 drivers
v000002a3e14f49d0_0 .net "d1", 3 0, L_000002a3e14fe3b0;  1 drivers
v000002a3e14f3350_0 .net "s", 0 0, L_000002a3e14fe450;  1 drivers
v000002a3e14f44d0_0 .net "y", 3 0, L_000002a3e14fe130;  alias, 1 drivers
L_000002a3e14fe130 .functor MUXZ 4, L_000002a3e14febd0, L_000002a3e14fe3b0, L_000002a3e14fe450, C4<>;
S_000002a3e14f6210 .scope module, "resmux" "mux2" 12 271, 9 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000002a3e1470dd0 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000100000>;
v000002a3e14f3f30_0 .net "d0", 31 0, v000002a3e14ee0e0_0;  alias, 1 drivers
v000002a3e14f4250_0 .net "d1", 31 0, v000002a3e14f1ac0_0;  alias, 1 drivers
v000002a3e14f42f0_0 .net "s", 0 0, v000002a3e14654f0_0;  alias, 1 drivers
v000002a3e14f4750_0 .net "y", 31 0, L_000002a3e155def0;  alias, 1 drivers
L_000002a3e155def0 .functor MUXZ 32, v000002a3e14ee0e0_0, v000002a3e14f1ac0_0, v000002a3e14654f0_0, C4<>;
S_000002a3e14f5bd0 .scope module, "rf" "regfile" 12 145, 18 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_000002a3e14ff1a0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000002a3e14f8460_0 .net/2u *"_ivl_0", 3 0, L_000002a3e14ff1a0;  1 drivers
L_000002a3e14ff230 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000002a3e14f7e20_0 .net/2u *"_ivl_12", 3 0, L_000002a3e14ff230;  1 drivers
v000002a3e14f8c80_0 .net *"_ivl_14", 0 0, L_000002a3e155e7b0;  1 drivers
v000002a3e14f8000_0 .net *"_ivl_16", 31 0, L_000002a3e155e8f0;  1 drivers
v000002a3e14f9040_0 .net *"_ivl_18", 5 0, L_000002a3e155e210;  1 drivers
v000002a3e14f80a0_0 .net *"_ivl_2", 0 0, L_000002a3e14fe9f0;  1 drivers
L_000002a3e14ff278 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a3e14f9400_0 .net *"_ivl_21", 1 0, L_000002a3e14ff278;  1 drivers
v000002a3e14f7740_0 .net *"_ivl_4", 31 0, L_000002a3e14fe4f0;  1 drivers
v000002a3e14f9680_0 .net *"_ivl_6", 5 0, L_000002a3e14fe8b0;  1 drivers
L_000002a3e14ff1e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a3e14f7a60_0 .net *"_ivl_9", 1 0, L_000002a3e14ff1e8;  1 drivers
v000002a3e14f76a0_0 .net "clk", 0 0, L_000002a3e14506f0;  alias, 1 drivers
v000002a3e14f8a00_0 .net "r15", 31 0, L_000002a3e14fdb90;  alias, 1 drivers
v000002a3e14f85a0_0 .net "ra1", 3 0, L_000002a3e14fdc30;  alias, 1 drivers
v000002a3e14f7ec0_0 .net "ra2", 3 0, L_000002a3e14fe130;  alias, 1 drivers
v000002a3e14f9540_0 .net "rd1", 31 0, L_000002a3e14fea90;  alias, 1 drivers
v000002a3e14f8140_0 .net "rd2", 31 0, L_000002a3e155dd10;  alias, 1 drivers
v000002a3e14f8e60 .array "rf", 0 14, 31 0;
v000002a3e14f9180_0 .net "wa3", 3 0, v000002a3e14f29c0_0;  alias, 1 drivers
v000002a3e14f81e0_0 .net "wd3", 31 0, L_000002a3e155def0;  alias, 1 drivers
v000002a3e14f8280_0 .net "we3", 0 0, o000002a3e148d5d8;  alias, 0 drivers
E_000002a3e1470e10 .event posedge, v000002a3e14f76a0_0;
L_000002a3e14fe9f0 .cmp/eq 4, L_000002a3e14fdc30, L_000002a3e14ff1a0;
L_000002a3e14fe4f0 .array/port v000002a3e14f8e60, L_000002a3e14fe8b0;
L_000002a3e14fe8b0 .concat [ 4 2 0 0], L_000002a3e14fdc30, L_000002a3e14ff1e8;
L_000002a3e14fea90 .functor MUXZ 32, L_000002a3e14fe4f0, L_000002a3e14fdb90, L_000002a3e14fe9f0, C4<>;
L_000002a3e155e7b0 .cmp/eq 4, L_000002a3e14fe130, L_000002a3e14ff230;
L_000002a3e155e8f0 .array/port v000002a3e14f8e60, L_000002a3e155e210;
L_000002a3e155e210 .concat [ 4 2 0 0], L_000002a3e14fe130, L_000002a3e14ff278;
L_000002a3e155dd10 .functor MUXZ 32, L_000002a3e155e8f0, L_000002a3e14fdb90, L_000002a3e155e7b0, C4<>;
S_000002a3e14f6d00 .scope module, "srcbmux" "mux2" 12 213, 9 1 0, S_000002a3e14f0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000002a3e1470cd0 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000100000>;
v000002a3e14f77e0_0 .net "d0", 31 0, L_000002a3e155e990;  alias, 1 drivers
v000002a3e14f94a0_0 .net "d1", 31 0, v000002a3e14ed780_0;  alias, 1 drivers
v000002a3e14f97c0_0 .net "s", 0 0, v000002a3e147c050_0;  alias, 1 drivers
v000002a3e14f8500_0 .net "y", 31 0, L_000002a3e155ead0;  alias, 1 drivers
L_000002a3e155ead0 .functor MUXZ 32, L_000002a3e155e990, v000002a3e14ed780_0, v000002a3e147c050_0, C4<>;
S_000002a3e14f58b0 .scope module, "hU" "hazardUnit" 4 94, 19 1 0, S_000002a3e13fef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Match_1E_M";
    .port_info 1 /INPUT 1 "Match_1E_W";
    .port_info 2 /INPUT 1 "Match_2E_M";
    .port_info 3 /INPUT 1 "Match_2E_W";
    .port_info 4 /INPUT 1 "Match_12D_E";
    .port_info 5 /INPUT 1 "RegWriteM";
    .port_info 6 /INPUT 1 "RegWriteW";
    .port_info 7 /INPUT 1 "MemtoRegE";
    .port_info 8 /INPUT 1 "PCWrPendingF";
    .port_info 9 /INPUT 1 "BranchTakenE";
    .port_info 10 /INPUT 1 "PCSrcW";
    .port_info 11 /OUTPUT 2 "ForwardAE";
    .port_info 12 /OUTPUT 2 "ForwardBE";
    .port_info 13 /OUTPUT 1 "StallF";
    .port_info 14 /OUTPUT 1 "StallD";
    .port_info 15 /OUTPUT 1 "FlushE";
    .port_info 16 /OUTPUT 1 "FlushD";
L_000002a3e155f690 .functor BUFZ 1, L_000002a3e155c0f0, C4<0>, C4<0>, C4<0>;
v000002a3e14fa1c0_0 .net "BranchTakenE", 0 0, L_000002a3e1450f40;  alias, 1 drivers
v000002a3e14fa940_0 .net "FlushD", 0 0, L_000002a3e155d590;  alias, 1 drivers
v000002a3e14fa760_0 .net "FlushE", 0 0, L_000002a3e155d450;  alias, 1 drivers
v000002a3e14f9ea0_0 .var "ForwardAE", 1 0;
v000002a3e14fae40_0 .var "ForwardBE", 1 0;
v000002a3e14f99a0_0 .net "LDRstall", 0 0, L_000002a3e155c0f0;  1 drivers
v000002a3e14faee0_0 .net "Match_12D_E", 0 0, L_000002a3e155d6d0;  alias, 1 drivers
v000002a3e14faf80_0 .net "Match_1E_M", 0 0, L_000002a3e155e030;  alias, 1 drivers
v000002a3e14f9a40_0 .net "Match_1E_W", 0 0, L_000002a3e155df90;  alias, 1 drivers
v000002a3e14f9d60_0 .net "Match_2E_M", 0 0, L_000002a3e155c5f0;  alias, 1 drivers
v000002a3e14f9f40_0 .net "Match_2E_W", 0 0, L_000002a3e155b150;  alias, 1 drivers
v000002a3e14f9fe0_0 .net "MemtoRegE", 0 0, v000002a3e144a7a0_0;  alias, 1 drivers
v000002a3e14fa080_0 .net "PCSrcW", 0 0, v000002a3e1464550_0;  alias, 1 drivers
v000002a3e14fa120_0 .net "PCWrPendingF", 0 0, L_000002a3e14fe590;  alias, 1 drivers
v000002a3e14fa260_0 .net "RegWriteM", 0 0, v000002a3e14e9c60_0;  alias, 1 drivers
v000002a3e14fa800_0 .net "RegWriteW", 0 0, v000002a3e14eae80_0;  alias, 1 drivers
v000002a3e14fa3a0_0 .net "StallD", 0 0, L_000002a3e155f690;  alias, 1 drivers
v000002a3e14fa440_0 .net "StallF", 0 0, L_000002a3e155ca50;  alias, 1 drivers
v000002a3e14fa6c0_0 .net *"_ivl_8", 0 0, L_000002a3e155ceb0;  1 drivers
E_000002a3e14714d0 .event anyedge, v000002a3e14f8780_0, v000002a3e14e9c60_0, v000002a3e14f8f00_0, v000002a3e14eae80_0;
E_000002a3e14716d0 .event anyedge, v000002a3e14f71a0_0, v000002a3e14e9c60_0, v000002a3e14f7240_0, v000002a3e14eae80_0;
L_000002a3e155c0f0 .arith/mult 1, L_000002a3e155d6d0, v000002a3e144a7a0_0;
L_000002a3e155ca50 .arith/sum 1, L_000002a3e155c0f0, L_000002a3e14fe590;
L_000002a3e155d450 .arith/sum 1, L_000002a3e155c0f0, L_000002a3e1450f40;
L_000002a3e155ceb0 .arith/sum 1, L_000002a3e14fe590, v000002a3e1464550_0;
L_000002a3e155d590 .arith/sum 1, L_000002a3e155ceb0, L_000002a3e1450f40;
S_000002a3e14f6080 .scope module, "dmem" "dmem" 3 30, 20 1 0, S_000002a3e13fee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000002a3e155f700 .functor BUFZ 32, L_000002a3e155bdd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a3e14fc970 .array "RAM", 0 63, 31 0;
v000002a3e14fbbb0_0 .net *"_ivl_0", 31 0, L_000002a3e155bdd0;  1 drivers
v000002a3e14fc510_0 .net *"_ivl_3", 29 0, L_000002a3e155b470;  1 drivers
v000002a3e14fd050_0 .net "a", 31 0, v000002a3e14ed460_0;  alias, 1 drivers
v000002a3e14fc8d0_0 .net "clk", 0 0, v000002a3e14fb9d0_0;  alias, 1 drivers
v000002a3e14fbd90_0 .net "rd", 31 0, L_000002a3e155f700;  alias, 1 drivers
v000002a3e14fcab0_0 .net "wd", 31 0, v000002a3e14f2d80_0;  alias, 1 drivers
v000002a3e14fd2d0_0 .net "we", 0 0, v000002a3e1452ff0_0;  alias, 1 drivers
E_000002a3e1471390 .event posedge, v000002a3e147c370_0;
L_000002a3e155bdd0 .array/port v000002a3e14fc970, L_000002a3e155b470;
L_000002a3e155b470 .part v000002a3e14ed460_0, 2, 30;
S_000002a3e14f5ef0 .scope module, "imem" "imem" 3 26, 21 1 0, S_000002a3e13fee00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000002a3e155fa80 .functor BUFZ 32, L_000002a3e155c190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a3e14fbcf0 .array "RAM", 0 63, 31 0;
v000002a3e14fb2f0_0 .net *"_ivl_0", 31 0, L_000002a3e155c190;  1 drivers
v000002a3e14fd370_0 .net *"_ivl_3", 29 0, L_000002a3e155b6f0;  1 drivers
v000002a3e14fd410_0 .net "a", 31 0, v000002a3e14f4d90_0;  alias, 1 drivers
v000002a3e14fc290_0 .net "rd", 31 0, L_000002a3e155fa80;  alias, 1 drivers
L_000002a3e155c190 .array/port v000002a3e14fbcf0, L_000002a3e155b6f0;
L_000002a3e155b6f0 .part v000002a3e14f4d90_0, 2, 30;
    .scope S_000002a3e14e8840;
T_0 ;
    %wait E_000002a3e1470c50;
    %load/vec4 v000002a3e14ec530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v000002a3e14ec170_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v000002a3e14ecc10_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 41, 0, 10;
    %store/vec4 v000002a3e14ec170_0, 0, 10;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v000002a3e14ec170_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v000002a3e14ecc10_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 120, 0, 10;
    %store/vec4 v000002a3e14ec170_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 628, 0, 10;
    %store/vec4 v000002a3e14ec170_0, 0, 10;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 418, 0, 10;
    %store/vec4 v000002a3e14ec170_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002a3e14e8840;
T_1 ;
    %wait E_000002a3e146fd90;
    %load/vec4 v000002a3e14ec7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000002a3e14ecc10_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000002a3e14ec030_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a3e14ec030_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002a3e14ec030_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002a3e14ec030_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002a3e14ec030_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v000002a3e14ecc10_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002a3e14eca30_0, 4, 1;
    %load/vec4 v000002a3e14ecc10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000002a3e14ec030_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002a3e14ec030_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002a3e14eca30_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a3e14ec030_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a3e14eca30_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002a3e13e99d0;
T_2 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e144ae80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3e144a8e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002a3e144a200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000002a3e144ad40_0;
    %assign/vec4 v000002a3e144a8e0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002a3e14e8200;
T_3 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e14ead40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3e14e9260_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002a3e14ea020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002a3e14e9760_0;
    %assign/vec4 v000002a3e14e9260_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002a3e13ed300;
T_4 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e144a020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3e144a7a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002a3e144a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002a3e1453e50_0;
    %assign/vec4 v000002a3e144a7a0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002a3e13ef810;
T_5 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e1453bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3e1452f50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002a3e1452b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000002a3e1453b30_0;
    %assign/vec4 v000002a3e1452f50_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002a3e13f7740;
T_6 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e147c550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a3e147b8d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002a3e147ac50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002a3e147bc90_0;
    %assign/vec4 v000002a3e147b8d0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002a3e13f0d20;
T_7 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e147b970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3e147c690_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002a3e147c730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002a3e147c410_0;
    %assign/vec4 v000002a3e147c690_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002a3e13f0b90;
T_8 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e147bdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3e147c050_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002a3e147b6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000002a3e147af70_0;
    %assign/vec4 v000002a3e147c050_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002a3e13f3230;
T_9 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e14522d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a3e14525f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002a3e14533b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000002a3e1452af0_0;
    %assign/vec4 v000002a3e14525f0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002a3e13f30a0;
T_10 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e147b470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a3e147b3d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002a3e147b1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000002a3e147b150_0;
    %assign/vec4 v000002a3e147b3d0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002a3e13ef680;
T_11 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e1453a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a3e1452eb0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002a3e1453450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002a3e1453630_0;
    %assign/vec4 v000002a3e1452eb0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002a3e14e86b0;
T_12 ;
    %wait E_000002a3e146fd10;
    %load/vec4 v000002a3e14e9080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002a3e14ea480_0, 0, 1;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v000002a3e14e9580_0;
    %store/vec4 v000002a3e14ea480_0, 0, 1;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v000002a3e14e9580_0;
    %inv;
    %store/vec4 v000002a3e14ea480_0, 0, 1;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v000002a3e14e93a0_0;
    %store/vec4 v000002a3e14ea480_0, 0, 1;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v000002a3e14e93a0_0;
    %inv;
    %store/vec4 v000002a3e14ea480_0, 0, 1;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v000002a3e14e9440_0;
    %store/vec4 v000002a3e14ea480_0, 0, 1;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v000002a3e14e9440_0;
    %inv;
    %store/vec4 v000002a3e14ea480_0, 0, 1;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v000002a3e14e9940_0;
    %store/vec4 v000002a3e14ea480_0, 0, 1;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v000002a3e14e9940_0;
    %inv;
    %store/vec4 v000002a3e14ea480_0, 0, 1;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v000002a3e14e93a0_0;
    %load/vec4 v000002a3e14e9580_0;
    %inv;
    %and;
    %store/vec4 v000002a3e14ea480_0, 0, 1;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v000002a3e14e93a0_0;
    %load/vec4 v000002a3e14e9580_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v000002a3e14ea480_0, 0, 1;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v000002a3e14e9bc0_0;
    %store/vec4 v000002a3e14ea480_0, 0, 1;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v000002a3e14e9bc0_0;
    %inv;
    %store/vec4 v000002a3e14ea480_0, 0, 1;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v000002a3e14e9580_0;
    %inv;
    %load/vec4 v000002a3e14e9bc0_0;
    %and;
    %store/vec4 v000002a3e14ea480_0, 0, 1;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v000002a3e14e9580_0;
    %inv;
    %load/vec4 v000002a3e14e9bc0_0;
    %and;
    %inv;
    %store/vec4 v000002a3e14ea480_0, 0, 1;
    %jmp T_12.16;
T_12.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a3e14ea480_0, 0, 1;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002a3e13df8e0;
T_13 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e1465450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3e144a3e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002a3e144a2a0_0;
    %assign/vec4 v000002a3e144a3e0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002a3e14e89d0;
T_14 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e14ea340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3e14e9c60_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000002a3e14e9e40_0;
    %assign/vec4 v000002a3e14e9c60_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002a3e13ed170;
T_15 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e1453d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3e1452ff0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002a3e1452910_0;
    %assign/vec4 v000002a3e1452ff0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002a3e13e9840;
T_16 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e144a700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3e144a660_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002a3e144aa20_0;
    %assign/vec4 v000002a3e144a660_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002a3e14e8e80;
T_17 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e14ea8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3e1464550_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000002a3e14644b0_0;
    %assign/vec4 v000002a3e1464550_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000002a3e14e8070;
T_18 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e14e9300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3e14eae80_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000002a3e14eac00_0;
    %assign/vec4 v000002a3e14eae80_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002a3e14e8cf0;
T_19 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e1463bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3e14654f0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000002a3e1465130_0;
    %assign/vec4 v000002a3e14654f0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000002a3e14f66c0;
T_20 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e14f4930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a3e14f4d90_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002a3e14f46b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v000002a3e14f3fd0_0;
    %assign/vec4 v000002a3e14f4d90_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002a3e14ef0b0;
T_21 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e14f13e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a3e14f2b00_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002a3e14f2560_0;
    %load/vec4 v000002a3e14f2100_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v000002a3e14f1520_0;
    %assign/vec4 v000002a3e14f2b00_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002a3e14f5bd0;
T_22 ;
    %wait E_000002a3e1470e10;
    %load/vec4 v000002a3e14f8280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000002a3e14f81e0_0;
    %load/vec4 v000002a3e14f9180_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3e14f8e60, 0, 4;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000002a3e14ef240;
T_23 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e14f27e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a3e14f26a0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000002a3e14f1b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v000002a3e14f2c40_0;
    %assign/vec4 v000002a3e14f26a0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000002a3e14ef3d0;
T_24 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e14f1660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a3e14f1e80_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000002a3e14f2ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v000002a3e14f2a60_0;
    %assign/vec4 v000002a3e14f1e80_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000002a3e14ef6f0;
T_25 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e14f2060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a3e14f1ca0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000002a3e14f1d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v000002a3e14f15c0_0;
    %assign/vec4 v000002a3e14f1ca0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000002a3e14f0b40;
T_26 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e14ed820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a3e14ed780_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000002a3e14ee220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v000002a3e14ee040_0;
    %assign/vec4 v000002a3e14ed780_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000002a3e14efec0;
T_27 ;
    %wait E_000002a3e1470ed0;
    %load/vec4 v000002a3e14f3990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000002a3e14f38f0_0, 0, 32;
    %jmp T_27.4;
T_27.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002a3e14f4cf0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002a3e14f38f0_0, 0, 32;
    %jmp T_27.4;
T_27.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000002a3e14f4cf0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002a3e14f38f0_0, 0, 32;
    %jmp T_27.4;
T_27.2 ;
    %load/vec4 v000002a3e14f4cf0_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v000002a3e14f4cf0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v000002a3e14f38f0_0, 0, 32;
    %jmp T_27.4;
T_27.4 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000002a3e14efd30;
T_28 ;
    %wait E_000002a3e1471810;
    %load/vec4 v000002a3e14f2420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %jmp T_28.4;
T_28.0 ;
    %load/vec4 v000002a3e14f4bb0_0;
    %pad/u 32;
    %store/vec4 v000002a3e14f2ec0_0, 0, 32;
    %jmp T_28.4;
T_28.1 ;
    %load/vec4 v000002a3e14f4bb0_0;
    %pad/u 32;
    %store/vec4 v000002a3e14f2ec0_0, 0, 32;
    %jmp T_28.4;
T_28.2 ;
    %load/vec4 v000002a3e14f17a0_0;
    %load/vec4 v000002a3e14f2f60_0;
    %and;
    %store/vec4 v000002a3e14f2ec0_0, 0, 32;
    %jmp T_28.4;
T_28.3 ;
    %load/vec4 v000002a3e14f17a0_0;
    %load/vec4 v000002a3e14f2f60_0;
    %or;
    %store/vec4 v000002a3e14f2ec0_0, 0, 32;
    %jmp T_28.4;
T_28.4 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000002a3e14f0370;
T_29 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e14ed5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a3e14ed460_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000002a3e14ee360_0;
    %assign/vec4 v000002a3e14ed460_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000002a3e14efba0;
T_30 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e14f2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a3e14f2d80_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000002a3e14f1f20_0;
    %assign/vec4 v000002a3e14f2d80_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000002a3e14ef880;
T_31 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e14f1700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a3e14f22e0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000002a3e14f1de0_0;
    %assign/vec4 v000002a3e14f22e0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000002a3e14f0500;
T_32 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e14f2740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a3e14f1ac0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000002a3e14f1fc0_0;
    %assign/vec4 v000002a3e14f1ac0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000002a3e14f0820;
T_33 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e14ed3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a3e14ee0e0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000002a3e14ee7c0_0;
    %assign/vec4 v000002a3e14ee0e0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000002a3e14f0690;
T_34 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e14f2ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a3e14f29c0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000002a3e14f2380_0;
    %assign/vec4 v000002a3e14f29c0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000002a3e14efa10;
T_35 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e14eecc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a3e14eea40_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000002a3e14ed140_0;
    %assign/vec4 v000002a3e14eea40_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000002a3e14f01e0;
T_36 ;
    %wait E_000002a3e146fa50;
    %load/vec4 v000002a3e14ee720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a3e14ed1e0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000002a3e14ee5e0_0;
    %assign/vec4 v000002a3e14ed1e0_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000002a3e14f58b0;
T_37 ;
    %wait E_000002a3e14716d0;
    %load/vec4 v000002a3e14faf80_0;
    %load/vec4 v000002a3e14fa260_0;
    %mul;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002a3e14f9ea0_0, 0, 2;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000002a3e14f9a40_0;
    %load/vec4 v000002a3e14fa800_0;
    %mul;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002a3e14f9ea0_0, 0, 2;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a3e14f9ea0_0, 0, 2;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_000002a3e14f58b0;
T_38 ;
    %wait E_000002a3e14714d0;
    %load/vec4 v000002a3e14f9d60_0;
    %load/vec4 v000002a3e14fa260_0;
    %mul;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002a3e14fae40_0, 0, 2;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000002a3e14f9f40_0;
    %load/vec4 v000002a3e14fa800_0;
    %mul;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002a3e14fae40_0, 0, 2;
    %jmp T_38.3;
T_38.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a3e14fae40_0, 0, 2;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000002a3e14f5ef0;
T_39 ;
    %vpi_call 21 8 "$readmemh", "memfile.dat", v000002a3e14fbcf0 {0 0 0};
    %end;
    .thread T_39;
    .scope S_000002a3e14f6080;
T_40 ;
    %wait E_000002a3e1471390;
    %load/vec4 v000002a3e14fd2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v000002a3e14fcab0_0;
    %load/vec4 v000002a3e14fd050_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3e14fc970, 0, 4;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000002a3e1488150;
T_41 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3e14fbf70_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3e14fbf70_0, 0;
    %end;
    .thread T_41;
    .scope S_000002a3e1488150;
T_42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3e14fb9d0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3e14fb9d0_0, 0;
    %delay 5, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_000002a3e1488150;
T_43 ;
    %wait E_000002a3e14703d0;
    %load/vec4 v000002a3e14fcb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v000002a3e14fb610_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_43.2, 6;
    %vpi_call 2 33 "$display", "Simulation succeeded123" {0 0 0};
    %vpi_call 2 34 "$finish" {0 0 0};
T_43.2 ;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000002a3e1488150;
T_44 ;
    %delay 500, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %jmp T_44;
    .thread T_44;
    .scope S_000002a3e1488150;
T_45 ;
    %vpi_call 2 41 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %end;
    .thread T_45;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    ".\tb_final.v";
    ".\top.v";
    ".\arm.v";
    ".\controller.v";
    ".\flopenr.v";
    ".\flopr.v";
    ".\condunit.v";
    ".\mux2.v";
    ".\condcheck.v";
    ".\decode.v";
    ".\datapath.v";
    ".\mux3.v";
    ".\flopenrDouble.v";
    ".\alu.v";
    ".\extend.v";
    ".\adder.v";
    ".\regfile.v";
    ".\hazardUnit.v";
    ".\dmem.v";
    ".\imem.v";
