Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Amin/Documents/FPGA_Project/Sign_FA16Bits/FA16Bits_Sign_Tb_isim_beh.exe -prj C:/Users/Amin/Documents/FPGA_Project/Sign_FA16Bits/FA16Bits_Sign_Tb_beh.prj work.FA16Bits_Sign_Tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Amin/Documents/FPGA_Project/Sign_FA16Bits/Sign_FA16Bits.vhd" into library work
Parsing VHDL file "C:/Users/Amin/Documents/FPGA_Project/Sign_FA16Bits/FA16Bits_Sign_Tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity Example_01_FA_16bit_Signed [example_01_fa_16bit_signed_defau...]
Compiling architecture behavior of entity fa16bits_sign_tb
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable C:/Users/Amin/Documents/FPGA_Project/Sign_FA16Bits/FA16Bits_Sign_Tb_isim_beh.exe
Fuse Memory Usage: 35400 KB
Fuse CPU Usage: 374 ms
