#ifndef SDRAM_CONFIG
#define SDRAM_CONFIG

#define SDRAM_RFSH_INTERVAL	128000

#define SDRAM_COLS		9
#define SDRAM_ROWS		13
#define SDRAM_BANK_BITS	2

#define SDRAM_USE_SLOW_SLEW

#define SDRAM_USEP_PERFORMANCE_MODE	1

#define SDRAM_RAS_LATENCY	2
#define SDRAM_CAS_LATENCY	6

#define SDRAM_TRP_DELAY		66666666	/* 15ns */
#define SDRAM_TRAS_DELAY	27027027	/* 37ns */
#define SDRAM_TSREX_TIME	14925373	/* 67ns */
#define SDRAM_TWR_TIME		71428571	/* 14ns */
#define SDRAM_TRC_TIME		16666666	/* 60ns */
#define SDRAM_TRFC_TIME		15151515	/* 66ns */
#define SDRAM_TXSNR_TIME	14925373	/* 67ns */
#define SDRAM_TRRD_TIME		71428571	/* 14ns */
#define SDRAM_TMRD_TIME		2
#define SDRAM_TCDLR_TIME	1

#define SDRAM_MODE_WORD		0x30

#endif