/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_mem/t_1_mem.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_mem/t_2_mem.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_mem/t_3_mem.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_mem/t_4_mem.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_mem/t_5_mem.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_mem/t_6_mem.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_mem/t_7_mem.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_mem/t_8_mem.asm
