INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'fpga' on host 'cse-HP-ProDesk-600-G3-MT' (Linux_x86_64 version 6.5.0-18-generic) on Mon Mar 11 18:01:24 IST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.3 LTS
INFO: [HLS 200-10] In directory '/home/fpga/Desktop/test'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script '/home/fpga/Desktop/test/ADDER/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source /home/fpga/Desktop/test/ADDER/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project ADDER 
INFO: [HLS 200-10] Opening project '/home/fpga/Desktop/test/ADDER'.
INFO: [HLS 200-1510] Running: set_top fourbit_adder 
INFO: [HLS 200-1510] Running: add_files adder.cpp 
INFO: [HLS 200-10] Adding design file 'adder.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb tstbnch.cpp 
INFO: [HLS 200-10] Adding test bench file 'tstbnch.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/fpga/Desktop/test/ADDER/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/fpga/Desktop/test/export_final
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/fpga/Desktop/test/export_final -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/fpga/Desktop/test/export_final 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1354.598 ; gain = 0.023 ; free physical = 144 ; free virtual = 4713
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 18:01:37 2024...
INFO: [HLS 200-802] Generated output file export_final/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13 seconds. CPU system time: 0.43 seconds. Elapsed time: 15.54 seconds; current allocated memory: 6.234 MB.
INFO: [HLS 200-112] Total CPU user time: 14.39 seconds. Total CPU system time: 0.64 seconds. Total elapsed time: 16.94 seconds; peak allocated memory: 264.125 MB.
