
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034850                       # Number of seconds simulated
sim_ticks                                 34849640343                       # Number of ticks simulated
final_tick                               561153690351                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 286608                       # Simulator instruction rate (inst/s)
host_op_rate                                   371123                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3113308                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907380                       # Number of bytes of host memory used
host_seconds                                 11193.77                       # Real time elapsed on the host
sim_insts                                  3208226608                       # Number of instructions simulated
sim_ops                                    4154263246                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       583680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       636800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1647360                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2873600                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1107328                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1107328                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4560                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4975                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12870                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 22450                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8651                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8651                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58767                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16748523                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51421                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18272785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        55094                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     47270502                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                82457092                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58767                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51421                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        55094                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             165281                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31774446                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31774446                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31774446                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58767                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16748523                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51421                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18272785                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        55094                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     47270502                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              114231538                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83572280                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31517884                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25713294                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2102017                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13464733                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12442322                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3261150                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92568                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32665036                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171241687                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31517884                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15703472                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37135794                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10966621                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4632196                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15902743                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807897                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83280272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.542777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.339180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46144478     55.41%     55.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3029840      3.64%     59.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4576692      5.50%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3168038      3.80%     68.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2219149      2.66%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2174048      2.61%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1309796      1.57%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2795603      3.36%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17862628     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83280272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.377133                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.049025                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33599880                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4859511                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35457029                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       516859                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8846985                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310316                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205074801                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1233                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8846985                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35463926                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         497476                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1660820                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34071903                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2739156                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198995245                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1151628                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       927924                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279055929                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926329335                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926329335                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107065497                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35911                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17154                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8130945                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18247450                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9344873                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112539                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2773514                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185520099                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34241                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148256123                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       295176                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61787902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189026535                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83280272                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.780207                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.918077                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29615528     35.56%     35.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16713622     20.07%     55.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12075309     14.50%     70.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8010375      9.62%     79.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8082978      9.71%     89.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3895675      4.68%     94.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3445698      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       652413      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       788674      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83280272                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         807694     71.02%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160194     14.09%     85.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169384     14.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124003924     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872556      1.26%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14570294      9.83%     94.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7792262      5.26%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148256123                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.773987                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1137272                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007671                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381224958                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247342626                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144158562                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149393395                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       467348                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7071640                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6511                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          389                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2237850                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8846985                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         259645                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48855                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185554346                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       639289                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18247450                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9344873                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17153                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41364                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          389                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1282532                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142570                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2425102                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145535259                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13620510                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2720856                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21220755                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20692229                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7600245                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.741430                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144220585                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144158562                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93401691                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265342267                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.724957                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.352005                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62290405                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2118956                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74433287                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.656035                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.177070                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28300725     38.02%     38.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21396422     28.75%     66.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8088384     10.87%     77.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4528725      6.08%     83.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3829633      5.15%     88.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1712378      2.30%     91.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1636014      2.20%     93.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1119767      1.50%     94.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3821239      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74433287                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3821239                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256166605                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379961844                       # The number of ROB writes
system.switch_cpus0.timesIdled                  17477                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 292008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.835723                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.835723                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.196569                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.196569                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653634428                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200496847                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188529732                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83572280                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30949809                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25232130                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2067113                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13051214                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12092083                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3336064                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91590                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30961803                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169993791                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30949809                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15428147                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37761025                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10988986                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5089574                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15282406                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1001044                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82708803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.547187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44947778     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2498587      3.02%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4663234      5.64%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4653493      5.63%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2891544      3.50%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2293977      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1437682      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1352977      1.64%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17969531     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82708803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370336                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.034093                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32280582                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5032619                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36277399                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       222037                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8896163                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5235857                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203978381                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1387                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8896163                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34620726                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         974505                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       851785                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34114111                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3251510                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196722098                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1351784                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       996056                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    276215794                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    917780678                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    917780678                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    170775177                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105440570                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35038                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16816                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9052560                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18206034                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9299531                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       115549                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3057319                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185431202                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33632                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147701972                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       290982                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62733847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    191857072                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     82708803                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785807                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898449                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28208377     34.11%     34.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18045477     21.82%     55.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11840424     14.32%     70.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7810283      9.44%     79.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8241639      9.96%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3972010      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3146368      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       713816      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       730409      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82708803                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         920476     72.40%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176496     13.88%     86.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174405     13.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123545251     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1983316      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16816      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14281884      9.67%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7874705      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147701972                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.767356                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1271377                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008608                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    379675102                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248199015                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144320325                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148973349                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       459927                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7073096                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1842                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          334                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2246752                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8896163                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         501942                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        88472                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185464834                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       369980                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18206034                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9299531                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16816                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         69535                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          334                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1290568                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1151214                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2441782                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145743565                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13631481                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1958403                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21315969                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20667411                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7684488                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.743922                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144365505                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144320325                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91985803                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        263996436                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.726892                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348436                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99458756                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122463220                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63002105                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33632                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2092099                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     73812640                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659109                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151196                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27855707     37.74%     37.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20749979     28.11%     65.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8623679     11.68%     77.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4297927      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4283922      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1726188      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1733047      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       930336      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3611855      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     73812640                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99458756                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122463220                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18185717                       # Number of memory references committed
system.switch_cpus1.commit.loads             11132938                       # Number of loads committed
system.switch_cpus1.commit.membars              16816                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17676183                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110330146                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2525891                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3611855                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           255666110                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          379832677                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 863477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99458756                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122463220                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99458756                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.840271                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.840271                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.190093                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.190093                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       654686653                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200468460                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187363478                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33632                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                83572280                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30564457                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26726023                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1935773                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15349582                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14705146                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2199014                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        61065                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36050259                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170082975                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30564457                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16904160                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35016607                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9500639                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3967151                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17774016                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       769623                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82587882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.370428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.172353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47571275     57.60%     57.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1733116      2.10%     59.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3175097      3.84%     63.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2981369      3.61%     67.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4905901      5.94%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5107162      6.18%     79.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1210475      1.47%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          908967      1.10%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14994520     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82587882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365725                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.035160                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        37183186                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3834725                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33886324                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       135340                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7548302                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3319776                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5565                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     190269986                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1369                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7548302                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        38740451                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1258919                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       445666                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32448565                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2145975                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     185265538                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        738958                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       857426                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    245935262                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    843238942                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    843238942                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    160142020                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        85793237                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        21827                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10669                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5768187                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     28540115                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6191855                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       103957                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2396237                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         175353642                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21323                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        148022353                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       195638                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     52545385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    144370778                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82587882                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.792301                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.838653                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28430335     34.42%     34.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15340784     18.58%     53.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13656623     16.54%     69.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8242167      9.98%     79.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8594711     10.41%     89.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5090196      6.16%     96.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2227819      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       596892      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       408355      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82587882                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         582342     66.45%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        187042     21.34%     87.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       106917     12.20%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116092182     78.43%     78.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1165122      0.79%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10654      0.01%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25512091     17.24%     96.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5242304      3.54%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     148022353                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.771190                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             876301                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005920                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    379704527                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    227920808                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143206319                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148898654                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       362779                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8140999                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          934                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          458                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1512770                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7548302                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         654610                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        60255                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    175374966                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       204483                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     28540115                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6191855                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10669                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         32883                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          217                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          458                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1032923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1136977                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2169900                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145268427                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24522229                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2753926                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            29640342                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21961594                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5118113                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.738237                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143366675                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143206319                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87995994                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        214652216                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.713562                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409947                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107608795                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122224633                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     53150973                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21308                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1940895                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75039579                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628802                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.320964                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     34380544     45.82%     45.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15952162     21.26%     67.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8924482     11.89%     78.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3022417      4.03%     83.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2902195      3.87%     86.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1224445      1.63%     88.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3249245      4.33%     92.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       942931      1.26%     94.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4441158      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75039579                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107608795                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122224633                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25078201                       # Number of memory references committed
system.switch_cpus2.commit.loads             20399116                       # Number of loads committed
system.switch_cpus2.commit.membars              10654                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19141323                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        106690951                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1650956                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4441158                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           245974027                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          358306085                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29421                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 984398                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107608795                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122224633                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107608795                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.776631                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.776631                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.287613                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.287613                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       672050174                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      187684277                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      196162606                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21308                       # number of misc regfile writes
system.l2.replacements                          22450                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           707685                       # Total number of references to valid blocks.
system.l2.sampled_refs                          55218                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.816201                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1149.786541                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.938844                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2226.303927                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.398594                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2432.972412                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.114055                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6314.771331                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4735.753524                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6128.750618                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst              0.013608                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           9737.196546                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.035089                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000486                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.067941                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000409                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.074248                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000400                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.192712                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.144524                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.187035                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000000                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.297156                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28495                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33584                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        40438                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  102517                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            29294                       # number of Writeback hits
system.l2.Writeback_hits::total                 29294                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28495                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33584                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        40438                       # number of demand (read+write) hits
system.l2.demand_hits::total                   102517                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28495                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33584                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        40438                       # number of overall hits
system.l2.overall_hits::total                  102517                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4560                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4975                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        12870                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 22450                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4560                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4975                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        12870                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22450                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4560                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4975                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        12870                       # number of overall misses
system.l2.overall_misses::total                 22450                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       617212                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    246736807                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       691319                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    274074343                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       909989                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    674920468                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1197950138                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       617212                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    246736807                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       691319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    274074343                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       909989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    674920468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1197950138                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       617212                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    246736807                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       691319                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    274074343                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       909989                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    674920468                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1197950138                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        33055                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        38559                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        53308                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              124967                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        29294                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             29294                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        33055                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        38559                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        53308                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               124967                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        33055                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        38559                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        53308                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              124967                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.137952                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.129023                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.241427                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.179647                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.137952                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.129023                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.241427                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.179647                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.137952                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.129023                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.241427                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.179647                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 38575.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54108.948904                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 49379.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55090.320201                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 60665.933333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52441.372805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53360.807929                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 38575.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54108.948904                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 49379.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55090.320201                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 60665.933333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52441.372805                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53360.807929                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 38575.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54108.948904                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 49379.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55090.320201                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 60665.933333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52441.372805                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53360.807929                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8651                       # number of writebacks
system.l2.writebacks::total                      8651                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4560                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4975                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        12870                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            22450                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        12870                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22450                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        12870                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22450                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       524507                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    220398414                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       610120                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    245400233                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       822772                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    600280774                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1068036820                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       524507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    220398414                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       610120                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    245400233                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       822772                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    600280774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1068036820                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       524507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    220398414                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       610120                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    245400233                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       822772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    600280774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1068036820                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.137952                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.129023                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.241427                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.179647                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.137952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.129023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.241427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.179647                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.137952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.129023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.241427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.179647                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 32781.687500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48332.985526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        43580                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49326.680000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 54851.466667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46641.862782                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47574.023163                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 32781.687500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48332.985526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        43580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49326.680000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 54851.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46641.862782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47574.023163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 32781.687500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48332.985526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        43580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49326.680000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 54851.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46641.862782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47574.023163                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996219                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015910376                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198940.207792                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996219                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15902724                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15902724                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15902724                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15902724                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15902724                       # number of overall hits
system.cpu0.icache.overall_hits::total       15902724                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       780679                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       780679                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       780679                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       780679                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       780679                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       780679                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15902743                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15902743                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15902743                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15902743                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15902743                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15902743                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 41088.368421                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 41088.368421                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 41088.368421                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 41088.368421                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 41088.368421                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 41088.368421                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       634156                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       634156                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       634156                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       634156                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       634156                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       634156                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39634.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 39634.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 39634.750000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 39634.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 39634.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 39634.750000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33055                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163646003                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33311                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4912.671580                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.415352                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.584648                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903966                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096034                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10365390                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10365390                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17124                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17124                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17438239                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17438239                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17438239                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17438239                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        67163                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        67163                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        67163                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67163                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        67163                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67163                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1746212780                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1746212780                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1746212780                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1746212780                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1746212780                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1746212780                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10432553                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10432553                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17505402                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17505402                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17505402                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17505402                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006438                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006438                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003837                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003837                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003837                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003837                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25999.624496                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25999.624496                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25999.624496                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25999.624496                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25999.624496                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25999.624496                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7902                       # number of writebacks
system.cpu0.dcache.writebacks::total             7902                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        34108                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        34108                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        34108                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        34108                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        34108                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        34108                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33055                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33055                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33055                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33055                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    488094719                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    488094719                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    488094719                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    488094719                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    488094719                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    488094719                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14766.138829                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14766.138829                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14766.138829                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14766.138829                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14766.138829                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14766.138829                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997427                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011892624                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2185513.226782                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997427                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15282389                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15282389                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15282389                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15282389                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15282389                       # number of overall hits
system.cpu1.icache.overall_hits::total       15282389                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       916828                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       916828                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       916828                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       916828                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       916828                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       916828                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15282406                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15282406                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15282406                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15282406                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15282406                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15282406                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53931.058824                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53931.058824                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53931.058824                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53931.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53931.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53931.058824                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       717659                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       717659                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       717659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       717659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       717659                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       717659                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51261.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51261.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51261.357143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51261.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51261.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51261.357143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 38559                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168587310                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 38815                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4343.354631                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.724751                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.275249                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905175                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094825                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10402601                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10402601                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7019692                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7019692                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16816                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16816                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16816                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16816                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17422293                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17422293                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17422293                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17422293                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       100368                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       100368                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       100368                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        100368                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       100368                       # number of overall misses
system.cpu1.dcache.overall_misses::total       100368                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3098160608                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3098160608                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3098160608                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3098160608                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3098160608                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3098160608                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10502969                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10502969                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7019692                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7019692                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16816                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16816                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17522661                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17522661                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17522661                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17522661                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009556                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009556                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005728                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005728                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005728                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005728                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30868.011797                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30868.011797                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30868.011797                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30868.011797                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30868.011797                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30868.011797                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8720                       # number of writebacks
system.cpu1.dcache.writebacks::total             8720                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        61809                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        61809                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        61809                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        61809                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        61809                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        61809                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        38559                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        38559                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        38559                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        38559                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        38559                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38559                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    513684385                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    513684385                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    513684385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    513684385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    513684385                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    513684385                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003671                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003671                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002201                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002201                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002201                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002201                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13322.035971                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13322.035971                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13322.035971                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13322.035971                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13322.035971                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13322.035971                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.995435                       # Cycle average of tags in use
system.cpu2.icache.total_refs               922362579                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1701775.976015                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.995435                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024031                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868582                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17773997                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17773997                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17773997                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17773997                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17773997                       # number of overall hits
system.cpu2.icache.overall_hits::total       17773997                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1185127                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1185127                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1185127                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1185127                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1185127                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1185127                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17774016                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17774016                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17774016                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17774016                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17774016                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17774016                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 62375.105263                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62375.105263                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 62375.105263                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62375.105263                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 62375.105263                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62375.105263                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       926999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       926999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       926999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       926999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       926999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       926999                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 61799.933333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61799.933333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 61799.933333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61799.933333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 61799.933333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61799.933333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53308                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               230620477                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53564                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4305.512602                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   215.867265                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    40.132735                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.843232                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.156768                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22275474                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22275474                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4657758                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4657758                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10669                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10669                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10654                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10654                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     26933232                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26933232                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     26933232                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26933232                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       161103                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       161103                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       161103                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        161103                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       161103                       # number of overall misses
system.cpu2.dcache.overall_misses::total       161103                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6096705730                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6096705730                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6096705730                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6096705730                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6096705730                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6096705730                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22436577                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22436577                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4657758                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4657758                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27094335                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27094335                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27094335                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27094335                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007180                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007180                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005946                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005946                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005946                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005946                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 37843.526998                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 37843.526998                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 37843.526998                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 37843.526998                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 37843.526998                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 37843.526998                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        12672                       # number of writebacks
system.cpu2.dcache.writebacks::total            12672                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       107795                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       107795                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       107795                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       107795                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       107795                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       107795                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53308                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53308                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53308                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53308                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53308                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53308                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    989077100                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    989077100                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    989077100                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    989077100                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    989077100                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    989077100                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001967                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001967                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18554.008779                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18554.008779                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18554.008779                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18554.008779                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18554.008779                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18554.008779                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
