Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/Xilinx_ISE/UART/uart_rx_tb_isim_beh.exe -prj /home/ise/Xilinx_ISE/UART/uart_rx_tb_beh.prj work.uart_rx_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Xilinx_ISE/UART/receiver.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx_ISE/UART/uart_rx_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96824 KB
Fuse CPU Usage: 880 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture code of entity uart_rx [\uart_rx(8,16)\]
Compiling architecture behavior of entity uart_rx_tb
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable /home/ise/Xilinx_ISE/UART/uart_rx_tb_isim_beh.exe
Fuse Memory Usage: 111532 KB
Fuse CPU Usage: 1080 ms
GCC CPU Usage: 320 ms
