[35msynthesizing the cpu module
(B[m[33mthis might take a while...
(B[mcd synth && \
MODULE=cpu SOURCES="verilog/cpu.sv verilog/regfile.sv verilog/mult.sv verilog/rob.sv verilog/rs.sv verilog/map_table.sv verilog/stage_issue.sv verilog/stage_dispatch.sv verilog/stage_execute.sv verilog/stage_complete.sv verilog/stage_retire.sv verilog/freelist.sv verilog/cdb.sv verilog/decoder.sv verilog/allocator.sv verilog/psel_gen.sv verilog/alu.sv verilog/branch.sv verilog/icache_subsystem_optimized.sv verilog/one_hot_to_index.sv verilog/dcache_subsystem.sv verilog/stage_fetch.sv verilog/instruction_buffer.sv verilog/mem_fu.sv verilog/bp.sv verilog/memDP.sv verilog/lfsr.sv verilog/store_queue.sv" \
dc_shell-t -f 470synth.tcl | tee cpu_synth.out
Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version V-2023.12-SP5 for linux64 - Jul 16, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Fri Dec  5 19:40:41 2025
Hostname:           caen-vnc-mi17.engin.umich.edu
CPU Model:          Intel(R) Xeon(R) Platinum 8358 CPU @ 2.60GHz
CPU Details:        Cores = 9 : Sockets = 17 : Cache Size = 49152 KB : Freq = 2.59 GHz
OS:                 Linux 5.14.0-570.51.1.el9_6.x86_64
RAM:                 17 GB (Free   8 GB)
Swap:                 8 GB (Free   7 GB)
Work Filesystem:    /home/fahyen mounted to //engin-labs.m.storage.umich.edu/engin-labs/home/fahyen/dotfiles
Tmp Filesystem:     /tmp mounted to /dev/mapper/vg1-lv_tmp
Work Disk:          64512 GB (Free 10914 GB)
Tmp Disk:            29 GB (Free  28 GB)

CPU Load: 6%, Ram Free: 8 GB, Swap Free: 7 GB, Work Disk Free: 10914 GB, Tmp Disk Free: 28 GB
##########################
# ---- Introduction ---- #
##########################
# Welcome to the EECS 470 design compiler synthesis script!
# this will synthesize a module with predefined constraints using the synopsys design compiler
# and supports optional hierarchical synthesis or module parameters
# this is written in the Tool command language for Synopsys Design Compiler
# see the tcl_reference.tcl file for a general Tcl syntax reference
# it requires a number of environment variables as arguments, see below
# this script generates the following useful files: ("*" is the module name)
# *.vg       - the synthesized structural verilog module netlist
# *_svsim.sv - a simulation wrapper file if your module has parameters or SystemVerilog syntax
# *.ddc      - the internal dc_shell design representation
#              can be reused for later synthesis with 'read_ddc'
# *.chk      - the check file of warnings and errors in the design
#              many warnings are safely ignorable, don't stress about them
# *.rep      - area, timing, constraint, resource, and netlist reports
#              mainly used for checking slack: run 'grep slack *.rep' to view slack
# and these files that you can just ignore: (these are created automatically :/)
# command.log  - a list of *every* command run, but without their output
#                includes all setup commands so can be a good reference, but hides this file far below
# *.mr         - meant for use with VHDL, can ignore since we use SystemVerilog
# default.svf  - used for formal verification of the compiled functionality
# *.pvl        - generated by the analyze command, loaded by dc_shell to avoid recompiling
#                if your design doesn't seem to be updating, delete this file
# *.syn        - generated by the analyze command, you can ignore these
########################################
# ---- load environment variables ---- #
########################################
# this script requires the following environment variables:
# CLOCK_PERIOD - the clock period                                  (a float)
# SOURCES      - a list of verilog source files (no header files)  (a space-separated string)
# MODULE       - the name of the top level module from the sources (a string)
# this script supports hierarchical synthesis through these *optional* environment variables:
# CHILD_MODULES - modules that will be included as-is and not recompile (a space-separated string)
# DDC_FILES     - the ddc sources that contain these child modules      (a space-separated string)
# also this optional environment variable:
# DC_SHELL_MULTICORE - how many CPU cores to use when compiling (an integer)
# an additional environment variable for synthesizing modules with parameters:
# PARAMS - an optional list of paramters for the top level module
#          in the form: Param1=val,Param2=val,Param3=val
#          i.e. the module: "module CAM #(parameter SIZE)" might have PARAMS: "SIZE=8"
#          these change both the module name and the name of the output files
#          MODULE becomes: MODULE_Param1val_Param2_val_Param3val
#          (this script does not support passing parameters to non-top level modules)
#          (it also does not support unnamed parameters or any other parameter format)
# required variables
# these are either set by a Makefile export or on the command line
# ex: CLOCK_PERIOD=30.0 SOURCES="my_mod.sv one.sv two.sv" MODULE=my_mod dc_shell-t -f flat_synth.tcl
try {
    set clock_period [getenv CLOCK_PERIOD]
    set sources [getenv SOURCES]
    set design_name [getenv MODULE]
} on error {msg} {
    puts "ERROR: failed to load a required environment variable"
    puts "Message: $msg"
    exit 1
}
cpu
# hierarchical synthesis variables (optional)
# (this try block fails silently if either variable is missing)
try {
  set child_modules [getenv CHILD_MODULES]
  set ddc_files [getenv DDC_FILES]
} on error {} {}
# how many CPU cores to use when compiling
# (this try block fails silently if the variable is missing)
try { set_host_options -max_cores [getenv DC_SHELL_MULTICORE] } on error {} {}
# set the module parameters for elaboration
# (this try block fails silently if the variable is missing)
try {
  set module_parameters [getenv PARAMS]
  puts "using parameters: $module_parameters"
  # if we elaborate successfully, we'll add the parameter suffix to the design name
  # convert equals and spaces to blank and convert commas to underscores
  set param_suffix [string map {"=" "" " " "" "," "_"} ${module_parameters}]
} on error {} {}
##########################################
# ---- link library and search path ---- #
##########################################
# these variables are needed by analyze and elaborate and by the 'link' command further down
set target_library lec25dscc25_TT.db
lec25dscc25_TT.db
# link_library is a variable for resolving standard cell references in designs
# the standard cell library we use is in the lec25dscc25_TT.db file
# the * will have dc_shell search its own library first, then the target
set link_library "* $target_library"
* lec25dscc25_TT.db
# the search path is where dc_shell will search for files to read and load
# lec25dscc25_TT.db is located in the last location
set search_path [list "./" "../" "/usr/caen/misc/class/eecs470/lib/synopsys/"]
./ ../ /usr/caen/misc/class/eecs470/lib/synopsys/
###########################################
# ---- setup miscellaneous variables ---- #
###########################################
# this script assumes your clock and reset variables will be named "clock" and "reset" everywhere
# note: these are just local variables
set clock_name clock
clock
set reset_name reset
reset
# this makes it so you don't need to add
# // synopsys sync_set_reset "reset"
# before every always_ff block
# I'm not updating every source file because of this though
set hdlin_ff_always_sync_set_reset "true"
true
# Set some flags to suppress warnings that are safe to ignore in 470
suppress_message "VER-130" ;# warns on delays in non-blocking assignment
set suppress_errors "UID-401 OPT-1206 OPT-1207 OPT-12"
UID-401 OPT-1206 OPT-1207 OPT-12
#############################################
# ---- read and elaborate source files ---- #
#############################################
# read files now so that we can fail quickly if analysis or elaboration have errors
# read ddc files directly, and give their modules the "dont_touch" parameter
# only if those modules were set above
if { [info exists child_modules] && $child_modules ne "" &&
     [info exists ddc_files    ] && $ddc_files     ne "" } {
  read_file -format ddc [list $ddc_files]
  set_dont_touch $child_modules
}
# try to elaborate and set the current design, but quit early if there are errors
# the combination of analyze and elaborate does the same thing as read_file
# analyze doesn't accept header files but does allow expanding parameters
if { ![analyze -format sverilog $sources] } {exit 1}
Running PRESTO HDLC
Compiling source file ../verilog/cpu.sv
Opening include file ../verilog/sys_defs.svh
Opening include file ../verilog/ISA.svh
Warning:  ../verilog/cpu.sv:237: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../verilog/cpu.sv:238: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../verilog/cpu.sv:239: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../verilog/cpu.sv:240: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ../verilog/regfile.sv
Opening include file ../verilog/sys_defs.svh
Warning:  ../verilog/cpu.sv:251: Forward references to 'issue_cdb_requests' are non-standard. This may be treated as an error in the future. (VER-733)
Compiling source file ../verilog/mult.sv
Opening include file ../verilog/sys_defs.svh
Compiling source file ../verilog/rob.sv
Opening include file ../verilog/sys_defs.svh
Compiling source file ../verilog/rs.sv
Opening include file ../verilog/sys_defs.svh
Compiling source file ../verilog/map_table.sv
Opening include file ../verilog/sys_defs.svh
Compiling source file ../verilog/stage_issue.sv
Opening include file ../verilog/sys_defs.svh
Compiling source file ../verilog/stage_dispatch.sv
Opening include file ../verilog/sys_defs.svh
Compiling source file ../verilog/stage_execute.sv
Opening include file ../verilog/sys_defs.svh
Compiling source file ../verilog/stage_complete.sv
Opening include file ../verilog/sys_defs.svh
Compiling source file ../verilog/stage_retire.sv
Opening include file ../verilog/sys_defs.svh
Compiling source file ../verilog/freelist.sv
Opening include file ../verilog/sys_defs.svh
Compiling source file ../verilog/cdb.sv
Opening include file ../verilog/sys_defs.svh
Compiling source file ../verilog/decoder.sv
Opening include file ../verilog/sys_defs.svh
Opening include file ../verilog/ISA.svh
Compiling source file ../verilog/allocator.sv
Compiling source file ../verilog/psel_gen.sv
Opening include file ..//verilog/sys_defs.svh
Compiling source file ../verilog/alu.sv
Opening include file ../verilog/sys_defs.svh
Compiling source file ../verilog/branch.sv
Opening include file ../verilog/sys_defs.svh
Compiling source file ../verilog/icache_subsystem_optimized.sv
Opening include file ..//verilog/sys_defs.svh
Opening include file ..//verilog/ISA.svh
Compiling source file ../verilog/one_hot_to_index.sv
Compiling source file ../verilog/dcache_subsystem.sv
Opening include file ..//verilog/sys_defs.svh
Opening include file ..//verilog/ISA.svh
Compiling source file ../verilog/stage_fetch.sv
Opening include file ../verilog/sys_defs.svh
Opening include file ../verilog/ISA.svh
Compiling source file ../verilog/instruction_buffer.sv
Opening include file ../verilog/sys_defs.svh
Opening include file ../verilog/ISA.svh
Compiling source file ../verilog/mem_fu.sv
Opening include file ../verilog/sys_defs.svh
Compiling source file ../verilog/bp.sv
Warning:  ../verilog/bp.sv:122: The construct 'final' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ../verilog/memDP.sv
Compiling source file ../verilog/lfsr.sv
Compiling source file ../verilog/store_queue.sv
Opening include file ../verilog/sys_defs.svh
Presto compilation completed successfully.
Loading db file '/usr/caen/misc/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
# elaborate, potentially with parameters
if { [info exists module_parameters] && $module_parameters ne ""} {
  if { ![elaborate $design_name -param "$module_parameters"] } {exit 1}
  set design_name ${design_name}_${param_suffix}
} else {
  if { ![elaborate $design_name] } {exit 1}
}
Loading db file '/usr/caen/synopsys-synth-2023.12-SP5/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2023.12-SP5/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../verilog/cpu.sv:700: A symbol named 'allocator' is already defined differently in the receiving scope.   (ELAB-106)
Warning:  ../verilog/cpu.sv:730: A symbol named 'allocator' is already defined differently in the receiving scope.   (ELAB-106)
Warning:  ../verilog/cpu.sv:760: A symbol named 'allocator' is already defined differently in the receiving scope.   (ELAB-106)
Warning:  ../verilog/cpu.sv:983: A symbol named 'allocator' is already defined differently in the receiving scope.   (ELAB-106)

Inferred memory devices in process
	in routine cpu line 128 in file
		'../verilog/rs.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|  rs_alu/free_count_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   rs_alu/rs_array_reg    | Flip-flop |  636  |  Y  | N  | N  | N  | N  | N  | N  |
|  rs_mult/free_count_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|   rs_mult/rs_array_reg   | Flip-flop |  212  |  Y  | N  | N  | N  | N  | N  | N  |
| rs_branch/free_count_reg | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  rs_branch/rs_array_reg  | Flip-flop |  212  |  Y  | N  | N  | N  | N  | N  | N  |
|  rs_mem/free_count_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   rs_mem/rs_array_reg    | Flip-flop |  424  |  Y  | N  | N  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine cpu line 911 in file
		'../verilog/cpu.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|    ex_comp_reg_reg    | Flip-flop |  231  |  Y  | N  | N  | N  | N  | N  | N  |
| ex_comp_reg_valid_reg | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine cpu line 100 in file
		'../verilog/map_table.sv'.
=========================================================================================
|         Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=========================================================================================
| map_table_0/map_table_reg_reg | Flip-flop |  112  |  Y  | N  | N  | N  | Y  | N  | N  |
| map_table_0/map_table_reg_reg | Flip-flop |  112  |  Y  | N  | N  | N  | N  | Y  | N  |
=========================================================================================

Inferred memory devices in process
	in routine cpu line 63 in file
		'../verilog/freelist.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| freelist_0/free_count_reg | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
| freelist_0/free_count_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
=====================================================================================

Inferred memory devices in process
	in routine cpu line 74 in file
		'../verilog/cdb.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|     cdb_0/cdb_reg     | Flip-flop |  117  |  Y  | N  | N  | N  | N  | N  | N  |
|   cdb_0/gnt_bus_reg   | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
| cdb_0/grants_flat_reg | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      cpu/65      |   32   |    7    |      5       |
|      cpu/66      |   32   |    7    |      5       |
|      cpu/67      |   32   |    7    |      5       |
|      cpu/65      |   32   |    7    |      5       |
|      cpu/66      |   32   |    7    |      5       |
|      cpu/67      |   32   |    7    |      5       |
|      cpu/65      |   32   |    7    |      5       |
|      cpu/66      |   32   |    7    |      5       |
|      cpu/67      |   32   |    7    |      5       |
======================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (cpu)
Elaborated 1 design.
Current design is now 'cpu'.
Information: Building the design 'icache_subsystem_optimized'. (HDL-193)
Presto compilation completed successfully. (icache_subsystem_optimized)
Information: Building the design 'dcache_subsystem'. (HDL-193)
Warning:  ../verilog/dcache_subsystem.sv:189: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 112 in file
	'../verilog/dcache_subsystem.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           123            |    auto/auto     |
|           127            |    auto/auto     |
|           135            |    auto/auto     |
===============================================
Presto compilation completed successfully. (dcache_subsystem)
Information: Building the design 'stage_fetch'. (HDL-193)
Warning:  ../verilog/stage_fetch.sv:99: signed to unsigned assignment occurs. (VER-318)
Warning:  ../verilog/stage_fetch.sv:101: signed to unsigned assignment occurs. (VER-318)
Warning:  ../verilog/stage_fetch.sv:147: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/stage_fetch.sv:154: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/stage_fetch.sv:159: signed to unsigned assignment occurs. (VER-318)
Warning:  ../verilog/stage_fetch.sv:146: signed to unsigned part selection occurs. (VER-318)
Warning:  ../verilog/stage_fetch.sv:153: signed to unsigned part selection occurs. (VER-318)
Information: Loop optimization is performed. (ELAB-2057)

Inferred memory devices in process
	in routine stage_fetch line 246 in file
		'../verilog/stage_fetch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       PC_reg        | Flip-flop |  30   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| stage_fetch/111  |   4    |    7    |      2       |
| stage_fetch/116  |   4    |   20    |      2       |
| stage_fetch/119  |   4    |   12    |      2       |
| stage_fetch/225  |   4    |    1    |      2       |
======================================================
Presto compilation completed successfully. (stage_fetch)
Information: Building the design 'bp'. (HDL-193)

Statistics for case statements in always block at line 87 in file
	'../verilog/bp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            43            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine bp line 87 in file
		'../verilog/bp.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|          ghr_reg          | Flip-flop |   7   |  Y  | N  | N  | N  | Y  | N  | N  |
| pattern_history_table_reg | Flip-flop |  512  |  Y  | N  | N  | N  | Y  | N  | N  |
|       btb_array_reg       | Flip-flop | 7168  |  Y  | N  | N  | N  | Y  | N  | N  |
=====================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      bp/68       |  256   |    1    |      8       |
|      bp/70       |  128   |   56    |      7       |
|      bp/107      |  256   |    2    |      8       |
======================================================
Presto compilation completed successfully. (bp)
Module: bp, Elapsed Time: 00:00:01, CPU Time: 00:00:02, Total Mem: 363.13 MB, Mem: 117.97 MB, Time: Fri Dec  5 19:40:53 2025
Information: Building the design 'instr_buffer'. (HDL-193)
Warning:  ../verilog/instruction_buffer.sv:29: signed to unsigned assignment occurs. (VER-318)
Warning:  ../verilog/instruction_buffer.sv:43: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/instruction_buffer.sv:42: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine instr_buffer line 57 in file
		'../verilog/instruction_buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| available_slots_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
| available_slots_reg | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|   ib_entries_reg    | Flip-flop | 6784  |  Y  | N  | N  | N  | Y  | N  | N  |
|    head_ptr_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|    tail_ptr_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| instr_buffer/26  |   64   |    1    |      6       |
| instr_buffer/26  |   64   |   106   |      6       |
| instr_buffer/26  |   64   |    1    |      6       |
| instr_buffer/26  |   64   |   106   |      6       |
| instr_buffer/26  |   64   |    1    |      6       |
| instr_buffer/26  |   64   |   106   |      6       |
======================================================
Presto compilation completed successfully. (instr_buffer)
Information: Building the design 'decoder'. (HDL-193)

Statistics for case statements in always block at line 33 in file
	'../verilog/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    auto/auto     |
|           263            |    auto/auto     |
===============================================
Presto compilation completed successfully. (decoder)
Information: Building the design 'stage_dispatch'. (HDL-193)
Warning:  ../verilog/stage_dispatch.sv:110: unsigned to signed assignment occurs. (VER-318)
Warning:  ../verilog/stage_dispatch.sv:155: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/stage_dispatch.sv:158: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/stage_dispatch.sv:161: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/stage_dispatch.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/stage_dispatch.sv:166: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/stage_dispatch.sv:167: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/stage_dispatch.sv:168: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/stage_dispatch.sv:266: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/stage_dispatch.sv:265: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/stage_dispatch.sv:289: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/stage_dispatch.sv:381: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/stage_dispatch.sv:306: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/stage_dispatch.sv:305: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 108 in file
	'../verilog/stage_dispatch.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           164            |    auto/auto     |
|           182            |    auto/auto     |
|           332            |    auto/auto     |
===============================================
Statistics for MUX_OPs
========================================================
|  block name/line   | Inputs | Outputs | # sel inputs |
========================================================
| stage_dispatch/268 |   32   |    1    |      5       |
| stage_dispatch/269 |   32   |    6    |      5       |
| stage_dispatch/273 |   32   |    1    |      5       |
| stage_dispatch/274 |   32   |    6    |      5       |
| stage_dispatch/268 |   32   |    1    |      5       |
| stage_dispatch/269 |   32   |    6    |      5       |
| stage_dispatch/273 |   32   |    1    |      5       |
| stage_dispatch/274 |   32   |    6    |      5       |
========================================================
Presto compilation completed successfully. (stage_dispatch)
Information: Building the design 'rob'. (HDL-193)
Warning:  ../verilog/rob.sv:58: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/rob.sv:57: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/rob.sv:65: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/rob.sv:81: signed to unsigned assignment occurs. (VER-318)
Warning:  ../verilog/rob.sv:90: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/rob.sv:97: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/rob.sv:98: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/rob.sv:99: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rob line 105 in file
		'../verilog/rob.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    tail_idx_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|   rob_entries_reg   | Flip-flop | 6272  |  Y  | N  | N  | N  | Y  | N  | N  |
|   free_count_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|   free_count_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|    head_idx_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      rob/97      |   32   |   196   |      5       |
|      rob/99      |   32   |    1    |      5       |
|      rob/97      |   32   |   196   |      5       |
|      rob/99      |   32   |    1    |      5       |
|      rob/97      |   32   |   196   |      5       |
|      rob/99      |   32   |    1    |      5       |
======================================================
Presto compilation completed successfully. (rob)
Information: Building the design 'store_queue'. (HDL-193)
Warning:  ../verilog/store_queue.sv:123: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/store_queue.sv:124: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/store_queue.sv:122: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/store_queue.sv:164: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/store_queue.sv:233: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 215 in file
	'../verilog/store_queue.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           245            |    auto/auto     |
|           273            |    auto/auto     |
|           276            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine store_queue line 307 in file
		'../verilog/store_queue.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| free_slots_reg_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
| free_slots_reg_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|   sq_entries_reg    | Flip-flop |  576  |  Y  | N  | N  | N  | Y  | N  | N  |
|    executed_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    head_idx_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|    tail_idx_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| store_queue/115  |   8    |   67    |      3       |
| store_queue/113  |   8    |    1    |      3       |
| store_queue/245  |   8    |   67    |      3       |
| store_queue/245  |   8    |   67    |      3       |
| store_queue/245  |   8    |   67    |      3       |
| store_queue/245  |   8    |   67    |      3       |
| store_queue/245  |   8    |   67    |      3       |
| store_queue/245  |   8    |   67    |      3       |
| store_queue/245  |   8    |   67    |      3       |
| store_queue/245  |   8    |   67    |      3       |
| store_queue/245  |   8    |   67    |      3       |
| store_queue/245  |   8    |   67    |      3       |
| store_queue/245  |   8    |   67    |      3       |
| store_queue/245  |   8    |   67    |      3       |
| store_queue/245  |   8    |   67    |      3       |
| store_queue/245  |   8    |   67    |      3       |
| store_queue/245  |   8    |   67    |      3       |
| store_queue/245  |   8    |   67    |      3       |
======================================================
Warning:  ../verilog/store_queue.sv:179: Netlist for always_comb block is empty. (ELAB-982)
Presto compilation completed successfully. (store_queue)
Information: Building the design 'allocator' instantiated from design 'cpu' with
	the parameters "NUM_RESOURCES=6,NUM_REQUESTS=3". (HDL-193)

Inferred memory devices in process
	in routine allocator_NUM_RESOURCES6_NUM_REQUESTS3 line 112 in file
		'../verilog/allocator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| resource_status_reg | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (allocator_NUM_RESOURCES6_NUM_REQUESTS3)
Information: Building the design 'allocator' instantiated from design 'cpu' with
	the parameters "NUM_RESOURCES=2,NUM_REQUESTS=3". (HDL-193)

Inferred memory devices in process
	in routine allocator_NUM_RESOURCES2_NUM_REQUESTS3 line 112 in file
		'../verilog/allocator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| resource_status_reg | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (allocator_NUM_RESOURCES2_NUM_REQUESTS3)
Information: Building the design 'allocator' instantiated from design 'cpu' with
	the parameters "NUM_RESOURCES=4,NUM_REQUESTS=3". (HDL-193)

Inferred memory devices in process
	in routine allocator_NUM_RESOURCES4_NUM_REQUESTS3 line 112 in file
		'../verilog/allocator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| resource_status_reg | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (allocator_NUM_RESOURCES4_NUM_REQUESTS3)
Information: Building the design 'stage_issue'. (HDL-193)

Inferred memory devices in process
	in routine stage_issue line 277 in file
		'../verilog/stage_issue.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| issue_register_reg  | Flip-flop |  742  |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (stage_issue)
Information: Building the design 'stage_execute'. (HDL-193)
Warning:  ../verilog/stage_execute.sv:398: signed to unsigned assignment occurs. (VER-318)
Warning:  ../verilog/stage_execute.sv:216: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 209 in file
	'../verilog/stage_execute.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           211            |    auto/auto     |
|           219            |    auto/auto     |
===============================================
Presto compilation completed successfully. (stage_execute)
Information: Building the design 'arch_map_table'. (HDL-193)

Inferred memory devices in process
	in routine arch_map_table line 225 in file
		'../verilog/map_table.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| arch_map_table_reg_reg | Flip-flop |  112  |  Y  | N  | N  | N  | Y  | N  | N  |
| arch_map_table_reg_reg | Flip-flop |  112  |  Y  | N  | N  | N  | N  | Y  | N  |
==================================================================================
Statistics for MUX_OPs
========================================================
|  block name/line   | Inputs | Outputs | # sel inputs |
========================================================
| arch_map_table/214 |   32   |    7    |      5       |
| arch_map_table/214 |   32   |    7    |      5       |
| arch_map_table/214 |   32   |    7    |      5       |
========================================================
Presto compilation completed successfully. (arch_map_table)
Information: Building the design 'allocator' instantiated from design 'cpu' with
	the parameters "NUM_RESOURCES=64,NUM_REQUESTS=3". (HDL-193)

Inferred memory devices in process
	in routine allocator_NUM_RESOURCES64_NUM_REQUESTS3 line 112 in file
		'../verilog/allocator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| resource_status_reg | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (allocator_NUM_RESOURCES64_NUM_REQUESTS3)
Information: Building the design 'regfile'. (HDL-193)

Inferred memory devices in process
	in routine regfile line 100 in file
		'../verilog/regfile.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| register_file_entries_reg | Flip-flop | 2048  |  Y  | N  | N  | N  | Y  | N  | N  |
=====================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    regfile/96    |   64   |   32    |      6       |
|    regfile/96    |   64   |   32    |      6       |
|    regfile/96    |   64   |   32    |      6       |
|    regfile/96    |   64   |   32    |      6       |
|    regfile/96    |   64   |   32    |      6       |
|    regfile/96    |   64   |   32    |      6       |
|    regfile/96    |   64   |   32    |      6       |
|    regfile/96    |   64   |   32    |      6       |
|    regfile/96    |   64   |   32    |      6       |
|    regfile/96    |   64   |   32    |      6       |
|    regfile/96    |   64   |   32    |      6       |
|    regfile/96    |   64   |   32    |      6       |
|    regfile/96    |   64   |   32    |      6       |
|    regfile/96    |   64   |   32    |      6       |
======================================================
Presto compilation completed successfully. (regfile)
Information: Building the design 'psel_gen' instantiated from design 'cpu' with
	the parameters "WIDTH=@28206b3a32373220743a20693a2028206b3a32373220743a20693a2028206b3a32373220743a20693a2028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a3320292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a31202920292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a31202920292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a32202920292000@,REQS=3". (HDL-193)
Presto compilation completed successfully. (psel_gen_WIDTH7_REQS3)
Information: Building the design 'stage_complete'. (HDL-193)
Presto compilation completed successfully. (stage_complete)
Information: Building the design 'stage_retire'. (HDL-193)
Warning:  ../verilog/stage_retire.sv:153: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine stage_retire line 192 in file
		'../verilog/stage_retire.sv'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
| freelist_checkpoint_mask_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | Y  | N  |
| freelist_checkpoint_mask_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
========================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| stage_retire/135 |   64   |   32    |      6       |
| stage_retire/135 |   64   |   32    |      6       |
| stage_retire/135 |   64   |   32    |      6       |
======================================================
Presto compilation completed successfully. (stage_retire)
Information: Building the design 'icache'. (HDL-193)
Warning:  ../verilog/icache_subsystem_optimized.sv:433: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully. (icache)
Information: Building the design 'i_prefetcher'. (HDL-193)

Inferred memory devices in process
	in routine i_prefetcher line 217 in file
		'../verilog/icache_subsystem_optimized.sv'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
|      prefetch_count_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
| last_icache_miss_mem_req_reg | Flip-flop |  33   |  Y  | N  | N  | N  | Y  | N  | N  |
|     addr_incrementor_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
========================================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (i_prefetcher)
Information: Building the design 'i_mshr'. (HDL-193)

Inferred memory devices in process
	in routine i_mshr line 160 in file
		'../verilog/icache_subsystem_optimized.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mshr_entries_reg   | Flip-flop |  450  |  Y  | N  | N  | N  | Y  | N  | N  |
|      head_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|      tail_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (i_mshr)
Information: Building the design 'dcache'. (HDL-193)
Warning:  ../verilog/dcache_subsystem.sv:564: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine dcache line 634 in file
		'../verilog/dcache_subsystem.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  evicted_valid_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  evicted_line_reg   | Flip-flop |  95   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    dcache/605    |   32   |   95    |      5       |
|    dcache/614    |   32   |   94    |      5       |
======================================================
Presto compilation completed successfully. (dcache)
Information: Building the design 'd_mshr'. (HDL-193)

Inferred memory devices in process
	in routine d_mshr line 433 in file
		'../verilog/dcache_subsystem.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mshr_entries_reg   | Flip-flop | 1484  |  Y  | N  | N  | N  | Y  | N  | N  |
|      head_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|      tail_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (d_mshr)
Information: Building the design 'psel_gen' instantiated from design 'allocator_NUM_RESOURCES6_NUM_REQUESTS3' with
	the parameters "WIDTH=6,REQS=3". (HDL-193)
Presto compilation completed successfully. (psel_gen_WIDTH6_REQS3)
Information: Building the design 'psel_gen' instantiated from design 'allocator_NUM_RESOURCES6_NUM_REQUESTS3' with
	the parameters "WIDTH=3,REQS=3". (HDL-193)
Presto compilation completed successfully. (psel_gen_WIDTH3_REQS3)
Information: Building the design 'psel_gen' instantiated from design 'allocator_NUM_RESOURCES2_NUM_REQUESTS3' with
	the parameters "WIDTH=2,REQS=3". (HDL-193)
Presto compilation completed successfully. (psel_gen_WIDTH2_REQS3)
Information: Building the design 'psel_gen' instantiated from design 'allocator_NUM_RESOURCES4_NUM_REQUESTS3' with
	the parameters "WIDTH=4,REQS=3". (HDL-193)
Presto compilation completed successfully. (psel_gen_WIDTH4_REQS3)
Information: Building the design 'allocator' instantiated from design 'stage_issue' with
	the parameters "NUM_RESOURCES=3,NUM_REQUESTS=@28206b3a32373320743a20693a2028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a3220292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a33202920292000@". (HDL-193)

Inferred memory devices in process
	in routine allocator_NUM_RESOURCES3_NUM_REQUESTS6 line 112 in file
		'../verilog/allocator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| resource_status_reg | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (allocator_NUM_RESOURCES3_NUM_REQUESTS6)
Information: Building the design 'allocator' instantiated from design 'stage_issue' with
	the parameters "NUM_RESOURCES=1,NUM_REQUESTS=@28206b3a32373320743a20693a2028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a3220292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a31202920292000@". (HDL-193)

Inferred memory devices in process
	in routine allocator_NUM_RESOURCES1_NUM_REQUESTS2 line 112 in file
		'../verilog/allocator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| resource_status_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (allocator_NUM_RESOURCES1_NUM_REQUESTS2)
Information: Building the design 'allocator' instantiated from design 'stage_issue' with
	the parameters "NUM_RESOURCES=2,NUM_REQUESTS=@28206b3a32373320743a20693a2028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a3220292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a32202920292000@". (HDL-193)

Inferred memory devices in process
	in routine allocator_NUM_RESOURCES2_NUM_REQUESTS4 line 112 in file
		'../verilog/allocator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| resource_status_reg | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (allocator_NUM_RESOURCES2_NUM_REQUESTS4)
Information: Building the design 'alu'. (HDL-193)
Warning:  ../verilog/alu.sv:24: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 13 in file
	'../verilog/alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully. (alu)
Information: Building the design 'mult'. (HDL-193)

Statistics for case statements in always block at line 196 in file
	'../verilog/mult.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           197            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mult line 37 in file
		'../verilog/mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  prev_rob_idx_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|   prev_valid_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mult line 50 in file
		'../verilog/mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mult line 210 in file
		'../verilog/mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    meta_held_reg    | Flip-flop |  77   |  Y  | N  | N  | N  | Y  | N  | N  |
|   req_pending_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    sum_held_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | Y  | N  | N  |
|   mcand_held_reg    | Flip-flop |  64   |  Y  | N  | N  | N  | Y  | N  | N  |
|   mplier_held_reg   | Flip-flop |  64   |  Y  | N  | N  | N  | Y  | N  | N  |
|    func_held_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (mult)
Information: Building the design 'branch'. (HDL-193)

Statistics for case statements in always block at line 16 in file
	'../verilog/branch.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            17            |    auto/auto     |
|            29            |    auto/auto     |
===============================================
Presto compilation completed successfully. (branch)
Information: Building the design 'mem_fu' instantiated from design 'stage_execute' with
	the parameters "FU_ID=0". (HDL-193)

Statistics for case statements in always block at line 87 in file
	'../verilog/mem_fu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           126            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mem_fu_FU_ID0 line 280 in file
		'../verilog/mem_fu.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     fu_reg_reg      | Flip-flop |  84   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mem_fu_FU_ID0)
Information: Building the design 'mem_fu' instantiated from design 'stage_execute' with
	the parameters "FU_ID=1". (HDL-193)

Statistics for case statements in always block at line 87 in file
	'../verilog/mem_fu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           126            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mem_fu_FU_ID1 line 280 in file
		'../verilog/mem_fu.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     fu_reg_reg      | Flip-flop |  84   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mem_fu_FU_ID1)
Information: Building the design 'psel_gen' instantiated from design 'allocator_NUM_RESOURCES64_NUM_REQUESTS3' with
	the parameters "WIDTH=64,REQS=3". (HDL-193)
Presto compilation completed successfully. (psel_gen_WIDTH64_REQS3)
Information: Building the design 'wand_sel' instantiated from design 'psel_gen_WIDTH7_REQS3' with
	the parameters "7". (HDL-193)
Presto compilation completed successfully. (wand_sel_WIDTH7)
Information: Building the design 'memDP' instantiated from design 'icache' with
	the parameters "WIDTH=78,DEPTH=1'h1". (HDL-193)

Inferred memory devices in process
	in routine memDP_78_1 line 68 in file
		'../verilog/memDP.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     memData_reg     | Flip-flop |  78   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (memDP_78_1)
Information: Building the design 'psel_gen' instantiated from design 'icache' with
	the parameters "WIDTH=36,REQS=1'h1". (HDL-193)
Warning:  ../verilog/psel_gen.sv:96: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/psel_gen.sv:139: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/psel_gen.sv:147: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully. (psel_gen_36_1)
Information: Building the design 'one_hot_to_index' instantiated from design 'icache' with
	the parameters "INPUT_WIDTH=36". (HDL-193)
Presto compilation completed successfully. (one_hot_to_index_INPUT_WIDTH36)
Information: Building the design 'pseudo_tree_lru' instantiated from design 'icache' with
	the parameters "CACHE_SIZE=36,INDEX_BITS=6". (HDL-193)

Inferred memory devices in process
	in routine pseudo_tree_lru_CACHE_SIZE36_INDEX_BITS6 line 599 in file
		'../verilog/icache_subsystem_optimized.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    lru_tree_reg     | Flip-flop |  35   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pseudo_tree_lru_CACHE_SIZE36_INDEX_BITS6)
Information: Building the design 'memDP' instantiated from design 'dcache' with
	the parameters "WIDTH=95,DEPTH=1'h1". (HDL-193)

Inferred memory devices in process
	in routine memDP_95_1 line 68 in file
		'../verilog/memDP.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     memData_reg     | Flip-flop |  95   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (memDP_95_1)
Information: Building the design 'psel_gen' instantiated from design 'dcache' with
	the parameters "WIDTH=32,REQS=1'h1". (HDL-193)
Warning:  ../verilog/psel_gen.sv:96: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/psel_gen.sv:139: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/psel_gen.sv:147: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully. (psel_gen_32_1)
Information: Building the design 'LFSR' instantiated from design 'dcache' with
	the parameters "WIDTH=5". (HDL-193)

Inferred memory devices in process
	in routine LFSR_WIDTH5 line 9 in file
		'../verilog/lfsr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       op_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|       op_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | Y  | N  |
===============================================================================
Presto compilation completed successfully. (LFSR_WIDTH5)
Information: Building the design 'wand_sel' instantiated from design 'psel_gen_WIDTH6_REQS3' with
	the parameters "6". (HDL-193)
Presto compilation completed successfully. (wand_sel_WIDTH6)
Information: Building the design 'wand_sel' instantiated from design 'psel_gen_WIDTH3_REQS3' with
	the parameters "3". (HDL-193)
Presto compilation completed successfully. (wand_sel_WIDTH3)
Information: Building the design 'wand_sel' instantiated from design 'psel_gen_WIDTH2_REQS3' with
	the parameters "2". (HDL-193)
Presto compilation completed successfully. (wand_sel_WIDTH2)
Information: Building the design 'wand_sel' instantiated from design 'psel_gen_WIDTH4_REQS3' with
	the parameters "4". (HDL-193)
Presto compilation completed successfully. (wand_sel_WIDTH4)
Information: Building the design 'psel_gen' instantiated from design 'allocator_NUM_RESOURCES3_NUM_REQUESTS6' with
	the parameters "WIDTH=3,REQS=6". (HDL-193)
Presto compilation completed successfully. (psel_gen_WIDTH3_REQS6)
Information: Building the design 'psel_gen' instantiated from design 'allocator_NUM_RESOURCES3_NUM_REQUESTS6' with
	the parameters "WIDTH=6,REQS=6". (HDL-193)
Presto compilation completed successfully. (psel_gen_WIDTH6_REQS6)
Information: Building the design 'psel_gen' instantiated from design 'allocator_NUM_RESOURCES1_NUM_REQUESTS2' with
	the parameters "WIDTH=1,REQS=2". (HDL-193)
Presto compilation completed successfully. (psel_gen_WIDTH1_REQS2)
Information: Building the design 'psel_gen' instantiated from design 'allocator_NUM_RESOURCES1_NUM_REQUESTS2' with
	the parameters "WIDTH=2,REQS=2". (HDL-193)
Presto compilation completed successfully. (psel_gen_WIDTH2_REQS2)
Information: Building the design 'psel_gen' instantiated from design 'allocator_NUM_RESOURCES2_NUM_REQUESTS4' with
	the parameters "WIDTH=2,REQS=4". (HDL-193)
Presto compilation completed successfully. (psel_gen_WIDTH2_REQS4)
Information: Building the design 'psel_gen' instantiated from design 'allocator_NUM_RESOURCES2_NUM_REQUESTS4' with
	the parameters "WIDTH=4,REQS=4". (HDL-193)
Presto compilation completed successfully. (psel_gen_WIDTH4_REQS4)
Information: Building the design 'mult_stage'. (HDL-193)

Inferred memory devices in process
	in routine mult_stage line 312 in file
		'../verilog/mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   product_sum_reg   | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|   next_mplier_reg   | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|   next_mcand_reg    | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_func_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    meta_out_reg     | Flip-flop |  77   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mult_stage line 320 in file
		'../verilog/mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mult_stage)
Information: Building the design 'wand_sel' instantiated from design 'psel_gen_WIDTH64_REQS3' with
	the parameters "64". (HDL-193)
Presto compilation completed successfully. (wand_sel_WIDTH64)
Information: Building the design 'wand_sel' instantiated from design 'psel_gen_36_1' with
	the parameters "36". (HDL-193)
Presto compilation completed successfully. (wand_sel_WIDTH36)
Information: Building the design 'wand_sel' instantiated from design 'psel_gen_32_1' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully. (wand_sel_WIDTH32)
Information: Building the design 'wand_sel' instantiated from design 'psel_gen_WIDTH1_REQS2' with
	the parameters "1". (HDL-193)
Presto compilation completed successfully. (wand_sel_WIDTH1)
if { [current_design $design_name] == [list] } {exit 1}
Current design is 'cpu'.
#########################################
# ---- compilation setup functions ---- #
#########################################
# I'm defining functions here to break out and *name* the separate things we do for setup
proc eecs_470_set_compilation_flags {} {
  set_app_var compile_top_all_paths "true"
  set_app_var auto_wire_load_selection "false"
  set_app_var compile_seqmap_synchronous_extraction "true" ;# seems to be unused?
}
proc eecs_470_set_wire_load {design_name} {
  set WIRE_LOAD tsmcwire
  set LOGICLIB lec25dscc25_TT

  set_wire_load_model -name $WIRE_LOAD -lib $LOGICLIB $design_name
  set_wire_load_mode top
  set_fix_multiple_port_nets -outputs -buffer_constants
}
proc eecs_470_generate_clock {clock_name clock_period} {
  set CLK_UNCERTAINTY 0.1 ;# the latency/transition time of the clock

  create_clock -period $clock_period -name $clock_name [find port $clock_name]
  set_clock_uncertainty $CLK_UNCERTAINTY $clock_name
  set_fix_hold $clock_name
}
proc eecs_470_setup_paths {clock_name} {
  set DRIVING_CELL dffacs1 ;# the driving cell from the link_library

  # TODO: can we just remove these lines?
  group_path -from [all_inputs] -name input_grp
  group_path -to [all_outputs] -name output_grp

  set_driving_cell  -lib_cell $DRIVING_CELL [all_inputs]
  remove_driving_cell [find port $clock_name]
}
proc eecs_470_set_design_constraints {reset_name clock_name clock_period} {
  set AVG_FANOUT_LOAD 10
  set AVG_LOAD 0.1
  set AVG_INPUT_DELAY 0.1   ;# ns
  set AVG_OUTPUT_DELAY 0.1  ;# ns
  set CRIT_RANGE 1.0        ;# ns
  set MAX_FANOUT 32
  set MAX_TRANSITION 1.0    ;# percent

  # these are some unused values that I've commented out, but am leaving for reference
  # set HIGH_LOAD 1.0
  # set MID_FANOUT 8
  # set LOW_FANOUT 1
  # set HIGH_DRIVE 0
  # set FAST_TRANSITION 0.1

  # set some constraints
  set_fanout_load $AVG_FANOUT_LOAD [all_outputs]
  set_load $AVG_LOAD [all_outputs]
  set_input_delay $AVG_INPUT_DELAY -clock $clock_name [all_inputs]
  set_output_delay $AVG_OUTPUT_DELAY -clock $clock_name [all_outputs]

  # remove constraints for only the clock and reset
  # I'm not actually sure if we need these after the others or not
  remove_input_delay -clock $clock_name [find port $clock_name]
  set_dont_touch $reset_name
  set_resistance 0 $reset_name
  set_drive 0 $reset_name

  # these define specific limitations on the design and optimizer
  set_critical_range $CRIT_RANGE [current_design]
  set_max_delay $clock_period [all_outputs]
  # these are currently unused for some reason, leaving commented
  # set_max_fanout $MAX_FANOUT [current_design]
  # set_max_transition $MAX_TRANSITION [current_design]
}
####################################
# ---- synthesize the design! ---- #
####################################
eecs_470_set_compilation_flags
Error: Variable 'compile_seqmap_synchronous_extraction' is not an application variable. Using Tcl global variable. (CMD-104)
true
# link our current design against the link_library
# exit if there was an error
if { ![link] } {exit 1}

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (62 designs)              /home/fahyen/470/projects/p4-f25.group5/synth/cpu.db, etc
  lec25dscc25_TT (library)    /usr/caen/misc/class/eecs470/lib/synopsys/lec25dscc25_TT.db

eecs_470_set_wire_load $design_name
1
eecs_470_generate_clock $clock_name $clock_period
1
eecs_470_setup_paths $clock_name
Warning: The driving cell dffacs1 has multiple outputs, -pin is required. (UID-989)
1
eecs_470_set_design_constraints $reset_name $clock_name $clock_period
Current design is 'cpu'.
1
# separate the subdesign instances to improve synthesis (excluding set_dont_touch designs)
# do this before writing the check file
uniquify
Warning: Dont_touch on net 'reset' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Information: Uniquified 3 instances of design 'decoder'. (OPT-1056)
Information: Uniquified 2 instances of design 'allocator_NUM_RESOURCES2_NUM_REQUESTS3'. (OPT-1056)
Information: Uniquified 5 instances of design 'psel_gen_WIDTH3_REQS3'. (OPT-1056)
Information: Uniquified 2 instances of design 'psel_gen_WIDTH2_REQS3'. (OPT-1056)
Information: Uniquified 2 instances of design 'allocator_NUM_RESOURCES1_NUM_REQUESTS2'. (OPT-1056)
Information: Uniquified 3 instances of design 'alu'. (OPT-1056)
Information: Uniquified 3 instances of design 'wand_sel_WIDTH7'. (OPT-1056)
Information: Uniquified 36 instances of design 'memDP_78_1'. (OPT-1056)
Information: Uniquified 32 instances of design 'memDP_95_1'. (OPT-1056)
Information: Uniquified 9 instances of design 'wand_sel_WIDTH6'. (OPT-1056)
Information: Uniquified 21 instances of design 'wand_sel_WIDTH3'. (OPT-1056)
Information: Uniquified 14 instances of design 'wand_sel_WIDTH2'. (OPT-1056)
Information: Uniquified 7 instances of design 'wand_sel_WIDTH4'. (OPT-1056)
Information: Uniquified 2 instances of design 'psel_gen_WIDTH1_REQS2'. (OPT-1056)
Information: Uniquified 2 instances of design 'psel_gen_WIDTH2_REQS2'. (OPT-1056)
Information: Uniquified 4 instances of design 'mult_stage'. (OPT-1056)
Information: Uniquified 3 instances of design 'wand_sel_WIDTH64'. (OPT-1056)
Information: Uniquified 4 instances of design 'wand_sel_WIDTH1'. (OPT-1056)
1
ungroup -all -flatten
Warning: Dont_touch on net 'reset' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Information: Updating graph... (UID-83)
Warning: Design 'cpu' contains 28 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
	dcache_subsystem_inst/B_25/A dcache_subsystem_inst/B_25/Z dcache_subsystem_inst/dcache_inst/C6081/A dcache_subsystem_inst/dcache_inst/C6081/Z dcache_subsystem_inst/dcache_inst/C6080/A dcache_subsystem_inst/dcache_inst/C6080/Z dcache_subsystem_inst/dcache_inst/C5903/DATA2_0 dcache_subsystem_inst/dcache_inst/C5903/Z_0 dcache_subsystem_inst/dcache_inst/C5904/DATA2_0 dcache_subsystem_inst/dcache_inst/C5904/Z_0 dcache_subsystem_inst/dcache_inst/C5906/DATA2_0 dcache_subsystem_inst/dcache_inst/C5906/Z_0 dcache_subsystem_inst/dcache_inst/C5908/DATA2_0 dcache_subsystem_inst/dcache_inst/C5908/Z_0 dcache_subsystem_inst/dcache_inst/C5910/DATA2_0 dcache_subsystem_inst/dcache_inst/C5910/Z_0 dcache_subsystem_inst/dcache_inst/C5912/DATA2_0 dcache_subsystem_inst/dcache_inst/C5912/Z_0 dcache_subsystem_inst/dcache_inst/C5914/DATA2_0 dcache_subsystem_inst/dcache_inst/C5914/Z_0 dcache_subsystem_inst/dcache_inst/C5916/DATA2_0 dcache_subsystem_inst/dcache_inst/C5916/Z_0 dcache_subsystem_inst/dcache_inst/C5918/DATA2_0 dcache_subsystem_inst/dcache_inst/C5918/Z_0 dcache_subsystem_inst/dcache_inst/C5920/DATA2_0 dcache_subsystem_inst/dcache_inst/C5920/Z_0 dcache_subsystem_inst/dcache_inst/C5922/DATA2_0 dcache_subsystem_inst/dcache_inst/C5922/Z_0 dcache_subsystem_inst/dcache_inst/C5924/DATA2_0 dcache_subsystem_inst/dcache_inst/C5924/Z_0 dcache_subsystem_inst/dcache_inst/C5926/DATA2_0 dcache_subsystem_inst/dcache_inst/C5926/Z_0 dcache_subsystem_inst/dcache_inst/C5928/DATA2_0 dcache_subsystem_inst/dcache_inst/C5928/Z_0 dcache_subsystem_inst/dcache_inst/C5930/DATA2_0 dcache_subsystem_inst/dcache_inst/C5930/Z_0 dcache_subsystem_inst/dcache_inst/C5932/DATA2_0 dcache_subsystem_inst/dcache_inst/C5932/Z_0 dcache_subsystem_inst/dcache_inst/C5934/DATA2_0 dcache_subsystem_inst/dcache_inst/C5934/Z_0 dcache_subsystem_inst/dcache_inst/C5936/DATA2_0 dcache_subsystem_inst/dcache_inst/C5936/Z_0 dcache_subsystem_inst/dcache_inst/C5938/DATA2_0 dcache_subsystem_inst/dcache_inst/C5938/Z_0 dcache_subsystem_inst/dcache_inst/C5940/DATA2_0 dcache_subsystem_inst/dcache_inst/C5940/Z_0 dcache_subsystem_inst/dcache_inst/C5942/DATA2_0 dcache_subsystem_inst/dcache_inst/C5942/Z_0 dcache_subsystem_inst/dcache_inst/C5944/DATA2_0 dcache_subsystem_inst/dcache_inst/C5944/Z_0 dcache_subsystem_inst/dcache_inst/C5946/DATA2_0 dcache_subsystem_inst/dcache_inst/C5946/Z_0 dcache_subsystem_inst/dcache_inst/C5948/DATA2_0 dcache_subsystem_inst/dcache_inst/C5948/Z_0 dcache_subsystem_inst/dcache_inst/C5950/DATA2_0 dcache_subsystem_inst/dcache_inst/C5950/Z_0 dcache_subsystem_inst/dcache_inst/C5952/DATA2_0 dcache_subsystem_inst/dcache_inst/C5952/Z_0 dcache_subsystem_inst/dcache_inst/C5954/DATA2_0 dcache_subsystem_inst/dcache_inst/C5954/Z_0 dcache_subsystem_inst/dcache_inst/C5956/DATA2_0 dcache_subsystem_inst/dcache_inst/C5956/Z_0 dcache_subsystem_inst/dcache_inst/C5958/DATA2_0 dcache_subsystem_inst/dcache_inst/C5958/Z_0 dcache_subsystem_inst/dcache_inst/C5960/DATA2_0 dcache_subsystem_inst/dcache_inst/C5960/Z_0 dcache_subsystem_inst/dcache_inst/C5962/DATA2_0 dcache_subsystem_inst/dcache_inst/C5962/Z_0 dcache_subsystem_inst/C1464/DATA1_0 dcache_subsystem_inst/C1464/Z_0 stage_retire_0/I_69/A stage_retire_0/I_69/Z stage_retire_0/B_2/A stage_retire_0/B_2/Z stage_retire_0/C8182/CONTROL1_0 stage_retire_0/C8182/Z_0 stage_retire_0/C8185/DATA1_0 stage_retire_0/C8185/Z_0 stage_retire_0/C8189/DATA1_0 stage_retire_0/C8189/Z_0 stage_retire_0/C8191/DATA1_0 stage_retire_0/C8191/Z_0 stage_retire_0/C8349/DATA1_0 stage_retire_0/C8349/Z_0 stage_retire_0/C8365/DATA1_0 stage_retire_0/C8365/Z_0 stage_retire_0/B_149/A stage_retire_0/B_149/Z stage_retire_0/C8378/CONTROL1_0 stage_retire_0/C8378/Z_0 stage_retire_0/B_153/A stage_retire_0/B_153/Z stage_retire_0/C8389/CONTROL1_0 stage_retire_0/C8389/Z_0 stage_retire_0/C8395/DATA1_0 stage_retire_0/C8395/Z_0 stage_retire_0/C8620/DATA1_0 stage_retire_0/C8620/Z_0 stage_retire_0/C8638/DATA1_0 stage_retire_0/C8638/Z_0 stage_retire_0/C8652/DATA2_0 stage_retire_0/C8652/Z_0 stage_retire_0/C8655/DATA1_0 stage_retire_0/C8655/Z_0 stage_retire_0/C8659/DATA1_0 stage_retire_0/C8659/Z_0 stage_retire_0/C8878/DATA1_0 stage_retire_0/C8878/Z_0 stage_retire_0/C8894/DATA1_0 stage_retire_0/C8894/Z_0 stage_retire_0/C8904/DATA1_0 stage_retire_0/C8904/Z_0 stage_retire_0/C8917/DATA1_0 stage_retire_0/C8917/Z_0 stage_retire_0/C8930/DATA1_0 stage_retire_0/C8930/Z_0 stage_retire_0/C8943/DATA1_0 stage_retire_0/C8943/Z_0 
Information: Timing loop detected. (OPT-150)
	dcache_subsystem_inst/C1786/A dcache_subsystem_inst/C1786/Z dcache_subsystem_inst/B_19/A dcache_subsystem_inst/B_19/Z dcache_subsystem_inst/C1464/CONTROL1_0 dcache_subsystem_inst/C1464/Z_0 stage_retire_0/I_69/A stage_retire_0/I_69/Z stage_retire_0/B_2/A stage_retire_0/B_2/Z stage_retire_0/C8182/CONTROL1_0 stage_retire_0/C8182/Z_0 stage_retire_0/C8185/DATA1_0 stage_retire_0/C8185/Z_0 stage_retire_0/C8189/DATA1_0 stage_retire_0/C8189/Z_0 stage_retire_0/C8191/DATA1_0 stage_retire_0/C8191/Z_0 stage_retire_0/C8349/DATA1_0 stage_retire_0/C8349/Z_0 stage_retire_0/C8365/DATA1_0 stage_retire_0/C8365/Z_0 stage_retire_0/B_149/A stage_retire_0/B_149/Z stage_retire_0/C8378/CONTROL1_0 stage_retire_0/C8378/Z_0 stage_retire_0/B_153/A stage_retire_0/B_153/Z stage_retire_0/C8389/CONTROL1_0 stage_retire_0/C8389/Z_0 stage_retire_0/C8395/DATA1_0 stage_retire_0/C8395/Z_0 stage_retire_0/C8620/DATA1_0 stage_retire_0/C8620/Z_0 stage_retire_0/C8638/DATA1_0 stage_retire_0/C8638/Z_0 stage_retire_0/C8652/DATA2_0 stage_retire_0/C8652/Z_0 stage_retire_0/C8655/DATA1_0 stage_retire_0/C8655/Z_0 stage_retire_0/C8659/DATA1_0 stage_retire_0/C8659/Z_0 stage_retire_0/C8878/DATA1_0 stage_retire_0/C8878/Z_0 stage_retire_0/C8894/DATA1_0 stage_retire_0/C8894/Z_0 stage_retire_0/C8904/DATA1_0 stage_retire_0/C8904/Z_0 stage_retire_0/C8917/DATA1_0 stage_retire_0/C8917/Z_0 stage_retire_0/C8930/DATA1_0 stage_retire_0/C8930/Z_0 stage_retire_0/C8943/DATA1_0 stage_retire_0/C8943/Z_0 
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6081'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/C1786'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6084'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6088'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6092'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6096'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6100'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6104'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6108'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6112'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6116'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6120'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6124'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6128'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6132'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6136'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6140'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6144'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6148'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6152'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6156'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6160'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6164'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6168'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6172'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6176'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6180'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6184'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6188'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6192'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6196'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6200'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'dcache_subsystem_inst/dcache_inst/C6204'
         to break a timing loop. (OPT-314)
1
# write the check file before compiling
set chk_file ./${design_name}.chk
./cpu.chk
redirect $chk_file { check_design }
# where the magic happens
# map_effort can be changed to high if you're ok with time increasing for better performance
# or you can change from compile to compile_ultra for best performance, but likely increased time
compile -map_effort medium
CPU Load: 13%, Ram Free: 7 GB, Swap Free: 7 GB, Work Disk Free: 10914 GB, Tmp Disk Free: 28 GB
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | V-2023.12-DWBB_202312.5 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

Warning: Dont_touch on net 'reset' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 76448                                  |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 36216                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 4                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 20812                                  |
| Number of Dont Touch Nets                               | 1                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -outputs -buffer_constants             |
====================================================================================================

Information: There are 2014 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'cpu'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	dcache_subsystem_inst/dcache_inst/C6084/DIN1 dcache_subsystem_inst/dcache_inst/C6084/Q U71561/DIN U71561/Q U71538/DIN5 U71538/Q U71537/DIN5 U71537/Q U71536/DIN2 U71536/Q U71535/DIN U71535/Q U71533/DIN5 U71533/Q U71532/DIN U71532/Q U71507/DIN3 U71507/Q U71506/DIN2 U71506/Q U71505/DIN3 U71505/Q U71504/DIN U71504/Q U71503/DIN2 U71503/Q U54545/DIN U54545/Q U54544/DIN2 U54544/Q U54543/DIN3 U54543/Q 
Information: Timing loop detected. (OPT-150)
	dcache_subsystem_inst/dcache_inst/C6100/DIN1 dcache_subsystem_inst/dcache_inst/C6100/Q U71540/DIN1 U71540/Q U71539/DIN2 U71539/Q U71538/DIN3 U71538/Q U71537/DIN5 U71537/Q U71536/DIN2 U71536/Q U71535/DIN U71535/Q U71533/DIN5 U71533/Q U71532/DIN U71532/Q U71507/DIN3 U71507/Q U71506/DIN2 U71506/Q U71505/DIN3 U71505/Q U71504/DIN U71504/Q U71503/DIN2 U71503/Q U54545/DIN U54545/Q U54544/DIN2 U54544/Q U54543/DIN3 U54543/Q 
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6084'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6100'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6096'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6124'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6120'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6112'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6116'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6140'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6136'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6128'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6132'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6108'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6104'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6088'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6156'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6152'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6148'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6144'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6160'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6164'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6172'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6168'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6200'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6192'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6196'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6180'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6176'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6184'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6188'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6204'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6081'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/dcache_inst/C6092'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'dcache_subsystem_inst/C1786'
         to break a timing loop. (OPT-314)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'cpu_DW01_add_0_DW01_add_11'
  Processing 'cpu_DW01_add_1_DW01_add_12'
  Processing 'cpu_DW_rash_0'
  Processing 'cpu_DW_rash_1'
  Processing 'cpu_DW01_add_2_DW01_add_13'
  Processing 'cpu_DW01_add_3_DW01_add_14'
  Processing 'cpu_DW01_cmp6_0_DW01_cmp6_2'
  Processing 'cpu_DW_rash_2'
  Processing 'cpu_DW01_ash_0'
  Processing 'cpu_DW_rash_3'
  Processing 'cpu_DW01_cmp2_0_DW01_cmp2_77'
  Processing 'cpu_DW01_cmp2_1_DW01_cmp2_78'
  Processing 'cpu_DW01_sub_0_DW01_sub_14'
  Processing 'cpu_DW01_add_4_DW01_add_15'
  Processing 'cpu_DW_rash_4'
  Processing 'cpu_DW01_ash_1'
  Processing 'cpu_DW_rash_5'
  Processing 'cpu_DW01_cmp2_2_DW01_cmp2_79'
  Processing 'cpu_DW01_cmp2_3_DW01_cmp2_80'
  Processing 'cpu_DW01_sub_1_DW01_sub_15'
  Processing 'cpu_DW01_add_5_DW01_add_16'
  Processing 'cpu_DW_rash_6'
  Processing 'cpu_DW01_ash_2'
  Processing 'cpu_DW_rash_7'
  Processing 'cpu_DW01_cmp2_4_DW01_cmp2_81'
  Processing 'cpu_DW01_cmp2_5_DW01_cmp2_82'
  Processing 'cpu_DW01_sub_2_DW01_sub_16'
  Processing 'cpu_DW01_add_6_DW01_add_17'
  Processing 'cpu_DW01_add_7_DW01_add_18'
  Processing 'cpu_DW01_add_8_DW01_add_19'
  Processing 'cpu_DW01_add_9_DW01_add_20'
  Processing 'cpu_DW01_add_10_DW01_add_21'
  Processing 'cpu_DW01_add_11_DW01_add_22'
  Processing 'cpu_DW01_add_12_DW01_add_23'
  Processing 'cpu_DW01_add_13_DW01_add_24'
  Processing 'cpu_DW01_add_14_DW01_add_25'
  Processing 'cpu_DW01_add_15_DW01_add_26'
  Processing 'cpu_DW01_add_16_DW01_add_27'
  Processing 'cpu_DW01_add_17_DW01_add_28'
  Processing 'cpu_DW01_inc_0_DW01_inc_28'
  Processing 'cpu_DW01_add_18_DW01_add_29'
  Processing 'cpu_DW01_add_19_DW01_add_30'
  Processing 'cpu_DW01_add_20_DW01_add_31'
  Processing 'cpu_DW01_add_21_DW01_add_32'
  Processing 'cpu_DW01_add_22_DW01_add_33'
  Allocating blocks in 'DW_div_uns_a_width6_b_width5'
  Processing 'cpu_DW_div_uns_0'
  Processing 'cpu_DW01_inc_1_DW01_inc_29'
  Allocating blocks in 'DW_div_uns_a_width6_b_width5'
  Processing 'cpu_DW_div_uns_1'
  Processing 'cpu_DW01_inc_2_DW01_inc_30'
  Processing 'cpu_DW01_cmp6_1_DW01_cmp6_3'
Information: Timing loop detected. (OPT-150)
	U53828/DIN1 U53828/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/*cell*723741/DIN dcache_subsystem_inst/dcache_inst/eq_561_I32/*cell*723741/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/UNLT0/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/UNLT0/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/*cell*723742/DIN dcache_subsystem_inst/dcache_inst/eq_561_I32/*cell*723742/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_1/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_1/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_1/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_1/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_2/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_2/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_2/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_2/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_3/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_3/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_3/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_3/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_4/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_4/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_4/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_4/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_5/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_5/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_5/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_5/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_6/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_6/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_6/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_6/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_7/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_7/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_7/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_7/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_8/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_8/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_8/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_8/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_9/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_9/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_9/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_9/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_10/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_10/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_10/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_10/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_11/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_11/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_11/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_11/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_12/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_12/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_12/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_12/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_13/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_13/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_13/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_13/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_14/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_14/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_14/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_14/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_15/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_15/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_15/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_15/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_16/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_16/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_16/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_16/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_17/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_17/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_17/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_17/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_18/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_18/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_18/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_18/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_19/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_19/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_19/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_19/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_20/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_20/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_20/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_20/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_21/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_21/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_21/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_21/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_22/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_22/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_22/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_22/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_23/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_23/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_23/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_23/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_24/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_24/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_24/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_24/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_25/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_25/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_25/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_25/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_26/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_26/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_26/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_26/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_27/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_27/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_27/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_27/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/UEQ/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/UEQ/Q U71589/DIN2 U71589/Q U71588/DIN U71588/Q U71565/DIN1 U71565/Q U71537/DIN3 U71537/Q U71536/DIN2 U71536/Q U71535/DIN U71535/Q U71533/DIN5 U71533/Q U71532/DIN U71532/Q U71507/DIN3 U71507/Q U71506/DIN2 U71506/Q U71505/DIN3 U71505/Q U71504/DIN U71504/Q U71503/DIN2 U71503/Q U54545/DIN U54545/Q U54544/DIN2 U54544/Q U54543/DIN3 U54543/Q U54542/DIN U54542/Q 
Information: Timing loop detected. (OPT-150)
	U53817/DIN1 U53817/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/UEQI_1/DIN1 dcache_subsystem_inst/dcache_inst/eq_561_I32/UEQI_1/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_1/DIN1 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_1/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_1/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_1/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_2/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_2/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_2/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_2/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_3/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_3/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_3/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_3/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_4/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_4/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_4/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_4/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_5/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_5/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_5/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_5/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_6/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_6/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_6/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_6/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_7/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_7/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_7/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_7/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_8/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_8/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_8/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_8/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_9/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_9/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_9/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_9/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_10/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_10/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_10/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_10/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_11/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_11/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_11/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_11/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_12/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_12/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_12/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_12/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_13/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_13/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_13/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_13/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_14/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_14/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_14/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_14/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_15/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_15/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_15/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_15/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_16/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_16/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_16/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_16/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_17/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_17/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_17/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_17/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_18/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_18/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_18/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_18/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_19/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_19/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_19/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_19/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_20/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_20/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_20/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_20/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_21/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_21/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_21/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_21/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_22/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_22/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_22/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_22/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_23/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_23/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_23/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_23/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_24/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_24/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_24/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_24/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_25/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_25/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_25/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_25/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_26/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_26/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_26/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_26/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_27/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1_27/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_27/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2_27/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI1/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/ULTI2/Q dcache_subsystem_inst/dcache_inst/eq_561_I32/UEQ/DIN2 dcache_subsystem_inst/dcache_inst/eq_561_I32/UEQ/Q U71589/DIN2 U71589/Q U71588/DIN U71588/Q U71565/DIN1 U71565/Q U71537/DIN3 U71537/Q U71536/DIN2 U71536/Q U71535/DIN U71535/Q U71533/DIN5 U71533/Q U71532/DIN U71532/Q U71507/DIN3 U71507/Q U71506/DIN2 U71506/Q U71505/DIN3 U71505/Q U71504/DIN U71504/Q U71503/DIN2 U71503/Q U54545/DIN U54545/Q U54544/DIN2 U54544/Q U54543/DIN3 U54543/Q U54542/DIN U54542/Q 
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53828'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53817'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53807'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53806'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53805'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53804'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53803'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53802'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53801'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53800'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53827'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53826'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53825'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53824'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53823'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53822'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53821'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53820'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53819'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53818'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53816'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53815'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53814'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53813'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53812'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53811'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53810'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53809'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'DIN1' and 'Q' on cell 'U53808'
         to break a timing loop. (OPT-314)
  Processing 'cpu_DW01_cmp6_2_DW01_cmp6_4'
  Processing 'cpu_DW01_cmp6_3_DW01_cmp6_5'
  Processing 'cpu_DW01_cmp6_4_DW01_cmp6_6'
  Processing 'cpu_DW01_cmp6_5_DW01_cmp6_7'
  Processing 'cpu_DW01_cmp6_6_DW01_cmp6_8'
  Processing 'cpu_DW01_cmp6_7_DW01_cmp6_9'
  Processing 'cpu_DW01_cmp6_8_DW01_cmp6_10'
  Processing 'cpu_DW01_cmp6_9_DW01_cmp6_11'
  Processing 'cpu_DW01_cmp6_10_DW01_cmp6_12'
  Processing 'cpu_DW01_cmp6_11_DW01_cmp6_13'
  Processing 'cpu_DW01_cmp6_12_DW01_cmp6_14'
  Processing 'cpu_DW01_cmp6_13_DW01_cmp6_15'
  Processing 'cpu_DW01_cmp6_14_DW01_cmp6_16'
  Processing 'cpu_DW01_cmp6_15_DW01_cmp6_17'
  Processing 'cpu_DW01_cmp6_16_DW01_cmp6_18'
  Processing 'cpu_DW01_cmp6_17_DW01_cmp6_19'
  Processing 'cpu_DW01_cmp6_18_DW01_cmp6_20'
  Processing 'cpu_DW01_cmp6_19_DW01_cmp6_21'
  Processing 'cpu_DW01_cmp6_20_DW01_cmp6_22'
  Processing 'cpu_DW01_cmp6_21_DW01_cmp6_23'
  Processing 'cpu_DW01_cmp6_22_DW01_cmp6_24'
  Processing 'cpu_DW01_cmp6_23_DW01_cmp6_25'
  Processing 'cpu_DW01_cmp6_24_DW01_cmp6_26'
  Processing 'cpu_DW01_cmp6_25_DW01_cmp6_27'
  Processing 'cpu_DW01_cmp6_26_DW01_cmp6_28'
  Processing 'cpu_DW01_cmp6_27_DW01_cmp6_29'
  Processing 'cpu_DW01_cmp6_28_DW01_cmp6_30'
  Processing 'cpu_DW01_cmp6_29_DW01_cmp6_31'
  Processing 'cpu_DW01_cmp6_30_DW01_cmp6_32'
  Processing 'cpu_DW01_cmp6_31_DW01_cmp6_33'
  Processing 'cpu_DW01_cmp6_32_DW01_cmp6_34'
  Processing 'cpu_DW01_cmp6_33_DW01_cmp6_35'
  Allocating blocks in 'DW_div_uns_a_width6_b_width5'
  Processing 'cpu_DW_div_uns_2'
  Processing 'cpu_DW01_inc_3_DW01_inc_31'
  Allocating blocks in 'DW_div_uns_a_width6_b_width5'
  Processing 'cpu_DW_div_uns_3'
  Processing 'cpu_DW01_inc_4_DW01_inc_32'
  Processing 'cpu_DW01_add_23_DW01_add_34'
  Processing 'cpu_DW01_cmp6_34_DW01_cmp6_36'
  Processing 'cpu_DW01_cmp6_35_DW01_cmp6_37'
  Processing 'cpu_DW01_cmp6_36_DW01_cmp6_38'
  Processing 'cpu_DW01_cmp6_37_DW01_cmp6_39'
  Processing 'cpu_DW01_cmp6_38_DW01_cmp6_40'
  Processing 'cpu_DW01_cmp6_39_DW01_cmp6_41'
  Processing 'cpu_DW01_cmp6_40_DW01_cmp6_42'
  Processing 'cpu_DW01_cmp6_41_DW01_cmp6_43'
  Processing 'cpu_DW01_cmp6_42_DW01_cmp6_44'
  Processing 'cpu_DW01_cmp6_43_DW01_cmp6_45'
  Processing 'cpu_DW01_cmp6_44_DW01_cmp6_46'
  Processing 'cpu_DW01_cmp6_45_DW01_cmp6_47'
  Processing 'cpu_DW01_cmp6_46_DW01_cmp6_48'
  Processing 'cpu_DW01_cmp6_47_DW01_cmp6_49'
  Processing 'cpu_DW01_cmp6_48_DW01_cmp6_50'
  Processing 'cpu_DW01_cmp6_49_DW01_cmp6_51'
  Processing 'cpu_DW01_cmp6_50_DW01_cmp6_52'
  Processing 'cpu_DW01_cmp6_51_DW01_cmp6_53'
  Processing 'cpu_DW01_cmp6_52_DW01_cmp6_54'
  Processing 'cpu_DW01_cmp6_53_DW01_cmp6_55'
  Processing 'cpu_DW01_cmp6_54_DW01_cmp6_56'
  Processing 'cpu_DW01_cmp6_55_DW01_cmp6_57'
  Processing 'cpu_DW01_cmp6_56_DW01_cmp6_58'
  Processing 'cpu_DW01_cmp6_57_DW01_cmp6_59'
  Processing 'cpu_DW01_cmp6_58_DW01_cmp6_60'
  Processing 'cpu_DW01_cmp6_59_DW01_cmp6_61'
  Processing 'cpu_DW01_cmp6_60_DW01_cmp6_62'
  Processing 'cpu_DW01_cmp6_61_DW01_cmp6_63'
  Processing 'cpu_DW01_cmp6_62_DW01_cmp6_64'
  Processing 'cpu_DW01_cmp6_63_DW01_cmp6_65'
  Processing 'cpu_DW01_cmp6_64_DW01_cmp6_66'
  Processing 'cpu_DW01_cmp6_65_DW01_cmp6_67'
  Processing 'cpu_DW01_cmp6_66_DW01_cmp6_68'
  Processing 'cpu_DW01_cmp6_67_DW01_cmp6_69'
  Processing 'cpu_DW01_cmp6_68_DW01_cmp6_70'
  Processing 'cpu_DW01_cmp6_69_DW01_cmp6_71'
  Processing 'cpu_DW01_cmp6_70_DW01_cmp6_72'
  Processing 'cpu_DW01_cmp6_71_DW01_cmp6_73'
  Processing 'cpu_DW01_cmp6_72_DW01_cmp6_74'
  Processing 'cpu_DW01_cmp6_73_DW01_cmp6_75'
  Processing 'cpu_DW01_cmp6_74_DW01_cmp6_76'
  Processing 'cpu_DW01_cmp6_75_DW01_cmp6_77'
  Processing 'cpu_DW01_cmp6_76_DW01_cmp6_78'
  Processing 'cpu_DW01_cmp6_77_DW01_cmp6_79'
  Processing 'cpu_DW01_cmp6_78_DW01_cmp6_80'
  Processing 'cpu_DW01_cmp6_79_DW01_cmp6_81'
  Processing 'cpu_DW01_cmp6_80_DW01_cmp6_82'
  Processing 'cpu_DW01_cmp6_81_DW01_cmp6_83'
  Processing 'cpu_DW01_cmp6_82_DW01_cmp6_84'
  Processing 'cpu_DW01_cmp6_83_DW01_cmp6_85'
  Processing 'cpu_DW01_cmp6_84_DW01_cmp6_86'
  Processing 'cpu_DW01_cmp6_85_DW01_cmp6_87'
  Processing 'cpu_DW01_cmp6_86_DW01_cmp6_88'
  Processing 'cpu_DW01_cmp6_87_DW01_cmp6_89'
  Processing 'cpu_DW01_cmp6_88_DW01_cmp6_90'
  Processing 'cpu_DW01_cmp6_89_DW01_cmp6_91'
  Processing 'cpu_DW01_cmp6_90_DW01_cmp6_92'
  Processing 'cpu_DW01_cmp6_91_DW01_cmp6_93'
  Processing 'cpu_DW01_cmp6_92_DW01_cmp6_94'
  Processing 'cpu_DW01_cmp6_93_DW01_cmp6_95'
  Processing 'cpu_DW01_cmp6_94_DW01_cmp6_96'
  Processing 'cpu_DW01_cmp6_95_DW01_cmp6_97'
  Processing 'cpu_DW01_cmp6_96_DW01_cmp6_98'
  Processing 'cpu_DW01_cmp6_97_DW01_cmp6_99'
  Processing 'cpu_DW01_cmp6_98_DW01_cmp6_100'
  Processing 'cpu_DW01_cmp6_99_DW01_cmp6_101'
  Processing 'cpu_DW01_cmp6_100_DW01_cmp6_102'
  Processing 'cpu_DW01_cmp6_101_DW01_cmp6_103'
  Processing 'cpu_DW01_cmp6_102_DW01_cmp6_104'
  Processing 'cpu_DW01_cmp6_103_DW01_cmp6_105'
  Processing 'cpu_DW01_cmp6_104_DW01_cmp6_106'
  Processing 'cpu_DW01_cmp6_105_DW01_cmp6_107'
  Processing 'cpu_DW01_cmp6_106_DW01_cmp6_108'
  Processing 'cpu_DW01_cmp6_107_DW01_cmp6_109'
  Processing 'cpu_DW01_cmp6_108_DW01_cmp6_110'
  Processing 'cpu_DW01_cmp6_109_DW01_cmp6_111'
  Processing 'cpu_DW01_cmp6_110_DW01_cmp6_112'
  Processing 'cpu_DW01_cmp6_111_DW01_cmp6_113'
  Processing 'cpu_DW01_cmp6_112_DW01_cmp6_114'
  Processing 'cpu_DW01_cmp6_113_DW01_cmp6_115'
  Processing 'cpu_DW01_cmp6_114_DW01_cmp6_116'
  Processing 'cpu_DW01_cmp6_115_DW01_cmp6_117'
  Processing 'cpu_DW01_cmp6_116_DW01_cmp6_118'
  Processing 'cpu_DW01_cmp6_117_DW01_cmp6_119'
  Processing 'cpu_DW01_cmp6_118_DW01_cmp6_120'
  Processing 'cpu_DW01_cmp6_119_DW01_cmp6_121'
  Processing 'cpu_DW01_cmp6_120_DW01_cmp6_122'
  Processing 'cpu_DW01_cmp6_121_DW01_cmp6_123'
  Processing 'cpu_DW01_cmp6_122_DW01_cmp6_124'
  Processing 'cpu_DW01_cmp6_123_DW01_cmp6_125'
  Processing 'cpu_DW01_cmp6_124_DW01_cmp6_126'
  Processing 'cpu_DW01_cmp6_125_DW01_cmp6_127'
  Processing 'cpu_DW01_cmp6_126_DW01_cmp6_128'
  Processing 'cpu_DW01_cmp6_127_DW01_cmp6_129'
  Processing 'cpu_DW01_cmp6_128_DW01_cmp6_130'
  Processing 'cpu_DW01_cmp6_129_DW01_cmp6_131'
  Processing 'cpu_DW01_cmp6_130_DW01_cmp6_132'
  Processing 'cpu_DW01_cmp6_131_DW01_cmp6_133'
  Processing 'cpu_DW01_cmp6_132_DW01_cmp6_134'
  Processing 'cpu_DW01_cmp6_133_DW01_cmp6_135'
  Processing 'cpu_DW01_cmp6_134_DW01_cmp6_136'
  Processing 'cpu_DW01_cmp6_135_DW01_cmp6_137'
  Processing 'cpu_DW01_cmp6_136_DW01_cmp6_138'
  Processing 'cpu_DW01_cmp6_137_DW01_cmp6_139'
  Processing 'cpu_DW01_cmp6_138_DW01_cmp6_140'
  Processing 'cpu_DW01_cmp6_139_DW01_cmp6_141'
  Processing 'cpu_DW01_cmp6_140_DW01_cmp6_142'
  Processing 'cpu_DW01_cmp6_141_DW01_cmp6_143'
  Processing 'cpu_DW01_cmp6_142_DW01_cmp6_144'
  Processing 'cpu_DW01_cmp6_143_DW01_cmp6_145'
  Processing 'cpu_DW01_cmp6_144_DW01_cmp6_146'
  Processing 'cpu_DW01_cmp6_145_DW01_cmp6_147'
  Processing 'cpu_DW01_cmp6_146_DW01_cmp6_148'
  Processing 'cpu_DW01_cmp6_147_DW01_cmp6_149'
  Processing 'cpu_DW01_cmp6_148_DW01_cmp6_150'
  Processing 'cpu_DW01_cmp6_149_DW01_cmp6_151'
  Processing 'cpu_DW01_cmp6_150_DW01_cmp6_152'
  Processing 'cpu_DW01_cmp2_6_DW01_cmp2_83'
  Processing 'cpu_DW01_dec_0_DW01_dec_2'
  Processing 'cpu_DW01_cmp2_7_DW01_cmp2_84'
  Processing 'cpu_DW01_cmp2_8_DW01_cmp2_85'
  Processing 'cpu_DW01_dec_1_DW01_dec_3'
  Processing 'cpu_DW01_cmp2_9_DW01_cmp2_86'
  Processing 'cpu_DW01_cmp2_10_DW01_cmp2_87'
  Processing 'cpu_DW01_dec_2_DW01_dec_4'
  Processing 'cpu_DW01_cmp2_11_DW01_cmp2_88'
  Processing 'cpu_DW01_cmp2_12_DW01_cmp2_89'
  Processing 'cpu_DW01_dec_3_DW01_dec_5'
  Processing 'cpu_DW01_cmp2_13_DW01_cmp2_90'
  Processing 'cpu_DW01_cmp2_14_DW01_cmp2_91'
  Processing 'cpu_DW01_dec_4_DW01_dec_6'
  Processing 'cpu_DW01_cmp2_15_DW01_cmp2_92'
  Processing 'cpu_DW01_cmp2_16_DW01_cmp2_93'
  Processing 'cpu_DW01_dec_5_DW01_dec_7'
  Processing 'cpu_DW01_cmp2_17_DW01_cmp2_94'
  Processing 'cpu_DW01_add_24_DW01_add_35'
  Processing 'cpu_DW01_sub_3_DW01_sub_17'
  Processing 'cpu_DW01_inc_5_DW01_inc_33'
  Processing 'cpu_DW01_add_25_DW01_add_36'
  Processing 'cpu_DW01_cmp2_18_DW01_cmp2_95'
  Processing 'cpu_DW01_inc_6_DW01_inc_34'
  Processing 'cpu_DW01_add_26_DW01_add_37'
  Processing 'cpu_DW01_cmp2_19_DW01_cmp2_96'
  Processing 'cpu_DW01_inc_7_DW01_inc_35'
  Processing 'cpu_DW01_add_27_DW01_add_38'
  Processing 'cpu_DW01_cmp2_20_DW01_cmp2_97'
  Processing 'cpu_DW01_inc_8_DW01_inc_36'
  Processing 'cpu_DW01_add_28_DW01_add_39'
  Processing 'cpu_DW01_cmp6_151_DW01_cmp6_153'
  Processing 'cpu_DW01_cmp6_152_DW01_cmp6_154'
  Processing 'cpu_DW01_cmp6_153_DW01_cmp6_155'
  Processing 'cpu_DW01_cmp6_154_DW01_cmp6_156'
  Processing 'cpu_DW01_cmp6_155_DW01_cmp6_157'
  Processing 'cpu_DW01_cmp6_156_DW01_cmp6_158'
  Processing 'cpu_DW01_cmp6_157_DW01_cmp6_159'
  Processing 'cpu_DW01_cmp6_158_DW01_cmp6_160'
  Processing 'cpu_DW01_cmp6_159_DW01_cmp6_161'
  Processing 'cpu_DW01_cmp6_160_DW01_cmp6_162'
  Processing 'cpu_DW01_cmp6_161_DW01_cmp6_163'
  Processing 'cpu_DW01_cmp6_162_DW01_cmp6_164'
  Processing 'cpu_DW01_cmp6_163_DW01_cmp6_165'
  Processing 'cpu_DW01_cmp6_164_DW01_cmp6_166'
  Processing 'cpu_DW01_cmp6_165_DW01_cmp6_167'
  Processing 'cpu_DW01_cmp6_166_DW01_cmp6_168'
  Processing 'cpu_DW01_cmp6_167_DW01_cmp6_169'
  Processing 'cpu_DW01_cmp6_168_DW01_cmp6_170'
  Processing 'cpu_DW01_cmp6_169_DW01_cmp6_171'
  Processing 'cpu_DW01_cmp6_170_DW01_cmp6_172'
  Processing 'cpu_DW01_cmp6_171_DW01_cmp6_173'
  Processing 'cpu_DW01_cmp6_172_DW01_cmp6_174'
  Processing 'cpu_DW01_cmp6_173_DW01_cmp6_175'
  Processing 'cpu_DW01_cmp6_174_DW01_cmp6_176'
  Processing 'cpu_DW01_cmp6_175_DW01_cmp6_177'
  Processing 'cpu_DW01_cmp6_176_DW01_cmp6_178'
  Processing 'cpu_DW01_cmp6_177_DW01_cmp6_179'
  Processing 'cpu_DW01_cmp6_178_DW01_cmp6_180'
  Processing 'cpu_DW01_cmp6_179_DW01_cmp6_181'
  Processing 'cpu_DW01_cmp6_180_DW01_cmp6_182'
  Processing 'cpu_DW01_cmp6_181_DW01_cmp6_183'
  Processing 'cpu_DW01_cmp6_182_DW01_cmp6_184'
  Processing 'cpu_DW01_cmp6_183_DW01_cmp6_185'
  Processing 'cpu_DW01_cmp6_184_DW01_cmp6_186'
  Processing 'cpu_DW01_cmp6_185_DW01_cmp6_187'
  Processing 'cpu_DW01_cmp6_186_DW01_cmp6_188'
  Processing 'cpu_DW01_cmp6_187_DW01_cmp6_189'
  Processing 'cpu_DW01_cmp6_188_DW01_cmp6_190'
  Processing 'cpu_DW01_cmp6_189_DW01_cmp6_191'
  Processing 'cpu_DW01_cmp6_190_DW01_cmp6_192'
  Processing 'cpu_DW01_cmp6_191_DW01_cmp6_193'
  Processing 'cpu_DW01_cmp6_192_DW01_cmp6_194'
  Processing 'cpu_DW01_cmp6_193_DW01_cmp6_195'
  Processing 'cpu_DW01_cmp6_194_DW01_cmp6_196'
  Processing 'cpu_DW01_cmp6_195_DW01_cmp6_197'
  Processing 'cpu_DW01_cmp6_196_DW01_cmp6_198'
  Processing 'cpu_DW01_cmp6_197_DW01_cmp6_199'
  Processing 'cpu_DW01_cmp6_198_DW01_cmp6_200'
  Processing 'cpu_DW01_cmp6_199_DW01_cmp6_201'
  Processing 'cpu_DW01_cmp6_200_DW01_cmp6_202'
  Processing 'cpu_DW01_cmp6_201_DW01_cmp6_203'
  Processing 'cpu_DW01_cmp6_202_DW01_cmp6_204'
  Processing 'cpu_DW01_cmp6_203_DW01_cmp6_205'
  Processing 'cpu_DW01_cmp6_204_DW01_cmp6_206'
  Processing 'cpu_DW01_cmp6_205_DW01_cmp6_207'
  Processing 'cpu_DW01_cmp6_206_DW01_cmp6_208'
  Processing 'cpu_DW01_cmp6_207_DW01_cmp6_209'
  Processing 'cpu_DW01_cmp6_208_DW01_cmp6_210'
  Processing 'cpu_DW01_cmp6_209_DW01_cmp6_211'
  Processing 'cpu_DW01_cmp6_210_DW01_cmp6_212'
  Processing 'cpu_DW01_cmp6_211_DW01_cmp6_213'
  Processing 'cpu_DW01_cmp6_212_DW01_cmp6_214'
  Processing 'cpu_DW01_cmp6_213_DW01_cmp6_215'
  Processing 'cpu_DW01_cmp6_214_DW01_cmp6_216'
  Processing 'cpu_DW01_cmp6_215_DW01_cmp6_217'
  Processing 'cpu_DW01_cmp6_216_DW01_cmp6_218'
  Processing 'cpu_DW01_cmp6_217_DW01_cmp6_219'
  Processing 'cpu_DW01_cmp6_218_DW01_cmp6_220'
  Processing 'cpu_DW01_cmp6_219_DW01_cmp6_221'
  Processing 'cpu_DW01_cmp6_220_DW01_cmp6_222'
  Processing 'cpu_DW01_cmp6_221_DW01_cmp6_223'
  Processing 'cpu_DW01_cmp6_222_DW01_cmp6_224'
  Processing 'cpu_DW01_cmp6_223_DW01_cmp6_225'
  Processing 'cpu_DW01_cmp6_224_DW01_cmp6_226'
  Processing 'cpu_DW01_cmp6_225_DW01_cmp6_227'
  Processing 'cpu_DW01_cmp6_226_DW01_cmp6_228'
  Processing 'cpu_DW01_cmp6_227_DW01_cmp6_229'
  Processing 'cpu_DW01_cmp6_228_DW01_cmp6_230'
  Processing 'cpu_DW01_cmp6_229_DW01_cmp6_231'
  Processing 'cpu_DW01_cmp6_230_DW01_cmp6_232'
  Processing 'cpu_DW01_cmp6_231_DW01_cmp6_233'
  Processing 'cpu_DW01_cmp6_232_DW01_cmp6_234'
  Processing 'cpu_DW01_cmp6_233_DW01_cmp6_235'
  Processing 'cpu_DW01_cmp6_234_DW01_cmp6_236'
  Processing 'cpu_DW01_cmp6_235_DW01_cmp6_237'
  Processing 'cpu_DW01_cmp6_236_DW01_cmp6_238'
  Processing 'cpu_DW01_cmp6_237_DW01_cmp6_239'
  Processing 'cpu_DW01_cmp6_238_DW01_cmp6_240'
  Processing 'cpu_DW01_cmp6_239_DW01_cmp6_241'
  Processing 'cpu_DW01_cmp6_240_DW01_cmp6_242'
  Processing 'cpu_DW01_cmp6_241_DW01_cmp6_243'
  Processing 'cpu_DW01_cmp6_242_DW01_cmp6_244'
  Processing 'cpu_DW01_cmp6_243_DW01_cmp6_245'
  Processing 'cpu_DW01_cmp6_244_DW01_cmp6_246'
  Processing 'cpu_DW01_cmp6_245_DW01_cmp6_247'
  Processing 'cpu_DW01_cmp6_246_DW01_cmp6_248'
  Processing 'cpu_DW01_cmp6_247_DW01_cmp6_249'
  Processing 'cpu_DW01_cmp6_248_DW01_cmp6_250'
  Processing 'cpu_DW01_cmp6_249_DW01_cmp6_251'
  Processing 'cpu_DW01_cmp6_250_DW01_cmp6_252'
  Processing 'cpu_DW01_cmp6_251_DW01_cmp6_253'
  Processing 'cpu_DW01_cmp6_252_DW01_cmp6_254'
  Processing 'cpu_DW01_cmp6_253_DW01_cmp6_255'
  Processing 'cpu_DW01_cmp6_254_DW01_cmp6_256'
  Processing 'cpu_DW01_add_29_DW01_add_40'
  Processing 'cpu_DW01_cmp6_255_DW01_cmp6_257'
  Processing 'cpu_DW01_cmp6_256_DW01_cmp6_258'
  Processing 'cpu_DW01_cmp6_257_DW01_cmp6_259'
  Processing 'cpu_DW01_cmp6_258_DW01_cmp6_260'
  Processing 'cpu_DW01_cmp6_259_DW01_cmp6_261'
  Processing 'cpu_DW01_cmp6_260_DW01_cmp6_262'
  Processing 'cpu_DW01_cmp6_261_DW01_cmp6_263'
  Processing 'cpu_DW01_cmp6_262_DW01_cmp6_264'
  Processing 'cpu_DW01_cmp6_263_DW01_cmp6_265'
  Processing 'cpu_DW01_cmp6_264_DW01_cmp6_266'
  Processing 'cpu_DW01_cmp6_265_DW01_cmp6_267'
  Processing 'cpu_DW01_cmp6_266_DW01_cmp6_268'
  Processing 'cpu_DW01_cmp6_267_DW01_cmp6_269'
  Processing 'cpu_DW01_cmp6_268_DW01_cmp6_270'
  Processing 'cpu_DW01_cmp6_269_DW01_cmp6_271'
  Processing 'cpu_DW01_cmp6_270_DW01_cmp6_272'
  Processing 'cpu_DW01_cmp6_271_DW01_cmp6_273'
  Processing 'cpu_DW01_cmp6_272_DW01_cmp6_274'
  Processing 'cpu_DW01_cmp6_273_DW01_cmp6_275'
  Processing 'cpu_DW01_cmp6_274_DW01_cmp6_276'
  Processing 'cpu_DW01_cmp6_275_DW01_cmp6_277'
  Processing 'cpu_DW01_cmp6_276_DW01_cmp6_278'
  Processing 'cpu_DW01_cmp6_277_DW01_cmp6_279'
  Processing 'cpu_DW01_cmp6_278_DW01_cmp6_280'
  Processing 'cpu_DW01_cmp6_279_DW01_cmp6_281'
  Processing 'cpu_DW01_cmp6_280_DW01_cmp6_282'
  Processing 'cpu_DW01_cmp6_281_DW01_cmp6_283'
  Processing 'cpu_DW01_cmp6_282_DW01_cmp6_284'
  Processing 'cpu_DW01_cmp6_283_DW01_cmp6_285'
  Processing 'cpu_DW01_cmp6_284_DW01_cmp6_286'
  Processing 'cpu_DW01_cmp6_285_DW01_cmp6_287'
  Processing 'cpu_DW01_cmp6_286_DW01_cmp6_288'
  Processing 'cpu_DW01_cmp6_287_DW01_cmp6_289'
  Processing 'cpu_DW01_cmp6_288_DW01_cmp6_290'
  Processing 'cpu_DW01_cmp6_289_DW01_cmp6_291'
  Processing 'cpu_DW01_cmp6_290_DW01_cmp6_292'
  Processing 'cpu_DW01_cmp6_291_DW01_cmp6_293'
  Processing 'cpu_DW01_cmp6_292_DW01_cmp6_294'
  Processing 'cpu_DW01_cmp6_293_DW01_cmp6_295'
  Processing 'cpu_DW01_cmp6_294_DW01_cmp6_296'
  Processing 'cpu_DW01_cmp6_295_DW01_cmp6_297'
  Processing 'cpu_DW01_cmp6_296_DW01_cmp6_298'
  Processing 'cpu_DW01_cmp6_297_DW01_cmp6_299'
  Processing 'cpu_DW01_cmp6_298_DW01_cmp6_300'
  Processing 'cpu_DW01_cmp6_299_DW01_cmp6_301'
  Processing 'cpu_DW01_cmp6_300_DW01_cmp6_302'
  Processing 'cpu_DW01_cmp6_301_DW01_cmp6_303'
  Processing 'cpu_DW01_cmp6_302_DW01_cmp6_304'
  Processing 'cpu_DW01_cmp6_303_DW01_cmp6_305'
  Processing 'cpu_DW01_cmp6_304_DW01_cmp6_306'
  Processing 'cpu_DW01_cmp6_305_DW01_cmp6_307'
  Processing 'cpu_DW01_cmp6_306_DW01_cmp6_308'
  Processing 'cpu_DW01_cmp6_307_DW01_cmp6_309'
  Processing 'cpu_DW01_cmp6_308_DW01_cmp6_310'
  Processing 'cpu_DW01_cmp6_309_DW01_cmp6_311'
  Processing 'cpu_DW01_cmp6_310_DW01_cmp6_312'
  Processing 'cpu_DW01_cmp6_311_DW01_cmp6_313'
  Processing 'cpu_DW01_cmp6_312_DW01_cmp6_314'
  Processing 'cpu_DW01_cmp6_313_DW01_cmp6_315'
  Processing 'cpu_DW01_cmp6_314_DW01_cmp6_316'
  Processing 'cpu_DW01_cmp6_315_DW01_cmp6_317'
  Processing 'cpu_DW01_cmp6_316_DW01_cmp6_318'
  Processing 'cpu_DW01_cmp6_317_DW01_cmp6_319'
  Processing 'cpu_DW01_cmp6_318_DW01_cmp6_320'
  Processing 'cpu_DW01_cmp6_319_DW01_cmp6_321'
  Processing 'cpu_DW01_cmp6_320_DW01_cmp6_322'
  Processing 'cpu_DW01_cmp6_321_DW01_cmp6_323'
  Processing 'cpu_DW01_cmp6_322_DW01_cmp6_324'
  Processing 'cpu_DW01_cmp6_323_DW01_cmp6_325'
  Processing 'cpu_DW01_cmp6_324_DW01_cmp6_326'
  Processing 'cpu_DW01_cmp6_325_DW01_cmp6_327'
  Processing 'cpu_DW01_cmp6_326_DW01_cmp6_328'
  Processing 'cpu_DW01_cmp6_327_DW01_cmp6_329'
  Processing 'cpu_DW01_cmp6_328_DW01_cmp6_330'
  Processing 'cpu_DW01_cmp6_329_DW01_cmp6_331'
  Processing 'cpu_DW01_cmp6_330_DW01_cmp6_332'
  Processing 'cpu_DW01_cmp6_331_DW01_cmp6_333'
  Processing 'cpu_DW01_cmp6_332_DW01_cmp6_334'
  Processing 'cpu_DW01_cmp6_333_DW01_cmp6_335'
  Processing 'cpu_DW01_cmp6_334_DW01_cmp6_336'
  Processing 'cpu_DW01_cmp6_335_DW01_cmp6_337'
  Processing 'cpu_DW01_cmp6_336_DW01_cmp6_338'
  Processing 'cpu_DW01_cmp6_337_DW01_cmp6_339'
  Processing 'cpu_DW01_cmp6_338_DW01_cmp6_340'
  Processing 'cpu_DW01_cmp6_339_DW01_cmp6_341'
  Processing 'cpu_DW01_cmp6_340_DW01_cmp6_342'
  Processing 'cpu_DW01_cmp6_341_DW01_cmp6_343'
  Processing 'cpu_DW01_cmp6_342_DW01_cmp6_344'
  Processing 'cpu_DW01_cmp6_343_DW01_cmp6_345'
  Processing 'cpu_DW01_cmp6_344_DW01_cmp6_346'
  Processing 'cpu_DW01_cmp6_345_DW01_cmp6_347'
  Processing 'cpu_DW01_cmp6_346_DW01_cmp6_348'
  Processing 'cpu_DW01_cmp6_347_DW01_cmp6_349'
  Processing 'cpu_DW01_cmp6_348_DW01_cmp6_350'
  Processing 'cpu_DW01_cmp6_349_DW01_cmp6_351'
  Processing 'cpu_DW01_cmp6_350_DW01_cmp6_352'
  Processing 'cpu_DW01_cmp6_351_DW01_cmp6_353'
  Processing 'cpu_DW01_cmp6_352_DW01_cmp6_354'
  Processing 'cpu_DW01_cmp6_353_DW01_cmp6_355'
  Processing 'cpu_DW01_cmp6_354_DW01_cmp6_356'
  Processing 'cpu_DW01_cmp6_355_DW01_cmp6_357'
  Processing 'cpu_DW01_cmp6_356_DW01_cmp6_358'
  Processing 'cpu_DW01_cmp6_357_DW01_cmp6_359'
  Processing 'cpu_DW01_cmp6_358_DW01_cmp6_360'
  Processing 'cpu_DW01_cmp6_359_DW01_cmp6_361'
  Processing 'cpu_DW01_cmp6_360_DW01_cmp6_362'
  Processing 'cpu_DW01_cmp6_361_DW01_cmp6_363'
  Processing 'cpu_DW01_cmp6_362_DW01_cmp6_364'
  Processing 'cpu_DW01_cmp6_363_DW01_cmp6_365'
  Processing 'cpu_DW01_cmp6_364_DW01_cmp6_366'
  Processing 'cpu_DW01_cmp6_365_DW01_cmp6_367'
  Processing 'cpu_DW01_cmp6_366_DW01_cmp6_368'
  Processing 'cpu_DW01_cmp6_367_DW01_cmp6_369'
  Processing 'cpu_DW01_cmp6_368_DW01_cmp6_370'
  Processing 'cpu_DW01_cmp6_369_DW01_cmp6_371'
  Processing 'cpu_DW01_cmp6_370_DW01_cmp6_372'
  Processing 'cpu_DW01_cmp6_371_DW01_cmp6_373'
  Processing 'cpu_DW01_cmp6_372_DW01_cmp6_374'
  Processing 'cpu_DW01_cmp6_373_DW01_cmp6_375'
  Processing 'cpu_DW01_cmp6_374_DW01_cmp6_376'
  Processing 'cpu_DW01_cmp6_375_DW01_cmp6_377'
  Processing 'cpu_DW01_cmp6_376_DW01_cmp6_378'
  Processing 'cpu_DW01_cmp6_377_DW01_cmp6_379'
  Processing 'cpu_DW01_cmp6_378_DW01_cmp6_380'
  Processing 'cpu_DW01_cmp6_379_DW01_cmp6_381'
  Processing 'cpu_DW01_cmp6_380_DW01_cmp6_382'
  Processing 'cpu_DW01_cmp6_381_DW01_cmp6_383'
  Processing 'cpu_DW01_cmp6_382_DW01_cmp6_384'
  Processing 'cpu_DW01_cmp6_383_DW01_cmp6_385'
  Processing 'cpu_DW01_cmp6_384_DW01_cmp6_386'
  Processing 'cpu_DW01_cmp6_385_DW01_cmp6_387'
  Processing 'cpu_DW01_cmp6_386_DW01_cmp6_388'
  Processing 'cpu_DW01_cmp6_387_DW01_cmp6_389'
  Processing 'cpu_DW01_cmp6_388_DW01_cmp6_390'
  Processing 'cpu_DW01_cmp6_389_DW01_cmp6_391'
  Processing 'cpu_DW01_cmp6_390_DW01_cmp6_392'
  Processing 'cpu_DW01_cmp6_391_DW01_cmp6_393'
  Processing 'cpu_DW01_cmp6_392_DW01_cmp6_394'
  Processing 'cpu_DW01_cmp6_393_DW01_cmp6_395'
  Processing 'cpu_DW01_cmp6_394_DW01_cmp6_396'
  Processing 'cpu_DW01_cmp6_395_DW01_cmp6_397'
  Processing 'cpu_DW01_cmp6_396_DW01_cmp6_398'
  Processing 'cpu_DW01_cmp6_397_DW01_cmp6_399'
  Processing 'cpu_DW01_cmp6_398_DW01_cmp6_400'
  Processing 'cpu_DW01_cmp6_399_DW01_cmp6_401'
  Processing 'cpu_DW01_cmp6_400_DW01_cmp6_402'
  Processing 'cpu_DW01_cmp6_401_DW01_cmp6_403'
  Processing 'cpu_DW01_cmp6_402_DW01_cmp6_404'
  Processing 'cpu_DW01_cmp6_403_DW01_cmp6_405'
  Processing 'cpu_DW01_cmp6_404_DW01_cmp6_406'
  Processing 'cpu_DW01_cmp6_405_DW01_cmp6_407'
  Processing 'cpu_DW01_cmp6_406_DW01_cmp6_408'
  Processing 'cpu_DW01_cmp6_407_DW01_cmp6_409'
  Processing 'cpu_DW01_cmp6_408_DW01_cmp6_410'
  Processing 'cpu_DW01_cmp6_409_DW01_cmp6_411'
  Processing 'cpu_DW01_cmp6_410_DW01_cmp6_412'
  Processing 'cpu_DW01_cmp6_411_DW01_cmp6_413'
  Processing 'cpu_DW01_cmp6_412_DW01_cmp6_414'
  Processing 'cpu_DW01_cmp6_413_DW01_cmp6_415'
  Processing 'cpu_DW01_cmp6_414_DW01_cmp6_416'
  Processing 'cpu_DW01_cmp6_415_DW01_cmp6_417'
  Processing 'cpu_DW01_cmp6_416_DW01_cmp6_418'
  Processing 'cpu_DW01_cmp6_417_DW01_cmp6_419'
  Processing 'cpu_DW01_cmp6_418_DW01_cmp6_420'
  Processing 'cpu_DW01_cmp6_419_DW01_cmp6_421'
  Processing 'cpu_DW01_cmp6_420_DW01_cmp6_422'
  Processing 'cpu_DW01_cmp6_421_DW01_cmp6_423'
  Processing 'cpu_DW01_cmp6_422_DW01_cmp6_424'
  Processing 'cpu_DW01_cmp6_423_DW01_cmp6_425'
  Processing 'cpu_DW01_cmp6_424_DW01_cmp6_426'
  Processing 'cpu_DW01_cmp6_425_DW01_cmp6_427'
  Processing 'cpu_DW01_cmp6_426_DW01_cmp6_428'
  Processing 'cpu_DW01_cmp6_427_DW01_cmp6_429'
  Processing 'cpu_DW01_cmp6_428_DW01_cmp6_430'
  Processing 'cpu_DW01_cmp6_429_DW01_cmp6_431'
  Processing 'cpu_DW01_cmp6_430_DW01_cmp6_432'
  Processing 'cpu_DW01_cmp6_431_DW01_cmp6_433'
  Processing 'cpu_DW01_cmp6_432_DW01_cmp6_434'
  Processing 'cpu_DW01_cmp6_433_DW01_cmp6_435'
  Processing 'cpu_DW01_cmp6_434_DW01_cmp6_436'
  Processing 'cpu_DW01_cmp6_435_DW01_cmp6_437'
  Processing 'cpu_DW01_cmp6_436_DW01_cmp6_438'
  Processing 'cpu_DW01_cmp6_437_DW01_cmp6_439'
  Processing 'cpu_DW01_cmp6_438_DW01_cmp6_440'
  Processing 'cpu_DW01_cmp6_439_DW01_cmp6_441'
  Processing 'cpu_DW01_cmp6_440_DW01_cmp6_442'
  Processing 'cpu_DW01_cmp6_441_DW01_cmp6_443'
  Processing 'cpu_DW01_cmp6_442_DW01_cmp6_444'
  Processing 'cpu_DW01_cmp6_443_DW01_cmp6_445'
  Processing 'cpu_DW01_cmp6_444_DW01_cmp6_446'
  Processing 'cpu_DW01_cmp6_445_DW01_cmp6_447'
  Processing 'cpu_DW01_cmp6_446_DW01_cmp6_448'
  Processing 'cpu_DW01_cmp6_447_DW01_cmp6_449'
  Processing 'cpu_DW01_cmp6_448_DW01_cmp6_450'
  Processing 'cpu_DW01_cmp6_449_DW01_cmp6_451'
  Processing 'cpu_DW01_cmp6_450_DW01_cmp6_452'
  Processing 'cpu_DW01_cmp6_451_DW01_cmp6_453'
  Processing 'cpu_DW01_cmp6_452_DW01_cmp6_454'
  Processing 'cpu_DW01_cmp6_453_DW01_cmp6_455'
  Processing 'cpu_DW01_cmp6_454_DW01_cmp6_456'
  Processing 'cpu_DW01_cmp6_455_DW01_cmp6_457'
  Processing 'cpu_DW01_cmp6_456_DW01_cmp6_458'
  Processing 'cpu_DW01_cmp6_457_DW01_cmp6_459'
  Processing 'cpu_DW01_cmp6_458_DW01_cmp6_460'
  Processing 'cpu_DW01_cmp6_459_DW01_cmp6_461'
  Processing 'cpu_DW01_cmp6_460_DW01_cmp6_462'
  Processing 'cpu_DW01_cmp6_461_DW01_cmp6_463'
  Processing 'cpu_DW01_cmp6_462_DW01_cmp6_464'
  Processing 'cpu_DW01_add_30_DW01_add_41'
  Processing 'cpu_DW01_cmp2_21_DW01_cmp2_98'
  Processing 'cpu_DW01_cmp6_463_DW01_cmp6_465'
  Processing 'cpu_DW01_cmp6_464_DW01_cmp6_466'
  Processing 'cpu_DW01_cmp6_465_DW01_cmp6_467'
  Processing 'cpu_DW01_cmp6_466_DW01_cmp6_468'
  Processing 'cpu_DW01_cmp6_467_DW01_cmp6_469'
  Processing 'cpu_DW01_cmp6_468_DW01_cmp6_470'
  Processing 'cpu_DW01_cmp6_469_DW01_cmp6_471'
  Processing 'cpu_DW01_cmp6_470_DW01_cmp6_472'
  Processing 'cpu_DW01_cmp6_471_DW01_cmp6_473'
  Processing 'cpu_DW01_cmp6_472_DW01_cmp6_474'
  Processing 'cpu_DW01_cmp6_473_DW01_cmp6_475'
  Processing 'cpu_DW01_cmp6_474_DW01_cmp6_476'
  Processing 'cpu_DW01_cmp6_475_DW01_cmp6_477'
  Processing 'cpu_DW01_cmp6_476_DW01_cmp6_478'
  Processing 'cpu_DW01_cmp6_477_DW01_cmp6_479'
  Processing 'cpu_DW01_cmp6_478_DW01_cmp6_480'
  Processing 'cpu_DW01_cmp6_479_DW01_cmp6_481'
  Processing 'cpu_DW01_cmp6_480_DW01_cmp6_482'
  Processing 'cpu_DW01_cmp6_481_DW01_cmp6_483'
  Processing 'cpu_DW01_cmp6_482_DW01_cmp6_484'
  Processing 'cpu_DW01_cmp6_483_DW01_cmp6_485'
  Processing 'cpu_DW01_cmp6_484_DW01_cmp6_486'
  Processing 'cpu_DW01_cmp6_485_DW01_cmp6_487'
  Processing 'cpu_DW01_cmp6_486_DW01_cmp6_488'
  Processing 'cpu_DW01_cmp6_487_DW01_cmp6_489'
  Processing 'cpu_DW01_cmp6_488_DW01_cmp6_490'
  Processing 'cpu_DW01_cmp6_489_DW01_cmp6_491'
  Processing 'cpu_DW01_cmp6_490_DW01_cmp6_492'
  Processing 'cpu_DW01_cmp6_491_DW01_cmp6_493'
  Processing 'cpu_DW01_cmp6_492_DW01_cmp6_494'
  Processing 'cpu_DW01_cmp6_493_DW01_cmp6_495'
  Processing 'cpu_DW01_cmp6_494_DW01_cmp6_496'
  Processing 'cpu_DW01_cmp6_495_DW01_cmp6_497'
  Processing 'cpu_DW01_cmp6_496_DW01_cmp6_498'
  Processing 'cpu_DW01_cmp6_497_DW01_cmp6_499'
  Processing 'cpu_DW01_cmp6_498_DW01_cmp6_500'
  Processing 'cpu_DW01_cmp6_499_DW01_cmp6_501'
  Processing 'cpu_DW01_cmp6_500_DW01_cmp6_502'
  Processing 'cpu_DW01_cmp6_501_DW01_cmp6_503'
  Processing 'cpu_DW01_cmp6_502_DW01_cmp6_504'
  Processing 'cpu_DW01_cmp6_503_DW01_cmp6_505'
  Processing 'cpu_DW01_cmp6_504_DW01_cmp6_506'
  Processing 'cpu_DW01_cmp6_505_DW01_cmp6_507'
  Processing 'cpu_DW01_cmp6_506_DW01_cmp6_508'
  Processing 'cpu_DW01_cmp6_507_DW01_cmp6_509'
  Processing 'cpu_DW01_cmp6_508_DW01_cmp6_510'
  Processing 'cpu_DW01_cmp6_509_DW01_cmp6_511'
  Processing 'cpu_DW01_cmp6_510_DW01_cmp6_512'
  Processing 'cpu_DW01_cmp6_511_DW01_cmp6_513'
  Processing 'cpu_DW01_cmp6_512_DW01_cmp6_514'
  Processing 'cpu_DW01_cmp6_513_DW01_cmp6_515'
  Processing 'cpu_DW01_cmp6_514_DW01_cmp6_516'
  Processing 'cpu_DW01_cmp6_515_DW01_cmp6_517'
  Processing 'cpu_DW01_cmp6_516_DW01_cmp6_518'
  Processing 'cpu_DW01_cmp6_517_DW01_cmp6_519'
  Processing 'cpu_DW01_cmp6_518_DW01_cmp6_520'
  Processing 'cpu_DW01_cmp6_519_DW01_cmp6_521'
  Processing 'cpu_DW01_cmp6_520_DW01_cmp6_522'
  Processing 'cpu_DW01_cmp6_521_DW01_cmp6_523'
  Processing 'cpu_DW01_cmp6_522_DW01_cmp6_524'
  Processing 'cpu_DW01_cmp6_523_DW01_cmp6_525'
  Processing 'cpu_DW01_cmp6_524_DW01_cmp6_526'
  Processing 'cpu_DW01_cmp6_525_DW01_cmp6_527'
  Processing 'cpu_DW01_cmp6_526_DW01_cmp6_528'
  Processing 'cpu_DW01_cmp6_527_DW01_cmp6_529'
  Processing 'cpu_DW01_add_31_DW01_add_42'
  Processing 'cpu_DW01_cmp6_528_DW01_cmp6_530'
  Processing 'cpu_DW01_cmp6_529_DW01_cmp6_531'
  Processing 'cpu_DW01_cmp6_530_DW01_cmp6_532'
  Processing 'cpu_DW01_cmp6_531_DW01_cmp6_533'
  Processing 'cpu_DW01_cmp6_532_DW01_cmp6_534'
  Processing 'cpu_DW01_cmp6_533_DW01_cmp6_535'
  Processing 'cpu_DW01_cmp6_534_DW01_cmp6_536'
  Processing 'cpu_DW01_cmp6_535_DW01_cmp6_537'
  Processing 'cpu_DW01_cmp6_536_DW01_cmp6_538'
  Processing 'cpu_DW01_cmp6_537_DW01_cmp6_539'
  Processing 'cpu_DW01_cmp6_538_DW01_cmp6_540'
  Processing 'cpu_DW01_cmp6_539_DW01_cmp6_541'
  Processing 'cpu_DW01_cmp6_540_DW01_cmp6_542'
  Processing 'cpu_DW01_cmp6_541_DW01_cmp6_543'
  Processing 'cpu_DW01_cmp6_542_DW01_cmp6_544'
  Processing 'cpu_DW01_cmp6_543_DW01_cmp6_545'
  Processing 'cpu_DW01_cmp6_544_DW01_cmp6_546'
  Processing 'cpu_DW01_cmp6_545_DW01_cmp6_547'
  Processing 'cpu_DW01_cmp6_546_DW01_cmp6_548'
  Processing 'cpu_DW01_cmp6_547_DW01_cmp6_549'
  Processing 'cpu_DW01_cmp6_548_DW01_cmp6_550'
  Processing 'cpu_DW01_cmp6_549_DW01_cmp6_551'
  Processing 'cpu_DW01_cmp6_550_DW01_cmp6_552'
  Processing 'cpu_DW01_cmp6_551_DW01_cmp6_553'
  Processing 'cpu_DW01_cmp6_552_DW01_cmp6_554'
  Processing 'cpu_DW01_cmp6_553_DW01_cmp6_555'
  Processing 'cpu_DW01_cmp6_554_DW01_cmp6_556'
  Processing 'cpu_DW01_cmp6_555_DW01_cmp6_557'
  Processing 'cpu_DW01_cmp6_556_DW01_cmp6_558'
  Processing 'cpu_DW01_cmp6_557_DW01_cmp6_559'
  Processing 'cpu_DW01_cmp6_558_DW01_cmp6_560'
  Processing 'cpu_DW01_add_32_DW01_add_43'
  Processing 'cpu_DW01_cmp6_559_DW01_cmp6_561'
  Processing 'cpu_DW01_cmp6_560_DW01_cmp6_562'
  Processing 'cpu_DW01_cmp6_561_DW01_cmp6_563'
  Processing 'cpu_DW01_add_33_DW01_add_44'
  Processing 'cpu_DW01_inc_9_DW01_inc_37'
  Processing 'cpu_DW01_cmp6_562_DW01_cmp6_564'
  Processing 'cpu_DW01_cmp6_563_DW01_cmp6_565'
  Processing 'cpu_DW01_cmp6_564_DW01_cmp6_566'
  Processing 'cpu_DW01_cmp6_565_DW01_cmp6_567'
  Processing 'cpu_DW01_cmp6_566_DW01_cmp6_568'
  Processing 'cpu_DW01_cmp6_567_DW01_cmp6_569'
  Processing 'cpu_DW01_cmp6_568_DW01_cmp6_570'
  Processing 'cpu_DW01_cmp6_569_DW01_cmp6_571'
  Processing 'cpu_DW01_cmp6_570_DW01_cmp6_572'
  Processing 'cpu_DW01_cmp2_22_DW01_cmp2_99'
  Processing 'cpu_DW01_cmp2_23_DW01_cmp2_100'
  Processing 'cpu_DW01_cmp2_24_DW01_cmp2_101'
  Processing 'cpu_DW01_cmp2_25_DW01_cmp2_102'
  Processing 'cpu_DW01_cmp2_26_DW01_cmp2_103'
  Processing 'cpu_DW01_cmp2_27_DW01_cmp2_104'
  Processing 'cpu_DW01_cmp2_28_DW01_cmp2_105'
  Processing 'cpu_DW01_cmp2_29_DW01_cmp2_106'
  Processing 'cpu_DW01_cmp2_30_DW01_cmp2_107'
  Processing 'cpu_DW01_cmp2_31_DW01_cmp2_108'
  Processing 'cpu_DW01_cmp2_32_DW01_cmp2_109'
  Processing 'cpu_DW01_add_34_DW01_add_45'
  Processing 'cpu_DW01_cmp6_571_DW01_cmp6_573'
  Processing 'cpu_DW01_add_35_DW01_add_46'
  Processing 'cpu_DW01_cmp2_33_DW01_cmp2_110'
  Processing 'cpu_DW01_add_36_DW01_add_47'
  Processing 'cpu_DW01_cmp6_572_DW01_cmp6_574'
  Processing 'cpu_DW01_cmp6_573_DW01_cmp6_575'
  Processing 'cpu_DW01_cmp6_574_DW01_cmp6_576'
  Processing 'cpu_DW01_cmp6_575_DW01_cmp6_577'
  Processing 'cpu_DW01_add_37_DW01_add_48'
  Processing 'cpu_DW01_cmp6_576_DW01_cmp6_578'
  Processing 'cpu_DW01_add_38_DW01_add_49'
  Processing 'cpu_DW01_cmp6_577_DW01_cmp6_579'
  Processing 'cpu_DW01_inc_10_DW01_inc_38'
  Processing 'cpu_DW01_add_39_DW01_add_50'
  Processing 'cpu_DW01_cmp6_578_DW01_cmp6_580'
  Processing 'cpu_DW01_add_40_DW01_add_51'
  Processing 'cpu_DW01_add_41_DW01_add_52'
  Processing 'cpu_DW01_inc_11_DW01_inc_39'
  Processing 'cpu_DW01_inc_12_DW01_inc_40'
  Building model 'DW01_add_width64' (rpl)
  Processing 'DW01_add_width64'
  Building model 'DW01_add_width64' (cla)
  Processing 'DW01_add_width64'
  Allocating blocks in 'DW02_mult_A_width16_B_width64'
  Building model 'DW01_MUX'
  Processing 'DW01_MUX'
  Building model 'DW01_mmux_width2'
  Processing 'DW01_mmux_width2'
  Building model 'DW01_mmux_width3'
  Processing 'DW01_mmux_width3'
  Building model 'DW01_mmux_width4'
  Processing 'DW01_mmux_width4'
  Building model 'DW01_mmux_width5'
  Processing 'DW01_mmux_width5'
  Building model 'DW01_add_width78' (cla)
  Processing 'DW01_add_width78'
  Building model 'DW01_add_width78' (cla)
  Processing 'DW01_add_width78'
  Building model 'DW02_mult_A_width16_B_width64' (csa)
  Processing 'DW02_mult_A_width16_B_width64'
  Allocating blocks in 'DW02_mult_A_width64_B_width16'
  Building model 'DW02_mult_A_width64_B_width16' (csa)
  Processing 'DW02_mult_A_width64_B_width16'
  Building model 'DW01_add_width2' (rpl)
  Processing 'DW01_add_width2'
  Building model 'DW01_add_width2' (cla)
  Processing 'DW01_add_width2'
  Building model 'DW01_sub_width2' (rpl)
  Processing 'DW01_sub_width2'
  Building model 'DW01_sub_width2' (cla)
  Processing 'DW01_sub_width2'
  Building model 'DW01_add_width3' (rpl)
  Processing 'DW01_add_width3'
  Building model 'DW01_add_width3' (cla)
  Processing 'DW01_add_width3'
  Building model 'DW01_sub_width3' (rpl)
  Processing 'DW01_sub_width3'
  Building model 'DW01_sub_width3' (cla)
  Processing 'DW01_sub_width3'
  Building model 'DW01_add_width6' (rpl)
  Processing 'DW01_add_width6'
  Building model 'DW01_add_width6' (cla)
  Processing 'DW01_add_width6'
  Building model 'DW01_sub_width6' (rpl)
  Processing 'DW01_sub_width6'
  Building model 'DW01_sub_width6' (cla)
  Processing 'DW01_sub_width6'
  Building model 'DW01_add_width4' (rpl)
  Processing 'DW01_add_width4'
  Building model 'DW01_add_width4' (cla)
  Processing 'DW01_add_width4'
  Building model 'DW01_sub_width4' (rpl)
  Processing 'DW01_sub_width4'
  Building model 'DW01_sub_width4' (cla)
  Processing 'DW01_sub_width4'
  Building model 'DW01_add_width7' (rpl)
  Processing 'DW01_add_width7'
  Building model 'DW01_add_width7' (cla)
  Processing 'DW01_add_width7'
  Building model 'DW01_sub_width7' (rpl)
  Processing 'DW01_sub_width7'
  Building model 'DW01_sub_width7' (cla)
  Processing 'DW01_sub_width7'
  Processing 'cpu_DW01_add_42_DW01_add_53'
  Allocating blocks in 'DW02_mult_A_width16_B_width64'
  Processing 'cpu_DW02_mult_0'
  Processing 'cpu_DW01_add_43_DW01_add_54'
  Processing 'cpu_DW01_add_44_DW01_add_55'
  Allocating blocks in 'DW02_mult_A_width16_B_width64'
  Processing 'cpu_DW02_mult_1'
  Processing 'cpu_DW01_add_45_DW01_add_56'
  Processing 'cpu_DW01_add_46_DW01_add_57'
  Allocating blocks in 'DW02_mult_A_width16_B_width64'
  Processing 'cpu_DW02_mult_2'
  Processing 'cpu_DW01_add_47_DW01_add_58'
  Processing 'cpu_DW01_add_48_DW01_add_59'
  Allocating blocks in 'DW02_mult_A_width16_B_width64'
  Processing 'cpu_DW02_mult_3'
  Processing 'cpu_DW01_add_49_DW01_add_60'
  Processing 'DW01_sub_width2_DW01_sub_18'
  Processing 'DW01_sub_width2_DW01_sub_19'
  Processing 'DW01_sub_width2_DW01_sub_20'
  Processing 'DW01_sub_width3_DW01_sub_21'
  Processing 'DW01_add_width3_DW01_add_61'
  Processing 'DW01_sub_width3_DW01_sub_22'
  Processing 'DW01_add_width3_DW01_add_62'
  Processing 'DW01_sub_width3_DW01_sub_23'
  Processing 'DW01_add_width3_DW01_add_63'
  Processing 'DW01_add_width3_DW01_add_64'
  Processing 'DW01_add_width3_DW01_add_65'
  Processing 'DW01_add_width3_DW01_add_66'
  Processing 'DW01_add_width3_DW01_add_67'
  Processing 'DW01_add_width3_DW01_add_68'
  Processing 'DW01_add_width3_DW01_add_69'
  Processing 'DW01_sub_width3_DW01_sub_24'
  Processing 'DW01_sub_width3_DW01_sub_25'
  Processing 'DW01_add_width3_DW01_add_70'
  Processing 'DW01_sub_width3_DW01_sub_26'
  Processing 'DW01_add_width3_DW01_add_71'
  Processing 'DW01_add_width3_DW01_add_72'
  Processing 'DW01_add_width3_DW01_add_73'
  Processing 'DW01_sub_width3_DW01_sub_27'
  Processing 'DW01_sub_width2_DW01_sub_28'
  Processing 'DW01_sub_width2_DW01_sub_29'
  Processing 'DW01_sub_width2_DW01_sub_30'
  Processing 'DW01_add_width3_DW01_add_74'
  Processing 'DW01_add_width3_DW01_add_75'
  Processing 'cpu_DW01_sub_4_DW01_sub_31'
  Processing 'cpu_DW01_add_50_DW01_add_76'
  Processing 'DW01_sub_width4_DW01_sub_32'
  Processing 'DW01_add_width4_DW01_add_77'
  Processing 'cpu_DW01_add_51_DW01_add_78'
  Processing 'cpu_DW01_add_52_DW01_add_79'
  Processing 'cpu_DW01_add_53_DW01_add_80'
  Processing 'cpu_DW01_add_54_DW01_add_81'
  Processing 'cpu_DW01_add_55_DW01_add_82'
  Processing 'cpu_DW01_add_56_DW01_add_83'
  Processing 'cpu_DW01_add_57_DW01_add_84'
  Processing 'cpu_DW01_add_58_DW01_add_85'
  Processing 'cpu_DW01_sub_5_DW01_sub_33'
  Processing 'DW01_add_width2_DW01_add_86'
  Processing 'cpu_DW01_add_59_DW01_add_87'
  Processing 'cpu_DW01_add_60_DW01_add_88'
  Processing 'cpu_DW01_add_61_DW01_add_89'
  Processing 'cpu_DW01_add_62_DW01_add_90'
  Processing 'cpu_DW01_add_63_DW01_add_91'
  Processing 'cpu_DW01_add_64_DW01_add_92'
  Processing 'cpu_DW01_add_65_DW01_add_93'
  Processing 'cpu_DW01_add_66_DW01_add_94'
  Processing 'cpu_DW01_add_67_DW01_add_95'
  Processing 'cpu_DW01_add_68_DW01_add_96'
  Processing 'cpu_DW01_add_69_DW01_add_97'
  Processing 'cpu_DW01_add_70_DW01_add_98'
  Processing 'cpu_DW01_add_71_DW01_add_99'
  Processing 'cpu_DW01_add_72_DW01_add_100'
  Processing 'cpu_DW01_add_73_DW01_add_101'
  Processing 'cpu_DW01_add_74_DW01_add_102'
  Processing 'cpu_DW01_add_75_DW01_add_103'
  Processing 'cpu_DW01_add_76_DW01_add_104'
  Processing 'cpu_DW01_add_77_DW01_add_105'
  Processing 'cpu_DW01_add_78_DW01_add_106'
  Processing 'cpu_DW01_add_79_DW01_add_107'
  Processing 'cpu_DW01_add_80_DW01_add_108'
  Processing 'cpu_DW01_add_81_DW01_add_109'
  Processing 'cpu_DW01_add_82_DW01_add_110'
  Processing 'cpu_DW01_add_83_DW01_add_111'
  Processing 'cpu_DW01_add_84_DW01_add_112'
  Processing 'cpu_DW01_add_85_DW01_add_113'
  Processing 'cpu_DW01_add_86_DW01_add_114'
  Processing 'cpu_DW01_add_87_DW01_add_115'
  Processing 'cpu_DW01_add_88_DW01_add_116'
  Processing 'cpu_DW01_add_89_DW01_add_117'
  Processing 'cpu_DW01_add_90_DW01_add_118'
  Processing 'cpu_DW01_add_91_DW01_add_119'
  Processing 'cpu_DW01_add_92_DW01_add_120'
  Processing 'cpu_DW01_add_93_DW01_add_121'
  Processing 'cpu_DW01_sub_6_DW01_sub_34'
  Processing 'cpu_DW01_add_94_DW01_add_122'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:16:55 18008363.3 287563.06 6027297280.0 232821884.2                                0.00  
    0:16:55 18008363.3 287563.06 6027297280.0 232821884.2                                0.00  
    0:16:56 18099585.1 287563.06 6027292160.0 232818981.0                                0.00  
    0:17:03 18666598.4   1544.06 40160420.0 2462530.4                                0.00  
    0:17:05 19432129.5   1544.06 40158884.0 2456472.3                                0.00  
    0:17:07 21244711.8   1544.06 40143380.0 2436773.3                                0.00  
    0:17:16 22469139.0     22.18  961578.1 2015525.2                                0.00  
    0:17:19 23170338.8     19.47  379822.0 1989585.2                                0.00  
    0:17:24 23951728.7     19.33  379419.4 1979955.3                                0.00  
    0:17:27 25176901.8     19.33  365410.1 1955841.6                                0.00  
    0:17:35 26218511.8     19.35  249053.5 1744898.4                                0.00  
    0:17:36 26603653.6     19.35  248986.0 1742090.1                                0.00  
    0:17:39 27056502.7     19.33  214462.6 1737816.5                                0.00  
    0:17:42 27580484.4     19.16  213745.6 1733023.1                                0.00  
    0:17:56 29018748.9     17.15  187628.9 1328337.6                                0.00  
    0:18:01 30206871.0     17.15  186627.3 1151472.0                                0.00  
    0:18:15 32392219.6     14.90   98278.7  203410.9                                0.00  
    0:24:38 28072588.2      4.78   39947.5   21071.5                                0.00  
    0:24:42 28072588.2      4.78   39947.5   21071.5                                0.00  
    0:24:42 28072588.2      4.78   39947.5   21071.5                                0.00  
    0:24:45 28072306.2      4.78   35260.6   20905.4                                0.00  
    0:24:48 28072306.2      4.78   35260.6   20905.4                                0.00  
    0:25:55 17416717.5      5.59   32810.7    3149.6                                0.00  
    0:26:13 17298143.0      4.47   23876.1    3132.4                                0.00  
    0:26:30 17319642.1      4.33   22000.6    1712.8                                0.00  
    0:26:38 17314010.2      4.14   22132.0    1712.7                                0.00  
    0:26:44 17316515.1      3.95   21570.0    1712.7                                0.00  
    0:26:51 17318240.4      3.93   21398.7    1712.7                                0.00  
    0:26:57 17318024.7      3.89   21174.0    1712.7                                0.00  
    0:27:02 17320081.7      3.82   20876.6    1712.8                                0.00  
    0:27:08 17319816.3      3.78   21025.2    1712.8                                0.00  
    0:27:14 17321906.5      3.75   20684.8    1712.8                                0.00  
    0:27:16 17322312.9      3.74   20630.0    1712.8                                0.00  
    0:27:19 17324063.0      3.72   20617.8    1712.8                                0.00  
    0:27:21 17324917.4      3.62   20580.1    1712.8                                0.00  
    0:27:23 17325390.1      3.61   20536.8    1712.8                                0.00  
    0:27:26 17326410.4      3.57   20522.6    1712.8                                0.00  
    0:27:28 17326767.0      3.57   20456.3    1712.8                                0.00  
    0:27:31 17328019.5      3.54   20377.1    1712.8                                0.00  
    0:27:33 17328019.5      3.54   20355.9    1712.8                                0.00  
    0:27:35 17328425.9      3.54   20315.0    1712.5                                0.00  
    0:27:37 17327430.6      3.54   20315.0    1712.5                                0.00  
    0:27:37 17327430.6      3.54   20315.0    1712.5                                0.00  
    0:27:48 17346134.5      3.54   20345.9    1085.0                                0.00  
    0:27:56 17362598.9      3.54   20282.7     795.9                                0.00  
    0:28:03 17374045.2      3.54   20243.1     601.8                                0.00  
    0:28:08 17381759.0      3.54   20241.9     515.9                                0.00  
    0:28:12 17389132.7      3.54   20240.6     442.2                                0.00  
    0:28:16 17396008.7      3.54   20240.4     369.8                                0.00  
    0:28:20 17400919.0      3.54   20240.3     298.7                                0.00  
    0:28:22 17401648.9      3.54   20240.1     238.1                                0.00  
    0:28:24 17402171.5      3.54   20239.9     192.1                                0.00  
    0:28:24 17402171.5      3.54   20239.9     192.1                                0.00  
    0:28:29 17406879.9      3.54   20065.2     203.1 ex_comp_dbg[result][2][13]      0.00  
    0:28:35 17410728.5      3.54   19576.7     205.2 ex_comp_dbg[result][1][4]      0.00  
    0:28:38 17417057.1      3.54   19334.8     206.6                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:28:38 17417057.1      3.54   19334.8     206.6                                0.00  
    0:28:38 17417057.1      3.54   19334.8     206.6                                0.00  
    0:28:38 17417057.1      3.54   19334.8     206.6                                0.00  
    0:28:57 17437254.0      2.37   17419.4     223.3 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:29:11 17451749.8      2.07   15784.9     236.5 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:29:23 17463071.7      1.98   13430.1     246.3 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:29:28 17468214.2      1.93   13298.5     244.3 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:29:33 17469972.6      1.85   13246.7     244.6 ex_comp_dbg[result][0][28]      0.00  
    0:29:38 17474459.9      1.85   13134.0     245.0 ex_comp_dbg[result][2][7]      0.00  
    0:29:41 17475778.7      1.85   13076.6     248.7 ex_comp_dbg[result][1][30]      0.00  
    0:29:43 17478374.9      1.85   13040.8     248.9 ex_comp_dbg[result][1][30]      0.00  
    0:29:44 17481609.7      1.85   13024.5     249.2 ex_comp_dbg[result][1][30]      0.00  
    0:29:46 17483094.4      1.85   13004.7     249.3 ex_comp_dbg[result][1][30]      0.00  
    0:29:47 17484239.0      1.85   12997.1     249.3 ex_comp_dbg[result][1][30]      0.00  
    0:29:48 17483550.6      1.85   12991.0     347.3 ex_comp_dbg[result][1][30]      0.00  
    0:29:49 17484156.1      1.85   12986.8     347.3 ex_comp_dbg[result][1][30]      0.00  
    0:29:57 17488054.5      1.70   12405.4     407.4 rs_mem/rs_array_reg[1][src2_ready]/DIN      0.00  
    0:30:05 17494806.1      1.57   11568.0     407.6 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[18][mem_tag][1]/CLRB      0.00  
    0:30:16 17499674.9      1.50   11028.3     412.6 rs_mem/rs_array_reg[1][src2_ready]/DIN      0.00  
    0:30:26 17506069.9      1.41    9784.8     426.2 rs_alu/rs_array_reg[0][src2_ready]/DIN      0.00  
    0:30:37 17514372.6      1.33    9536.9     484.5 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[18][mem_tag][1]/CLRB      0.00  
    0:30:44 17517590.8      1.31    9334.6     489.5 ex_comp_dbg[result][2][31]      0.00  
    0:30:47 17519307.8      1.31    9325.4     489.0 ex_comp_dbg[result][0][0]      0.00  
    0:30:51 17522127.9      1.31    9305.6     492.1 ex_comp_dbg[result][0][0]      0.00  
    0:30:56 17524632.8      1.31    9182.5     493.0 ex_comp_dbg[result][1][19]      0.00  
    0:30:59 17526507.3      1.31    9210.2     489.8 ex_comp_dbg[result][1][19]      0.00  
    0:31:00 17527328.5      1.31    9208.2     490.8 ex_comp_dbg[result][1][19]      0.00  
    0:31:01 17527809.6      1.31    9201.6     492.0 ex_comp_dbg[result][1][19]      0.00  
    0:31:02 17528058.4      1.31    9166.3     492.0 ex_comp_dbg[result][1][19]      0.00  
    0:31:04 17528564.3      1.31    9143.7     492.1 ex_comp_dbg[result][1][19]      0.00  
    0:31:06 17529427.0      1.31    9140.6     492.1 rs_alu/rs_array_reg[3][src2_ready]/DIN      0.00  
    0:31:11 17531376.1      1.28    9040.1     492.2 rs_alu/rs_array_reg[3][src2_ready]/DIN      0.00  
    0:31:16 17535042.3      1.24    8772.3     508.8 stage_execute_0/mult_gen[0].mult_inst/mstage[1]/product_sum_reg[63]/DIN      0.00  
    0:31:23 17539081.7      1.20    8415.5     513.9 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[8][mem_tag][3]/CLRB      0.00  
    0:31:29 17541918.3      1.17    8285.1     526.9 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[8][mem_tag][3]/CLRB      0.00  
    0:31:34 17543873.0      1.15    8192.1     529.3 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[8][mem_tag][3]/CLRB      0.00  
    0:31:40 17544685.9      1.13    7948.0     530.1 rs_alu/rs_array_reg[3][src2_ready]/DIN      0.00  
    0:31:44 17546112.5      1.13    7862.9     661.5 ex_comp_dbg[result][2][31]      0.00  
    0:31:48 17547298.6      1.13    7830.8     661.2 ex_comp_dbg[result][1][18]      0.00  
    0:31:49 17547530.8      1.13    7821.3     661.2 ex_comp_dbg[result][1][18]      0.00  
    0:31:50 17548368.6      1.13    7781.0     662.0 ex_comp_dbg[result][1][18]      0.00  
    0:31:52 17549314.1      1.13    7746.4     662.4 ex_comp_dbg[result][1][18]      0.00  
    0:31:53 17549430.3      1.13    7810.4     662.4 ex_comp_dbg[result][1][18]      0.00  
    0:31:55 17550467.1      1.13    7782.6     676.8 ex_comp_dbg[result][1][18]      0.00  
    0:31:57 17552772.9      1.13    7734.4     676.8 ex_comp_dbg[result][1][18]      0.00  
    0:31:58 17553171.0      1.13    7732.0     678.0 ex_comp_dbg[result][1][18]      0.00  
    0:31:59 17552416.3      1.13    7729.5     680.6 ex_comp_dbg[result][1][18]      0.00  
    0:32:01 17552432.8      1.13    7728.1     682.2 ex_comp_dbg[result][1][18]      0.00  
    0:32:02 17553536.0      1.13    7725.8     681.8 ex_comp_dbg[result][1][18]      0.00  
    0:32:04 17554158.1      1.13    7723.7     713.8 ex_comp_dbg[result][1][18]      0.00  
    0:32:06 17555203.2      1.12    7601.6     713.8 rs_alu/rs_array_reg[2][src2_ready]/DIN      0.00  
    0:32:09 17558379.9      1.06    7131.6     699.1 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[16][mem_tag][3]/CLRB      0.00  
    0:32:11 17559051.8      1.05    6516.8     700.1 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[16][mem_tag][3]/CLRB      0.00  
    0:32:15 17560652.6      1.00    6424.0     701.2 stage_execute_0/mult_gen[0].mult_inst/mstage[1]/product_sum_reg[63]/DIN      0.00  
    0:32:16 17561473.7      1.00    6410.7     701.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[16][mem_tag][3]/CLRB      0.00  
    0:32:17 17561871.9      0.99    6405.0     701.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[16][mem_tag][3]/CLRB      0.00  
    0:32:20 17563505.9      0.96    6347.1     701.6 stage_execute_0/mult_gen[0].mult_inst/mstage[1]/product_sum_reg[63]/DIN      0.00  
    0:32:24 17565131.6      0.94    6158.3     701.6 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[16][mem_tag][3]/CLRB      0.00  
    0:32:27 17567155.4      0.92    5973.4     706.0 rs_alu/rs_array_reg[1][src1_ready]/DIN      0.00  
    0:32:32 17570854.7      0.89    5759.6     706.0 rs_alu/rs_array_reg[0][src1_ready]/DIN      0.00  
    0:32:37 17572173.5      0.88    5577.1     706.0 rs_alu/rs_array_reg[1][src1_ready]/DIN      0.00  
    0:32:39 17573973.4      0.87    5568.1     706.0 rs_mem/rs_array_reg[2][src1_ready]/DIN      0.00  
    0:32:40 17574222.2      0.87    5557.0     707.1 rs_mem/rs_array_reg[1][src1_ready]/DIN      0.00  
    0:32:40 17574520.8      0.87    5553.3     708.1 rs_mem/rs_array_reg[2][src1_ready]/DIN      0.00  
    0:32:44 17577929.8      0.86    5451.0     701.5 instr_buffer_0/ib_entries_reg[4][bp_pred_target][14]/CLRB      0.00  
    0:32:47 17577871.8      0.84    5439.2     701.6 rs_alu/rs_array_reg[4][src1_ready]/DIN      0.00  
    0:32:48 17578187.0      0.84    5432.2     704.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[16][mem_tag][3]/CLRB      0.00  
    0:32:50 17578950.1      0.84    5404.6     704.2 rs_alu/rs_array_reg[0][src1_ready]/DIN      0.00  
    0:32:51 17580227.4      0.83    5389.8     704.2 rs_mem/rs_array_reg[1][src1_ready]/DIN      0.00  
    0:32:53 17580965.6      0.83    5396.2     707.6 rs_alu/rs_array_reg[5][src1_ready]/DIN      0.00  
    0:32:55 17581670.6      0.83    5389.3     708.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[16][mem_tag][3]/CLRB      0.00  
    0:32:57 17583113.9      0.82    5295.4     726.0 rs_alu/rs_array_reg[2][src2_ready]/DIN      0.00  
    0:32:59 17584623.4      0.82    5291.8     726.1 ex_comp_dbg[result][1][17]      0.00  
    0:33:01 17585768.1      0.82    5288.4     726.1 ex_comp_dbg[result][1][18]      0.00  
    0:33:03 17587103.5      0.82    5282.2     726.7 ex_comp_dbg[result][0][6]      0.00  
    0:33:06 17589027.8      0.82    5278.9     726.7 ex_comp_dbg[result][1][3]      0.00  
    0:33:09 17589243.4      0.82    5277.7     726.7 ex_comp_dbg[result][1][18]      0.00  
    0:33:12 17590238.7      0.82    5270.9     726.4 ex_comp_dbg[result][0][0]      0.00  
    0:33:14 17590230.5      0.81    5270.1     726.4 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:33:16 17590321.7      0.81    5133.4     726.4 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:33:20 17592395.3      0.79    5041.0     815.4 instr_buffer_0/ib_entries_reg[0][is_branch]/CLRB      0.00  
    0:33:21 17593904.9      0.78    5015.7     819.2 stage_execute_0/mult_gen[0].mult_inst/mstage[1]/product_sum_reg[63]/DIN      0.00  
    0:33:26 17595107.6      0.76    4796.0     819.2 rs_alu/rs_array_reg[2][src2_ready]/DIN      0.00  
    0:33:27 17595356.4      0.75    4783.1     819.8 rs_mem/rs_array_reg[3][src2_ready]/DIN      0.00  
    0:33:32 17596111.2      0.74    4751.9     820.5 rs_mem/rs_array_reg[1][src1_ready]/DIN      0.00  
    0:33:34 17596733.3      0.74    4736.2     820.5 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:33:36 17597512.9      0.73    4679.8     820.5 rs_mem/rs_array_reg[1][src1_ready]/DIN      0.00  
    0:33:37 17597728.6      0.73    4671.8     820.5 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:33:38 17597894.5      0.72    4644.0     824.4 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:33:40 17598906.4      0.72    4593.3     824.9 rs_mem/rs_array_reg[1][src1_ready]/DIN      0.00  
    0:33:41 17598325.8      0.72    4496.3     921.1 stage_execute_0/mult_gen[0].mult_inst/mstage[1]/product_sum_reg[63]/DIN      0.00  
    0:33:42 17599146.9      0.71    4475.8     924.8 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:33:43 17599462.1      0.71    4458.1     892.6 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:33:45 17600490.6      0.71    4427.3     894.5 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:33:46 17600880.5      0.70    4420.0     894.7 rs_alu/rs_array_reg[5][src2_ready]/DIN      0.00  
    0:33:47 17601427.9      0.70    4399.4     894.7 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:33:50 17602348.6      0.70    4363.3     898.1 ex_comp_dbg[result][1][17]      0.00  
    0:33:54 17603111.7      0.70    4350.4     896.9 ex_comp_dbg[result][1][16]      0.00  
    0:33:59 17603493.2      0.70    4347.8     896.9 ex_comp_dbg[result][0][1]      0.00  
    0:34:01 17604173.4      0.70    4342.1     896.9 ex_comp_dbg[result][1][4]      0.00  
    0:34:03 17604405.6      0.70    4319.3     896.9 ex_comp_dbg[result][1][16]      0.00  
    0:34:05 17603742.0      0.70    4317.5     992.5 ex_comp_dbg[result][1][16]      0.00  
    0:34:06 17604389.0      0.70    4320.3     991.5 ex_comp_dbg[result][1][16]      0.00  
    0:34:07 17603800.1      0.70    4318.3    1355.8 ex_comp_dbg[result][1][16]      0.00  
    0:34:08 17603028.7      0.70    4326.1    1421.2 ex_comp_dbg[result][1][16]      0.00  
    0:34:09 17603501.5      0.70    4325.1    1421.2 ex_comp_dbg[result][1][16]      0.00  
    0:34:10 17604422.2      0.69    4293.4    1422.2 instr_buffer_0/ib_entries_reg[20][inst][0]/CLRB      0.00  
    0:34:11 17604770.6      0.68    4209.9    1422.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:34:13 17605102.3      0.67    4190.9    1422.2 stage_execute_0/mult_gen[0].mult_inst/mstage[0]/product_sum_reg[63]/DIN      0.00  
    0:34:14 17606097.7      0.67    4148.4    1424.5 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:34:17 17608071.7      0.64    4021.1    1423.6 instr_buffer_0/ib_entries_reg[31][inst][1]/CLRB      0.00  
    0:34:19 17609208.1      0.63    3953.1    1423.6 rs_mem/rs_array_reg[2][src2_ready]/DIN      0.00  
    0:34:22 17610012.6      0.62    3868.9    1423.6 rs_mem/rs_array_reg[2][src2_ready]/DIN      0.00  
    0:34:24 17610261.5      0.61    3329.2    1423.6 rs_alu/rs_array_reg[3][src1_ready]/DIN      0.00  
    0:34:25 17611381.2      0.61    3326.5    1423.4 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:34:27 17612965.4      0.60    3311.1    1423.4 stage_execute_0/mult_gen[0].mult_inst/mstage[1]/product_sum_reg[63]/DIN      0.00  
    0:34:29 17613023.5      0.59    3294.5    1423.4 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:34:30 17613214.3      0.58    3291.0    1423.4 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:34:31 17614018.8      0.58    3289.7    1423.4 ex_comp_dbg[result][2][28]      0.00  
    0:34:32 17615005.9      0.58    3287.9    1422.6 ex_comp_dbg[result][2][28]      0.00  
    0:34:34 17616067.5      0.58    3286.6    1422.6 ex_comp_dbg[result][2][3]      0.00  
    0:34:36 17616606.7      0.58    3285.8    1422.6 ex_comp_dbg[result][1][14]      0.00  
    0:34:37 17616988.2      0.58    3281.4    1422.6 ex_comp_dbg[result][0][5]      0.00  
    0:34:38 17617908.9      0.58    3280.8    1422.6 ex_comp_dbg[result][0][4]      0.00  
    0:34:41 17618489.5      0.58    3279.5    1422.6 ex_comp_dbg[result][1][3]      0.00  
    0:34:42 17619177.9      0.58    3276.7    1422.6 ex_comp_dbg[result][0][2]      0.00  
    0:34:44 17620347.5      0.58    3271.5    1423.6 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:34:47 17622445.9      0.56    3243.0    1423.9 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:34:48 17623200.7      0.56    3234.1    1423.9 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:34:50 17624461.5      0.55    3219.0    1424.3 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:34:52 17624726.9      0.55    3210.7    1426.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:34:54 17625481.7      0.54    3199.4    1426.5 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:34:55 17625257.7      0.54    3146.4    1426.3 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:34:57 17626576.6      0.54    3121.9    1426.3 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:34:58 17626833.7      0.53    3125.7    1427.7 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:35:02 17629073.2      0.52    3077.3    1425.6 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:35:02 17629106.3      0.52    3075.3    1424.7 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:35:03 17628467.7      0.52    3073.2    1423.9 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:35:04 17629056.6      0.52    3041.5    1418.2 rs_mem/rs_array_reg[0][src2_ready]/DIN      0.00  
    0:35:05 17629637.2      0.52    3033.1    1396.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:35:07 17630557.9      0.51    3004.5    1423.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:35:08 17631163.4      0.51    2999.2    1431.5 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:35:09 17631918.2      0.51    2964.8    1431.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:35:11 17633004.7      0.51    2946.7    1427.9 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:35:12 17633452.6      0.50    2943.6    1433.7 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:35:13 17633850.7      0.50    2939.6    1433.8 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:35:13 17633444.3      0.50    2938.3    1431.8 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:35:15 17633958.6      0.50    2919.4    1431.5 rs_alu/rs_array_reg[2][src2_ready]/DIN      0.00  
    0:35:17 17635526.2      0.49    2905.0    1433.0 rs_alu/rs_array_reg[0][src2_ready]/DIN      0.00  
    0:35:19 17635916.1      0.49    2885.5    1433.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:35:21 17637948.2      0.48    2847.2    1437.3 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:35:24 17640287.2      0.48    2823.1    1438.8 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:35:26 17641431.8      0.48    2822.4    1438.8 ex_comp_dbg[result][2][1]      0.00  
    0:35:27 17641647.5      0.48    2820.6    1438.5 ex_comp_dbg[result][0][25]      0.00  
    0:35:28 17642825.3      0.48    2820.3    1438.5 ex_comp_dbg[result][2][28]      0.00  
    0:35:30 17644442.7      0.48    2819.5    1438.5 ex_comp_dbg[result][1][5]      0.00  
    0:35:31 17645421.4      0.48    2816.8    1438.0 ex_comp_dbg[result][0][3]      0.00  
    0:35:32 17646085.0      0.48    2815.9    1437.7 ex_comp_dbg[result][0][0]      0.00  
    0:35:33 17647088.6      0.48    2815.5    1438.0 ex_comp_dbg[result][1][6]      0.00  
    0:35:34 17646980.8      0.48    2811.4    1438.2 ex_comp_dbg[result][1][4]      0.00  
    0:35:36 17647752.2      0.48    2809.9    1438.6 ex_comp_dbg[result][1][13]      0.00  
    0:35:37 17647777.1      0.48    2807.5    1439.8 proc2mem_addr[26]              0.00  
    0:35:38 17647801.9      0.48    2803.7    1443.3 proc2mem_addr[26]              0.00  
    0:35:39 17648366.0      0.48    2801.3    1445.6 proc2mem_addr[26]              0.00  
    0:35:41 17648001.0      0.48    2798.9    1447.1 proc2mem_addr[26]              0.00  
    0:35:42 17648117.1      0.48    2795.8    1176.0 proc2mem_addr[26]              0.00  
    0:35:43 17647976.1      0.48    2794.3    1178.2 proc2mem_addr[26]              0.00  
    0:35:44 17648191.8      0.48    2793.6    1178.4 proc2mem_addr[26]              0.00  
    0:35:45 17647959.5      0.48    2792.4    1188.0 proc2mem_addr[26]              0.00  
    0:35:47 17648730.9      0.48    2777.9    1188.0 stage_execute_0/mult_gen[0].mult_inst/mstage[1]/product_sum_reg[63]/DIN      0.00  
    0:35:49 17649593.5      0.47    2748.8    1188.1 rs_mem/rs_array_reg[1][src1_ready]/DIN      0.00  
    0:35:53 17652256.0      0.45    2595.3    1188.6 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:35:55 17652637.6      0.44    2563.7    1275.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:35:59 17654835.6      0.44    2507.4    1275.2 rs_alu/rs_array_reg[0][src2_ready]/DIN      0.00  
    0:36:01 17657158.0      0.43    2463.3    1284.1 stage_execute_0/mult_gen[0].mult_inst/mstage[1]/product_sum_reg[63]/DIN      0.00  
    0:36:04 17658186.5      0.41    2393.8    1291.0 instr_buffer_0/ib_entries_reg[15][bp_pred_target][14]/CLRB      0.00  
    0:36:06 17658402.2      0.41    2370.2    1291.0 rs_alu/rs_array_reg[0][src2_ready]/DIN      0.00  
    0:36:08 17659978.1      0.40    2362.7    1291.6 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:36:09 17660567.0      0.40    2325.9    1295.8 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:36:10 17661877.6      0.40    2311.2    1295.8 instr_buffer_0/ib_entries_reg[36][bp_pred_target][16]/CLRB      0.00  
    0:36:12 17663412.0      0.39    2223.9    1295.8 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:36:13 17664224.9      0.39    2182.1    1295.7 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:36:14 17664266.3      0.39    2180.1    1295.7 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:36:16 17665402.7      0.39    2110.4    1295.7 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:36:17 17666033.1      0.38    2107.4    1295.7 rs_alu/rs_array_reg[3][src1_ready]/DIN      0.00  
    0:36:19 17667061.6      0.38    2091.8    1295.7 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:36:22 17670017.2      0.36    2041.8    1302.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:36:25 17673061.2      0.36    2012.6    1302.0 instr_buffer_0/ib_entries_reg[19][inst][1]/CLRB      0.00  
    0:36:26 17674197.6      0.36    1993.0    1372.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:36:29 17675533.0      0.35    1976.0    1370.5 rs_mem/rs_array_reg[1][src2_ready]/DIN      0.00  
    0:36:30 17676511.7      0.35    1967.2    1443.9 instr_buffer_0/ib_entries_reg[49][inst][4]/CLRB      0.00  
    0:36:32 17677225.0      0.35    1955.4    1465.0 rs_mem/rs_array_reg[1][src2_ready]/DIN      0.00  
    0:36:33 17677872.0      0.35    1947.3    1465.0 instr_buffer_0/ib_entries_reg[21][bp_pred_target][14]/CLRB      0.00  
    0:36:34 17679290.3      0.35    1909.7    1574.0 rs_alu/rs_array_reg[0][src2_ready]/DIN      0.00  
    0:36:36 17679074.7      0.34    1876.9    1721.4 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:36:38 17679705.1      0.34    1872.3    1721.4 stage_execute_0/mult_gen[0].mult_inst/mstage[1]/product_sum_reg[63]/DIN      0.00  
    0:36:40 17681198.0      0.34    1850.9    1721.4 instr_buffer_0/ib_entries_reg[16][inst][4]/CLRB      0.00  
    0:36:41 17680891.2      0.33    1841.8    1797.9 instr_buffer_0/ib_entries_reg[23][pc][4]/CLRB      0.00  
    0:36:43 17682185.1      0.33    1835.2    1823.5 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:36:45 17684150.9      0.33    1805.6    1832.8 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:36:46 17686290.8      0.32    1796.5    1827.8 stage_execute_0/mult_gen[0].mult_inst/mstage[0]/product_sum_reg[63]/DIN      0.00  
    0:36:48 17687700.9      0.32    1767.2    1899.8 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:36:51 17690338.5      0.32    1747.2    1899.8 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:36:53 17691673.9      0.31    1734.3    1899.8 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:36:54 17692345.7      0.31    1722.4    1969.8 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:36:55 17692702.4      0.31    1721.3    1969.8 rs_mem/rs_array_reg[2][src1_ready]/DIN      0.00  
    0:36:56 17693730.9      0.31    1714.5    1970.8 rs_mem/rs_array_reg[2][src1_ready]/DIN      0.00  
    0:36:58 17694858.9      0.31    1707.4    1970.8 rs_alu/rs_array_reg[4][src2_ready]/DIN      0.00  
    0:36:59 17696293.9      0.31    1696.5    1970.8 rs_mem/rs_array_reg[2][src1_ready]/DIN      0.00  
    0:37:01 17697156.5      0.31    1672.8    2009.8 instr_buffer_0/ib_entries_reg[12][pc][31]/CLRB      0.00  
    0:37:02 17698674.4      0.30    1661.3    2009.8 rs_mem/rs_array_reg[2][src1_ready]/DIN      0.00  
    0:37:03 17699835.6      0.30    1651.4    2009.8 rs_mem/rs_array_reg[0][src2_ready]/DIN      0.00  
    0:37:04 17700524.0      0.30    1641.3    2079.8 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:37:06 17700250.3      0.30    1639.6    2079.8 rs_mem/rs_array_reg[2][src1_ready]/DIN      0.00  
    0:37:08 17702041.9      0.29    1549.6    2084.1 stage_execute_0/mult_gen[0].mult_inst/mstage[0]/product_sum_reg[63]/DIN      0.00  
    0:37:12 17706661.9      0.28    1456.2    2081.4 instr_buffer_0/ib_entries_reg[30][inst][4]/CLRB      0.00  
    0:37:14 17708561.3      0.27    1403.3    2291.4 instr_buffer_0/ib_entries_reg[9][inst][9]/CLRB      0.00  
    0:37:15 17710386.1      0.27    1363.1    2291.4 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:37:16 17713363.8      0.27    1319.6    2291.4 instr_buffer_0/ib_entries_reg[14][bp_pred_target][12]/CLRB      0.00  
    0:37:17 17714666.0      0.26    1303.8    2291.4 instr_buffer_0/ib_entries_reg[15][pc][20]/CLRB      0.00  
    0:37:20 17719899.8      0.26    1257.6    2291.2 stage_execute_0/mult_gen[0].mult_inst/mstage[1]/product_sum_reg[63]/DIN      0.00  
    0:37:21 17720737.5      0.25    1253.7    2293.7 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:37:22 17722885.8      0.25    1223.7    2293.7 instr_buffer_0/ib_entries_reg[32][inst][4]/CLRB      0.00  
    0:37:24 17724370.5      0.25    1192.1    2293.7 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:37:25 17725747.3      0.25    1175.7    2293.7 instr_buffer_0/ib_entries_reg[10][inst][1]/CLRB      0.00  
    0:37:25 17726145.5      0.25    1169.5    2293.7 instr_buffer_0/ib_entries_reg[1][bp_pred_target][0]/CLRB      0.00  
    0:37:26 17726950.0      0.24    1162.4    2293.7 instr_buffer_0/ib_entries_reg[57][bp_pred_target][0]/CLRB      0.00  
    0:37:27 17728418.1      0.24    1150.4    2293.3 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:37:29 17729446.6      0.24    1121.3    2437.3 instr_buffer_0/ib_entries_reg[53][pc][25]/CLRB      0.00  
    0:37:32 17733419.7      0.23    1072.2    2437.8 instr_buffer_0/ib_entries_reg[31][pc][4]/CLRB      0.00  
    0:37:34 17738363.1      0.23    1031.8    2437.8 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:37:36 17738902.3      0.22     998.7    2514.8 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:37:37 17739905.9      0.22     992.0    2514.8 stage_execute_0/mult_gen[0].mult_inst/mstage[1]/product_sum_reg[63]/DIN      0.00  
    0:37:39 17741846.8      0.22     973.3    2514.8 instr_buffer_0/ib_entries_reg[15][pc][22]/CLRB      0.00  
    0:37:41 17742485.5      0.21     936.0    2625.8 instr_buffer_0/ib_entries_reg[2][inst][4]/CLRB      0.00  
    0:37:43 17744924.0      0.21     903.9    2625.8 instr_buffer_0/ib_entries_reg[25][pc][21]/CLRB      0.00  
    0:37:44 17746292.6      0.20     884.9    2766.2 instr_buffer_0/ib_entries_reg[21][pc][5]/CLRB      0.00  
    0:37:46 17747180.1      0.20     865.6    2906.2 instr_buffer_0/ib_entries_reg[53][bp_pred_target][0]/CLRB      0.00  
    0:37:47 17749162.5      0.20     834.1    2976.2 instr_buffer_0/ib_entries_reg[29][pc][12]/CLRB      0.00  
    0:37:49 17753906.9      0.19     780.5    3015.2 rs_alu/rs_array_reg[2][src1_ready]/DIN      0.00  
    0:37:50 17754960.2      0.19     746.5    3085.2 instr_buffer_0/ib_entries_reg[58][inst][1]/CLRB      0.00  
    0:37:51 17754122.5      0.19     736.3    3225.2 instr_buffer_0/ib_entries_reg[1][inst][3]/CLRB      0.00  
    0:37:52 17754736.3      0.18     727.9    3295.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:37:54 17756162.9      0.18     711.3    3295.2 instr_buffer_0/ib_entries_reg[55][inst][4]/CLRB      0.00  
    0:37:55 17756668.9      0.18     686.9    3367.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:37:56 17757282.7      0.18     663.6    3438.2 instr_buffer_0/ib_entries_reg[35][inst][4]/CLRB      0.00  
    0:37:57 17757796.9      0.18     661.7    3440.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:37:59 17758460.5      0.18     656.8    3440.2 rs_mult/rs_array_reg[1][src1_ready]/DIN      0.00  
    0:38:00 17758535.1      0.17     653.7    3440.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:02 17759804.2      0.17     643.6    3440.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:04 17760343.3      0.17     636.2    3440.2 rs_mem/rs_array_reg[2][src1_ready]/DIN      0.00  
    0:38:05 17760683.4      0.17     631.5    3440.2 rs_mem/rs_array_reg[3][src1_ready]/DIN      0.00  
    0:38:06 17759646.6      0.17     627.1    3510.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[19][mem_tag][2]/CLRB      0.00  
    0:38:07 17760857.6      0.17     616.1    3510.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[19][mem_tag][2]/CLRB      0.00  
    0:38:09 17760865.9      0.17     615.7    3510.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:10 17760982.0      0.16     610.4    3580.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:11 17760691.7      0.16     585.9    3689.0 instr_buffer_0/ib_entries_reg[20][inst][2]/CLRB      0.00  
    0:38:12 17762441.8      0.16     581.9    3689.0 rs_mem/rs_array_reg[0][src2_ready]/DIN      0.00  
    0:38:14 17762972.6      0.16     582.7    3690.1 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[20][mem_tag][3]/CLRB      0.00  
    0:38:16 17763329.3      0.16     575.0    3690.1 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[20][mem_tag][3]/CLRB      0.00  
    0:38:17 17763760.6      0.16     559.5    3689.9 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:18 17764092.4      0.15     547.3    3759.9 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:19 17764216.8      0.15     544.0    3759.9 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:21 17763719.1      0.15     538.6    3798.9 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:22 17764117.3      0.15     533.2    3799.9 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[20][mem_tag][3]/CLRB      0.00  
    0:38:23 17764341.2      0.15     520.0    3869.9 instr_buffer_0/ib_entries_reg[47][pc][31]/CLRB      0.00  
    0:38:24 17764664.7      0.15     518.2    3869.9 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:25 17764938.4      0.15     515.4    3880.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:26 17763752.3      0.15     501.5    4020.2 rs_alu/rs_array_reg[4][src2_ready]/DIN      0.00  
    0:38:27 17763968.0      0.15     499.9    4020.2 instr_buffer_0/ib_entries_reg[22][inst][4]/CLRB      0.00  
    0:38:29 17764631.5      0.14     497.0    4020.2 instr_buffer_0/ib_entries_reg[23][pc][10]/CLRB      0.00  
    0:38:30 17765046.2      0.14     493.0    4020.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:31 17765203.8      0.14     491.8    4020.0 instr_buffer_0/ib_entries_reg[23][pc][15]/CLRB      0.00  
    0:38:32 17765933.7      0.14     485.7    3956.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:33 17765950.3      0.14     483.2    3956.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:34 17766190.9      0.14     482.3    3956.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:35 17766638.8      0.14     477.1    3956.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:37 17767401.9      0.14     472.9    3956.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:38 17767733.6      0.14     468.6    3998.2 stage_execute_0/mult_gen[0].mult_inst/mstage[1]/product_sum_reg[63]/DIN      0.00  
    0:38:39 17767766.8      0.14     418.5    3998.7 instr_buffer_0/ib_entries_reg[20][inst][8]/CLRB      0.00  
    0:38:39 17767982.5      0.13     415.3    3998.7 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:43 17769069.0      0.12     331.2    4001.1 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:45 17769939.9      0.11     287.8    3928.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:45 17770338.1      0.11     286.8    3924.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:46 17770744.5      0.11     285.1    3924.5 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:48 17771374.9      0.10     269.2    3924.5 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:48 17771748.1      0.10     267.9    3924.5 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:50 17772187.7      0.10     223.4    3924.3 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:51 17772337.0      0.09     222.0    3922.7 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:52 17773050.3      0.09     220.9    3922.7 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:52 17773083.5      0.09     220.4    3925.9 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:54 17772909.3      0.09     170.3    3925.3 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:55 17773241.1      0.08     168.5    3925.5 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:55 17773257.7      0.08     167.2    3925.5 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:57 17772660.5      0.07     132.5    3925.5 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:38:59 17773058.6      0.07     122.9    3925.5 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:39:01 17774186.7      0.06      67.9    3933.3 rs_mem/rs_array_reg[1][src1_ready]/DIN      0.00  
    0:39:02 17774634.6      0.06      66.7    3933.3 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:39:04 17774676.1      0.05      64.2    3934.3 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:39:06 17775281.5      0.05      62.5    3934.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:39:07 17775547.0      0.05      62.2    3934.2 rs_mem/rs_array_reg[1][src1_ready]/DIN      0.00  
    0:39:08 17776036.3      0.05      44.4    3934.2 rs_alu/rs_array_reg[4][src2_ready]/DIN      0.00  
    0:39:09 17776699.9      0.05      44.1    3934.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:39:10 17776998.5      0.05      43.4    3934.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:39:12 17776592.1      0.04      41.0    3934.2 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:39:13 17776451.1      0.04      34.4    3934.2 rs_mem/rs_array_reg[1][src1_ready]/DIN      0.00  
    0:39:14 17776716.5      0.04      33.5    3934.2 stage_execute_0/mult_gen[0].mult_inst/mstage[1]/product_sum_reg[63]/DIN      0.00  
    0:39:16 17776749.7      0.03      22.9    3933.6 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:39:18 17776840.9      0.03      15.2    3932.5 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:39:21 17777761.6      0.02       9.9    3932.7 rs_mem/rs_array_reg[1][src1_ready]/DIN      0.00  
    0:39:22 17778300.7      0.02       3.7    3932.7 rs_mult/rs_array_reg[1][src1_ready]/DIN      0.00  
    0:39:24 17778972.6      0.01       1.2    3932.7 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[11][mem_tag][2]/CLRB      0.00  
    0:39:26 17780191.8      0.00       0.0    3934.3                                0.00  
    0:39:36 17732515.6      0.00       0.0    3934.3                                0.00  


  Beginning Design Rule Fixing  (min_path)  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:39:43 17732515.6      0.00       0.0    3934.3                              -24.68  
    0:39:48 17733444.6      0.00       0.0    3724.7 net2096830                   -24.68  
    0:39:53 17733734.9      0.00       0.0    3487.6 rob_head_entries_dbg[1][arch_rd][4]    -24.68  
    0:39:54 17736961.4      0.00       0.0    2983.7 net2282945                   -24.68  
    0:39:54 17742311.3      0.00       0.0    2279.7 net2281651                   -24.68  
    0:39:56 17749444.5      0.00       0.0    1473.7 net2013640                   -24.68  
    0:39:57 17750016.8      0.00       0.0    1259.7 net2279711                   -24.68  
    0:39:58 17751526.4      0.00       0.0     984.7 net2282123                   -24.68  
    0:39:59 17751924.5      0.00       0.0     717.2 fetch_packet_dbg[3][inst][18]    -24.68  
    0:40:00 17752140.2      0.00       0.0     661.8 rs_alu_entries_dbg[1][src2_ready]    -24.68  
    0:40:04 17751924.5      0.00       0.0     539.6 net2286456                   -24.68  
    0:40:05 17752671.0      0.00       0.0     358.6 net2281900                   -24.68  
    0:40:06 17752364.1      0.00       0.0     320.6 net2286345                   -24.68  
    0:40:07 17752430.5      0.00       0.0     308.6 alt47687/net2103458          -24.68  
    0:40:10 17753301.4      0.03       9.0     257.2 net2286469                   -24.68  
    0:40:15 17753442.4      0.01       1.7     233.7 regfile_entries_dbg[1][2]    -24.68  
    0:40:16 17753011.1      0.01       0.5     230.1 regfile_entries_dbg[1][27]    -24.68  
    0:40:16 17752613.0      0.01       1.5     227.1 regfile_entries_dbg[1][19]    -24.68  
    0:40:17 17752297.8      0.01       1.5     223.9 regfile_entries_dbg[1][1]    -24.68  
    0:40:17 17752098.7      0.01       1.5     222.9 regfile_entries_dbg[1][15]    -24.68  
    0:40:17 17753027.7      0.02       2.5     136.5 net2286369                   -24.68  
    0:40:18 17752488.5      0.02       2.4     105.5 net2286362                   -24.68  
    0:40:18 17753259.9      0.02       2.4      64.5 net2085620                   -24.68  
    0:40:18 17753948.4      0.02       2.4      28.5 net2286463                   -24.68  
    0:40:18 17753658.0      0.02       2.4       7.5 net2045521                   -24.68  
    0:40:21 17753882.0      0.00       0.0       6.5 rs_alu/rs_array_reg[0][src2_ready]/DIN    -24.68  
    0:40:22 17753774.2      0.00       0.0       6.1 regfile_entries_dbg[42][3]    -24.68  
    0:40:22 17753749.3      0.00       0.0       5.0 net2280599                   -24.68  
    0:40:22 17753807.3      0.00       0.0       0.0                              -24.68  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:40:22 17753807.3      0.00       0.0       0.0                              -24.68  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:40:23 17753807.3      0.00       0.0       0.0                              -24.68  
    0:40:25 17753807.3      0.00       0.0       0.0                              -24.68  
    0:40:47 17484853.1      0.30    1090.8       0.0                              -24.38  
    0:41:06 17351321.5      0.45    2119.5       0.0                              -24.38  
    0:41:24 17264678.2      0.36     559.7       0.2                              -24.38  
    0:41:41 17204701.4      0.23     570.7       0.2                              -24.38  
    0:41:57 17164282.8      0.26     655.7       0.2                              -24.38  
    0:42:13 17131188.1      0.26     655.7       0.2                              -24.38  
    0:42:25 17110327.7      0.26     623.5       0.2                              -24.38  
    0:42:35 17095306.5      0.26     592.0       0.2                              -24.38  
    0:42:43 17088065.5      0.26     586.6       0.2                              -24.38  
    0:42:50 17081529.5      0.26     588.5       0.2                              -24.38  
    0:42:55 17075789.8      0.26     591.6       0.2                              -24.38  
    0:43:02 17070589.2      0.26     454.4       0.2                              -24.38  
    0:43:07 17065396.9      0.26     384.8       0.2                              -24.38  
    0:43:12 17062352.9      0.26     385.3       0.2                              -24.38  
    0:43:17 17059491.3      0.26     385.7       0.2                              -24.38  
    0:43:21 17056546.8      0.26     385.7       0.2                              -24.38  
    0:43:26 17054050.2      0.26     385.7       0.2                              -24.38  
    0:43:31 17051420.8      0.26     385.7       0.2                              -24.38  
    0:43:35 17048915.9      0.26     385.7       0.2                              -24.38  
    0:43:40 17046477.4      0.26     385.7       0.2                              -24.38  
    0:43:44 17044055.4      0.26     385.7       0.2                              -24.38  
    0:43:50 17041251.9      0.26     385.8       0.2                              -24.38  
    0:43:54 17038846.5      0.26     385.8       0.2                              -24.38  
    0:43:59 17036424.6      0.26     385.8       0.2                              -24.38  
    0:44:04 17034384.1      0.26     385.9       0.2                              -24.38  
    0:44:09 17032882.9      0.26     385.9       0.2                              -24.38  
    0:44:14 17031688.5      0.26     385.9       0.2                              -24.38  
    0:44:18 17030784.4      0.26     385.9       0.2                              -24.38  
    0:44:22 17030253.5      0.26     386.0       0.2                              -24.38  
    0:44:26 17029988.1      0.26     386.1       0.2                              -24.38  
    0:44:29 17029847.1      0.26     386.2       0.2                              -24.38  
    0:44:33 17029706.1      0.26     386.2       0.2                              -24.38  
    0:44:36 17029606.6      0.26     386.2       0.2                              -24.38  
    0:44:39 17029540.2      0.26     386.3       0.2                              -24.38  
    0:44:39 17029540.2      0.26     386.3       0.2                              -24.38  
    0:44:44 17029200.1      0.17     334.1       0.0 ex_comp_dbg[result][0][2]    -24.38  
    0:44:48 17030709.7      0.17     328.8       0.0 ex_comp_dbg[result][2][31]    -24.38  
    0:44:50 17032119.8      0.17      67.9       0.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[19][i_tag][0]/CLRB    -24.38  
    0:44:54 17032808.2      0.11      38.0       0.0 icache_subsystem_inst/i_prefetcher_inst/prefetch_count_reg[2]/CLRB    -24.38  
    0:44:56 17032899.4      0.09      32.2       0.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[21][i_tag][0]/CLRB    -24.38  
    0:44:58 17033480.1      0.08      28.4       0.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[21][i_tag][0]/CLRB    -24.38  
    0:45:00 17034210.0      0.08      24.5       0.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[21][i_tag][0]/CLRB    -24.38  
    0:45:03 17034566.6      0.05      18.2       0.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[2][i_tag][0]/CLRB    -24.38  
    0:45:07 17033587.9      0.05      12.2       0.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[2][i_tag][0]/CLRB    -24.38  
    0:45:08 17034798.9      0.04      11.2       0.0 ex_comp_dbg[result][2][31]    -24.38  
    0:45:10 17035221.9      0.04       9.0       0.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[2][i_tag][0]/CLRB    -24.38  
    0:45:12 17036067.9      0.03       4.0       0.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[2][i_tag][0]/CLRB    -24.38  
    0:45:14 17037320.4      0.01       0.2       0.0                              -24.38  
    0:45:19 17037917.6      0.00       0.0       0.0                              -24.38  
    0:45:28 16886461.7      1.26    7434.2       0.2                              -23.36  
    0:45:32 16873796.1      1.20    7227.8       0.2                              -23.36  
    0:45:33 16872560.3      1.20    7255.3       0.2                              -23.36  
    0:45:34 16872543.7      1.20    7255.9       0.2                              -23.36  
    0:45:35 16872543.7      1.20    7255.9       0.2                              -23.36  
    0:45:35 16872543.7      1.20    7255.9       0.2                              -23.36  
    0:45:35 16872543.7      1.20    7255.9       0.2                              -23.36  
    0:45:35 16872543.7      1.20    7255.9       0.2                              -23.36  
    0:45:43 16881294.3      0.92    5599.7       0.0 icache_subsystem_inst/i_mshr_inst/mshr_entries_reg[14][i_tag][0]/CLRB    -23.36  
    0:45:48 16883940.2      0.79    4593.3       0.0 instr_buffer_0/ib_entries_reg[17][inst][4]/CLRB    -23.36  
    0:45:51 16886976.0      0.75    4353.8       0.0 ex_comp_dbg[result][1][19]    -23.36  
    0:45:55 16891720.4      0.75    4291.5       0.0 proc2mem_addr[24]            -23.36  
