{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 02:14:10 2016 " "Info: Processing started: Wed Apr 13 02:14:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ReflexCircuit -c ReflexCircuit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ReflexCircuit -c ReflexCircuit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50 " "Info: Assuming node \"clock_50\" is an undefined clock" {  } { { "../ReflexCircuit/ReflexCircuit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ReflexCircuit.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50 register SincCounter_nbit:count\|T_flip_flop:\\gen_add:13:gen03:T0\|Q register SincCounter_nbit:count\|T_flip_flop:\\gen_add:15:gen03:T0\|Q 386.55 MHz 2.587 ns Internal " "Info: Clock \"clock_50\" has Internal fmax of 386.55 MHz between source register \"SincCounter_nbit:count\|T_flip_flop:\\gen_add:13:gen03:T0\|Q\" and destination register \"SincCounter_nbit:count\|T_flip_flop:\\gen_add:15:gen03:T0\|Q\" (period= 2.587 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.373 ns + Longest register register " "Info: + Longest register to register delay is 2.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SincCounter_nbit:count\|T_flip_flop:\\gen_add:13:gen03:T0\|Q 1 REG LCFF_X42_Y32_N11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y32_N11; Fanout = 10; REG Node = 'SincCounter_nbit:count\|T_flip_flop:\\gen_add:13:gen03:T0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SincCounter_nbit:count|T_flip_flop:\gen_add:13:gen03:T0|Q } "NODE_NAME" } } { "../ReflexCircuit/T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.420 ns) 1.192 ns SincCounter_nbit:count\|T_flip_flop:\\gen_add:15:gen03:T0\|Q~0 2 COMB LCCOMB_X38_Y32_N20 1 " "Info: 2: + IC(0.772 ns) + CELL(0.420 ns) = 1.192 ns; Loc. = LCCOMB_X38_Y32_N20; Fanout = 1; COMB Node = 'SincCounter_nbit:count\|T_flip_flop:\\gen_add:15:gen03:T0\|Q~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { SincCounter_nbit:count|T_flip_flop:\gen_add:13:gen03:T0|Q SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q~0 } "NODE_NAME" } } { "../ReflexCircuit/T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.419 ns) 2.289 ns SincCounter_nbit:count\|T_flip_flop:\\gen_add:15:gen03:T0\|Q~1 3 COMB LCCOMB_X42_Y32_N6 1 " "Info: 3: + IC(0.678 ns) + CELL(0.419 ns) = 2.289 ns; Loc. = LCCOMB_X42_Y32_N6; Fanout = 1; COMB Node = 'SincCounter_nbit:count\|T_flip_flop:\\gen_add:15:gen03:T0\|Q~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q~0 SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q~1 } "NODE_NAME" } } { "../ReflexCircuit/T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.373 ns SincCounter_nbit:count\|T_flip_flop:\\gen_add:15:gen03:T0\|Q 4 REG LCFF_X42_Y32_N7 8 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.373 ns; Loc. = LCFF_X42_Y32_N7; Fanout = 8; REG Node = 'SincCounter_nbit:count\|T_flip_flop:\\gen_add:15:gen03:T0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q~1 SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q } "NODE_NAME" } } { "../ReflexCircuit/T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.923 ns ( 38.90 % ) " "Info: Total cell delay = 0.923 ns ( 38.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.450 ns ( 61.10 % ) " "Info: Total interconnect delay = 1.450 ns ( 61.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.373 ns" { SincCounter_nbit:count|T_flip_flop:\gen_add:13:gen03:T0|Q SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q~0 SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q~1 SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.373 ns" { SincCounter_nbit:count|T_flip_flop:\gen_add:13:gen03:T0|Q {} SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q~0 {} SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q~1 {} SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q {} } { 0.000ns 0.772ns 0.678ns 0.000ns } { 0.000ns 0.420ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 2.677 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "../ReflexCircuit/ReflexCircuit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ReflexCircuit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50~clkctrl 2 COMB CLKCTRL_G3 18 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'clock_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50 clock_50~clkctrl } "NODE_NAME" } } { "../ReflexCircuit/ReflexCircuit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ReflexCircuit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns SincCounter_nbit:count\|T_flip_flop:\\gen_add:15:gen03:T0\|Q 3 REG LCFF_X42_Y32_N7 8 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X42_Y32_N7; Fanout = 8; REG Node = 'SincCounter_nbit:count\|T_flip_flop:\\gen_add:15:gen03:T0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clock_50~clkctrl SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q } "NODE_NAME" } } { "../ReflexCircuit/T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock_50 clock_50~clkctrl SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock_50 {} clock_50~combout {} clock_50~clkctrl {} SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 source 2.677 ns - Longest register " "Info: - Longest clock path from clock \"clock_50\" to source register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "../ReflexCircuit/ReflexCircuit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ReflexCircuit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50~clkctrl 2 COMB CLKCTRL_G3 18 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'clock_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50 clock_50~clkctrl } "NODE_NAME" } } { "../ReflexCircuit/ReflexCircuit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ReflexCircuit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns SincCounter_nbit:count\|T_flip_flop:\\gen_add:13:gen03:T0\|Q 3 REG LCFF_X42_Y32_N11 10 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X42_Y32_N11; Fanout = 10; REG Node = 'SincCounter_nbit:count\|T_flip_flop:\\gen_add:13:gen03:T0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clock_50~clkctrl SincCounter_nbit:count|T_flip_flop:\gen_add:13:gen03:T0|Q } "NODE_NAME" } } { "../ReflexCircuit/T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock_50 clock_50~clkctrl SincCounter_nbit:count|T_flip_flop:\gen_add:13:gen03:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock_50 {} clock_50~combout {} clock_50~clkctrl {} SincCounter_nbit:count|T_flip_flop:\gen_add:13:gen03:T0|Q {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock_50 clock_50~clkctrl SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock_50 {} clock_50~combout {} clock_50~clkctrl {} SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock_50 clock_50~clkctrl SincCounter_nbit:count|T_flip_flop:\gen_add:13:gen03:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock_50 {} clock_50~combout {} clock_50~clkctrl {} SincCounter_nbit:count|T_flip_flop:\gen_add:13:gen03:T0|Q {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../ReflexCircuit/T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../ReflexCircuit/T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.373 ns" { SincCounter_nbit:count|T_flip_flop:\gen_add:13:gen03:T0|Q SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q~0 SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q~1 SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.373 ns" { SincCounter_nbit:count|T_flip_flop:\gen_add:13:gen03:T0|Q {} SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q~0 {} SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q~1 {} SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q {} } { 0.000ns 0.772ns 0.678ns 0.000ns } { 0.000ns 0.420ns 0.419ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock_50 clock_50~clkctrl SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock_50 {} clock_50~combout {} clock_50~clkctrl {} SincCounter_nbit:count|T_flip_flop:\gen_add:15:gen03:T0|Q {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock_50 clock_50~clkctrl SincCounter_nbit:count|T_flip_flop:\gen_add:13:gen03:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock_50 {} clock_50~combout {} clock_50~clkctrl {} SincCounter_nbit:count|T_flip_flop:\gen_add:13:gen03:T0|Q {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Control:cu\|state.RESET key\[0\] clock_50 3.478 ns register " "Info: tsu for register \"Control:cu\|state.RESET\" (data pin = \"key\[0\]\", clock pin = \"clock_50\") is 3.478 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.191 ns + Longest pin register " "Info: + Longest pin to register delay is 6.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns key\[0\] 1 PIN PIN_H16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_H16; Fanout = 2; PIN Node = 'key\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "../ReflexCircuit/ReflexCircuit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ReflexCircuit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.839 ns) + CELL(0.438 ns) 6.107 ns Control:cu\|state.RESET~0 2 COMB LCCOMB_X43_Y32_N24 1 " "Info: 2: + IC(4.839 ns) + CELL(0.438 ns) = 6.107 ns; Loc. = LCCOMB_X43_Y32_N24; Fanout = 1; COMB Node = 'Control:cu\|state.RESET~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.277 ns" { key[0] Control:cu|state.RESET~0 } "NODE_NAME" } } { "../ReflexCircuit/Control.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.191 ns Control:cu\|state.RESET 3 REG LCFF_X43_Y32_N25 34 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.191 ns; Loc. = LCFF_X43_Y32_N25; Fanout = 34; REG Node = 'Control:cu\|state.RESET'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:cu|state.RESET~0 Control:cu|state.RESET } "NODE_NAME" } } { "../ReflexCircuit/Control.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.352 ns ( 21.84 % ) " "Info: Total cell delay = 1.352 ns ( 21.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.839 ns ( 78.16 % ) " "Info: Total interconnect delay = 4.839 ns ( 78.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.191 ns" { key[0] Control:cu|state.RESET~0 Control:cu|state.RESET } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.191 ns" { key[0] {} key[0]~combout {} Control:cu|state.RESET~0 {} Control:cu|state.RESET {} } { 0.000ns 0.000ns 4.839ns 0.000ns } { 0.000ns 0.830ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../ReflexCircuit/Control.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 2.677 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "../ReflexCircuit/ReflexCircuit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ReflexCircuit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50~clkctrl 2 COMB CLKCTRL_G3 18 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'clock_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50 clock_50~clkctrl } "NODE_NAME" } } { "../ReflexCircuit/ReflexCircuit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ReflexCircuit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns Control:cu\|state.RESET 3 REG LCFF_X43_Y32_N25 34 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X43_Y32_N25; Fanout = 34; REG Node = 'Control:cu\|state.RESET'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clock_50~clkctrl Control:cu|state.RESET } "NODE_NAME" } } { "../ReflexCircuit/Control.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock_50 clock_50~clkctrl Control:cu|state.RESET } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock_50 {} clock_50~combout {} clock_50~clkctrl {} Control:cu|state.RESET {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.191 ns" { key[0] Control:cu|state.RESET~0 Control:cu|state.RESET } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.191 ns" { key[0] {} key[0]~combout {} Control:cu|state.RESET~0 {} Control:cu|state.RESET {} } { 0.000ns 0.000ns 4.839ns 0.000ns } { 0.000ns 0.830ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock_50 clock_50~clkctrl Control:cu|state.RESET } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock_50 {} clock_50~combout {} clock_50~clkctrl {} Control:cu|state.RESET {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50 hex1\[2\] SincCounter_nbit:count\|T_flip_flop:\\gen_add:7:gen03:T0\|Q 8.872 ns register " "Info: tco from clock \"clock_50\" to destination pin \"hex1\[2\]\" through register \"SincCounter_nbit:count\|T_flip_flop:\\gen_add:7:gen03:T0\|Q\" is 8.872 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 source 2.677 ns + Longest register " "Info: + Longest clock path from clock \"clock_50\" to source register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "../ReflexCircuit/ReflexCircuit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ReflexCircuit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50~clkctrl 2 COMB CLKCTRL_G3 18 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'clock_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50 clock_50~clkctrl } "NODE_NAME" } } { "../ReflexCircuit/ReflexCircuit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ReflexCircuit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns SincCounter_nbit:count\|T_flip_flop:\\gen_add:7:gen03:T0\|Q 3 REG LCFF_X42_Y32_N5 10 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X42_Y32_N5; Fanout = 10; REG Node = 'SincCounter_nbit:count\|T_flip_flop:\\gen_add:7:gen03:T0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clock_50~clkctrl SincCounter_nbit:count|T_flip_flop:\gen_add:7:gen03:T0|Q } "NODE_NAME" } } { "../ReflexCircuit/T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock_50 clock_50~clkctrl SincCounter_nbit:count|T_flip_flop:\gen_add:7:gen03:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock_50 {} clock_50~combout {} clock_50~clkctrl {} SincCounter_nbit:count|T_flip_flop:\gen_add:7:gen03:T0|Q {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../ReflexCircuit/T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.945 ns + Longest register pin " "Info: + Longest register to pin delay is 5.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SincCounter_nbit:count\|T_flip_flop:\\gen_add:7:gen03:T0\|Q 1 REG LCFF_X42_Y32_N5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y32_N5; Fanout = 10; REG Node = 'SincCounter_nbit:count\|T_flip_flop:\\gen_add:7:gen03:T0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SincCounter_nbit:count|T_flip_flop:\gen_add:7:gen03:T0|Q } "NODE_NAME" } } { "../ReflexCircuit/T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.437 ns) 1.288 ns ScreenDriverBCD:screen\|decoder_7seg:\\gen01:2:dec01\|Mux2~0 2 COMB LCCOMB_X45_Y32_N28 1 " "Info: 2: + IC(0.851 ns) + CELL(0.437 ns) = 1.288 ns; Loc. = LCCOMB_X45_Y32_N28; Fanout = 1; COMB Node = 'ScreenDriverBCD:screen\|decoder_7seg:\\gen01:2:dec01\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { SincCounter_nbit:count|T_flip_flop:\gen_add:7:gen03:T0|Q ScreenDriverBCD:screen|decoder_7seg:\gen01:2:dec01|Mux2~0 } "NODE_NAME" } } { "../ReflexCircuit/decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/decoder_7seg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.149 ns) 1.710 ns ScreenDriverBCD:screen\|decoder_7seg:\\gen01:2:dec01\|Mux2~1 3 COMB LCCOMB_X45_Y32_N30 1 " "Info: 3: + IC(0.273 ns) + CELL(0.149 ns) = 1.710 ns; Loc. = LCCOMB_X45_Y32_N30; Fanout = 1; COMB Node = 'ScreenDriverBCD:screen\|decoder_7seg:\\gen01:2:dec01\|Mux2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { ScreenDriverBCD:screen|decoder_7seg:\gen01:2:dec01|Mux2~0 ScreenDriverBCD:screen|decoder_7seg:\gen01:2:dec01|Mux2~1 } "NODE_NAME" } } { "../ReflexCircuit/decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/decoder_7seg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(2.672 ns) 5.945 ns hex1\[2\] 4 PIN PIN_B24 0 " "Info: 4: + IC(1.563 ns) + CELL(2.672 ns) = 5.945 ns; Loc. = PIN_B24; Fanout = 0; PIN Node = 'hex1\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.235 ns" { ScreenDriverBCD:screen|decoder_7seg:\gen01:2:dec01|Mux2~1 hex1[2] } "NODE_NAME" } } { "../ReflexCircuit/ReflexCircuit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ReflexCircuit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.258 ns ( 54.80 % ) " "Info: Total cell delay = 3.258 ns ( 54.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.687 ns ( 45.20 % ) " "Info: Total interconnect delay = 2.687 ns ( 45.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.945 ns" { SincCounter_nbit:count|T_flip_flop:\gen_add:7:gen03:T0|Q ScreenDriverBCD:screen|decoder_7seg:\gen01:2:dec01|Mux2~0 ScreenDriverBCD:screen|decoder_7seg:\gen01:2:dec01|Mux2~1 hex1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.945 ns" { SincCounter_nbit:count|T_flip_flop:\gen_add:7:gen03:T0|Q {} ScreenDriverBCD:screen|decoder_7seg:\gen01:2:dec01|Mux2~0 {} ScreenDriverBCD:screen|decoder_7seg:\gen01:2:dec01|Mux2~1 {} hex1[2] {} } { 0.000ns 0.851ns 0.273ns 1.563ns } { 0.000ns 0.437ns 0.149ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock_50 clock_50~clkctrl SincCounter_nbit:count|T_flip_flop:\gen_add:7:gen03:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock_50 {} clock_50~combout {} clock_50~clkctrl {} SincCounter_nbit:count|T_flip_flop:\gen_add:7:gen03:T0|Q {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.945 ns" { SincCounter_nbit:count|T_flip_flop:\gen_add:7:gen03:T0|Q ScreenDriverBCD:screen|decoder_7seg:\gen01:2:dec01|Mux2~0 ScreenDriverBCD:screen|decoder_7seg:\gen01:2:dec01|Mux2~1 hex1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.945 ns" { SincCounter_nbit:count|T_flip_flop:\gen_add:7:gen03:T0|Q {} ScreenDriverBCD:screen|decoder_7seg:\gen01:2:dec01|Mux2~0 {} ScreenDriverBCD:screen|decoder_7seg:\gen01:2:dec01|Mux2~1 {} hex1[2] {} } { 0.000ns 0.851ns 0.273ns 1.563ns } { 0.000ns 0.437ns 0.149ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Control:cu\|state.START01 key\[0\] clock_50 -3.209 ns register " "Info: th for register \"Control:cu\|state.START01\" (data pin = \"key\[0\]\", clock pin = \"clock_50\") is -3.209 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 2.677 ns + Longest register " "Info: + Longest clock path from clock \"clock_50\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "../ReflexCircuit/ReflexCircuit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ReflexCircuit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50~clkctrl 2 COMB CLKCTRL_G3 18 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'clock_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50 clock_50~clkctrl } "NODE_NAME" } } { "../ReflexCircuit/ReflexCircuit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ReflexCircuit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns Control:cu\|state.START01 3 REG LCFF_X43_Y32_N11 17 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X43_Y32_N11; Fanout = 17; REG Node = 'Control:cu\|state.START01'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clock_50~clkctrl Control:cu|state.START01 } "NODE_NAME" } } { "../ReflexCircuit/Control.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock_50 clock_50~clkctrl Control:cu|state.START01 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock_50 {} clock_50~combout {} clock_50~clkctrl {} Control:cu|state.START01 {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../ReflexCircuit/Control.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.152 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns key\[0\] 1 PIN PIN_H16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_H16; Fanout = 2; PIN Node = 'key\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "../ReflexCircuit/ReflexCircuit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ReflexCircuit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.840 ns) + CELL(0.398 ns) 6.068 ns Control:cu\|Selector0~0 2 COMB LCCOMB_X43_Y32_N10 1 " "Info: 2: + IC(4.840 ns) + CELL(0.398 ns) = 6.068 ns; Loc. = LCCOMB_X43_Y32_N10; Fanout = 1; COMB Node = 'Control:cu\|Selector0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { key[0] Control:cu|Selector0~0 } "NODE_NAME" } } { "../ReflexCircuit/Control.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/Control.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.152 ns Control:cu\|state.START01 3 REG LCFF_X43_Y32_N11 17 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.152 ns; Loc. = LCFF_X43_Y32_N11; Fanout = 17; REG Node = 'Control:cu\|state.START01'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:cu|Selector0~0 Control:cu|state.START01 } "NODE_NAME" } } { "../ReflexCircuit/Control.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 21.33 % ) " "Info: Total cell delay = 1.312 ns ( 21.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.840 ns ( 78.67 % ) " "Info: Total interconnect delay = 4.840 ns ( 78.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.152 ns" { key[0] Control:cu|Selector0~0 Control:cu|state.START01 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.152 ns" { key[0] {} key[0]~combout {} Control:cu|Selector0~0 {} Control:cu|state.START01 {} } { 0.000ns 0.000ns 4.840ns 0.000ns } { 0.000ns 0.830ns 0.398ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clock_50 clock_50~clkctrl Control:cu|state.START01 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clock_50 {} clock_50~combout {} clock_50~clkctrl {} Control:cu|state.START01 {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.152 ns" { key[0] Control:cu|Selector0~0 Control:cu|state.START01 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.152 ns" { key[0] {} key[0]~combout {} Control:cu|Selector0~0 {} Control:cu|state.START01 {} } { 0.000ns 0.000ns 4.840ns 0.000ns } { 0.000ns 0.830ns 0.398ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 02:14:10 2016 " "Info: Processing ended: Wed Apr 13 02:14:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
