<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Static Arrays in SystemVerilog - VLSI Labs</title>
  <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;500;700&display=swap">

  <!-- ✅ Prism.js for Verilog/SystemVerilog highlighting -->
  <link href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-tomorrow.min.css" rel="stylesheet" />
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/prism.min.js"></script>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-verilog.min.js"></script>

  <style>
    :root {
      --bg: #ffffff;
      --text: #1a1a1a;
      --card: #f1f1f1;
      --accent: #0077ff;
      --link: #0077ff;
    }

    body.dark {
      --bg: #121212;
      --text: #f0f0f0;
      --card: #1e1e1e;
      --accent: #66aaff;
      --link: #66aaff;
    }

    body {
      margin: 0;
      font-family: 'Poppins', sans-serif;
      background-color: var(--bg);
      color: var(--text);
      transition: background 0.3s, color 0.3s;
    }

    header {
      background: var(--card);
      box-shadow: 0 2px 5px rgba(0,0,0,0.1);
      padding: 1rem 1rem 2rem;
      position: relative;
      text-align: center;
    }

    .logo {
      position: absolute;
      top: 1rem;
      left: 1rem;
      height: 60px;
    }

    .header-image {
      max-height: 100px;
      height: auto;
      width: auto;
    }

    .toggle-container {
      position: absolute;
      top: 1rem;
      right: 1rem;
    }

    .toggle-switch {
      position: relative;
      width: 80px;
      height: 36px;
      background: #ccc;
      border-radius: 30px;
      cursor: pointer;
    }

    .toggle-switch::after {
      content: '☀️';
      position: absolute;
      left: 4px;
      top: 4px;
      width: 28px;
      height: 28px;
      background: var(--bg);
      color: var(--text);
      border-radius: 50%;
      display: flex;
      align-items: center;
      justify-content: center;
      transition: all 0.3s;
      font-size: 16px;
    }

    body.dark .toggle-switch::after {
      content: '🌙';
      left: 48px;
    }

    main {
      max-width: 900px;
      margin: 2rem auto;
      padding: 1rem;
    }

    h1 {
      color: var(--accent);
      margin-bottom: 1rem;
      font-size: 2.5rem;
      font-weight: 700;
    }

    h2 {
      margin-top: 2rem;
      color: var(--accent);
    }

    p, li {
      line-height: 1.6;
    }

    pre {
      background-color: var(--card);
      padding: 1rem;
      border-radius: 8px;
      overflow-x: auto;
    }

    code {
      font-family: 'Courier New', monospace;
      font-weight: bold;
    }

    .nav-links {
      margin-top: 2rem;
      text-align: center;
    }

    .nav-links a {
      text-decoration: none;
      color: var(--accent);
      font-weight: 500;
    }

    .nav-links a:hover {
      text-decoration: underline;
    }

    table {
      width: 100%;
      border-collapse: collapse;
      margin-top: 1rem;
      margin-bottom: 1rem;
    }

    th, td {
      border: 1px solid var(--text);
      padding: 0.5rem;
      text-align: center;
    }

    th {
      background-color: var(--card);
    }

    img.range-img {
      display: block;
      margin: 1rem auto;
      max-width: 100%;
    }
  </style>
</head>
<body>
  <header>
    <a href="index.html">
      <img src="logo.png" alt="VLSI Labs Logo" class="logo">
    </a>
    <a href="veriloghome.html">
      <img src="header.png" alt="Header Banner" class="header-image">
    </a>
    <div class="toggle-container">
      <div class="toggle-switch" onclick="toggleTheme()"></div>
    </div>
  </header>

























<main>

  <h1>🔷 Static Arrays in SystemVerilog</h1>
  <p>A static array is defined with a fixed size at compile-time. These arrays are used when you know how many elements are needed beforehand—offering memory efficiency and simple access.</p>

  <h3>🧠 Real-Life Analogy</h3>
  <p>A weekly pill organizer (7 slots for 7 days) is like a static array:</p>
  <ul>
    <li>Number of slots = fixed (like array size).</li>
    <li>Each slot = a data element.</li>
    <li>Accessed using position = like array index.</li>
  </ul>

  <h2>🔷 Unpacked Arrays in SystemVerilog</h2>

  <h3>✅ Single-Dimensional Packed Array (aka Vector)</h3>
  <pre><code class="language-verilog">
module tb;
  bit [15:0] word; // 16-bit data word (packed)

  initial begin
    word = 16'hBEEF; // Assign hex value: 1011111011101111
    for (int i = 0; i < 16; i++) begin
      $display("word[%0d] = %b", i, word[i]);
    end
  end
endmodule
  </code></pre>
  <p><strong>Output:</strong></p>
  <pre><code class="language-verilog">
word[0] = 1
word[1] = 1
word[2] = 1
word[3] = 1
word[4] = 0
word[5] = 1
word[6] = 1
word[7] = 1
word[8] = 1
word[9] = 0
word[10] = 1
word[11] = 1
word[12] = 1
word[13] = 0
word[14] = 1
word[15] = 1
  </code></pre>
  <img src="Single-Dimensional Packed Array.png" alt="Single-Dimensional Packed Array" style="max-width: 100%; height: auto;">

  <h3>✅ Multi-Dimensional Packed Array</h3>
  <pre><code class="language-verilog">
module tb;
  bit [1:0][7:0] header; // 2 bytes (packed)

  initial begin
    header = 16'hABCD;
    foreach (header[i]) begin
      $display("header[%0d] = 0x%0h", i, header[i]);
    end
  end
endmodule
  </code></pre>
  <p><strong>Output:</strong></p>
  <pre><code class="language-verilog">
header[0] = 0xCD
header[1] = 0xAB
  </code></pre>
  <img src="Multi-Dimensional Packed Array.png" alt="Multi-Dimensional Packed Array" style="max-width: 100%; height: auto;">

  <h3>✅ Three-Dimensional Packed Array</h3>
  <pre><code class="language-verilog">
module tb;
  bit [1:0][1:0][7:0] packet;

  initial begin
    packet[0][0] = 8'hAA;
    packet[0][1] = 8'hBB;
    packet[1][0] = 8'hCC;
    packet[1][1] = 8'hDD;

    foreach (packet[i, j]) begin
      $display("packet[%0d][%0d] = 0x%0h", i, j, packet[i][j]);
    end
  end
endmodule
  </code></pre>
  <p><strong>Output:</strong></p>
  <pre><code class="language-verilog">
packet[0][0] = 0xAA
packet[0][1] = 0xBB
packet[1][0] = 0xCC
packet[1][1] = 0xDD
  </code></pre>
  <img src="Three-Dimensional Packed Array.png" alt="Three-Dimensional Packed Array" style="max-width: 100%; height: auto;">

  <h3>🔸 Static Array Subtypes</h3>
  <table>
    <thead>
      <tr><th>Type</th><th>Description</th><th>Example</th></tr>
    </thead>
    <tbody>
      <tr><td>Packed</td><td>Contiguous bits, great for word-level ops</td><td><code>bit [3:0] nibble</code></td></tr>
      <tr><td>Unpacked</td><td>Array of variables, like registers or RAM</td><td><code>bit [7:0] mem [0:3]</code></td></tr>
    </tbody>
  </table>

  <h3>✅ Summary</h3>
  <ul>
    <li>📦 Packed arrays → bit-level precision (like 16-bit words, buses).</li>
    <li>📚 Multi-dimensional packed arrays → organized structured data.</li>
    <li>🧠 Easy to model registers, memory blocks, hardware protocols.</li>
    <li>🔒 Static = fixed size → faster and predictable.</li>
  </ul>

  <h2>🔷 Unpacked Arrays in SystemVerilog</h2>
  <p>An unpacked array is one where array dimensions are declared after the variable name. These arrays can be:</p>
  <ul>
    <li>Fixed-size</li>
    <li>Dynamic</li>
    <li>Associative</li>
    <li>Queues</li>
  </ul>
  <p>In contrast to packed arrays (which are laid out bit-by-bit), unpacked arrays are structured like containers holding individual elements.</p>

  <h3>🧠 Analogy: Bookshelf with Rows</h3>
  <p>Imagine a bookshelf where:</p>
  <ul>
    <li>Each row is an unpacked array element.</li>
    <li>Each book on the row can be accessed individually.</li>
    <li>Each slot can hold structured items (like a book with pages = packed bits).</li>
  </ul>

  <h3>✅ 📘 Example 1: Single-Dimensional Unpacked Array</h3>
  <pre><code class="language-verilog">
module tb;
  int temperature_readings [5];

  initial begin
    foreach (temperature_readings[i]) begin
      temperature_readings[i] = i * 5 + 20;
      $display("Reading %0d = %0d°C", i, temperature_readings[i]);
    end
    $display("All readings: %p", temperature_readings);
  end
endmodule
  </code></pre>
  <p><strong>Output:</strong></p>
  <pre><code class="language-verilog">
Reading 0 = 20°C
Reading 1 = 25°C
Reading 2 = 30°C
Reading 3 = 35°C
Reading 4 = 40°C
All readings: '{20, 25, 30, 35, 40}
  </code></pre>
  <img src="Single-Dimensional Unpacked Array.png" alt="Single-Dimensional Unpacked Array" style="max-width: 100%; height: auto;">

  <h3>✅ 📗 Example 2: Multi-Dimensional Unpacked Array</h3>
  <pre><code class="language-verilog">
module tb;
  int grades [2][3];

  initial begin
    foreach (grades[i])
      foreach (grades[i][j]) begin
        grades[i][j] = (i+1)*(j+1)*10;
        $display("Student %0d, Subject %0d = %0d", i, j, grades[i][j]);
      end
    $display("Grades = %p", grades);
  end
endmodule
  </code></pre>
  <p><strong>Output:</strong></p>
  <pre><code class="language-verilog">
Student 0, Subject 0 = 10
Student 0, Subject 1 = 20
Student 0, Subject 2 = 30
Student 1, Subject 0 = 20
Student 1, Subject 1 = 40
Student 1, Subject 2 = 60
Grades = '{{10, 20, 30}, {20, 40, 60}}
  </code></pre>
  <img src="Multi-Dimensional Unpacked Array.png" alt="Multi-Dimensional Unpacked Array" style="max-width: 100%; height: auto;">

  <h3>✅ 📙 Example 3: Packed + Unpacked Array</h3>
  <pre><code class="language-verilog">
module tb;
  bit [7:0] pixel_color [3][2];

  initial begin
    foreach (pixel_color[i])
      foreach (pixel_color[i][j]) begin
        pixel_color[i][j] = (i+1) * (j+2);
        $display("pixel_color[%0d][%0d] = 0x%0h", i, j, pixel_color[i][j]);
      end
    $display("Image Data: %p", pixel_color);
  end
endmodule
  </code></pre>
  <p><strong>Output:</strong></p>
  <pre><code class="language-verilog">
pixel_color[0][0] = 0x2
pixel_color[0][1] = 0x3
pixel_color[1][0] = 0x4
pixel_color[1][1] = 0x6
pixel_color[2][0] = 0x6
pixel_color[2][1] = 0x9
Image Data: '{{8'h2, 8'h3}, {8'h4, 8'h6}, {8'h6, 8'h9}}
  </code></pre>
  <img src="Packed + Unpacked Array.png" alt="Packed + Unpacked Array" style="max-width: 100%; height: auto;">

  <h3>🔍 Indexing and Variation Order</h3>
  <p>In multidimensional declarations, packed dimensions vary faster than unpacked.</p>
  <pre><code class="language-verilog">
bit [1:2][1:3] var1;       // Packed: 1:3 varies faster than 1:2
bit [1:3] var2 [0:1];      // Unpacked: 0:1 is array of packed bits
bit [3:0][7:0] mem [4][2]; // Mixed: 4 rows, 2 cols, each with 32-bit word
bit [1:3][1:2] m_var4 [1:7][0:2]; // Most rapid: [1:2], then [1:3], then [0:2], then [1:7]
  </code></pre>

  <h3>✅ Summary Table</h3>
  <table>
    <thead>
      <tr><th>Type</th><th>Example</th><th>Notes</th></tr>
    </thead>
    <tbody>
      <tr><td>Single Unpacked</td><td><code>int a [5];</code></td><td>Fixed 1D array</td></tr>
      <tr><td>Multi Unpacked</td><td><code>int b [2][3];</code></td><td>Rows and columns (student/subject)</td></tr>
      <tr><td>Packed + Unpacked</td><td><code>bit [7:0] data [4];</code></td><td>8-bit word per index</td></tr>
      <tr><td>Mixed Multi-Dim</td><td><code>bit [3:0][7:0] d [2][4];</code></td><td>Useful in memory modeling</td></tr>
    </tbody>
  </table>

</main>
































<script>
  document.addEventListener("DOMContentLoaded", () => {
    const theme = localStorage.getItem("theme");
    if (theme === "dark") {
      document.body.classList.add("dark");
    }
  });

  function toggleTheme() {
    document.body.classList.toggle("dark");
    const isDark = document.body.classList.contains("dark");
    localStorage.setItem("theme", isDark ? "dark" : "light");
  }
</script>









<!-- Navigation Links -->
<div style="margin-top: 40px; text-align: center; font-size: 1rem; color: var(--text);">
  <div style="display: flex; justify-content: center; gap: 20px; flex-wrap: wrap;">
    <a href="svArrays.html" style="text-decoration: none; color: var(--link);">
      ← Back to Arrays
    </a>
    <span style="color: var(--text);">|</span>
    <a href="svDynamic.html" style="text-decoration: none; color: var(--link);">
      Next: Dynamic Array →
    </a>
  </div>
  <div style="margin-top: 8px;">
    <a href="svhome.html" style="text-decoration: none; color: var(--link);">
      ↩ Return to System Verilog Home
    </a>
  </div>
</div>










</body>
</html>
