{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415481832582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415481832583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 08 19:23:52 2014 " "Processing started: Sat Nov 08 19:23:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415481832583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415481832583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415481832583 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415481832986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comport " "Found design unit 1: ULA-comport" {  } { { "ULA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833577 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415481833577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ufa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ufa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UFA-comport " "Found design unit 1: UFA-comport" {  } { { "UFA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833579 ""} { "Info" "ISGN_ENTITY_NAME" "1 UFA " "Found entity 1: UFA" {  } { { "UFA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415481833579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor7b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor7b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor7b-comport " "Found design unit 1: subtractor7b-comport" {  } { { "subtractor7b.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/subtractor7b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833581 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor7b " "Found entity 1: subtractor7b" {  } { { "subtractor7b.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/subtractor7b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415481833581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8b-comport " "Found design unit 1: register8b-comport" {  } { { "register8b.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/register8b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833583 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8b " "Found entity 1: register8b" {  } { { "register8b.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/register8b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415481833583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register7b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register7b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register7b-comport " "Found design unit 1: register7b-comport" {  } { { "register7b.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/register7b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833584 ""} { "Info" "ISGN_ENTITY_NAME" "1 register7b " "Found entity 1: register7b" {  } { { "register7b.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/register7b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415481833584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orfunction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orfunction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orFunction-comport " "Found design unit 1: orFunction-comport" {  } { { "orFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/orFunction.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833586 ""} { "Info" "ISGN_ENTITY_NAME" "1 orFunction " "Found entity 1: orFunction" {  } { { "orFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/orFunction.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415481833586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4to1-comport " "Found design unit 1: Mux4to1-comport" {  } { { "mux4to1.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/mux4to1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833588 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "mux4to1.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/mux4to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415481833588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfSubtractor-comport " "Found design unit 1: halfSubtractor-comport" {  } { { "halfSubtractor.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/halfSubtractor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833589 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfSubtractor " "Found entity 1: halfSubtractor" {  } { { "halfSubtractor.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/halfSubtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415481833589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdder-comport " "Found design unit 1: halfAdder-comport" {  } { { "halfAdder.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/halfAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833591 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfAdder.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/halfAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415481833591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullSubtractor-comport " "Found design unit 1: fullSubtractor-comport" {  } { { "fullSubtractor.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/fullSubtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833593 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullSubtractor " "Found entity 1: fullSubtractor" {  } { { "fullSubtractor.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/fullSubtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415481833593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-comport " "Found design unit 1: fullAdder-comport" {  } { { "fullAdder.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/fullAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833595 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/fullAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415481833595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT-bdf_type " "Found design unit 1: FFT-bdf_type" {  } { { "FFT.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/FFT.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833596 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/FFT.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415481833596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-bdf_type " "Found design unit 1: FFD-bdf_type" {  } { { "FFD.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/FFD.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833598 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/FFD.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415481833598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux1to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1to4-comport " "Found design unit 1: demux1to4-comport" {  } { { "demux1to4.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/demux1to4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833599 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1to4 " "Found entity 1: demux1to4" {  } { { "demux1to4.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/demux1to4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415481833599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataflux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataflux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataFlux-comport " "Found design unit 1: dataFlux-comport" {  } { { "dataFlux.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/dataFlux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833601 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataFlux " "Found entity 1: dataFlux" {  } { { "dataFlux.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/dataFlux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415481833601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andfunction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andfunction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andFunction-comport " "Found design unit 1: andFunction-comport" {  } { { "andFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/andFunction.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833603 ""} { "Info" "ISGN_ENTITY_NAME" "1 andFunction " "Found entity 1: andFunction" {  } { { "andFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/andFunction.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415481833603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder7b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder7b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder7b-comport " "Found design unit 1: adder7b-comport" {  } { { "adder7b.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/adder7b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833605 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder7b " "Found entity 1: adder7b" {  } { { "adder7b.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/adder7b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415481833605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calculator-comport " "Found design unit 1: Calculator-comport" {  } { { "Calculator.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/Calculator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833606 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/Calculator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415481833606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-comport " "Found design unit 1: decoder-comport" {  } { { "decoder.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833610 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415481833610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp2-comport " "Found design unit 1: comp2-comport" {  } { { "comp2.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/comp2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833611 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp2 " "Found entity 1: comp2" {  } { { "comp2.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/comp2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415481833611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415481833611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculator " "Elaborating entity \"Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1415481833654 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida Calculator.vhd(58) " "Verilog HDL or VHDL warning at Calculator.vhd(58): object \"saida\" assigned a value but never read" {  } { { "Calculator.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/Calculator.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415481833655 "|Calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataFlux dataFlux:data_Flux " "Elaborating entity \"dataFlux\" for hierarchy \"dataFlux:data_Flux\"" {  } { { "Calculator.vhd" "data_Flux" { Text "D:/gitHub/Circuitos/Projeto2/Calculator.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415481833664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT dataFlux:data_Flux\|FFT:clockBroke " "Elaborating entity \"FFT\" for hierarchy \"dataFlux:data_Flux\|FFT:clockBroke\"" {  } { { "dataFlux.vhd" "clockBroke" { Text "D:/gitHub/Circuitos/Projeto2/dataFlux.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415481833665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register7b dataFlux:data_Flux\|register7b:reg0 " "Elaborating entity \"register7b\" for hierarchy \"dataFlux:data_Flux\|register7b:reg0\"" {  } { { "dataFlux.vhd" "reg0" { Text "D:/gitHub/Circuitos/Projeto2/dataFlux.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415481833666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD dataFlux:data_Flux\|register7b:reg0\|FFD:ff0 " "Elaborating entity \"FFD\" for hierarchy \"dataFlux:data_Flux\|register7b:reg0\|FFD:ff0\"" {  } { { "register7b.vhd" "ff0" { Text "D:/gitHub/Circuitos/Projeto2/register7b.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415481833667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:unit_logic_arithmetic " "Elaborating entity \"ULA\" for hierarchy \"ULA:unit_logic_arithmetic\"" {  } { { "Calculator.vhd" "unit_logic_arithmetic" { Text "D:/gitHub/Circuitos/Projeto2/Calculator.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415481833673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UFA ULA:unit_logic_arithmetic\|UFA:ufa1 " "Elaborating entity \"UFA\" for hierarchy \"ULA:unit_logic_arithmetic\|UFA:ufa1\"" {  } { { "ULA.vhd" "ufa1" { Text "D:/gitHub/Circuitos/Projeto2/ULA.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415481833674 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENsum UFA.vhd(63) " "VHDL Process Statement warning at UFA.vhd(63): inferring latch(es) for signal or variable \"ENsum\", which holds its previous value in one or more paths through the process" {  } { { "UFA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415481833675 "|Calculator|ULA:unit_logic_arithmetic|UFA:ufa1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENsub UFA.vhd(63) " "VHDL Process Statement warning at UFA.vhd(63): inferring latch(es) for signal or variable \"ENsub\", which holds its previous value in one or more paths through the process" {  } { { "UFA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415481833675 "|Calculator|ULA:unit_logic_arithmetic|UFA:ufa1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENand UFA.vhd(63) " "VHDL Process Statement warning at UFA.vhd(63): inferring latch(es) for signal or variable \"ENand\", which holds its previous value in one or more paths through the process" {  } { { "UFA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415481833676 "|Calculator|ULA:unit_logic_arithmetic|UFA:ufa1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENor UFA.vhd(63) " "VHDL Process Statement warning at UFA.vhd(63): inferring latch(es) for signal or variable \"ENor\", which holds its previous value in one or more paths through the process" {  } { { "UFA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415481833676 "|Calculator|ULA:unit_logic_arithmetic|UFA:ufa1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENor UFA.vhd(63) " "Inferred latch for \"ENor\" at UFA.vhd(63)" {  } { { "UFA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833676 "|Calculator|ULA:unit_logic_arithmetic|UFA:ufa1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENand UFA.vhd(63) " "Inferred latch for \"ENand\" at UFA.vhd(63)" {  } { { "UFA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833676 "|Calculator|ULA:unit_logic_arithmetic|UFA:ufa1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENsub UFA.vhd(63) " "Inferred latch for \"ENsub\" at UFA.vhd(63)" {  } { { "UFA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833676 "|Calculator|ULA:unit_logic_arithmetic|UFA:ufa1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENsum UFA.vhd(63) " "Inferred latch for \"ENsum\" at UFA.vhd(63)" {  } { { "UFA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833676 "|Calculator|ULA:unit_logic_arithmetic|UFA:ufa1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder7b ULA:unit_logic_arithmetic\|UFA:ufa1\|adder7b:adder " "Elaborating entity \"adder7b\" for hierarchy \"ULA:unit_logic_arithmetic\|UFA:ufa1\|adder7b:adder\"" {  } { { "UFA.vhd" "adder" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415481833676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder ULA:unit_logic_arithmetic\|UFA:ufa1\|adder7b:adder\|halfAdder:ha " "Elaborating entity \"halfAdder\" for hierarchy \"ULA:unit_logic_arithmetic\|UFA:ufa1\|adder7b:adder\|halfAdder:ha\"" {  } { { "adder7b.vhd" "ha" { Text "D:/gitHub/Circuitos/Projeto2/adder7b.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415481833677 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S halfAdder.vhd(16) " "VHDL Process Statement warning at halfAdder.vhd(16): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "halfAdder.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/halfAdder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415481833678 "|ULA|UFA:ufa1|adder7b:adder|halfAdder:ha"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Co halfAdder.vhd(16) " "VHDL Process Statement warning at halfAdder.vhd(16): inferring latch(es) for signal or variable \"Co\", which holds its previous value in one or more paths through the process" {  } { { "halfAdder.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/halfAdder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415481833678 "|ULA|UFA:ufa1|adder7b:adder|halfAdder:ha"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Co halfAdder.vhd(16) " "Inferred latch for \"Co\" at halfAdder.vhd(16)" {  } { { "halfAdder.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/halfAdder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833678 "|ULA|UFA:ufa1|adder7b:adder|halfAdder:ha"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S halfAdder.vhd(16) " "Inferred latch for \"S\" at halfAdder.vhd(16)" {  } { { "halfAdder.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/halfAdder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833678 "|ULA|UFA:ufa1|adder7b:adder|halfAdder:ha"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder ULA:unit_logic_arithmetic\|UFA:ufa1\|adder7b:adder\|fullAdder:fa0 " "Elaborating entity \"fullAdder\" for hierarchy \"ULA:unit_logic_arithmetic\|UFA:ufa1\|adder7b:adder\|fullAdder:fa0\"" {  } { { "adder7b.vhd" "fa0" { Text "D:/gitHub/Circuitos/Projeto2/adder7b.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415481833679 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S fullAdder.vhd(15) " "VHDL Process Statement warning at fullAdder.vhd(15): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "fullAdder.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/fullAdder.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415481833679 "|ULA|UFA:ufa1|adder7b:adder|fullAdder:fa0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Co fullAdder.vhd(15) " "VHDL Process Statement warning at fullAdder.vhd(15): inferring latch(es) for signal or variable \"Co\", which holds its previous value in one or more paths through the process" {  } { { "fullAdder.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/fullAdder.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415481833679 "|ULA|UFA:ufa1|adder7b:adder|fullAdder:fa0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Co fullAdder.vhd(15) " "Inferred latch for \"Co\" at fullAdder.vhd(15)" {  } { { "fullAdder.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/fullAdder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833679 "|ULA|UFA:ufa1|adder7b:adder|fullAdder:fa0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S fullAdder.vhd(15) " "Inferred latch for \"S\" at fullAdder.vhd(15)" {  } { { "fullAdder.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/fullAdder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833679 "|ULA|UFA:ufa1|adder7b:adder|fullAdder:fa0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor7b ULA:unit_logic_arithmetic\|UFA:ufa1\|subtractor7b:subtractor " "Elaborating entity \"subtractor7b\" for hierarchy \"ULA:unit_logic_arithmetic\|UFA:ufa1\|subtractor7b:subtractor\"" {  } { { "UFA.vhd" "subtractor" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415481833683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfSubtractor ULA:unit_logic_arithmetic\|UFA:ufa1\|subtractor7b:subtractor\|halfSubtractor:hs " "Elaborating entity \"halfSubtractor\" for hierarchy \"ULA:unit_logic_arithmetic\|UFA:ufa1\|subtractor7b:subtractor\|halfSubtractor:hs\"" {  } { { "subtractor7b.vhd" "hs" { Text "D:/gitHub/Circuitos/Projeto2/subtractor7b.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415481833684 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S halfSubtractor.vhd(15) " "VHDL Process Statement warning at halfSubtractor.vhd(15): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "halfSubtractor.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/halfSubtractor.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415481833685 "|ULA|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Te halfSubtractor.vhd(15) " "VHDL Process Statement warning at halfSubtractor.vhd(15): inferring latch(es) for signal or variable \"Te\", which holds its previous value in one or more paths through the process" {  } { { "halfSubtractor.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/halfSubtractor.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415481833685 "|ULA|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Te halfSubtractor.vhd(15) " "Inferred latch for \"Te\" at halfSubtractor.vhd(15)" {  } { { "halfSubtractor.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/halfSubtractor.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833685 "|ULA|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S halfSubtractor.vhd(15) " "Inferred latch for \"S\" at halfSubtractor.vhd(15)" {  } { { "halfSubtractor.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/halfSubtractor.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833685 "|ULA|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullSubtractor ULA:unit_logic_arithmetic\|UFA:ufa1\|subtractor7b:subtractor\|fullSubtractor:fs0 " "Elaborating entity \"fullSubtractor\" for hierarchy \"ULA:unit_logic_arithmetic\|UFA:ufa1\|subtractor7b:subtractor\|fullSubtractor:fs0\"" {  } { { "subtractor7b.vhd" "fs0" { Text "D:/gitHub/Circuitos/Projeto2/subtractor7b.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415481833686 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S fullSubtractor.vhd(16) " "VHDL Process Statement warning at fullSubtractor.vhd(16): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "fullSubtractor.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/fullSubtractor.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415481833686 "|ULA|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Te fullSubtractor.vhd(16) " "VHDL Process Statement warning at fullSubtractor.vhd(16): inferring latch(es) for signal or variable \"Te\", which holds its previous value in one or more paths through the process" {  } { { "fullSubtractor.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/fullSubtractor.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415481833686 "|ULA|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Te fullSubtractor.vhd(16) " "Inferred latch for \"Te\" at fullSubtractor.vhd(16)" {  } { { "fullSubtractor.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/fullSubtractor.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833687 "|ULA|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S fullSubtractor.vhd(16) " "Inferred latch for \"S\" at fullSubtractor.vhd(16)" {  } { { "fullSubtractor.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/fullSubtractor.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833687 "|ULA|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andFunction ULA:unit_logic_arithmetic\|UFA:ufa1\|andFunction:and1 " "Elaborating entity \"andFunction\" for hierarchy \"ULA:unit_logic_arithmetic\|UFA:ufa1\|andFunction:and1\"" {  } { { "UFA.vhd" "and1" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415481833691 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S andFunction.vhd(17) " "VHDL Process Statement warning at andFunction.vhd(17): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "andFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/andFunction.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415481833691 "|ULA|UFA:ufa1|andFunction:and1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] andFunction.vhd(17) " "Inferred latch for \"S\[0\]\" at andFunction.vhd(17)" {  } { { "andFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/andFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833691 "|ULA|UFA:ufa1|andFunction:and1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] andFunction.vhd(17) " "Inferred latch for \"S\[1\]\" at andFunction.vhd(17)" {  } { { "andFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/andFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833691 "|ULA|UFA:ufa1|andFunction:and1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] andFunction.vhd(17) " "Inferred latch for \"S\[2\]\" at andFunction.vhd(17)" {  } { { "andFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/andFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833691 "|ULA|UFA:ufa1|andFunction:and1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] andFunction.vhd(17) " "Inferred latch for \"S\[3\]\" at andFunction.vhd(17)" {  } { { "andFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/andFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833691 "|ULA|UFA:ufa1|andFunction:and1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] andFunction.vhd(17) " "Inferred latch for \"S\[4\]\" at andFunction.vhd(17)" {  } { { "andFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/andFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833691 "|ULA|UFA:ufa1|andFunction:and1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] andFunction.vhd(17) " "Inferred latch for \"S\[5\]\" at andFunction.vhd(17)" {  } { { "andFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/andFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833692 "|ULA|UFA:ufa1|andFunction:and1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] andFunction.vhd(17) " "Inferred latch for \"S\[6\]\" at andFunction.vhd(17)" {  } { { "andFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/andFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833692 "|ULA|UFA:ufa1|andFunction:and1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] andFunction.vhd(17) " "Inferred latch for \"S\[7\]\" at andFunction.vhd(17)" {  } { { "andFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/andFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833692 "|ULA|UFA:ufa1|andFunction:and1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orFunction ULA:unit_logic_arithmetic\|UFA:ufa1\|orFunction:or1 " "Elaborating entity \"orFunction\" for hierarchy \"ULA:unit_logic_arithmetic\|UFA:ufa1\|orFunction:or1\"" {  } { { "UFA.vhd" "or1" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415481833692 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S orFunction.vhd(17) " "VHDL Process Statement warning at orFunction.vhd(17): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "orFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/orFunction.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415481833693 "|ULA|UFA:ufa1|orFunction:or1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] orFunction.vhd(17) " "Inferred latch for \"S\[0\]\" at orFunction.vhd(17)" {  } { { "orFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/orFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833693 "|ULA|UFA:ufa1|orFunction:or1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] orFunction.vhd(17) " "Inferred latch for \"S\[1\]\" at orFunction.vhd(17)" {  } { { "orFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/orFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833693 "|ULA|UFA:ufa1|orFunction:or1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] orFunction.vhd(17) " "Inferred latch for \"S\[2\]\" at orFunction.vhd(17)" {  } { { "orFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/orFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833693 "|ULA|UFA:ufa1|orFunction:or1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] orFunction.vhd(17) " "Inferred latch for \"S\[3\]\" at orFunction.vhd(17)" {  } { { "orFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/orFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833693 "|ULA|UFA:ufa1|orFunction:or1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] orFunction.vhd(17) " "Inferred latch for \"S\[4\]\" at orFunction.vhd(17)" {  } { { "orFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/orFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833693 "|ULA|UFA:ufa1|orFunction:or1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] orFunction.vhd(17) " "Inferred latch for \"S\[5\]\" at orFunction.vhd(17)" {  } { { "orFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/orFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833693 "|ULA|UFA:ufa1|orFunction:or1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] orFunction.vhd(17) " "Inferred latch for \"S\[6\]\" at orFunction.vhd(17)" {  } { { "orFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/orFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833693 "|ULA|UFA:ufa1|orFunction:or1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] orFunction.vhd(17) " "Inferred latch for \"S\[7\]\" at orFunction.vhd(17)" {  } { { "orFunction.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/orFunction.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415481833693 "|ULA|UFA:ufa1|orFunction:or1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 ULA:unit_logic_arithmetic\|UFA:ufa1\|Mux4to1:mux1 " "Elaborating entity \"Mux4to1\" for hierarchy \"ULA:unit_logic_arithmetic\|UFA:ufa1\|Mux4to1:mux1\"" {  } { { "UFA.vhd" "mux1" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415481833694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8b ULA:unit_logic_arithmetic\|register8b:reg1 " "Elaborating entity \"register8b\" for hierarchy \"ULA:unit_logic_arithmetic\|register8b:reg1\"" {  } { { "ULA.vhd" "reg1" { Text "D:/gitHub/Circuitos/Projeto2/ULA.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415481833696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp2 comp2:comp " "Elaborating entity \"comp2\" for hierarchy \"comp2:comp\"" {  } { { "Calculator.vhd" "comp" { Text "D:/gitHub/Circuitos/Projeto2/Calculator.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415481833700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"decoder:dec\"" {  } { { "Calculator.vhd" "dec" { Text "D:/gitHub/Circuitos/Projeto2/Calculator.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415481833705 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "H3\[6\] VCC " "Pin \"H3\[6\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/Calculator.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415481834475 "|Calculator|H3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H3\[5\] VCC " "Pin \"H3\[5\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/Calculator.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415481834475 "|Calculator|H3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1415481834475 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1415481834589 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1415481836013 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415481836013 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "289 " "Implemented 289 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1415481836059 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1415481836059 ""} { "Info" "ICUT_CUT_TM_LCELLS" "253 " "Implemented 253 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1415481836059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1415481836059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "565 " "Peak virtual memory: 565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415481836082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 08 19:23:56 2014 " "Processing ended: Sat Nov 08 19:23:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415481836082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415481836082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415481836082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415481836082 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415481838157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415481838158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 08 19:23:57 2014 " "Processing started: Sat Nov 08 19:23:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415481838158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1415481838158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1415481838158 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1415481838274 ""}
{ "Info" "0" "" "Project  = Calculator" {  } {  } 0 0 "Project  = Calculator" 0 0 "Fitter" 0 0 1415481838275 ""}
{ "Info" "0" "" "Revision = Calculator" {  } {  } 0 0 "Revision = Calculator" 0 0 "Fitter" 0 0 1415481838275 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1415481838361 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Calculator EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Calculator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1415481838369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1415481838451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1415481838452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1415481838452 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1415481839304 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1415481839320 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415481839443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415481839443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415481839443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415481839443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415481839443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415481839443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415481839443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415481839443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415481839443 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1415481839443 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/Projeto2/" { { 0 { 0 ""} 0 464 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415481839446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/Projeto2/" { { 0 { 0 ""} 0 466 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415481839446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/Projeto2/" { { 0 { 0 ""} 0 468 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415481839446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/Projeto2/" { { 0 { 0 ""} 0 470 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415481839446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/Projeto2/" { { 0 { 0 ""} 0 472 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415481839446 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1415481839446 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1415481839448 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 36 " "No exact pin location assignment(s) for 22 pins of 36 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1415481840505 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "46 " "TimeQuest Timing Analyzer is analyzing 46 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1415481840831 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1415481840831 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1415481840832 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1415481840836 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1415481840837 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1415481840838 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub  " "Automatically promoted node ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415481840855 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub " "Destination node ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub" {  } { { "UFA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 17 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA:unit_logic_arithmetic|UFA:ufa1|ENsub } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/Projeto2/" { { 0 { 0 ""} 0 182 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415481840855 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415481840855 ""}  } { { "UFA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 17 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA:unit_logic_arithmetic|UFA:ufa1|ENsub } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/Projeto2/" { { 0 { 0 ""} 0 182 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415481840855 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum  " "Automatically promoted node ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415481840855 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum " "Destination node ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum" {  } { { "UFA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 17 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA:unit_logic_arithmetic|UFA:ufa1|ENsum } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/Projeto2/" { { 0 { 0 ""} 0 183 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415481840855 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415481840855 ""}  } { { "UFA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 17 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA:unit_logic_arithmetic|UFA:ufa1|ENsum } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/Projeto2/" { { 0 { 0 ""} 0 183 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415481840855 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ULA:unit_logic_arithmetic\|register8b:reg1\|clkin  " "Automatically promoted node ULA:unit_logic_arithmetic\|register8b:reg1\|clkin " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415481840856 ""}  } { { "register8b.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/register8b.vhd" 17 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA:unit_logic_arithmetic|register8b:reg1|clkin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/Projeto2/" { { 0 { 0 ""} 0 145 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415481840856 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dataFlux:data_Flux\|register7b:reg0\|clkin  " "Automatically promoted node dataFlux:data_Flux\|register7b:reg0\|clkin " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415481840856 ""}  } { { "register7b.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/register7b.vhd" 17 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataFlux:data_Flux|register7b:reg0|clkin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/Projeto2/" { { 0 { 0 ""} 0 187 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415481840856 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dataFlux:data_Flux\|register7b:reg1\|clkin  " "Automatically promoted node dataFlux:data_Flux\|register7b:reg1\|clkin " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415481840856 ""}  } { { "register7b.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/register7b.vhd" 17 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataFlux:data_Flux|register7b:reg1|clkin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/Projeto2/" { { 0 { 0 ""} 0 227 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415481840856 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand  " "Automatically promoted node ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415481840856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand " "Destination node ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand" {  } { { "UFA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 17 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA:unit_logic_arithmetic|UFA:ufa1|ENand } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/Projeto2/" { { 0 { 0 ""} 0 180 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415481840856 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415481840856 ""}  } { { "UFA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 17 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA:unit_logic_arithmetic|UFA:ufa1|ENand } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/Projeto2/" { { 0 { 0 ""} 0 180 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415481840856 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor  " "Automatically promoted node ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415481840856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor " "Destination node ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor" {  } { { "UFA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 17 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA:unit_logic_arithmetic|UFA:ufa1|ENor } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/Projeto2/" { { 0 { 0 ""} 0 179 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415481840856 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415481840856 ""}  } { { "UFA.vhd" "" { Text "D:/gitHub/Circuitos/Projeto2/UFA.vhd" 17 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA:unit_logic_arithmetic|UFA:ufa1|ENor } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/Projeto2/" { { 0 { 0 ""} 0 179 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415481840856 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1415481841275 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1415481841275 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1415481841275 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1415481841276 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1415481841277 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1415481841277 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1415481841277 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1415481841278 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1415481841287 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1415481841288 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1415481841288 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 2.5V 0 22 0 " "Number of I/O pins in group: 22 (unused VREF, 2.5V VCCIO, 0 input, 22 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1415481841293 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1415481841293 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1415481841293 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1415481841295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1415481841295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1415481841295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 70 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1415481841295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 13 52 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 13 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1415481841295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1415481841295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1415481841295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1415481841295 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1415481841295 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1415481841295 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "result\[0\] " "Node \"result\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "result\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "result\[1\] " "Node \"result\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "result\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "result\[2\] " "Node \"result\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "result\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "result\[3\] " "Node \"result\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "result\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "result\[4\] " "Node \"result\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "result\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "result\[5\] " "Node \"result\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "result\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "result\[6\] " "Node \"result\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "result\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "result\[7\] " "Node \"result\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "result\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tA\[0\] " "Node \"tA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tA\[1\] " "Node \"tA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tA\[2\] " "Node \"tA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tA\[3\] " "Node \"tA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tA\[4\] " "Node \"tA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tA\[5\] " "Node \"tA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tA\[6\] " "Node \"tA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tB\[0\] " "Node \"tB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tB\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tB\[1\] " "Node \"tB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tB\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tB\[2\] " "Node \"tB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tB\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tB\[3\] " "Node \"tB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tB\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tB\[4\] " "Node \"tB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tB\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tB\[5\] " "Node \"tB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tB\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tB\[6\] " "Node \"tB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tB\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415481841332 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1415481841332 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415481841333 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1415481841336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1415481850425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415481850639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1415481850696 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1415481855805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415481855806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1415481856175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X81_Y0 X91_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11" {  } { { "loc" "" { Generic "D:/gitHub/Circuitos/Projeto2/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} { { 11 { 0 ""} 81 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1415481861152 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1415481861152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415481865176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1415481865176 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1415481865176 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1415481865200 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1415481865287 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1415481865804 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1415481865872 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1415481866343 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415481866847 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1415481867319 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/gitHub/Circuitos/Projeto2/output_files/Calculator.fit.smsg " "Generated suppressed messages file D:/gitHub/Circuitos/Projeto2/output_files/Calculator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1415481867416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "921 " "Peak virtual memory: 921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415481867787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 08 19:24:27 2014 " "Processing ended: Sat Nov 08 19:24:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415481867787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415481867787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415481867787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1415481867787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1415481869641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415481869641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 08 19:24:29 2014 " "Processing started: Sat Nov 08 19:24:29 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415481869641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1415481869641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1415481869641 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1415481874210 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1415481874359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415481875701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 08 19:24:35 2014 " "Processing ended: Sat Nov 08 19:24:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415481875701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415481875701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415481875701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1415481875701 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1415481876343 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1415481877741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415481877741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 08 19:24:37 2014 " "Processing started: Sat Nov 08 19:24:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415481877741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415481877741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Calculator -c Calculator " "Command: quartus_sta Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415481877741 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1415481877865 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415481878036 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415481878036 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415481878127 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415481878127 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "46 " "TimeQuest Timing Analyzer is analyzing 46 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1415481878399 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1415481878477 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1415481878478 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name EN EN " "create_clock -period 1.000 -name EN EN" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1415481878479 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum " "create_clock -period 1.000 -name ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1415481878479 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1415481878479 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub " "create_clock -period 1.000 -name ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1415481878479 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor " "create_clock -period 1.000 -name ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1415481878479 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand " "create_clock -period 1.000 -name ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1415481878479 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var " "create_clock -period 1.000 -name dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1415481878479 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1415481878479 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1415481879230 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879232 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1415481879233 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1415481879243 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1415481879256 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1415481879256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.154 " "Worst-case setup slack is -4.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.154             -52.040 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub  " "   -4.154             -52.040 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.978             -48.978 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum  " "   -3.978             -48.978 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.877             -25.449 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand  " "   -3.877             -25.449 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.525             -23.911 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor  " "   -3.525             -23.911 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.226              -0.585 EN  " "   -0.226              -0.585 EN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211              -0.211 CLK  " "   -0.211              -0.211 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var  " "    0.210               0.000 dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415481879258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.103 " "Worst-case hold slack is -0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103              -0.231 EN  " "   -0.103              -0.231 EN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 CLK  " "    0.287               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var  " "    0.445               0.000 dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.765               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub  " "    0.765               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum  " "    0.825               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.661               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor  " "    2.661               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.767               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand  " "    2.767               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415481879260 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415481879262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415481879264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.275 CLK  " "   -3.000             -22.275 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.565 EN  " "   -3.000             -14.565 EN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var  " "   -1.285              -1.285 dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum  " "    0.433               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor  " "    0.457               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub  " "    0.468               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand  " "    0.480               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481879265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415481879265 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1415481879364 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1415481879397 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1415481880032 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880084 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1415481880091 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1415481880091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.833 " "Worst-case setup slack is -3.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.833             -47.726 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub  " "   -3.833             -47.726 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.622             -44.886 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum  " "   -3.622             -44.886 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.571             -23.312 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand  " "   -3.571             -23.312 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.269             -21.928 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor  " "   -3.269             -21.928 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133              -0.133 CLK  " "   -0.133              -0.133 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.011 EN  " "   -0.011              -0.011 EN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var  " "    0.297               0.000 dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415481880094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.251 " "Worst-case hold slack is -0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.251              -1.344 EN  " "   -0.251              -1.344 EN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 CLK  " "    0.238               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var  " "    0.398               0.000 dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.707               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub  " "    0.707               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.760               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum  " "    0.760               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.551               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor  " "    2.551               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.649               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand  " "    2.649               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415481880099 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415481880103 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415481880107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.275 CLK  " "   -3.000             -22.275 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.565 EN  " "   -3.000             -14.565 EN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var  " "   -1.285              -1.285 dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum  " "    0.399               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor  " "    0.416               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub  " "    0.437               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand  " "    0.449               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415481880112 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1415481880258 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880427 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1415481880428 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1415481880428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.780 " "Worst-case setup slack is -1.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.780             -21.588 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub  " "   -1.780             -21.588 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.682             -20.104 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum  " "   -1.682             -20.104 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.620             -10.551 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand  " "   -1.620             -10.551 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.463              -9.786 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor  " "   -1.463              -9.786 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.070              -0.187 EN  " "   -0.070              -0.187 EN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 CLK  " "    0.199               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var  " "    0.626               0.000 dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415481880434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.076 " "Worst-case hold slack is 0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 CLK  " "    0.076               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 EN  " "    0.191               0.000 EN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var  " "    0.208               0.000 dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub  " "    0.332               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum  " "    0.364               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.466               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor  " "    1.466               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.516               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand  " "    1.516               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415481880441 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415481880447 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415481880452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.933 CLK  " "   -3.000             -18.933 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.941 EN  " "   -3.000             -14.941 EN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var  " "   -1.000              -1.000 dataFlux:data_Flux\|FFT:clockBroke\|CLKout_synthesized_var " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub  " "    0.428               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsub " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor  " "    0.432               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENor " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum  " "    0.433               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENsum " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand  " "    0.435               0.000 ULA:unit_logic_arithmetic\|UFA:ufa1\|ENand " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415481880458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415481880458 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1415481881084 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1415481881085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415481881197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 08 19:24:41 2014 " "Processing ended: Sat Nov 08 19:24:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415481881197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415481881197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415481881197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415481881197 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415481883177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415481883177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 08 19:24:42 2014 " "Processing started: Sat Nov 08 19:24:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415481883177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415481883177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415481883177 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Calculator.vo D:/gitHub/Circuitos/Projeto2/simulation/qsim// simulation " "Generated file Calculator.vo in folder \"D:/gitHub/Circuitos/Projeto2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1415481883693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415481883731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 08 19:24:43 2014 " "Processing ended: Sat Nov 08 19:24:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415481883731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415481883731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415481883731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415481883731 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus II Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415481884387 ""}
