<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ADAS Graduation Project: SCB_MemoryMapType Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ADAS Graduation Project
   </div>
   <div id="projectbrief">ADAS Graduation Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">SCB_MemoryMapType Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p>System control block memory map structure.  
 <a href="struct_s_c_b___memory_map_type.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="_n_v_i_c__private_8h_source.html">COTS/MCAL/NVIC/NVIC_private.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a23c80e95b559f9ffb0f2e26aa1ff9a59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___memory_map_type.html#a23c80e95b559f9ffb0f2e26aa1ff9a59">CPUID</a></td></tr>
<tr class="memdesc:a23c80e95b559f9ffb0f2e26aa1ff9a59"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID base register.  <a href="struct_s_c_b___memory_map_type.html#a23c80e95b559f9ffb0f2e26aa1ff9a59">More...</a><br /></td></tr>
<tr class="separator:a23c80e95b559f9ffb0f2e26aa1ff9a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be75fb3553425a3e4de41ed45af4245"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___memory_map_type.html#a7be75fb3553425a3e4de41ed45af4245">ICSR</a></td></tr>
<tr class="memdesc:a7be75fb3553425a3e4de41ed45af4245"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt control and state register.  <a href="struct_s_c_b___memory_map_type.html#a7be75fb3553425a3e4de41ed45af4245">More...</a><br /></td></tr>
<tr class="separator:a7be75fb3553425a3e4de41ed45af4245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841b17f933d2b37d051b51166a24c171"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___memory_map_type.html#a841b17f933d2b37d051b51166a24c171">VTOR</a></td></tr>
<tr class="memdesc:a841b17f933d2b37d051b51166a24c171"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector table offset register.  <a href="struct_s_c_b___memory_map_type.html#a841b17f933d2b37d051b51166a24c171">More...</a><br /></td></tr>
<tr class="separator:a841b17f933d2b37d051b51166a24c171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dd3adb726c2bd36ea906249c352b0bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___memory_map_type.html#a6dd3adb726c2bd36ea906249c352b0bb">AIRCR</a></td></tr>
<tr class="memdesc:a6dd3adb726c2bd36ea906249c352b0bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Application interrupt and reset control register.  <a href="struct_s_c_b___memory_map_type.html#a6dd3adb726c2bd36ea906249c352b0bb">More...</a><br /></td></tr>
<tr class="separator:a6dd3adb726c2bd36ea906249c352b0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4d1e971fe952ac7d714e6cd5790b93d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___memory_map_type.html#ac4d1e971fe952ac7d714e6cd5790b93d">SCR</a></td></tr>
<tr class="memdesc:ac4d1e971fe952ac7d714e6cd5790b93d"><td class="mdescLeft">&#160;</td><td class="mdescRight">System control register.  <a href="struct_s_c_b___memory_map_type.html#ac4d1e971fe952ac7d714e6cd5790b93d">More...</a><br /></td></tr>
<tr class="separator:ac4d1e971fe952ac7d714e6cd5790b93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa190f03a375e5642a2a75c5fe4122268"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___memory_map_type.html#aa190f03a375e5642a2a75c5fe4122268">CCR</a></td></tr>
<tr class="memdesc:aa190f03a375e5642a2a75c5fe4122268"><td class="mdescLeft">&#160;</td><td class="mdescRight">configuration and control register  <a href="struct_s_c_b___memory_map_type.html#aa190f03a375e5642a2a75c5fe4122268">More...</a><br /></td></tr>
<tr class="separator:aa190f03a375e5642a2a75c5fe4122268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23811327886d0c2b017bb5f06344487a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___memory_map_type.html#a23811327886d0c2b017bb5f06344487a">SHPR1</a></td></tr>
<tr class="memdesc:a23811327886d0c2b017bb5f06344487a"><td class="mdescLeft">&#160;</td><td class="mdescRight">System handler priority register 1.  <a href="struct_s_c_b___memory_map_type.html#a23811327886d0c2b017bb5f06344487a">More...</a><br /></td></tr>
<tr class="separator:a23811327886d0c2b017bb5f06344487a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ccb383a4ee3a1f66a7fd3aa73bea65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___memory_map_type.html#a28ccb383a4ee3a1f66a7fd3aa73bea65">SHPR2</a></td></tr>
<tr class="memdesc:a28ccb383a4ee3a1f66a7fd3aa73bea65"><td class="mdescLeft">&#160;</td><td class="mdescRight">System handler priority register 2.  <a href="struct_s_c_b___memory_map_type.html#a28ccb383a4ee3a1f66a7fd3aa73bea65">More...</a><br /></td></tr>
<tr class="separator:a28ccb383a4ee3a1f66a7fd3aa73bea65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d9bf8c1ebe3e8e38d74e5801c01049b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___memory_map_type.html#a5d9bf8c1ebe3e8e38d74e5801c01049b">SHPR3</a></td></tr>
<tr class="memdesc:a5d9bf8c1ebe3e8e38d74e5801c01049b"><td class="mdescLeft">&#160;</td><td class="mdescRight">System handler priority register 3.  <a href="struct_s_c_b___memory_map_type.html#a5d9bf8c1ebe3e8e38d74e5801c01049b">More...</a><br /></td></tr>
<tr class="separator:a5d9bf8c1ebe3e8e38d74e5801c01049b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a820a97261498db9c2f015e4663180ab5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___memory_map_type.html#a820a97261498db9c2f015e4663180ab5">SHCSR</a></td></tr>
<tr class="memdesc:a820a97261498db9c2f015e4663180ab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">System handler control and state register.  <a href="struct_s_c_b___memory_map_type.html#a820a97261498db9c2f015e4663180ab5">More...</a><br /></td></tr>
<tr class="separator:a820a97261498db9c2f015e4663180ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e18a3ab62644534a82ebc0273c7a811"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___memory_map_type.html#a7e18a3ab62644534a82ebc0273c7a811">CFSR</a></td></tr>
<tr class="memdesc:a7e18a3ab62644534a82ebc0273c7a811"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable fault status register.  <a href="struct_s_c_b___memory_map_type.html#a7e18a3ab62644534a82ebc0273c7a811">More...</a><br /></td></tr>
<tr class="separator:a7e18a3ab62644534a82ebc0273c7a811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae66acc442a3016ae7770057f120d6278"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___memory_map_type.html#ae66acc442a3016ae7770057f120d6278">HFSR</a></td></tr>
<tr class="memdesc:ae66acc442a3016ae7770057f120d6278"><td class="mdescLeft">&#160;</td><td class="mdescRight">Harf fault status register.  <a href="struct_s_c_b___memory_map_type.html#ae66acc442a3016ae7770057f120d6278">More...</a><br /></td></tr>
<tr class="separator:ae66acc442a3016ae7770057f120d6278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f2288b724c7ebbafcaecfa40dd0ce00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___memory_map_type.html#a6f2288b724c7ebbafcaecfa40dd0ce00">RESERVED</a></td></tr>
<tr class="separator:a6f2288b724c7ebbafcaecfa40dd0ce00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a120bb9fd3069ae7490d672591e5c3e20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___memory_map_type.html#a120bb9fd3069ae7490d672591e5c3e20">MMFAR</a></td></tr>
<tr class="memdesc:a120bb9fd3069ae7490d672591e5c3e20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory management fault address register.  <a href="struct_s_c_b___memory_map_type.html#a120bb9fd3069ae7490d672591e5c3e20">More...</a><br /></td></tr>
<tr class="separator:a120bb9fd3069ae7490d672591e5c3e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af49031580ccaef660e066c6ce1f48bde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___memory_map_type.html#af49031580ccaef660e066c6ce1f48bde">BFAR</a></td></tr>
<tr class="memdesc:af49031580ccaef660e066c6ce1f48bde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus fault address register.  <a href="struct_s_c_b___memory_map_type.html#af49031580ccaef660e066c6ce1f48bde">More...</a><br /></td></tr>
<tr class="separator:af49031580ccaef660e066c6ce1f48bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >System control block memory map structure. </p>
<p >provides system implementation information, and system control.</p>
<p >This includes configuration, control, and reporting of the system exceptions </p>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00099">99</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a23c80e95b559f9ffb0f2e26aa1ff9a59" name="a23c80e95b559f9ffb0f2e26aa1ff9a59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23c80e95b559f9ffb0f2e26aa1ff9a59">&#9670;&#160;</a></span>CPUID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> CPUID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPUID base register. </p>
<p >This register contains the the processor part number, version, and implementation information </p>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00105">105</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="a7be75fb3553425a3e4de41ed45af4245" name="a7be75fb3553425a3e4de41ed45af4245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7be75fb3553425a3e4de41ed45af4245">&#9670;&#160;</a></span>ICSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> ICSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt control and state register. </p>
<p >This register is responsible for enabling the interrupt </p>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00110">110</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="a841b17f933d2b37d051b51166a24c171" name="a841b17f933d2b37d051b51166a24c171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a841b17f933d2b37d051b51166a24c171">&#9670;&#160;</a></span>VTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> VTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector table offset register. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000002">Todo:</a></b></dt><dd>Docuement this register </dd></dl>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00116">116</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="a6dd3adb726c2bd36ea906249c352b0bb" name="a6dd3adb726c2bd36ea906249c352b0bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dd3adb726c2bd36ea906249c352b0bb">&#9670;&#160;</a></span>AIRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> AIRCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Application interrupt and reset control register. </p>
<p >This register provides priority grouping control for the exception model, endian status for data accesses, and reset control for the system</p>
<p >To write on this register, password <code>0x5FA</code> must be written to the VECTKEY field, otherwise the write attempt is ignored </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="_n_v_i_c__private_8h.html#a9c228760273574d427b5d2bbcccc6c22" title="VECTKEY Password.">VECTKEY_PASSWORD</a> for the VECTKEY field password value </dd></dl>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00123">123</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="ac4d1e971fe952ac7d714e6cd5790b93d" name="ac4d1e971fe952ac7d714e6cd5790b93d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4d1e971fe952ac7d714e6cd5790b93d">&#9670;&#160;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> SCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System control register. </p>
<p >The SCR controls features of entry to and exit from low power state </p>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00128">128</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="aa190f03a375e5642a2a75c5fe4122268" name="aa190f03a375e5642a2a75c5fe4122268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa190f03a375e5642a2a75c5fe4122268">&#9670;&#160;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> CCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>configuration and control register </p>
<p >The CCR controls entry to Thread mode and enables:</p><ul>
<li>The handlers for NMI, hard fault and faults escalated by FAULTMASK to ignore bus faults</li>
<li>Trapping of divide by zero and unaligned accesses</li>
<li>Access to the STIR by unprivileged software </li>
</ul>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00136">136</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="a23811327886d0c2b017bb5f06344487a" name="a23811327886d0c2b017bb5f06344487a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23811327886d0c2b017bb5f06344487a">&#9670;&#160;</a></span>SHPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> SHPR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System handler priority register 1. </p>
<p >The SHPR1-SHPR3 registers set the priority level, 0 to 255 of the exception handlers that have configurable priority. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="struct_s_c_b___memory_map_type.html#a28ccb383a4ee3a1f66a7fd3aa73bea65" title="System handler priority register 2.">SHPR2</a> </dd>
<dd>
<a class="el" href="struct_s_c_b___memory_map_type.html#a5d9bf8c1ebe3e8e38d74e5801c01049b" title="System handler priority register 3.">SHPR3</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00143">143</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="a28ccb383a4ee3a1f66a7fd3aa73bea65" name="a28ccb383a4ee3a1f66a7fd3aa73bea65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ccb383a4ee3a1f66a7fd3aa73bea65">&#9670;&#160;</a></span>SHPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> SHPR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System handler priority register 2. </p>
<p >The SHPR1-SHPR3 registers set the priority level, 0 to 255 of the exception handlers that have configurable priority. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="struct_s_c_b___memory_map_type.html#a23811327886d0c2b017bb5f06344487a" title="System handler priority register 1.">SHPR1</a> </dd>
<dd>
<a class="el" href="struct_s_c_b___memory_map_type.html#a5d9bf8c1ebe3e8e38d74e5801c01049b" title="System handler priority register 3.">SHPR3</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00150">150</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="a5d9bf8c1ebe3e8e38d74e5801c01049b" name="a5d9bf8c1ebe3e8e38d74e5801c01049b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d9bf8c1ebe3e8e38d74e5801c01049b">&#9670;&#160;</a></span>SHPR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> SHPR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System handler priority register 3. </p>
<p >The SHPR1-SHPR3 registers set the priority level, 0 to 255 of the exception handlers that have configurable priority. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="struct_s_c_b___memory_map_type.html#a23811327886d0c2b017bb5f06344487a" title="System handler priority register 1.">SHPR1</a> </dd>
<dd>
<a class="el" href="struct_s_c_b___memory_map_type.html#a28ccb383a4ee3a1f66a7fd3aa73bea65" title="System handler priority register 2.">SHPR2</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00157">157</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="a820a97261498db9c2f015e4663180ab5" name="a820a97261498db9c2f015e4663180ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a820a97261498db9c2f015e4663180ab5">&#9670;&#160;</a></span>SHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> SHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System handler control and state register. </p>
<p >The SHCSR enables the system handlers, and indicates:</p><ul>
<li>The pending status of the bus fault, memory management fault, and SVC exceptions</li>
<li>The active status of the system handlers. <dl class="section note"><dt>Note</dt><dd>If you disable a system handler and the corresponding fault occurs, the processor treats the fault as a hard fault. </dd></dl>
</li>
</ul>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00165">165</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="a7e18a3ab62644534a82ebc0273c7a811" name="a7e18a3ab62644534a82ebc0273c7a811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e18a3ab62644534a82ebc0273c7a811">&#9670;&#160;</a></span>CFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> CFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable fault status register. </p>
<p >This registers consists of 3 sub-registers:</p><ul>
<li>Usage Fault Status Register (UFSR)</li>
</ul>
<ul>
<li>Bus Fault Status Register (BFSR)</li>
</ul>
<ul>
<li><p class="startli">Memory Management Fault Status Register (MMFSR)</p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000003">Todo:</a></b></dt><dd>Docuement this register or its sub-registers </dd></dl>
</li>
</ul>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00177">177</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="ae66acc442a3016ae7770057f120d6278" name="ae66acc442a3016ae7770057f120d6278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae66acc442a3016ae7770057f120d6278">&#9670;&#160;</a></span>HFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> HFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Harf fault status register. </p>
<p >The HFSR gives information about events that activate the hard fault handler.</p>
<p >This register is read, write to clear.</p>
<p >This means that bits in the register read normally, but writing 1 to any bit clears that bit to 0 </p>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00184">184</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="a6f2288b724c7ebbafcaecfa40dd0ce00" name="a6f2288b724c7ebbafcaecfa40dd0ce00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f2288b724c7ebbafcaecfa40dd0ce00">&#9670;&#160;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section note"><dt>Note</dt><dd>This is a reserved register </dd></dl>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00188">188</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="a120bb9fd3069ae7490d672591e5c3e20" name="a120bb9fd3069ae7490d672591e5c3e20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a120bb9fd3069ae7490d672591e5c3e20">&#9670;&#160;</a></span>MMFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> MMFAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory management fault address register. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000004">Todo:</a></b></dt><dd>Docuement this register </dd></dl>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00194">194</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="af49031580ccaef660e066c6ce1f48bde" name="af49031580ccaef660e066c6ce1f48bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af49031580ccaef660e066c6ce1f48bde">&#9670;&#160;</a></span>BFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> BFAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bus fault address register. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000005">Todo:</a></b></dt><dd>Docuement this register </dd></dl>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00200">200</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>COTS/MCAL/NVIC/<a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Dec 1 2022 00:15:11 for ADAS Graduation Project by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
