// Seed: 717346973
`timescale 1 ps / 1ps
module module_0 (
    input id_2,
    input logic id_3,
    output id_4,
    output logic id_5,
    input logic id_6,
    output logic id_7
);
  reg id_8;
  assign id_5 = id_7;
  logic id_9;
  logic id_10;
  always @(posedge 1'b0 or negedge ~id_9) begin
    id_8 <= 1;
  end
  assign id_3 = 1'd0;
endmodule
