
Guntroller V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fd14  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000494  0800feb8  0800feb8  00010eb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801034c  0801034c  0001233c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801034c  0801034c  0001134c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010354  08010354  0001233c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010354  08010354  00011354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010358  08010358  00011358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000033c  20000000  0801035c  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c78  2000033c  08010698  0001233c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000fb4  08010698  00012fb4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001233c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013010  00000000  00000000  0001236c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034b2  00000000  00000000  0002537c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001058  00000000  00000000  00028830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c5c  00000000  00000000  00029888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a9f7  00000000  00000000  0002a4e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016620  00000000  00000000  00044edb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000982bd  00000000  00000000  0005b4fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f37b8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005824  00000000  00000000  000f37fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000f9020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000033c 	.word	0x2000033c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800fe9c 	.word	0x0800fe9c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000340 	.word	0x20000340
 80001dc:	0800fe9c 	.word	0x0800fe9c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <MPU6050_init>:

float Ax, Ay, Az, Gx, Gy, Gz;


void MPU6050_init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b086      	sub	sp, #24
 8001034:	af04      	add	r7, sp, #16
    uint8_t check, data;

    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, 1000);
 8001036:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800103a:	9302      	str	r3, [sp, #8]
 800103c:	2301      	movs	r3, #1
 800103e:	9301      	str	r3, [sp, #4]
 8001040:	1dfb      	adds	r3, r7, #7
 8001042:	9300      	str	r3, [sp, #0]
 8001044:	2301      	movs	r3, #1
 8001046:	2275      	movs	r2, #117	@ 0x75
 8001048:	21d0      	movs	r1, #208	@ 0xd0
 800104a:	482c      	ldr	r0, [pc, #176]	@ (80010fc <MPU6050_init+0xcc>)
 800104c:	f002 fae8 	bl	8003620 <HAL_I2C_Mem_Read>

    if (check == 104)
 8001050:	79fb      	ldrb	r3, [r7, #7]
 8001052:	2b68      	cmp	r3, #104	@ 0x68
 8001054:	d14d      	bne.n	80010f2 <MPU6050_init+0xc2>
    {
        data = 0;
 8001056:	2300      	movs	r3, #0
 8001058:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &data, 1, 1000);
 800105a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800105e:	9302      	str	r3, [sp, #8]
 8001060:	2301      	movs	r3, #1
 8001062:	9301      	str	r3, [sp, #4]
 8001064:	1dbb      	adds	r3, r7, #6
 8001066:	9300      	str	r3, [sp, #0]
 8001068:	2301      	movs	r3, #1
 800106a:	226b      	movs	r2, #107	@ 0x6b
 800106c:	21d0      	movs	r1, #208	@ 0xd0
 800106e:	4823      	ldr	r0, [pc, #140]	@ (80010fc <MPU6050_init+0xcc>)
 8001070:	f002 f9dc 	bl	800342c <HAL_I2C_Mem_Write>
        HAL_Delay(100);
 8001074:	2064      	movs	r0, #100	@ 0x64
 8001076:	f000 fecd 	bl	8001e14 <HAL_Delay>

        data = 0x07;
 800107a:	2307      	movs	r3, #7
 800107c:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &data, 1, 1000);
 800107e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001082:	9302      	str	r3, [sp, #8]
 8001084:	2301      	movs	r3, #1
 8001086:	9301      	str	r3, [sp, #4]
 8001088:	1dbb      	adds	r3, r7, #6
 800108a:	9300      	str	r3, [sp, #0]
 800108c:	2301      	movs	r3, #1
 800108e:	2219      	movs	r2, #25
 8001090:	21d0      	movs	r1, #208	@ 0xd0
 8001092:	481a      	ldr	r0, [pc, #104]	@ (80010fc <MPU6050_init+0xcc>)
 8001094:	f002 f9ca 	bl	800342c <HAL_I2C_Mem_Write>

        data = 0x00;
 8001098:	2300      	movs	r3, #0
 800109a:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &data, 1, 1000);
 800109c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010a0:	9302      	str	r3, [sp, #8]
 80010a2:	2301      	movs	r3, #1
 80010a4:	9301      	str	r3, [sp, #4]
 80010a6:	1dbb      	adds	r3, r7, #6
 80010a8:	9300      	str	r3, [sp, #0]
 80010aa:	2301      	movs	r3, #1
 80010ac:	221c      	movs	r2, #28
 80010ae:	21d0      	movs	r1, #208	@ 0xd0
 80010b0:	4812      	ldr	r0, [pc, #72]	@ (80010fc <MPU6050_init+0xcc>)
 80010b2:	f002 f9bb 	bl	800342c <HAL_I2C_Mem_Write>

        data = 0x00;
 80010b6:	2300      	movs	r3, #0
 80010b8:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &data, 1, 1000);
 80010ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010be:	9302      	str	r3, [sp, #8]
 80010c0:	2301      	movs	r3, #1
 80010c2:	9301      	str	r3, [sp, #4]
 80010c4:	1dbb      	adds	r3, r7, #6
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	2301      	movs	r3, #1
 80010ca:	221b      	movs	r2, #27
 80010cc:	21d0      	movs	r1, #208	@ 0xd0
 80010ce:	480b      	ldr	r0, [pc, #44]	@ (80010fc <MPU6050_init+0xcc>)
 80010d0:	f002 f9ac 	bl	800342c <HAL_I2C_Mem_Write>

        data = 0x03;
 80010d4:	2303      	movs	r3, #3
 80010d6:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x1A, 1, &data, 1, 1000);
 80010d8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010dc:	9302      	str	r3, [sp, #8]
 80010de:	2301      	movs	r3, #1
 80010e0:	9301      	str	r3, [sp, #4]
 80010e2:	1dbb      	adds	r3, r7, #6
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2301      	movs	r3, #1
 80010e8:	221a      	movs	r2, #26
 80010ea:	21d0      	movs	r1, #208	@ 0xd0
 80010ec:	4803      	ldr	r0, [pc, #12]	@ (80010fc <MPU6050_init+0xcc>)
 80010ee:	f002 f99d 	bl	800342c <HAL_I2C_Mem_Write>

    }
}
 80010f2:	bf00      	nop
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	200003d4 	.word	0x200003d4

08001100 <MPU6050_Read_Values>:

void MPU6050_Read_Values(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af02      	add	r7, sp, #8

    HAL_I2C_Mem_Read_DMA(&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, DMA_Buffer, 14);
 8001106:	230e      	movs	r3, #14
 8001108:	9301      	str	r3, [sp, #4]
 800110a:	4b05      	ldr	r3, [pc, #20]	@ (8001120 <MPU6050_Read_Values+0x20>)
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	2301      	movs	r3, #1
 8001110:	223b      	movs	r2, #59	@ 0x3b
 8001112:	21d0      	movs	r1, #208	@ 0xd0
 8001114:	4803      	ldr	r0, [pc, #12]	@ (8001124 <MPU6050_Read_Values+0x24>)
 8001116:	f002 fcb5 	bl	8003a84 <HAL_I2C_Mem_Read_DMA>

}
 800111a:	bf00      	nop
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20000364 	.word	0x20000364
 8001124:	200003d4 	.word	0x200003d4

08001128 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a74      	ldr	r2, [pc, #464]	@ (8001308 <HAL_I2C_MemRxCpltCallback+0x1e0>)
 8001136:	4293      	cmp	r3, r2
 8001138:	f040 80db 	bne.w	80012f2 <HAL_I2C_MemRxCpltCallback+0x1ca>
    {
    Accel_X_RAW = (int16_t)(DMA_Buffer[0] << 8 | DMA_Buffer[1]);
 800113c:	4b73      	ldr	r3, [pc, #460]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	b21b      	sxth	r3, r3
 8001142:	021b      	lsls	r3, r3, #8
 8001144:	b21a      	sxth	r2, r3
 8001146:	4b71      	ldr	r3, [pc, #452]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 8001148:	785b      	ldrb	r3, [r3, #1]
 800114a:	b21b      	sxth	r3, r3
 800114c:	4313      	orrs	r3, r2
 800114e:	b21a      	sxth	r2, r3
 8001150:	4b6f      	ldr	r3, [pc, #444]	@ (8001310 <HAL_I2C_MemRxCpltCallback+0x1e8>)
 8001152:	801a      	strh	r2, [r3, #0]
    Accel_Y_RAW = (int16_t)(DMA_Buffer[2] << 8 | DMA_Buffer[3]);
 8001154:	4b6d      	ldr	r3, [pc, #436]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 8001156:	789b      	ldrb	r3, [r3, #2]
 8001158:	b21b      	sxth	r3, r3
 800115a:	021b      	lsls	r3, r3, #8
 800115c:	b21a      	sxth	r2, r3
 800115e:	4b6b      	ldr	r3, [pc, #428]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 8001160:	78db      	ldrb	r3, [r3, #3]
 8001162:	b21b      	sxth	r3, r3
 8001164:	4313      	orrs	r3, r2
 8001166:	b21a      	sxth	r2, r3
 8001168:	4b6a      	ldr	r3, [pc, #424]	@ (8001314 <HAL_I2C_MemRxCpltCallback+0x1ec>)
 800116a:	801a      	strh	r2, [r3, #0]
    Accel_Z_RAW = (int16_t)(DMA_Buffer[4] << 8 | DMA_Buffer[5]);
 800116c:	4b67      	ldr	r3, [pc, #412]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 800116e:	791b      	ldrb	r3, [r3, #4]
 8001170:	b21b      	sxth	r3, r3
 8001172:	021b      	lsls	r3, r3, #8
 8001174:	b21a      	sxth	r2, r3
 8001176:	4b65      	ldr	r3, [pc, #404]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 8001178:	795b      	ldrb	r3, [r3, #5]
 800117a:	b21b      	sxth	r3, r3
 800117c:	4313      	orrs	r3, r2
 800117e:	b21a      	sxth	r2, r3
 8001180:	4b65      	ldr	r3, [pc, #404]	@ (8001318 <HAL_I2C_MemRxCpltCallback+0x1f0>)
 8001182:	801a      	strh	r2, [r3, #0]
    Gyro_X_RAW = (int16_t)(DMA_Buffer[8] << 8 | DMA_Buffer[9]);
 8001184:	4b61      	ldr	r3, [pc, #388]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 8001186:	7a1b      	ldrb	r3, [r3, #8]
 8001188:	b21b      	sxth	r3, r3
 800118a:	021b      	lsls	r3, r3, #8
 800118c:	b21a      	sxth	r2, r3
 800118e:	4b5f      	ldr	r3, [pc, #380]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 8001190:	7a5b      	ldrb	r3, [r3, #9]
 8001192:	b21b      	sxth	r3, r3
 8001194:	4313      	orrs	r3, r2
 8001196:	b21a      	sxth	r2, r3
 8001198:	4b60      	ldr	r3, [pc, #384]	@ (800131c <HAL_I2C_MemRxCpltCallback+0x1f4>)
 800119a:	801a      	strh	r2, [r3, #0]
    Gyro_Y_RAW = (int16_t)(DMA_Buffer[10] << 8 | DMA_Buffer[11]);
 800119c:	4b5b      	ldr	r3, [pc, #364]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 800119e:	7a9b      	ldrb	r3, [r3, #10]
 80011a0:	b21b      	sxth	r3, r3
 80011a2:	021b      	lsls	r3, r3, #8
 80011a4:	b21a      	sxth	r2, r3
 80011a6:	4b59      	ldr	r3, [pc, #356]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 80011a8:	7adb      	ldrb	r3, [r3, #11]
 80011aa:	b21b      	sxth	r3, r3
 80011ac:	4313      	orrs	r3, r2
 80011ae:	b21a      	sxth	r2, r3
 80011b0:	4b5b      	ldr	r3, [pc, #364]	@ (8001320 <HAL_I2C_MemRxCpltCallback+0x1f8>)
 80011b2:	801a      	strh	r2, [r3, #0]
    Gyro_Z_RAW = (int16_t)(DMA_Buffer[12] << 8 | DMA_Buffer[13]);
 80011b4:	4b55      	ldr	r3, [pc, #340]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 80011b6:	7b1b      	ldrb	r3, [r3, #12]
 80011b8:	b21b      	sxth	r3, r3
 80011ba:	021b      	lsls	r3, r3, #8
 80011bc:	b21a      	sxth	r2, r3
 80011be:	4b53      	ldr	r3, [pc, #332]	@ (800130c <HAL_I2C_MemRxCpltCallback+0x1e4>)
 80011c0:	7b5b      	ldrb	r3, [r3, #13]
 80011c2:	b21b      	sxth	r3, r3
 80011c4:	4313      	orrs	r3, r2
 80011c6:	b21a      	sxth	r2, r3
 80011c8:	4b56      	ldr	r3, [pc, #344]	@ (8001324 <HAL_I2C_MemRxCpltCallback+0x1fc>)
 80011ca:	801a      	strh	r2, [r3, #0]

    Ax = Accel_X_RAW * 100.0 / 16384.0;
 80011cc:	4b50      	ldr	r3, [pc, #320]	@ (8001310 <HAL_I2C_MemRxCpltCallback+0x1e8>)
 80011ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff f9ae 	bl	8000534 <__aeabi_i2d>
 80011d8:	f04f 0200 	mov.w	r2, #0
 80011dc:	4b52      	ldr	r3, [pc, #328]	@ (8001328 <HAL_I2C_MemRxCpltCallback+0x200>)
 80011de:	f7ff fa13 	bl	8000608 <__aeabi_dmul>
 80011e2:	4602      	mov	r2, r0
 80011e4:	460b      	mov	r3, r1
 80011e6:	4610      	mov	r0, r2
 80011e8:	4619      	mov	r1, r3
 80011ea:	f04f 0200 	mov.w	r2, #0
 80011ee:	4b4f      	ldr	r3, [pc, #316]	@ (800132c <HAL_I2C_MemRxCpltCallback+0x204>)
 80011f0:	f7ff fb34 	bl	800085c <__aeabi_ddiv>
 80011f4:	4602      	mov	r2, r0
 80011f6:	460b      	mov	r3, r1
 80011f8:	4610      	mov	r0, r2
 80011fa:	4619      	mov	r1, r3
 80011fc:	f7ff fcfc 	bl	8000bf8 <__aeabi_d2f>
 8001200:	4603      	mov	r3, r0
 8001202:	4a4b      	ldr	r2, [pc, #300]	@ (8001330 <HAL_I2C_MemRxCpltCallback+0x208>)
 8001204:	6013      	str	r3, [r2, #0]
    Ay = Accel_Y_RAW * 100.0 / 16384.0;
 8001206:	4b43      	ldr	r3, [pc, #268]	@ (8001314 <HAL_I2C_MemRxCpltCallback+0x1ec>)
 8001208:	f9b3 3000 	ldrsh.w	r3, [r3]
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff f991 	bl	8000534 <__aeabi_i2d>
 8001212:	f04f 0200 	mov.w	r2, #0
 8001216:	4b44      	ldr	r3, [pc, #272]	@ (8001328 <HAL_I2C_MemRxCpltCallback+0x200>)
 8001218:	f7ff f9f6 	bl	8000608 <__aeabi_dmul>
 800121c:	4602      	mov	r2, r0
 800121e:	460b      	mov	r3, r1
 8001220:	4610      	mov	r0, r2
 8001222:	4619      	mov	r1, r3
 8001224:	f04f 0200 	mov.w	r2, #0
 8001228:	4b40      	ldr	r3, [pc, #256]	@ (800132c <HAL_I2C_MemRxCpltCallback+0x204>)
 800122a:	f7ff fb17 	bl	800085c <__aeabi_ddiv>
 800122e:	4602      	mov	r2, r0
 8001230:	460b      	mov	r3, r1
 8001232:	4610      	mov	r0, r2
 8001234:	4619      	mov	r1, r3
 8001236:	f7ff fcdf 	bl	8000bf8 <__aeabi_d2f>
 800123a:	4603      	mov	r3, r0
 800123c:	4a3d      	ldr	r2, [pc, #244]	@ (8001334 <HAL_I2C_MemRxCpltCallback+0x20c>)
 800123e:	6013      	str	r3, [r2, #0]
    Az = Accel_Z_RAW * 100.0 / 16384.0;
 8001240:	4b35      	ldr	r3, [pc, #212]	@ (8001318 <HAL_I2C_MemRxCpltCallback+0x1f0>)
 8001242:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff f974 	bl	8000534 <__aeabi_i2d>
 800124c:	f04f 0200 	mov.w	r2, #0
 8001250:	4b35      	ldr	r3, [pc, #212]	@ (8001328 <HAL_I2C_MemRxCpltCallback+0x200>)
 8001252:	f7ff f9d9 	bl	8000608 <__aeabi_dmul>
 8001256:	4602      	mov	r2, r0
 8001258:	460b      	mov	r3, r1
 800125a:	4610      	mov	r0, r2
 800125c:	4619      	mov	r1, r3
 800125e:	f04f 0200 	mov.w	r2, #0
 8001262:	4b32      	ldr	r3, [pc, #200]	@ (800132c <HAL_I2C_MemRxCpltCallback+0x204>)
 8001264:	f7ff fafa 	bl	800085c <__aeabi_ddiv>
 8001268:	4602      	mov	r2, r0
 800126a:	460b      	mov	r3, r1
 800126c:	4610      	mov	r0, r2
 800126e:	4619      	mov	r1, r3
 8001270:	f7ff fcc2 	bl	8000bf8 <__aeabi_d2f>
 8001274:	4603      	mov	r3, r0
 8001276:	4a30      	ldr	r2, [pc, #192]	@ (8001338 <HAL_I2C_MemRxCpltCallback+0x210>)
 8001278:	6013      	str	r3, [r2, #0]
    Gx = Gyro_X_RAW / 131.0;
 800127a:	4b28      	ldr	r3, [pc, #160]	@ (800131c <HAL_I2C_MemRxCpltCallback+0x1f4>)
 800127c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff f957 	bl	8000534 <__aeabi_i2d>
 8001286:	a31e      	add	r3, pc, #120	@ (adr r3, 8001300 <HAL_I2C_MemRxCpltCallback+0x1d8>)
 8001288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800128c:	f7ff fae6 	bl	800085c <__aeabi_ddiv>
 8001290:	4602      	mov	r2, r0
 8001292:	460b      	mov	r3, r1
 8001294:	4610      	mov	r0, r2
 8001296:	4619      	mov	r1, r3
 8001298:	f7ff fcae 	bl	8000bf8 <__aeabi_d2f>
 800129c:	4603      	mov	r3, r0
 800129e:	4a27      	ldr	r2, [pc, #156]	@ (800133c <HAL_I2C_MemRxCpltCallback+0x214>)
 80012a0:	6013      	str	r3, [r2, #0]
    Gy = Gyro_Y_RAW / 131.0;
 80012a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001320 <HAL_I2C_MemRxCpltCallback+0x1f8>)
 80012a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff f943 	bl	8000534 <__aeabi_i2d>
 80012ae:	a314      	add	r3, pc, #80	@ (adr r3, 8001300 <HAL_I2C_MemRxCpltCallback+0x1d8>)
 80012b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b4:	f7ff fad2 	bl	800085c <__aeabi_ddiv>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	4610      	mov	r0, r2
 80012be:	4619      	mov	r1, r3
 80012c0:	f7ff fc9a 	bl	8000bf8 <__aeabi_d2f>
 80012c4:	4603      	mov	r3, r0
 80012c6:	4a1e      	ldr	r2, [pc, #120]	@ (8001340 <HAL_I2C_MemRxCpltCallback+0x218>)
 80012c8:	6013      	str	r3, [r2, #0]
    Gz = Gyro_Z_RAW / 131.0;
 80012ca:	4b16      	ldr	r3, [pc, #88]	@ (8001324 <HAL_I2C_MemRxCpltCallback+0x1fc>)
 80012cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff f92f 	bl	8000534 <__aeabi_i2d>
 80012d6:	a30a      	add	r3, pc, #40	@ (adr r3, 8001300 <HAL_I2C_MemRxCpltCallback+0x1d8>)
 80012d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012dc:	f7ff fabe 	bl	800085c <__aeabi_ddiv>
 80012e0:	4602      	mov	r2, r0
 80012e2:	460b      	mov	r3, r1
 80012e4:	4610      	mov	r0, r2
 80012e6:	4619      	mov	r1, r3
 80012e8:	f7ff fc86 	bl	8000bf8 <__aeabi_d2f>
 80012ec:	4603      	mov	r3, r0
 80012ee:	4a15      	ldr	r2, [pc, #84]	@ (8001344 <HAL_I2C_MemRxCpltCallback+0x21c>)
 80012f0:	6013      	str	r3, [r2, #0]
    }
}
 80012f2:	bf00      	nop
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	f3af 8000 	nop.w
 8001300:	00000000 	.word	0x00000000
 8001304:	40606000 	.word	0x40606000
 8001308:	40005400 	.word	0x40005400
 800130c:	20000364 	.word	0x20000364
 8001310:	20000358 	.word	0x20000358
 8001314:	2000035a 	.word	0x2000035a
 8001318:	2000035c 	.word	0x2000035c
 800131c:	2000035e 	.word	0x2000035e
 8001320:	20000360 	.word	0x20000360
 8001324:	20000362 	.word	0x20000362
 8001328:	40590000 	.word	0x40590000
 800132c:	40d00000 	.word	0x40d00000
 8001330:	20000374 	.word	0x20000374
 8001334:	20000378 	.word	0x20000378
 8001338:	2000037c 	.word	0x2000037c
 800133c:	20000380 	.word	0x20000380
 8001340:	20000384 	.word	0x20000384
 8001344:	20000388 	.word	0x20000388

08001348 <sendReportMouse>:
}keyboardReport;

mouseReport reportData = {0x01, 0, 0, 0, 0};
keyboardReport reportData2 = {0x02, 0, 0, 0, 0, 0, 0, 0, 0};

void sendReportMouse(uint8_t buttons, int8_t x, int8_t y, int8_t scroll) {
 8001348:	b590      	push	{r4, r7, lr}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	4604      	mov	r4, r0
 8001350:	4608      	mov	r0, r1
 8001352:	4611      	mov	r1, r2
 8001354:	461a      	mov	r2, r3
 8001356:	4623      	mov	r3, r4
 8001358:	71fb      	strb	r3, [r7, #7]
 800135a:	4603      	mov	r3, r0
 800135c:	71bb      	strb	r3, [r7, #6]
 800135e:	460b      	mov	r3, r1
 8001360:	717b      	strb	r3, [r7, #5]
 8001362:	4613      	mov	r3, r2
 8001364:	713b      	strb	r3, [r7, #4]


	reportData.buttonStatus = buttons;
 8001366:	4a0c      	ldr	r2, [pc, #48]	@ (8001398 <sendReportMouse+0x50>)
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	7053      	strb	r3, [r2, #1]
	reportData.xMovement = x;
 800136c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001370:	b21a      	sxth	r2, r3
 8001372:	4b09      	ldr	r3, [pc, #36]	@ (8001398 <sendReportMouse+0x50>)
 8001374:	805a      	strh	r2, [r3, #2]
	reportData.yMovement = y;
 8001376:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800137a:	b21a      	sxth	r2, r3
 800137c:	4b06      	ldr	r3, [pc, #24]	@ (8001398 <sendReportMouse+0x50>)
 800137e:	809a      	strh	r2, [r3, #4]
	reportData.scroll = scroll;
 8001380:	4a05      	ldr	r2, [pc, #20]	@ (8001398 <sendReportMouse+0x50>)
 8001382:	793b      	ldrb	r3, [r7, #4]
 8001384:	7193      	strb	r3, [r2, #6]


    USBD_HID_SendReport(&hUsbDeviceFS, (uint8_t*)&reportData, sizeof(mouseReport));
 8001386:	2208      	movs	r2, #8
 8001388:	4903      	ldr	r1, [pc, #12]	@ (8001398 <sendReportMouse+0x50>)
 800138a:	4804      	ldr	r0, [pc, #16]	@ (800139c <sendReportMouse+0x54>)
 800138c:	f008 fa4a 	bl	8009824 <USBD_HID_SendReport>
}
 8001390:	bf00      	nop
 8001392:	370c      	adds	r7, #12
 8001394:	46bd      	mov	sp, r7
 8001396:	bd90      	pop	{r4, r7, pc}
 8001398:	20000000 	.word	0x20000000
 800139c:	20000494 	.word	0x20000494

080013a0 <sendReportKey>:

void sendReportKey(uint8_t key){
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	4603      	mov	r3, r0
 80013a8:	71fb      	strb	r3, [r7, #7]
	reportData2.modifiers = 0x0;
 80013aa:	4b07      	ldr	r3, [pc, #28]	@ (80013c8 <sendReportKey+0x28>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	705a      	strb	r2, [r3, #1]
	reportData2.key1 = key;
 80013b0:	4a05      	ldr	r2, [pc, #20]	@ (80013c8 <sendReportKey+0x28>)
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	70d3      	strb	r3, [r2, #3]
	USBD_HID_SendReport(&hUsbDeviceFS, (uint8_t*)&reportData2, sizeof(keyboardReport));
 80013b6:	2209      	movs	r2, #9
 80013b8:	4903      	ldr	r1, [pc, #12]	@ (80013c8 <sendReportKey+0x28>)
 80013ba:	4804      	ldr	r0, [pc, #16]	@ (80013cc <sendReportKey+0x2c>)
 80013bc:	f008 fa32 	bl	8009824 <USBD_HID_SendReport>
}
 80013c0:	bf00      	nop
 80013c2:	3708      	adds	r7, #8
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	20000008 	.word	0x20000008
 80013cc:	20000494 	.word	0x20000494

080013d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b092      	sub	sp, #72	@ 0x48
 80013d4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013d6:	f000 fcab 	bl	8001d30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013da:	f000 f8f1 	bl	80015c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013de:	f000 f9f7 	bl	80017d0 <MX_GPIO_Init>
  MX_DMA_Init();
 80013e2:	f000 f9d5 	bl	8001790 <MX_DMA_Init>
  MX_I2C1_Init();
 80013e6:	f000 f9a5 	bl	8001734 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 80013ea:	f009 fdbd 	bl	800af68 <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 80013ee:	f000 f94f 	bl	8001690 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  MPU6050_init();
 80013f2:	f7ff fe1d 	bl	8001030 <MPU6050_init>
  extern float Gy, Gz;
  int buttonStatus = 0;
 80013f6:	2300      	movs	r3, #0
 80013f8:	647b      	str	r3, [r7, #68]	@ 0x44


  int scrollStatus = 0;
 80013fa:	2300      	movs	r3, #0
 80013fc:	643b      	str	r3, [r7, #64]	@ 0x40
  int prevKeyStatus = 0;
 80013fe:	2300      	movs	r3, #0
 8001400:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  MPU6050_Read_Values();
 8001402:	f7ff fe7d 	bl	8001100 <MPU6050_Read_Values>
	  HAL_ADC_Start(&hadc1);
 8001406:	4868      	ldr	r0, [pc, #416]	@ (80015a8 <main+0x1d8>)
 8001408:	f000 fd6c 	bl	8001ee4 <HAL_ADC_Start>
	  int leftClickStatus = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10);
 800140c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001410:	4866      	ldr	r0, [pc, #408]	@ (80015ac <main+0x1dc>)
 8001412:	f001 fe99 	bl	8003148 <HAL_GPIO_ReadPin>
 8001416:	4603      	mov	r3, r0
 8001418:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  int bKeyStatus = HAL_GPIO_ReadPin(GPIOB ,GPIO_PIN_10);
 800141a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800141e:	4864      	ldr	r0, [pc, #400]	@ (80015b0 <main+0x1e0>)
 8001420:	f001 fe92 	bl	8003148 <HAL_GPIO_ReadPin>
 8001424:	4603      	mov	r3, r0
 8001426:	62bb      	str	r3, [r7, #40]	@ 0x28
	  int precisionMode = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7);
 8001428:	2180      	movs	r1, #128	@ 0x80
 800142a:	4860      	ldr	r0, [pc, #384]	@ (80015ac <main+0x1dc>)
 800142c:	f001 fe8c 	bl	8003148 <HAL_GPIO_ReadPin>
 8001430:	4603      	mov	r3, r0
 8001432:	627b      	str	r3, [r7, #36]	@ 0x24
	  int reset = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 8001434:	2140      	movs	r1, #64	@ 0x40
 8001436:	485d      	ldr	r0, [pc, #372]	@ (80015ac <main+0x1dc>)
 8001438:	f001 fe86 	bl	8003148 <HAL_GPIO_ReadPin>
 800143c:	4603      	mov	r3, r0
 800143e:	623b      	str	r3, [r7, #32]
	  int quickMode = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5);
 8001440:	2120      	movs	r1, #32
 8001442:	485a      	ldr	r0, [pc, #360]	@ (80015ac <main+0x1dc>)
 8001444:	f001 fe80 	bl	8003148 <HAL_GPIO_ReadPin>
 8001448:	4603      	mov	r3, r0
 800144a:	61fb      	str	r3, [r7, #28]
	  int scroll = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1);
 800144c:	2102      	movs	r1, #2
 800144e:	4858      	ldr	r0, [pc, #352]	@ (80015b0 <main+0x1e0>)
 8001450:	f001 fe7a 	bl	8003148 <HAL_GPIO_ReadPin>
 8001454:	4603      	mov	r3, r0
 8001456:	61bb      	str	r3, [r7, #24]
	  int escKeyStatus = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2);
 8001458:	2104      	movs	r1, #4
 800145a:	4855      	ldr	r0, [pc, #340]	@ (80015b0 <main+0x1e0>)
 800145c:	f001 fe74 	bl	8003148 <HAL_GPIO_ReadPin>
 8001460:	4603      	mov	r3, r0
 8001462:	617b      	str	r3, [r7, #20]
	  float sensitivity = HAL_ADC_GetValue(&hadc1);
 8001464:	4850      	ldr	r0, [pc, #320]	@ (80015a8 <main+0x1d8>)
 8001466:	f000 fdf1 	bl	800204c <HAL_ADC_GetValue>
 800146a:	ee07 0a90 	vmov	s15, r0
 800146e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001472:	edc7 7a04 	vstr	s15, [r7, #16]
	  float sens = 3 + ((sensitivity/4096)*10);
 8001476:	ed97 7a04 	vldr	s14, [r7, #16]
 800147a:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80015b4 <main+0x1e4>
 800147e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001482:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001486:	ee67 7a87 	vmul.f32	s15, s15, s14
 800148a:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 800148e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001492:	edc7 7a03 	vstr	s15, [r7, #12]

	  float Gz1 = Gz*10 / sens;
 8001496:	4b48      	ldr	r3, [pc, #288]	@ (80015b8 <main+0x1e8>)
 8001498:	edd3 7a00 	vldr	s15, [r3]
 800149c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80014a0:	ee67 6a87 	vmul.f32	s13, s15, s14
 80014a4:	ed97 7a03 	vldr	s14, [r7, #12]
 80014a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014ac:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	  float Gy1 = Gy*10 / sens;
 80014b0:	4b42      	ldr	r3, [pc, #264]	@ (80015bc <main+0x1ec>)
 80014b2:	edd3 7a00 	vldr	s15, [r3]
 80014b6:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80014ba:	ee67 6a87 	vmul.f32	s13, s15, s14
 80014be:	ed97 7a03 	vldr	s14, [r7, #12]
 80014c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014c6:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34


	  if(leftClickStatus == 0){
 80014ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d102      	bne.n	80014d6 <main+0x106>
		 buttonStatus = 0x01;
 80014d0:	2301      	movs	r3, #1
 80014d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80014d4:	e001      	b.n	80014da <main+0x10a>
	  } else {
		  buttonStatus = 0x00;
 80014d6:	2300      	movs	r3, #0
 80014d8:	647b      	str	r3, [r7, #68]	@ 0x44
	  }

	  if(scroll == 0){
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d102      	bne.n	80014e6 <main+0x116>
		  scrollStatus = 2;
 80014e0:	2302      	movs	r3, #2
 80014e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80014e4:	e001      	b.n	80014ea <main+0x11a>
	  } else {
		  scrollStatus = 0;
 80014e6:	2300      	movs	r3, #0
 80014e8:	643b      	str	r3, [r7, #64]	@ 0x40
	  }

	  if(precisionMode == 0){
 80014ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d110      	bne.n	8001512 <main+0x142>
		  Gy1 = Gy1*0.5;
 80014f0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80014f4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80014f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014fc:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		  Gz1 = Gz1*0.5;
 8001500:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001504:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001508:	ee67 7a87 	vmul.f32	s15, s15, s14
 800150c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 8001510:	e018      	b.n	8001544 <main+0x174>
	  }
	  else if(reset == 0){
 8001512:	6a3b      	ldr	r3, [r7, #32]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d106      	bne.n	8001526 <main+0x156>
		  Gy1 = 0;
 8001518:	f04f 0300 	mov.w	r3, #0
 800151c:	637b      	str	r3, [r7, #52]	@ 0x34
		  Gz1 = 0;
 800151e:	f04f 0300 	mov.w	r3, #0
 8001522:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001524:	e00e      	b.n	8001544 <main+0x174>
	  }
	  else if(quickMode == 0){
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d10b      	bne.n	8001544 <main+0x174>
		  Gy1 = 2*Gy1;
 800152c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001530:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001534:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		  Gz1 = 2*Gz1;
 8001538:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800153c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001540:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	  }




	  int currentKeyToPress = 0; // Default to "Release All"
 8001544:	2300      	movs	r3, #0
 8001546:	633b      	str	r3, [r7, #48]	@ 0x30
	  if (bKeyStatus == 0){
 8001548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800154a:	2b00      	cmp	r3, #0
 800154c:	d102      	bne.n	8001554 <main+0x184>
		  currentKeyToPress = 0x05;
 800154e:	2305      	movs	r3, #5
 8001550:	633b      	str	r3, [r7, #48]	@ 0x30
 8001552:	e004      	b.n	800155e <main+0x18e>
	  }
	  else if (escKeyStatus == 0) {
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d101      	bne.n	800155e <main+0x18e>
		  currentKeyToPress = 0x29;
 800155a:	2329      	movs	r3, #41	@ 0x29
 800155c:	633b      	str	r3, [r7, #48]	@ 0x30
	  }

	  // 2. Send Key Report ONLY if the state changed (Press or Release)
	  if (currentKeyToPress != prevKeyStatus) {
 800155e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001560:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001562:	429a      	cmp	r2, r3
 8001564:	d006      	beq.n	8001574 <main+0x1a4>
	      sendReportKey(currentKeyToPress); // This handles both Press AND Release (0)
 8001566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001568:	b2db      	uxtb	r3, r3
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff ff18 	bl	80013a0 <sendReportKey>
	      prevKeyStatus = currentKeyToPress;
 8001570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001572:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  }



	  sendReportMouse(buttonStatus, -Gz1, Gy1, scrollStatus);
 8001574:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001576:	b2d8      	uxtb	r0, r3
 8001578:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800157c:	eef1 7a67 	vneg.f32	s15, s15
 8001580:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001584:	edc7 7a01 	vstr	s15, [r7, #4]
 8001588:	793b      	ldrb	r3, [r7, #4]
 800158a:	b259      	sxtb	r1, r3
 800158c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001590:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001594:	edc7 7a01 	vstr	s15, [r7, #4]
 8001598:	793b      	ldrb	r3, [r7, #4]
 800159a:	b25a      	sxtb	r2, r3
 800159c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800159e:	b25b      	sxtb	r3, r3
 80015a0:	f7ff fed2 	bl	8001348 <sendReportMouse>
  {
 80015a4:	e72d      	b.n	8001402 <main+0x32>
 80015a6:	bf00      	nop
 80015a8:	2000038c 	.word	0x2000038c
 80015ac:	40020000 	.word	0x40020000
 80015b0:	40020400 	.word	0x40020400
 80015b4:	45800000 	.word	0x45800000
 80015b8:	20000388 	.word	0x20000388
 80015bc:	20000384 	.word	0x20000384

080015c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b094      	sub	sp, #80	@ 0x50
 80015c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015c6:	f107 0320 	add.w	r3, r7, #32
 80015ca:	2230      	movs	r2, #48	@ 0x30
 80015cc:	2100      	movs	r1, #0
 80015ce:	4618      	mov	r0, r3
 80015d0:	f00b f889 	bl	800c6e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015d4:	f107 030c 	add.w	r3, r7, #12
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	609a      	str	r2, [r3, #8]
 80015e0:	60da      	str	r2, [r3, #12]
 80015e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015e4:	2300      	movs	r3, #0
 80015e6:	60bb      	str	r3, [r7, #8]
 80015e8:	4b27      	ldr	r3, [pc, #156]	@ (8001688 <SystemClock_Config+0xc8>)
 80015ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ec:	4a26      	ldr	r2, [pc, #152]	@ (8001688 <SystemClock_Config+0xc8>)
 80015ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80015f4:	4b24      	ldr	r3, [pc, #144]	@ (8001688 <SystemClock_Config+0xc8>)
 80015f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015fc:	60bb      	str	r3, [r7, #8]
 80015fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001600:	2300      	movs	r3, #0
 8001602:	607b      	str	r3, [r7, #4]
 8001604:	4b21      	ldr	r3, [pc, #132]	@ (800168c <SystemClock_Config+0xcc>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a20      	ldr	r2, [pc, #128]	@ (800168c <SystemClock_Config+0xcc>)
 800160a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800160e:	6013      	str	r3, [r2, #0]
 8001610:	4b1e      	ldr	r3, [pc, #120]	@ (800168c <SystemClock_Config+0xcc>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001618:	607b      	str	r3, [r7, #4]
 800161a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800161c:	2301      	movs	r3, #1
 800161e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001620:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001624:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001626:	2302      	movs	r3, #2
 8001628:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800162a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800162e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001630:	2319      	movs	r3, #25
 8001632:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001634:	23c0      	movs	r3, #192	@ 0xc0
 8001636:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001638:	2302      	movs	r3, #2
 800163a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800163c:	2304      	movs	r3, #4
 800163e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001640:	f107 0320 	add.w	r3, r7, #32
 8001644:	4618      	mov	r0, r3
 8001646:	f005 ffa5 	bl	8007594 <HAL_RCC_OscConfig>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001650:	f000 f918 	bl	8001884 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001654:	230f      	movs	r3, #15
 8001656:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001658:	2302      	movs	r3, #2
 800165a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800165c:	2300      	movs	r3, #0
 800165e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001660:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001664:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001666:	2300      	movs	r3, #0
 8001668:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800166a:	f107 030c 	add.w	r3, r7, #12
 800166e:	2103      	movs	r1, #3
 8001670:	4618      	mov	r0, r3
 8001672:	f006 fa07 	bl	8007a84 <HAL_RCC_ClockConfig>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800167c:	f000 f902 	bl	8001884 <Error_Handler>
  }
}
 8001680:	bf00      	nop
 8001682:	3750      	adds	r7, #80	@ 0x50
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	40023800 	.word	0x40023800
 800168c:	40007000 	.word	0x40007000

08001690 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001696:	463b      	mov	r3, r7
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	605a      	str	r2, [r3, #4]
 800169e:	609a      	str	r2, [r3, #8]
 80016a0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80016a2:	4b21      	ldr	r3, [pc, #132]	@ (8001728 <MX_ADC1_Init+0x98>)
 80016a4:	4a21      	ldr	r2, [pc, #132]	@ (800172c <MX_ADC1_Init+0x9c>)
 80016a6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80016a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001728 <MX_ADC1_Init+0x98>)
 80016aa:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80016ae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001728 <MX_ADC1_Init+0x98>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80016b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001728 <MX_ADC1_Init+0x98>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80016bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001728 <MX_ADC1_Init+0x98>)
 80016be:	2200      	movs	r2, #0
 80016c0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80016c2:	4b19      	ldr	r3, [pc, #100]	@ (8001728 <MX_ADC1_Init+0x98>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80016ca:	4b17      	ldr	r3, [pc, #92]	@ (8001728 <MX_ADC1_Init+0x98>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016d0:	4b15      	ldr	r3, [pc, #84]	@ (8001728 <MX_ADC1_Init+0x98>)
 80016d2:	4a17      	ldr	r2, [pc, #92]	@ (8001730 <MX_ADC1_Init+0xa0>)
 80016d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016d6:	4b14      	ldr	r3, [pc, #80]	@ (8001728 <MX_ADC1_Init+0x98>)
 80016d8:	2200      	movs	r2, #0
 80016da:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80016dc:	4b12      	ldr	r3, [pc, #72]	@ (8001728 <MX_ADC1_Init+0x98>)
 80016de:	2201      	movs	r2, #1
 80016e0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80016e2:	4b11      	ldr	r3, [pc, #68]	@ (8001728 <MX_ADC1_Init+0x98>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001728 <MX_ADC1_Init+0x98>)
 80016ec:	2201      	movs	r2, #1
 80016ee:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016f0:	480d      	ldr	r0, [pc, #52]	@ (8001728 <MX_ADC1_Init+0x98>)
 80016f2:	f000 fbb3 	bl	8001e5c <HAL_ADC_Init>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80016fc:	f000 f8c2 	bl	8001884 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001700:	2301      	movs	r3, #1
 8001702:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001704:	2301      	movs	r3, #1
 8001706:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001708:	2300      	movs	r3, #0
 800170a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800170c:	463b      	mov	r3, r7
 800170e:	4619      	mov	r1, r3
 8001710:	4805      	ldr	r0, [pc, #20]	@ (8001728 <MX_ADC1_Init+0x98>)
 8001712:	f000 fca9 	bl	8002068 <HAL_ADC_ConfigChannel>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800171c:	f000 f8b2 	bl	8001884 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001720:	bf00      	nop
 8001722:	3710      	adds	r7, #16
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	2000038c 	.word	0x2000038c
 800172c:	40012000 	.word	0x40012000
 8001730:	0f000001 	.word	0x0f000001

08001734 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001738:	4b12      	ldr	r3, [pc, #72]	@ (8001784 <MX_I2C1_Init+0x50>)
 800173a:	4a13      	ldr	r2, [pc, #76]	@ (8001788 <MX_I2C1_Init+0x54>)
 800173c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800173e:	4b11      	ldr	r3, [pc, #68]	@ (8001784 <MX_I2C1_Init+0x50>)
 8001740:	4a12      	ldr	r2, [pc, #72]	@ (800178c <MX_I2C1_Init+0x58>)
 8001742:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001744:	4b0f      	ldr	r3, [pc, #60]	@ (8001784 <MX_I2C1_Init+0x50>)
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800174a:	4b0e      	ldr	r3, [pc, #56]	@ (8001784 <MX_I2C1_Init+0x50>)
 800174c:	2200      	movs	r2, #0
 800174e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001750:	4b0c      	ldr	r3, [pc, #48]	@ (8001784 <MX_I2C1_Init+0x50>)
 8001752:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001756:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001758:	4b0a      	ldr	r3, [pc, #40]	@ (8001784 <MX_I2C1_Init+0x50>)
 800175a:	2200      	movs	r2, #0
 800175c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800175e:	4b09      	ldr	r3, [pc, #36]	@ (8001784 <MX_I2C1_Init+0x50>)
 8001760:	2200      	movs	r2, #0
 8001762:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001764:	4b07      	ldr	r3, [pc, #28]	@ (8001784 <MX_I2C1_Init+0x50>)
 8001766:	2200      	movs	r2, #0
 8001768:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800176a:	4b06      	ldr	r3, [pc, #24]	@ (8001784 <MX_I2C1_Init+0x50>)
 800176c:	2200      	movs	r2, #0
 800176e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001770:	4804      	ldr	r0, [pc, #16]	@ (8001784 <MX_I2C1_Init+0x50>)
 8001772:	f001 fd01 	bl	8003178 <HAL_I2C_Init>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800177c:	f000 f882 	bl	8001884 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001780:	bf00      	nop
 8001782:	bd80      	pop	{r7, pc}
 8001784:	200003d4 	.word	0x200003d4
 8001788:	40005400 	.word	0x40005400
 800178c:	00061a80 	.word	0x00061a80

08001790 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	607b      	str	r3, [r7, #4]
 800179a:	4b0c      	ldr	r3, [pc, #48]	@ (80017cc <MX_DMA_Init+0x3c>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179e:	4a0b      	ldr	r2, [pc, #44]	@ (80017cc <MX_DMA_Init+0x3c>)
 80017a0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80017a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a6:	4b09      	ldr	r3, [pc, #36]	@ (80017cc <MX_DMA_Init+0x3c>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017ae:	607b      	str	r3, [r7, #4]
 80017b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80017b2:	2200      	movs	r2, #0
 80017b4:	2100      	movs	r1, #0
 80017b6:	200b      	movs	r0, #11
 80017b8:	f000 ff5f 	bl	800267a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80017bc:	200b      	movs	r0, #11
 80017be:	f000 ff78 	bl	80026b2 <HAL_NVIC_EnableIRQ>

}
 80017c2:	bf00      	nop
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	40023800 	.word	0x40023800

080017d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b088      	sub	sp, #32
 80017d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d6:	f107 030c 	add.w	r3, r7, #12
 80017da:	2200      	movs	r2, #0
 80017dc:	601a      	str	r2, [r3, #0]
 80017de:	605a      	str	r2, [r3, #4]
 80017e0:	609a      	str	r2, [r3, #8]
 80017e2:	60da      	str	r2, [r3, #12]
 80017e4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	60bb      	str	r3, [r7, #8]
 80017ea:	4b23      	ldr	r3, [pc, #140]	@ (8001878 <MX_GPIO_Init+0xa8>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ee:	4a22      	ldr	r2, [pc, #136]	@ (8001878 <MX_GPIO_Init+0xa8>)
 80017f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017f6:	4b20      	ldr	r3, [pc, #128]	@ (8001878 <MX_GPIO_Init+0xa8>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017fe:	60bb      	str	r3, [r7, #8]
 8001800:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001802:	2300      	movs	r3, #0
 8001804:	607b      	str	r3, [r7, #4]
 8001806:	4b1c      	ldr	r3, [pc, #112]	@ (8001878 <MX_GPIO_Init+0xa8>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180a:	4a1b      	ldr	r2, [pc, #108]	@ (8001878 <MX_GPIO_Init+0xa8>)
 800180c:	f043 0301 	orr.w	r3, r3, #1
 8001810:	6313      	str	r3, [r2, #48]	@ 0x30
 8001812:	4b19      	ldr	r3, [pc, #100]	@ (8001878 <MX_GPIO_Init+0xa8>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001816:	f003 0301 	and.w	r3, r3, #1
 800181a:	607b      	str	r3, [r7, #4]
 800181c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800181e:	2300      	movs	r3, #0
 8001820:	603b      	str	r3, [r7, #0]
 8001822:	4b15      	ldr	r3, [pc, #84]	@ (8001878 <MX_GPIO_Init+0xa8>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	4a14      	ldr	r2, [pc, #80]	@ (8001878 <MX_GPIO_Init+0xa8>)
 8001828:	f043 0302 	orr.w	r3, r3, #2
 800182c:	6313      	str	r3, [r2, #48]	@ 0x30
 800182e:	4b12      	ldr	r3, [pc, #72]	@ (8001878 <MX_GPIO_Init+0xa8>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	603b      	str	r3, [r7, #0]
 8001838:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PA5 PA6 PA7 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 800183a:	f44f 639c 	mov.w	r3, #1248	@ 0x4e0
 800183e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001840:	2300      	movs	r3, #0
 8001842:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001844:	2301      	movs	r3, #1
 8001846:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001848:	f107 030c 	add.w	r3, r7, #12
 800184c:	4619      	mov	r1, r3
 800184e:	480b      	ldr	r0, [pc, #44]	@ (800187c <MX_GPIO_Init+0xac>)
 8001850:	f001 faf6 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10;
 8001854:	f240 4306 	movw	r3, #1030	@ 0x406
 8001858:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800185a:	2300      	movs	r3, #0
 800185c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800185e:	2301      	movs	r3, #1
 8001860:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001862:	f107 030c 	add.w	r3, r7, #12
 8001866:	4619      	mov	r1, r3
 8001868:	4805      	ldr	r0, [pc, #20]	@ (8001880 <MX_GPIO_Init+0xb0>)
 800186a:	f001 fae9 	bl	8002e40 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800186e:	bf00      	nop
 8001870:	3720      	adds	r7, #32
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40023800 	.word	0x40023800
 800187c:	40020000 	.word	0x40020000
 8001880:	40020400 	.word	0x40020400

08001884 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001888:	b672      	cpsid	i
}
 800188a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800188c:	bf00      	nop
 800188e:	e7fd      	b.n	800188c <Error_Handler+0x8>

08001890 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001896:	2300      	movs	r3, #0
 8001898:	607b      	str	r3, [r7, #4]
 800189a:	4b10      	ldr	r3, [pc, #64]	@ (80018dc <HAL_MspInit+0x4c>)
 800189c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800189e:	4a0f      	ldr	r2, [pc, #60]	@ (80018dc <HAL_MspInit+0x4c>)
 80018a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80018a6:	4b0d      	ldr	r3, [pc, #52]	@ (80018dc <HAL_MspInit+0x4c>)
 80018a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018ae:	607b      	str	r3, [r7, #4]
 80018b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018b2:	2300      	movs	r3, #0
 80018b4:	603b      	str	r3, [r7, #0]
 80018b6:	4b09      	ldr	r3, [pc, #36]	@ (80018dc <HAL_MspInit+0x4c>)
 80018b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ba:	4a08      	ldr	r2, [pc, #32]	@ (80018dc <HAL_MspInit+0x4c>)
 80018bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80018c2:	4b06      	ldr	r3, [pc, #24]	@ (80018dc <HAL_MspInit+0x4c>)
 80018c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ca:	603b      	str	r3, [r7, #0]
 80018cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018ce:	bf00      	nop
 80018d0:	370c      	adds	r7, #12
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	40023800 	.word	0x40023800

080018e0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b08a      	sub	sp, #40	@ 0x28
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e8:	f107 0314 	add.w	r3, r7, #20
 80018ec:	2200      	movs	r2, #0
 80018ee:	601a      	str	r2, [r3, #0]
 80018f0:	605a      	str	r2, [r3, #4]
 80018f2:	609a      	str	r2, [r3, #8]
 80018f4:	60da      	str	r2, [r3, #12]
 80018f6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a17      	ldr	r2, [pc, #92]	@ (800195c <HAL_ADC_MspInit+0x7c>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d127      	bne.n	8001952 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	613b      	str	r3, [r7, #16]
 8001906:	4b16      	ldr	r3, [pc, #88]	@ (8001960 <HAL_ADC_MspInit+0x80>)
 8001908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800190a:	4a15      	ldr	r2, [pc, #84]	@ (8001960 <HAL_ADC_MspInit+0x80>)
 800190c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001910:	6453      	str	r3, [r2, #68]	@ 0x44
 8001912:	4b13      	ldr	r3, [pc, #76]	@ (8001960 <HAL_ADC_MspInit+0x80>)
 8001914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001916:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800191a:	613b      	str	r3, [r7, #16]
 800191c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	60fb      	str	r3, [r7, #12]
 8001922:	4b0f      	ldr	r3, [pc, #60]	@ (8001960 <HAL_ADC_MspInit+0x80>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001926:	4a0e      	ldr	r2, [pc, #56]	@ (8001960 <HAL_ADC_MspInit+0x80>)
 8001928:	f043 0301 	orr.w	r3, r3, #1
 800192c:	6313      	str	r3, [r2, #48]	@ 0x30
 800192e:	4b0c      	ldr	r3, [pc, #48]	@ (8001960 <HAL_ADC_MspInit+0x80>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001932:	f003 0301 	and.w	r3, r3, #1
 8001936:	60fb      	str	r3, [r7, #12]
 8001938:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800193a:	2302      	movs	r3, #2
 800193c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800193e:	2303      	movs	r3, #3
 8001940:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001942:	2300      	movs	r3, #0
 8001944:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001946:	f107 0314 	add.w	r3, r7, #20
 800194a:	4619      	mov	r1, r3
 800194c:	4805      	ldr	r0, [pc, #20]	@ (8001964 <HAL_ADC_MspInit+0x84>)
 800194e:	f001 fa77 	bl	8002e40 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001952:	bf00      	nop
 8001954:	3728      	adds	r7, #40	@ 0x28
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40012000 	.word	0x40012000
 8001960:	40023800 	.word	0x40023800
 8001964:	40020000 	.word	0x40020000

08001968 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b08a      	sub	sp, #40	@ 0x28
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001970:	f107 0314 	add.w	r3, r7, #20
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
 800197c:	60da      	str	r2, [r3, #12]
 800197e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a38      	ldr	r2, [pc, #224]	@ (8001a68 <HAL_I2C_MspInit+0x100>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d169      	bne.n	8001a5e <HAL_I2C_MspInit+0xf6>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	613b      	str	r3, [r7, #16]
 800198e:	4b37      	ldr	r3, [pc, #220]	@ (8001a6c <HAL_I2C_MspInit+0x104>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001992:	4a36      	ldr	r2, [pc, #216]	@ (8001a6c <HAL_I2C_MspInit+0x104>)
 8001994:	f043 0302 	orr.w	r3, r3, #2
 8001998:	6313      	str	r3, [r2, #48]	@ 0x30
 800199a:	4b34      	ldr	r3, [pc, #208]	@ (8001a6c <HAL_I2C_MspInit+0x104>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199e:	f003 0302 	and.w	r3, r3, #2
 80019a2:	613b      	str	r3, [r7, #16]
 80019a4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019a6:	23c0      	movs	r3, #192	@ 0xc0
 80019a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019aa:	2312      	movs	r3, #18
 80019ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019ae:	2301      	movs	r3, #1
 80019b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b2:	2303      	movs	r3, #3
 80019b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80019b6:	2304      	movs	r3, #4
 80019b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ba:	f107 0314 	add.w	r3, r7, #20
 80019be:	4619      	mov	r1, r3
 80019c0:	482b      	ldr	r0, [pc, #172]	@ (8001a70 <HAL_I2C_MspInit+0x108>)
 80019c2:	f001 fa3d 	bl	8002e40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019c6:	2300      	movs	r3, #0
 80019c8:	60fb      	str	r3, [r7, #12]
 80019ca:	4b28      	ldr	r3, [pc, #160]	@ (8001a6c <HAL_I2C_MspInit+0x104>)
 80019cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ce:	4a27      	ldr	r2, [pc, #156]	@ (8001a6c <HAL_I2C_MspInit+0x104>)
 80019d0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019d6:	4b25      	ldr	r3, [pc, #148]	@ (8001a6c <HAL_I2C_MspInit+0x104>)
 80019d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019de:	60fb      	str	r3, [r7, #12]
 80019e0:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80019e2:	4b24      	ldr	r3, [pc, #144]	@ (8001a74 <HAL_I2C_MspInit+0x10c>)
 80019e4:	4a24      	ldr	r2, [pc, #144]	@ (8001a78 <HAL_I2C_MspInit+0x110>)
 80019e6:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80019e8:	4b22      	ldr	r3, [pc, #136]	@ (8001a74 <HAL_I2C_MspInit+0x10c>)
 80019ea:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80019ee:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019f0:	4b20      	ldr	r3, [pc, #128]	@ (8001a74 <HAL_I2C_MspInit+0x10c>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001a74 <HAL_I2C_MspInit+0x10c>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001a74 <HAL_I2C_MspInit+0x10c>)
 80019fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a02:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a04:	4b1b      	ldr	r3, [pc, #108]	@ (8001a74 <HAL_I2C_MspInit+0x10c>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a0a:	4b1a      	ldr	r3, [pc, #104]	@ (8001a74 <HAL_I2C_MspInit+0x10c>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001a10:	4b18      	ldr	r3, [pc, #96]	@ (8001a74 <HAL_I2C_MspInit+0x10c>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001a16:	4b17      	ldr	r3, [pc, #92]	@ (8001a74 <HAL_I2C_MspInit+0x10c>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a1c:	4b15      	ldr	r3, [pc, #84]	@ (8001a74 <HAL_I2C_MspInit+0x10c>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001a22:	4814      	ldr	r0, [pc, #80]	@ (8001a74 <HAL_I2C_MspInit+0x10c>)
 8001a24:	f000 fe60 	bl	80026e8 <HAL_DMA_Init>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <HAL_I2C_MspInit+0xca>
    {
      Error_Handler();
 8001a2e:	f7ff ff29 	bl	8001884 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4a0f      	ldr	r2, [pc, #60]	@ (8001a74 <HAL_I2C_MspInit+0x10c>)
 8001a36:	639a      	str	r2, [r3, #56]	@ 0x38
 8001a38:	4a0e      	ldr	r2, [pc, #56]	@ (8001a74 <HAL_I2C_MspInit+0x10c>)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001a3e:	2200      	movs	r2, #0
 8001a40:	2100      	movs	r1, #0
 8001a42:	201f      	movs	r0, #31
 8001a44:	f000 fe19 	bl	800267a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001a48:	201f      	movs	r0, #31
 8001a4a:	f000 fe32 	bl	80026b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001a4e:	2200      	movs	r2, #0
 8001a50:	2100      	movs	r1, #0
 8001a52:	2020      	movs	r0, #32
 8001a54:	f000 fe11 	bl	800267a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001a58:	2020      	movs	r0, #32
 8001a5a:	f000 fe2a 	bl	80026b2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a5e:	bf00      	nop
 8001a60:	3728      	adds	r7, #40	@ 0x28
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40005400 	.word	0x40005400
 8001a6c:	40023800 	.word	0x40023800
 8001a70:	40020400 	.word	0x40020400
 8001a74:	20000428 	.word	0x20000428
 8001a78:	40026010 	.word	0x40026010

08001a7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a80:	bf00      	nop
 8001a82:	e7fd      	b.n	8001a80 <NMI_Handler+0x4>

08001a84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a88:	bf00      	nop
 8001a8a:	e7fd      	b.n	8001a88 <HardFault_Handler+0x4>

08001a8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a90:	bf00      	nop
 8001a92:	e7fd      	b.n	8001a90 <MemManage_Handler+0x4>

08001a94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a98:	bf00      	nop
 8001a9a:	e7fd      	b.n	8001a98 <BusFault_Handler+0x4>

08001a9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001aa0:	bf00      	nop
 8001aa2:	e7fd      	b.n	8001aa0 <UsageFault_Handler+0x4>

08001aa4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aa8:	bf00      	nop
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr

08001ab2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ab6:	bf00      	nop
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr

08001ac0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ac4:	bf00      	nop
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr

08001ace <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ad2:	f000 f97f 	bl	8001dd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}
	...

08001adc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001ae0:	4802      	ldr	r0, [pc, #8]	@ (8001aec <DMA1_Stream0_IRQHandler+0x10>)
 8001ae2:	f000 ff29 	bl	8002938 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	20000428 	.word	0x20000428

08001af0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001af4:	4802      	ldr	r0, [pc, #8]	@ (8001b00 <I2C1_EV_IRQHandler+0x10>)
 8001af6:	f002 f955 	bl	8003da4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001afa:	bf00      	nop
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	200003d4 	.word	0x200003d4

08001b04 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001b08:	4802      	ldr	r0, [pc, #8]	@ (8001b14 <I2C1_ER_IRQHandler+0x10>)
 8001b0a:	f002 fabc 	bl	8004086 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001b0e:	bf00      	nop
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	200003d4 	.word	0x200003d4

08001b18 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001b1c:	4802      	ldr	r0, [pc, #8]	@ (8001b28 <OTG_FS_IRQHandler+0x10>)
 8001b1e:	f004 fc42 	bl	80063a6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001b22:	bf00      	nop
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	20000970 	.word	0x20000970

08001b2c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  return 1;
 8001b30:	2301      	movs	r3, #1
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <_kill>:

int _kill(int pid, int sig)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b46:	f00a fe21 	bl	800c78c <__errno>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2216      	movs	r2, #22
 8001b4e:	601a      	str	r2, [r3, #0]
  return -1;
 8001b50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <_exit>:

void _exit (int status)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b64:	f04f 31ff 	mov.w	r1, #4294967295
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f7ff ffe7 	bl	8001b3c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b6e:	bf00      	nop
 8001b70:	e7fd      	b.n	8001b6e <_exit+0x12>

08001b72 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b086      	sub	sp, #24
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	60f8      	str	r0, [r7, #12]
 8001b7a:	60b9      	str	r1, [r7, #8]
 8001b7c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b7e:	2300      	movs	r3, #0
 8001b80:	617b      	str	r3, [r7, #20]
 8001b82:	e00a      	b.n	8001b9a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b84:	f3af 8000 	nop.w
 8001b88:	4601      	mov	r1, r0
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	1c5a      	adds	r2, r3, #1
 8001b8e:	60ba      	str	r2, [r7, #8]
 8001b90:	b2ca      	uxtb	r2, r1
 8001b92:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	3301      	adds	r3, #1
 8001b98:	617b      	str	r3, [r7, #20]
 8001b9a:	697a      	ldr	r2, [r7, #20]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	dbf0      	blt.n	8001b84 <_read+0x12>
  }

  return len;
 8001ba2:	687b      	ldr	r3, [r7, #4]
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3718      	adds	r7, #24
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}

08001bac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b086      	sub	sp, #24
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	60f8      	str	r0, [r7, #12]
 8001bb4:	60b9      	str	r1, [r7, #8]
 8001bb6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bb8:	2300      	movs	r3, #0
 8001bba:	617b      	str	r3, [r7, #20]
 8001bbc:	e009      	b.n	8001bd2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	1c5a      	adds	r2, r3, #1
 8001bc2:	60ba      	str	r2, [r7, #8]
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	3301      	adds	r3, #1
 8001bd0:	617b      	str	r3, [r7, #20]
 8001bd2:	697a      	ldr	r2, [r7, #20]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	dbf1      	blt.n	8001bbe <_write+0x12>
  }
  return len;
 8001bda:	687b      	ldr	r3, [r7, #4]
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3718      	adds	r7, #24
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <_close>:

int _close(int file)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b083      	sub	sp, #12
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
 8001c04:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c0c:	605a      	str	r2, [r3, #4]
  return 0;
 8001c0e:	2300      	movs	r3, #0
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	370c      	adds	r7, #12
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr

08001c1c <_isatty>:

int _isatty(int file)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c24:	2301      	movs	r3, #1
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr

08001c32 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c32:	b480      	push	{r7}
 8001c34:	b085      	sub	sp, #20
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	60f8      	str	r0, [r7, #12]
 8001c3a:	60b9      	str	r1, [r7, #8]
 8001c3c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c3e:	2300      	movs	r3, #0
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3714      	adds	r7, #20
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr

08001c4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b086      	sub	sp, #24
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c54:	4a14      	ldr	r2, [pc, #80]	@ (8001ca8 <_sbrk+0x5c>)
 8001c56:	4b15      	ldr	r3, [pc, #84]	@ (8001cac <_sbrk+0x60>)
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c60:	4b13      	ldr	r3, [pc, #76]	@ (8001cb0 <_sbrk+0x64>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d102      	bne.n	8001c6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c68:	4b11      	ldr	r3, [pc, #68]	@ (8001cb0 <_sbrk+0x64>)
 8001c6a:	4a12      	ldr	r2, [pc, #72]	@ (8001cb4 <_sbrk+0x68>)
 8001c6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c6e:	4b10      	ldr	r3, [pc, #64]	@ (8001cb0 <_sbrk+0x64>)
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4413      	add	r3, r2
 8001c76:	693a      	ldr	r2, [r7, #16]
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d207      	bcs.n	8001c8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c7c:	f00a fd86 	bl	800c78c <__errno>
 8001c80:	4603      	mov	r3, r0
 8001c82:	220c      	movs	r2, #12
 8001c84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c86:	f04f 33ff 	mov.w	r3, #4294967295
 8001c8a:	e009      	b.n	8001ca0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c8c:	4b08      	ldr	r3, [pc, #32]	@ (8001cb0 <_sbrk+0x64>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c92:	4b07      	ldr	r3, [pc, #28]	@ (8001cb0 <_sbrk+0x64>)
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4413      	add	r3, r2
 8001c9a:	4a05      	ldr	r2, [pc, #20]	@ (8001cb0 <_sbrk+0x64>)
 8001c9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3718      	adds	r7, #24
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	20020000 	.word	0x20020000
 8001cac:	00000400 	.word	0x00000400
 8001cb0:	20000488 	.word	0x20000488
 8001cb4:	20000fb8 	.word	0x20000fb8

08001cb8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cbc:	4b06      	ldr	r3, [pc, #24]	@ (8001cd8 <SystemInit+0x20>)
 8001cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cc2:	4a05      	ldr	r2, [pc, #20]	@ (8001cd8 <SystemInit+0x20>)
 8001cc4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cc8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ccc:	bf00      	nop
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	e000ed00 	.word	0xe000ed00

08001cdc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001cdc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d14 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ce0:	f7ff ffea 	bl	8001cb8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ce4:	480c      	ldr	r0, [pc, #48]	@ (8001d18 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ce6:	490d      	ldr	r1, [pc, #52]	@ (8001d1c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ce8:	4a0d      	ldr	r2, [pc, #52]	@ (8001d20 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cec:	e002      	b.n	8001cf4 <LoopCopyDataInit>

08001cee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cf0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cf2:	3304      	adds	r3, #4

08001cf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cf4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cf6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cf8:	d3f9      	bcc.n	8001cee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cfa:	4a0a      	ldr	r2, [pc, #40]	@ (8001d24 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cfc:	4c0a      	ldr	r4, [pc, #40]	@ (8001d28 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d00:	e001      	b.n	8001d06 <LoopFillZerobss>

08001d02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d04:	3204      	adds	r2, #4

08001d06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d08:	d3fb      	bcc.n	8001d02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d0a:	f00a fd45 	bl	800c798 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d0e:	f7ff fb5f 	bl	80013d0 <main>
  bx  lr    
 8001d12:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d14:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d1c:	2000033c 	.word	0x2000033c
  ldr r2, =_sidata
 8001d20:	0801035c 	.word	0x0801035c
  ldr r2, =_sbss
 8001d24:	2000033c 	.word	0x2000033c
  ldr r4, =_ebss
 8001d28:	20000fb4 	.word	0x20000fb4

08001d2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d2c:	e7fe      	b.n	8001d2c <ADC_IRQHandler>
	...

08001d30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d34:	4b0e      	ldr	r3, [pc, #56]	@ (8001d70 <HAL_Init+0x40>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a0d      	ldr	r2, [pc, #52]	@ (8001d70 <HAL_Init+0x40>)
 8001d3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d3e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d40:	4b0b      	ldr	r3, [pc, #44]	@ (8001d70 <HAL_Init+0x40>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a0a      	ldr	r2, [pc, #40]	@ (8001d70 <HAL_Init+0x40>)
 8001d46:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d4a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d4c:	4b08      	ldr	r3, [pc, #32]	@ (8001d70 <HAL_Init+0x40>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a07      	ldr	r2, [pc, #28]	@ (8001d70 <HAL_Init+0x40>)
 8001d52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d58:	2003      	movs	r0, #3
 8001d5a:	f000 fc83 	bl	8002664 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d5e:	200f      	movs	r0, #15
 8001d60:	f000 f808 	bl	8001d74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d64:	f7ff fd94 	bl	8001890 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40023c00 	.word	0x40023c00

08001d74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d7c:	4b12      	ldr	r3, [pc, #72]	@ (8001dc8 <HAL_InitTick+0x54>)
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	4b12      	ldr	r3, [pc, #72]	@ (8001dcc <HAL_InitTick+0x58>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	4619      	mov	r1, r3
 8001d86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d92:	4618      	mov	r0, r3
 8001d94:	f000 fc9b 	bl	80026ce <HAL_SYSTICK_Config>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e00e      	b.n	8001dc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2b0f      	cmp	r3, #15
 8001da6:	d80a      	bhi.n	8001dbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001da8:	2200      	movs	r2, #0
 8001daa:	6879      	ldr	r1, [r7, #4]
 8001dac:	f04f 30ff 	mov.w	r0, #4294967295
 8001db0:	f000 fc63 	bl	800267a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001db4:	4a06      	ldr	r2, [pc, #24]	@ (8001dd0 <HAL_InitTick+0x5c>)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	e000      	b.n	8001dc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3708      	adds	r7, #8
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	20000014 	.word	0x20000014
 8001dcc:	2000001c 	.word	0x2000001c
 8001dd0:	20000018 	.word	0x20000018

08001dd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dd8:	4b06      	ldr	r3, [pc, #24]	@ (8001df4 <HAL_IncTick+0x20>)
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	461a      	mov	r2, r3
 8001dde:	4b06      	ldr	r3, [pc, #24]	@ (8001df8 <HAL_IncTick+0x24>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4413      	add	r3, r2
 8001de4:	4a04      	ldr	r2, [pc, #16]	@ (8001df8 <HAL_IncTick+0x24>)
 8001de6:	6013      	str	r3, [r2, #0]
}
 8001de8:	bf00      	nop
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	2000001c 	.word	0x2000001c
 8001df8:	2000048c 	.word	0x2000048c

08001dfc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  return uwTick;
 8001e00:	4b03      	ldr	r3, [pc, #12]	@ (8001e10 <HAL_GetTick+0x14>)
 8001e02:	681b      	ldr	r3, [r3, #0]
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
 8001e0e:	bf00      	nop
 8001e10:	2000048c 	.word	0x2000048c

08001e14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e1c:	f7ff ffee 	bl	8001dfc <HAL_GetTick>
 8001e20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e2c:	d005      	beq.n	8001e3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e58 <HAL_Delay+0x44>)
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	461a      	mov	r2, r3
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	4413      	add	r3, r2
 8001e38:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e3a:	bf00      	nop
 8001e3c:	f7ff ffde 	bl	8001dfc <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	68fa      	ldr	r2, [r7, #12]
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d8f7      	bhi.n	8001e3c <HAL_Delay+0x28>
  {
  }
}
 8001e4c:	bf00      	nop
 8001e4e:	bf00      	nop
 8001e50:	3710      	adds	r7, #16
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	2000001c 	.word	0x2000001c

08001e5c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e64:	2300      	movs	r3, #0
 8001e66:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d101      	bne.n	8001e72 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e033      	b.n	8001eda <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d109      	bne.n	8001e8e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f7ff fd30 	bl	80018e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2200      	movs	r2, #0
 8001e84:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e92:	f003 0310 	and.w	r3, r3, #16
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d118      	bne.n	8001ecc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001ea2:	f023 0302 	bic.w	r3, r3, #2
 8001ea6:	f043 0202 	orr.w	r2, r3, #2
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f000 fa0c 	bl	80022cc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ebe:	f023 0303 	bic.w	r3, r3, #3
 8001ec2:	f043 0201 	orr.w	r2, r3, #1
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	641a      	str	r2, [r3, #64]	@ 0x40
 8001eca:	e001      	b.n	8001ed0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3710      	adds	r7, #16
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
	...

08001ee4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b085      	sub	sp, #20
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001eec:	2300      	movs	r3, #0
 8001eee:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d101      	bne.n	8001efe <HAL_ADC_Start+0x1a>
 8001efa:	2302      	movs	r3, #2
 8001efc:	e097      	b.n	800202e <HAL_ADC_Start+0x14a>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2201      	movs	r2, #1
 8001f02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	f003 0301 	and.w	r3, r3, #1
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d018      	beq.n	8001f46 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	689a      	ldr	r2, [r3, #8]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f042 0201 	orr.w	r2, r2, #1
 8001f22:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f24:	4b45      	ldr	r3, [pc, #276]	@ (800203c <HAL_ADC_Start+0x158>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a45      	ldr	r2, [pc, #276]	@ (8002040 <HAL_ADC_Start+0x15c>)
 8001f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f2e:	0c9a      	lsrs	r2, r3, #18
 8001f30:	4613      	mov	r3, r2
 8001f32:	005b      	lsls	r3, r3, #1
 8001f34:	4413      	add	r3, r2
 8001f36:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001f38:	e002      	b.n	8001f40 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	3b01      	subs	r3, #1
 8001f3e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d1f9      	bne.n	8001f3a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	f003 0301 	and.w	r3, r3, #1
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d15f      	bne.n	8002014 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f58:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001f5c:	f023 0301 	bic.w	r3, r3, #1
 8001f60:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d007      	beq.n	8001f86 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f7a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f7e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f92:	d106      	bne.n	8001fa2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f98:	f023 0206 	bic.w	r2, r3, #6
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001fa0:	e002      	b.n	8001fa8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fb0:	4b24      	ldr	r3, [pc, #144]	@ (8002044 <HAL_ADC_Start+0x160>)
 8001fb2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001fbc:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f003 031f 	and.w	r3, r3, #31
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d10f      	bne.n	8001fea <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d129      	bne.n	800202c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	689a      	ldr	r2, [r3, #8]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001fe6:	609a      	str	r2, [r3, #8]
 8001fe8:	e020      	b.n	800202c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a16      	ldr	r2, [pc, #88]	@ (8002048 <HAL_ADC_Start+0x164>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d11b      	bne.n	800202c <HAL_ADC_Start+0x148>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d114      	bne.n	800202c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	689a      	ldr	r2, [r3, #8]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002010:	609a      	str	r2, [r3, #8]
 8002012:	e00b      	b.n	800202c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002018:	f043 0210 	orr.w	r2, r3, #16
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002024:	f043 0201 	orr.w	r2, r3, #1
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800202c:	2300      	movs	r3, #0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3714      	adds	r7, #20
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	20000014 	.word	0x20000014
 8002040:	431bde83 	.word	0x431bde83
 8002044:	40012300 	.word	0x40012300
 8002048:	40012000 	.word	0x40012000

0800204c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800205a:	4618      	mov	r0, r3
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
	...

08002068 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002068:	b480      	push	{r7}
 800206a:	b085      	sub	sp, #20
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002072:	2300      	movs	r3, #0
 8002074:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800207c:	2b01      	cmp	r3, #1
 800207e:	d101      	bne.n	8002084 <HAL_ADC_ConfigChannel+0x1c>
 8002080:	2302      	movs	r3, #2
 8002082:	e113      	b.n	80022ac <HAL_ADC_ConfigChannel+0x244>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2201      	movs	r2, #1
 8002088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2b09      	cmp	r3, #9
 8002092:	d925      	bls.n	80020e0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	68d9      	ldr	r1, [r3, #12]
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	b29b      	uxth	r3, r3
 80020a0:	461a      	mov	r2, r3
 80020a2:	4613      	mov	r3, r2
 80020a4:	005b      	lsls	r3, r3, #1
 80020a6:	4413      	add	r3, r2
 80020a8:	3b1e      	subs	r3, #30
 80020aa:	2207      	movs	r2, #7
 80020ac:	fa02 f303 	lsl.w	r3, r2, r3
 80020b0:	43da      	mvns	r2, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	400a      	ands	r2, r1
 80020b8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	68d9      	ldr	r1, [r3, #12]
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	689a      	ldr	r2, [r3, #8]
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	4618      	mov	r0, r3
 80020cc:	4603      	mov	r3, r0
 80020ce:	005b      	lsls	r3, r3, #1
 80020d0:	4403      	add	r3, r0
 80020d2:	3b1e      	subs	r3, #30
 80020d4:	409a      	lsls	r2, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	430a      	orrs	r2, r1
 80020dc:	60da      	str	r2, [r3, #12]
 80020de:	e022      	b.n	8002126 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	6919      	ldr	r1, [r3, #16]
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	b29b      	uxth	r3, r3
 80020ec:	461a      	mov	r2, r3
 80020ee:	4613      	mov	r3, r2
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	4413      	add	r3, r2
 80020f4:	2207      	movs	r2, #7
 80020f6:	fa02 f303 	lsl.w	r3, r2, r3
 80020fa:	43da      	mvns	r2, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	400a      	ands	r2, r1
 8002102:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	6919      	ldr	r1, [r3, #16]
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	689a      	ldr	r2, [r3, #8]
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	b29b      	uxth	r3, r3
 8002114:	4618      	mov	r0, r3
 8002116:	4603      	mov	r3, r0
 8002118:	005b      	lsls	r3, r3, #1
 800211a:	4403      	add	r3, r0
 800211c:	409a      	lsls	r2, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	430a      	orrs	r2, r1
 8002124:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	2b06      	cmp	r3, #6
 800212c:	d824      	bhi.n	8002178 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685a      	ldr	r2, [r3, #4]
 8002138:	4613      	mov	r3, r2
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	4413      	add	r3, r2
 800213e:	3b05      	subs	r3, #5
 8002140:	221f      	movs	r2, #31
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	43da      	mvns	r2, r3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	400a      	ands	r2, r1
 800214e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	b29b      	uxth	r3, r3
 800215c:	4618      	mov	r0, r3
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	685a      	ldr	r2, [r3, #4]
 8002162:	4613      	mov	r3, r2
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	4413      	add	r3, r2
 8002168:	3b05      	subs	r3, #5
 800216a:	fa00 f203 	lsl.w	r2, r0, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	430a      	orrs	r2, r1
 8002174:	635a      	str	r2, [r3, #52]	@ 0x34
 8002176:	e04c      	b.n	8002212 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	2b0c      	cmp	r3, #12
 800217e:	d824      	bhi.n	80021ca <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	685a      	ldr	r2, [r3, #4]
 800218a:	4613      	mov	r3, r2
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	4413      	add	r3, r2
 8002190:	3b23      	subs	r3, #35	@ 0x23
 8002192:	221f      	movs	r2, #31
 8002194:	fa02 f303 	lsl.w	r3, r2, r3
 8002198:	43da      	mvns	r2, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	400a      	ands	r2, r1
 80021a0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	4618      	mov	r0, r3
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685a      	ldr	r2, [r3, #4]
 80021b4:	4613      	mov	r3, r2
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	4413      	add	r3, r2
 80021ba:	3b23      	subs	r3, #35	@ 0x23
 80021bc:	fa00 f203 	lsl.w	r2, r0, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	430a      	orrs	r2, r1
 80021c6:	631a      	str	r2, [r3, #48]	@ 0x30
 80021c8:	e023      	b.n	8002212 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685a      	ldr	r2, [r3, #4]
 80021d4:	4613      	mov	r3, r2
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	4413      	add	r3, r2
 80021da:	3b41      	subs	r3, #65	@ 0x41
 80021dc:	221f      	movs	r2, #31
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	43da      	mvns	r2, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	400a      	ands	r2, r1
 80021ea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	b29b      	uxth	r3, r3
 80021f8:	4618      	mov	r0, r3
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	685a      	ldr	r2, [r3, #4]
 80021fe:	4613      	mov	r3, r2
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	4413      	add	r3, r2
 8002204:	3b41      	subs	r3, #65	@ 0x41
 8002206:	fa00 f203 	lsl.w	r2, r0, r3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	430a      	orrs	r2, r1
 8002210:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002212:	4b29      	ldr	r3, [pc, #164]	@ (80022b8 <HAL_ADC_ConfigChannel+0x250>)
 8002214:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a28      	ldr	r2, [pc, #160]	@ (80022bc <HAL_ADC_ConfigChannel+0x254>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d10f      	bne.n	8002240 <HAL_ADC_ConfigChannel+0x1d8>
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2b12      	cmp	r3, #18
 8002226:	d10b      	bne.n	8002240 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a1d      	ldr	r2, [pc, #116]	@ (80022bc <HAL_ADC_ConfigChannel+0x254>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d12b      	bne.n	80022a2 <HAL_ADC_ConfigChannel+0x23a>
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a1c      	ldr	r2, [pc, #112]	@ (80022c0 <HAL_ADC_ConfigChannel+0x258>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d003      	beq.n	800225c <HAL_ADC_ConfigChannel+0x1f4>
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2b11      	cmp	r3, #17
 800225a:	d122      	bne.n	80022a2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a11      	ldr	r2, [pc, #68]	@ (80022c0 <HAL_ADC_ConfigChannel+0x258>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d111      	bne.n	80022a2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800227e:	4b11      	ldr	r3, [pc, #68]	@ (80022c4 <HAL_ADC_ConfigChannel+0x25c>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a11      	ldr	r2, [pc, #68]	@ (80022c8 <HAL_ADC_ConfigChannel+0x260>)
 8002284:	fba2 2303 	umull	r2, r3, r2, r3
 8002288:	0c9a      	lsrs	r2, r3, #18
 800228a:	4613      	mov	r3, r2
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	4413      	add	r3, r2
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002294:	e002      	b.n	800229c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	3b01      	subs	r3, #1
 800229a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d1f9      	bne.n	8002296 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2200      	movs	r2, #0
 80022a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80022aa:	2300      	movs	r3, #0
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3714      	adds	r7, #20
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr
 80022b8:	40012300 	.word	0x40012300
 80022bc:	40012000 	.word	0x40012000
 80022c0:	10000012 	.word	0x10000012
 80022c4:	20000014 	.word	0x20000014
 80022c8:	431bde83 	.word	0x431bde83

080022cc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b085      	sub	sp, #20
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022d4:	4b79      	ldr	r3, [pc, #484]	@ (80024bc <ADC_Init+0x1f0>)
 80022d6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	685a      	ldr	r2, [r3, #4]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	431a      	orrs	r2, r3
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	685a      	ldr	r2, [r3, #4]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002300:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	6859      	ldr	r1, [r3, #4]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	691b      	ldr	r3, [r3, #16]
 800230c:	021a      	lsls	r2, r3, #8
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	430a      	orrs	r2, r1
 8002314:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	685a      	ldr	r2, [r3, #4]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002324:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	6859      	ldr	r1, [r3, #4]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	689a      	ldr	r2, [r3, #8]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	430a      	orrs	r2, r1
 8002336:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	689a      	ldr	r2, [r3, #8]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002346:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	6899      	ldr	r1, [r3, #8]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	68da      	ldr	r2, [r3, #12]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	430a      	orrs	r2, r1
 8002358:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800235e:	4a58      	ldr	r2, [pc, #352]	@ (80024c0 <ADC_Init+0x1f4>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d022      	beq.n	80023aa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	689a      	ldr	r2, [r3, #8]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002372:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	6899      	ldr	r1, [r3, #8]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	430a      	orrs	r2, r1
 8002384:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	689a      	ldr	r2, [r3, #8]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002394:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	6899      	ldr	r1, [r3, #8]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	430a      	orrs	r2, r1
 80023a6:	609a      	str	r2, [r3, #8]
 80023a8:	e00f      	b.n	80023ca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	689a      	ldr	r2, [r3, #8]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80023b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	689a      	ldr	r2, [r3, #8]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80023c8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689a      	ldr	r2, [r3, #8]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f022 0202 	bic.w	r2, r2, #2
 80023d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	6899      	ldr	r1, [r3, #8]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	7e1b      	ldrb	r3, [r3, #24]
 80023e4:	005a      	lsls	r2, r3, #1
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	430a      	orrs	r2, r1
 80023ec:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d01b      	beq.n	8002430 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	685a      	ldr	r2, [r3, #4]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002406:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	685a      	ldr	r2, [r3, #4]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002416:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	6859      	ldr	r1, [r3, #4]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002422:	3b01      	subs	r3, #1
 8002424:	035a      	lsls	r2, r3, #13
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	430a      	orrs	r2, r1
 800242c:	605a      	str	r2, [r3, #4]
 800242e:	e007      	b.n	8002440 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	685a      	ldr	r2, [r3, #4]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800243e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800244e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	69db      	ldr	r3, [r3, #28]
 800245a:	3b01      	subs	r3, #1
 800245c:	051a      	lsls	r2, r3, #20
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	430a      	orrs	r2, r1
 8002464:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	689a      	ldr	r2, [r3, #8]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002474:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	6899      	ldr	r1, [r3, #8]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002482:	025a      	lsls	r2, r3, #9
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	430a      	orrs	r2, r1
 800248a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	689a      	ldr	r2, [r3, #8]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800249a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	6899      	ldr	r1, [r3, #8]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	695b      	ldr	r3, [r3, #20]
 80024a6:	029a      	lsls	r2, r3, #10
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	430a      	orrs	r2, r1
 80024ae:	609a      	str	r2, [r3, #8]
}
 80024b0:	bf00      	nop
 80024b2:	3714      	adds	r7, #20
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr
 80024bc:	40012300 	.word	0x40012300
 80024c0:	0f000001 	.word	0x0f000001

080024c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b085      	sub	sp, #20
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f003 0307 	and.w	r3, r3, #7
 80024d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002508 <__NVIC_SetPriorityGrouping+0x44>)
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024da:	68ba      	ldr	r2, [r7, #8]
 80024dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024e0:	4013      	ands	r3, r2
 80024e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024f6:	4a04      	ldr	r2, [pc, #16]	@ (8002508 <__NVIC_SetPriorityGrouping+0x44>)
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	60d3      	str	r3, [r2, #12]
}
 80024fc:	bf00      	nop
 80024fe:	3714      	adds	r7, #20
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr
 8002508:	e000ed00 	.word	0xe000ed00

0800250c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002510:	4b04      	ldr	r3, [pc, #16]	@ (8002524 <__NVIC_GetPriorityGrouping+0x18>)
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	0a1b      	lsrs	r3, r3, #8
 8002516:	f003 0307 	and.w	r3, r3, #7
}
 800251a:	4618      	mov	r0, r3
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr
 8002524:	e000ed00 	.word	0xe000ed00

08002528 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	4603      	mov	r3, r0
 8002530:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002536:	2b00      	cmp	r3, #0
 8002538:	db0b      	blt.n	8002552 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800253a:	79fb      	ldrb	r3, [r7, #7]
 800253c:	f003 021f 	and.w	r2, r3, #31
 8002540:	4907      	ldr	r1, [pc, #28]	@ (8002560 <__NVIC_EnableIRQ+0x38>)
 8002542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002546:	095b      	lsrs	r3, r3, #5
 8002548:	2001      	movs	r0, #1
 800254a:	fa00 f202 	lsl.w	r2, r0, r2
 800254e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002552:	bf00      	nop
 8002554:	370c      	adds	r7, #12
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	e000e100 	.word	0xe000e100

08002564 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	4603      	mov	r3, r0
 800256c:	6039      	str	r1, [r7, #0]
 800256e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002570:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002574:	2b00      	cmp	r3, #0
 8002576:	db0a      	blt.n	800258e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	b2da      	uxtb	r2, r3
 800257c:	490c      	ldr	r1, [pc, #48]	@ (80025b0 <__NVIC_SetPriority+0x4c>)
 800257e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002582:	0112      	lsls	r2, r2, #4
 8002584:	b2d2      	uxtb	r2, r2
 8002586:	440b      	add	r3, r1
 8002588:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800258c:	e00a      	b.n	80025a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	b2da      	uxtb	r2, r3
 8002592:	4908      	ldr	r1, [pc, #32]	@ (80025b4 <__NVIC_SetPriority+0x50>)
 8002594:	79fb      	ldrb	r3, [r7, #7]
 8002596:	f003 030f 	and.w	r3, r3, #15
 800259a:	3b04      	subs	r3, #4
 800259c:	0112      	lsls	r2, r2, #4
 800259e:	b2d2      	uxtb	r2, r2
 80025a0:	440b      	add	r3, r1
 80025a2:	761a      	strb	r2, [r3, #24]
}
 80025a4:	bf00      	nop
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr
 80025b0:	e000e100 	.word	0xe000e100
 80025b4:	e000ed00 	.word	0xe000ed00

080025b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b089      	sub	sp, #36	@ 0x24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	f003 0307 	and.w	r3, r3, #7
 80025ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	f1c3 0307 	rsb	r3, r3, #7
 80025d2:	2b04      	cmp	r3, #4
 80025d4:	bf28      	it	cs
 80025d6:	2304      	movcs	r3, #4
 80025d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	3304      	adds	r3, #4
 80025de:	2b06      	cmp	r3, #6
 80025e0:	d902      	bls.n	80025e8 <NVIC_EncodePriority+0x30>
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	3b03      	subs	r3, #3
 80025e6:	e000      	b.n	80025ea <NVIC_EncodePriority+0x32>
 80025e8:	2300      	movs	r3, #0
 80025ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025ec:	f04f 32ff 	mov.w	r2, #4294967295
 80025f0:	69bb      	ldr	r3, [r7, #24]
 80025f2:	fa02 f303 	lsl.w	r3, r2, r3
 80025f6:	43da      	mvns	r2, r3
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	401a      	ands	r2, r3
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002600:	f04f 31ff 	mov.w	r1, #4294967295
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	fa01 f303 	lsl.w	r3, r1, r3
 800260a:	43d9      	mvns	r1, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002610:	4313      	orrs	r3, r2
         );
}
 8002612:	4618      	mov	r0, r3
 8002614:	3724      	adds	r7, #36	@ 0x24
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
	...

08002620 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	3b01      	subs	r3, #1
 800262c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002630:	d301      	bcc.n	8002636 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002632:	2301      	movs	r3, #1
 8002634:	e00f      	b.n	8002656 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002636:	4a0a      	ldr	r2, [pc, #40]	@ (8002660 <SysTick_Config+0x40>)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	3b01      	subs	r3, #1
 800263c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800263e:	210f      	movs	r1, #15
 8002640:	f04f 30ff 	mov.w	r0, #4294967295
 8002644:	f7ff ff8e 	bl	8002564 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002648:	4b05      	ldr	r3, [pc, #20]	@ (8002660 <SysTick_Config+0x40>)
 800264a:	2200      	movs	r2, #0
 800264c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800264e:	4b04      	ldr	r3, [pc, #16]	@ (8002660 <SysTick_Config+0x40>)
 8002650:	2207      	movs	r2, #7
 8002652:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002654:	2300      	movs	r3, #0
}
 8002656:	4618      	mov	r0, r3
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	e000e010 	.word	0xe000e010

08002664 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f7ff ff29 	bl	80024c4 <__NVIC_SetPriorityGrouping>
}
 8002672:	bf00      	nop
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}

0800267a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800267a:	b580      	push	{r7, lr}
 800267c:	b086      	sub	sp, #24
 800267e:	af00      	add	r7, sp, #0
 8002680:	4603      	mov	r3, r0
 8002682:	60b9      	str	r1, [r7, #8]
 8002684:	607a      	str	r2, [r7, #4]
 8002686:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002688:	2300      	movs	r3, #0
 800268a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800268c:	f7ff ff3e 	bl	800250c <__NVIC_GetPriorityGrouping>
 8002690:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	68b9      	ldr	r1, [r7, #8]
 8002696:	6978      	ldr	r0, [r7, #20]
 8002698:	f7ff ff8e 	bl	80025b8 <NVIC_EncodePriority>
 800269c:	4602      	mov	r2, r0
 800269e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026a2:	4611      	mov	r1, r2
 80026a4:	4618      	mov	r0, r3
 80026a6:	f7ff ff5d 	bl	8002564 <__NVIC_SetPriority>
}
 80026aa:	bf00      	nop
 80026ac:	3718      	adds	r7, #24
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026b2:	b580      	push	{r7, lr}
 80026b4:	b082      	sub	sp, #8
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	4603      	mov	r3, r0
 80026ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7ff ff31 	bl	8002528 <__NVIC_EnableIRQ>
}
 80026c6:	bf00      	nop
 80026c8:	3708      	adds	r7, #8
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}

080026ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b082      	sub	sp, #8
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f7ff ffa2 	bl	8002620 <SysTick_Config>
 80026dc:	4603      	mov	r3, r0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3708      	adds	r7, #8
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
	...

080026e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026f0:	2300      	movs	r3, #0
 80026f2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80026f4:	f7ff fb82 	bl	8001dfc <HAL_GetTick>
 80026f8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d101      	bne.n	8002704 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e099      	b.n	8002838 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2202      	movs	r2, #2
 8002708:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2200      	movs	r2, #0
 8002710:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f022 0201 	bic.w	r2, r2, #1
 8002722:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002724:	e00f      	b.n	8002746 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002726:	f7ff fb69 	bl	8001dfc <HAL_GetTick>
 800272a:	4602      	mov	r2, r0
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	2b05      	cmp	r3, #5
 8002732:	d908      	bls.n	8002746 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2220      	movs	r2, #32
 8002738:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2203      	movs	r2, #3
 800273e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e078      	b.n	8002838 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0301 	and.w	r3, r3, #1
 8002750:	2b00      	cmp	r3, #0
 8002752:	d1e8      	bne.n	8002726 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800275c:	697a      	ldr	r2, [r7, #20]
 800275e:	4b38      	ldr	r3, [pc, #224]	@ (8002840 <HAL_DMA_Init+0x158>)
 8002760:	4013      	ands	r3, r2
 8002762:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685a      	ldr	r2, [r3, #4]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002772:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	691b      	ldr	r3, [r3, #16]
 8002778:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800277e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	699b      	ldr	r3, [r3, #24]
 8002784:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800278a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a1b      	ldr	r3, [r3, #32]
 8002790:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002792:	697a      	ldr	r2, [r7, #20]
 8002794:	4313      	orrs	r3, r2
 8002796:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279c:	2b04      	cmp	r3, #4
 800279e:	d107      	bne.n	80027b0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a8:	4313      	orrs	r3, r2
 80027aa:	697a      	ldr	r2, [r7, #20]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	697a      	ldr	r2, [r7, #20]
 80027b6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	695b      	ldr	r3, [r3, #20]
 80027be:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	f023 0307 	bic.w	r3, r3, #7
 80027c6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027cc:	697a      	ldr	r2, [r7, #20]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d6:	2b04      	cmp	r3, #4
 80027d8:	d117      	bne.n	800280a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027de:	697a      	ldr	r2, [r7, #20]
 80027e0:	4313      	orrs	r3, r2
 80027e2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d00e      	beq.n	800280a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80027ec:	6878      	ldr	r0, [r7, #4]
 80027ee:	f000 faab 	bl	8002d48 <DMA_CheckFifoParam>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d008      	beq.n	800280a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2240      	movs	r2, #64	@ 0x40
 80027fc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2201      	movs	r2, #1
 8002802:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002806:	2301      	movs	r3, #1
 8002808:	e016      	b.n	8002838 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	697a      	ldr	r2, [r7, #20]
 8002810:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 fa62 	bl	8002cdc <DMA_CalcBaseAndBitshift>
 8002818:	4603      	mov	r3, r0
 800281a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002820:	223f      	movs	r2, #63	@ 0x3f
 8002822:	409a      	lsls	r2, r3
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2200      	movs	r2, #0
 800282c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2201      	movs	r2, #1
 8002832:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002836:	2300      	movs	r3, #0
}
 8002838:	4618      	mov	r0, r3
 800283a:	3718      	adds	r7, #24
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}
 8002840:	f010803f 	.word	0xf010803f

08002844 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b086      	sub	sp, #24
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
 8002850:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002852:	2300      	movs	r3, #0
 8002854:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800285a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002862:	2b01      	cmp	r3, #1
 8002864:	d101      	bne.n	800286a <HAL_DMA_Start_IT+0x26>
 8002866:	2302      	movs	r3, #2
 8002868:	e040      	b.n	80028ec <HAL_DMA_Start_IT+0xa8>
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2201      	movs	r2, #1
 800286e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002878:	b2db      	uxtb	r3, r3
 800287a:	2b01      	cmp	r3, #1
 800287c:	d12f      	bne.n	80028de <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2202      	movs	r2, #2
 8002882:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2200      	movs	r2, #0
 800288a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	68b9      	ldr	r1, [r7, #8]
 8002892:	68f8      	ldr	r0, [r7, #12]
 8002894:	f000 f9f4 	bl	8002c80 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800289c:	223f      	movs	r2, #63	@ 0x3f
 800289e:	409a      	lsls	r2, r3
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f042 0216 	orr.w	r2, r2, #22
 80028b2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d007      	beq.n	80028cc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f042 0208 	orr.w	r2, r2, #8
 80028ca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f042 0201 	orr.w	r2, r2, #1
 80028da:	601a      	str	r2, [r3, #0]
 80028dc:	e005      	b.n	80028ea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80028e6:	2302      	movs	r3, #2
 80028e8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80028ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3718      	adds	r7, #24
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002902:	b2db      	uxtb	r3, r3
 8002904:	2b02      	cmp	r3, #2
 8002906:	d004      	beq.n	8002912 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2280      	movs	r2, #128	@ 0x80
 800290c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e00c      	b.n	800292c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2205      	movs	r2, #5
 8002916:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f022 0201 	bic.w	r2, r2, #1
 8002928:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr

08002938 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002940:	2300      	movs	r3, #0
 8002942:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002944:	4b8e      	ldr	r3, [pc, #568]	@ (8002b80 <HAL_DMA_IRQHandler+0x248>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a8e      	ldr	r2, [pc, #568]	@ (8002b84 <HAL_DMA_IRQHandler+0x24c>)
 800294a:	fba2 2303 	umull	r2, r3, r2, r3
 800294e:	0a9b      	lsrs	r3, r3, #10
 8002950:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002956:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002962:	2208      	movs	r2, #8
 8002964:	409a      	lsls	r2, r3
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	4013      	ands	r3, r2
 800296a:	2b00      	cmp	r3, #0
 800296c:	d01a      	beq.n	80029a4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0304 	and.w	r3, r3, #4
 8002978:	2b00      	cmp	r3, #0
 800297a:	d013      	beq.n	80029a4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f022 0204 	bic.w	r2, r2, #4
 800298a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002990:	2208      	movs	r2, #8
 8002992:	409a      	lsls	r2, r3
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800299c:	f043 0201 	orr.w	r2, r3, #1
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029a8:	2201      	movs	r2, #1
 80029aa:	409a      	lsls	r2, r3
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	4013      	ands	r3, r2
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d012      	beq.n	80029da <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	695b      	ldr	r3, [r3, #20]
 80029ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d00b      	beq.n	80029da <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029c6:	2201      	movs	r2, #1
 80029c8:	409a      	lsls	r2, r3
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029d2:	f043 0202 	orr.w	r2, r3, #2
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029de:	2204      	movs	r2, #4
 80029e0:	409a      	lsls	r2, r3
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	4013      	ands	r3, r2
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d012      	beq.n	8002a10 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0302 	and.w	r3, r3, #2
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d00b      	beq.n	8002a10 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029fc:	2204      	movs	r2, #4
 80029fe:	409a      	lsls	r2, r3
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a08:	f043 0204 	orr.w	r2, r3, #4
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a14:	2210      	movs	r2, #16
 8002a16:	409a      	lsls	r2, r3
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d043      	beq.n	8002aa8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0308 	and.w	r3, r3, #8
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d03c      	beq.n	8002aa8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a32:	2210      	movs	r2, #16
 8002a34:	409a      	lsls	r2, r3
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d018      	beq.n	8002a7a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d108      	bne.n	8002a68 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d024      	beq.n	8002aa8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	4798      	blx	r3
 8002a66:	e01f      	b.n	8002aa8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d01b      	beq.n	8002aa8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	4798      	blx	r3
 8002a78:	e016      	b.n	8002aa8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d107      	bne.n	8002a98 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f022 0208 	bic.w	r2, r2, #8
 8002a96:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d003      	beq.n	8002aa8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aac:	2220      	movs	r2, #32
 8002aae:	409a      	lsls	r2, r3
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	f000 808f 	beq.w	8002bd8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0310 	and.w	r3, r3, #16
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	f000 8087 	beq.w	8002bd8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ace:	2220      	movs	r2, #32
 8002ad0:	409a      	lsls	r2, r3
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b05      	cmp	r3, #5
 8002ae0:	d136      	bne.n	8002b50 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f022 0216 	bic.w	r2, r2, #22
 8002af0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	695a      	ldr	r2, [r3, #20]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b00:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d103      	bne.n	8002b12 <HAL_DMA_IRQHandler+0x1da>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d007      	beq.n	8002b22 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f022 0208 	bic.w	r2, r2, #8
 8002b20:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b26:	223f      	movs	r2, #63	@ 0x3f
 8002b28:	409a      	lsls	r2, r3
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2201      	movs	r2, #1
 8002b32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d07e      	beq.n	8002c44 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	4798      	blx	r3
        }
        return;
 8002b4e:	e079      	b.n	8002c44 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d01d      	beq.n	8002b9a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d10d      	bne.n	8002b88 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d031      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	4798      	blx	r3
 8002b7c:	e02c      	b.n	8002bd8 <HAL_DMA_IRQHandler+0x2a0>
 8002b7e:	bf00      	nop
 8002b80:	20000014 	.word	0x20000014
 8002b84:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d023      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	4798      	blx	r3
 8002b98:	e01e      	b.n	8002bd8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d10f      	bne.n	8002bc8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f022 0210 	bic.w	r2, r2, #16
 8002bb6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d003      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d032      	beq.n	8002c46 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002be4:	f003 0301 	and.w	r3, r3, #1
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d022      	beq.n	8002c32 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2205      	movs	r2, #5
 8002bf0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f022 0201 	bic.w	r2, r2, #1
 8002c02:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	3301      	adds	r3, #1
 8002c08:	60bb      	str	r3, [r7, #8]
 8002c0a:	697a      	ldr	r2, [r7, #20]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d307      	bcc.n	8002c20 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0301 	and.w	r3, r3, #1
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1f2      	bne.n	8002c04 <HAL_DMA_IRQHandler+0x2cc>
 8002c1e:	e000      	b.n	8002c22 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002c20:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2201      	movs	r2, #1
 8002c26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d005      	beq.n	8002c46 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	4798      	blx	r3
 8002c42:	e000      	b.n	8002c46 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002c44:	bf00      	nop
    }
  }
}
 8002c46:	3718      	adds	r7, #24
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c5a:	b2db      	uxtb	r3, r3
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b085      	sub	sp, #20
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	60f8      	str	r0, [r7, #12]
 8002c88:	60b9      	str	r1, [r7, #8]
 8002c8a:	607a      	str	r2, [r7, #4]
 8002c8c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002c9c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	683a      	ldr	r2, [r7, #0]
 8002ca4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	2b40      	cmp	r3, #64	@ 0x40
 8002cac:	d108      	bne.n	8002cc0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	687a      	ldr	r2, [r7, #4]
 8002cb4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	68ba      	ldr	r2, [r7, #8]
 8002cbc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002cbe:	e007      	b.n	8002cd0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	68ba      	ldr	r2, [r7, #8]
 8002cc6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	60da      	str	r2, [r3, #12]
}
 8002cd0:	bf00      	nop
 8002cd2:	3714      	adds	r7, #20
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr

08002cdc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b085      	sub	sp, #20
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	3b10      	subs	r3, #16
 8002cec:	4a14      	ldr	r2, [pc, #80]	@ (8002d40 <DMA_CalcBaseAndBitshift+0x64>)
 8002cee:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf2:	091b      	lsrs	r3, r3, #4
 8002cf4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002cf6:	4a13      	ldr	r2, [pc, #76]	@ (8002d44 <DMA_CalcBaseAndBitshift+0x68>)
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	4413      	add	r3, r2
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	461a      	mov	r2, r3
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2b03      	cmp	r3, #3
 8002d08:	d909      	bls.n	8002d1e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002d12:	f023 0303 	bic.w	r3, r3, #3
 8002d16:	1d1a      	adds	r2, r3, #4
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d1c:	e007      	b.n	8002d2e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002d26:	f023 0303 	bic.w	r3, r3, #3
 8002d2a:	687a      	ldr	r2, [r7, #4]
 8002d2c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3714      	adds	r7, #20
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	aaaaaaab 	.word	0xaaaaaaab
 8002d44:	0800ff18 	.word	0x0800ff18

08002d48 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b085      	sub	sp, #20
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d50:	2300      	movs	r3, #0
 8002d52:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d58:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	699b      	ldr	r3, [r3, #24]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d11f      	bne.n	8002da2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	2b03      	cmp	r3, #3
 8002d66:	d856      	bhi.n	8002e16 <DMA_CheckFifoParam+0xce>
 8002d68:	a201      	add	r2, pc, #4	@ (adr r2, 8002d70 <DMA_CheckFifoParam+0x28>)
 8002d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d6e:	bf00      	nop
 8002d70:	08002d81 	.word	0x08002d81
 8002d74:	08002d93 	.word	0x08002d93
 8002d78:	08002d81 	.word	0x08002d81
 8002d7c:	08002e17 	.word	0x08002e17
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d84:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d046      	beq.n	8002e1a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d90:	e043      	b.n	8002e1a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d96:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002d9a:	d140      	bne.n	8002e1e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002da0:	e03d      	b.n	8002e1e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	699b      	ldr	r3, [r3, #24]
 8002da6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002daa:	d121      	bne.n	8002df0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	2b03      	cmp	r3, #3
 8002db0:	d837      	bhi.n	8002e22 <DMA_CheckFifoParam+0xda>
 8002db2:	a201      	add	r2, pc, #4	@ (adr r2, 8002db8 <DMA_CheckFifoParam+0x70>)
 8002db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002db8:	08002dc9 	.word	0x08002dc9
 8002dbc:	08002dcf 	.word	0x08002dcf
 8002dc0:	08002dc9 	.word	0x08002dc9
 8002dc4:	08002de1 	.word	0x08002de1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	73fb      	strb	r3, [r7, #15]
      break;
 8002dcc:	e030      	b.n	8002e30 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d025      	beq.n	8002e26 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dde:	e022      	b.n	8002e26 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002de8:	d11f      	bne.n	8002e2a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002dee:	e01c      	b.n	8002e2a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d903      	bls.n	8002dfe <DMA_CheckFifoParam+0xb6>
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	2b03      	cmp	r3, #3
 8002dfa:	d003      	beq.n	8002e04 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002dfc:	e018      	b.n	8002e30 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	73fb      	strb	r3, [r7, #15]
      break;
 8002e02:	e015      	b.n	8002e30 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e08:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d00e      	beq.n	8002e2e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	73fb      	strb	r3, [r7, #15]
      break;
 8002e14:	e00b      	b.n	8002e2e <DMA_CheckFifoParam+0xe6>
      break;
 8002e16:	bf00      	nop
 8002e18:	e00a      	b.n	8002e30 <DMA_CheckFifoParam+0xe8>
      break;
 8002e1a:	bf00      	nop
 8002e1c:	e008      	b.n	8002e30 <DMA_CheckFifoParam+0xe8>
      break;
 8002e1e:	bf00      	nop
 8002e20:	e006      	b.n	8002e30 <DMA_CheckFifoParam+0xe8>
      break;
 8002e22:	bf00      	nop
 8002e24:	e004      	b.n	8002e30 <DMA_CheckFifoParam+0xe8>
      break;
 8002e26:	bf00      	nop
 8002e28:	e002      	b.n	8002e30 <DMA_CheckFifoParam+0xe8>
      break;   
 8002e2a:	bf00      	nop
 8002e2c:	e000      	b.n	8002e30 <DMA_CheckFifoParam+0xe8>
      break;
 8002e2e:	bf00      	nop
    }
  } 
  
  return status; 
 8002e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3714      	adds	r7, #20
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop

08002e40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b089      	sub	sp, #36	@ 0x24
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e52:	2300      	movs	r3, #0
 8002e54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e56:	2300      	movs	r3, #0
 8002e58:	61fb      	str	r3, [r7, #28]
 8002e5a:	e159      	b.n	8003110 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	fa02 f303 	lsl.w	r3, r2, r3
 8002e64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	697a      	ldr	r2, [r7, #20]
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	f040 8148 	bne.w	800310a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	f003 0303 	and.w	r3, r3, #3
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d005      	beq.n	8002e92 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d130      	bne.n	8002ef4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	2203      	movs	r2, #3
 8002e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea2:	43db      	mvns	r3, r3
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	68da      	ldr	r2, [r3, #12]
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	69ba      	ldr	r2, [r7, #24]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	69ba      	ldr	r2, [r7, #24]
 8002ec0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ec8:	2201      	movs	r2, #1
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed0:	43db      	mvns	r3, r3
 8002ed2:	69ba      	ldr	r2, [r7, #24]
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	091b      	lsrs	r3, r3, #4
 8002ede:	f003 0201 	and.w	r2, r3, #1
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	69ba      	ldr	r2, [r7, #24]
 8002ef2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f003 0303 	and.w	r3, r3, #3
 8002efc:	2b03      	cmp	r3, #3
 8002efe:	d017      	beq.n	8002f30 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	005b      	lsls	r3, r3, #1
 8002f0a:	2203      	movs	r2, #3
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	43db      	mvns	r3, r3
 8002f12:	69ba      	ldr	r2, [r7, #24]
 8002f14:	4013      	ands	r3, r2
 8002f16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	689a      	ldr	r2, [r3, #8]
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	69ba      	ldr	r2, [r7, #24]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f003 0303 	and.w	r3, r3, #3
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d123      	bne.n	8002f84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f3c:	69fb      	ldr	r3, [r7, #28]
 8002f3e:	08da      	lsrs	r2, r3, #3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	3208      	adds	r2, #8
 8002f44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	f003 0307 	and.w	r3, r3, #7
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	220f      	movs	r2, #15
 8002f54:	fa02 f303 	lsl.w	r3, r2, r3
 8002f58:	43db      	mvns	r3, r3
 8002f5a:	69ba      	ldr	r2, [r7, #24]
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	691a      	ldr	r2, [r3, #16]
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	f003 0307 	and.w	r3, r3, #7
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	08da      	lsrs	r2, r3, #3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	3208      	adds	r2, #8
 8002f7e:	69b9      	ldr	r1, [r7, #24]
 8002f80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	2203      	movs	r2, #3
 8002f90:	fa02 f303 	lsl.w	r3, r2, r3
 8002f94:	43db      	mvns	r3, r3
 8002f96:	69ba      	ldr	r2, [r7, #24]
 8002f98:	4013      	ands	r3, r2
 8002f9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f003 0203 	and.w	r2, r3, #3
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fac:	69ba      	ldr	r2, [r7, #24]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	69ba      	ldr	r2, [r7, #24]
 8002fb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	f000 80a2 	beq.w	800310a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	60fb      	str	r3, [r7, #12]
 8002fca:	4b57      	ldr	r3, [pc, #348]	@ (8003128 <HAL_GPIO_Init+0x2e8>)
 8002fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fce:	4a56      	ldr	r2, [pc, #344]	@ (8003128 <HAL_GPIO_Init+0x2e8>)
 8002fd0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002fd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002fd6:	4b54      	ldr	r3, [pc, #336]	@ (8003128 <HAL_GPIO_Init+0x2e8>)
 8002fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fde:	60fb      	str	r3, [r7, #12]
 8002fe0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002fe2:	4a52      	ldr	r2, [pc, #328]	@ (800312c <HAL_GPIO_Init+0x2ec>)
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	089b      	lsrs	r3, r3, #2
 8002fe8:	3302      	adds	r3, #2
 8002fea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	f003 0303 	and.w	r3, r3, #3
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	220f      	movs	r2, #15
 8002ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffe:	43db      	mvns	r3, r3
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	4013      	ands	r3, r2
 8003004:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4a49      	ldr	r2, [pc, #292]	@ (8003130 <HAL_GPIO_Init+0x2f0>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d019      	beq.n	8003042 <HAL_GPIO_Init+0x202>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a48      	ldr	r2, [pc, #288]	@ (8003134 <HAL_GPIO_Init+0x2f4>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d013      	beq.n	800303e <HAL_GPIO_Init+0x1fe>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a47      	ldr	r2, [pc, #284]	@ (8003138 <HAL_GPIO_Init+0x2f8>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d00d      	beq.n	800303a <HAL_GPIO_Init+0x1fa>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a46      	ldr	r2, [pc, #280]	@ (800313c <HAL_GPIO_Init+0x2fc>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d007      	beq.n	8003036 <HAL_GPIO_Init+0x1f6>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a45      	ldr	r2, [pc, #276]	@ (8003140 <HAL_GPIO_Init+0x300>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d101      	bne.n	8003032 <HAL_GPIO_Init+0x1f2>
 800302e:	2304      	movs	r3, #4
 8003030:	e008      	b.n	8003044 <HAL_GPIO_Init+0x204>
 8003032:	2307      	movs	r3, #7
 8003034:	e006      	b.n	8003044 <HAL_GPIO_Init+0x204>
 8003036:	2303      	movs	r3, #3
 8003038:	e004      	b.n	8003044 <HAL_GPIO_Init+0x204>
 800303a:	2302      	movs	r3, #2
 800303c:	e002      	b.n	8003044 <HAL_GPIO_Init+0x204>
 800303e:	2301      	movs	r3, #1
 8003040:	e000      	b.n	8003044 <HAL_GPIO_Init+0x204>
 8003042:	2300      	movs	r3, #0
 8003044:	69fa      	ldr	r2, [r7, #28]
 8003046:	f002 0203 	and.w	r2, r2, #3
 800304a:	0092      	lsls	r2, r2, #2
 800304c:	4093      	lsls	r3, r2
 800304e:	69ba      	ldr	r2, [r7, #24]
 8003050:	4313      	orrs	r3, r2
 8003052:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003054:	4935      	ldr	r1, [pc, #212]	@ (800312c <HAL_GPIO_Init+0x2ec>)
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	089b      	lsrs	r3, r3, #2
 800305a:	3302      	adds	r3, #2
 800305c:	69ba      	ldr	r2, [r7, #24]
 800305e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003062:	4b38      	ldr	r3, [pc, #224]	@ (8003144 <HAL_GPIO_Init+0x304>)
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	43db      	mvns	r3, r3
 800306c:	69ba      	ldr	r2, [r7, #24]
 800306e:	4013      	ands	r3, r2
 8003070:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d003      	beq.n	8003086 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800307e:	69ba      	ldr	r2, [r7, #24]
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	4313      	orrs	r3, r2
 8003084:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003086:	4a2f      	ldr	r2, [pc, #188]	@ (8003144 <HAL_GPIO_Init+0x304>)
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800308c:	4b2d      	ldr	r3, [pc, #180]	@ (8003144 <HAL_GPIO_Init+0x304>)
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	43db      	mvns	r3, r3
 8003096:	69ba      	ldr	r2, [r7, #24]
 8003098:	4013      	ands	r3, r2
 800309a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d003      	beq.n	80030b0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80030a8:	69ba      	ldr	r2, [r7, #24]
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030b0:	4a24      	ldr	r2, [pc, #144]	@ (8003144 <HAL_GPIO_Init+0x304>)
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030b6:	4b23      	ldr	r3, [pc, #140]	@ (8003144 <HAL_GPIO_Init+0x304>)
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	43db      	mvns	r3, r3
 80030c0:	69ba      	ldr	r2, [r7, #24]
 80030c2:	4013      	ands	r3, r2
 80030c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d003      	beq.n	80030da <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80030d2:	69ba      	ldr	r2, [r7, #24]
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030da:	4a1a      	ldr	r2, [pc, #104]	@ (8003144 <HAL_GPIO_Init+0x304>)
 80030dc:	69bb      	ldr	r3, [r7, #24]
 80030de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030e0:	4b18      	ldr	r3, [pc, #96]	@ (8003144 <HAL_GPIO_Init+0x304>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	43db      	mvns	r3, r3
 80030ea:	69ba      	ldr	r2, [r7, #24]
 80030ec:	4013      	ands	r3, r2
 80030ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d003      	beq.n	8003104 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80030fc:	69ba      	ldr	r2, [r7, #24]
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	4313      	orrs	r3, r2
 8003102:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003104:	4a0f      	ldr	r2, [pc, #60]	@ (8003144 <HAL_GPIO_Init+0x304>)
 8003106:	69bb      	ldr	r3, [r7, #24]
 8003108:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800310a:	69fb      	ldr	r3, [r7, #28]
 800310c:	3301      	adds	r3, #1
 800310e:	61fb      	str	r3, [r7, #28]
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	2b0f      	cmp	r3, #15
 8003114:	f67f aea2 	bls.w	8002e5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003118:	bf00      	nop
 800311a:	bf00      	nop
 800311c:	3724      	adds	r7, #36	@ 0x24
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop
 8003128:	40023800 	.word	0x40023800
 800312c:	40013800 	.word	0x40013800
 8003130:	40020000 	.word	0x40020000
 8003134:	40020400 	.word	0x40020400
 8003138:	40020800 	.word	0x40020800
 800313c:	40020c00 	.word	0x40020c00
 8003140:	40021000 	.word	0x40021000
 8003144:	40013c00 	.word	0x40013c00

08003148 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003148:	b480      	push	{r7}
 800314a:	b085      	sub	sp, #20
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	460b      	mov	r3, r1
 8003152:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	691a      	ldr	r2, [r3, #16]
 8003158:	887b      	ldrh	r3, [r7, #2]
 800315a:	4013      	ands	r3, r2
 800315c:	2b00      	cmp	r3, #0
 800315e:	d002      	beq.n	8003166 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003160:	2301      	movs	r3, #1
 8003162:	73fb      	strb	r3, [r7, #15]
 8003164:	e001      	b.n	800316a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003166:	2300      	movs	r3, #0
 8003168:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800316a:	7bfb      	ldrb	r3, [r7, #15]
}
 800316c:	4618      	mov	r0, r3
 800316e:	3714      	adds	r7, #20
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e12b      	b.n	80033e2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003190:	b2db      	uxtb	r3, r3
 8003192:	2b00      	cmp	r3, #0
 8003194:	d106      	bne.n	80031a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f7fe fbe2 	bl	8001968 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2224      	movs	r2, #36	@ 0x24
 80031a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f022 0201 	bic.w	r2, r2, #1
 80031ba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031ca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031da:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80031dc:	f004 fe0a 	bl	8007df4 <HAL_RCC_GetPCLK1Freq>
 80031e0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	4a81      	ldr	r2, [pc, #516]	@ (80033ec <HAL_I2C_Init+0x274>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d807      	bhi.n	80031fc <HAL_I2C_Init+0x84>
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	4a80      	ldr	r2, [pc, #512]	@ (80033f0 <HAL_I2C_Init+0x278>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	bf94      	ite	ls
 80031f4:	2301      	movls	r3, #1
 80031f6:	2300      	movhi	r3, #0
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	e006      	b.n	800320a <HAL_I2C_Init+0x92>
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	4a7d      	ldr	r2, [pc, #500]	@ (80033f4 <HAL_I2C_Init+0x27c>)
 8003200:	4293      	cmp	r3, r2
 8003202:	bf94      	ite	ls
 8003204:	2301      	movls	r3, #1
 8003206:	2300      	movhi	r3, #0
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d001      	beq.n	8003212 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e0e7      	b.n	80033e2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	4a78      	ldr	r2, [pc, #480]	@ (80033f8 <HAL_I2C_Init+0x280>)
 8003216:	fba2 2303 	umull	r2, r3, r2, r3
 800321a:	0c9b      	lsrs	r3, r3, #18
 800321c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	68ba      	ldr	r2, [r7, #8]
 800322e:	430a      	orrs	r2, r1
 8003230:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	6a1b      	ldr	r3, [r3, #32]
 8003238:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	4a6a      	ldr	r2, [pc, #424]	@ (80033ec <HAL_I2C_Init+0x274>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d802      	bhi.n	800324c <HAL_I2C_Init+0xd4>
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	3301      	adds	r3, #1
 800324a:	e009      	b.n	8003260 <HAL_I2C_Init+0xe8>
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003252:	fb02 f303 	mul.w	r3, r2, r3
 8003256:	4a69      	ldr	r2, [pc, #420]	@ (80033fc <HAL_I2C_Init+0x284>)
 8003258:	fba2 2303 	umull	r2, r3, r2, r3
 800325c:	099b      	lsrs	r3, r3, #6
 800325e:	3301      	adds	r3, #1
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	6812      	ldr	r2, [r2, #0]
 8003264:	430b      	orrs	r3, r1
 8003266:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	69db      	ldr	r3, [r3, #28]
 800326e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003272:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	495c      	ldr	r1, [pc, #368]	@ (80033ec <HAL_I2C_Init+0x274>)
 800327c:	428b      	cmp	r3, r1
 800327e:	d819      	bhi.n	80032b4 <HAL_I2C_Init+0x13c>
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	1e59      	subs	r1, r3, #1
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	005b      	lsls	r3, r3, #1
 800328a:	fbb1 f3f3 	udiv	r3, r1, r3
 800328e:	1c59      	adds	r1, r3, #1
 8003290:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003294:	400b      	ands	r3, r1
 8003296:	2b00      	cmp	r3, #0
 8003298:	d00a      	beq.n	80032b0 <HAL_I2C_Init+0x138>
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	1e59      	subs	r1, r3, #1
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	005b      	lsls	r3, r3, #1
 80032a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80032a8:	3301      	adds	r3, #1
 80032aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032ae:	e051      	b.n	8003354 <HAL_I2C_Init+0x1dc>
 80032b0:	2304      	movs	r3, #4
 80032b2:	e04f      	b.n	8003354 <HAL_I2C_Init+0x1dc>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d111      	bne.n	80032e0 <HAL_I2C_Init+0x168>
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	1e58      	subs	r0, r3, #1
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6859      	ldr	r1, [r3, #4]
 80032c4:	460b      	mov	r3, r1
 80032c6:	005b      	lsls	r3, r3, #1
 80032c8:	440b      	add	r3, r1
 80032ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80032ce:	3301      	adds	r3, #1
 80032d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	bf0c      	ite	eq
 80032d8:	2301      	moveq	r3, #1
 80032da:	2300      	movne	r3, #0
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	e012      	b.n	8003306 <HAL_I2C_Init+0x18e>
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	1e58      	subs	r0, r3, #1
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6859      	ldr	r1, [r3, #4]
 80032e8:	460b      	mov	r3, r1
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	440b      	add	r3, r1
 80032ee:	0099      	lsls	r1, r3, #2
 80032f0:	440b      	add	r3, r1
 80032f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80032f6:	3301      	adds	r3, #1
 80032f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	bf0c      	ite	eq
 8003300:	2301      	moveq	r3, #1
 8003302:	2300      	movne	r3, #0
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b00      	cmp	r3, #0
 8003308:	d001      	beq.n	800330e <HAL_I2C_Init+0x196>
 800330a:	2301      	movs	r3, #1
 800330c:	e022      	b.n	8003354 <HAL_I2C_Init+0x1dc>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d10e      	bne.n	8003334 <HAL_I2C_Init+0x1bc>
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	1e58      	subs	r0, r3, #1
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6859      	ldr	r1, [r3, #4]
 800331e:	460b      	mov	r3, r1
 8003320:	005b      	lsls	r3, r3, #1
 8003322:	440b      	add	r3, r1
 8003324:	fbb0 f3f3 	udiv	r3, r0, r3
 8003328:	3301      	adds	r3, #1
 800332a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800332e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003332:	e00f      	b.n	8003354 <HAL_I2C_Init+0x1dc>
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	1e58      	subs	r0, r3, #1
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6859      	ldr	r1, [r3, #4]
 800333c:	460b      	mov	r3, r1
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	440b      	add	r3, r1
 8003342:	0099      	lsls	r1, r3, #2
 8003344:	440b      	add	r3, r1
 8003346:	fbb0 f3f3 	udiv	r3, r0, r3
 800334a:	3301      	adds	r3, #1
 800334c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003350:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003354:	6879      	ldr	r1, [r7, #4]
 8003356:	6809      	ldr	r1, [r1, #0]
 8003358:	4313      	orrs	r3, r2
 800335a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	69da      	ldr	r2, [r3, #28]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6a1b      	ldr	r3, [r3, #32]
 800336e:	431a      	orrs	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	430a      	orrs	r2, r1
 8003376:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003382:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	6911      	ldr	r1, [r2, #16]
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	68d2      	ldr	r2, [r2, #12]
 800338e:	4311      	orrs	r1, r2
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	6812      	ldr	r2, [r2, #0]
 8003394:	430b      	orrs	r3, r1
 8003396:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	68db      	ldr	r3, [r3, #12]
 800339e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	695a      	ldr	r2, [r3, #20]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	699b      	ldr	r3, [r3, #24]
 80033aa:	431a      	orrs	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	430a      	orrs	r2, r1
 80033b2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f042 0201 	orr.w	r2, r2, #1
 80033c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2200      	movs	r2, #0
 80033c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2220      	movs	r2, #32
 80033ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3710      	adds	r7, #16
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	000186a0 	.word	0x000186a0
 80033f0:	001e847f 	.word	0x001e847f
 80033f4:	003d08ff 	.word	0x003d08ff
 80033f8:	431bde83 	.word	0x431bde83
 80033fc:	10624dd3 	.word	0x10624dd3

08003400 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	695b      	ldr	r3, [r3, #20]
 800340e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003412:	2b80      	cmp	r3, #128	@ 0x80
 8003414:	d103      	bne.n	800341e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2200      	movs	r2, #0
 800341c:	611a      	str	r2, [r3, #16]
  }
}
 800341e:	bf00      	nop
 8003420:	370c      	adds	r7, #12
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr
	...

0800342c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b088      	sub	sp, #32
 8003430:	af02      	add	r7, sp, #8
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	4608      	mov	r0, r1
 8003436:	4611      	mov	r1, r2
 8003438:	461a      	mov	r2, r3
 800343a:	4603      	mov	r3, r0
 800343c:	817b      	strh	r3, [r7, #10]
 800343e:	460b      	mov	r3, r1
 8003440:	813b      	strh	r3, [r7, #8]
 8003442:	4613      	mov	r3, r2
 8003444:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003446:	f7fe fcd9 	bl	8001dfc <HAL_GetTick>
 800344a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003452:	b2db      	uxtb	r3, r3
 8003454:	2b20      	cmp	r3, #32
 8003456:	f040 80d9 	bne.w	800360c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	9300      	str	r3, [sp, #0]
 800345e:	2319      	movs	r3, #25
 8003460:	2201      	movs	r2, #1
 8003462:	496d      	ldr	r1, [pc, #436]	@ (8003618 <HAL_I2C_Mem_Write+0x1ec>)
 8003464:	68f8      	ldr	r0, [r7, #12]
 8003466:	f002 fbd7 	bl	8005c18 <I2C_WaitOnFlagUntilTimeout>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003470:	2302      	movs	r3, #2
 8003472:	e0cc      	b.n	800360e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800347a:	2b01      	cmp	r3, #1
 800347c:	d101      	bne.n	8003482 <HAL_I2C_Mem_Write+0x56>
 800347e:	2302      	movs	r3, #2
 8003480:	e0c5      	b.n	800360e <HAL_I2C_Mem_Write+0x1e2>
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2201      	movs	r2, #1
 8003486:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b01      	cmp	r3, #1
 8003496:	d007      	beq.n	80034a8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f042 0201 	orr.w	r2, r2, #1
 80034a6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034b6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2221      	movs	r2, #33	@ 0x21
 80034bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2240      	movs	r2, #64	@ 0x40
 80034c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2200      	movs	r2, #0
 80034cc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6a3a      	ldr	r2, [r7, #32]
 80034d2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80034d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034de:	b29a      	uxth	r2, r3
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	4a4d      	ldr	r2, [pc, #308]	@ (800361c <HAL_I2C_Mem_Write+0x1f0>)
 80034e8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034ea:	88f8      	ldrh	r0, [r7, #6]
 80034ec:	893a      	ldrh	r2, [r7, #8]
 80034ee:	8979      	ldrh	r1, [r7, #10]
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	9301      	str	r3, [sp, #4]
 80034f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034f6:	9300      	str	r3, [sp, #0]
 80034f8:	4603      	mov	r3, r0
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f002 f84a 	bl	8005594 <I2C_RequestMemoryWrite>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d052      	beq.n	80035ac <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e081      	b.n	800360e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800350a:	697a      	ldr	r2, [r7, #20]
 800350c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f002 fc9c 	bl	8005e4c <I2C_WaitOnTXEFlagUntilTimeout>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d00d      	beq.n	8003536 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351e:	2b04      	cmp	r3, #4
 8003520:	d107      	bne.n	8003532 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003530:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e06b      	b.n	800360e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800353a:	781a      	ldrb	r2, [r3, #0]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003546:	1c5a      	adds	r2, r3, #1
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003550:	3b01      	subs	r3, #1
 8003552:	b29a      	uxth	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800355c:	b29b      	uxth	r3, r3
 800355e:	3b01      	subs	r3, #1
 8003560:	b29a      	uxth	r2, r3
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	695b      	ldr	r3, [r3, #20]
 800356c:	f003 0304 	and.w	r3, r3, #4
 8003570:	2b04      	cmp	r3, #4
 8003572:	d11b      	bne.n	80035ac <HAL_I2C_Mem_Write+0x180>
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003578:	2b00      	cmp	r3, #0
 800357a:	d017      	beq.n	80035ac <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003580:	781a      	ldrb	r2, [r3, #0]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358c:	1c5a      	adds	r2, r3, #1
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003596:	3b01      	subs	r3, #1
 8003598:	b29a      	uxth	r2, r3
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035a2:	b29b      	uxth	r3, r3
 80035a4:	3b01      	subs	r3, #1
 80035a6:	b29a      	uxth	r2, r3
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d1aa      	bne.n	800350a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035b4:	697a      	ldr	r2, [r7, #20]
 80035b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80035b8:	68f8      	ldr	r0, [r7, #12]
 80035ba:	f002 fc8f 	bl	8005edc <I2C_WaitOnBTFFlagUntilTimeout>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d00d      	beq.n	80035e0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c8:	2b04      	cmp	r3, #4
 80035ca:	d107      	bne.n	80035dc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035da:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e016      	b.n	800360e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2220      	movs	r2, #32
 80035f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2200      	movs	r2, #0
 8003604:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003608:	2300      	movs	r3, #0
 800360a:	e000      	b.n	800360e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800360c:	2302      	movs	r3, #2
  }
}
 800360e:	4618      	mov	r0, r3
 8003610:	3718      	adds	r7, #24
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	00100002 	.word	0x00100002
 800361c:	ffff0000 	.word	0xffff0000

08003620 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b08c      	sub	sp, #48	@ 0x30
 8003624:	af02      	add	r7, sp, #8
 8003626:	60f8      	str	r0, [r7, #12]
 8003628:	4608      	mov	r0, r1
 800362a:	4611      	mov	r1, r2
 800362c:	461a      	mov	r2, r3
 800362e:	4603      	mov	r3, r0
 8003630:	817b      	strh	r3, [r7, #10]
 8003632:	460b      	mov	r3, r1
 8003634:	813b      	strh	r3, [r7, #8]
 8003636:	4613      	mov	r3, r2
 8003638:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800363a:	f7fe fbdf 	bl	8001dfc <HAL_GetTick>
 800363e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003646:	b2db      	uxtb	r3, r3
 8003648:	2b20      	cmp	r3, #32
 800364a:	f040 8214 	bne.w	8003a76 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800364e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003650:	9300      	str	r3, [sp, #0]
 8003652:	2319      	movs	r3, #25
 8003654:	2201      	movs	r2, #1
 8003656:	497b      	ldr	r1, [pc, #492]	@ (8003844 <HAL_I2C_Mem_Read+0x224>)
 8003658:	68f8      	ldr	r0, [r7, #12]
 800365a:	f002 fadd 	bl	8005c18 <I2C_WaitOnFlagUntilTimeout>
 800365e:	4603      	mov	r3, r0
 8003660:	2b00      	cmp	r3, #0
 8003662:	d001      	beq.n	8003668 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003664:	2302      	movs	r3, #2
 8003666:	e207      	b.n	8003a78 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800366e:	2b01      	cmp	r3, #1
 8003670:	d101      	bne.n	8003676 <HAL_I2C_Mem_Read+0x56>
 8003672:	2302      	movs	r3, #2
 8003674:	e200      	b.n	8003a78 <HAL_I2C_Mem_Read+0x458>
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2201      	movs	r2, #1
 800367a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0301 	and.w	r3, r3, #1
 8003688:	2b01      	cmp	r3, #1
 800368a:	d007      	beq.n	800369c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f042 0201 	orr.w	r2, r2, #1
 800369a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036aa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2222      	movs	r2, #34	@ 0x22
 80036b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2240      	movs	r2, #64	@ 0x40
 80036b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2200      	movs	r2, #0
 80036c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80036cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036d2:	b29a      	uxth	r2, r3
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	4a5b      	ldr	r2, [pc, #364]	@ (8003848 <HAL_I2C_Mem_Read+0x228>)
 80036dc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80036de:	88f8      	ldrh	r0, [r7, #6]
 80036e0:	893a      	ldrh	r2, [r7, #8]
 80036e2:	8979      	ldrh	r1, [r7, #10]
 80036e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e6:	9301      	str	r3, [sp, #4]
 80036e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	4603      	mov	r3, r0
 80036ee:	68f8      	ldr	r0, [r7, #12]
 80036f0:	f001 ffe6 	bl	80056c0 <I2C_RequestMemoryRead>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d001      	beq.n	80036fe <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e1bc      	b.n	8003a78 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003702:	2b00      	cmp	r3, #0
 8003704:	d113      	bne.n	800372e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003706:	2300      	movs	r3, #0
 8003708:	623b      	str	r3, [r7, #32]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	695b      	ldr	r3, [r3, #20]
 8003710:	623b      	str	r3, [r7, #32]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	699b      	ldr	r3, [r3, #24]
 8003718:	623b      	str	r3, [r7, #32]
 800371a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800372a:	601a      	str	r2, [r3, #0]
 800372c:	e190      	b.n	8003a50 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003732:	2b01      	cmp	r3, #1
 8003734:	d11b      	bne.n	800376e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003744:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003746:	2300      	movs	r3, #0
 8003748:	61fb      	str	r3, [r7, #28]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	695b      	ldr	r3, [r3, #20]
 8003750:	61fb      	str	r3, [r7, #28]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	699b      	ldr	r3, [r3, #24]
 8003758:	61fb      	str	r3, [r7, #28]
 800375a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800376a:	601a      	str	r2, [r3, #0]
 800376c:	e170      	b.n	8003a50 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003772:	2b02      	cmp	r3, #2
 8003774:	d11b      	bne.n	80037ae <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003784:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003794:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003796:	2300      	movs	r3, #0
 8003798:	61bb      	str	r3, [r7, #24]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	695b      	ldr	r3, [r3, #20]
 80037a0:	61bb      	str	r3, [r7, #24]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	699b      	ldr	r3, [r3, #24]
 80037a8:	61bb      	str	r3, [r7, #24]
 80037aa:	69bb      	ldr	r3, [r7, #24]
 80037ac:	e150      	b.n	8003a50 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037ae:	2300      	movs	r3, #0
 80037b0:	617b      	str	r3, [r7, #20]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	695b      	ldr	r3, [r3, #20]
 80037b8:	617b      	str	r3, [r7, #20]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	699b      	ldr	r3, [r3, #24]
 80037c0:	617b      	str	r3, [r7, #20]
 80037c2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80037c4:	e144      	b.n	8003a50 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ca:	2b03      	cmp	r3, #3
 80037cc:	f200 80f1 	bhi.w	80039b2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d123      	bne.n	8003820 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037da:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80037dc:	68f8      	ldr	r0, [r7, #12]
 80037de:	f002 fbf7 	bl	8005fd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037e2:	4603      	mov	r3, r0
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d001      	beq.n	80037ec <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e145      	b.n	8003a78 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	691a      	ldr	r2, [r3, #16]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f6:	b2d2      	uxtb	r2, r2
 80037f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037fe:	1c5a      	adds	r2, r3, #1
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003808:	3b01      	subs	r3, #1
 800380a:	b29a      	uxth	r2, r3
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003814:	b29b      	uxth	r3, r3
 8003816:	3b01      	subs	r3, #1
 8003818:	b29a      	uxth	r2, r3
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800381e:	e117      	b.n	8003a50 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003824:	2b02      	cmp	r3, #2
 8003826:	d14e      	bne.n	80038c6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800382a:	9300      	str	r3, [sp, #0]
 800382c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800382e:	2200      	movs	r2, #0
 8003830:	4906      	ldr	r1, [pc, #24]	@ (800384c <HAL_I2C_Mem_Read+0x22c>)
 8003832:	68f8      	ldr	r0, [r7, #12]
 8003834:	f002 f9f0 	bl	8005c18 <I2C_WaitOnFlagUntilTimeout>
 8003838:	4603      	mov	r3, r0
 800383a:	2b00      	cmp	r3, #0
 800383c:	d008      	beq.n	8003850 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e11a      	b.n	8003a78 <HAL_I2C_Mem_Read+0x458>
 8003842:	bf00      	nop
 8003844:	00100002 	.word	0x00100002
 8003848:	ffff0000 	.word	0xffff0000
 800384c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800385e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	691a      	ldr	r2, [r3, #16]
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800386a:	b2d2      	uxtb	r2, r2
 800386c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003872:	1c5a      	adds	r2, r3, #1
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800387c:	3b01      	subs	r3, #1
 800387e:	b29a      	uxth	r2, r3
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003888:	b29b      	uxth	r3, r3
 800388a:	3b01      	subs	r3, #1
 800388c:	b29a      	uxth	r2, r3
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	691a      	ldr	r2, [r3, #16]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800389c:	b2d2      	uxtb	r2, r2
 800389e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a4:	1c5a      	adds	r2, r3, #1
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ae:	3b01      	subs	r3, #1
 80038b0:	b29a      	uxth	r2, r3
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	3b01      	subs	r3, #1
 80038be:	b29a      	uxth	r2, r3
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80038c4:	e0c4      	b.n	8003a50 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80038c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c8:	9300      	str	r3, [sp, #0]
 80038ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038cc:	2200      	movs	r2, #0
 80038ce:	496c      	ldr	r1, [pc, #432]	@ (8003a80 <HAL_I2C_Mem_Read+0x460>)
 80038d0:	68f8      	ldr	r0, [r7, #12]
 80038d2:	f002 f9a1 	bl	8005c18 <I2C_WaitOnFlagUntilTimeout>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d001      	beq.n	80038e0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e0cb      	b.n	8003a78 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	691a      	ldr	r2, [r3, #16]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038fa:	b2d2      	uxtb	r2, r2
 80038fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003902:	1c5a      	adds	r2, r3, #1
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800390c:	3b01      	subs	r3, #1
 800390e:	b29a      	uxth	r2, r3
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003918:	b29b      	uxth	r3, r3
 800391a:	3b01      	subs	r3, #1
 800391c:	b29a      	uxth	r2, r3
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003924:	9300      	str	r3, [sp, #0]
 8003926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003928:	2200      	movs	r2, #0
 800392a:	4955      	ldr	r1, [pc, #340]	@ (8003a80 <HAL_I2C_Mem_Read+0x460>)
 800392c:	68f8      	ldr	r0, [r7, #12]
 800392e:	f002 f973 	bl	8005c18 <I2C_WaitOnFlagUntilTimeout>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d001      	beq.n	800393c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e09d      	b.n	8003a78 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800394a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	691a      	ldr	r2, [r3, #16]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003956:	b2d2      	uxtb	r2, r2
 8003958:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395e:	1c5a      	adds	r2, r3, #1
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003968:	3b01      	subs	r3, #1
 800396a:	b29a      	uxth	r2, r3
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003974:	b29b      	uxth	r3, r3
 8003976:	3b01      	subs	r3, #1
 8003978:	b29a      	uxth	r2, r3
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	691a      	ldr	r2, [r3, #16]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003988:	b2d2      	uxtb	r2, r2
 800398a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003990:	1c5a      	adds	r2, r3, #1
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800399a:	3b01      	subs	r3, #1
 800399c:	b29a      	uxth	r2, r3
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	3b01      	subs	r3, #1
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80039b0:	e04e      	b.n	8003a50 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039b4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80039b6:	68f8      	ldr	r0, [r7, #12]
 80039b8:	f002 fb0a 	bl	8005fd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80039bc:	4603      	mov	r3, r0
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d001      	beq.n	80039c6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e058      	b.n	8003a78 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	691a      	ldr	r2, [r3, #16]
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d0:	b2d2      	uxtb	r2, r2
 80039d2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d8:	1c5a      	adds	r2, r3, #1
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039e2:	3b01      	subs	r3, #1
 80039e4:	b29a      	uxth	r2, r3
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039ee:	b29b      	uxth	r3, r3
 80039f0:	3b01      	subs	r3, #1
 80039f2:	b29a      	uxth	r2, r3
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	695b      	ldr	r3, [r3, #20]
 80039fe:	f003 0304 	and.w	r3, r3, #4
 8003a02:	2b04      	cmp	r3, #4
 8003a04:	d124      	bne.n	8003a50 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a0a:	2b03      	cmp	r3, #3
 8003a0c:	d107      	bne.n	8003a1e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a1c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	691a      	ldr	r2, [r3, #16]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a28:	b2d2      	uxtb	r2, r2
 8003a2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a30:	1c5a      	adds	r2, r3, #1
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a3a:	3b01      	subs	r3, #1
 8003a3c:	b29a      	uxth	r2, r3
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a46:	b29b      	uxth	r3, r3
 8003a48:	3b01      	subs	r3, #1
 8003a4a:	b29a      	uxth	r2, r3
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	f47f aeb6 	bne.w	80037c6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2220      	movs	r2, #32
 8003a5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2200      	movs	r2, #0
 8003a66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a72:	2300      	movs	r3, #0
 8003a74:	e000      	b.n	8003a78 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003a76:	2302      	movs	r3, #2
  }
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3728      	adds	r7, #40	@ 0x28
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	00010004 	.word	0x00010004

08003a84 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b08c      	sub	sp, #48	@ 0x30
 8003a88:	af02      	add	r7, sp, #8
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	4608      	mov	r0, r1
 8003a8e:	4611      	mov	r1, r2
 8003a90:	461a      	mov	r2, r3
 8003a92:	4603      	mov	r3, r0
 8003a94:	817b      	strh	r3, [r7, #10]
 8003a96:	460b      	mov	r3, r1
 8003a98:	813b      	strh	r3, [r7, #8]
 8003a9a:	4613      	mov	r3, r2
 8003a9c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a9e:	f7fe f9ad 	bl	8001dfc <HAL_GetTick>
 8003aa2:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	2b20      	cmp	r3, #32
 8003ab2:	f040 8172 	bne.w	8003d9a <HAL_I2C_Mem_Read_DMA+0x316>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003ab6:	4b93      	ldr	r3, [pc, #588]	@ (8003d04 <HAL_I2C_Mem_Read_DMA+0x280>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	08db      	lsrs	r3, r3, #3
 8003abc:	4a92      	ldr	r2, [pc, #584]	@ (8003d08 <HAL_I2C_Mem_Read_DMA+0x284>)
 8003abe:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac2:	0a1a      	lsrs	r2, r3, #8
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	4413      	add	r3, r2
 8003aca:	009a      	lsls	r2, r3, #2
 8003acc:	4413      	add	r3, r2
 8003ace:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	3b01      	subs	r3, #1
 8003ad4:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d112      	bne.n	8003b02 <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2220      	movs	r2, #32
 8003ae6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af6:	f043 0220 	orr.w	r2, r3, #32
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8003afe:	2302      	movs	r3, #2
 8003b00:	e14c      	b.n	8003d9c <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	699b      	ldr	r3, [r3, #24]
 8003b08:	f003 0302 	and.w	r3, r3, #2
 8003b0c:	2b02      	cmp	r3, #2
 8003b0e:	d0df      	beq.n	8003ad0 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d101      	bne.n	8003b1e <HAL_I2C_Mem_Read_DMA+0x9a>
 8003b1a:	2302      	movs	r3, #2
 8003b1c:	e13e      	b.n	8003d9c <HAL_I2C_Mem_Read_DMA+0x318>
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2201      	movs	r2, #1
 8003b22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0301 	and.w	r3, r3, #1
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d007      	beq.n	8003b44 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f042 0201 	orr.w	r2, r2, #1
 8003b42:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b52:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2222      	movs	r2, #34	@ 0x22
 8003b58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2240      	movs	r2, #64	@ 0x40
 8003b60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2200      	movs	r2, #0
 8003b68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b6e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003b74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b7a:	b29a      	uxth	r2, r3
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	4a62      	ldr	r2, [pc, #392]	@ (8003d0c <HAL_I2C_Mem_Read_DMA+0x288>)
 8003b84:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8003b86:	897a      	ldrh	r2, [r7, #10]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8003b8c:	893a      	ldrh	r2, [r7, #8]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8003b92:	88fa      	ldrh	r2, [r7, #6]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	f000 80cc 	beq.w	8003d40 <HAL_I2C_Mem_Read_DMA+0x2bc>
    {
      if (hi2c->hdmarx != NULL)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d02d      	beq.n	8003c0c <HAL_I2C_Mem_Read_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bb4:	4a56      	ldr	r2, [pc, #344]	@ (8003d10 <HAL_I2C_Mem_Read_DMA+0x28c>)
 8003bb6:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bbc:	4a55      	ldr	r2, [pc, #340]	@ (8003d14 <HAL_I2C_Mem_Read_DMA+0x290>)
 8003bbe:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bcc:	2200      	movs	r2, #0
 8003bce:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bdc:	2200      	movs	r2, #0
 8003bde:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	3310      	adds	r3, #16
 8003bea:	4619      	mov	r1, r3
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bf6:	f7fe fe25 	bl	8002844 <HAL_DMA_Start_IT>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003c00:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	f040 8087 	bne.w	8003d18 <HAL_I2C_Mem_Read_DMA+0x294>
 8003c0a:	e013      	b.n	8003c34 <HAL_I2C_Mem_Read_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2220      	movs	r2, #32
 8003c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2200      	movs	r2, #0
 8003c18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c20:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e0b3      	b.n	8003d9c <HAL_I2C_Mem_Read_DMA+0x318>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8003c34:	88f8      	ldrh	r0, [r7, #6]
 8003c36:	893a      	ldrh	r2, [r7, #8]
 8003c38:	8979      	ldrh	r1, [r7, #10]
 8003c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c3c:	9301      	str	r3, [sp, #4]
 8003c3e:	2323      	movs	r3, #35	@ 0x23
 8003c40:	9300      	str	r3, [sp, #0]
 8003c42:	4603      	mov	r3, r0
 8003c44:	68f8      	ldr	r0, [r7, #12]
 8003c46:	f001 fd3b 	bl	80056c0 <I2C_RequestMemoryRead>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d023      	beq.n	8003c98 <HAL_I2C_Mem_Read_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c54:	4618      	mov	r0, r3
 8003c56:	f7fe fe4d 	bl	80028f4 <HAL_DMA_Abort_IT>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c64:	2200      	movs	r2, #0
 8003c66:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c76:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2200      	movs	r2, #0
 8003c82:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f022 0201 	bic.w	r2, r2, #1
 8003c92:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e081      	b.n	8003d9c <HAL_I2C_Mem_Read_DMA+0x318>
        }

        if (hi2c->XferSize == 1U)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d108      	bne.n	8003cb2 <HAL_I2C_Mem_Read_DMA+0x22e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cae:	601a      	str	r2, [r3, #0]
 8003cb0:	e007      	b.n	8003cc2 <HAL_I2C_Mem_Read_DMA+0x23e>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	685a      	ldr	r2, [r3, #4]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003cc0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	61bb      	str	r3, [r7, #24]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	695b      	ldr	r3, [r3, #20]
 8003ccc:	61bb      	str	r3, [r7, #24]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	699b      	ldr	r3, [r3, #24]
 8003cd4:	61bb      	str	r3, [r7, #24]
 8003cd6:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	685a      	ldr	r2, [r3, #4]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cee:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	685a      	ldr	r2, [r3, #4]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003cfe:	605a      	str	r2, [r3, #4]
 8003d00:	e049      	b.n	8003d96 <HAL_I2C_Mem_Read_DMA+0x312>
 8003d02:	bf00      	nop
 8003d04:	20000014 	.word	0x20000014
 8003d08:	14f8b589 	.word	0x14f8b589
 8003d0c:	ffff0000 	.word	0xffff0000
 8003d10:	08005891 	.word	0x08005891
 8003d14:	08005a4f 	.word	0x08005a4f
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2220      	movs	r2, #32
 8003d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d2c:	f043 0210 	orr.w	r2, r3, #16
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2200      	movs	r2, #0
 8003d38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e02d      	b.n	8003d9c <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8003d40:	88f8      	ldrh	r0, [r7, #6]
 8003d42:	893a      	ldrh	r2, [r7, #8]
 8003d44:	8979      	ldrh	r1, [r7, #10]
 8003d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d48:	9301      	str	r3, [sp, #4]
 8003d4a:	2323      	movs	r3, #35	@ 0x23
 8003d4c:	9300      	str	r3, [sp, #0]
 8003d4e:	4603      	mov	r3, r0
 8003d50:	68f8      	ldr	r0, [r7, #12]
 8003d52:	f001 fcb5 	bl	80056c0 <I2C_RequestMemoryRead>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d001      	beq.n	8003d60 <HAL_I2C_Mem_Read_DMA+0x2dc>
      {
        return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e01d      	b.n	8003d9c <HAL_I2C_Mem_Read_DMA+0x318>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d60:	2300      	movs	r3, #0
 8003d62:	617b      	str	r3, [r7, #20]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	695b      	ldr	r3, [r3, #20]
 8003d6a:	617b      	str	r3, [r7, #20]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	699b      	ldr	r3, [r3, #24]
 8003d72:	617b      	str	r3, [r7, #20]
 8003d74:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d84:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2220      	movs	r2, #32
 8003d8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 8003d96:	2300      	movs	r3, #0
 8003d98:	e000      	b.n	8003d9c <HAL_I2C_Mem_Read_DMA+0x318>
  }
  else
  {
    return HAL_BUSY;
 8003d9a:	2302      	movs	r3, #2
  }
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3728      	adds	r7, #40	@ 0x28
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}

08003da4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b088      	sub	sp, #32
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003dac:	2300      	movs	r3, #0
 8003dae:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dbc:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003dc4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dcc:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003dce:	7bfb      	ldrb	r3, [r7, #15]
 8003dd0:	2b10      	cmp	r3, #16
 8003dd2:	d003      	beq.n	8003ddc <HAL_I2C_EV_IRQHandler+0x38>
 8003dd4:	7bfb      	ldrb	r3, [r7, #15]
 8003dd6:	2b40      	cmp	r3, #64	@ 0x40
 8003dd8:	f040 80c1 	bne.w	8003f5e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	695b      	ldr	r3, [r3, #20]
 8003dea:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003dec:	69fb      	ldr	r3, [r7, #28]
 8003dee:	f003 0301 	and.w	r3, r3, #1
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d10d      	bne.n	8003e12 <HAL_I2C_EV_IRQHandler+0x6e>
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003dfc:	d003      	beq.n	8003e06 <HAL_I2C_EV_IRQHandler+0x62>
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003e04:	d101      	bne.n	8003e0a <HAL_I2C_EV_IRQHandler+0x66>
 8003e06:	2301      	movs	r3, #1
 8003e08:	e000      	b.n	8003e0c <HAL_I2C_EV_IRQHandler+0x68>
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	f000 8132 	beq.w	8004076 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	f003 0301 	and.w	r3, r3, #1
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d00c      	beq.n	8003e36 <HAL_I2C_EV_IRQHandler+0x92>
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	0a5b      	lsrs	r3, r3, #9
 8003e20:	f003 0301 	and.w	r3, r3, #1
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d006      	beq.n	8003e36 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	f002 f95d 	bl	80060e8 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003e2e:	6878      	ldr	r0, [r7, #4]
 8003e30:	f000 fd91 	bl	8004956 <I2C_Master_SB>
 8003e34:	e092      	b.n	8003f5c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	08db      	lsrs	r3, r3, #3
 8003e3a:	f003 0301 	and.w	r3, r3, #1
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d009      	beq.n	8003e56 <HAL_I2C_EV_IRQHandler+0xb2>
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	0a5b      	lsrs	r3, r3, #9
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d003      	beq.n	8003e56 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f000 fe07 	bl	8004a62 <I2C_Master_ADD10>
 8003e54:	e082      	b.n	8003f5c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	085b      	lsrs	r3, r3, #1
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d009      	beq.n	8003e76 <HAL_I2C_EV_IRQHandler+0xd2>
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	0a5b      	lsrs	r3, r3, #9
 8003e66:	f003 0301 	and.w	r3, r3, #1
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d003      	beq.n	8003e76 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f000 fe21 	bl	8004ab6 <I2C_Master_ADDR>
 8003e74:	e072      	b.n	8003f5c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003e76:	69bb      	ldr	r3, [r7, #24]
 8003e78:	089b      	lsrs	r3, r3, #2
 8003e7a:	f003 0301 	and.w	r3, r3, #1
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d03b      	beq.n	8003efa <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e90:	f000 80f3 	beq.w	800407a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	09db      	lsrs	r3, r3, #7
 8003e98:	f003 0301 	and.w	r3, r3, #1
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d00f      	beq.n	8003ec0 <HAL_I2C_EV_IRQHandler+0x11c>
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	0a9b      	lsrs	r3, r3, #10
 8003ea4:	f003 0301 	and.w	r3, r3, #1
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d009      	beq.n	8003ec0 <HAL_I2C_EV_IRQHandler+0x11c>
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	089b      	lsrs	r3, r3, #2
 8003eb0:	f003 0301 	and.w	r3, r3, #1
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d103      	bne.n	8003ec0 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	f000 f9e9 	bl	8004290 <I2C_MasterTransmit_TXE>
 8003ebe:	e04d      	b.n	8003f5c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ec0:	69fb      	ldr	r3, [r7, #28]
 8003ec2:	089b      	lsrs	r3, r3, #2
 8003ec4:	f003 0301 	and.w	r3, r3, #1
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f000 80d6 	beq.w	800407a <HAL_I2C_EV_IRQHandler+0x2d6>
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	0a5b      	lsrs	r3, r3, #9
 8003ed2:	f003 0301 	and.w	r3, r3, #1
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	f000 80cf 	beq.w	800407a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003edc:	7bbb      	ldrb	r3, [r7, #14]
 8003ede:	2b21      	cmp	r3, #33	@ 0x21
 8003ee0:	d103      	bne.n	8003eea <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f000 fa70 	bl	80043c8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ee8:	e0c7      	b.n	800407a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003eea:	7bfb      	ldrb	r3, [r7, #15]
 8003eec:	2b40      	cmp	r3, #64	@ 0x40
 8003eee:	f040 80c4 	bne.w	800407a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f000 fade 	bl	80044b4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ef8:	e0bf      	b.n	800407a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f08:	f000 80b7 	beq.w	800407a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	099b      	lsrs	r3, r3, #6
 8003f10:	f003 0301 	and.w	r3, r3, #1
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d00f      	beq.n	8003f38 <HAL_I2C_EV_IRQHandler+0x194>
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	0a9b      	lsrs	r3, r3, #10
 8003f1c:	f003 0301 	and.w	r3, r3, #1
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d009      	beq.n	8003f38 <HAL_I2C_EV_IRQHandler+0x194>
 8003f24:	69fb      	ldr	r3, [r7, #28]
 8003f26:	089b      	lsrs	r3, r3, #2
 8003f28:	f003 0301 	and.w	r3, r3, #1
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d103      	bne.n	8003f38 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f000 fb57 	bl	80045e4 <I2C_MasterReceive_RXNE>
 8003f36:	e011      	b.n	8003f5c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	089b      	lsrs	r3, r3, #2
 8003f3c:	f003 0301 	and.w	r3, r3, #1
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f000 809a 	beq.w	800407a <HAL_I2C_EV_IRQHandler+0x2d6>
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	0a5b      	lsrs	r3, r3, #9
 8003f4a:	f003 0301 	and.w	r3, r3, #1
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	f000 8093 	beq.w	800407a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	f000 fc0d 	bl	8004774 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f5a:	e08e      	b.n	800407a <HAL_I2C_EV_IRQHandler+0x2d6>
 8003f5c:	e08d      	b.n	800407a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d004      	beq.n	8003f70 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	695b      	ldr	r3, [r3, #20]
 8003f6c:	61fb      	str	r3, [r7, #28]
 8003f6e:	e007      	b.n	8003f80 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	699b      	ldr	r3, [r3, #24]
 8003f76:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	695b      	ldr	r3, [r3, #20]
 8003f7e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f80:	69fb      	ldr	r3, [r7, #28]
 8003f82:	085b      	lsrs	r3, r3, #1
 8003f84:	f003 0301 	and.w	r3, r3, #1
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d012      	beq.n	8003fb2 <HAL_I2C_EV_IRQHandler+0x20e>
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	0a5b      	lsrs	r3, r3, #9
 8003f90:	f003 0301 	and.w	r3, r3, #1
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d00c      	beq.n	8003fb2 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d003      	beq.n	8003fa8 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	699b      	ldr	r3, [r3, #24]
 8003fa6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003fa8:	69b9      	ldr	r1, [r7, #24]
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f000 ffd2 	bl	8004f54 <I2C_Slave_ADDR>
 8003fb0:	e066      	b.n	8004080 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	091b      	lsrs	r3, r3, #4
 8003fb6:	f003 0301 	and.w	r3, r3, #1
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d009      	beq.n	8003fd2 <HAL_I2C_EV_IRQHandler+0x22e>
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	0a5b      	lsrs	r3, r3, #9
 8003fc2:	f003 0301 	and.w	r3, r3, #1
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d003      	beq.n	8003fd2 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f001 f80c 	bl	8004fe8 <I2C_Slave_STOPF>
 8003fd0:	e056      	b.n	8004080 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003fd2:	7bbb      	ldrb	r3, [r7, #14]
 8003fd4:	2b21      	cmp	r3, #33	@ 0x21
 8003fd6:	d002      	beq.n	8003fde <HAL_I2C_EV_IRQHandler+0x23a>
 8003fd8:	7bbb      	ldrb	r3, [r7, #14]
 8003fda:	2b29      	cmp	r3, #41	@ 0x29
 8003fdc:	d125      	bne.n	800402a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	09db      	lsrs	r3, r3, #7
 8003fe2:	f003 0301 	and.w	r3, r3, #1
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d00f      	beq.n	800400a <HAL_I2C_EV_IRQHandler+0x266>
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	0a9b      	lsrs	r3, r3, #10
 8003fee:	f003 0301 	and.w	r3, r3, #1
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d009      	beq.n	800400a <HAL_I2C_EV_IRQHandler+0x266>
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	089b      	lsrs	r3, r3, #2
 8003ffa:	f003 0301 	and.w	r3, r3, #1
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d103      	bne.n	800400a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f000 fee8 	bl	8004dd8 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004008:	e039      	b.n	800407e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800400a:	69fb      	ldr	r3, [r7, #28]
 800400c:	089b      	lsrs	r3, r3, #2
 800400e:	f003 0301 	and.w	r3, r3, #1
 8004012:	2b00      	cmp	r3, #0
 8004014:	d033      	beq.n	800407e <HAL_I2C_EV_IRQHandler+0x2da>
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	0a5b      	lsrs	r3, r3, #9
 800401a:	f003 0301 	and.w	r3, r3, #1
 800401e:	2b00      	cmp	r3, #0
 8004020:	d02d      	beq.n	800407e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f000 ff15 	bl	8004e52 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004028:	e029      	b.n	800407e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800402a:	69fb      	ldr	r3, [r7, #28]
 800402c:	099b      	lsrs	r3, r3, #6
 800402e:	f003 0301 	and.w	r3, r3, #1
 8004032:	2b00      	cmp	r3, #0
 8004034:	d00f      	beq.n	8004056 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	0a9b      	lsrs	r3, r3, #10
 800403a:	f003 0301 	and.w	r3, r3, #1
 800403e:	2b00      	cmp	r3, #0
 8004040:	d009      	beq.n	8004056 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	089b      	lsrs	r3, r3, #2
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b00      	cmp	r3, #0
 800404c:	d103      	bne.n	8004056 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f000 ff20 	bl	8004e94 <I2C_SlaveReceive_RXNE>
 8004054:	e014      	b.n	8004080 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	089b      	lsrs	r3, r3, #2
 800405a:	f003 0301 	and.w	r3, r3, #1
 800405e:	2b00      	cmp	r3, #0
 8004060:	d00e      	beq.n	8004080 <HAL_I2C_EV_IRQHandler+0x2dc>
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	0a5b      	lsrs	r3, r3, #9
 8004066:	f003 0301 	and.w	r3, r3, #1
 800406a:	2b00      	cmp	r3, #0
 800406c:	d008      	beq.n	8004080 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 ff4e 	bl	8004f10 <I2C_SlaveReceive_BTF>
 8004074:	e004      	b.n	8004080 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8004076:	bf00      	nop
 8004078:	e002      	b.n	8004080 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800407a:	bf00      	nop
 800407c:	e000      	b.n	8004080 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800407e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004080:	3720      	adds	r7, #32
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}

08004086 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004086:	b580      	push	{r7, lr}
 8004088:	b08a      	sub	sp, #40	@ 0x28
 800408a:	af00      	add	r7, sp, #0
 800408c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	695b      	ldr	r3, [r3, #20]
 8004094:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800409e:	2300      	movs	r3, #0
 80040a0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80040a8:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80040aa:	6a3b      	ldr	r3, [r7, #32]
 80040ac:	0a1b      	lsrs	r3, r3, #8
 80040ae:	f003 0301 	and.w	r3, r3, #1
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d00e      	beq.n	80040d4 <HAL_I2C_ER_IRQHandler+0x4e>
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	0a1b      	lsrs	r3, r3, #8
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d008      	beq.n	80040d4 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80040c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c4:	f043 0301 	orr.w	r3, r3, #1
 80040c8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80040d2:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80040d4:	6a3b      	ldr	r3, [r7, #32]
 80040d6:	0a5b      	lsrs	r3, r3, #9
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d00e      	beq.n	80040fe <HAL_I2C_ER_IRQHandler+0x78>
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	0a1b      	lsrs	r3, r3, #8
 80040e4:	f003 0301 	and.w	r3, r3, #1
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d008      	beq.n	80040fe <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80040ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ee:	f043 0302 	orr.w	r3, r3, #2
 80040f2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80040fc:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80040fe:	6a3b      	ldr	r3, [r7, #32]
 8004100:	0a9b      	lsrs	r3, r3, #10
 8004102:	f003 0301 	and.w	r3, r3, #1
 8004106:	2b00      	cmp	r3, #0
 8004108:	d03f      	beq.n	800418a <HAL_I2C_ER_IRQHandler+0x104>
 800410a:	69fb      	ldr	r3, [r7, #28]
 800410c:	0a1b      	lsrs	r3, r3, #8
 800410e:	f003 0301 	and.w	r3, r3, #1
 8004112:	2b00      	cmp	r3, #0
 8004114:	d039      	beq.n	800418a <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8004116:	7efb      	ldrb	r3, [r7, #27]
 8004118:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800411e:	b29b      	uxth	r3, r3
 8004120:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004128:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800412e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004130:	7ebb      	ldrb	r3, [r7, #26]
 8004132:	2b20      	cmp	r3, #32
 8004134:	d112      	bne.n	800415c <HAL_I2C_ER_IRQHandler+0xd6>
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d10f      	bne.n	800415c <HAL_I2C_ER_IRQHandler+0xd6>
 800413c:	7cfb      	ldrb	r3, [r7, #19]
 800413e:	2b21      	cmp	r3, #33	@ 0x21
 8004140:	d008      	beq.n	8004154 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004142:	7cfb      	ldrb	r3, [r7, #19]
 8004144:	2b29      	cmp	r3, #41	@ 0x29
 8004146:	d005      	beq.n	8004154 <HAL_I2C_ER_IRQHandler+0xce>
 8004148:	7cfb      	ldrb	r3, [r7, #19]
 800414a:	2b28      	cmp	r3, #40	@ 0x28
 800414c:	d106      	bne.n	800415c <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2b21      	cmp	r3, #33	@ 0x21
 8004152:	d103      	bne.n	800415c <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f001 f877 	bl	8005248 <I2C_Slave_AF>
 800415a:	e016      	b.n	800418a <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004164:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8004166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004168:	f043 0304 	orr.w	r3, r3, #4
 800416c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800416e:	7efb      	ldrb	r3, [r7, #27]
 8004170:	2b10      	cmp	r3, #16
 8004172:	d002      	beq.n	800417a <HAL_I2C_ER_IRQHandler+0xf4>
 8004174:	7efb      	ldrb	r3, [r7, #27]
 8004176:	2b40      	cmp	r3, #64	@ 0x40
 8004178:	d107      	bne.n	800418a <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004188:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800418a:	6a3b      	ldr	r3, [r7, #32]
 800418c:	0adb      	lsrs	r3, r3, #11
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00e      	beq.n	80041b4 <HAL_I2C_ER_IRQHandler+0x12e>
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	0a1b      	lsrs	r3, r3, #8
 800419a:	f003 0301 	and.w	r3, r3, #1
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d008      	beq.n	80041b4 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80041a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a4:	f043 0308 	orr.w	r3, r3, #8
 80041a8:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80041b2:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80041b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d008      	beq.n	80041cc <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c0:	431a      	orrs	r2, r3
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f001 f8b2 	bl	8005330 <I2C_ITError>
  }
}
 80041cc:	bf00      	nop
 80041ce:	3728      	adds	r7, #40	@ 0x28
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b083      	sub	sp, #12
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80041dc:	bf00      	nop
 80041de:	370c      	adds	r7, #12
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr

080041e8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b083      	sub	sp, #12
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80041f0:	bf00      	nop
 80041f2:	370c      	adds	r7, #12
 80041f4:	46bd      	mov	sp, r7
 80041f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fa:	4770      	bx	lr

080041fc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b083      	sub	sp, #12
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004204:	bf00      	nop
 8004206:	370c      	adds	r7, #12
 8004208:	46bd      	mov	sp, r7
 800420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420e:	4770      	bx	lr

08004210 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004218:	bf00      	nop
 800421a:	370c      	adds	r7, #12
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr

08004224 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
 800422c:	460b      	mov	r3, r1
 800422e:	70fb      	strb	r3, [r7, #3]
 8004230:	4613      	mov	r3, r2
 8004232:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004234:	bf00      	nop
 8004236:	370c      	adds	r7, #12
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr

08004240 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr

08004254 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800425c:	bf00      	nop
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004270:	bf00      	nop
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr

0800427c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004284:	bf00      	nop
 8004286:	370c      	adds	r7, #12
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr

08004290 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800429e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042a6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ac:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d150      	bne.n	8004358 <I2C_MasterTransmit_TXE+0xc8>
 80042b6:	7bfb      	ldrb	r3, [r7, #15]
 80042b8:	2b21      	cmp	r3, #33	@ 0x21
 80042ba:	d14d      	bne.n	8004358 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	2b08      	cmp	r3, #8
 80042c0:	d01d      	beq.n	80042fe <I2C_MasterTransmit_TXE+0x6e>
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	2b20      	cmp	r3, #32
 80042c6:	d01a      	beq.n	80042fe <I2C_MasterTransmit_TXE+0x6e>
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80042ce:	d016      	beq.n	80042fe <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	685a      	ldr	r2, [r3, #4]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80042de:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2211      	movs	r2, #17
 80042e4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2200      	movs	r2, #0
 80042ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2220      	movs	r2, #32
 80042f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f7ff ff6c 	bl	80041d4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80042fc:	e060      	b.n	80043c0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	685a      	ldr	r2, [r3, #4]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800430c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800431c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2220      	movs	r2, #32
 8004328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004332:	b2db      	uxtb	r3, r3
 8004334:	2b40      	cmp	r3, #64	@ 0x40
 8004336:	d107      	bne.n	8004348 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004340:	6878      	ldr	r0, [r7, #4]
 8004342:	f7ff ff87 	bl	8004254 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004346:	e03b      	b.n	80043c0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f7ff ff3f 	bl	80041d4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004356:	e033      	b.n	80043c0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004358:	7bfb      	ldrb	r3, [r7, #15]
 800435a:	2b21      	cmp	r3, #33	@ 0x21
 800435c:	d005      	beq.n	800436a <I2C_MasterTransmit_TXE+0xda>
 800435e:	7bbb      	ldrb	r3, [r7, #14]
 8004360:	2b40      	cmp	r3, #64	@ 0x40
 8004362:	d12d      	bne.n	80043c0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004364:	7bfb      	ldrb	r3, [r7, #15]
 8004366:	2b22      	cmp	r3, #34	@ 0x22
 8004368:	d12a      	bne.n	80043c0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800436e:	b29b      	uxth	r3, r3
 8004370:	2b00      	cmp	r3, #0
 8004372:	d108      	bne.n	8004386 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	685a      	ldr	r2, [r3, #4]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004382:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004384:	e01c      	b.n	80043c0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800438c:	b2db      	uxtb	r3, r3
 800438e:	2b40      	cmp	r3, #64	@ 0x40
 8004390:	d103      	bne.n	800439a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f000 f88e 	bl	80044b4 <I2C_MemoryTransmit_TXE_BTF>
}
 8004398:	e012      	b.n	80043c0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800439e:	781a      	ldrb	r2, [r3, #0]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043aa:	1c5a      	adds	r2, r3, #1
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	3b01      	subs	r3, #1
 80043b8:	b29a      	uxth	r2, r3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80043be:	e7ff      	b.n	80043c0 <I2C_MasterTransmit_TXE+0x130>
 80043c0:	bf00      	nop
 80043c2:	3710      	adds	r7, #16
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b084      	sub	sp, #16
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043d4:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	2b21      	cmp	r3, #33	@ 0x21
 80043e0:	d164      	bne.n	80044ac <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043e6:	b29b      	uxth	r3, r3
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d012      	beq.n	8004412 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f0:	781a      	ldrb	r2, [r3, #0]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fc:	1c5a      	adds	r2, r3, #1
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004406:	b29b      	uxth	r3, r3
 8004408:	3b01      	subs	r3, #1
 800440a:	b29a      	uxth	r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004410:	e04c      	b.n	80044ac <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2b08      	cmp	r3, #8
 8004416:	d01d      	beq.n	8004454 <I2C_MasterTransmit_BTF+0x8c>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2b20      	cmp	r3, #32
 800441c:	d01a      	beq.n	8004454 <I2C_MasterTransmit_BTF+0x8c>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004424:	d016      	beq.n	8004454 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	685a      	ldr	r2, [r3, #4]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004434:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2211      	movs	r2, #17
 800443a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2220      	movs	r2, #32
 8004448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	f7ff fec1 	bl	80041d4 <HAL_I2C_MasterTxCpltCallback>
}
 8004452:	e02b      	b.n	80044ac <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	685a      	ldr	r2, [r3, #4]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004462:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004472:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2220      	movs	r2, #32
 800447e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004488:	b2db      	uxtb	r3, r3
 800448a:	2b40      	cmp	r3, #64	@ 0x40
 800448c:	d107      	bne.n	800449e <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f7ff fedc 	bl	8004254 <HAL_I2C_MemTxCpltCallback>
}
 800449c:	e006      	b.n	80044ac <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f7ff fe94 	bl	80041d4 <HAL_I2C_MasterTxCpltCallback>
}
 80044ac:	bf00      	nop
 80044ae:	3710      	adds	r7, #16
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}

080044b4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b084      	sub	sp, #16
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044c2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d11d      	bne.n	8004508 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d10b      	bne.n	80044ec <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044d8:	b2da      	uxtb	r2, r3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044e4:	1c9a      	adds	r2, r3, #2
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80044ea:	e077      	b.n	80045dc <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	121b      	asrs	r3, r3, #8
 80044f4:	b2da      	uxtb	r2, r3
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004500:	1c5a      	adds	r2, r3, #1
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004506:	e069      	b.n	80045dc <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800450c:	2b01      	cmp	r3, #1
 800450e:	d10b      	bne.n	8004528 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004514:	b2da      	uxtb	r2, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004520:	1c5a      	adds	r2, r3, #1
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004526:	e059      	b.n	80045dc <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800452c:	2b02      	cmp	r3, #2
 800452e:	d152      	bne.n	80045d6 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004530:	7bfb      	ldrb	r3, [r7, #15]
 8004532:	2b22      	cmp	r3, #34	@ 0x22
 8004534:	d10d      	bne.n	8004552 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004544:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800454a:	1c5a      	adds	r2, r3, #1
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004550:	e044      	b.n	80045dc <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004556:	b29b      	uxth	r3, r3
 8004558:	2b00      	cmp	r3, #0
 800455a:	d015      	beq.n	8004588 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800455c:	7bfb      	ldrb	r3, [r7, #15]
 800455e:	2b21      	cmp	r3, #33	@ 0x21
 8004560:	d112      	bne.n	8004588 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004566:	781a      	ldrb	r2, [r3, #0]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004572:	1c5a      	adds	r2, r3, #1
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800457c:	b29b      	uxth	r3, r3
 800457e:	3b01      	subs	r3, #1
 8004580:	b29a      	uxth	r2, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004586:	e029      	b.n	80045dc <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800458c:	b29b      	uxth	r3, r3
 800458e:	2b00      	cmp	r3, #0
 8004590:	d124      	bne.n	80045dc <I2C_MemoryTransmit_TXE_BTF+0x128>
 8004592:	7bfb      	ldrb	r3, [r7, #15]
 8004594:	2b21      	cmp	r3, #33	@ 0x21
 8004596:	d121      	bne.n	80045dc <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	685a      	ldr	r2, [r3, #4]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80045a6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045b6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2220      	movs	r2, #32
 80045c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2200      	movs	r2, #0
 80045ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f7ff fe40 	bl	8004254 <HAL_I2C_MemTxCpltCallback>
}
 80045d4:	e002      	b.n	80045dc <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f7fe ff12 	bl	8003400 <I2C_Flush_DR>
}
 80045dc:	bf00      	nop
 80045de:	3710      	adds	r7, #16
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}

080045e4 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	2b22      	cmp	r3, #34	@ 0x22
 80045f6:	f040 80b9 	bne.w	800476c <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045fe:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004604:	b29b      	uxth	r3, r3
 8004606:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	2b03      	cmp	r3, #3
 800460c:	d921      	bls.n	8004652 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	691a      	ldr	r2, [r3, #16]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004618:	b2d2      	uxtb	r2, r2
 800461a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004620:	1c5a      	adds	r2, r3, #1
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800462a:	b29b      	uxth	r3, r3
 800462c:	3b01      	subs	r3, #1
 800462e:	b29a      	uxth	r2, r3
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004638:	b29b      	uxth	r3, r3
 800463a:	2b03      	cmp	r3, #3
 800463c:	f040 8096 	bne.w	800476c <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	685a      	ldr	r2, [r3, #4]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800464e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004650:	e08c      	b.n	800476c <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004656:	2b02      	cmp	r3, #2
 8004658:	d07f      	beq.n	800475a <I2C_MasterReceive_RXNE+0x176>
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	2b01      	cmp	r3, #1
 800465e:	d002      	beq.n	8004666 <I2C_MasterReceive_RXNE+0x82>
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d179      	bne.n	800475a <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f001 fc80 	bl	8005f6c <I2C_WaitOnSTOPRequestThroughIT>
 800466c:	4603      	mov	r3, r0
 800466e:	2b00      	cmp	r3, #0
 8004670:	d14c      	bne.n	800470c <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004680:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	685a      	ldr	r2, [r3, #4]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004690:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	691a      	ldr	r2, [r3, #16]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800469c:	b2d2      	uxtb	r2, r2
 800469e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a4:	1c5a      	adds	r2, r3, #1
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046ae:	b29b      	uxth	r3, r3
 80046b0:	3b01      	subs	r3, #1
 80046b2:	b29a      	uxth	r2, r3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2220      	movs	r2, #32
 80046bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80046c6:	b2db      	uxtb	r3, r3
 80046c8:	2b40      	cmp	r3, #64	@ 0x40
 80046ca:	d10a      	bne.n	80046e2 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f7fc fd24 	bl	8001128 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80046e0:	e044      	b.n	800476c <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2b08      	cmp	r3, #8
 80046ee:	d002      	beq.n	80046f6 <I2C_MasterReceive_RXNE+0x112>
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2b20      	cmp	r3, #32
 80046f4:	d103      	bne.n	80046fe <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80046fc:	e002      	b.n	8004704 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2212      	movs	r2, #18
 8004702:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f7ff fd6f 	bl	80041e8 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800470a:	e02f      	b.n	800476c <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	685a      	ldr	r2, [r3, #4]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800471a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	691a      	ldr	r2, [r3, #16]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004726:	b2d2      	uxtb	r2, r2
 8004728:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800472e:	1c5a      	adds	r2, r3, #1
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004738:	b29b      	uxth	r3, r3
 800473a:	3b01      	subs	r3, #1
 800473c:	b29a      	uxth	r2, r3
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2220      	movs	r2, #32
 8004746:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f7ff fd88 	bl	8004268 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004758:	e008      	b.n	800476c <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	685a      	ldr	r2, [r3, #4]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004768:	605a      	str	r2, [r3, #4]
}
 800476a:	e7ff      	b.n	800476c <I2C_MasterReceive_RXNE+0x188>
 800476c:	bf00      	nop
 800476e:	3710      	adds	r7, #16
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}

08004774 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b084      	sub	sp, #16
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004780:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004786:	b29b      	uxth	r3, r3
 8004788:	2b04      	cmp	r3, #4
 800478a:	d11b      	bne.n	80047c4 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	685a      	ldr	r2, [r3, #4]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800479a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	691a      	ldr	r2, [r3, #16]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a6:	b2d2      	uxtb	r2, r2
 80047a8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ae:	1c5a      	adds	r2, r3, #1
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	3b01      	subs	r3, #1
 80047bc:	b29a      	uxth	r2, r3
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80047c2:	e0c4      	b.n	800494e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	2b03      	cmp	r3, #3
 80047cc:	d129      	bne.n	8004822 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	685a      	ldr	r2, [r3, #4]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047dc:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2b04      	cmp	r3, #4
 80047e2:	d00a      	beq.n	80047fa <I2C_MasterReceive_BTF+0x86>
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2b02      	cmp	r3, #2
 80047e8:	d007      	beq.n	80047fa <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047f8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	691a      	ldr	r2, [r3, #16]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004804:	b2d2      	uxtb	r2, r2
 8004806:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800480c:	1c5a      	adds	r2, r3, #1
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004816:	b29b      	uxth	r3, r3
 8004818:	3b01      	subs	r3, #1
 800481a:	b29a      	uxth	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004820:	e095      	b.n	800494e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004826:	b29b      	uxth	r3, r3
 8004828:	2b02      	cmp	r3, #2
 800482a:	d17d      	bne.n	8004928 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2b01      	cmp	r3, #1
 8004830:	d002      	beq.n	8004838 <I2C_MasterReceive_BTF+0xc4>
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2b10      	cmp	r3, #16
 8004836:	d108      	bne.n	800484a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004846:	601a      	str	r2, [r3, #0]
 8004848:	e016      	b.n	8004878 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2b04      	cmp	r3, #4
 800484e:	d002      	beq.n	8004856 <I2C_MasterReceive_BTF+0xe2>
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2b02      	cmp	r3, #2
 8004854:	d108      	bne.n	8004868 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004864:	601a      	str	r2, [r3, #0]
 8004866:	e007      	b.n	8004878 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004876:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	691a      	ldr	r2, [r3, #16]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004882:	b2d2      	uxtb	r2, r2
 8004884:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800488a:	1c5a      	adds	r2, r3, #1
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004894:	b29b      	uxth	r3, r3
 8004896:	3b01      	subs	r3, #1
 8004898:	b29a      	uxth	r2, r3
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	691a      	ldr	r2, [r3, #16]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a8:	b2d2      	uxtb	r2, r2
 80048aa:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b0:	1c5a      	adds	r2, r3, #1
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	3b01      	subs	r3, #1
 80048be:	b29a      	uxth	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	685a      	ldr	r2, [r3, #4]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80048d2:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2220      	movs	r2, #32
 80048d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	2b40      	cmp	r3, #64	@ 0x40
 80048e6:	d10a      	bne.n	80048fe <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f7fc fc16 	bl	8001128 <HAL_I2C_MemRxCpltCallback>
}
 80048fc:	e027      	b.n	800494e <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2b08      	cmp	r3, #8
 800490a:	d002      	beq.n	8004912 <I2C_MasterReceive_BTF+0x19e>
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2b20      	cmp	r3, #32
 8004910:	d103      	bne.n	800491a <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	631a      	str	r2, [r3, #48]	@ 0x30
 8004918:	e002      	b.n	8004920 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2212      	movs	r2, #18
 800491e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	f7ff fc61 	bl	80041e8 <HAL_I2C_MasterRxCpltCallback>
}
 8004926:	e012      	b.n	800494e <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	691a      	ldr	r2, [r3, #16]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004932:	b2d2      	uxtb	r2, r2
 8004934:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800493a:	1c5a      	adds	r2, r3, #1
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004944:	b29b      	uxth	r3, r3
 8004946:	3b01      	subs	r3, #1
 8004948:	b29a      	uxth	r2, r3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800494e:	bf00      	nop
 8004950:	3710      	adds	r7, #16
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}

08004956 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004956:	b480      	push	{r7}
 8004958:	b083      	sub	sp, #12
 800495a:	af00      	add	r7, sp, #0
 800495c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004964:	b2db      	uxtb	r3, r3
 8004966:	2b40      	cmp	r3, #64	@ 0x40
 8004968:	d117      	bne.n	800499a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800496e:	2b00      	cmp	r3, #0
 8004970:	d109      	bne.n	8004986 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004976:	b2db      	uxtb	r3, r3
 8004978:	461a      	mov	r2, r3
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004982:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004984:	e067      	b.n	8004a56 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800498a:	b2db      	uxtb	r3, r3
 800498c:	f043 0301 	orr.w	r3, r3, #1
 8004990:	b2da      	uxtb	r2, r3
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	611a      	str	r2, [r3, #16]
}
 8004998:	e05d      	b.n	8004a56 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	691b      	ldr	r3, [r3, #16]
 800499e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80049a2:	d133      	bne.n	8004a0c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049aa:	b2db      	uxtb	r3, r3
 80049ac:	2b21      	cmp	r3, #33	@ 0x21
 80049ae:	d109      	bne.n	80049c4 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	461a      	mov	r2, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80049c0:	611a      	str	r2, [r3, #16]
 80049c2:	e008      	b.n	80049d6 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	f043 0301 	orr.w	r3, r3, #1
 80049ce:	b2da      	uxtb	r2, r3
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d004      	beq.n	80049e8 <I2C_Master_SB+0x92>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d108      	bne.n	80049fa <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d032      	beq.n	8004a56 <I2C_Master_SB+0x100>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d02d      	beq.n	8004a56 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	685a      	ldr	r2, [r3, #4]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a08:	605a      	str	r2, [r3, #4]
}
 8004a0a:	e024      	b.n	8004a56 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d10e      	bne.n	8004a32 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	11db      	asrs	r3, r3, #7
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	f003 0306 	and.w	r3, r3, #6
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	f063 030f 	orn	r3, r3, #15
 8004a28:	b2da      	uxtb	r2, r3
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	611a      	str	r2, [r3, #16]
}
 8004a30:	e011      	b.n	8004a56 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d10d      	bne.n	8004a56 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a3e:	b29b      	uxth	r3, r3
 8004a40:	11db      	asrs	r3, r3, #7
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	f003 0306 	and.w	r3, r3, #6
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	f063 030e 	orn	r3, r3, #14
 8004a4e:	b2da      	uxtb	r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	611a      	str	r2, [r3, #16]
}
 8004a56:	bf00      	nop
 8004a58:	370c      	adds	r7, #12
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr

08004a62 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004a62:	b480      	push	{r7}
 8004a64:	b083      	sub	sp, #12
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a6e:	b2da      	uxtb	r2, r3
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d004      	beq.n	8004a88 <I2C_Master_ADD10+0x26>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d108      	bne.n	8004a9a <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d00c      	beq.n	8004aaa <I2C_Master_ADD10+0x48>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d007      	beq.n	8004aaa <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	685a      	ldr	r2, [r3, #4]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004aa8:	605a      	str	r2, [r3, #4]
  }
}
 8004aaa:	bf00      	nop
 8004aac:	370c      	adds	r7, #12
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr

08004ab6 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004ab6:	b480      	push	{r7}
 8004ab8:	b091      	sub	sp, #68	@ 0x44
 8004aba:	af00      	add	r7, sp, #0
 8004abc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ac4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004acc:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ad2:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	2b22      	cmp	r3, #34	@ 0x22
 8004ade:	f040 8169 	bne.w	8004db4 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d10f      	bne.n	8004b0a <I2C_Master_ADDR+0x54>
 8004aea:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004aee:	2b40      	cmp	r3, #64	@ 0x40
 8004af0:	d10b      	bne.n	8004b0a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004af2:	2300      	movs	r3, #0
 8004af4:	633b      	str	r3, [r7, #48]	@ 0x30
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	695b      	ldr	r3, [r3, #20]
 8004afc:	633b      	str	r3, [r7, #48]	@ 0x30
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	699b      	ldr	r3, [r3, #24]
 8004b04:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b08:	e160      	b.n	8004dcc <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d11d      	bne.n	8004b4e <I2C_Master_ADDR+0x98>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	691b      	ldr	r3, [r3, #16]
 8004b16:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004b1a:	d118      	bne.n	8004b4e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	695b      	ldr	r3, [r3, #20]
 8004b26:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	699b      	ldr	r3, [r3, #24]
 8004b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b40:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b46:	1c5a      	adds	r2, r3, #1
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	651a      	str	r2, [r3, #80]	@ 0x50
 8004b4c:	e13e      	b.n	8004dcc <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b52:	b29b      	uxth	r3, r3
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d113      	bne.n	8004b80 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b58:	2300      	movs	r3, #0
 8004b5a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	695b      	ldr	r3, [r3, #20]
 8004b62:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	699b      	ldr	r3, [r3, #24]
 8004b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b7c:	601a      	str	r2, [r3, #0]
 8004b7e:	e115      	b.n	8004dac <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b84:	b29b      	uxth	r3, r3
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	f040 808a 	bne.w	8004ca0 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b8e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b92:	d137      	bne.n	8004c04 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ba2:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bb2:	d113      	bne.n	8004bdc <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bc2:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	695b      	ldr	r3, [r3, #20]
 8004bce:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bda:	e0e7      	b.n	8004dac <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bdc:	2300      	movs	r3, #0
 8004bde:	623b      	str	r3, [r7, #32]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	695b      	ldr	r3, [r3, #20]
 8004be6:	623b      	str	r3, [r7, #32]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	699b      	ldr	r3, [r3, #24]
 8004bee:	623b      	str	r3, [r7, #32]
 8004bf0:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c00:	601a      	str	r2, [r3, #0]
 8004c02:	e0d3      	b.n	8004dac <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004c04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c06:	2b08      	cmp	r3, #8
 8004c08:	d02e      	beq.n	8004c68 <I2C_Master_ADDR+0x1b2>
 8004c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c0c:	2b20      	cmp	r3, #32
 8004c0e:	d02b      	beq.n	8004c68 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c12:	2b12      	cmp	r3, #18
 8004c14:	d102      	bne.n	8004c1c <I2C_Master_ADDR+0x166>
 8004c16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d125      	bne.n	8004c68 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004c1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c1e:	2b04      	cmp	r3, #4
 8004c20:	d00e      	beq.n	8004c40 <I2C_Master_ADDR+0x18a>
 8004c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c24:	2b02      	cmp	r3, #2
 8004c26:	d00b      	beq.n	8004c40 <I2C_Master_ADDR+0x18a>
 8004c28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c2a:	2b10      	cmp	r3, #16
 8004c2c:	d008      	beq.n	8004c40 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c3c:	601a      	str	r2, [r3, #0]
 8004c3e:	e007      	b.n	8004c50 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c4e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c50:	2300      	movs	r3, #0
 8004c52:	61fb      	str	r3, [r7, #28]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	695b      	ldr	r3, [r3, #20]
 8004c5a:	61fb      	str	r3, [r7, #28]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	699b      	ldr	r3, [r3, #24]
 8004c62:	61fb      	str	r3, [r7, #28]
 8004c64:	69fb      	ldr	r3, [r7, #28]
 8004c66:	e0a1      	b.n	8004dac <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c76:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c78:	2300      	movs	r3, #0
 8004c7a:	61bb      	str	r3, [r7, #24]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	695b      	ldr	r3, [r3, #20]
 8004c82:	61bb      	str	r3, [r7, #24]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	699b      	ldr	r3, [r3, #24]
 8004c8a:	61bb      	str	r3, [r7, #24]
 8004c8c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c9c:	601a      	str	r2, [r3, #0]
 8004c9e:	e085      	b.n	8004dac <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	2b02      	cmp	r3, #2
 8004ca8:	d14d      	bne.n	8004d46 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cac:	2b04      	cmp	r3, #4
 8004cae:	d016      	beq.n	8004cde <I2C_Master_ADDR+0x228>
 8004cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d013      	beq.n	8004cde <I2C_Master_ADDR+0x228>
 8004cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cb8:	2b10      	cmp	r3, #16
 8004cba:	d010      	beq.n	8004cde <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cca:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004cda:	601a      	str	r2, [r3, #0]
 8004cdc:	e007      	b.n	8004cee <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004cec:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cf8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004cfc:	d117      	bne.n	8004d2e <I2C_Master_ADDR+0x278>
 8004cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d00:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004d04:	d00b      	beq.n	8004d1e <I2C_Master_ADDR+0x268>
 8004d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d08:	2b01      	cmp	r3, #1
 8004d0a:	d008      	beq.n	8004d1e <I2C_Master_ADDR+0x268>
 8004d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d0e:	2b08      	cmp	r3, #8
 8004d10:	d005      	beq.n	8004d1e <I2C_Master_ADDR+0x268>
 8004d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d14:	2b10      	cmp	r3, #16
 8004d16:	d002      	beq.n	8004d1e <I2C_Master_ADDR+0x268>
 8004d18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d1a:	2b20      	cmp	r3, #32
 8004d1c:	d107      	bne.n	8004d2e <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	685a      	ldr	r2, [r3, #4]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004d2c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d2e:	2300      	movs	r3, #0
 8004d30:	617b      	str	r3, [r7, #20]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	695b      	ldr	r3, [r3, #20]
 8004d38:	617b      	str	r3, [r7, #20]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	699b      	ldr	r3, [r3, #24]
 8004d40:	617b      	str	r3, [r7, #20]
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	e032      	b.n	8004dac <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	681a      	ldr	r2, [r3, #0]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d54:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d64:	d117      	bne.n	8004d96 <I2C_Master_ADDR+0x2e0>
 8004d66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d68:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004d6c:	d00b      	beq.n	8004d86 <I2C_Master_ADDR+0x2d0>
 8004d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d008      	beq.n	8004d86 <I2C_Master_ADDR+0x2d0>
 8004d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d76:	2b08      	cmp	r3, #8
 8004d78:	d005      	beq.n	8004d86 <I2C_Master_ADDR+0x2d0>
 8004d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d7c:	2b10      	cmp	r3, #16
 8004d7e:	d002      	beq.n	8004d86 <I2C_Master_ADDR+0x2d0>
 8004d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d82:	2b20      	cmp	r3, #32
 8004d84:	d107      	bne.n	8004d96 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	685a      	ldr	r2, [r3, #4]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004d94:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d96:	2300      	movs	r3, #0
 8004d98:	613b      	str	r3, [r7, #16]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	695b      	ldr	r3, [r3, #20]
 8004da0:	613b      	str	r3, [r7, #16]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	699b      	ldr	r3, [r3, #24]
 8004da8:	613b      	str	r3, [r7, #16]
 8004daa:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2200      	movs	r2, #0
 8004db0:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004db2:	e00b      	b.n	8004dcc <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004db4:	2300      	movs	r3, #0
 8004db6:	60fb      	str	r3, [r7, #12]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	695b      	ldr	r3, [r3, #20]
 8004dbe:	60fb      	str	r3, [r7, #12]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	699b      	ldr	r3, [r3, #24]
 8004dc6:	60fb      	str	r3, [r7, #12]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
}
 8004dca:	e7ff      	b.n	8004dcc <I2C_Master_ADDR+0x316>
 8004dcc:	bf00      	nop
 8004dce:	3744      	adds	r7, #68	@ 0x44
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr

08004dd8 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004de6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d02b      	beq.n	8004e4a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df6:	781a      	ldrb	r2, [r3, #0]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e02:	1c5a      	adds	r2, r3, #1
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e0c:	b29b      	uxth	r3, r3
 8004e0e:	3b01      	subs	r3, #1
 8004e10:	b29a      	uxth	r2, r3
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d114      	bne.n	8004e4a <I2C_SlaveTransmit_TXE+0x72>
 8004e20:	7bfb      	ldrb	r3, [r7, #15]
 8004e22:	2b29      	cmp	r3, #41	@ 0x29
 8004e24:	d111      	bne.n	8004e4a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	685a      	ldr	r2, [r3, #4]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e34:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2221      	movs	r2, #33	@ 0x21
 8004e3a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2228      	movs	r2, #40	@ 0x28
 8004e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	f7ff f9d9 	bl	80041fc <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004e4a:	bf00      	nop
 8004e4c:	3710      	adds	r7, #16
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}

08004e52 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004e52:	b480      	push	{r7}
 8004e54:	b083      	sub	sp, #12
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d011      	beq.n	8004e88 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e68:	781a      	ldrb	r2, [r3, #0]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e74:	1c5a      	adds	r2, r3, #1
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e7e:	b29b      	uxth	r3, r3
 8004e80:	3b01      	subs	r3, #1
 8004e82:	b29a      	uxth	r2, r3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004e88:	bf00      	nop
 8004e8a:	370c      	adds	r7, #12
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ea2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ea8:	b29b      	uxth	r3, r3
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d02c      	beq.n	8004f08 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	691a      	ldr	r2, [r3, #16]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb8:	b2d2      	uxtb	r2, r2
 8004eba:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec0:	1c5a      	adds	r2, r3, #1
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	3b01      	subs	r3, #1
 8004ece:	b29a      	uxth	r2, r3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d114      	bne.n	8004f08 <I2C_SlaveReceive_RXNE+0x74>
 8004ede:	7bfb      	ldrb	r3, [r7, #15]
 8004ee0:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ee2:	d111      	bne.n	8004f08 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	685a      	ldr	r2, [r3, #4]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ef2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2222      	movs	r2, #34	@ 0x22
 8004ef8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2228      	movs	r2, #40	@ 0x28
 8004efe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f7ff f984 	bl	8004210 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004f08:	bf00      	nop
 8004f0a:	3710      	adds	r7, #16
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}

08004f10 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b083      	sub	sp, #12
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d012      	beq.n	8004f48 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	691a      	ldr	r2, [r3, #16]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f2c:	b2d2      	uxtb	r2, r2
 8004f2e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f34:	1c5a      	adds	r2, r3, #1
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	3b01      	subs	r3, #1
 8004f42:	b29a      	uxth	r2, r3
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004f48:	bf00      	nop
 8004f4a:	370c      	adds	r7, #12
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f52:	4770      	bx	lr

08004f54 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f68:	b2db      	uxtb	r3, r3
 8004f6a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004f6e:	2b28      	cmp	r3, #40	@ 0x28
 8004f70:	d127      	bne.n	8004fc2 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	685a      	ldr	r2, [r3, #4]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f80:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	089b      	lsrs	r3, r3, #2
 8004f86:	f003 0301 	and.w	r3, r3, #1
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d101      	bne.n	8004f92 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	09db      	lsrs	r3, r3, #7
 8004f96:	f003 0301 	and.w	r3, r3, #1
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d103      	bne.n	8004fa6 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	81bb      	strh	r3, [r7, #12]
 8004fa4:	e002      	b.n	8004fac <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	699b      	ldr	r3, [r3, #24]
 8004faa:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004fb4:	89ba      	ldrh	r2, [r7, #12]
 8004fb6:	7bfb      	ldrb	r3, [r7, #15]
 8004fb8:	4619      	mov	r1, r3
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	f7ff f932 	bl	8004224 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004fc0:	e00e      	b.n	8004fe0 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	60bb      	str	r3, [r7, #8]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	695b      	ldr	r3, [r3, #20]
 8004fcc:	60bb      	str	r3, [r7, #8]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	699b      	ldr	r3, [r3, #24]
 8004fd4:	60bb      	str	r3, [r7, #8]
 8004fd6:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004fe0:	bf00      	nop
 8004fe2:	3710      	adds	r7, #16
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ff6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	685a      	ldr	r2, [r3, #4]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005006:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005008:	2300      	movs	r3, #0
 800500a:	60bb      	str	r3, [r7, #8]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	695b      	ldr	r3, [r3, #20]
 8005012:	60bb      	str	r3, [r7, #8]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f042 0201 	orr.w	r2, r2, #1
 8005022:	601a      	str	r2, [r3, #0]
 8005024:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005034:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005040:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005044:	d172      	bne.n	800512c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005046:	7bfb      	ldrb	r3, [r7, #15]
 8005048:	2b22      	cmp	r3, #34	@ 0x22
 800504a:	d002      	beq.n	8005052 <I2C_Slave_STOPF+0x6a>
 800504c:	7bfb      	ldrb	r3, [r7, #15]
 800504e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005050:	d135      	bne.n	80050be <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	b29a      	uxth	r2, r3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005064:	b29b      	uxth	r3, r3
 8005066:	2b00      	cmp	r3, #0
 8005068:	d005      	beq.n	8005076 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800506e:	f043 0204 	orr.w	r2, r3, #4
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	685a      	ldr	r2, [r3, #4]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005084:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800508a:	4618      	mov	r0, r3
 800508c:	f7fd fdde 	bl	8002c4c <HAL_DMA_GetState>
 8005090:	4603      	mov	r3, r0
 8005092:	2b01      	cmp	r3, #1
 8005094:	d049      	beq.n	800512a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800509a:	4a69      	ldr	r2, [pc, #420]	@ (8005240 <I2C_Slave_STOPF+0x258>)
 800509c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a2:	4618      	mov	r0, r3
 80050a4:	f7fd fc26 	bl	80028f4 <HAL_DMA_Abort_IT>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d03d      	beq.n	800512a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050b4:	687a      	ldr	r2, [r7, #4]
 80050b6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80050b8:	4610      	mov	r0, r2
 80050ba:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80050bc:	e035      	b.n	800512a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	b29a      	uxth	r2, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050d0:	b29b      	uxth	r3, r3
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d005      	beq.n	80050e2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050da:	f043 0204 	orr.w	r2, r3, #4
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	685a      	ldr	r2, [r3, #4]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80050f0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050f6:	4618      	mov	r0, r3
 80050f8:	f7fd fda8 	bl	8002c4c <HAL_DMA_GetState>
 80050fc:	4603      	mov	r3, r0
 80050fe:	2b01      	cmp	r3, #1
 8005100:	d014      	beq.n	800512c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005106:	4a4e      	ldr	r2, [pc, #312]	@ (8005240 <I2C_Slave_STOPF+0x258>)
 8005108:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800510e:	4618      	mov	r0, r3
 8005110:	f7fd fbf0 	bl	80028f4 <HAL_DMA_Abort_IT>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d008      	beq.n	800512c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800511e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005124:	4610      	mov	r0, r2
 8005126:	4798      	blx	r3
 8005128:	e000      	b.n	800512c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800512a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005130:	b29b      	uxth	r3, r3
 8005132:	2b00      	cmp	r3, #0
 8005134:	d03e      	beq.n	80051b4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	695b      	ldr	r3, [r3, #20]
 800513c:	f003 0304 	and.w	r3, r3, #4
 8005140:	2b04      	cmp	r3, #4
 8005142:	d112      	bne.n	800516a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	691a      	ldr	r2, [r3, #16]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800514e:	b2d2      	uxtb	r2, r2
 8005150:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005156:	1c5a      	adds	r2, r3, #1
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005160:	b29b      	uxth	r3, r3
 8005162:	3b01      	subs	r3, #1
 8005164:	b29a      	uxth	r2, r3
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	695b      	ldr	r3, [r3, #20]
 8005170:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005174:	2b40      	cmp	r3, #64	@ 0x40
 8005176:	d112      	bne.n	800519e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	691a      	ldr	r2, [r3, #16]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005182:	b2d2      	uxtb	r2, r2
 8005184:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518a:	1c5a      	adds	r2, r3, #1
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005194:	b29b      	uxth	r3, r3
 8005196:	3b01      	subs	r3, #1
 8005198:	b29a      	uxth	r2, r3
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d005      	beq.n	80051b4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ac:	f043 0204 	orr.w	r2, r3, #4
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d003      	beq.n	80051c4 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f000 f8b7 	bl	8005330 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80051c2:	e039      	b.n	8005238 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80051c4:	7bfb      	ldrb	r3, [r7, #15]
 80051c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80051c8:	d109      	bne.n	80051de <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2200      	movs	r2, #0
 80051ce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2228      	movs	r2, #40	@ 0x28
 80051d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f7ff f819 	bl	8004210 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	2b28      	cmp	r3, #40	@ 0x28
 80051e8:	d111      	bne.n	800520e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	4a15      	ldr	r2, [pc, #84]	@ (8005244 <I2C_Slave_STOPF+0x25c>)
 80051ee:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2200      	movs	r2, #0
 80051f4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2220      	movs	r2, #32
 80051fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f7ff f81a 	bl	8004240 <HAL_I2C_ListenCpltCallback>
}
 800520c:	e014      	b.n	8005238 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005212:	2b22      	cmp	r3, #34	@ 0x22
 8005214:	d002      	beq.n	800521c <I2C_Slave_STOPF+0x234>
 8005216:	7bfb      	ldrb	r3, [r7, #15]
 8005218:	2b22      	cmp	r3, #34	@ 0x22
 800521a:	d10d      	bne.n	8005238 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2220      	movs	r2, #32
 8005226:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f7fe ffec 	bl	8004210 <HAL_I2C_SlaveRxCpltCallback>
}
 8005238:	bf00      	nop
 800523a:	3710      	adds	r7, #16
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}
 8005240:	08005ac9 	.word	0x08005ac9
 8005244:	ffff0000 	.word	0xffff0000

08005248 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b084      	sub	sp, #16
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005256:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800525c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	2b08      	cmp	r3, #8
 8005262:	d002      	beq.n	800526a <I2C_Slave_AF+0x22>
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	2b20      	cmp	r3, #32
 8005268:	d129      	bne.n	80052be <I2C_Slave_AF+0x76>
 800526a:	7bfb      	ldrb	r3, [r7, #15]
 800526c:	2b28      	cmp	r3, #40	@ 0x28
 800526e:	d126      	bne.n	80052be <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	4a2e      	ldr	r2, [pc, #184]	@ (800532c <I2C_Slave_AF+0xe4>)
 8005274:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	685a      	ldr	r2, [r3, #4]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005284:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800528e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	681a      	ldr	r2, [r3, #0]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800529e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2220      	movs	r2, #32
 80052aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f7fe ffc2 	bl	8004240 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80052bc:	e031      	b.n	8005322 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80052be:	7bfb      	ldrb	r3, [r7, #15]
 80052c0:	2b21      	cmp	r3, #33	@ 0x21
 80052c2:	d129      	bne.n	8005318 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	4a19      	ldr	r2, [pc, #100]	@ (800532c <I2C_Slave_AF+0xe4>)
 80052c8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2221      	movs	r2, #33	@ 0x21
 80052ce:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2220      	movs	r2, #32
 80052d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2200      	movs	r2, #0
 80052dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	685a      	ldr	r2, [r3, #4]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80052ee:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80052f8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005308:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f7fe f878 	bl	8003400 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f7fe ff73 	bl	80041fc <HAL_I2C_SlaveTxCpltCallback>
}
 8005316:	e004      	b.n	8005322 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005320:	615a      	str	r2, [r3, #20]
}
 8005322:	bf00      	nop
 8005324:	3710      	adds	r7, #16
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	ffff0000 	.word	0xffff0000

08005330 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b084      	sub	sp, #16
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800533e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005346:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005348:	7bbb      	ldrb	r3, [r7, #14]
 800534a:	2b10      	cmp	r3, #16
 800534c:	d002      	beq.n	8005354 <I2C_ITError+0x24>
 800534e:	7bbb      	ldrb	r3, [r7, #14]
 8005350:	2b40      	cmp	r3, #64	@ 0x40
 8005352:	d10a      	bne.n	800536a <I2C_ITError+0x3a>
 8005354:	7bfb      	ldrb	r3, [r7, #15]
 8005356:	2b22      	cmp	r3, #34	@ 0x22
 8005358:	d107      	bne.n	800536a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005368:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800536a:	7bfb      	ldrb	r3, [r7, #15]
 800536c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005370:	2b28      	cmp	r3, #40	@ 0x28
 8005372:	d107      	bne.n	8005384 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2228      	movs	r2, #40	@ 0x28
 800537e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005382:	e015      	b.n	80053b0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800538e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005392:	d00a      	beq.n	80053aa <I2C_ITError+0x7a>
 8005394:	7bfb      	ldrb	r3, [r7, #15]
 8005396:	2b60      	cmp	r3, #96	@ 0x60
 8005398:	d007      	beq.n	80053aa <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2220      	movs	r2, #32
 800539e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2200      	movs	r2, #0
 80053ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053be:	d162      	bne.n	8005486 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	685a      	ldr	r2, [r3, #4]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053ce:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d020      	beq.n	8005420 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053e2:	4a6a      	ldr	r2, [pc, #424]	@ (800558c <I2C_ITError+0x25c>)
 80053e4:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053ea:	4618      	mov	r0, r3
 80053ec:	f7fd fa82 	bl	80028f4 <HAL_DMA_Abort_IT>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	f000 8089 	beq.w	800550a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f022 0201 	bic.w	r2, r2, #1
 8005406:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2220      	movs	r2, #32
 800540c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005414:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005416:	687a      	ldr	r2, [r7, #4]
 8005418:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800541a:	4610      	mov	r0, r2
 800541c:	4798      	blx	r3
 800541e:	e074      	b.n	800550a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005424:	4a59      	ldr	r2, [pc, #356]	@ (800558c <I2C_ITError+0x25c>)
 8005426:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800542c:	4618      	mov	r0, r3
 800542e:	f7fd fa61 	bl	80028f4 <HAL_DMA_Abort_IT>
 8005432:	4603      	mov	r3, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	d068      	beq.n	800550a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	695b      	ldr	r3, [r3, #20]
 800543e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005442:	2b40      	cmp	r3, #64	@ 0x40
 8005444:	d10b      	bne.n	800545e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	691a      	ldr	r2, [r3, #16]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005450:	b2d2      	uxtb	r2, r2
 8005452:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005458:	1c5a      	adds	r2, r3, #1
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f022 0201 	bic.w	r2, r2, #1
 800546c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2220      	movs	r2, #32
 8005472:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800547a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800547c:	687a      	ldr	r2, [r7, #4]
 800547e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005480:	4610      	mov	r0, r2
 8005482:	4798      	blx	r3
 8005484:	e041      	b.n	800550a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800548c:	b2db      	uxtb	r3, r3
 800548e:	2b60      	cmp	r3, #96	@ 0x60
 8005490:	d125      	bne.n	80054de <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2220      	movs	r2, #32
 8005496:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	695b      	ldr	r3, [r3, #20]
 80054a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054aa:	2b40      	cmp	r3, #64	@ 0x40
 80054ac:	d10b      	bne.n	80054c6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	691a      	ldr	r2, [r3, #16]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b8:	b2d2      	uxtb	r2, r2
 80054ba:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054c0:	1c5a      	adds	r2, r3, #1
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f022 0201 	bic.w	r2, r2, #1
 80054d4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f7fe fed0 	bl	800427c <HAL_I2C_AbortCpltCallback>
 80054dc:	e015      	b.n	800550a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	695b      	ldr	r3, [r3, #20]
 80054e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054e8:	2b40      	cmp	r3, #64	@ 0x40
 80054ea:	d10b      	bne.n	8005504 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	691a      	ldr	r2, [r3, #16]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f6:	b2d2      	uxtb	r2, r2
 80054f8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054fe:	1c5a      	adds	r2, r3, #1
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f7fe feaf 	bl	8004268 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800550e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	f003 0301 	and.w	r3, r3, #1
 8005516:	2b00      	cmp	r3, #0
 8005518:	d10e      	bne.n	8005538 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005520:	2b00      	cmp	r3, #0
 8005522:	d109      	bne.n	8005538 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800552a:	2b00      	cmp	r3, #0
 800552c:	d104      	bne.n	8005538 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005534:	2b00      	cmp	r3, #0
 8005536:	d007      	beq.n	8005548 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	685a      	ldr	r2, [r3, #4]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005546:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800554e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005554:	f003 0304 	and.w	r3, r3, #4
 8005558:	2b04      	cmp	r3, #4
 800555a:	d113      	bne.n	8005584 <I2C_ITError+0x254>
 800555c:	7bfb      	ldrb	r3, [r7, #15]
 800555e:	2b28      	cmp	r3, #40	@ 0x28
 8005560:	d110      	bne.n	8005584 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	4a0a      	ldr	r2, [pc, #40]	@ (8005590 <I2C_ITError+0x260>)
 8005566:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2200      	movs	r2, #0
 800556c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2220      	movs	r2, #32
 8005572:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f7fe fe5e 	bl	8004240 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005584:	bf00      	nop
 8005586:	3710      	adds	r7, #16
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}
 800558c:	08005ac9 	.word	0x08005ac9
 8005590:	ffff0000 	.word	0xffff0000

08005594 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b088      	sub	sp, #32
 8005598:	af02      	add	r7, sp, #8
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	4608      	mov	r0, r1
 800559e:	4611      	mov	r1, r2
 80055a0:	461a      	mov	r2, r3
 80055a2:	4603      	mov	r3, r0
 80055a4:	817b      	strh	r3, [r7, #10]
 80055a6:	460b      	mov	r3, r1
 80055a8:	813b      	strh	r3, [r7, #8]
 80055aa:	4613      	mov	r3, r2
 80055ac:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80055bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80055be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c0:	9300      	str	r3, [sp, #0]
 80055c2:	6a3b      	ldr	r3, [r7, #32]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80055ca:	68f8      	ldr	r0, [r7, #12]
 80055cc:	f000 fb24 	bl	8005c18 <I2C_WaitOnFlagUntilTimeout>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d00d      	beq.n	80055f2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055e4:	d103      	bne.n	80055ee <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80055ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80055ee:	2303      	movs	r3, #3
 80055f0:	e05f      	b.n	80056b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80055f2:	897b      	ldrh	r3, [r7, #10]
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	461a      	mov	r2, r3
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005600:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005604:	6a3a      	ldr	r2, [r7, #32]
 8005606:	492d      	ldr	r1, [pc, #180]	@ (80056bc <I2C_RequestMemoryWrite+0x128>)
 8005608:	68f8      	ldr	r0, [r7, #12]
 800560a:	f000 fb7f 	bl	8005d0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800560e:	4603      	mov	r3, r0
 8005610:	2b00      	cmp	r3, #0
 8005612:	d001      	beq.n	8005618 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	e04c      	b.n	80056b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005618:	2300      	movs	r3, #0
 800561a:	617b      	str	r3, [r7, #20]
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	695b      	ldr	r3, [r3, #20]
 8005622:	617b      	str	r3, [r7, #20]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	699b      	ldr	r3, [r3, #24]
 800562a:	617b      	str	r3, [r7, #20]
 800562c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800562e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005630:	6a39      	ldr	r1, [r7, #32]
 8005632:	68f8      	ldr	r0, [r7, #12]
 8005634:	f000 fc0a 	bl	8005e4c <I2C_WaitOnTXEFlagUntilTimeout>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00d      	beq.n	800565a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005642:	2b04      	cmp	r3, #4
 8005644:	d107      	bne.n	8005656 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	681a      	ldr	r2, [r3, #0]
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005654:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e02b      	b.n	80056b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800565a:	88fb      	ldrh	r3, [r7, #6]
 800565c:	2b01      	cmp	r3, #1
 800565e:	d105      	bne.n	800566c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005660:	893b      	ldrh	r3, [r7, #8]
 8005662:	b2da      	uxtb	r2, r3
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	611a      	str	r2, [r3, #16]
 800566a:	e021      	b.n	80056b0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800566c:	893b      	ldrh	r3, [r7, #8]
 800566e:	0a1b      	lsrs	r3, r3, #8
 8005670:	b29b      	uxth	r3, r3
 8005672:	b2da      	uxtb	r2, r3
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800567a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800567c:	6a39      	ldr	r1, [r7, #32]
 800567e:	68f8      	ldr	r0, [r7, #12]
 8005680:	f000 fbe4 	bl	8005e4c <I2C_WaitOnTXEFlagUntilTimeout>
 8005684:	4603      	mov	r3, r0
 8005686:	2b00      	cmp	r3, #0
 8005688:	d00d      	beq.n	80056a6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568e:	2b04      	cmp	r3, #4
 8005690:	d107      	bne.n	80056a2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056a0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	e005      	b.n	80056b2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80056a6:	893b      	ldrh	r3, [r7, #8]
 80056a8:	b2da      	uxtb	r2, r3
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80056b0:	2300      	movs	r3, #0
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3718      	adds	r7, #24
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	00010002 	.word	0x00010002

080056c0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b088      	sub	sp, #32
 80056c4:	af02      	add	r7, sp, #8
 80056c6:	60f8      	str	r0, [r7, #12]
 80056c8:	4608      	mov	r0, r1
 80056ca:	4611      	mov	r1, r2
 80056cc:	461a      	mov	r2, r3
 80056ce:	4603      	mov	r3, r0
 80056d0:	817b      	strh	r3, [r7, #10]
 80056d2:	460b      	mov	r3, r1
 80056d4:	813b      	strh	r3, [r7, #8]
 80056d6:	4613      	mov	r3, r2
 80056d8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80056e8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80056f8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80056fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056fc:	9300      	str	r3, [sp, #0]
 80056fe:	6a3b      	ldr	r3, [r7, #32]
 8005700:	2200      	movs	r2, #0
 8005702:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005706:	68f8      	ldr	r0, [r7, #12]
 8005708:	f000 fa86 	bl	8005c18 <I2C_WaitOnFlagUntilTimeout>
 800570c:	4603      	mov	r3, r0
 800570e:	2b00      	cmp	r3, #0
 8005710:	d00d      	beq.n	800572e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800571c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005720:	d103      	bne.n	800572a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005728:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800572a:	2303      	movs	r3, #3
 800572c:	e0aa      	b.n	8005884 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800572e:	897b      	ldrh	r3, [r7, #10]
 8005730:	b2db      	uxtb	r3, r3
 8005732:	461a      	mov	r2, r3
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800573c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800573e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005740:	6a3a      	ldr	r2, [r7, #32]
 8005742:	4952      	ldr	r1, [pc, #328]	@ (800588c <I2C_RequestMemoryRead+0x1cc>)
 8005744:	68f8      	ldr	r0, [r7, #12]
 8005746:	f000 fae1 	bl	8005d0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800574a:	4603      	mov	r3, r0
 800574c:	2b00      	cmp	r3, #0
 800574e:	d001      	beq.n	8005754 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005750:	2301      	movs	r3, #1
 8005752:	e097      	b.n	8005884 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005754:	2300      	movs	r3, #0
 8005756:	617b      	str	r3, [r7, #20]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	695b      	ldr	r3, [r3, #20]
 800575e:	617b      	str	r3, [r7, #20]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	699b      	ldr	r3, [r3, #24]
 8005766:	617b      	str	r3, [r7, #20]
 8005768:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800576a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800576c:	6a39      	ldr	r1, [r7, #32]
 800576e:	68f8      	ldr	r0, [r7, #12]
 8005770:	f000 fb6c 	bl	8005e4c <I2C_WaitOnTXEFlagUntilTimeout>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	d00d      	beq.n	8005796 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800577e:	2b04      	cmp	r3, #4
 8005780:	d107      	bne.n	8005792 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005790:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	e076      	b.n	8005884 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005796:	88fb      	ldrh	r3, [r7, #6]
 8005798:	2b01      	cmp	r3, #1
 800579a:	d105      	bne.n	80057a8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800579c:	893b      	ldrh	r3, [r7, #8]
 800579e:	b2da      	uxtb	r2, r3
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	611a      	str	r2, [r3, #16]
 80057a6:	e021      	b.n	80057ec <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80057a8:	893b      	ldrh	r3, [r7, #8]
 80057aa:	0a1b      	lsrs	r3, r3, #8
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	b2da      	uxtb	r2, r3
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057b8:	6a39      	ldr	r1, [r7, #32]
 80057ba:	68f8      	ldr	r0, [r7, #12]
 80057bc:	f000 fb46 	bl	8005e4c <I2C_WaitOnTXEFlagUntilTimeout>
 80057c0:	4603      	mov	r3, r0
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d00d      	beq.n	80057e2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ca:	2b04      	cmp	r3, #4
 80057cc:	d107      	bne.n	80057de <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057dc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80057de:	2301      	movs	r3, #1
 80057e0:	e050      	b.n	8005884 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80057e2:	893b      	ldrh	r3, [r7, #8]
 80057e4:	b2da      	uxtb	r2, r3
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057ee:	6a39      	ldr	r1, [r7, #32]
 80057f0:	68f8      	ldr	r0, [r7, #12]
 80057f2:	f000 fb2b 	bl	8005e4c <I2C_WaitOnTXEFlagUntilTimeout>
 80057f6:	4603      	mov	r3, r0
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d00d      	beq.n	8005818 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005800:	2b04      	cmp	r3, #4
 8005802:	d107      	bne.n	8005814 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005812:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005814:	2301      	movs	r3, #1
 8005816:	e035      	b.n	8005884 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681a      	ldr	r2, [r3, #0]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005826:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582a:	9300      	str	r3, [sp, #0]
 800582c:	6a3b      	ldr	r3, [r7, #32]
 800582e:	2200      	movs	r2, #0
 8005830:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005834:	68f8      	ldr	r0, [r7, #12]
 8005836:	f000 f9ef 	bl	8005c18 <I2C_WaitOnFlagUntilTimeout>
 800583a:	4603      	mov	r3, r0
 800583c:	2b00      	cmp	r3, #0
 800583e:	d00d      	beq.n	800585c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800584a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800584e:	d103      	bne.n	8005858 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005856:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005858:	2303      	movs	r3, #3
 800585a:	e013      	b.n	8005884 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800585c:	897b      	ldrh	r3, [r7, #10]
 800585e:	b2db      	uxtb	r3, r3
 8005860:	f043 0301 	orr.w	r3, r3, #1
 8005864:	b2da      	uxtb	r2, r3
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800586c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800586e:	6a3a      	ldr	r2, [r7, #32]
 8005870:	4906      	ldr	r1, [pc, #24]	@ (800588c <I2C_RequestMemoryRead+0x1cc>)
 8005872:	68f8      	ldr	r0, [r7, #12]
 8005874:	f000 fa4a 	bl	8005d0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005878:	4603      	mov	r3, r0
 800587a:	2b00      	cmp	r3, #0
 800587c:	d001      	beq.n	8005882 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e000      	b.n	8005884 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005882:	2300      	movs	r3, #0
}
 8005884:	4618      	mov	r0, r3
 8005886:	3718      	adds	r7, #24
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}
 800588c:	00010002 	.word	0x00010002

08005890 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b086      	sub	sp, #24
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800589c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058a4:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058ac:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058b2:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	685a      	ldr	r2, [r3, #4]
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80058c2:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d003      	beq.n	80058d4 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058d0:	2200      	movs	r2, #0
 80058d2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d003      	beq.n	80058e4 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058e0:	2200      	movs	r2, #0
 80058e2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80058e4:	7cfb      	ldrb	r3, [r7, #19]
 80058e6:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80058ea:	2b21      	cmp	r3, #33	@ 0x21
 80058ec:	d007      	beq.n	80058fe <I2C_DMAXferCplt+0x6e>
 80058ee:	7cfb      	ldrb	r3, [r7, #19]
 80058f0:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 80058f4:	2b22      	cmp	r3, #34	@ 0x22
 80058f6:	d131      	bne.n	800595c <I2C_DMAXferCplt+0xcc>
 80058f8:	7cbb      	ldrb	r3, [r7, #18]
 80058fa:	2b20      	cmp	r3, #32
 80058fc:	d12e      	bne.n	800595c <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	685a      	ldr	r2, [r3, #4]
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800590c:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	2200      	movs	r2, #0
 8005912:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005914:	7cfb      	ldrb	r3, [r7, #19]
 8005916:	2b29      	cmp	r3, #41	@ 0x29
 8005918:	d10a      	bne.n	8005930 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	2221      	movs	r2, #33	@ 0x21
 800591e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	2228      	movs	r2, #40	@ 0x28
 8005924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005928:	6978      	ldr	r0, [r7, #20]
 800592a:	f7fe fc67 	bl	80041fc <HAL_I2C_SlaveTxCpltCallback>
 800592e:	e00c      	b.n	800594a <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005930:	7cfb      	ldrb	r3, [r7, #19]
 8005932:	2b2a      	cmp	r3, #42	@ 0x2a
 8005934:	d109      	bne.n	800594a <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	2222      	movs	r2, #34	@ 0x22
 800593a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	2228      	movs	r2, #40	@ 0x28
 8005940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005944:	6978      	ldr	r0, [r7, #20]
 8005946:	f7fe fc63 	bl	8004210 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	685a      	ldr	r2, [r3, #4]
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8005958:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800595a:	e074      	b.n	8005a46 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005962:	b2db      	uxtb	r3, r3
 8005964:	2b00      	cmp	r3, #0
 8005966:	d06e      	beq.n	8005a46 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800596c:	b29b      	uxth	r3, r3
 800596e:	2b01      	cmp	r3, #1
 8005970:	d107      	bne.n	8005982 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005980:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	685a      	ldr	r2, [r3, #4]
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005990:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005998:	d009      	beq.n	80059ae <I2C_DMAXferCplt+0x11e>
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2b08      	cmp	r3, #8
 800599e:	d006      	beq.n	80059ae <I2C_DMAXferCplt+0x11e>
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80059a6:	d002      	beq.n	80059ae <I2C_DMAXferCplt+0x11e>
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2b20      	cmp	r3, #32
 80059ac:	d107      	bne.n	80059be <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059bc:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	685a      	ldr	r2, [r3, #4]
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80059cc:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	685a      	ldr	r2, [r3, #4]
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80059dc:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	2200      	movs	r2, #0
 80059e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d003      	beq.n	80059f4 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80059ec:	6978      	ldr	r0, [r7, #20]
 80059ee:	f7fe fc3b 	bl	8004268 <HAL_I2C_ErrorCallback>
}
 80059f2:	e028      	b.n	8005a46 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	2220      	movs	r2, #32
 80059f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	2b40      	cmp	r3, #64	@ 0x40
 8005a06:	d10a      	bne.n	8005a1e <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	2200      	movs	r2, #0
 8005a14:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8005a16:	6978      	ldr	r0, [r7, #20]
 8005a18:	f7fb fb86 	bl	8001128 <HAL_I2C_MemRxCpltCallback>
}
 8005a1c:	e013      	b.n	8005a46 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	2200      	movs	r2, #0
 8005a22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2b08      	cmp	r3, #8
 8005a2a:	d002      	beq.n	8005a32 <I2C_DMAXferCplt+0x1a2>
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2b20      	cmp	r3, #32
 8005a30:	d103      	bne.n	8005a3a <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	2200      	movs	r2, #0
 8005a36:	631a      	str	r2, [r3, #48]	@ 0x30
 8005a38:	e002      	b.n	8005a40 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	2212      	movs	r2, #18
 8005a3e:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8005a40:	6978      	ldr	r0, [r7, #20]
 8005a42:	f7fe fbd1 	bl	80041e8 <HAL_I2C_MasterRxCpltCallback>
}
 8005a46:	bf00      	nop
 8005a48:	3718      	adds	r7, #24
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}

08005a4e <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a4e:	b580      	push	{r7, lr}
 8005a50:	b084      	sub	sp, #16
 8005a52:	af00      	add	r7, sp, #0
 8005a54:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a5a:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d003      	beq.n	8005a6c <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a68:	2200      	movs	r2, #0
 8005a6a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d003      	beq.n	8005a7c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a78:	2200      	movs	r2, #0
 8005a7a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f7fd f8f3 	bl	8002c68 <HAL_DMA_GetError>
 8005a82:	4603      	mov	r3, r0
 8005a84:	2b02      	cmp	r3, #2
 8005a86:	d01b      	beq.n	8005ac0 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a96:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2220      	movs	r2, #32
 8005aa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ab2:	f043 0210 	orr.w	r2, r3, #16
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005aba:	68f8      	ldr	r0, [r7, #12]
 8005abc:	f7fe fbd4 	bl	8004268 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005ac0:	bf00      	nop
 8005ac2:	3710      	adds	r7, #16
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b086      	sub	sp, #24
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ad8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ae0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005ae2:	4b4b      	ldr	r3, [pc, #300]	@ (8005c10 <I2C_DMAAbort+0x148>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	08db      	lsrs	r3, r3, #3
 8005ae8:	4a4a      	ldr	r2, [pc, #296]	@ (8005c14 <I2C_DMAAbort+0x14c>)
 8005aea:	fba2 2303 	umull	r2, r3, r2, r3
 8005aee:	0a1a      	lsrs	r2, r3, #8
 8005af0:	4613      	mov	r3, r2
 8005af2:	009b      	lsls	r3, r3, #2
 8005af4:	4413      	add	r3, r2
 8005af6:	00da      	lsls	r2, r3, #3
 8005af8:	1ad3      	subs	r3, r2, r3
 8005afa:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d106      	bne.n	8005b10 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b06:	f043 0220 	orr.w	r2, r3, #32
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8005b0e:	e00a      	b.n	8005b26 <I2C_DMAAbort+0x5e>
    }
    count--;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	3b01      	subs	r3, #1
 8005b14:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b24:	d0ea      	beq.n	8005afc <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005b26:	697b      	ldr	r3, [r7, #20]
 8005b28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d003      	beq.n	8005b36 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b32:	2200      	movs	r2, #0
 8005b34:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d003      	beq.n	8005b46 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b42:	2200      	movs	r2, #0
 8005b44:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b54:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005b5c:	697b      	ldr	r3, [r7, #20]
 8005b5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d003      	beq.n	8005b6c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b68:	2200      	movs	r2, #0
 8005b6a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d003      	beq.n	8005b7c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b78:	2200      	movs	r2, #0
 8005b7a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	681a      	ldr	r2, [r3, #0]
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f022 0201 	bic.w	r2, r2, #1
 8005b8a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	2b60      	cmp	r3, #96	@ 0x60
 8005b96:	d10e      	bne.n	8005bb6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	2220      	movs	r2, #32
 8005b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	2200      	movs	r2, #0
 8005bac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005bae:	6978      	ldr	r0, [r7, #20]
 8005bb0:	f7fe fb64 	bl	800427c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005bb4:	e027      	b.n	8005c06 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005bb6:	7cfb      	ldrb	r3, [r7, #19]
 8005bb8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005bbc:	2b28      	cmp	r3, #40	@ 0x28
 8005bbe:	d117      	bne.n	8005bf0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f042 0201 	orr.w	r2, r2, #1
 8005bce:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005bde:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	2200      	movs	r2, #0
 8005be4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	2228      	movs	r2, #40	@ 0x28
 8005bea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005bee:	e007      	b.n	8005c00 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	2220      	movs	r2, #32
 8005bf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005c00:	6978      	ldr	r0, [r7, #20]
 8005c02:	f7fe fb31 	bl	8004268 <HAL_I2C_ErrorCallback>
}
 8005c06:	bf00      	nop
 8005c08:	3718      	adds	r7, #24
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
 8005c0e:	bf00      	nop
 8005c10:	20000014 	.word	0x20000014
 8005c14:	14f8b589 	.word	0x14f8b589

08005c18 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b084      	sub	sp, #16
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	60f8      	str	r0, [r7, #12]
 8005c20:	60b9      	str	r1, [r7, #8]
 8005c22:	603b      	str	r3, [r7, #0]
 8005c24:	4613      	mov	r3, r2
 8005c26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c28:	e048      	b.n	8005cbc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c30:	d044      	beq.n	8005cbc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c32:	f7fc f8e3 	bl	8001dfc <HAL_GetTick>
 8005c36:	4602      	mov	r2, r0
 8005c38:	69bb      	ldr	r3, [r7, #24]
 8005c3a:	1ad3      	subs	r3, r2, r3
 8005c3c:	683a      	ldr	r2, [r7, #0]
 8005c3e:	429a      	cmp	r2, r3
 8005c40:	d302      	bcc.n	8005c48 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d139      	bne.n	8005cbc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	0c1b      	lsrs	r3, r3, #16
 8005c4c:	b2db      	uxtb	r3, r3
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d10d      	bne.n	8005c6e <I2C_WaitOnFlagUntilTimeout+0x56>
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	695b      	ldr	r3, [r3, #20]
 8005c58:	43da      	mvns	r2, r3
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	4013      	ands	r3, r2
 8005c5e:	b29b      	uxth	r3, r3
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	bf0c      	ite	eq
 8005c64:	2301      	moveq	r3, #1
 8005c66:	2300      	movne	r3, #0
 8005c68:	b2db      	uxtb	r3, r3
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	e00c      	b.n	8005c88 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	699b      	ldr	r3, [r3, #24]
 8005c74:	43da      	mvns	r2, r3
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	4013      	ands	r3, r2
 8005c7a:	b29b      	uxth	r3, r3
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	bf0c      	ite	eq
 8005c80:	2301      	moveq	r3, #1
 8005c82:	2300      	movne	r3, #0
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	461a      	mov	r2, r3
 8005c88:	79fb      	ldrb	r3, [r7, #7]
 8005c8a:	429a      	cmp	r2, r3
 8005c8c:	d116      	bne.n	8005cbc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2200      	movs	r2, #0
 8005c92:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2220      	movs	r2, #32
 8005c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca8:	f043 0220 	orr.w	r2, r3, #32
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e023      	b.n	8005d04 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	0c1b      	lsrs	r3, r3, #16
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d10d      	bne.n	8005ce2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	695b      	ldr	r3, [r3, #20]
 8005ccc:	43da      	mvns	r2, r3
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	4013      	ands	r3, r2
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	bf0c      	ite	eq
 8005cd8:	2301      	moveq	r3, #1
 8005cda:	2300      	movne	r3, #0
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	461a      	mov	r2, r3
 8005ce0:	e00c      	b.n	8005cfc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	699b      	ldr	r3, [r3, #24]
 8005ce8:	43da      	mvns	r2, r3
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	4013      	ands	r3, r2
 8005cee:	b29b      	uxth	r3, r3
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	bf0c      	ite	eq
 8005cf4:	2301      	moveq	r3, #1
 8005cf6:	2300      	movne	r3, #0
 8005cf8:	b2db      	uxtb	r3, r3
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	79fb      	ldrb	r3, [r7, #7]
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d093      	beq.n	8005c2a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d02:	2300      	movs	r3, #0
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	3710      	adds	r7, #16
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b084      	sub	sp, #16
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	60f8      	str	r0, [r7, #12]
 8005d14:	60b9      	str	r1, [r7, #8]
 8005d16:	607a      	str	r2, [r7, #4]
 8005d18:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005d1a:	e071      	b.n	8005e00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	695b      	ldr	r3, [r3, #20]
 8005d22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d2a:	d123      	bne.n	8005d74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d3a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005d44:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2220      	movs	r2, #32
 8005d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2200      	movs	r2, #0
 8005d58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d60:	f043 0204 	orr.w	r2, r3, #4
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e067      	b.n	8005e44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d7a:	d041      	beq.n	8005e00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d7c:	f7fc f83e 	bl	8001dfc <HAL_GetTick>
 8005d80:	4602      	mov	r2, r0
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	1ad3      	subs	r3, r2, r3
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	429a      	cmp	r2, r3
 8005d8a:	d302      	bcc.n	8005d92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d136      	bne.n	8005e00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	0c1b      	lsrs	r3, r3, #16
 8005d96:	b2db      	uxtb	r3, r3
 8005d98:	2b01      	cmp	r3, #1
 8005d9a:	d10c      	bne.n	8005db6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	695b      	ldr	r3, [r3, #20]
 8005da2:	43da      	mvns	r2, r3
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	4013      	ands	r3, r2
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	bf14      	ite	ne
 8005dae:	2301      	movne	r3, #1
 8005db0:	2300      	moveq	r3, #0
 8005db2:	b2db      	uxtb	r3, r3
 8005db4:	e00b      	b.n	8005dce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	699b      	ldr	r3, [r3, #24]
 8005dbc:	43da      	mvns	r2, r3
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	4013      	ands	r3, r2
 8005dc2:	b29b      	uxth	r3, r3
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	bf14      	ite	ne
 8005dc8:	2301      	movne	r3, #1
 8005dca:	2300      	moveq	r3, #0
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d016      	beq.n	8005e00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2220      	movs	r2, #32
 8005ddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2200      	movs	r2, #0
 8005de4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dec:	f043 0220 	orr.w	r2, r3, #32
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2200      	movs	r2, #0
 8005df8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	e021      	b.n	8005e44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	0c1b      	lsrs	r3, r3, #16
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	2b01      	cmp	r3, #1
 8005e08:	d10c      	bne.n	8005e24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	695b      	ldr	r3, [r3, #20]
 8005e10:	43da      	mvns	r2, r3
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	4013      	ands	r3, r2
 8005e16:	b29b      	uxth	r3, r3
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	bf14      	ite	ne
 8005e1c:	2301      	movne	r3, #1
 8005e1e:	2300      	moveq	r3, #0
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	e00b      	b.n	8005e3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	699b      	ldr	r3, [r3, #24]
 8005e2a:	43da      	mvns	r2, r3
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	4013      	ands	r3, r2
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	bf14      	ite	ne
 8005e36:	2301      	movne	r3, #1
 8005e38:	2300      	moveq	r3, #0
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	f47f af6d 	bne.w	8005d1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005e42:	2300      	movs	r3, #0
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	3710      	adds	r7, #16
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd80      	pop	{r7, pc}

08005e4c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b084      	sub	sp, #16
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	60f8      	str	r0, [r7, #12]
 8005e54:	60b9      	str	r1, [r7, #8]
 8005e56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005e58:	e034      	b.n	8005ec4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005e5a:	68f8      	ldr	r0, [r7, #12]
 8005e5c:	f000 f915 	bl	800608a <I2C_IsAcknowledgeFailed>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d001      	beq.n	8005e6a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	e034      	b.n	8005ed4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e70:	d028      	beq.n	8005ec4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e72:	f7fb ffc3 	bl	8001dfc <HAL_GetTick>
 8005e76:	4602      	mov	r2, r0
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	1ad3      	subs	r3, r2, r3
 8005e7c:	68ba      	ldr	r2, [r7, #8]
 8005e7e:	429a      	cmp	r2, r3
 8005e80:	d302      	bcc.n	8005e88 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d11d      	bne.n	8005ec4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	695b      	ldr	r3, [r3, #20]
 8005e8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e92:	2b80      	cmp	r3, #128	@ 0x80
 8005e94:	d016      	beq.n	8005ec4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	2220      	movs	r2, #32
 8005ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eb0:	f043 0220 	orr.w	r2, r3, #32
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	e007      	b.n	8005ed4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	695b      	ldr	r3, [r3, #20]
 8005eca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ece:	2b80      	cmp	r3, #128	@ 0x80
 8005ed0:	d1c3      	bne.n	8005e5a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005ed2:	2300      	movs	r3, #0
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	3710      	adds	r7, #16
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}

08005edc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b084      	sub	sp, #16
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	60f8      	str	r0, [r7, #12]
 8005ee4:	60b9      	str	r1, [r7, #8]
 8005ee6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005ee8:	e034      	b.n	8005f54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005eea:	68f8      	ldr	r0, [r7, #12]
 8005eec:	f000 f8cd 	bl	800608a <I2C_IsAcknowledgeFailed>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d001      	beq.n	8005efa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e034      	b.n	8005f64 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f00:	d028      	beq.n	8005f54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f02:	f7fb ff7b 	bl	8001dfc <HAL_GetTick>
 8005f06:	4602      	mov	r2, r0
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	1ad3      	subs	r3, r2, r3
 8005f0c:	68ba      	ldr	r2, [r7, #8]
 8005f0e:	429a      	cmp	r2, r3
 8005f10:	d302      	bcc.n	8005f18 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d11d      	bne.n	8005f54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	695b      	ldr	r3, [r3, #20]
 8005f1e:	f003 0304 	and.w	r3, r3, #4
 8005f22:	2b04      	cmp	r3, #4
 8005f24:	d016      	beq.n	8005f54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2220      	movs	r2, #32
 8005f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2200      	movs	r2, #0
 8005f38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f40:	f043 0220 	orr.w	r2, r3, #32
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	e007      	b.n	8005f64 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	695b      	ldr	r3, [r3, #20]
 8005f5a:	f003 0304 	and.w	r3, r3, #4
 8005f5e:	2b04      	cmp	r3, #4
 8005f60:	d1c3      	bne.n	8005eea <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005f62:	2300      	movs	r3, #0
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	3710      	adds	r7, #16
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd80      	pop	{r7, pc}

08005f6c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b085      	sub	sp, #20
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005f74:	2300      	movs	r3, #0
 8005f76:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005f78:	4b13      	ldr	r3, [pc, #76]	@ (8005fc8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	08db      	lsrs	r3, r3, #3
 8005f7e:	4a13      	ldr	r2, [pc, #76]	@ (8005fcc <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005f80:	fba2 2303 	umull	r2, r3, r2, r3
 8005f84:	0a1a      	lsrs	r2, r3, #8
 8005f86:	4613      	mov	r3, r2
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	4413      	add	r3, r2
 8005f8c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	3b01      	subs	r3, #1
 8005f92:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d107      	bne.n	8005faa <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f9e:	f043 0220 	orr.w	r2, r3, #32
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e008      	b.n	8005fbc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005fb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fb8:	d0e9      	beq.n	8005f8e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005fba:	2300      	movs	r3, #0
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	3714      	adds	r7, #20
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr
 8005fc8:	20000014 	.word	0x20000014
 8005fcc:	14f8b589 	.word	0x14f8b589

08005fd0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005fdc:	e049      	b.n	8006072 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	695b      	ldr	r3, [r3, #20]
 8005fe4:	f003 0310 	and.w	r3, r3, #16
 8005fe8:	2b10      	cmp	r3, #16
 8005fea:	d119      	bne.n	8006020 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f06f 0210 	mvn.w	r2, #16
 8005ff4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2220      	movs	r2, #32
 8006000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2200      	movs	r2, #0
 8006008:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2200      	movs	r2, #0
 8006018:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800601c:	2301      	movs	r3, #1
 800601e:	e030      	b.n	8006082 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006020:	f7fb feec 	bl	8001dfc <HAL_GetTick>
 8006024:	4602      	mov	r2, r0
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	1ad3      	subs	r3, r2, r3
 800602a:	68ba      	ldr	r2, [r7, #8]
 800602c:	429a      	cmp	r2, r3
 800602e:	d302      	bcc.n	8006036 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d11d      	bne.n	8006072 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	695b      	ldr	r3, [r3, #20]
 800603c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006040:	2b40      	cmp	r3, #64	@ 0x40
 8006042:	d016      	beq.n	8006072 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2200      	movs	r2, #0
 8006048:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2220      	movs	r2, #32
 800604e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2200      	movs	r2, #0
 8006056:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800605e:	f043 0220 	orr.w	r2, r3, #32
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2200      	movs	r2, #0
 800606a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	e007      	b.n	8006082 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	695b      	ldr	r3, [r3, #20]
 8006078:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800607c:	2b40      	cmp	r3, #64	@ 0x40
 800607e:	d1ae      	bne.n	8005fde <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006080:	2300      	movs	r3, #0
}
 8006082:	4618      	mov	r0, r3
 8006084:	3710      	adds	r7, #16
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}

0800608a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800608a:	b480      	push	{r7}
 800608c:	b083      	sub	sp, #12
 800608e:	af00      	add	r7, sp, #0
 8006090:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	695b      	ldr	r3, [r3, #20]
 8006098:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800609c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060a0:	d11b      	bne.n	80060da <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80060aa:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2200      	movs	r2, #0
 80060b0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2220      	movs	r2, #32
 80060b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2200      	movs	r2, #0
 80060be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060c6:	f043 0204 	orr.w	r2, r3, #4
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2200      	movs	r2, #0
 80060d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80060d6:	2301      	movs	r3, #1
 80060d8:	e000      	b.n	80060dc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80060da:	2300      	movs	r3, #0
}
 80060dc:	4618      	mov	r0, r3
 80060de:	370c      	adds	r7, #12
 80060e0:	46bd      	mov	sp, r7
 80060e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e6:	4770      	bx	lr

080060e8 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b083      	sub	sp, #12
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f4:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80060f8:	d103      	bne.n	8006102 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2201      	movs	r2, #1
 80060fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006100:	e007      	b.n	8006112 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006106:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800610a:	d102      	bne.n	8006112 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2208      	movs	r2, #8
 8006110:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8006112:	bf00      	nop
 8006114:	370c      	adds	r7, #12
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr

0800611e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800611e:	b580      	push	{r7, lr}
 8006120:	b086      	sub	sp, #24
 8006122:	af02      	add	r7, sp, #8
 8006124:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d101      	bne.n	8006130 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800612c:	2301      	movs	r3, #1
 800612e:	e101      	b.n	8006334 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800613c:	b2db      	uxtb	r3, r3
 800613e:	2b00      	cmp	r3, #0
 8006140:	d106      	bne.n	8006150 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f005 f842 	bl	800b1d4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2203      	movs	r2, #3
 8006154:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800615e:	d102      	bne.n	8006166 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4618      	mov	r0, r3
 800616c:	f001 ff6d 	bl	800804a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6818      	ldr	r0, [r3, #0]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	7c1a      	ldrb	r2, [r3, #16]
 8006178:	f88d 2000 	strb.w	r2, [sp]
 800617c:	3304      	adds	r3, #4
 800617e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006180:	f001 fe4c 	bl	8007e1c <USB_CoreInit>
 8006184:	4603      	mov	r3, r0
 8006186:	2b00      	cmp	r3, #0
 8006188:	d005      	beq.n	8006196 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2202      	movs	r2, #2
 800618e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	e0ce      	b.n	8006334 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	2100      	movs	r1, #0
 800619c:	4618      	mov	r0, r3
 800619e:	f001 ff65 	bl	800806c <USB_SetCurrentMode>
 80061a2:	4603      	mov	r3, r0
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d005      	beq.n	80061b4 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2202      	movs	r2, #2
 80061ac:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	e0bf      	b.n	8006334 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80061b4:	2300      	movs	r3, #0
 80061b6:	73fb      	strb	r3, [r7, #15]
 80061b8:	e04a      	b.n	8006250 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80061ba:	7bfa      	ldrb	r2, [r7, #15]
 80061bc:	6879      	ldr	r1, [r7, #4]
 80061be:	4613      	mov	r3, r2
 80061c0:	00db      	lsls	r3, r3, #3
 80061c2:	4413      	add	r3, r2
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	440b      	add	r3, r1
 80061c8:	3315      	adds	r3, #21
 80061ca:	2201      	movs	r2, #1
 80061cc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80061ce:	7bfa      	ldrb	r2, [r7, #15]
 80061d0:	6879      	ldr	r1, [r7, #4]
 80061d2:	4613      	mov	r3, r2
 80061d4:	00db      	lsls	r3, r3, #3
 80061d6:	4413      	add	r3, r2
 80061d8:	009b      	lsls	r3, r3, #2
 80061da:	440b      	add	r3, r1
 80061dc:	3314      	adds	r3, #20
 80061de:	7bfa      	ldrb	r2, [r7, #15]
 80061e0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80061e2:	7bfa      	ldrb	r2, [r7, #15]
 80061e4:	7bfb      	ldrb	r3, [r7, #15]
 80061e6:	b298      	uxth	r0, r3
 80061e8:	6879      	ldr	r1, [r7, #4]
 80061ea:	4613      	mov	r3, r2
 80061ec:	00db      	lsls	r3, r3, #3
 80061ee:	4413      	add	r3, r2
 80061f0:	009b      	lsls	r3, r3, #2
 80061f2:	440b      	add	r3, r1
 80061f4:	332e      	adds	r3, #46	@ 0x2e
 80061f6:	4602      	mov	r2, r0
 80061f8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80061fa:	7bfa      	ldrb	r2, [r7, #15]
 80061fc:	6879      	ldr	r1, [r7, #4]
 80061fe:	4613      	mov	r3, r2
 8006200:	00db      	lsls	r3, r3, #3
 8006202:	4413      	add	r3, r2
 8006204:	009b      	lsls	r3, r3, #2
 8006206:	440b      	add	r3, r1
 8006208:	3318      	adds	r3, #24
 800620a:	2200      	movs	r2, #0
 800620c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800620e:	7bfa      	ldrb	r2, [r7, #15]
 8006210:	6879      	ldr	r1, [r7, #4]
 8006212:	4613      	mov	r3, r2
 8006214:	00db      	lsls	r3, r3, #3
 8006216:	4413      	add	r3, r2
 8006218:	009b      	lsls	r3, r3, #2
 800621a:	440b      	add	r3, r1
 800621c:	331c      	adds	r3, #28
 800621e:	2200      	movs	r2, #0
 8006220:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006222:	7bfa      	ldrb	r2, [r7, #15]
 8006224:	6879      	ldr	r1, [r7, #4]
 8006226:	4613      	mov	r3, r2
 8006228:	00db      	lsls	r3, r3, #3
 800622a:	4413      	add	r3, r2
 800622c:	009b      	lsls	r3, r3, #2
 800622e:	440b      	add	r3, r1
 8006230:	3320      	adds	r3, #32
 8006232:	2200      	movs	r2, #0
 8006234:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006236:	7bfa      	ldrb	r2, [r7, #15]
 8006238:	6879      	ldr	r1, [r7, #4]
 800623a:	4613      	mov	r3, r2
 800623c:	00db      	lsls	r3, r3, #3
 800623e:	4413      	add	r3, r2
 8006240:	009b      	lsls	r3, r3, #2
 8006242:	440b      	add	r3, r1
 8006244:	3324      	adds	r3, #36	@ 0x24
 8006246:	2200      	movs	r2, #0
 8006248:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800624a:	7bfb      	ldrb	r3, [r7, #15]
 800624c:	3301      	adds	r3, #1
 800624e:	73fb      	strb	r3, [r7, #15]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	791b      	ldrb	r3, [r3, #4]
 8006254:	7bfa      	ldrb	r2, [r7, #15]
 8006256:	429a      	cmp	r2, r3
 8006258:	d3af      	bcc.n	80061ba <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800625a:	2300      	movs	r3, #0
 800625c:	73fb      	strb	r3, [r7, #15]
 800625e:	e044      	b.n	80062ea <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006260:	7bfa      	ldrb	r2, [r7, #15]
 8006262:	6879      	ldr	r1, [r7, #4]
 8006264:	4613      	mov	r3, r2
 8006266:	00db      	lsls	r3, r3, #3
 8006268:	4413      	add	r3, r2
 800626a:	009b      	lsls	r3, r3, #2
 800626c:	440b      	add	r3, r1
 800626e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8006272:	2200      	movs	r2, #0
 8006274:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006276:	7bfa      	ldrb	r2, [r7, #15]
 8006278:	6879      	ldr	r1, [r7, #4]
 800627a:	4613      	mov	r3, r2
 800627c:	00db      	lsls	r3, r3, #3
 800627e:	4413      	add	r3, r2
 8006280:	009b      	lsls	r3, r3, #2
 8006282:	440b      	add	r3, r1
 8006284:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8006288:	7bfa      	ldrb	r2, [r7, #15]
 800628a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800628c:	7bfa      	ldrb	r2, [r7, #15]
 800628e:	6879      	ldr	r1, [r7, #4]
 8006290:	4613      	mov	r3, r2
 8006292:	00db      	lsls	r3, r3, #3
 8006294:	4413      	add	r3, r2
 8006296:	009b      	lsls	r3, r3, #2
 8006298:	440b      	add	r3, r1
 800629a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800629e:	2200      	movs	r2, #0
 80062a0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80062a2:	7bfa      	ldrb	r2, [r7, #15]
 80062a4:	6879      	ldr	r1, [r7, #4]
 80062a6:	4613      	mov	r3, r2
 80062a8:	00db      	lsls	r3, r3, #3
 80062aa:	4413      	add	r3, r2
 80062ac:	009b      	lsls	r3, r3, #2
 80062ae:	440b      	add	r3, r1
 80062b0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80062b4:	2200      	movs	r2, #0
 80062b6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80062b8:	7bfa      	ldrb	r2, [r7, #15]
 80062ba:	6879      	ldr	r1, [r7, #4]
 80062bc:	4613      	mov	r3, r2
 80062be:	00db      	lsls	r3, r3, #3
 80062c0:	4413      	add	r3, r2
 80062c2:	009b      	lsls	r3, r3, #2
 80062c4:	440b      	add	r3, r1
 80062c6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80062ca:	2200      	movs	r2, #0
 80062cc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80062ce:	7bfa      	ldrb	r2, [r7, #15]
 80062d0:	6879      	ldr	r1, [r7, #4]
 80062d2:	4613      	mov	r3, r2
 80062d4:	00db      	lsls	r3, r3, #3
 80062d6:	4413      	add	r3, r2
 80062d8:	009b      	lsls	r3, r3, #2
 80062da:	440b      	add	r3, r1
 80062dc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80062e0:	2200      	movs	r2, #0
 80062e2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80062e4:	7bfb      	ldrb	r3, [r7, #15]
 80062e6:	3301      	adds	r3, #1
 80062e8:	73fb      	strb	r3, [r7, #15]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	791b      	ldrb	r3, [r3, #4]
 80062ee:	7bfa      	ldrb	r2, [r7, #15]
 80062f0:	429a      	cmp	r2, r3
 80062f2:	d3b5      	bcc.n	8006260 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6818      	ldr	r0, [r3, #0]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	7c1a      	ldrb	r2, [r3, #16]
 80062fc:	f88d 2000 	strb.w	r2, [sp]
 8006300:	3304      	adds	r3, #4
 8006302:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006304:	f001 fefe 	bl	8008104 <USB_DevInit>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d005      	beq.n	800631a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2202      	movs	r2, #2
 8006312:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006316:	2301      	movs	r3, #1
 8006318:	e00c      	b.n	8006334 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2200      	movs	r2, #0
 800631e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2201      	movs	r2, #1
 8006324:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4618      	mov	r0, r3
 800632e:	f002 ff48 	bl	80091c2 <USB_DevDisconnect>

  return HAL_OK;
 8006332:	2300      	movs	r3, #0
}
 8006334:	4618      	mov	r0, r3
 8006336:	3710      	adds	r7, #16
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}

0800633c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b084      	sub	sp, #16
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006350:	2b01      	cmp	r3, #1
 8006352:	d101      	bne.n	8006358 <HAL_PCD_Start+0x1c>
 8006354:	2302      	movs	r3, #2
 8006356:	e022      	b.n	800639e <HAL_PCD_Start+0x62>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2201      	movs	r2, #1
 800635c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	68db      	ldr	r3, [r3, #12]
 8006364:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006368:	2b00      	cmp	r3, #0
 800636a:	d009      	beq.n	8006380 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006370:	2b01      	cmp	r3, #1
 8006372:	d105      	bne.n	8006380 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006378:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4618      	mov	r0, r3
 8006386:	f001 fe4f 	bl	8008028 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4618      	mov	r0, r3
 8006390:	f002 fef6 	bl	8009180 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2200      	movs	r2, #0
 8006398:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800639c:	2300      	movs	r3, #0
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3710      	adds	r7, #16
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}

080063a6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80063a6:	b590      	push	{r4, r7, lr}
 80063a8:	b08d      	sub	sp, #52	@ 0x34
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063b4:	6a3b      	ldr	r3, [r7, #32]
 80063b6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4618      	mov	r0, r3
 80063be:	f002 ffb4 	bl	800932a <USB_GetMode>
 80063c2:	4603      	mov	r3, r0
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	f040 848c 	bne.w	8006ce2 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4618      	mov	r0, r3
 80063d0:	f002 ff18 	bl	8009204 <USB_ReadInterrupts>
 80063d4:	4603      	mov	r3, r0
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	f000 8482 	beq.w	8006ce0 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80063dc:	69fb      	ldr	r3, [r7, #28]
 80063de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	0a1b      	lsrs	r3, r3, #8
 80063e6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4618      	mov	r0, r3
 80063f6:	f002 ff05 	bl	8009204 <USB_ReadInterrupts>
 80063fa:	4603      	mov	r3, r0
 80063fc:	f003 0302 	and.w	r3, r3, #2
 8006400:	2b02      	cmp	r3, #2
 8006402:	d107      	bne.n	8006414 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	695a      	ldr	r2, [r3, #20]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f002 0202 	and.w	r2, r2, #2
 8006412:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4618      	mov	r0, r3
 800641a:	f002 fef3 	bl	8009204 <USB_ReadInterrupts>
 800641e:	4603      	mov	r3, r0
 8006420:	f003 0310 	and.w	r3, r3, #16
 8006424:	2b10      	cmp	r3, #16
 8006426:	d161      	bne.n	80064ec <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	699a      	ldr	r2, [r3, #24]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f022 0210 	bic.w	r2, r2, #16
 8006436:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8006438:	6a3b      	ldr	r3, [r7, #32]
 800643a:	6a1b      	ldr	r3, [r3, #32]
 800643c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800643e:	69bb      	ldr	r3, [r7, #24]
 8006440:	f003 020f 	and.w	r2, r3, #15
 8006444:	4613      	mov	r3, r2
 8006446:	00db      	lsls	r3, r3, #3
 8006448:	4413      	add	r3, r2
 800644a:	009b      	lsls	r3, r3, #2
 800644c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006450:	687a      	ldr	r2, [r7, #4]
 8006452:	4413      	add	r3, r2
 8006454:	3304      	adds	r3, #4
 8006456:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006458:	69bb      	ldr	r3, [r7, #24]
 800645a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800645e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006462:	d124      	bne.n	80064ae <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006464:	69ba      	ldr	r2, [r7, #24]
 8006466:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800646a:	4013      	ands	r3, r2
 800646c:	2b00      	cmp	r3, #0
 800646e:	d035      	beq.n	80064dc <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	091b      	lsrs	r3, r3, #4
 8006478:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800647a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800647e:	b29b      	uxth	r3, r3
 8006480:	461a      	mov	r2, r3
 8006482:	6a38      	ldr	r0, [r7, #32]
 8006484:	f002 fd2a 	bl	8008edc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	68da      	ldr	r2, [r3, #12]
 800648c:	69bb      	ldr	r3, [r7, #24]
 800648e:	091b      	lsrs	r3, r3, #4
 8006490:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006494:	441a      	add	r2, r3
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	695a      	ldr	r2, [r3, #20]
 800649e:	69bb      	ldr	r3, [r7, #24]
 80064a0:	091b      	lsrs	r3, r3, #4
 80064a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80064a6:	441a      	add	r2, r3
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	615a      	str	r2, [r3, #20]
 80064ac:	e016      	b.n	80064dc <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80064ae:	69bb      	ldr	r3, [r7, #24]
 80064b0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80064b4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80064b8:	d110      	bne.n	80064dc <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80064c0:	2208      	movs	r2, #8
 80064c2:	4619      	mov	r1, r3
 80064c4:	6a38      	ldr	r0, [r7, #32]
 80064c6:	f002 fd09 	bl	8008edc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	695a      	ldr	r2, [r3, #20]
 80064ce:	69bb      	ldr	r3, [r7, #24]
 80064d0:	091b      	lsrs	r3, r3, #4
 80064d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80064d6:	441a      	add	r2, r3
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	699a      	ldr	r2, [r3, #24]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f042 0210 	orr.w	r2, r2, #16
 80064ea:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4618      	mov	r0, r3
 80064f2:	f002 fe87 	bl	8009204 <USB_ReadInterrupts>
 80064f6:	4603      	mov	r3, r0
 80064f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80064fc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006500:	f040 80a7 	bne.w	8006652 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8006504:	2300      	movs	r3, #0
 8006506:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4618      	mov	r0, r3
 800650e:	f002 fe8c 	bl	800922a <USB_ReadDevAllOutEpInterrupt>
 8006512:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8006514:	e099      	b.n	800664a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006518:	f003 0301 	and.w	r3, r3, #1
 800651c:	2b00      	cmp	r3, #0
 800651e:	f000 808e 	beq.w	800663e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006528:	b2d2      	uxtb	r2, r2
 800652a:	4611      	mov	r1, r2
 800652c:	4618      	mov	r0, r3
 800652e:	f002 feb0 	bl	8009292 <USB_ReadDevOutEPInterrupt>
 8006532:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	f003 0301 	and.w	r3, r3, #1
 800653a:	2b00      	cmp	r3, #0
 800653c:	d00c      	beq.n	8006558 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800653e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006540:	015a      	lsls	r2, r3, #5
 8006542:	69fb      	ldr	r3, [r7, #28]
 8006544:	4413      	add	r3, r2
 8006546:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800654a:	461a      	mov	r2, r3
 800654c:	2301      	movs	r3, #1
 800654e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006550:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f000 fe8c 	bl	8007270 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006558:	693b      	ldr	r3, [r7, #16]
 800655a:	f003 0308 	and.w	r3, r3, #8
 800655e:	2b00      	cmp	r3, #0
 8006560:	d00c      	beq.n	800657c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006564:	015a      	lsls	r2, r3, #5
 8006566:	69fb      	ldr	r3, [r7, #28]
 8006568:	4413      	add	r3, r2
 800656a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800656e:	461a      	mov	r2, r3
 8006570:	2308      	movs	r3, #8
 8006572:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006574:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 ff62 	bl	8007440 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	f003 0310 	and.w	r3, r3, #16
 8006582:	2b00      	cmp	r3, #0
 8006584:	d008      	beq.n	8006598 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006588:	015a      	lsls	r2, r3, #5
 800658a:	69fb      	ldr	r3, [r7, #28]
 800658c:	4413      	add	r3, r2
 800658e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006592:	461a      	mov	r2, r3
 8006594:	2310      	movs	r3, #16
 8006596:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	f003 0302 	and.w	r3, r3, #2
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d030      	beq.n	8006604 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80065a2:	6a3b      	ldr	r3, [r7, #32]
 80065a4:	695b      	ldr	r3, [r3, #20]
 80065a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065aa:	2b80      	cmp	r3, #128	@ 0x80
 80065ac:	d109      	bne.n	80065c2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80065ae:	69fb      	ldr	r3, [r7, #28]
 80065b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	69fa      	ldr	r2, [r7, #28]
 80065b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80065bc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80065c0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80065c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065c4:	4613      	mov	r3, r2
 80065c6:	00db      	lsls	r3, r3, #3
 80065c8:	4413      	add	r3, r2
 80065ca:	009b      	lsls	r3, r3, #2
 80065cc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80065d0:	687a      	ldr	r2, [r7, #4]
 80065d2:	4413      	add	r3, r2
 80065d4:	3304      	adds	r3, #4
 80065d6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	78db      	ldrb	r3, [r3, #3]
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d108      	bne.n	80065f2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	2200      	movs	r2, #0
 80065e4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80065e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065e8:	b2db      	uxtb	r3, r3
 80065ea:	4619      	mov	r1, r3
 80065ec:	6878      	ldr	r0, [r7, #4]
 80065ee:	f004 feed 	bl	800b3cc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80065f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065f4:	015a      	lsls	r2, r3, #5
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	4413      	add	r3, r2
 80065fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065fe:	461a      	mov	r2, r3
 8006600:	2302      	movs	r3, #2
 8006602:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	f003 0320 	and.w	r3, r3, #32
 800660a:	2b00      	cmp	r3, #0
 800660c:	d008      	beq.n	8006620 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800660e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006610:	015a      	lsls	r2, r3, #5
 8006612:	69fb      	ldr	r3, [r7, #28]
 8006614:	4413      	add	r3, r2
 8006616:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800661a:	461a      	mov	r2, r3
 800661c:	2320      	movs	r3, #32
 800661e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006626:	2b00      	cmp	r3, #0
 8006628:	d009      	beq.n	800663e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800662a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800662c:	015a      	lsls	r2, r3, #5
 800662e:	69fb      	ldr	r3, [r7, #28]
 8006630:	4413      	add	r3, r2
 8006632:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006636:	461a      	mov	r2, r3
 8006638:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800663c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800663e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006640:	3301      	adds	r3, #1
 8006642:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006646:	085b      	lsrs	r3, r3, #1
 8006648:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800664a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800664c:	2b00      	cmp	r3, #0
 800664e:	f47f af62 	bne.w	8006516 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4618      	mov	r0, r3
 8006658:	f002 fdd4 	bl	8009204 <USB_ReadInterrupts>
 800665c:	4603      	mov	r3, r0
 800665e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006662:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006666:	f040 80db 	bne.w	8006820 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4618      	mov	r0, r3
 8006670:	f002 fdf5 	bl	800925e <USB_ReadDevAllInEpInterrupt>
 8006674:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8006676:	2300      	movs	r3, #0
 8006678:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800667a:	e0cd      	b.n	8006818 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800667c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800667e:	f003 0301 	and.w	r3, r3, #1
 8006682:	2b00      	cmp	r3, #0
 8006684:	f000 80c2 	beq.w	800680c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800668e:	b2d2      	uxtb	r2, r2
 8006690:	4611      	mov	r1, r2
 8006692:	4618      	mov	r0, r3
 8006694:	f002 fe1b 	bl	80092ce <USB_ReadDevInEPInterrupt>
 8006698:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	f003 0301 	and.w	r3, r3, #1
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d057      	beq.n	8006754 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80066a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a6:	f003 030f 	and.w	r3, r3, #15
 80066aa:	2201      	movs	r2, #1
 80066ac:	fa02 f303 	lsl.w	r3, r2, r3
 80066b0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80066b2:	69fb      	ldr	r3, [r7, #28]
 80066b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	43db      	mvns	r3, r3
 80066be:	69f9      	ldr	r1, [r7, #28]
 80066c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80066c4:	4013      	ands	r3, r2
 80066c6:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80066c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ca:	015a      	lsls	r2, r3, #5
 80066cc:	69fb      	ldr	r3, [r7, #28]
 80066ce:	4413      	add	r3, r2
 80066d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066d4:	461a      	mov	r2, r3
 80066d6:	2301      	movs	r3, #1
 80066d8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	799b      	ldrb	r3, [r3, #6]
 80066de:	2b01      	cmp	r3, #1
 80066e0:	d132      	bne.n	8006748 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80066e2:	6879      	ldr	r1, [r7, #4]
 80066e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066e6:	4613      	mov	r3, r2
 80066e8:	00db      	lsls	r3, r3, #3
 80066ea:	4413      	add	r3, r2
 80066ec:	009b      	lsls	r3, r3, #2
 80066ee:	440b      	add	r3, r1
 80066f0:	3320      	adds	r3, #32
 80066f2:	6819      	ldr	r1, [r3, #0]
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066f8:	4613      	mov	r3, r2
 80066fa:	00db      	lsls	r3, r3, #3
 80066fc:	4413      	add	r3, r2
 80066fe:	009b      	lsls	r3, r3, #2
 8006700:	4403      	add	r3, r0
 8006702:	331c      	adds	r3, #28
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4419      	add	r1, r3
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800670c:	4613      	mov	r3, r2
 800670e:	00db      	lsls	r3, r3, #3
 8006710:	4413      	add	r3, r2
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	4403      	add	r3, r0
 8006716:	3320      	adds	r3, #32
 8006718:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800671a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800671c:	2b00      	cmp	r3, #0
 800671e:	d113      	bne.n	8006748 <HAL_PCD_IRQHandler+0x3a2>
 8006720:	6879      	ldr	r1, [r7, #4]
 8006722:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006724:	4613      	mov	r3, r2
 8006726:	00db      	lsls	r3, r3, #3
 8006728:	4413      	add	r3, r2
 800672a:	009b      	lsls	r3, r3, #2
 800672c:	440b      	add	r3, r1
 800672e:	3324      	adds	r3, #36	@ 0x24
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d108      	bne.n	8006748 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6818      	ldr	r0, [r3, #0]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006740:	461a      	mov	r2, r3
 8006742:	2101      	movs	r1, #1
 8006744:	f002 fe22 	bl	800938c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674a:	b2db      	uxtb	r3, r3
 800674c:	4619      	mov	r1, r3
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f004 fdc1 	bl	800b2d6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	f003 0308 	and.w	r3, r3, #8
 800675a:	2b00      	cmp	r3, #0
 800675c:	d008      	beq.n	8006770 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800675e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006760:	015a      	lsls	r2, r3, #5
 8006762:	69fb      	ldr	r3, [r7, #28]
 8006764:	4413      	add	r3, r2
 8006766:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800676a:	461a      	mov	r2, r3
 800676c:	2308      	movs	r3, #8
 800676e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	f003 0310 	and.w	r3, r3, #16
 8006776:	2b00      	cmp	r3, #0
 8006778:	d008      	beq.n	800678c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800677a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800677c:	015a      	lsls	r2, r3, #5
 800677e:	69fb      	ldr	r3, [r7, #28]
 8006780:	4413      	add	r3, r2
 8006782:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006786:	461a      	mov	r2, r3
 8006788:	2310      	movs	r3, #16
 800678a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006792:	2b00      	cmp	r3, #0
 8006794:	d008      	beq.n	80067a8 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006798:	015a      	lsls	r2, r3, #5
 800679a:	69fb      	ldr	r3, [r7, #28]
 800679c:	4413      	add	r3, r2
 800679e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067a2:	461a      	mov	r2, r3
 80067a4:	2340      	movs	r3, #64	@ 0x40
 80067a6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	f003 0302 	and.w	r3, r3, #2
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d023      	beq.n	80067fa <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80067b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80067b4:	6a38      	ldr	r0, [r7, #32]
 80067b6:	f001 fe09 	bl	80083cc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80067ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067bc:	4613      	mov	r3, r2
 80067be:	00db      	lsls	r3, r3, #3
 80067c0:	4413      	add	r3, r2
 80067c2:	009b      	lsls	r3, r3, #2
 80067c4:	3310      	adds	r3, #16
 80067c6:	687a      	ldr	r2, [r7, #4]
 80067c8:	4413      	add	r3, r2
 80067ca:	3304      	adds	r3, #4
 80067cc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	78db      	ldrb	r3, [r3, #3]
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	d108      	bne.n	80067e8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	2200      	movs	r2, #0
 80067da:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80067dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067de:	b2db      	uxtb	r3, r3
 80067e0:	4619      	mov	r1, r3
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f004 fe04 	bl	800b3f0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80067e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ea:	015a      	lsls	r2, r3, #5
 80067ec:	69fb      	ldr	r3, [r7, #28]
 80067ee:	4413      	add	r3, r2
 80067f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067f4:	461a      	mov	r2, r3
 80067f6:	2302      	movs	r3, #2
 80067f8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80067fa:	693b      	ldr	r3, [r7, #16]
 80067fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006800:	2b00      	cmp	r3, #0
 8006802:	d003      	beq.n	800680c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006804:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f000 fca5 	bl	8007156 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800680c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800680e:	3301      	adds	r3, #1
 8006810:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006814:	085b      	lsrs	r3, r3, #1
 8006816:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800681a:	2b00      	cmp	r3, #0
 800681c:	f47f af2e 	bne.w	800667c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4618      	mov	r0, r3
 8006826:	f002 fced 	bl	8009204 <USB_ReadInterrupts>
 800682a:	4603      	mov	r3, r0
 800682c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006830:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006834:	d122      	bne.n	800687c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006836:	69fb      	ldr	r3, [r7, #28]
 8006838:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	69fa      	ldr	r2, [r7, #28]
 8006840:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006844:	f023 0301 	bic.w	r3, r3, #1
 8006848:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006850:	2b01      	cmp	r3, #1
 8006852:	d108      	bne.n	8006866 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2200      	movs	r2, #0
 8006858:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800685c:	2100      	movs	r1, #0
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f000 fe8c 	bl	800757c <HAL_PCDEx_LPM_Callback>
 8006864:	e002      	b.n	800686c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f004 fda2 	bl	800b3b0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	695a      	ldr	r2, [r3, #20]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800687a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4618      	mov	r0, r3
 8006882:	f002 fcbf 	bl	8009204 <USB_ReadInterrupts>
 8006886:	4603      	mov	r3, r0
 8006888:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800688c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006890:	d112      	bne.n	80068b8 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006892:	69fb      	ldr	r3, [r7, #28]
 8006894:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006898:	689b      	ldr	r3, [r3, #8]
 800689a:	f003 0301 	and.w	r3, r3, #1
 800689e:	2b01      	cmp	r3, #1
 80068a0:	d102      	bne.n	80068a8 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f004 fd5e 	bl	800b364 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	695a      	ldr	r2, [r3, #20]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80068b6:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4618      	mov	r0, r3
 80068be:	f002 fca1 	bl	8009204 <USB_ReadInterrupts>
 80068c2:	4603      	mov	r3, r0
 80068c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80068c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068cc:	f040 80b7 	bne.w	8006a3e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80068d0:	69fb      	ldr	r3, [r7, #28]
 80068d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068d6:	685b      	ldr	r3, [r3, #4]
 80068d8:	69fa      	ldr	r2, [r7, #28]
 80068da:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80068de:	f023 0301 	bic.w	r3, r3, #1
 80068e2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	2110      	movs	r1, #16
 80068ea:	4618      	mov	r0, r3
 80068ec:	f001 fd6e 	bl	80083cc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80068f0:	2300      	movs	r3, #0
 80068f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068f4:	e046      	b.n	8006984 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80068f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068f8:	015a      	lsls	r2, r3, #5
 80068fa:	69fb      	ldr	r3, [r7, #28]
 80068fc:	4413      	add	r3, r2
 80068fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006902:	461a      	mov	r2, r3
 8006904:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006908:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800690a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800690c:	015a      	lsls	r2, r3, #5
 800690e:	69fb      	ldr	r3, [r7, #28]
 8006910:	4413      	add	r3, r2
 8006912:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800691a:	0151      	lsls	r1, r2, #5
 800691c:	69fa      	ldr	r2, [r7, #28]
 800691e:	440a      	add	r2, r1
 8006920:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006924:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006928:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800692a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800692c:	015a      	lsls	r2, r3, #5
 800692e:	69fb      	ldr	r3, [r7, #28]
 8006930:	4413      	add	r3, r2
 8006932:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006936:	461a      	mov	r2, r3
 8006938:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800693c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800693e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006940:	015a      	lsls	r2, r3, #5
 8006942:	69fb      	ldr	r3, [r7, #28]
 8006944:	4413      	add	r3, r2
 8006946:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800694e:	0151      	lsls	r1, r2, #5
 8006950:	69fa      	ldr	r2, [r7, #28]
 8006952:	440a      	add	r2, r1
 8006954:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006958:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800695c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800695e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006960:	015a      	lsls	r2, r3, #5
 8006962:	69fb      	ldr	r3, [r7, #28]
 8006964:	4413      	add	r3, r2
 8006966:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800696e:	0151      	lsls	r1, r2, #5
 8006970:	69fa      	ldr	r2, [r7, #28]
 8006972:	440a      	add	r2, r1
 8006974:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006978:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800697c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800697e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006980:	3301      	adds	r3, #1
 8006982:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	791b      	ldrb	r3, [r3, #4]
 8006988:	461a      	mov	r2, r3
 800698a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800698c:	4293      	cmp	r3, r2
 800698e:	d3b2      	bcc.n	80068f6 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006990:	69fb      	ldr	r3, [r7, #28]
 8006992:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006996:	69db      	ldr	r3, [r3, #28]
 8006998:	69fa      	ldr	r2, [r7, #28]
 800699a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800699e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80069a2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	7bdb      	ldrb	r3, [r3, #15]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d016      	beq.n	80069da <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80069ac:	69fb      	ldr	r3, [r7, #28]
 80069ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80069b6:	69fa      	ldr	r2, [r7, #28]
 80069b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80069bc:	f043 030b 	orr.w	r3, r3, #11
 80069c0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80069c4:	69fb      	ldr	r3, [r7, #28]
 80069c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069cc:	69fa      	ldr	r2, [r7, #28]
 80069ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80069d2:	f043 030b 	orr.w	r3, r3, #11
 80069d6:	6453      	str	r3, [r2, #68]	@ 0x44
 80069d8:	e015      	b.n	8006a06 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80069da:	69fb      	ldr	r3, [r7, #28]
 80069dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069e0:	695b      	ldr	r3, [r3, #20]
 80069e2:	69fa      	ldr	r2, [r7, #28]
 80069e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80069e8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80069ec:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80069f0:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80069f2:	69fb      	ldr	r3, [r7, #28]
 80069f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069f8:	691b      	ldr	r3, [r3, #16]
 80069fa:	69fa      	ldr	r2, [r7, #28]
 80069fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a00:	f043 030b 	orr.w	r3, r3, #11
 8006a04:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006a06:	69fb      	ldr	r3, [r7, #28]
 8006a08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	69fa      	ldr	r2, [r7, #28]
 8006a10:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a14:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006a18:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6818      	ldr	r0, [r3, #0]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006a28:	461a      	mov	r2, r3
 8006a2a:	f002 fcaf 	bl	800938c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	695a      	ldr	r2, [r3, #20]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8006a3c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	4618      	mov	r0, r3
 8006a44:	f002 fbde 	bl	8009204 <USB_ReadInterrupts>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006a4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a52:	d123      	bne.n	8006a9c <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4618      	mov	r0, r3
 8006a5a:	f002 fc74 	bl	8009346 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4618      	mov	r0, r3
 8006a64:	f001 fd2b 	bl	80084be <USB_GetDevSpeed>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	461a      	mov	r2, r3
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681c      	ldr	r4, [r3, #0]
 8006a74:	f001 f9b2 	bl	8007ddc <HAL_RCC_GetHCLKFreq>
 8006a78:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006a7e:	461a      	mov	r2, r3
 8006a80:	4620      	mov	r0, r4
 8006a82:	f001 fa2f 	bl	8007ee4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f004 fc4d 	bl	800b326 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	695a      	ldr	r2, [r3, #20]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8006a9a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	f002 fbaf 	bl	8009204 <USB_ReadInterrupts>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	f003 0308 	and.w	r3, r3, #8
 8006aac:	2b08      	cmp	r3, #8
 8006aae:	d10a      	bne.n	8006ac6 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006ab0:	6878      	ldr	r0, [r7, #4]
 8006ab2:	f004 fc2a 	bl	800b30a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	695a      	ldr	r2, [r3, #20]
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f002 0208 	and.w	r2, r2, #8
 8006ac4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4618      	mov	r0, r3
 8006acc:	f002 fb9a 	bl	8009204 <USB_ReadInterrupts>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ad6:	2b80      	cmp	r3, #128	@ 0x80
 8006ad8:	d123      	bne.n	8006b22 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8006ada:	6a3b      	ldr	r3, [r7, #32]
 8006adc:	699b      	ldr	r3, [r3, #24]
 8006ade:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006ae2:	6a3b      	ldr	r3, [r7, #32]
 8006ae4:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006aea:	e014      	b.n	8006b16 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8006aec:	6879      	ldr	r1, [r7, #4]
 8006aee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006af0:	4613      	mov	r3, r2
 8006af2:	00db      	lsls	r3, r3, #3
 8006af4:	4413      	add	r3, r2
 8006af6:	009b      	lsls	r3, r3, #2
 8006af8:	440b      	add	r3, r1
 8006afa:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006afe:	781b      	ldrb	r3, [r3, #0]
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d105      	bne.n	8006b10 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8006b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b06:	b2db      	uxtb	r3, r3
 8006b08:	4619      	mov	r1, r3
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 faf2 	bl	80070f4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b12:	3301      	adds	r3, #1
 8006b14:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	791b      	ldrb	r3, [r3, #4]
 8006b1a:	461a      	mov	r2, r3
 8006b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d3e4      	bcc.n	8006aec <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4618      	mov	r0, r3
 8006b28:	f002 fb6c 	bl	8009204 <USB_ReadInterrupts>
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006b32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b36:	d13c      	bne.n	8006bb2 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006b38:	2301      	movs	r3, #1
 8006b3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b3c:	e02b      	b.n	8006b96 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8006b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b40:	015a      	lsls	r2, r3, #5
 8006b42:	69fb      	ldr	r3, [r7, #28]
 8006b44:	4413      	add	r3, r2
 8006b46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006b4e:	6879      	ldr	r1, [r7, #4]
 8006b50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b52:	4613      	mov	r3, r2
 8006b54:	00db      	lsls	r3, r3, #3
 8006b56:	4413      	add	r3, r2
 8006b58:	009b      	lsls	r3, r3, #2
 8006b5a:	440b      	add	r3, r1
 8006b5c:	3318      	adds	r3, #24
 8006b5e:	781b      	ldrb	r3, [r3, #0]
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d115      	bne.n	8006b90 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006b64:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	da12      	bge.n	8006b90 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8006b6a:	6879      	ldr	r1, [r7, #4]
 8006b6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b6e:	4613      	mov	r3, r2
 8006b70:	00db      	lsls	r3, r3, #3
 8006b72:	4413      	add	r3, r2
 8006b74:	009b      	lsls	r3, r3, #2
 8006b76:	440b      	add	r3, r1
 8006b78:	3317      	adds	r3, #23
 8006b7a:	2201      	movs	r2, #1
 8006b7c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8006b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006b86:	b2db      	uxtb	r3, r3
 8006b88:	4619      	mov	r1, r3
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f000 fab2 	bl	80070f4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b92:	3301      	adds	r3, #1
 8006b94:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	791b      	ldrb	r3, [r3, #4]
 8006b9a:	461a      	mov	r2, r3
 8006b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d3cd      	bcc.n	8006b3e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	695a      	ldr	r2, [r3, #20]
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8006bb0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f002 fb24 	bl	8009204 <USB_ReadInterrupts>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006bc2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006bc6:	d156      	bne.n	8006c76 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006bc8:	2301      	movs	r3, #1
 8006bca:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bcc:	e045      	b.n	8006c5a <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8006bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd0:	015a      	lsls	r2, r3, #5
 8006bd2:	69fb      	ldr	r3, [r7, #28]
 8006bd4:	4413      	add	r3, r2
 8006bd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006bde:	6879      	ldr	r1, [r7, #4]
 8006be0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006be2:	4613      	mov	r3, r2
 8006be4:	00db      	lsls	r3, r3, #3
 8006be6:	4413      	add	r3, r2
 8006be8:	009b      	lsls	r3, r3, #2
 8006bea:	440b      	add	r3, r1
 8006bec:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006bf0:	781b      	ldrb	r3, [r3, #0]
 8006bf2:	2b01      	cmp	r3, #1
 8006bf4:	d12e      	bne.n	8006c54 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006bf6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	da2b      	bge.n	8006c54 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8006bfc:	69bb      	ldr	r3, [r7, #24]
 8006bfe:	0c1a      	lsrs	r2, r3, #16
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8006c06:	4053      	eors	r3, r2
 8006c08:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d121      	bne.n	8006c54 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8006c10:	6879      	ldr	r1, [r7, #4]
 8006c12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c14:	4613      	mov	r3, r2
 8006c16:	00db      	lsls	r3, r3, #3
 8006c18:	4413      	add	r3, r2
 8006c1a:	009b      	lsls	r3, r3, #2
 8006c1c:	440b      	add	r3, r1
 8006c1e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006c22:	2201      	movs	r2, #1
 8006c24:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8006c26:	6a3b      	ldr	r3, [r7, #32]
 8006c28:	699b      	ldr	r3, [r3, #24]
 8006c2a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006c2e:	6a3b      	ldr	r3, [r7, #32]
 8006c30:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8006c32:	6a3b      	ldr	r3, [r7, #32]
 8006c34:	695b      	ldr	r3, [r3, #20]
 8006c36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d10a      	bne.n	8006c54 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8006c3e:	69fb      	ldr	r3, [r7, #28]
 8006c40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	69fa      	ldr	r2, [r7, #28]
 8006c48:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c4c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006c50:	6053      	str	r3, [r2, #4]
            break;
 8006c52:	e008      	b.n	8006c66 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c56:	3301      	adds	r3, #1
 8006c58:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	791b      	ldrb	r3, [r3, #4]
 8006c5e:	461a      	mov	r2, r3
 8006c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d3b3      	bcc.n	8006bce <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	695a      	ldr	r2, [r3, #20]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8006c74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	f002 fac2 	bl	8009204 <USB_ReadInterrupts>
 8006c80:	4603      	mov	r3, r0
 8006c82:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006c86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c8a:	d10a      	bne.n	8006ca2 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f004 fbc1 	bl	800b414 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	695a      	ldr	r2, [r3, #20]
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8006ca0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	f002 faac 	bl	8009204 <USB_ReadInterrupts>
 8006cac:	4603      	mov	r3, r0
 8006cae:	f003 0304 	and.w	r3, r3, #4
 8006cb2:	2b04      	cmp	r3, #4
 8006cb4:	d115      	bne.n	8006ce2 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006cbe:	69bb      	ldr	r3, [r7, #24]
 8006cc0:	f003 0304 	and.w	r3, r3, #4
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d002      	beq.n	8006cce <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f004 fbb1 	bl	800b430 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	6859      	ldr	r1, [r3, #4]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	69ba      	ldr	r2, [r7, #24]
 8006cda:	430a      	orrs	r2, r1
 8006cdc:	605a      	str	r2, [r3, #4]
 8006cde:	e000      	b.n	8006ce2 <HAL_PCD_IRQHandler+0x93c>
      return;
 8006ce0:	bf00      	nop
    }
  }
}
 8006ce2:	3734      	adds	r7, #52	@ 0x34
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd90      	pop	{r4, r7, pc}

08006ce8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b082      	sub	sp, #8
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
 8006cf0:	460b      	mov	r3, r1
 8006cf2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d101      	bne.n	8006d02 <HAL_PCD_SetAddress+0x1a>
 8006cfe:	2302      	movs	r3, #2
 8006d00:	e012      	b.n	8006d28 <HAL_PCD_SetAddress+0x40>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2201      	movs	r2, #1
 8006d06:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	78fa      	ldrb	r2, [r7, #3]
 8006d0e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	78fa      	ldrb	r2, [r7, #3]
 8006d16:	4611      	mov	r1, r2
 8006d18:	4618      	mov	r0, r3
 8006d1a:	f002 fa0b 	bl	8009134 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2200      	movs	r2, #0
 8006d22:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006d26:	2300      	movs	r3, #0
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	3708      	adds	r7, #8
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}

08006d30 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b084      	sub	sp, #16
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
 8006d38:	4608      	mov	r0, r1
 8006d3a:	4611      	mov	r1, r2
 8006d3c:	461a      	mov	r2, r3
 8006d3e:	4603      	mov	r3, r0
 8006d40:	70fb      	strb	r3, [r7, #3]
 8006d42:	460b      	mov	r3, r1
 8006d44:	803b      	strh	r3, [r7, #0]
 8006d46:	4613      	mov	r3, r2
 8006d48:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006d4e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	da0f      	bge.n	8006d76 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006d56:	78fb      	ldrb	r3, [r7, #3]
 8006d58:	f003 020f 	and.w	r2, r3, #15
 8006d5c:	4613      	mov	r3, r2
 8006d5e:	00db      	lsls	r3, r3, #3
 8006d60:	4413      	add	r3, r2
 8006d62:	009b      	lsls	r3, r3, #2
 8006d64:	3310      	adds	r3, #16
 8006d66:	687a      	ldr	r2, [r7, #4]
 8006d68:	4413      	add	r3, r2
 8006d6a:	3304      	adds	r3, #4
 8006d6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	2201      	movs	r2, #1
 8006d72:	705a      	strb	r2, [r3, #1]
 8006d74:	e00f      	b.n	8006d96 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006d76:	78fb      	ldrb	r3, [r7, #3]
 8006d78:	f003 020f 	and.w	r2, r3, #15
 8006d7c:	4613      	mov	r3, r2
 8006d7e:	00db      	lsls	r3, r3, #3
 8006d80:	4413      	add	r3, r2
 8006d82:	009b      	lsls	r3, r3, #2
 8006d84:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006d88:	687a      	ldr	r2, [r7, #4]
 8006d8a:	4413      	add	r3, r2
 8006d8c:	3304      	adds	r3, #4
 8006d8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	2200      	movs	r2, #0
 8006d94:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006d96:	78fb      	ldrb	r3, [r7, #3]
 8006d98:	f003 030f 	and.w	r3, r3, #15
 8006d9c:	b2da      	uxtb	r2, r3
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8006da2:	883b      	ldrh	r3, [r7, #0]
 8006da4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	78ba      	ldrb	r2, [r7, #2]
 8006db0:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	785b      	ldrb	r3, [r3, #1]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d004      	beq.n	8006dc4 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	781b      	ldrb	r3, [r3, #0]
 8006dbe:	461a      	mov	r2, r3
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006dc4:	78bb      	ldrb	r3, [r7, #2]
 8006dc6:	2b02      	cmp	r3, #2
 8006dc8:	d102      	bne.n	8006dd0 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006dd6:	2b01      	cmp	r3, #1
 8006dd8:	d101      	bne.n	8006dde <HAL_PCD_EP_Open+0xae>
 8006dda:	2302      	movs	r3, #2
 8006ddc:	e00e      	b.n	8006dfc <HAL_PCD_EP_Open+0xcc>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2201      	movs	r2, #1
 8006de2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	68f9      	ldr	r1, [r7, #12]
 8006dec:	4618      	mov	r0, r3
 8006dee:	f001 fb8b 	bl	8008508 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2200      	movs	r2, #0
 8006df6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8006dfa:	7afb      	ldrb	r3, [r7, #11]
}
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	3710      	adds	r7, #16
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bd80      	pop	{r7, pc}

08006e04 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b084      	sub	sp, #16
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
 8006e0c:	460b      	mov	r3, r1
 8006e0e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006e10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	da0f      	bge.n	8006e38 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006e18:	78fb      	ldrb	r3, [r7, #3]
 8006e1a:	f003 020f 	and.w	r2, r3, #15
 8006e1e:	4613      	mov	r3, r2
 8006e20:	00db      	lsls	r3, r3, #3
 8006e22:	4413      	add	r3, r2
 8006e24:	009b      	lsls	r3, r3, #2
 8006e26:	3310      	adds	r3, #16
 8006e28:	687a      	ldr	r2, [r7, #4]
 8006e2a:	4413      	add	r3, r2
 8006e2c:	3304      	adds	r3, #4
 8006e2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2201      	movs	r2, #1
 8006e34:	705a      	strb	r2, [r3, #1]
 8006e36:	e00f      	b.n	8006e58 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006e38:	78fb      	ldrb	r3, [r7, #3]
 8006e3a:	f003 020f 	and.w	r2, r3, #15
 8006e3e:	4613      	mov	r3, r2
 8006e40:	00db      	lsls	r3, r3, #3
 8006e42:	4413      	add	r3, r2
 8006e44:	009b      	lsls	r3, r3, #2
 8006e46:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006e4a:	687a      	ldr	r2, [r7, #4]
 8006e4c:	4413      	add	r3, r2
 8006e4e:	3304      	adds	r3, #4
 8006e50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2200      	movs	r2, #0
 8006e56:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006e58:	78fb      	ldrb	r3, [r7, #3]
 8006e5a:	f003 030f 	and.w	r3, r3, #15
 8006e5e:	b2da      	uxtb	r2, r3
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d101      	bne.n	8006e72 <HAL_PCD_EP_Close+0x6e>
 8006e6e:	2302      	movs	r3, #2
 8006e70:	e00e      	b.n	8006e90 <HAL_PCD_EP_Close+0x8c>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2201      	movs	r2, #1
 8006e76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	68f9      	ldr	r1, [r7, #12]
 8006e80:	4618      	mov	r0, r3
 8006e82:	f001 fbc9 	bl	8008618 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8006e8e:	2300      	movs	r3, #0
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	3710      	adds	r7, #16
 8006e94:	46bd      	mov	sp, r7
 8006e96:	bd80      	pop	{r7, pc}

08006e98 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b086      	sub	sp, #24
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	60f8      	str	r0, [r7, #12]
 8006ea0:	607a      	str	r2, [r7, #4]
 8006ea2:	603b      	str	r3, [r7, #0]
 8006ea4:	460b      	mov	r3, r1
 8006ea6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006ea8:	7afb      	ldrb	r3, [r7, #11]
 8006eaa:	f003 020f 	and.w	r2, r3, #15
 8006eae:	4613      	mov	r3, r2
 8006eb0:	00db      	lsls	r3, r3, #3
 8006eb2:	4413      	add	r3, r2
 8006eb4:	009b      	lsls	r3, r3, #2
 8006eb6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006eba:	68fa      	ldr	r2, [r7, #12]
 8006ebc:	4413      	add	r3, r2
 8006ebe:	3304      	adds	r3, #4
 8006ec0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	687a      	ldr	r2, [r7, #4]
 8006ec6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	683a      	ldr	r2, [r7, #0]
 8006ecc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006eda:	7afb      	ldrb	r3, [r7, #11]
 8006edc:	f003 030f 	and.w	r3, r3, #15
 8006ee0:	b2da      	uxtb	r2, r3
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	799b      	ldrb	r3, [r3, #6]
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	d102      	bne.n	8006ef4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006eee:	687a      	ldr	r2, [r7, #4]
 8006ef0:	697b      	ldr	r3, [r7, #20]
 8006ef2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	6818      	ldr	r0, [r3, #0]
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	799b      	ldrb	r3, [r3, #6]
 8006efc:	461a      	mov	r2, r3
 8006efe:	6979      	ldr	r1, [r7, #20]
 8006f00:	f001 fc66 	bl	80087d0 <USB_EPStartXfer>

  return HAL_OK;
 8006f04:	2300      	movs	r3, #0
}
 8006f06:	4618      	mov	r0, r3
 8006f08:	3718      	adds	r7, #24
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	bd80      	pop	{r7, pc}

08006f0e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006f0e:	b580      	push	{r7, lr}
 8006f10:	b086      	sub	sp, #24
 8006f12:	af00      	add	r7, sp, #0
 8006f14:	60f8      	str	r0, [r7, #12]
 8006f16:	607a      	str	r2, [r7, #4]
 8006f18:	603b      	str	r3, [r7, #0]
 8006f1a:	460b      	mov	r3, r1
 8006f1c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006f1e:	7afb      	ldrb	r3, [r7, #11]
 8006f20:	f003 020f 	and.w	r2, r3, #15
 8006f24:	4613      	mov	r3, r2
 8006f26:	00db      	lsls	r3, r3, #3
 8006f28:	4413      	add	r3, r2
 8006f2a:	009b      	lsls	r3, r3, #2
 8006f2c:	3310      	adds	r3, #16
 8006f2e:	68fa      	ldr	r2, [r7, #12]
 8006f30:	4413      	add	r3, r2
 8006f32:	3304      	adds	r3, #4
 8006f34:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	687a      	ldr	r2, [r7, #4]
 8006f3a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	683a      	ldr	r2, [r7, #0]
 8006f40:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006f42:	697b      	ldr	r3, [r7, #20]
 8006f44:	2200      	movs	r2, #0
 8006f46:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8006f48:	697b      	ldr	r3, [r7, #20]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006f4e:	7afb      	ldrb	r3, [r7, #11]
 8006f50:	f003 030f 	and.w	r3, r3, #15
 8006f54:	b2da      	uxtb	r2, r3
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	799b      	ldrb	r3, [r3, #6]
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d102      	bne.n	8006f68 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006f62:	687a      	ldr	r2, [r7, #4]
 8006f64:	697b      	ldr	r3, [r7, #20]
 8006f66:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	6818      	ldr	r0, [r3, #0]
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	799b      	ldrb	r3, [r3, #6]
 8006f70:	461a      	mov	r2, r3
 8006f72:	6979      	ldr	r1, [r7, #20]
 8006f74:	f001 fc2c 	bl	80087d0 <USB_EPStartXfer>

  return HAL_OK;
 8006f78:	2300      	movs	r3, #0
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3718      	adds	r7, #24
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}

08006f82 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006f82:	b580      	push	{r7, lr}
 8006f84:	b084      	sub	sp, #16
 8006f86:	af00      	add	r7, sp, #0
 8006f88:	6078      	str	r0, [r7, #4]
 8006f8a:	460b      	mov	r3, r1
 8006f8c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006f8e:	78fb      	ldrb	r3, [r7, #3]
 8006f90:	f003 030f 	and.w	r3, r3, #15
 8006f94:	687a      	ldr	r2, [r7, #4]
 8006f96:	7912      	ldrb	r2, [r2, #4]
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d901      	bls.n	8006fa0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	e04f      	b.n	8007040 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006fa0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	da0f      	bge.n	8006fc8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006fa8:	78fb      	ldrb	r3, [r7, #3]
 8006faa:	f003 020f 	and.w	r2, r3, #15
 8006fae:	4613      	mov	r3, r2
 8006fb0:	00db      	lsls	r3, r3, #3
 8006fb2:	4413      	add	r3, r2
 8006fb4:	009b      	lsls	r3, r3, #2
 8006fb6:	3310      	adds	r3, #16
 8006fb8:	687a      	ldr	r2, [r7, #4]
 8006fba:	4413      	add	r3, r2
 8006fbc:	3304      	adds	r3, #4
 8006fbe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	705a      	strb	r2, [r3, #1]
 8006fc6:	e00d      	b.n	8006fe4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006fc8:	78fa      	ldrb	r2, [r7, #3]
 8006fca:	4613      	mov	r3, r2
 8006fcc:	00db      	lsls	r3, r3, #3
 8006fce:	4413      	add	r3, r2
 8006fd0:	009b      	lsls	r3, r3, #2
 8006fd2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006fd6:	687a      	ldr	r2, [r7, #4]
 8006fd8:	4413      	add	r3, r2
 8006fda:	3304      	adds	r3, #4
 8006fdc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006fea:	78fb      	ldrb	r3, [r7, #3]
 8006fec:	f003 030f 	and.w	r3, r3, #15
 8006ff0:	b2da      	uxtb	r2, r3
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d101      	bne.n	8007004 <HAL_PCD_EP_SetStall+0x82>
 8007000:	2302      	movs	r3, #2
 8007002:	e01d      	b.n	8007040 <HAL_PCD_EP_SetStall+0xbe>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2201      	movs	r2, #1
 8007008:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	68f9      	ldr	r1, [r7, #12]
 8007012:	4618      	mov	r0, r3
 8007014:	f001 ffba 	bl	8008f8c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007018:	78fb      	ldrb	r3, [r7, #3]
 800701a:	f003 030f 	and.w	r3, r3, #15
 800701e:	2b00      	cmp	r3, #0
 8007020:	d109      	bne.n	8007036 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6818      	ldr	r0, [r3, #0]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	7999      	ldrb	r1, [r3, #6]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007030:	461a      	mov	r2, r3
 8007032:	f002 f9ab 	bl	800938c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2200      	movs	r2, #0
 800703a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800703e:	2300      	movs	r3, #0
}
 8007040:	4618      	mov	r0, r3
 8007042:	3710      	adds	r7, #16
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}

08007048 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b084      	sub	sp, #16
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
 8007050:	460b      	mov	r3, r1
 8007052:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007054:	78fb      	ldrb	r3, [r7, #3]
 8007056:	f003 030f 	and.w	r3, r3, #15
 800705a:	687a      	ldr	r2, [r7, #4]
 800705c:	7912      	ldrb	r2, [r2, #4]
 800705e:	4293      	cmp	r3, r2
 8007060:	d901      	bls.n	8007066 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007062:	2301      	movs	r3, #1
 8007064:	e042      	b.n	80070ec <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007066:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800706a:	2b00      	cmp	r3, #0
 800706c:	da0f      	bge.n	800708e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800706e:	78fb      	ldrb	r3, [r7, #3]
 8007070:	f003 020f 	and.w	r2, r3, #15
 8007074:	4613      	mov	r3, r2
 8007076:	00db      	lsls	r3, r3, #3
 8007078:	4413      	add	r3, r2
 800707a:	009b      	lsls	r3, r3, #2
 800707c:	3310      	adds	r3, #16
 800707e:	687a      	ldr	r2, [r7, #4]
 8007080:	4413      	add	r3, r2
 8007082:	3304      	adds	r3, #4
 8007084:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2201      	movs	r2, #1
 800708a:	705a      	strb	r2, [r3, #1]
 800708c:	e00f      	b.n	80070ae <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800708e:	78fb      	ldrb	r3, [r7, #3]
 8007090:	f003 020f 	and.w	r2, r3, #15
 8007094:	4613      	mov	r3, r2
 8007096:	00db      	lsls	r3, r3, #3
 8007098:	4413      	add	r3, r2
 800709a:	009b      	lsls	r3, r3, #2
 800709c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80070a0:	687a      	ldr	r2, [r7, #4]
 80070a2:	4413      	add	r3, r2
 80070a4:	3304      	adds	r3, #4
 80070a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	2200      	movs	r2, #0
 80070ac:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2200      	movs	r2, #0
 80070b2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80070b4:	78fb      	ldrb	r3, [r7, #3]
 80070b6:	f003 030f 	and.w	r3, r3, #15
 80070ba:	b2da      	uxtb	r2, r3
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d101      	bne.n	80070ce <HAL_PCD_EP_ClrStall+0x86>
 80070ca:	2302      	movs	r3, #2
 80070cc:	e00e      	b.n	80070ec <HAL_PCD_EP_ClrStall+0xa4>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2201      	movs	r2, #1
 80070d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	68f9      	ldr	r1, [r7, #12]
 80070dc:	4618      	mov	r0, r3
 80070de:	f001 ffc3 	bl	8009068 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2200      	movs	r2, #0
 80070e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80070ea:	2300      	movs	r3, #0
}
 80070ec:	4618      	mov	r0, r3
 80070ee:	3710      	adds	r7, #16
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd80      	pop	{r7, pc}

080070f4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b084      	sub	sp, #16
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	460b      	mov	r3, r1
 80070fe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8007100:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007104:	2b00      	cmp	r3, #0
 8007106:	da0c      	bge.n	8007122 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007108:	78fb      	ldrb	r3, [r7, #3]
 800710a:	f003 020f 	and.w	r2, r3, #15
 800710e:	4613      	mov	r3, r2
 8007110:	00db      	lsls	r3, r3, #3
 8007112:	4413      	add	r3, r2
 8007114:	009b      	lsls	r3, r3, #2
 8007116:	3310      	adds	r3, #16
 8007118:	687a      	ldr	r2, [r7, #4]
 800711a:	4413      	add	r3, r2
 800711c:	3304      	adds	r3, #4
 800711e:	60fb      	str	r3, [r7, #12]
 8007120:	e00c      	b.n	800713c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007122:	78fb      	ldrb	r3, [r7, #3]
 8007124:	f003 020f 	and.w	r2, r3, #15
 8007128:	4613      	mov	r3, r2
 800712a:	00db      	lsls	r3, r3, #3
 800712c:	4413      	add	r3, r2
 800712e:	009b      	lsls	r3, r3, #2
 8007130:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007134:	687a      	ldr	r2, [r7, #4]
 8007136:	4413      	add	r3, r2
 8007138:	3304      	adds	r3, #4
 800713a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	68f9      	ldr	r1, [r7, #12]
 8007142:	4618      	mov	r0, r3
 8007144:	f001 fde2 	bl	8008d0c <USB_EPStopXfer>
 8007148:	4603      	mov	r3, r0
 800714a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800714c:	7afb      	ldrb	r3, [r7, #11]
}
 800714e:	4618      	mov	r0, r3
 8007150:	3710      	adds	r7, #16
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}

08007156 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007156:	b580      	push	{r7, lr}
 8007158:	b08a      	sub	sp, #40	@ 0x28
 800715a:	af02      	add	r7, sp, #8
 800715c:	6078      	str	r0, [r7, #4]
 800715e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800716a:	683a      	ldr	r2, [r7, #0]
 800716c:	4613      	mov	r3, r2
 800716e:	00db      	lsls	r3, r3, #3
 8007170:	4413      	add	r3, r2
 8007172:	009b      	lsls	r3, r3, #2
 8007174:	3310      	adds	r3, #16
 8007176:	687a      	ldr	r2, [r7, #4]
 8007178:	4413      	add	r3, r2
 800717a:	3304      	adds	r3, #4
 800717c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	695a      	ldr	r2, [r3, #20]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	691b      	ldr	r3, [r3, #16]
 8007186:	429a      	cmp	r2, r3
 8007188:	d901      	bls.n	800718e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	e06b      	b.n	8007266 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	691a      	ldr	r2, [r3, #16]
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	695b      	ldr	r3, [r3, #20]
 8007196:	1ad3      	subs	r3, r2, r3
 8007198:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	689b      	ldr	r3, [r3, #8]
 800719e:	69fa      	ldr	r2, [r7, #28]
 80071a0:	429a      	cmp	r2, r3
 80071a2:	d902      	bls.n	80071aa <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80071aa:	69fb      	ldr	r3, [r7, #28]
 80071ac:	3303      	adds	r3, #3
 80071ae:	089b      	lsrs	r3, r3, #2
 80071b0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80071b2:	e02a      	b.n	800720a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	691a      	ldr	r2, [r3, #16]
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	695b      	ldr	r3, [r3, #20]
 80071bc:	1ad3      	subs	r3, r2, r3
 80071be:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	69fa      	ldr	r2, [r7, #28]
 80071c6:	429a      	cmp	r2, r3
 80071c8:	d902      	bls.n	80071d0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	689b      	ldr	r3, [r3, #8]
 80071ce:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80071d0:	69fb      	ldr	r3, [r7, #28]
 80071d2:	3303      	adds	r3, #3
 80071d4:	089b      	lsrs	r3, r3, #2
 80071d6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	68d9      	ldr	r1, [r3, #12]
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	b2da      	uxtb	r2, r3
 80071e0:	69fb      	ldr	r3, [r7, #28]
 80071e2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80071e8:	9300      	str	r3, [sp, #0]
 80071ea:	4603      	mov	r3, r0
 80071ec:	6978      	ldr	r0, [r7, #20]
 80071ee:	f001 fe37 	bl	8008e60 <USB_WritePacket>

    ep->xfer_buff  += len;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	68da      	ldr	r2, [r3, #12]
 80071f6:	69fb      	ldr	r3, [r7, #28]
 80071f8:	441a      	add	r2, r3
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	695a      	ldr	r2, [r3, #20]
 8007202:	69fb      	ldr	r3, [r7, #28]
 8007204:	441a      	add	r2, r3
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	015a      	lsls	r2, r3, #5
 800720e:	693b      	ldr	r3, [r7, #16]
 8007210:	4413      	add	r3, r2
 8007212:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007216:	699b      	ldr	r3, [r3, #24]
 8007218:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800721a:	69ba      	ldr	r2, [r7, #24]
 800721c:	429a      	cmp	r2, r3
 800721e:	d809      	bhi.n	8007234 <PCD_WriteEmptyTxFifo+0xde>
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	695a      	ldr	r2, [r3, #20]
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007228:	429a      	cmp	r2, r3
 800722a:	d203      	bcs.n	8007234 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	691b      	ldr	r3, [r3, #16]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d1bf      	bne.n	80071b4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	691a      	ldr	r2, [r3, #16]
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	695b      	ldr	r3, [r3, #20]
 800723c:	429a      	cmp	r2, r3
 800723e:	d811      	bhi.n	8007264 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	f003 030f 	and.w	r3, r3, #15
 8007246:	2201      	movs	r2, #1
 8007248:	fa02 f303 	lsl.w	r3, r2, r3
 800724c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800724e:	693b      	ldr	r3, [r7, #16]
 8007250:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007254:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	43db      	mvns	r3, r3
 800725a:	6939      	ldr	r1, [r7, #16]
 800725c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007260:	4013      	ands	r3, r2
 8007262:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8007264:	2300      	movs	r3, #0
}
 8007266:	4618      	mov	r0, r3
 8007268:	3720      	adds	r7, #32
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}
	...

08007270 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b088      	sub	sp, #32
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
 8007278:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007280:	69fb      	ldr	r3, [r7, #28]
 8007282:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007284:	69fb      	ldr	r3, [r7, #28]
 8007286:	333c      	adds	r3, #60	@ 0x3c
 8007288:	3304      	adds	r3, #4
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	015a      	lsls	r2, r3, #5
 8007292:	69bb      	ldr	r3, [r7, #24]
 8007294:	4413      	add	r3, r2
 8007296:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800729a:	689b      	ldr	r3, [r3, #8]
 800729c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	799b      	ldrb	r3, [r3, #6]
 80072a2:	2b01      	cmp	r3, #1
 80072a4:	d17b      	bne.n	800739e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80072a6:	693b      	ldr	r3, [r7, #16]
 80072a8:	f003 0308 	and.w	r3, r3, #8
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d015      	beq.n	80072dc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80072b0:	697b      	ldr	r3, [r7, #20]
 80072b2:	4a61      	ldr	r2, [pc, #388]	@ (8007438 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	f240 80b9 	bls.w	800742c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80072ba:	693b      	ldr	r3, [r7, #16]
 80072bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	f000 80b3 	beq.w	800742c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	015a      	lsls	r2, r3, #5
 80072ca:	69bb      	ldr	r3, [r7, #24]
 80072cc:	4413      	add	r3, r2
 80072ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072d2:	461a      	mov	r2, r3
 80072d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80072d8:	6093      	str	r3, [r2, #8]
 80072da:	e0a7      	b.n	800742c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	f003 0320 	and.w	r3, r3, #32
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d009      	beq.n	80072fa <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	015a      	lsls	r2, r3, #5
 80072ea:	69bb      	ldr	r3, [r7, #24]
 80072ec:	4413      	add	r3, r2
 80072ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072f2:	461a      	mov	r2, r3
 80072f4:	2320      	movs	r3, #32
 80072f6:	6093      	str	r3, [r2, #8]
 80072f8:	e098      	b.n	800742c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007300:	2b00      	cmp	r3, #0
 8007302:	f040 8093 	bne.w	800742c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	4a4b      	ldr	r2, [pc, #300]	@ (8007438 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d90f      	bls.n	800732e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800730e:	693b      	ldr	r3, [r7, #16]
 8007310:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007314:	2b00      	cmp	r3, #0
 8007316:	d00a      	beq.n	800732e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	015a      	lsls	r2, r3, #5
 800731c:	69bb      	ldr	r3, [r7, #24]
 800731e:	4413      	add	r3, r2
 8007320:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007324:	461a      	mov	r2, r3
 8007326:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800732a:	6093      	str	r3, [r2, #8]
 800732c:	e07e      	b.n	800742c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800732e:	683a      	ldr	r2, [r7, #0]
 8007330:	4613      	mov	r3, r2
 8007332:	00db      	lsls	r3, r3, #3
 8007334:	4413      	add	r3, r2
 8007336:	009b      	lsls	r3, r3, #2
 8007338:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800733c:	687a      	ldr	r2, [r7, #4]
 800733e:	4413      	add	r3, r2
 8007340:	3304      	adds	r3, #4
 8007342:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	6a1a      	ldr	r2, [r3, #32]
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	0159      	lsls	r1, r3, #5
 800734c:	69bb      	ldr	r3, [r7, #24]
 800734e:	440b      	add	r3, r1
 8007350:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007354:	691b      	ldr	r3, [r3, #16]
 8007356:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800735a:	1ad2      	subs	r2, r2, r3
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d114      	bne.n	8007390 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	691b      	ldr	r3, [r3, #16]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d109      	bne.n	8007382 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6818      	ldr	r0, [r3, #0]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007378:	461a      	mov	r2, r3
 800737a:	2101      	movs	r1, #1
 800737c:	f002 f806 	bl	800938c <USB_EP0_OutStart>
 8007380:	e006      	b.n	8007390 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	68da      	ldr	r2, [r3, #12]
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	695b      	ldr	r3, [r3, #20]
 800738a:	441a      	add	r2, r3
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	b2db      	uxtb	r3, r3
 8007394:	4619      	mov	r1, r3
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f003 ff82 	bl	800b2a0 <HAL_PCD_DataOutStageCallback>
 800739c:	e046      	b.n	800742c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	4a26      	ldr	r2, [pc, #152]	@ (800743c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d124      	bne.n	80073f0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d00a      	beq.n	80073c6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	015a      	lsls	r2, r3, #5
 80073b4:	69bb      	ldr	r3, [r7, #24]
 80073b6:	4413      	add	r3, r2
 80073b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073bc:	461a      	mov	r2, r3
 80073be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073c2:	6093      	str	r3, [r2, #8]
 80073c4:	e032      	b.n	800742c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	f003 0320 	and.w	r3, r3, #32
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d008      	beq.n	80073e2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	015a      	lsls	r2, r3, #5
 80073d4:	69bb      	ldr	r3, [r7, #24]
 80073d6:	4413      	add	r3, r2
 80073d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073dc:	461a      	mov	r2, r3
 80073de:	2320      	movs	r3, #32
 80073e0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	b2db      	uxtb	r3, r3
 80073e6:	4619      	mov	r1, r3
 80073e8:	6878      	ldr	r0, [r7, #4]
 80073ea:	f003 ff59 	bl	800b2a0 <HAL_PCD_DataOutStageCallback>
 80073ee:	e01d      	b.n	800742c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d114      	bne.n	8007420 <PCD_EP_OutXfrComplete_int+0x1b0>
 80073f6:	6879      	ldr	r1, [r7, #4]
 80073f8:	683a      	ldr	r2, [r7, #0]
 80073fa:	4613      	mov	r3, r2
 80073fc:	00db      	lsls	r3, r3, #3
 80073fe:	4413      	add	r3, r2
 8007400:	009b      	lsls	r3, r3, #2
 8007402:	440b      	add	r3, r1
 8007404:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d108      	bne.n	8007420 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6818      	ldr	r0, [r3, #0]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007418:	461a      	mov	r2, r3
 800741a:	2100      	movs	r1, #0
 800741c:	f001 ffb6 	bl	800938c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	b2db      	uxtb	r3, r3
 8007424:	4619      	mov	r1, r3
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f003 ff3a 	bl	800b2a0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800742c:	2300      	movs	r3, #0
}
 800742e:	4618      	mov	r0, r3
 8007430:	3720      	adds	r7, #32
 8007432:	46bd      	mov	sp, r7
 8007434:	bd80      	pop	{r7, pc}
 8007436:	bf00      	nop
 8007438:	4f54300a 	.word	0x4f54300a
 800743c:	4f54310a 	.word	0x4f54310a

08007440 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b086      	sub	sp, #24
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
 8007448:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007450:	697b      	ldr	r3, [r7, #20]
 8007452:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	333c      	adds	r3, #60	@ 0x3c
 8007458:	3304      	adds	r3, #4
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	015a      	lsls	r2, r3, #5
 8007462:	693b      	ldr	r3, [r7, #16]
 8007464:	4413      	add	r3, r2
 8007466:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800746a:	689b      	ldr	r3, [r3, #8]
 800746c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	4a15      	ldr	r2, [pc, #84]	@ (80074c8 <PCD_EP_OutSetupPacket_int+0x88>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d90e      	bls.n	8007494 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800747c:	2b00      	cmp	r3, #0
 800747e:	d009      	beq.n	8007494 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	015a      	lsls	r2, r3, #5
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	4413      	add	r3, r2
 8007488:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800748c:	461a      	mov	r2, r3
 800748e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007492:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f003 fef1 	bl	800b27c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	4a0a      	ldr	r2, [pc, #40]	@ (80074c8 <PCD_EP_OutSetupPacket_int+0x88>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d90c      	bls.n	80074bc <PCD_EP_OutSetupPacket_int+0x7c>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	799b      	ldrb	r3, [r3, #6]
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d108      	bne.n	80074bc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6818      	ldr	r0, [r3, #0]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80074b4:	461a      	mov	r2, r3
 80074b6:	2101      	movs	r1, #1
 80074b8:	f001 ff68 	bl	800938c <USB_EP0_OutStart>
  }

  return HAL_OK;
 80074bc:	2300      	movs	r3, #0
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3718      	adds	r7, #24
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}
 80074c6:	bf00      	nop
 80074c8:	4f54300a 	.word	0x4f54300a

080074cc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80074cc:	b480      	push	{r7}
 80074ce:	b085      	sub	sp, #20
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
 80074d4:	460b      	mov	r3, r1
 80074d6:	70fb      	strb	r3, [r7, #3]
 80074d8:	4613      	mov	r3, r2
 80074da:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074e2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80074e4:	78fb      	ldrb	r3, [r7, #3]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d107      	bne.n	80074fa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80074ea:	883b      	ldrh	r3, [r7, #0]
 80074ec:	0419      	lsls	r1, r3, #16
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	68ba      	ldr	r2, [r7, #8]
 80074f4:	430a      	orrs	r2, r1
 80074f6:	629a      	str	r2, [r3, #40]	@ 0x28
 80074f8:	e028      	b.n	800754c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007500:	0c1b      	lsrs	r3, r3, #16
 8007502:	68ba      	ldr	r2, [r7, #8]
 8007504:	4413      	add	r3, r2
 8007506:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007508:	2300      	movs	r3, #0
 800750a:	73fb      	strb	r3, [r7, #15]
 800750c:	e00d      	b.n	800752a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	7bfb      	ldrb	r3, [r7, #15]
 8007514:	3340      	adds	r3, #64	@ 0x40
 8007516:	009b      	lsls	r3, r3, #2
 8007518:	4413      	add	r3, r2
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	0c1b      	lsrs	r3, r3, #16
 800751e:	68ba      	ldr	r2, [r7, #8]
 8007520:	4413      	add	r3, r2
 8007522:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007524:	7bfb      	ldrb	r3, [r7, #15]
 8007526:	3301      	adds	r3, #1
 8007528:	73fb      	strb	r3, [r7, #15]
 800752a:	7bfa      	ldrb	r2, [r7, #15]
 800752c:	78fb      	ldrb	r3, [r7, #3]
 800752e:	3b01      	subs	r3, #1
 8007530:	429a      	cmp	r2, r3
 8007532:	d3ec      	bcc.n	800750e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007534:	883b      	ldrh	r3, [r7, #0]
 8007536:	0418      	lsls	r0, r3, #16
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6819      	ldr	r1, [r3, #0]
 800753c:	78fb      	ldrb	r3, [r7, #3]
 800753e:	3b01      	subs	r3, #1
 8007540:	68ba      	ldr	r2, [r7, #8]
 8007542:	4302      	orrs	r2, r0
 8007544:	3340      	adds	r3, #64	@ 0x40
 8007546:	009b      	lsls	r3, r3, #2
 8007548:	440b      	add	r3, r1
 800754a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800754c:	2300      	movs	r3, #0
}
 800754e:	4618      	mov	r0, r3
 8007550:	3714      	adds	r7, #20
 8007552:	46bd      	mov	sp, r7
 8007554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007558:	4770      	bx	lr

0800755a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800755a:	b480      	push	{r7}
 800755c:	b083      	sub	sp, #12
 800755e:	af00      	add	r7, sp, #0
 8007560:	6078      	str	r0, [r7, #4]
 8007562:	460b      	mov	r3, r1
 8007564:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	887a      	ldrh	r2, [r7, #2]
 800756c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800756e:	2300      	movs	r3, #0
}
 8007570:	4618      	mov	r0, r3
 8007572:	370c      	adds	r7, #12
 8007574:	46bd      	mov	sp, r7
 8007576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757a:	4770      	bx	lr

0800757c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800757c:	b480      	push	{r7}
 800757e:	b083      	sub	sp, #12
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
 8007584:	460b      	mov	r3, r1
 8007586:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007588:	bf00      	nop
 800758a:	370c      	adds	r7, #12
 800758c:	46bd      	mov	sp, r7
 800758e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007592:	4770      	bx	lr

08007594 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b086      	sub	sp, #24
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d101      	bne.n	80075a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80075a2:	2301      	movs	r3, #1
 80075a4:	e267      	b.n	8007a76 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f003 0301 	and.w	r3, r3, #1
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d075      	beq.n	800769e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80075b2:	4b88      	ldr	r3, [pc, #544]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 80075b4:	689b      	ldr	r3, [r3, #8]
 80075b6:	f003 030c 	and.w	r3, r3, #12
 80075ba:	2b04      	cmp	r3, #4
 80075bc:	d00c      	beq.n	80075d8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80075be:	4b85      	ldr	r3, [pc, #532]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 80075c0:	689b      	ldr	r3, [r3, #8]
 80075c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80075c6:	2b08      	cmp	r3, #8
 80075c8:	d112      	bne.n	80075f0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80075ca:	4b82      	ldr	r3, [pc, #520]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80075d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80075d6:	d10b      	bne.n	80075f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075d8:	4b7e      	ldr	r3, [pc, #504]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d05b      	beq.n	800769c <HAL_RCC_OscConfig+0x108>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d157      	bne.n	800769c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80075ec:	2301      	movs	r3, #1
 80075ee:	e242      	b.n	8007a76 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075f8:	d106      	bne.n	8007608 <HAL_RCC_OscConfig+0x74>
 80075fa:	4b76      	ldr	r3, [pc, #472]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4a75      	ldr	r2, [pc, #468]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 8007600:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007604:	6013      	str	r3, [r2, #0]
 8007606:	e01d      	b.n	8007644 <HAL_RCC_OscConfig+0xb0>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007610:	d10c      	bne.n	800762c <HAL_RCC_OscConfig+0x98>
 8007612:	4b70      	ldr	r3, [pc, #448]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	4a6f      	ldr	r2, [pc, #444]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 8007618:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800761c:	6013      	str	r3, [r2, #0]
 800761e:	4b6d      	ldr	r3, [pc, #436]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4a6c      	ldr	r2, [pc, #432]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 8007624:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007628:	6013      	str	r3, [r2, #0]
 800762a:	e00b      	b.n	8007644 <HAL_RCC_OscConfig+0xb0>
 800762c:	4b69      	ldr	r3, [pc, #420]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4a68      	ldr	r2, [pc, #416]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 8007632:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007636:	6013      	str	r3, [r2, #0]
 8007638:	4b66      	ldr	r3, [pc, #408]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	4a65      	ldr	r2, [pc, #404]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 800763e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007642:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	685b      	ldr	r3, [r3, #4]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d013      	beq.n	8007674 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800764c:	f7fa fbd6 	bl	8001dfc <HAL_GetTick>
 8007650:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007652:	e008      	b.n	8007666 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007654:	f7fa fbd2 	bl	8001dfc <HAL_GetTick>
 8007658:	4602      	mov	r2, r0
 800765a:	693b      	ldr	r3, [r7, #16]
 800765c:	1ad3      	subs	r3, r2, r3
 800765e:	2b64      	cmp	r3, #100	@ 0x64
 8007660:	d901      	bls.n	8007666 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007662:	2303      	movs	r3, #3
 8007664:	e207      	b.n	8007a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007666:	4b5b      	ldr	r3, [pc, #364]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800766e:	2b00      	cmp	r3, #0
 8007670:	d0f0      	beq.n	8007654 <HAL_RCC_OscConfig+0xc0>
 8007672:	e014      	b.n	800769e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007674:	f7fa fbc2 	bl	8001dfc <HAL_GetTick>
 8007678:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800767a:	e008      	b.n	800768e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800767c:	f7fa fbbe 	bl	8001dfc <HAL_GetTick>
 8007680:	4602      	mov	r2, r0
 8007682:	693b      	ldr	r3, [r7, #16]
 8007684:	1ad3      	subs	r3, r2, r3
 8007686:	2b64      	cmp	r3, #100	@ 0x64
 8007688:	d901      	bls.n	800768e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800768a:	2303      	movs	r3, #3
 800768c:	e1f3      	b.n	8007a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800768e:	4b51      	ldr	r3, [pc, #324]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007696:	2b00      	cmp	r3, #0
 8007698:	d1f0      	bne.n	800767c <HAL_RCC_OscConfig+0xe8>
 800769a:	e000      	b.n	800769e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800769c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f003 0302 	and.w	r3, r3, #2
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d063      	beq.n	8007772 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80076aa:	4b4a      	ldr	r3, [pc, #296]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 80076ac:	689b      	ldr	r3, [r3, #8]
 80076ae:	f003 030c 	and.w	r3, r3, #12
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d00b      	beq.n	80076ce <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80076b6:	4b47      	ldr	r3, [pc, #284]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 80076b8:	689b      	ldr	r3, [r3, #8]
 80076ba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80076be:	2b08      	cmp	r3, #8
 80076c0:	d11c      	bne.n	80076fc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80076c2:	4b44      	ldr	r3, [pc, #272]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d116      	bne.n	80076fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80076ce:	4b41      	ldr	r3, [pc, #260]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f003 0302 	and.w	r3, r3, #2
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d005      	beq.n	80076e6 <HAL_RCC_OscConfig+0x152>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	68db      	ldr	r3, [r3, #12]
 80076de:	2b01      	cmp	r3, #1
 80076e0:	d001      	beq.n	80076e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80076e2:	2301      	movs	r3, #1
 80076e4:	e1c7      	b.n	8007a76 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076e6:	4b3b      	ldr	r3, [pc, #236]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	691b      	ldr	r3, [r3, #16]
 80076f2:	00db      	lsls	r3, r3, #3
 80076f4:	4937      	ldr	r1, [pc, #220]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 80076f6:	4313      	orrs	r3, r2
 80076f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80076fa:	e03a      	b.n	8007772 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	68db      	ldr	r3, [r3, #12]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d020      	beq.n	8007746 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007704:	4b34      	ldr	r3, [pc, #208]	@ (80077d8 <HAL_RCC_OscConfig+0x244>)
 8007706:	2201      	movs	r2, #1
 8007708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800770a:	f7fa fb77 	bl	8001dfc <HAL_GetTick>
 800770e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007710:	e008      	b.n	8007724 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007712:	f7fa fb73 	bl	8001dfc <HAL_GetTick>
 8007716:	4602      	mov	r2, r0
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	1ad3      	subs	r3, r2, r3
 800771c:	2b02      	cmp	r3, #2
 800771e:	d901      	bls.n	8007724 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007720:	2303      	movs	r3, #3
 8007722:	e1a8      	b.n	8007a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007724:	4b2b      	ldr	r3, [pc, #172]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f003 0302 	and.w	r3, r3, #2
 800772c:	2b00      	cmp	r3, #0
 800772e:	d0f0      	beq.n	8007712 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007730:	4b28      	ldr	r3, [pc, #160]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	691b      	ldr	r3, [r3, #16]
 800773c:	00db      	lsls	r3, r3, #3
 800773e:	4925      	ldr	r1, [pc, #148]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 8007740:	4313      	orrs	r3, r2
 8007742:	600b      	str	r3, [r1, #0]
 8007744:	e015      	b.n	8007772 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007746:	4b24      	ldr	r3, [pc, #144]	@ (80077d8 <HAL_RCC_OscConfig+0x244>)
 8007748:	2200      	movs	r2, #0
 800774a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800774c:	f7fa fb56 	bl	8001dfc <HAL_GetTick>
 8007750:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007752:	e008      	b.n	8007766 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007754:	f7fa fb52 	bl	8001dfc <HAL_GetTick>
 8007758:	4602      	mov	r2, r0
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	1ad3      	subs	r3, r2, r3
 800775e:	2b02      	cmp	r3, #2
 8007760:	d901      	bls.n	8007766 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007762:	2303      	movs	r3, #3
 8007764:	e187      	b.n	8007a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007766:	4b1b      	ldr	r3, [pc, #108]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f003 0302 	and.w	r3, r3, #2
 800776e:	2b00      	cmp	r3, #0
 8007770:	d1f0      	bne.n	8007754 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f003 0308 	and.w	r3, r3, #8
 800777a:	2b00      	cmp	r3, #0
 800777c:	d036      	beq.n	80077ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	695b      	ldr	r3, [r3, #20]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d016      	beq.n	80077b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007786:	4b15      	ldr	r3, [pc, #84]	@ (80077dc <HAL_RCC_OscConfig+0x248>)
 8007788:	2201      	movs	r2, #1
 800778a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800778c:	f7fa fb36 	bl	8001dfc <HAL_GetTick>
 8007790:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007792:	e008      	b.n	80077a6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007794:	f7fa fb32 	bl	8001dfc <HAL_GetTick>
 8007798:	4602      	mov	r2, r0
 800779a:	693b      	ldr	r3, [r7, #16]
 800779c:	1ad3      	subs	r3, r2, r3
 800779e:	2b02      	cmp	r3, #2
 80077a0:	d901      	bls.n	80077a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80077a2:	2303      	movs	r3, #3
 80077a4:	e167      	b.n	8007a76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80077a6:	4b0b      	ldr	r3, [pc, #44]	@ (80077d4 <HAL_RCC_OscConfig+0x240>)
 80077a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077aa:	f003 0302 	and.w	r3, r3, #2
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d0f0      	beq.n	8007794 <HAL_RCC_OscConfig+0x200>
 80077b2:	e01b      	b.n	80077ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80077b4:	4b09      	ldr	r3, [pc, #36]	@ (80077dc <HAL_RCC_OscConfig+0x248>)
 80077b6:	2200      	movs	r2, #0
 80077b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80077ba:	f7fa fb1f 	bl	8001dfc <HAL_GetTick>
 80077be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80077c0:	e00e      	b.n	80077e0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80077c2:	f7fa fb1b 	bl	8001dfc <HAL_GetTick>
 80077c6:	4602      	mov	r2, r0
 80077c8:	693b      	ldr	r3, [r7, #16]
 80077ca:	1ad3      	subs	r3, r2, r3
 80077cc:	2b02      	cmp	r3, #2
 80077ce:	d907      	bls.n	80077e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80077d0:	2303      	movs	r3, #3
 80077d2:	e150      	b.n	8007a76 <HAL_RCC_OscConfig+0x4e2>
 80077d4:	40023800 	.word	0x40023800
 80077d8:	42470000 	.word	0x42470000
 80077dc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80077e0:	4b88      	ldr	r3, [pc, #544]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 80077e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077e4:	f003 0302 	and.w	r3, r3, #2
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d1ea      	bne.n	80077c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f003 0304 	and.w	r3, r3, #4
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	f000 8097 	beq.w	8007928 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80077fa:	2300      	movs	r3, #0
 80077fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80077fe:	4b81      	ldr	r3, [pc, #516]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 8007800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007802:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007806:	2b00      	cmp	r3, #0
 8007808:	d10f      	bne.n	800782a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800780a:	2300      	movs	r3, #0
 800780c:	60bb      	str	r3, [r7, #8]
 800780e:	4b7d      	ldr	r3, [pc, #500]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 8007810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007812:	4a7c      	ldr	r2, [pc, #496]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 8007814:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007818:	6413      	str	r3, [r2, #64]	@ 0x40
 800781a:	4b7a      	ldr	r3, [pc, #488]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 800781c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800781e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007822:	60bb      	str	r3, [r7, #8]
 8007824:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007826:	2301      	movs	r3, #1
 8007828:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800782a:	4b77      	ldr	r3, [pc, #476]	@ (8007a08 <HAL_RCC_OscConfig+0x474>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007832:	2b00      	cmp	r3, #0
 8007834:	d118      	bne.n	8007868 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007836:	4b74      	ldr	r3, [pc, #464]	@ (8007a08 <HAL_RCC_OscConfig+0x474>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a73      	ldr	r2, [pc, #460]	@ (8007a08 <HAL_RCC_OscConfig+0x474>)
 800783c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007840:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007842:	f7fa fadb 	bl	8001dfc <HAL_GetTick>
 8007846:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007848:	e008      	b.n	800785c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800784a:	f7fa fad7 	bl	8001dfc <HAL_GetTick>
 800784e:	4602      	mov	r2, r0
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	1ad3      	subs	r3, r2, r3
 8007854:	2b02      	cmp	r3, #2
 8007856:	d901      	bls.n	800785c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007858:	2303      	movs	r3, #3
 800785a:	e10c      	b.n	8007a76 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800785c:	4b6a      	ldr	r3, [pc, #424]	@ (8007a08 <HAL_RCC_OscConfig+0x474>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007864:	2b00      	cmp	r3, #0
 8007866:	d0f0      	beq.n	800784a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	689b      	ldr	r3, [r3, #8]
 800786c:	2b01      	cmp	r3, #1
 800786e:	d106      	bne.n	800787e <HAL_RCC_OscConfig+0x2ea>
 8007870:	4b64      	ldr	r3, [pc, #400]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 8007872:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007874:	4a63      	ldr	r2, [pc, #396]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 8007876:	f043 0301 	orr.w	r3, r3, #1
 800787a:	6713      	str	r3, [r2, #112]	@ 0x70
 800787c:	e01c      	b.n	80078b8 <HAL_RCC_OscConfig+0x324>
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	689b      	ldr	r3, [r3, #8]
 8007882:	2b05      	cmp	r3, #5
 8007884:	d10c      	bne.n	80078a0 <HAL_RCC_OscConfig+0x30c>
 8007886:	4b5f      	ldr	r3, [pc, #380]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 8007888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800788a:	4a5e      	ldr	r2, [pc, #376]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 800788c:	f043 0304 	orr.w	r3, r3, #4
 8007890:	6713      	str	r3, [r2, #112]	@ 0x70
 8007892:	4b5c      	ldr	r3, [pc, #368]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 8007894:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007896:	4a5b      	ldr	r2, [pc, #364]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 8007898:	f043 0301 	orr.w	r3, r3, #1
 800789c:	6713      	str	r3, [r2, #112]	@ 0x70
 800789e:	e00b      	b.n	80078b8 <HAL_RCC_OscConfig+0x324>
 80078a0:	4b58      	ldr	r3, [pc, #352]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 80078a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078a4:	4a57      	ldr	r2, [pc, #348]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 80078a6:	f023 0301 	bic.w	r3, r3, #1
 80078aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80078ac:	4b55      	ldr	r3, [pc, #340]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 80078ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078b0:	4a54      	ldr	r2, [pc, #336]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 80078b2:	f023 0304 	bic.w	r3, r3, #4
 80078b6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	689b      	ldr	r3, [r3, #8]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d015      	beq.n	80078ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078c0:	f7fa fa9c 	bl	8001dfc <HAL_GetTick>
 80078c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80078c6:	e00a      	b.n	80078de <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078c8:	f7fa fa98 	bl	8001dfc <HAL_GetTick>
 80078cc:	4602      	mov	r2, r0
 80078ce:	693b      	ldr	r3, [r7, #16]
 80078d0:	1ad3      	subs	r3, r2, r3
 80078d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d901      	bls.n	80078de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80078da:	2303      	movs	r3, #3
 80078dc:	e0cb      	b.n	8007a76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80078de:	4b49      	ldr	r3, [pc, #292]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 80078e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078e2:	f003 0302 	and.w	r3, r3, #2
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d0ee      	beq.n	80078c8 <HAL_RCC_OscConfig+0x334>
 80078ea:	e014      	b.n	8007916 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80078ec:	f7fa fa86 	bl	8001dfc <HAL_GetTick>
 80078f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80078f2:	e00a      	b.n	800790a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078f4:	f7fa fa82 	bl	8001dfc <HAL_GetTick>
 80078f8:	4602      	mov	r2, r0
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	1ad3      	subs	r3, r2, r3
 80078fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007902:	4293      	cmp	r3, r2
 8007904:	d901      	bls.n	800790a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007906:	2303      	movs	r3, #3
 8007908:	e0b5      	b.n	8007a76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800790a:	4b3e      	ldr	r3, [pc, #248]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 800790c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800790e:	f003 0302 	and.w	r3, r3, #2
 8007912:	2b00      	cmp	r3, #0
 8007914:	d1ee      	bne.n	80078f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007916:	7dfb      	ldrb	r3, [r7, #23]
 8007918:	2b01      	cmp	r3, #1
 800791a:	d105      	bne.n	8007928 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800791c:	4b39      	ldr	r3, [pc, #228]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 800791e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007920:	4a38      	ldr	r2, [pc, #224]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 8007922:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007926:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	699b      	ldr	r3, [r3, #24]
 800792c:	2b00      	cmp	r3, #0
 800792e:	f000 80a1 	beq.w	8007a74 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007932:	4b34      	ldr	r3, [pc, #208]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	f003 030c 	and.w	r3, r3, #12
 800793a:	2b08      	cmp	r3, #8
 800793c:	d05c      	beq.n	80079f8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	699b      	ldr	r3, [r3, #24]
 8007942:	2b02      	cmp	r3, #2
 8007944:	d141      	bne.n	80079ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007946:	4b31      	ldr	r3, [pc, #196]	@ (8007a0c <HAL_RCC_OscConfig+0x478>)
 8007948:	2200      	movs	r2, #0
 800794a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800794c:	f7fa fa56 	bl	8001dfc <HAL_GetTick>
 8007950:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007952:	e008      	b.n	8007966 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007954:	f7fa fa52 	bl	8001dfc <HAL_GetTick>
 8007958:	4602      	mov	r2, r0
 800795a:	693b      	ldr	r3, [r7, #16]
 800795c:	1ad3      	subs	r3, r2, r3
 800795e:	2b02      	cmp	r3, #2
 8007960:	d901      	bls.n	8007966 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007962:	2303      	movs	r3, #3
 8007964:	e087      	b.n	8007a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007966:	4b27      	ldr	r3, [pc, #156]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800796e:	2b00      	cmp	r3, #0
 8007970:	d1f0      	bne.n	8007954 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	69da      	ldr	r2, [r3, #28]
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6a1b      	ldr	r3, [r3, #32]
 800797a:	431a      	orrs	r2, r3
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007980:	019b      	lsls	r3, r3, #6
 8007982:	431a      	orrs	r2, r3
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007988:	085b      	lsrs	r3, r3, #1
 800798a:	3b01      	subs	r3, #1
 800798c:	041b      	lsls	r3, r3, #16
 800798e:	431a      	orrs	r2, r3
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007994:	061b      	lsls	r3, r3, #24
 8007996:	491b      	ldr	r1, [pc, #108]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 8007998:	4313      	orrs	r3, r2
 800799a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800799c:	4b1b      	ldr	r3, [pc, #108]	@ (8007a0c <HAL_RCC_OscConfig+0x478>)
 800799e:	2201      	movs	r2, #1
 80079a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079a2:	f7fa fa2b 	bl	8001dfc <HAL_GetTick>
 80079a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80079a8:	e008      	b.n	80079bc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079aa:	f7fa fa27 	bl	8001dfc <HAL_GetTick>
 80079ae:	4602      	mov	r2, r0
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	1ad3      	subs	r3, r2, r3
 80079b4:	2b02      	cmp	r3, #2
 80079b6:	d901      	bls.n	80079bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80079b8:	2303      	movs	r3, #3
 80079ba:	e05c      	b.n	8007a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80079bc:	4b11      	ldr	r3, [pc, #68]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d0f0      	beq.n	80079aa <HAL_RCC_OscConfig+0x416>
 80079c8:	e054      	b.n	8007a74 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80079ca:	4b10      	ldr	r3, [pc, #64]	@ (8007a0c <HAL_RCC_OscConfig+0x478>)
 80079cc:	2200      	movs	r2, #0
 80079ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079d0:	f7fa fa14 	bl	8001dfc <HAL_GetTick>
 80079d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80079d6:	e008      	b.n	80079ea <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079d8:	f7fa fa10 	bl	8001dfc <HAL_GetTick>
 80079dc:	4602      	mov	r2, r0
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	1ad3      	subs	r3, r2, r3
 80079e2:	2b02      	cmp	r3, #2
 80079e4:	d901      	bls.n	80079ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80079e6:	2303      	movs	r3, #3
 80079e8:	e045      	b.n	8007a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80079ea:	4b06      	ldr	r3, [pc, #24]	@ (8007a04 <HAL_RCC_OscConfig+0x470>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d1f0      	bne.n	80079d8 <HAL_RCC_OscConfig+0x444>
 80079f6:	e03d      	b.n	8007a74 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	699b      	ldr	r3, [r3, #24]
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d107      	bne.n	8007a10 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007a00:	2301      	movs	r3, #1
 8007a02:	e038      	b.n	8007a76 <HAL_RCC_OscConfig+0x4e2>
 8007a04:	40023800 	.word	0x40023800
 8007a08:	40007000 	.word	0x40007000
 8007a0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007a10:	4b1b      	ldr	r3, [pc, #108]	@ (8007a80 <HAL_RCC_OscConfig+0x4ec>)
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	699b      	ldr	r3, [r3, #24]
 8007a1a:	2b01      	cmp	r3, #1
 8007a1c:	d028      	beq.n	8007a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007a28:	429a      	cmp	r2, r3
 8007a2a:	d121      	bne.n	8007a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a36:	429a      	cmp	r2, r3
 8007a38:	d11a      	bne.n	8007a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007a3a:	68fa      	ldr	r2, [r7, #12]
 8007a3c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007a40:	4013      	ands	r3, r2
 8007a42:	687a      	ldr	r2, [r7, #4]
 8007a44:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007a46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d111      	bne.n	8007a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a56:	085b      	lsrs	r3, r3, #1
 8007a58:	3b01      	subs	r3, #1
 8007a5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d107      	bne.n	8007a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007a6c:	429a      	cmp	r2, r3
 8007a6e:	d001      	beq.n	8007a74 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007a70:	2301      	movs	r3, #1
 8007a72:	e000      	b.n	8007a76 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007a74:	2300      	movs	r3, #0
}
 8007a76:	4618      	mov	r0, r3
 8007a78:	3718      	adds	r7, #24
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}
 8007a7e:	bf00      	nop
 8007a80:	40023800 	.word	0x40023800

08007a84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b084      	sub	sp, #16
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
 8007a8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d101      	bne.n	8007a98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007a94:	2301      	movs	r3, #1
 8007a96:	e0cc      	b.n	8007c32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007a98:	4b68      	ldr	r3, [pc, #416]	@ (8007c3c <HAL_RCC_ClockConfig+0x1b8>)
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f003 0307 	and.w	r3, r3, #7
 8007aa0:	683a      	ldr	r2, [r7, #0]
 8007aa2:	429a      	cmp	r2, r3
 8007aa4:	d90c      	bls.n	8007ac0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007aa6:	4b65      	ldr	r3, [pc, #404]	@ (8007c3c <HAL_RCC_ClockConfig+0x1b8>)
 8007aa8:	683a      	ldr	r2, [r7, #0]
 8007aaa:	b2d2      	uxtb	r2, r2
 8007aac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007aae:	4b63      	ldr	r3, [pc, #396]	@ (8007c3c <HAL_RCC_ClockConfig+0x1b8>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f003 0307 	and.w	r3, r3, #7
 8007ab6:	683a      	ldr	r2, [r7, #0]
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	d001      	beq.n	8007ac0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007abc:	2301      	movs	r3, #1
 8007abe:	e0b8      	b.n	8007c32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f003 0302 	and.w	r3, r3, #2
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d020      	beq.n	8007b0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f003 0304 	and.w	r3, r3, #4
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d005      	beq.n	8007ae4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007ad8:	4b59      	ldr	r3, [pc, #356]	@ (8007c40 <HAL_RCC_ClockConfig+0x1bc>)
 8007ada:	689b      	ldr	r3, [r3, #8]
 8007adc:	4a58      	ldr	r2, [pc, #352]	@ (8007c40 <HAL_RCC_ClockConfig+0x1bc>)
 8007ade:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007ae2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f003 0308 	and.w	r3, r3, #8
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d005      	beq.n	8007afc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007af0:	4b53      	ldr	r3, [pc, #332]	@ (8007c40 <HAL_RCC_ClockConfig+0x1bc>)
 8007af2:	689b      	ldr	r3, [r3, #8]
 8007af4:	4a52      	ldr	r2, [pc, #328]	@ (8007c40 <HAL_RCC_ClockConfig+0x1bc>)
 8007af6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007afa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007afc:	4b50      	ldr	r3, [pc, #320]	@ (8007c40 <HAL_RCC_ClockConfig+0x1bc>)
 8007afe:	689b      	ldr	r3, [r3, #8]
 8007b00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	689b      	ldr	r3, [r3, #8]
 8007b08:	494d      	ldr	r1, [pc, #308]	@ (8007c40 <HAL_RCC_ClockConfig+0x1bc>)
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f003 0301 	and.w	r3, r3, #1
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d044      	beq.n	8007ba4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	685b      	ldr	r3, [r3, #4]
 8007b1e:	2b01      	cmp	r3, #1
 8007b20:	d107      	bne.n	8007b32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b22:	4b47      	ldr	r3, [pc, #284]	@ (8007c40 <HAL_RCC_ClockConfig+0x1bc>)
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d119      	bne.n	8007b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007b2e:	2301      	movs	r3, #1
 8007b30:	e07f      	b.n	8007c32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	2b02      	cmp	r3, #2
 8007b38:	d003      	beq.n	8007b42 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007b3e:	2b03      	cmp	r3, #3
 8007b40:	d107      	bne.n	8007b52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b42:	4b3f      	ldr	r3, [pc, #252]	@ (8007c40 <HAL_RCC_ClockConfig+0x1bc>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d109      	bne.n	8007b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007b4e:	2301      	movs	r3, #1
 8007b50:	e06f      	b.n	8007c32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b52:	4b3b      	ldr	r3, [pc, #236]	@ (8007c40 <HAL_RCC_ClockConfig+0x1bc>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f003 0302 	and.w	r3, r3, #2
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d101      	bne.n	8007b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	e067      	b.n	8007c32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007b62:	4b37      	ldr	r3, [pc, #220]	@ (8007c40 <HAL_RCC_ClockConfig+0x1bc>)
 8007b64:	689b      	ldr	r3, [r3, #8]
 8007b66:	f023 0203 	bic.w	r2, r3, #3
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	4934      	ldr	r1, [pc, #208]	@ (8007c40 <HAL_RCC_ClockConfig+0x1bc>)
 8007b70:	4313      	orrs	r3, r2
 8007b72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007b74:	f7fa f942 	bl	8001dfc <HAL_GetTick>
 8007b78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b7a:	e00a      	b.n	8007b92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b7c:	f7fa f93e 	bl	8001dfc <HAL_GetTick>
 8007b80:	4602      	mov	r2, r0
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	1ad3      	subs	r3, r2, r3
 8007b86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d901      	bls.n	8007b92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007b8e:	2303      	movs	r3, #3
 8007b90:	e04f      	b.n	8007c32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b92:	4b2b      	ldr	r3, [pc, #172]	@ (8007c40 <HAL_RCC_ClockConfig+0x1bc>)
 8007b94:	689b      	ldr	r3, [r3, #8]
 8007b96:	f003 020c 	and.w	r2, r3, #12
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	685b      	ldr	r3, [r3, #4]
 8007b9e:	009b      	lsls	r3, r3, #2
 8007ba0:	429a      	cmp	r2, r3
 8007ba2:	d1eb      	bne.n	8007b7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007ba4:	4b25      	ldr	r3, [pc, #148]	@ (8007c3c <HAL_RCC_ClockConfig+0x1b8>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f003 0307 	and.w	r3, r3, #7
 8007bac:	683a      	ldr	r2, [r7, #0]
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	d20c      	bcs.n	8007bcc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007bb2:	4b22      	ldr	r3, [pc, #136]	@ (8007c3c <HAL_RCC_ClockConfig+0x1b8>)
 8007bb4:	683a      	ldr	r2, [r7, #0]
 8007bb6:	b2d2      	uxtb	r2, r2
 8007bb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bba:	4b20      	ldr	r3, [pc, #128]	@ (8007c3c <HAL_RCC_ClockConfig+0x1b8>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f003 0307 	and.w	r3, r3, #7
 8007bc2:	683a      	ldr	r2, [r7, #0]
 8007bc4:	429a      	cmp	r2, r3
 8007bc6:	d001      	beq.n	8007bcc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007bc8:	2301      	movs	r3, #1
 8007bca:	e032      	b.n	8007c32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f003 0304 	and.w	r3, r3, #4
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d008      	beq.n	8007bea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007bd8:	4b19      	ldr	r3, [pc, #100]	@ (8007c40 <HAL_RCC_ClockConfig+0x1bc>)
 8007bda:	689b      	ldr	r3, [r3, #8]
 8007bdc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	68db      	ldr	r3, [r3, #12]
 8007be4:	4916      	ldr	r1, [pc, #88]	@ (8007c40 <HAL_RCC_ClockConfig+0x1bc>)
 8007be6:	4313      	orrs	r3, r2
 8007be8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f003 0308 	and.w	r3, r3, #8
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d009      	beq.n	8007c0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007bf6:	4b12      	ldr	r3, [pc, #72]	@ (8007c40 <HAL_RCC_ClockConfig+0x1bc>)
 8007bf8:	689b      	ldr	r3, [r3, #8]
 8007bfa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	691b      	ldr	r3, [r3, #16]
 8007c02:	00db      	lsls	r3, r3, #3
 8007c04:	490e      	ldr	r1, [pc, #56]	@ (8007c40 <HAL_RCC_ClockConfig+0x1bc>)
 8007c06:	4313      	orrs	r3, r2
 8007c08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007c0a:	f000 f821 	bl	8007c50 <HAL_RCC_GetSysClockFreq>
 8007c0e:	4602      	mov	r2, r0
 8007c10:	4b0b      	ldr	r3, [pc, #44]	@ (8007c40 <HAL_RCC_ClockConfig+0x1bc>)
 8007c12:	689b      	ldr	r3, [r3, #8]
 8007c14:	091b      	lsrs	r3, r3, #4
 8007c16:	f003 030f 	and.w	r3, r3, #15
 8007c1a:	490a      	ldr	r1, [pc, #40]	@ (8007c44 <HAL_RCC_ClockConfig+0x1c0>)
 8007c1c:	5ccb      	ldrb	r3, [r1, r3]
 8007c1e:	fa22 f303 	lsr.w	r3, r2, r3
 8007c22:	4a09      	ldr	r2, [pc, #36]	@ (8007c48 <HAL_RCC_ClockConfig+0x1c4>)
 8007c24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007c26:	4b09      	ldr	r3, [pc, #36]	@ (8007c4c <HAL_RCC_ClockConfig+0x1c8>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	f7fa f8a2 	bl	8001d74 <HAL_InitTick>

  return HAL_OK;
 8007c30:	2300      	movs	r3, #0
}
 8007c32:	4618      	mov	r0, r3
 8007c34:	3710      	adds	r7, #16
 8007c36:	46bd      	mov	sp, r7
 8007c38:	bd80      	pop	{r7, pc}
 8007c3a:	bf00      	nop
 8007c3c:	40023c00 	.word	0x40023c00
 8007c40:	40023800 	.word	0x40023800
 8007c44:	0800ff00 	.word	0x0800ff00
 8007c48:	20000014 	.word	0x20000014
 8007c4c:	20000018 	.word	0x20000018

08007c50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007c50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c54:	b090      	sub	sp, #64	@ 0x40
 8007c56:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8007c60:	2300      	movs	r3, #0
 8007c62:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007c64:	2300      	movs	r3, #0
 8007c66:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007c68:	4b59      	ldr	r3, [pc, #356]	@ (8007dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8007c6a:	689b      	ldr	r3, [r3, #8]
 8007c6c:	f003 030c 	and.w	r3, r3, #12
 8007c70:	2b08      	cmp	r3, #8
 8007c72:	d00d      	beq.n	8007c90 <HAL_RCC_GetSysClockFreq+0x40>
 8007c74:	2b08      	cmp	r3, #8
 8007c76:	f200 80a1 	bhi.w	8007dbc <HAL_RCC_GetSysClockFreq+0x16c>
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d002      	beq.n	8007c84 <HAL_RCC_GetSysClockFreq+0x34>
 8007c7e:	2b04      	cmp	r3, #4
 8007c80:	d003      	beq.n	8007c8a <HAL_RCC_GetSysClockFreq+0x3a>
 8007c82:	e09b      	b.n	8007dbc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007c84:	4b53      	ldr	r3, [pc, #332]	@ (8007dd4 <HAL_RCC_GetSysClockFreq+0x184>)
 8007c86:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007c88:	e09b      	b.n	8007dc2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007c8a:	4b53      	ldr	r3, [pc, #332]	@ (8007dd8 <HAL_RCC_GetSysClockFreq+0x188>)
 8007c8c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007c8e:	e098      	b.n	8007dc2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007c90:	4b4f      	ldr	r3, [pc, #316]	@ (8007dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007c98:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007c9a:	4b4d      	ldr	r3, [pc, #308]	@ (8007dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d028      	beq.n	8007cf8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ca6:	4b4a      	ldr	r3, [pc, #296]	@ (8007dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8007ca8:	685b      	ldr	r3, [r3, #4]
 8007caa:	099b      	lsrs	r3, r3, #6
 8007cac:	2200      	movs	r2, #0
 8007cae:	623b      	str	r3, [r7, #32]
 8007cb0:	627a      	str	r2, [r7, #36]	@ 0x24
 8007cb2:	6a3b      	ldr	r3, [r7, #32]
 8007cb4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007cb8:	2100      	movs	r1, #0
 8007cba:	4b47      	ldr	r3, [pc, #284]	@ (8007dd8 <HAL_RCC_GetSysClockFreq+0x188>)
 8007cbc:	fb03 f201 	mul.w	r2, r3, r1
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	fb00 f303 	mul.w	r3, r0, r3
 8007cc6:	4413      	add	r3, r2
 8007cc8:	4a43      	ldr	r2, [pc, #268]	@ (8007dd8 <HAL_RCC_GetSysClockFreq+0x188>)
 8007cca:	fba0 1202 	umull	r1, r2, r0, r2
 8007cce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007cd0:	460a      	mov	r2, r1
 8007cd2:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007cd4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007cd6:	4413      	add	r3, r2
 8007cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007cda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cdc:	2200      	movs	r2, #0
 8007cde:	61bb      	str	r3, [r7, #24]
 8007ce0:	61fa      	str	r2, [r7, #28]
 8007ce2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007ce6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007cea:	f7f8 ffd5 	bl	8000c98 <__aeabi_uldivmod>
 8007cee:	4602      	mov	r2, r0
 8007cf0:	460b      	mov	r3, r1
 8007cf2:	4613      	mov	r3, r2
 8007cf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007cf6:	e053      	b.n	8007da0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007cf8:	4b35      	ldr	r3, [pc, #212]	@ (8007dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	099b      	lsrs	r3, r3, #6
 8007cfe:	2200      	movs	r2, #0
 8007d00:	613b      	str	r3, [r7, #16]
 8007d02:	617a      	str	r2, [r7, #20]
 8007d04:	693b      	ldr	r3, [r7, #16]
 8007d06:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007d0a:	f04f 0b00 	mov.w	fp, #0
 8007d0e:	4652      	mov	r2, sl
 8007d10:	465b      	mov	r3, fp
 8007d12:	f04f 0000 	mov.w	r0, #0
 8007d16:	f04f 0100 	mov.w	r1, #0
 8007d1a:	0159      	lsls	r1, r3, #5
 8007d1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007d20:	0150      	lsls	r0, r2, #5
 8007d22:	4602      	mov	r2, r0
 8007d24:	460b      	mov	r3, r1
 8007d26:	ebb2 080a 	subs.w	r8, r2, sl
 8007d2a:	eb63 090b 	sbc.w	r9, r3, fp
 8007d2e:	f04f 0200 	mov.w	r2, #0
 8007d32:	f04f 0300 	mov.w	r3, #0
 8007d36:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007d3a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007d3e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007d42:	ebb2 0408 	subs.w	r4, r2, r8
 8007d46:	eb63 0509 	sbc.w	r5, r3, r9
 8007d4a:	f04f 0200 	mov.w	r2, #0
 8007d4e:	f04f 0300 	mov.w	r3, #0
 8007d52:	00eb      	lsls	r3, r5, #3
 8007d54:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007d58:	00e2      	lsls	r2, r4, #3
 8007d5a:	4614      	mov	r4, r2
 8007d5c:	461d      	mov	r5, r3
 8007d5e:	eb14 030a 	adds.w	r3, r4, sl
 8007d62:	603b      	str	r3, [r7, #0]
 8007d64:	eb45 030b 	adc.w	r3, r5, fp
 8007d68:	607b      	str	r3, [r7, #4]
 8007d6a:	f04f 0200 	mov.w	r2, #0
 8007d6e:	f04f 0300 	mov.w	r3, #0
 8007d72:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007d76:	4629      	mov	r1, r5
 8007d78:	028b      	lsls	r3, r1, #10
 8007d7a:	4621      	mov	r1, r4
 8007d7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007d80:	4621      	mov	r1, r4
 8007d82:	028a      	lsls	r2, r1, #10
 8007d84:	4610      	mov	r0, r2
 8007d86:	4619      	mov	r1, r3
 8007d88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	60bb      	str	r3, [r7, #8]
 8007d8e:	60fa      	str	r2, [r7, #12]
 8007d90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007d94:	f7f8 ff80 	bl	8000c98 <__aeabi_uldivmod>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	460b      	mov	r3, r1
 8007d9c:	4613      	mov	r3, r2
 8007d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007da0:	4b0b      	ldr	r3, [pc, #44]	@ (8007dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	0c1b      	lsrs	r3, r3, #16
 8007da6:	f003 0303 	and.w	r3, r3, #3
 8007daa:	3301      	adds	r3, #1
 8007dac:	005b      	lsls	r3, r3, #1
 8007dae:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007db0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007db8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007dba:	e002      	b.n	8007dc2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007dbc:	4b05      	ldr	r3, [pc, #20]	@ (8007dd4 <HAL_RCC_GetSysClockFreq+0x184>)
 8007dbe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007dc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	3740      	adds	r7, #64	@ 0x40
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007dce:	bf00      	nop
 8007dd0:	40023800 	.word	0x40023800
 8007dd4:	00f42400 	.word	0x00f42400
 8007dd8:	017d7840 	.word	0x017d7840

08007ddc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007de0:	4b03      	ldr	r3, [pc, #12]	@ (8007df0 <HAL_RCC_GetHCLKFreq+0x14>)
 8007de2:	681b      	ldr	r3, [r3, #0]
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	46bd      	mov	sp, r7
 8007de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dec:	4770      	bx	lr
 8007dee:	bf00      	nop
 8007df0:	20000014 	.word	0x20000014

08007df4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007df8:	f7ff fff0 	bl	8007ddc <HAL_RCC_GetHCLKFreq>
 8007dfc:	4602      	mov	r2, r0
 8007dfe:	4b05      	ldr	r3, [pc, #20]	@ (8007e14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007e00:	689b      	ldr	r3, [r3, #8]
 8007e02:	0a9b      	lsrs	r3, r3, #10
 8007e04:	f003 0307 	and.w	r3, r3, #7
 8007e08:	4903      	ldr	r1, [pc, #12]	@ (8007e18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007e0a:	5ccb      	ldrb	r3, [r1, r3]
 8007e0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e10:	4618      	mov	r0, r3
 8007e12:	bd80      	pop	{r7, pc}
 8007e14:	40023800 	.word	0x40023800
 8007e18:	0800ff10 	.word	0x0800ff10

08007e1c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007e1c:	b084      	sub	sp, #16
 8007e1e:	b580      	push	{r7, lr}
 8007e20:	b084      	sub	sp, #16
 8007e22:	af00      	add	r7, sp, #0
 8007e24:	6078      	str	r0, [r7, #4]
 8007e26:	f107 001c 	add.w	r0, r7, #28
 8007e2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007e2e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007e32:	2b01      	cmp	r3, #1
 8007e34:	d123      	bne.n	8007e7e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e3a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	68db      	ldr	r3, [r3, #12]
 8007e46:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007e4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e4e:	687a      	ldr	r2, [r7, #4]
 8007e50:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	68db      	ldr	r3, [r3, #12]
 8007e56:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007e5e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d105      	bne.n	8007e72 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	68db      	ldr	r3, [r3, #12]
 8007e6a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007e72:	6878      	ldr	r0, [r7, #4]
 8007e74:	f001 fae8 	bl	8009448 <USB_CoreReset>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	73fb      	strb	r3, [r7, #15]
 8007e7c:	e01b      	b.n	8007eb6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	68db      	ldr	r3, [r3, #12]
 8007e82:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f001 fadc 	bl	8009448 <USB_CoreReset>
 8007e90:	4603      	mov	r3, r0
 8007e92:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007e94:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d106      	bne.n	8007eaa <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ea0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	639a      	str	r2, [r3, #56]	@ 0x38
 8007ea8:	e005      	b.n	8007eb6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007eb6:	7fbb      	ldrb	r3, [r7, #30]
 8007eb8:	2b01      	cmp	r3, #1
 8007eba:	d10b      	bne.n	8007ed4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	689b      	ldr	r3, [r3, #8]
 8007ec0:	f043 0206 	orr.w	r2, r3, #6
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	f043 0220 	orr.w	r2, r3, #32
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007ed4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	3710      	adds	r7, #16
 8007eda:	46bd      	mov	sp, r7
 8007edc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ee0:	b004      	add	sp, #16
 8007ee2:	4770      	bx	lr

08007ee4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b087      	sub	sp, #28
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	60f8      	str	r0, [r7, #12]
 8007eec:	60b9      	str	r1, [r7, #8]
 8007eee:	4613      	mov	r3, r2
 8007ef0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007ef2:	79fb      	ldrb	r3, [r7, #7]
 8007ef4:	2b02      	cmp	r3, #2
 8007ef6:	d165      	bne.n	8007fc4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	4a41      	ldr	r2, [pc, #260]	@ (8008000 <USB_SetTurnaroundTime+0x11c>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d906      	bls.n	8007f0e <USB_SetTurnaroundTime+0x2a>
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	4a40      	ldr	r2, [pc, #256]	@ (8008004 <USB_SetTurnaroundTime+0x120>)
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d202      	bcs.n	8007f0e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007f08:	230f      	movs	r3, #15
 8007f0a:	617b      	str	r3, [r7, #20]
 8007f0c:	e062      	b.n	8007fd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	4a3c      	ldr	r2, [pc, #240]	@ (8008004 <USB_SetTurnaroundTime+0x120>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d306      	bcc.n	8007f24 <USB_SetTurnaroundTime+0x40>
 8007f16:	68bb      	ldr	r3, [r7, #8]
 8007f18:	4a3b      	ldr	r2, [pc, #236]	@ (8008008 <USB_SetTurnaroundTime+0x124>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d202      	bcs.n	8007f24 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007f1e:	230e      	movs	r3, #14
 8007f20:	617b      	str	r3, [r7, #20]
 8007f22:	e057      	b.n	8007fd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007f24:	68bb      	ldr	r3, [r7, #8]
 8007f26:	4a38      	ldr	r2, [pc, #224]	@ (8008008 <USB_SetTurnaroundTime+0x124>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d306      	bcc.n	8007f3a <USB_SetTurnaroundTime+0x56>
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	4a37      	ldr	r2, [pc, #220]	@ (800800c <USB_SetTurnaroundTime+0x128>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d202      	bcs.n	8007f3a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007f34:	230d      	movs	r3, #13
 8007f36:	617b      	str	r3, [r7, #20]
 8007f38:	e04c      	b.n	8007fd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	4a33      	ldr	r2, [pc, #204]	@ (800800c <USB_SetTurnaroundTime+0x128>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d306      	bcc.n	8007f50 <USB_SetTurnaroundTime+0x6c>
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	4a32      	ldr	r2, [pc, #200]	@ (8008010 <USB_SetTurnaroundTime+0x12c>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d802      	bhi.n	8007f50 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007f4a:	230c      	movs	r3, #12
 8007f4c:	617b      	str	r3, [r7, #20]
 8007f4e:	e041      	b.n	8007fd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	4a2f      	ldr	r2, [pc, #188]	@ (8008010 <USB_SetTurnaroundTime+0x12c>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d906      	bls.n	8007f66 <USB_SetTurnaroundTime+0x82>
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	4a2e      	ldr	r2, [pc, #184]	@ (8008014 <USB_SetTurnaroundTime+0x130>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d802      	bhi.n	8007f66 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007f60:	230b      	movs	r3, #11
 8007f62:	617b      	str	r3, [r7, #20]
 8007f64:	e036      	b.n	8007fd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	4a2a      	ldr	r2, [pc, #168]	@ (8008014 <USB_SetTurnaroundTime+0x130>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d906      	bls.n	8007f7c <USB_SetTurnaroundTime+0x98>
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	4a29      	ldr	r2, [pc, #164]	@ (8008018 <USB_SetTurnaroundTime+0x134>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d802      	bhi.n	8007f7c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007f76:	230a      	movs	r3, #10
 8007f78:	617b      	str	r3, [r7, #20]
 8007f7a:	e02b      	b.n	8007fd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	4a26      	ldr	r2, [pc, #152]	@ (8008018 <USB_SetTurnaroundTime+0x134>)
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d906      	bls.n	8007f92 <USB_SetTurnaroundTime+0xae>
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	4a25      	ldr	r2, [pc, #148]	@ (800801c <USB_SetTurnaroundTime+0x138>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d202      	bcs.n	8007f92 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007f8c:	2309      	movs	r3, #9
 8007f8e:	617b      	str	r3, [r7, #20]
 8007f90:	e020      	b.n	8007fd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007f92:	68bb      	ldr	r3, [r7, #8]
 8007f94:	4a21      	ldr	r2, [pc, #132]	@ (800801c <USB_SetTurnaroundTime+0x138>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d306      	bcc.n	8007fa8 <USB_SetTurnaroundTime+0xc4>
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	4a20      	ldr	r2, [pc, #128]	@ (8008020 <USB_SetTurnaroundTime+0x13c>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d802      	bhi.n	8007fa8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007fa2:	2308      	movs	r3, #8
 8007fa4:	617b      	str	r3, [r7, #20]
 8007fa6:	e015      	b.n	8007fd4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007fa8:	68bb      	ldr	r3, [r7, #8]
 8007faa:	4a1d      	ldr	r2, [pc, #116]	@ (8008020 <USB_SetTurnaroundTime+0x13c>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d906      	bls.n	8007fbe <USB_SetTurnaroundTime+0xda>
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	4a1c      	ldr	r2, [pc, #112]	@ (8008024 <USB_SetTurnaroundTime+0x140>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d202      	bcs.n	8007fbe <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007fb8:	2307      	movs	r3, #7
 8007fba:	617b      	str	r3, [r7, #20]
 8007fbc:	e00a      	b.n	8007fd4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007fbe:	2306      	movs	r3, #6
 8007fc0:	617b      	str	r3, [r7, #20]
 8007fc2:	e007      	b.n	8007fd4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007fc4:	79fb      	ldrb	r3, [r7, #7]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d102      	bne.n	8007fd0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007fca:	2309      	movs	r3, #9
 8007fcc:	617b      	str	r3, [r7, #20]
 8007fce:	e001      	b.n	8007fd4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007fd0:	2309      	movs	r3, #9
 8007fd2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	68db      	ldr	r3, [r3, #12]
 8007fd8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	68da      	ldr	r2, [r3, #12]
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	029b      	lsls	r3, r3, #10
 8007fe8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007fec:	431a      	orrs	r2, r3
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007ff2:	2300      	movs	r3, #0
}
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	371c      	adds	r7, #28
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffe:	4770      	bx	lr
 8008000:	00d8acbf 	.word	0x00d8acbf
 8008004:	00e4e1c0 	.word	0x00e4e1c0
 8008008:	00f42400 	.word	0x00f42400
 800800c:	01067380 	.word	0x01067380
 8008010:	011a499f 	.word	0x011a499f
 8008014:	01312cff 	.word	0x01312cff
 8008018:	014ca43f 	.word	0x014ca43f
 800801c:	016e3600 	.word	0x016e3600
 8008020:	01a6ab1f 	.word	0x01a6ab1f
 8008024:	01e84800 	.word	0x01e84800

08008028 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008028:	b480      	push	{r7}
 800802a:	b083      	sub	sp, #12
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	689b      	ldr	r3, [r3, #8]
 8008034:	f043 0201 	orr.w	r2, r3, #1
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800803c:	2300      	movs	r3, #0
}
 800803e:	4618      	mov	r0, r3
 8008040:	370c      	adds	r7, #12
 8008042:	46bd      	mov	sp, r7
 8008044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008048:	4770      	bx	lr

0800804a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800804a:	b480      	push	{r7}
 800804c:	b083      	sub	sp, #12
 800804e:	af00      	add	r7, sp, #0
 8008050:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	689b      	ldr	r3, [r3, #8]
 8008056:	f023 0201 	bic.w	r2, r3, #1
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800805e:	2300      	movs	r3, #0
}
 8008060:	4618      	mov	r0, r3
 8008062:	370c      	adds	r7, #12
 8008064:	46bd      	mov	sp, r7
 8008066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806a:	4770      	bx	lr

0800806c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b084      	sub	sp, #16
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
 8008074:	460b      	mov	r3, r1
 8008076:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008078:	2300      	movs	r3, #0
 800807a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	68db      	ldr	r3, [r3, #12]
 8008080:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008088:	78fb      	ldrb	r3, [r7, #3]
 800808a:	2b01      	cmp	r3, #1
 800808c:	d115      	bne.n	80080ba <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	68db      	ldr	r3, [r3, #12]
 8008092:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800809a:	200a      	movs	r0, #10
 800809c:	f7f9 feba 	bl	8001e14 <HAL_Delay>
      ms += 10U;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	330a      	adds	r3, #10
 80080a4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f001 f93f 	bl	800932a <USB_GetMode>
 80080ac:	4603      	mov	r3, r0
 80080ae:	2b01      	cmp	r3, #1
 80080b0:	d01e      	beq.n	80080f0 <USB_SetCurrentMode+0x84>
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2bc7      	cmp	r3, #199	@ 0xc7
 80080b6:	d9f0      	bls.n	800809a <USB_SetCurrentMode+0x2e>
 80080b8:	e01a      	b.n	80080f0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80080ba:	78fb      	ldrb	r3, [r7, #3]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d115      	bne.n	80080ec <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	68db      	ldr	r3, [r3, #12]
 80080c4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80080cc:	200a      	movs	r0, #10
 80080ce:	f7f9 fea1 	bl	8001e14 <HAL_Delay>
      ms += 10U;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	330a      	adds	r3, #10
 80080d6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f001 f926 	bl	800932a <USB_GetMode>
 80080de:	4603      	mov	r3, r0
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d005      	beq.n	80080f0 <USB_SetCurrentMode+0x84>
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	2bc7      	cmp	r3, #199	@ 0xc7
 80080e8:	d9f0      	bls.n	80080cc <USB_SetCurrentMode+0x60>
 80080ea:	e001      	b.n	80080f0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80080ec:	2301      	movs	r3, #1
 80080ee:	e005      	b.n	80080fc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	2bc8      	cmp	r3, #200	@ 0xc8
 80080f4:	d101      	bne.n	80080fa <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80080f6:	2301      	movs	r3, #1
 80080f8:	e000      	b.n	80080fc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80080fa:	2300      	movs	r3, #0
}
 80080fc:	4618      	mov	r0, r3
 80080fe:	3710      	adds	r7, #16
 8008100:	46bd      	mov	sp, r7
 8008102:	bd80      	pop	{r7, pc}

08008104 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008104:	b084      	sub	sp, #16
 8008106:	b580      	push	{r7, lr}
 8008108:	b086      	sub	sp, #24
 800810a:	af00      	add	r7, sp, #0
 800810c:	6078      	str	r0, [r7, #4]
 800810e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008112:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008116:	2300      	movs	r3, #0
 8008118:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800811e:	2300      	movs	r3, #0
 8008120:	613b      	str	r3, [r7, #16]
 8008122:	e009      	b.n	8008138 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008124:	687a      	ldr	r2, [r7, #4]
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	3340      	adds	r3, #64	@ 0x40
 800812a:	009b      	lsls	r3, r3, #2
 800812c:	4413      	add	r3, r2
 800812e:	2200      	movs	r2, #0
 8008130:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	3301      	adds	r3, #1
 8008136:	613b      	str	r3, [r7, #16]
 8008138:	693b      	ldr	r3, [r7, #16]
 800813a:	2b0e      	cmp	r3, #14
 800813c:	d9f2      	bls.n	8008124 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800813e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008142:	2b00      	cmp	r3, #0
 8008144:	d11c      	bne.n	8008180 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800814c:	685b      	ldr	r3, [r3, #4]
 800814e:	68fa      	ldr	r2, [r7, #12]
 8008150:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008154:	f043 0302 	orr.w	r3, r3, #2
 8008158:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800815e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800816a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008176:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	639a      	str	r2, [r3, #56]	@ 0x38
 800817e:	e00b      	b.n	8008198 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008184:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008190:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800819e:	461a      	mov	r2, r3
 80081a0:	2300      	movs	r3, #0
 80081a2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80081a4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	d10d      	bne.n	80081c8 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80081ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d104      	bne.n	80081be <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80081b4:	2100      	movs	r1, #0
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	f000 f968 	bl	800848c <USB_SetDevSpeed>
 80081bc:	e008      	b.n	80081d0 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80081be:	2101      	movs	r1, #1
 80081c0:	6878      	ldr	r0, [r7, #4]
 80081c2:	f000 f963 	bl	800848c <USB_SetDevSpeed>
 80081c6:	e003      	b.n	80081d0 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80081c8:	2103      	movs	r1, #3
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f000 f95e 	bl	800848c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80081d0:	2110      	movs	r1, #16
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f000 f8fa 	bl	80083cc <USB_FlushTxFifo>
 80081d8:	4603      	mov	r3, r0
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d001      	beq.n	80081e2 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80081de:	2301      	movs	r3, #1
 80081e0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f000 f924 	bl	8008430 <USB_FlushRxFifo>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d001      	beq.n	80081f2 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80081ee:	2301      	movs	r3, #1
 80081f0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081f8:	461a      	mov	r2, r3
 80081fa:	2300      	movs	r3, #0
 80081fc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008204:	461a      	mov	r2, r3
 8008206:	2300      	movs	r3, #0
 8008208:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008210:	461a      	mov	r2, r3
 8008212:	2300      	movs	r3, #0
 8008214:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008216:	2300      	movs	r3, #0
 8008218:	613b      	str	r3, [r7, #16]
 800821a:	e043      	b.n	80082a4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800821c:	693b      	ldr	r3, [r7, #16]
 800821e:	015a      	lsls	r2, r3, #5
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	4413      	add	r3, r2
 8008224:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800822e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008232:	d118      	bne.n	8008266 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008234:	693b      	ldr	r3, [r7, #16]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d10a      	bne.n	8008250 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800823a:	693b      	ldr	r3, [r7, #16]
 800823c:	015a      	lsls	r2, r3, #5
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	4413      	add	r3, r2
 8008242:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008246:	461a      	mov	r2, r3
 8008248:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800824c:	6013      	str	r3, [r2, #0]
 800824e:	e013      	b.n	8008278 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	015a      	lsls	r2, r3, #5
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	4413      	add	r3, r2
 8008258:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800825c:	461a      	mov	r2, r3
 800825e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008262:	6013      	str	r3, [r2, #0]
 8008264:	e008      	b.n	8008278 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	015a      	lsls	r2, r3, #5
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	4413      	add	r3, r2
 800826e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008272:	461a      	mov	r2, r3
 8008274:	2300      	movs	r3, #0
 8008276:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008278:	693b      	ldr	r3, [r7, #16]
 800827a:	015a      	lsls	r2, r3, #5
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	4413      	add	r3, r2
 8008280:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008284:	461a      	mov	r2, r3
 8008286:	2300      	movs	r3, #0
 8008288:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	015a      	lsls	r2, r3, #5
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	4413      	add	r3, r2
 8008292:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008296:	461a      	mov	r2, r3
 8008298:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800829c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800829e:	693b      	ldr	r3, [r7, #16]
 80082a0:	3301      	adds	r3, #1
 80082a2:	613b      	str	r3, [r7, #16]
 80082a4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80082a8:	461a      	mov	r2, r3
 80082aa:	693b      	ldr	r3, [r7, #16]
 80082ac:	4293      	cmp	r3, r2
 80082ae:	d3b5      	bcc.n	800821c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80082b0:	2300      	movs	r3, #0
 80082b2:	613b      	str	r3, [r7, #16]
 80082b4:	e043      	b.n	800833e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	015a      	lsls	r2, r3, #5
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	4413      	add	r3, r2
 80082be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80082c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80082cc:	d118      	bne.n	8008300 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80082ce:	693b      	ldr	r3, [r7, #16]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d10a      	bne.n	80082ea <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	015a      	lsls	r2, r3, #5
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	4413      	add	r3, r2
 80082dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082e0:	461a      	mov	r2, r3
 80082e2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80082e6:	6013      	str	r3, [r2, #0]
 80082e8:	e013      	b.n	8008312 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80082ea:	693b      	ldr	r3, [r7, #16]
 80082ec:	015a      	lsls	r2, r3, #5
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	4413      	add	r3, r2
 80082f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082f6:	461a      	mov	r2, r3
 80082f8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80082fc:	6013      	str	r3, [r2, #0]
 80082fe:	e008      	b.n	8008312 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	015a      	lsls	r2, r3, #5
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	4413      	add	r3, r2
 8008308:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800830c:	461a      	mov	r2, r3
 800830e:	2300      	movs	r3, #0
 8008310:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008312:	693b      	ldr	r3, [r7, #16]
 8008314:	015a      	lsls	r2, r3, #5
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	4413      	add	r3, r2
 800831a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800831e:	461a      	mov	r2, r3
 8008320:	2300      	movs	r3, #0
 8008322:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	015a      	lsls	r2, r3, #5
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	4413      	add	r3, r2
 800832c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008330:	461a      	mov	r2, r3
 8008332:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008336:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008338:	693b      	ldr	r3, [r7, #16]
 800833a:	3301      	adds	r3, #1
 800833c:	613b      	str	r3, [r7, #16]
 800833e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008342:	461a      	mov	r2, r3
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	4293      	cmp	r3, r2
 8008348:	d3b5      	bcc.n	80082b6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008350:	691b      	ldr	r3, [r3, #16]
 8008352:	68fa      	ldr	r2, [r7, #12]
 8008354:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008358:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800835c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2200      	movs	r2, #0
 8008362:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800836a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800836c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008370:	2b00      	cmp	r3, #0
 8008372:	d105      	bne.n	8008380 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	699b      	ldr	r3, [r3, #24]
 8008378:	f043 0210 	orr.w	r2, r3, #16
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	699a      	ldr	r2, [r3, #24]
 8008384:	4b10      	ldr	r3, [pc, #64]	@ (80083c8 <USB_DevInit+0x2c4>)
 8008386:	4313      	orrs	r3, r2
 8008388:	687a      	ldr	r2, [r7, #4]
 800838a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800838c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008390:	2b00      	cmp	r3, #0
 8008392:	d005      	beq.n	80083a0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	699b      	ldr	r3, [r3, #24]
 8008398:	f043 0208 	orr.w	r2, r3, #8
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80083a0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80083a4:	2b01      	cmp	r3, #1
 80083a6:	d107      	bne.n	80083b8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	699b      	ldr	r3, [r3, #24]
 80083ac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80083b0:	f043 0304 	orr.w	r3, r3, #4
 80083b4:	687a      	ldr	r2, [r7, #4]
 80083b6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80083b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80083ba:	4618      	mov	r0, r3
 80083bc:	3718      	adds	r7, #24
 80083be:	46bd      	mov	sp, r7
 80083c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80083c4:	b004      	add	sp, #16
 80083c6:	4770      	bx	lr
 80083c8:	803c3800 	.word	0x803c3800

080083cc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80083cc:	b480      	push	{r7}
 80083ce:	b085      	sub	sp, #20
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
 80083d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80083d6:	2300      	movs	r3, #0
 80083d8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	3301      	adds	r3, #1
 80083de:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80083e6:	d901      	bls.n	80083ec <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80083e8:	2303      	movs	r3, #3
 80083ea:	e01b      	b.n	8008424 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	691b      	ldr	r3, [r3, #16]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	daf2      	bge.n	80083da <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80083f4:	2300      	movs	r3, #0
 80083f6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	019b      	lsls	r3, r3, #6
 80083fc:	f043 0220 	orr.w	r2, r3, #32
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	3301      	adds	r3, #1
 8008408:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008410:	d901      	bls.n	8008416 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008412:	2303      	movs	r3, #3
 8008414:	e006      	b.n	8008424 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	691b      	ldr	r3, [r3, #16]
 800841a:	f003 0320 	and.w	r3, r3, #32
 800841e:	2b20      	cmp	r3, #32
 8008420:	d0f0      	beq.n	8008404 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008422:	2300      	movs	r3, #0
}
 8008424:	4618      	mov	r0, r3
 8008426:	3714      	adds	r7, #20
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr

08008430 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008430:	b480      	push	{r7}
 8008432:	b085      	sub	sp, #20
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008438:	2300      	movs	r3, #0
 800843a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	3301      	adds	r3, #1
 8008440:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008448:	d901      	bls.n	800844e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800844a:	2303      	movs	r3, #3
 800844c:	e018      	b.n	8008480 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	691b      	ldr	r3, [r3, #16]
 8008452:	2b00      	cmp	r3, #0
 8008454:	daf2      	bge.n	800843c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008456:	2300      	movs	r3, #0
 8008458:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2210      	movs	r2, #16
 800845e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	3301      	adds	r3, #1
 8008464:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800846c:	d901      	bls.n	8008472 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800846e:	2303      	movs	r3, #3
 8008470:	e006      	b.n	8008480 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	691b      	ldr	r3, [r3, #16]
 8008476:	f003 0310 	and.w	r3, r3, #16
 800847a:	2b10      	cmp	r3, #16
 800847c:	d0f0      	beq.n	8008460 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800847e:	2300      	movs	r3, #0
}
 8008480:	4618      	mov	r0, r3
 8008482:	3714      	adds	r7, #20
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr

0800848c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800848c:	b480      	push	{r7}
 800848e:	b085      	sub	sp, #20
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
 8008494:	460b      	mov	r3, r1
 8008496:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084a2:	681a      	ldr	r2, [r3, #0]
 80084a4:	78fb      	ldrb	r3, [r7, #3]
 80084a6:	68f9      	ldr	r1, [r7, #12]
 80084a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80084ac:	4313      	orrs	r3, r2
 80084ae:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80084b0:	2300      	movs	r3, #0
}
 80084b2:	4618      	mov	r0, r3
 80084b4:	3714      	adds	r7, #20
 80084b6:	46bd      	mov	sp, r7
 80084b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084bc:	4770      	bx	lr

080084be <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80084be:	b480      	push	{r7}
 80084c0:	b087      	sub	sp, #28
 80084c2:	af00      	add	r7, sp, #0
 80084c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084d0:	689b      	ldr	r3, [r3, #8]
 80084d2:	f003 0306 	and.w	r3, r3, #6
 80084d6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d102      	bne.n	80084e4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80084de:	2300      	movs	r3, #0
 80084e0:	75fb      	strb	r3, [r7, #23]
 80084e2:	e00a      	b.n	80084fa <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	2b02      	cmp	r3, #2
 80084e8:	d002      	beq.n	80084f0 <USB_GetDevSpeed+0x32>
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	2b06      	cmp	r3, #6
 80084ee:	d102      	bne.n	80084f6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80084f0:	2302      	movs	r3, #2
 80084f2:	75fb      	strb	r3, [r7, #23]
 80084f4:	e001      	b.n	80084fa <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80084f6:	230f      	movs	r3, #15
 80084f8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80084fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80084fc:	4618      	mov	r0, r3
 80084fe:	371c      	adds	r7, #28
 8008500:	46bd      	mov	sp, r7
 8008502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008506:	4770      	bx	lr

08008508 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008508:	b480      	push	{r7}
 800850a:	b085      	sub	sp, #20
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	781b      	ldrb	r3, [r3, #0]
 800851a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	785b      	ldrb	r3, [r3, #1]
 8008520:	2b01      	cmp	r3, #1
 8008522:	d13a      	bne.n	800859a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800852a:	69da      	ldr	r2, [r3, #28]
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	781b      	ldrb	r3, [r3, #0]
 8008530:	f003 030f 	and.w	r3, r3, #15
 8008534:	2101      	movs	r1, #1
 8008536:	fa01 f303 	lsl.w	r3, r1, r3
 800853a:	b29b      	uxth	r3, r3
 800853c:	68f9      	ldr	r1, [r7, #12]
 800853e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008542:	4313      	orrs	r3, r2
 8008544:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	015a      	lsls	r2, r3, #5
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	4413      	add	r3, r2
 800854e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008558:	2b00      	cmp	r3, #0
 800855a:	d155      	bne.n	8008608 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	015a      	lsls	r2, r3, #5
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	4413      	add	r3, r2
 8008564:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008568:	681a      	ldr	r2, [r3, #0]
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	689b      	ldr	r3, [r3, #8]
 800856e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	791b      	ldrb	r3, [r3, #4]
 8008576:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008578:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800857a:	68bb      	ldr	r3, [r7, #8]
 800857c:	059b      	lsls	r3, r3, #22
 800857e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008580:	4313      	orrs	r3, r2
 8008582:	68ba      	ldr	r2, [r7, #8]
 8008584:	0151      	lsls	r1, r2, #5
 8008586:	68fa      	ldr	r2, [r7, #12]
 8008588:	440a      	add	r2, r1
 800858a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800858e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008592:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008596:	6013      	str	r3, [r2, #0]
 8008598:	e036      	b.n	8008608 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085a0:	69da      	ldr	r2, [r3, #28]
 80085a2:	683b      	ldr	r3, [r7, #0]
 80085a4:	781b      	ldrb	r3, [r3, #0]
 80085a6:	f003 030f 	and.w	r3, r3, #15
 80085aa:	2101      	movs	r1, #1
 80085ac:	fa01 f303 	lsl.w	r3, r1, r3
 80085b0:	041b      	lsls	r3, r3, #16
 80085b2:	68f9      	ldr	r1, [r7, #12]
 80085b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80085b8:	4313      	orrs	r3, r2
 80085ba:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	015a      	lsls	r2, r3, #5
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	4413      	add	r3, r2
 80085c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d11a      	bne.n	8008608 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	015a      	lsls	r2, r3, #5
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	4413      	add	r3, r2
 80085da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085de:	681a      	ldr	r2, [r3, #0]
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	689b      	ldr	r3, [r3, #8]
 80085e4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	791b      	ldrb	r3, [r3, #4]
 80085ec:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80085ee:	430b      	orrs	r3, r1
 80085f0:	4313      	orrs	r3, r2
 80085f2:	68ba      	ldr	r2, [r7, #8]
 80085f4:	0151      	lsls	r1, r2, #5
 80085f6:	68fa      	ldr	r2, [r7, #12]
 80085f8:	440a      	add	r2, r1
 80085fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008602:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008606:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008608:	2300      	movs	r3, #0
}
 800860a:	4618      	mov	r0, r3
 800860c:	3714      	adds	r7, #20
 800860e:	46bd      	mov	sp, r7
 8008610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008614:	4770      	bx	lr
	...

08008618 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008618:	b480      	push	{r7}
 800861a:	b085      	sub	sp, #20
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
 8008620:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	781b      	ldrb	r3, [r3, #0]
 800862a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	785b      	ldrb	r3, [r3, #1]
 8008630:	2b01      	cmp	r3, #1
 8008632:	d161      	bne.n	80086f8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	015a      	lsls	r2, r3, #5
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	4413      	add	r3, r2
 800863c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008646:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800864a:	d11f      	bne.n	800868c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	015a      	lsls	r2, r3, #5
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	4413      	add	r3, r2
 8008654:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	68ba      	ldr	r2, [r7, #8]
 800865c:	0151      	lsls	r1, r2, #5
 800865e:	68fa      	ldr	r2, [r7, #12]
 8008660:	440a      	add	r2, r1
 8008662:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008666:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800866a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800866c:	68bb      	ldr	r3, [r7, #8]
 800866e:	015a      	lsls	r2, r3, #5
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	4413      	add	r3, r2
 8008674:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	68ba      	ldr	r2, [r7, #8]
 800867c:	0151      	lsls	r1, r2, #5
 800867e:	68fa      	ldr	r2, [r7, #12]
 8008680:	440a      	add	r2, r1
 8008682:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008686:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800868a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008692:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	781b      	ldrb	r3, [r3, #0]
 8008698:	f003 030f 	and.w	r3, r3, #15
 800869c:	2101      	movs	r1, #1
 800869e:	fa01 f303 	lsl.w	r3, r1, r3
 80086a2:	b29b      	uxth	r3, r3
 80086a4:	43db      	mvns	r3, r3
 80086a6:	68f9      	ldr	r1, [r7, #12]
 80086a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80086ac:	4013      	ands	r3, r2
 80086ae:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086b6:	69da      	ldr	r2, [r3, #28]
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	781b      	ldrb	r3, [r3, #0]
 80086bc:	f003 030f 	and.w	r3, r3, #15
 80086c0:	2101      	movs	r1, #1
 80086c2:	fa01 f303 	lsl.w	r3, r1, r3
 80086c6:	b29b      	uxth	r3, r3
 80086c8:	43db      	mvns	r3, r3
 80086ca:	68f9      	ldr	r1, [r7, #12]
 80086cc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80086d0:	4013      	ands	r3, r2
 80086d2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	015a      	lsls	r2, r3, #5
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	4413      	add	r3, r2
 80086dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086e0:	681a      	ldr	r2, [r3, #0]
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	0159      	lsls	r1, r3, #5
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	440b      	add	r3, r1
 80086ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086ee:	4619      	mov	r1, r3
 80086f0:	4b35      	ldr	r3, [pc, #212]	@ (80087c8 <USB_DeactivateEndpoint+0x1b0>)
 80086f2:	4013      	ands	r3, r2
 80086f4:	600b      	str	r3, [r1, #0]
 80086f6:	e060      	b.n	80087ba <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	015a      	lsls	r2, r3, #5
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	4413      	add	r3, r2
 8008700:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800870a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800870e:	d11f      	bne.n	8008750 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	015a      	lsls	r2, r3, #5
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	4413      	add	r3, r2
 8008718:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	68ba      	ldr	r2, [r7, #8]
 8008720:	0151      	lsls	r1, r2, #5
 8008722:	68fa      	ldr	r2, [r7, #12]
 8008724:	440a      	add	r2, r1
 8008726:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800872a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800872e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	015a      	lsls	r2, r3, #5
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	4413      	add	r3, r2
 8008738:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	68ba      	ldr	r2, [r7, #8]
 8008740:	0151      	lsls	r1, r2, #5
 8008742:	68fa      	ldr	r2, [r7, #12]
 8008744:	440a      	add	r2, r1
 8008746:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800874a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800874e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008756:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	781b      	ldrb	r3, [r3, #0]
 800875c:	f003 030f 	and.w	r3, r3, #15
 8008760:	2101      	movs	r1, #1
 8008762:	fa01 f303 	lsl.w	r3, r1, r3
 8008766:	041b      	lsls	r3, r3, #16
 8008768:	43db      	mvns	r3, r3
 800876a:	68f9      	ldr	r1, [r7, #12]
 800876c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008770:	4013      	ands	r3, r2
 8008772:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800877a:	69da      	ldr	r2, [r3, #28]
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	781b      	ldrb	r3, [r3, #0]
 8008780:	f003 030f 	and.w	r3, r3, #15
 8008784:	2101      	movs	r1, #1
 8008786:	fa01 f303 	lsl.w	r3, r1, r3
 800878a:	041b      	lsls	r3, r3, #16
 800878c:	43db      	mvns	r3, r3
 800878e:	68f9      	ldr	r1, [r7, #12]
 8008790:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008794:	4013      	ands	r3, r2
 8008796:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	015a      	lsls	r2, r3, #5
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	4413      	add	r3, r2
 80087a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087a4:	681a      	ldr	r2, [r3, #0]
 80087a6:	68bb      	ldr	r3, [r7, #8]
 80087a8:	0159      	lsls	r1, r3, #5
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	440b      	add	r3, r1
 80087ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087b2:	4619      	mov	r1, r3
 80087b4:	4b05      	ldr	r3, [pc, #20]	@ (80087cc <USB_DeactivateEndpoint+0x1b4>)
 80087b6:	4013      	ands	r3, r2
 80087b8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80087ba:	2300      	movs	r3, #0
}
 80087bc:	4618      	mov	r0, r3
 80087be:	3714      	adds	r7, #20
 80087c0:	46bd      	mov	sp, r7
 80087c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c6:	4770      	bx	lr
 80087c8:	ec337800 	.word	0xec337800
 80087cc:	eff37800 	.word	0xeff37800

080087d0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b08a      	sub	sp, #40	@ 0x28
 80087d4:	af02      	add	r7, sp, #8
 80087d6:	60f8      	str	r0, [r7, #12]
 80087d8:	60b9      	str	r1, [r7, #8]
 80087da:	4613      	mov	r3, r2
 80087dc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	781b      	ldrb	r3, [r3, #0]
 80087e6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	785b      	ldrb	r3, [r3, #1]
 80087ec:	2b01      	cmp	r3, #1
 80087ee:	f040 817f 	bne.w	8008af0 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80087f2:	68bb      	ldr	r3, [r7, #8]
 80087f4:	691b      	ldr	r3, [r3, #16]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d132      	bne.n	8008860 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80087fa:	69bb      	ldr	r3, [r7, #24]
 80087fc:	015a      	lsls	r2, r3, #5
 80087fe:	69fb      	ldr	r3, [r7, #28]
 8008800:	4413      	add	r3, r2
 8008802:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008806:	691b      	ldr	r3, [r3, #16]
 8008808:	69ba      	ldr	r2, [r7, #24]
 800880a:	0151      	lsls	r1, r2, #5
 800880c:	69fa      	ldr	r2, [r7, #28]
 800880e:	440a      	add	r2, r1
 8008810:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008814:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008818:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800881c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800881e:	69bb      	ldr	r3, [r7, #24]
 8008820:	015a      	lsls	r2, r3, #5
 8008822:	69fb      	ldr	r3, [r7, #28]
 8008824:	4413      	add	r3, r2
 8008826:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800882a:	691b      	ldr	r3, [r3, #16]
 800882c:	69ba      	ldr	r2, [r7, #24]
 800882e:	0151      	lsls	r1, r2, #5
 8008830:	69fa      	ldr	r2, [r7, #28]
 8008832:	440a      	add	r2, r1
 8008834:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008838:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800883c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800883e:	69bb      	ldr	r3, [r7, #24]
 8008840:	015a      	lsls	r2, r3, #5
 8008842:	69fb      	ldr	r3, [r7, #28]
 8008844:	4413      	add	r3, r2
 8008846:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800884a:	691b      	ldr	r3, [r3, #16]
 800884c:	69ba      	ldr	r2, [r7, #24]
 800884e:	0151      	lsls	r1, r2, #5
 8008850:	69fa      	ldr	r2, [r7, #28]
 8008852:	440a      	add	r2, r1
 8008854:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008858:	0cdb      	lsrs	r3, r3, #19
 800885a:	04db      	lsls	r3, r3, #19
 800885c:	6113      	str	r3, [r2, #16]
 800885e:	e097      	b.n	8008990 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008860:	69bb      	ldr	r3, [r7, #24]
 8008862:	015a      	lsls	r2, r3, #5
 8008864:	69fb      	ldr	r3, [r7, #28]
 8008866:	4413      	add	r3, r2
 8008868:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800886c:	691b      	ldr	r3, [r3, #16]
 800886e:	69ba      	ldr	r2, [r7, #24]
 8008870:	0151      	lsls	r1, r2, #5
 8008872:	69fa      	ldr	r2, [r7, #28]
 8008874:	440a      	add	r2, r1
 8008876:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800887a:	0cdb      	lsrs	r3, r3, #19
 800887c:	04db      	lsls	r3, r3, #19
 800887e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008880:	69bb      	ldr	r3, [r7, #24]
 8008882:	015a      	lsls	r2, r3, #5
 8008884:	69fb      	ldr	r3, [r7, #28]
 8008886:	4413      	add	r3, r2
 8008888:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800888c:	691b      	ldr	r3, [r3, #16]
 800888e:	69ba      	ldr	r2, [r7, #24]
 8008890:	0151      	lsls	r1, r2, #5
 8008892:	69fa      	ldr	r2, [r7, #28]
 8008894:	440a      	add	r2, r1
 8008896:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800889a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800889e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80088a2:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80088a4:	69bb      	ldr	r3, [r7, #24]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d11a      	bne.n	80088e0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80088aa:	68bb      	ldr	r3, [r7, #8]
 80088ac:	691a      	ldr	r2, [r3, #16]
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	689b      	ldr	r3, [r3, #8]
 80088b2:	429a      	cmp	r2, r3
 80088b4:	d903      	bls.n	80088be <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	689a      	ldr	r2, [r3, #8]
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80088be:	69bb      	ldr	r3, [r7, #24]
 80088c0:	015a      	lsls	r2, r3, #5
 80088c2:	69fb      	ldr	r3, [r7, #28]
 80088c4:	4413      	add	r3, r2
 80088c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088ca:	691b      	ldr	r3, [r3, #16]
 80088cc:	69ba      	ldr	r2, [r7, #24]
 80088ce:	0151      	lsls	r1, r2, #5
 80088d0:	69fa      	ldr	r2, [r7, #28]
 80088d2:	440a      	add	r2, r1
 80088d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088d8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80088dc:	6113      	str	r3, [r2, #16]
 80088de:	e044      	b.n	800896a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	691a      	ldr	r2, [r3, #16]
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	689b      	ldr	r3, [r3, #8]
 80088e8:	4413      	add	r3, r2
 80088ea:	1e5a      	subs	r2, r3, #1
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	689b      	ldr	r3, [r3, #8]
 80088f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80088f4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80088f6:	69bb      	ldr	r3, [r7, #24]
 80088f8:	015a      	lsls	r2, r3, #5
 80088fa:	69fb      	ldr	r3, [r7, #28]
 80088fc:	4413      	add	r3, r2
 80088fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008902:	691a      	ldr	r2, [r3, #16]
 8008904:	8afb      	ldrh	r3, [r7, #22]
 8008906:	04d9      	lsls	r1, r3, #19
 8008908:	4ba4      	ldr	r3, [pc, #656]	@ (8008b9c <USB_EPStartXfer+0x3cc>)
 800890a:	400b      	ands	r3, r1
 800890c:	69b9      	ldr	r1, [r7, #24]
 800890e:	0148      	lsls	r0, r1, #5
 8008910:	69f9      	ldr	r1, [r7, #28]
 8008912:	4401      	add	r1, r0
 8008914:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008918:	4313      	orrs	r3, r2
 800891a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800891c:	68bb      	ldr	r3, [r7, #8]
 800891e:	791b      	ldrb	r3, [r3, #4]
 8008920:	2b01      	cmp	r3, #1
 8008922:	d122      	bne.n	800896a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008924:	69bb      	ldr	r3, [r7, #24]
 8008926:	015a      	lsls	r2, r3, #5
 8008928:	69fb      	ldr	r3, [r7, #28]
 800892a:	4413      	add	r3, r2
 800892c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008930:	691b      	ldr	r3, [r3, #16]
 8008932:	69ba      	ldr	r2, [r7, #24]
 8008934:	0151      	lsls	r1, r2, #5
 8008936:	69fa      	ldr	r2, [r7, #28]
 8008938:	440a      	add	r2, r1
 800893a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800893e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008942:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8008944:	69bb      	ldr	r3, [r7, #24]
 8008946:	015a      	lsls	r2, r3, #5
 8008948:	69fb      	ldr	r3, [r7, #28]
 800894a:	4413      	add	r3, r2
 800894c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008950:	691a      	ldr	r2, [r3, #16]
 8008952:	8afb      	ldrh	r3, [r7, #22]
 8008954:	075b      	lsls	r3, r3, #29
 8008956:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800895a:	69b9      	ldr	r1, [r7, #24]
 800895c:	0148      	lsls	r0, r1, #5
 800895e:	69f9      	ldr	r1, [r7, #28]
 8008960:	4401      	add	r1, r0
 8008962:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008966:	4313      	orrs	r3, r2
 8008968:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800896a:	69bb      	ldr	r3, [r7, #24]
 800896c:	015a      	lsls	r2, r3, #5
 800896e:	69fb      	ldr	r3, [r7, #28]
 8008970:	4413      	add	r3, r2
 8008972:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008976:	691a      	ldr	r2, [r3, #16]
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	691b      	ldr	r3, [r3, #16]
 800897c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008980:	69b9      	ldr	r1, [r7, #24]
 8008982:	0148      	lsls	r0, r1, #5
 8008984:	69f9      	ldr	r1, [r7, #28]
 8008986:	4401      	add	r1, r0
 8008988:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800898c:	4313      	orrs	r3, r2
 800898e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008990:	79fb      	ldrb	r3, [r7, #7]
 8008992:	2b01      	cmp	r3, #1
 8008994:	d14b      	bne.n	8008a2e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	69db      	ldr	r3, [r3, #28]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d009      	beq.n	80089b2 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800899e:	69bb      	ldr	r3, [r7, #24]
 80089a0:	015a      	lsls	r2, r3, #5
 80089a2:	69fb      	ldr	r3, [r7, #28]
 80089a4:	4413      	add	r3, r2
 80089a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089aa:	461a      	mov	r2, r3
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	69db      	ldr	r3, [r3, #28]
 80089b0:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	791b      	ldrb	r3, [r3, #4]
 80089b6:	2b01      	cmp	r3, #1
 80089b8:	d128      	bne.n	8008a0c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80089ba:	69fb      	ldr	r3, [r7, #28]
 80089bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089c0:	689b      	ldr	r3, [r3, #8]
 80089c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d110      	bne.n	80089ec <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80089ca:	69bb      	ldr	r3, [r7, #24]
 80089cc:	015a      	lsls	r2, r3, #5
 80089ce:	69fb      	ldr	r3, [r7, #28]
 80089d0:	4413      	add	r3, r2
 80089d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	69ba      	ldr	r2, [r7, #24]
 80089da:	0151      	lsls	r1, r2, #5
 80089dc:	69fa      	ldr	r2, [r7, #28]
 80089de:	440a      	add	r2, r1
 80089e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80089e4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80089e8:	6013      	str	r3, [r2, #0]
 80089ea:	e00f      	b.n	8008a0c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80089ec:	69bb      	ldr	r3, [r7, #24]
 80089ee:	015a      	lsls	r2, r3, #5
 80089f0:	69fb      	ldr	r3, [r7, #28]
 80089f2:	4413      	add	r3, r2
 80089f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	69ba      	ldr	r2, [r7, #24]
 80089fc:	0151      	lsls	r1, r2, #5
 80089fe:	69fa      	ldr	r2, [r7, #28]
 8008a00:	440a      	add	r2, r1
 8008a02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a0a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008a0c:	69bb      	ldr	r3, [r7, #24]
 8008a0e:	015a      	lsls	r2, r3, #5
 8008a10:	69fb      	ldr	r3, [r7, #28]
 8008a12:	4413      	add	r3, r2
 8008a14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	69ba      	ldr	r2, [r7, #24]
 8008a1c:	0151      	lsls	r1, r2, #5
 8008a1e:	69fa      	ldr	r2, [r7, #28]
 8008a20:	440a      	add	r2, r1
 8008a22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a26:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008a2a:	6013      	str	r3, [r2, #0]
 8008a2c:	e166      	b.n	8008cfc <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008a2e:	69bb      	ldr	r3, [r7, #24]
 8008a30:	015a      	lsls	r2, r3, #5
 8008a32:	69fb      	ldr	r3, [r7, #28]
 8008a34:	4413      	add	r3, r2
 8008a36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	69ba      	ldr	r2, [r7, #24]
 8008a3e:	0151      	lsls	r1, r2, #5
 8008a40:	69fa      	ldr	r2, [r7, #28]
 8008a42:	440a      	add	r2, r1
 8008a44:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a48:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008a4c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008a4e:	68bb      	ldr	r3, [r7, #8]
 8008a50:	791b      	ldrb	r3, [r3, #4]
 8008a52:	2b01      	cmp	r3, #1
 8008a54:	d015      	beq.n	8008a82 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	691b      	ldr	r3, [r3, #16]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	f000 814e 	beq.w	8008cfc <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008a60:	69fb      	ldr	r3, [r7, #28]
 8008a62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	781b      	ldrb	r3, [r3, #0]
 8008a6c:	f003 030f 	and.w	r3, r3, #15
 8008a70:	2101      	movs	r1, #1
 8008a72:	fa01 f303 	lsl.w	r3, r1, r3
 8008a76:	69f9      	ldr	r1, [r7, #28]
 8008a78:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008a7c:	4313      	orrs	r3, r2
 8008a7e:	634b      	str	r3, [r1, #52]	@ 0x34
 8008a80:	e13c      	b.n	8008cfc <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008a82:	69fb      	ldr	r3, [r7, #28]
 8008a84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a88:	689b      	ldr	r3, [r3, #8]
 8008a8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d110      	bne.n	8008ab4 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008a92:	69bb      	ldr	r3, [r7, #24]
 8008a94:	015a      	lsls	r2, r3, #5
 8008a96:	69fb      	ldr	r3, [r7, #28]
 8008a98:	4413      	add	r3, r2
 8008a9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	69ba      	ldr	r2, [r7, #24]
 8008aa2:	0151      	lsls	r1, r2, #5
 8008aa4:	69fa      	ldr	r2, [r7, #28]
 8008aa6:	440a      	add	r2, r1
 8008aa8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008aac:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008ab0:	6013      	str	r3, [r2, #0]
 8008ab2:	e00f      	b.n	8008ad4 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008ab4:	69bb      	ldr	r3, [r7, #24]
 8008ab6:	015a      	lsls	r2, r3, #5
 8008ab8:	69fb      	ldr	r3, [r7, #28]
 8008aba:	4413      	add	r3, r2
 8008abc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	69ba      	ldr	r2, [r7, #24]
 8008ac4:	0151      	lsls	r1, r2, #5
 8008ac6:	69fa      	ldr	r2, [r7, #28]
 8008ac8:	440a      	add	r2, r1
 8008aca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ace:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008ad2:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	68d9      	ldr	r1, [r3, #12]
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	781a      	ldrb	r2, [r3, #0]
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	691b      	ldr	r3, [r3, #16]
 8008ae0:	b298      	uxth	r0, r3
 8008ae2:	79fb      	ldrb	r3, [r7, #7]
 8008ae4:	9300      	str	r3, [sp, #0]
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	68f8      	ldr	r0, [r7, #12]
 8008aea:	f000 f9b9 	bl	8008e60 <USB_WritePacket>
 8008aee:	e105      	b.n	8008cfc <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008af0:	69bb      	ldr	r3, [r7, #24]
 8008af2:	015a      	lsls	r2, r3, #5
 8008af4:	69fb      	ldr	r3, [r7, #28]
 8008af6:	4413      	add	r3, r2
 8008af8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008afc:	691b      	ldr	r3, [r3, #16]
 8008afe:	69ba      	ldr	r2, [r7, #24]
 8008b00:	0151      	lsls	r1, r2, #5
 8008b02:	69fa      	ldr	r2, [r7, #28]
 8008b04:	440a      	add	r2, r1
 8008b06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b0a:	0cdb      	lsrs	r3, r3, #19
 8008b0c:	04db      	lsls	r3, r3, #19
 8008b0e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008b10:	69bb      	ldr	r3, [r7, #24]
 8008b12:	015a      	lsls	r2, r3, #5
 8008b14:	69fb      	ldr	r3, [r7, #28]
 8008b16:	4413      	add	r3, r2
 8008b18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b1c:	691b      	ldr	r3, [r3, #16]
 8008b1e:	69ba      	ldr	r2, [r7, #24]
 8008b20:	0151      	lsls	r1, r2, #5
 8008b22:	69fa      	ldr	r2, [r7, #28]
 8008b24:	440a      	add	r2, r1
 8008b26:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b2a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008b2e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008b32:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8008b34:	69bb      	ldr	r3, [r7, #24]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d132      	bne.n	8008ba0 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	691b      	ldr	r3, [r3, #16]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d003      	beq.n	8008b4a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	689a      	ldr	r2, [r3, #8]
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	689a      	ldr	r2, [r3, #8]
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008b52:	69bb      	ldr	r3, [r7, #24]
 8008b54:	015a      	lsls	r2, r3, #5
 8008b56:	69fb      	ldr	r3, [r7, #28]
 8008b58:	4413      	add	r3, r2
 8008b5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b5e:	691a      	ldr	r2, [r3, #16]
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	6a1b      	ldr	r3, [r3, #32]
 8008b64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b68:	69b9      	ldr	r1, [r7, #24]
 8008b6a:	0148      	lsls	r0, r1, #5
 8008b6c:	69f9      	ldr	r1, [r7, #28]
 8008b6e:	4401      	add	r1, r0
 8008b70:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008b74:	4313      	orrs	r3, r2
 8008b76:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008b78:	69bb      	ldr	r3, [r7, #24]
 8008b7a:	015a      	lsls	r2, r3, #5
 8008b7c:	69fb      	ldr	r3, [r7, #28]
 8008b7e:	4413      	add	r3, r2
 8008b80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b84:	691b      	ldr	r3, [r3, #16]
 8008b86:	69ba      	ldr	r2, [r7, #24]
 8008b88:	0151      	lsls	r1, r2, #5
 8008b8a:	69fa      	ldr	r2, [r7, #28]
 8008b8c:	440a      	add	r2, r1
 8008b8e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b92:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008b96:	6113      	str	r3, [r2, #16]
 8008b98:	e062      	b.n	8008c60 <USB_EPStartXfer+0x490>
 8008b9a:	bf00      	nop
 8008b9c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	691b      	ldr	r3, [r3, #16]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d123      	bne.n	8008bf0 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008ba8:	69bb      	ldr	r3, [r7, #24]
 8008baa:	015a      	lsls	r2, r3, #5
 8008bac:	69fb      	ldr	r3, [r7, #28]
 8008bae:	4413      	add	r3, r2
 8008bb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bb4:	691a      	ldr	r2, [r3, #16]
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	689b      	ldr	r3, [r3, #8]
 8008bba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008bbe:	69b9      	ldr	r1, [r7, #24]
 8008bc0:	0148      	lsls	r0, r1, #5
 8008bc2:	69f9      	ldr	r1, [r7, #28]
 8008bc4:	4401      	add	r1, r0
 8008bc6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008bce:	69bb      	ldr	r3, [r7, #24]
 8008bd0:	015a      	lsls	r2, r3, #5
 8008bd2:	69fb      	ldr	r3, [r7, #28]
 8008bd4:	4413      	add	r3, r2
 8008bd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bda:	691b      	ldr	r3, [r3, #16]
 8008bdc:	69ba      	ldr	r2, [r7, #24]
 8008bde:	0151      	lsls	r1, r2, #5
 8008be0:	69fa      	ldr	r2, [r7, #28]
 8008be2:	440a      	add	r2, r1
 8008be4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008be8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008bec:	6113      	str	r3, [r2, #16]
 8008bee:	e037      	b.n	8008c60 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	691a      	ldr	r2, [r3, #16]
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	689b      	ldr	r3, [r3, #8]
 8008bf8:	4413      	add	r3, r2
 8008bfa:	1e5a      	subs	r2, r3, #1
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	689b      	ldr	r3, [r3, #8]
 8008c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c04:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	689b      	ldr	r3, [r3, #8]
 8008c0a:	8afa      	ldrh	r2, [r7, #22]
 8008c0c:	fb03 f202 	mul.w	r2, r3, r2
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008c14:	69bb      	ldr	r3, [r7, #24]
 8008c16:	015a      	lsls	r2, r3, #5
 8008c18:	69fb      	ldr	r3, [r7, #28]
 8008c1a:	4413      	add	r3, r2
 8008c1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c20:	691a      	ldr	r2, [r3, #16]
 8008c22:	8afb      	ldrh	r3, [r7, #22]
 8008c24:	04d9      	lsls	r1, r3, #19
 8008c26:	4b38      	ldr	r3, [pc, #224]	@ (8008d08 <USB_EPStartXfer+0x538>)
 8008c28:	400b      	ands	r3, r1
 8008c2a:	69b9      	ldr	r1, [r7, #24]
 8008c2c:	0148      	lsls	r0, r1, #5
 8008c2e:	69f9      	ldr	r1, [r7, #28]
 8008c30:	4401      	add	r1, r0
 8008c32:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008c36:	4313      	orrs	r3, r2
 8008c38:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008c3a:	69bb      	ldr	r3, [r7, #24]
 8008c3c:	015a      	lsls	r2, r3, #5
 8008c3e:	69fb      	ldr	r3, [r7, #28]
 8008c40:	4413      	add	r3, r2
 8008c42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c46:	691a      	ldr	r2, [r3, #16]
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	6a1b      	ldr	r3, [r3, #32]
 8008c4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c50:	69b9      	ldr	r1, [r7, #24]
 8008c52:	0148      	lsls	r0, r1, #5
 8008c54:	69f9      	ldr	r1, [r7, #28]
 8008c56:	4401      	add	r1, r0
 8008c58:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008c5c:	4313      	orrs	r3, r2
 8008c5e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008c60:	79fb      	ldrb	r3, [r7, #7]
 8008c62:	2b01      	cmp	r3, #1
 8008c64:	d10d      	bne.n	8008c82 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	68db      	ldr	r3, [r3, #12]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d009      	beq.n	8008c82 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	68d9      	ldr	r1, [r3, #12]
 8008c72:	69bb      	ldr	r3, [r7, #24]
 8008c74:	015a      	lsls	r2, r3, #5
 8008c76:	69fb      	ldr	r3, [r7, #28]
 8008c78:	4413      	add	r3, r2
 8008c7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c7e:	460a      	mov	r2, r1
 8008c80:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008c82:	68bb      	ldr	r3, [r7, #8]
 8008c84:	791b      	ldrb	r3, [r3, #4]
 8008c86:	2b01      	cmp	r3, #1
 8008c88:	d128      	bne.n	8008cdc <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008c8a:	69fb      	ldr	r3, [r7, #28]
 8008c8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c90:	689b      	ldr	r3, [r3, #8]
 8008c92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d110      	bne.n	8008cbc <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008c9a:	69bb      	ldr	r3, [r7, #24]
 8008c9c:	015a      	lsls	r2, r3, #5
 8008c9e:	69fb      	ldr	r3, [r7, #28]
 8008ca0:	4413      	add	r3, r2
 8008ca2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	69ba      	ldr	r2, [r7, #24]
 8008caa:	0151      	lsls	r1, r2, #5
 8008cac:	69fa      	ldr	r2, [r7, #28]
 8008cae:	440a      	add	r2, r1
 8008cb0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008cb4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008cb8:	6013      	str	r3, [r2, #0]
 8008cba:	e00f      	b.n	8008cdc <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008cbc:	69bb      	ldr	r3, [r7, #24]
 8008cbe:	015a      	lsls	r2, r3, #5
 8008cc0:	69fb      	ldr	r3, [r7, #28]
 8008cc2:	4413      	add	r3, r2
 8008cc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	69ba      	ldr	r2, [r7, #24]
 8008ccc:	0151      	lsls	r1, r2, #5
 8008cce:	69fa      	ldr	r2, [r7, #28]
 8008cd0:	440a      	add	r2, r1
 8008cd2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008cd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008cda:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008cdc:	69bb      	ldr	r3, [r7, #24]
 8008cde:	015a      	lsls	r2, r3, #5
 8008ce0:	69fb      	ldr	r3, [r7, #28]
 8008ce2:	4413      	add	r3, r2
 8008ce4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	69ba      	ldr	r2, [r7, #24]
 8008cec:	0151      	lsls	r1, r2, #5
 8008cee:	69fa      	ldr	r2, [r7, #28]
 8008cf0:	440a      	add	r2, r1
 8008cf2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008cf6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008cfa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008cfc:	2300      	movs	r3, #0
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	3720      	adds	r7, #32
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bd80      	pop	{r7, pc}
 8008d06:	bf00      	nop
 8008d08:	1ff80000 	.word	0x1ff80000

08008d0c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008d0c:	b480      	push	{r7}
 8008d0e:	b087      	sub	sp, #28
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
 8008d14:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008d16:	2300      	movs	r3, #0
 8008d18:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	785b      	ldrb	r3, [r3, #1]
 8008d26:	2b01      	cmp	r3, #1
 8008d28:	d14a      	bne.n	8008dc0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	781b      	ldrb	r3, [r3, #0]
 8008d2e:	015a      	lsls	r2, r3, #5
 8008d30:	693b      	ldr	r3, [r7, #16]
 8008d32:	4413      	add	r3, r2
 8008d34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d3e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d42:	f040 8086 	bne.w	8008e52 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	781b      	ldrb	r3, [r3, #0]
 8008d4a:	015a      	lsls	r2, r3, #5
 8008d4c:	693b      	ldr	r3, [r7, #16]
 8008d4e:	4413      	add	r3, r2
 8008d50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	683a      	ldr	r2, [r7, #0]
 8008d58:	7812      	ldrb	r2, [r2, #0]
 8008d5a:	0151      	lsls	r1, r2, #5
 8008d5c:	693a      	ldr	r2, [r7, #16]
 8008d5e:	440a      	add	r2, r1
 8008d60:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d64:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008d68:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	781b      	ldrb	r3, [r3, #0]
 8008d6e:	015a      	lsls	r2, r3, #5
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	4413      	add	r3, r2
 8008d74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	683a      	ldr	r2, [r7, #0]
 8008d7c:	7812      	ldrb	r2, [r2, #0]
 8008d7e:	0151      	lsls	r1, r2, #5
 8008d80:	693a      	ldr	r2, [r7, #16]
 8008d82:	440a      	add	r2, r1
 8008d84:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d88:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008d8c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	3301      	adds	r3, #1
 8008d92:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d902      	bls.n	8008da4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008d9e:	2301      	movs	r3, #1
 8008da0:	75fb      	strb	r3, [r7, #23]
          break;
 8008da2:	e056      	b.n	8008e52 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	781b      	ldrb	r3, [r3, #0]
 8008da8:	015a      	lsls	r2, r3, #5
 8008daa:	693b      	ldr	r3, [r7, #16]
 8008dac:	4413      	add	r3, r2
 8008dae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008db8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008dbc:	d0e7      	beq.n	8008d8e <USB_EPStopXfer+0x82>
 8008dbe:	e048      	b.n	8008e52 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	781b      	ldrb	r3, [r3, #0]
 8008dc4:	015a      	lsls	r2, r3, #5
 8008dc6:	693b      	ldr	r3, [r7, #16]
 8008dc8:	4413      	add	r3, r2
 8008dca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008dd4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008dd8:	d13b      	bne.n	8008e52 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	781b      	ldrb	r3, [r3, #0]
 8008dde:	015a      	lsls	r2, r3, #5
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	4413      	add	r3, r2
 8008de4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	683a      	ldr	r2, [r7, #0]
 8008dec:	7812      	ldrb	r2, [r2, #0]
 8008dee:	0151      	lsls	r1, r2, #5
 8008df0:	693a      	ldr	r2, [r7, #16]
 8008df2:	440a      	add	r2, r1
 8008df4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008df8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008dfc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	781b      	ldrb	r3, [r3, #0]
 8008e02:	015a      	lsls	r2, r3, #5
 8008e04:	693b      	ldr	r3, [r7, #16]
 8008e06:	4413      	add	r3, r2
 8008e08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	683a      	ldr	r2, [r7, #0]
 8008e10:	7812      	ldrb	r2, [r2, #0]
 8008e12:	0151      	lsls	r1, r2, #5
 8008e14:	693a      	ldr	r2, [r7, #16]
 8008e16:	440a      	add	r2, r1
 8008e18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e1c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008e20:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	3301      	adds	r3, #1
 8008e26:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d902      	bls.n	8008e38 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008e32:	2301      	movs	r3, #1
 8008e34:	75fb      	strb	r3, [r7, #23]
          break;
 8008e36:	e00c      	b.n	8008e52 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	781b      	ldrb	r3, [r3, #0]
 8008e3c:	015a      	lsls	r2, r3, #5
 8008e3e:	693b      	ldr	r3, [r7, #16]
 8008e40:	4413      	add	r3, r2
 8008e42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008e4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e50:	d0e7      	beq.n	8008e22 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008e52:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e54:	4618      	mov	r0, r3
 8008e56:	371c      	adds	r7, #28
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr

08008e60 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b089      	sub	sp, #36	@ 0x24
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	60f8      	str	r0, [r7, #12]
 8008e68:	60b9      	str	r1, [r7, #8]
 8008e6a:	4611      	mov	r1, r2
 8008e6c:	461a      	mov	r2, r3
 8008e6e:	460b      	mov	r3, r1
 8008e70:	71fb      	strb	r3, [r7, #7]
 8008e72:	4613      	mov	r3, r2
 8008e74:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008e7e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d123      	bne.n	8008ece <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008e86:	88bb      	ldrh	r3, [r7, #4]
 8008e88:	3303      	adds	r3, #3
 8008e8a:	089b      	lsrs	r3, r3, #2
 8008e8c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008e8e:	2300      	movs	r3, #0
 8008e90:	61bb      	str	r3, [r7, #24]
 8008e92:	e018      	b.n	8008ec6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008e94:	79fb      	ldrb	r3, [r7, #7]
 8008e96:	031a      	lsls	r2, r3, #12
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	4413      	add	r3, r2
 8008e9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008ea0:	461a      	mov	r2, r3
 8008ea2:	69fb      	ldr	r3, [r7, #28]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008ea8:	69fb      	ldr	r3, [r7, #28]
 8008eaa:	3301      	adds	r3, #1
 8008eac:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008eae:	69fb      	ldr	r3, [r7, #28]
 8008eb0:	3301      	adds	r3, #1
 8008eb2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008eb4:	69fb      	ldr	r3, [r7, #28]
 8008eb6:	3301      	adds	r3, #1
 8008eb8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008eba:	69fb      	ldr	r3, [r7, #28]
 8008ebc:	3301      	adds	r3, #1
 8008ebe:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008ec0:	69bb      	ldr	r3, [r7, #24]
 8008ec2:	3301      	adds	r3, #1
 8008ec4:	61bb      	str	r3, [r7, #24]
 8008ec6:	69ba      	ldr	r2, [r7, #24]
 8008ec8:	693b      	ldr	r3, [r7, #16]
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	d3e2      	bcc.n	8008e94 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008ece:	2300      	movs	r3, #0
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	3724      	adds	r7, #36	@ 0x24
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eda:	4770      	bx	lr

08008edc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b08b      	sub	sp, #44	@ 0x2c
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	60f8      	str	r0, [r7, #12]
 8008ee4:	60b9      	str	r1, [r7, #8]
 8008ee6:	4613      	mov	r3, r2
 8008ee8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008ef2:	88fb      	ldrh	r3, [r7, #6]
 8008ef4:	089b      	lsrs	r3, r3, #2
 8008ef6:	b29b      	uxth	r3, r3
 8008ef8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008efa:	88fb      	ldrh	r3, [r7, #6]
 8008efc:	f003 0303 	and.w	r3, r3, #3
 8008f00:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008f02:	2300      	movs	r3, #0
 8008f04:	623b      	str	r3, [r7, #32]
 8008f06:	e014      	b.n	8008f32 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008f08:	69bb      	ldr	r3, [r7, #24]
 8008f0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008f0e:	681a      	ldr	r2, [r3, #0]
 8008f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f12:	601a      	str	r2, [r3, #0]
    pDest++;
 8008f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f16:	3301      	adds	r3, #1
 8008f18:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f1c:	3301      	adds	r3, #1
 8008f1e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f22:	3301      	adds	r3, #1
 8008f24:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f28:	3301      	adds	r3, #1
 8008f2a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008f2c:	6a3b      	ldr	r3, [r7, #32]
 8008f2e:	3301      	adds	r3, #1
 8008f30:	623b      	str	r3, [r7, #32]
 8008f32:	6a3a      	ldr	r2, [r7, #32]
 8008f34:	697b      	ldr	r3, [r7, #20]
 8008f36:	429a      	cmp	r2, r3
 8008f38:	d3e6      	bcc.n	8008f08 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008f3a:	8bfb      	ldrh	r3, [r7, #30]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d01e      	beq.n	8008f7e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008f40:	2300      	movs	r3, #0
 8008f42:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008f44:	69bb      	ldr	r3, [r7, #24]
 8008f46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008f4a:	461a      	mov	r2, r3
 8008f4c:	f107 0310 	add.w	r3, r7, #16
 8008f50:	6812      	ldr	r2, [r2, #0]
 8008f52:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008f54:	693a      	ldr	r2, [r7, #16]
 8008f56:	6a3b      	ldr	r3, [r7, #32]
 8008f58:	b2db      	uxtb	r3, r3
 8008f5a:	00db      	lsls	r3, r3, #3
 8008f5c:	fa22 f303 	lsr.w	r3, r2, r3
 8008f60:	b2da      	uxtb	r2, r3
 8008f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f64:	701a      	strb	r2, [r3, #0]
      i++;
 8008f66:	6a3b      	ldr	r3, [r7, #32]
 8008f68:	3301      	adds	r3, #1
 8008f6a:	623b      	str	r3, [r7, #32]
      pDest++;
 8008f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f6e:	3301      	adds	r3, #1
 8008f70:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008f72:	8bfb      	ldrh	r3, [r7, #30]
 8008f74:	3b01      	subs	r3, #1
 8008f76:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008f78:	8bfb      	ldrh	r3, [r7, #30]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d1ea      	bne.n	8008f54 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008f80:	4618      	mov	r0, r3
 8008f82:	372c      	adds	r7, #44	@ 0x2c
 8008f84:	46bd      	mov	sp, r7
 8008f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8a:	4770      	bx	lr

08008f8c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	b085      	sub	sp, #20
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
 8008f94:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	781b      	ldrb	r3, [r3, #0]
 8008f9e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008fa0:	683b      	ldr	r3, [r7, #0]
 8008fa2:	785b      	ldrb	r3, [r3, #1]
 8008fa4:	2b01      	cmp	r3, #1
 8008fa6:	d12c      	bne.n	8009002 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008fa8:	68bb      	ldr	r3, [r7, #8]
 8008faa:	015a      	lsls	r2, r3, #5
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	4413      	add	r3, r2
 8008fb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	db12      	blt.n	8008fe0 <USB_EPSetStall+0x54>
 8008fba:	68bb      	ldr	r3, [r7, #8]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d00f      	beq.n	8008fe0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	015a      	lsls	r2, r3, #5
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	4413      	add	r3, r2
 8008fc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	68ba      	ldr	r2, [r7, #8]
 8008fd0:	0151      	lsls	r1, r2, #5
 8008fd2:	68fa      	ldr	r2, [r7, #12]
 8008fd4:	440a      	add	r2, r1
 8008fd6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008fda:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008fde:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	015a      	lsls	r2, r3, #5
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	4413      	add	r3, r2
 8008fe8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	68ba      	ldr	r2, [r7, #8]
 8008ff0:	0151      	lsls	r1, r2, #5
 8008ff2:	68fa      	ldr	r2, [r7, #12]
 8008ff4:	440a      	add	r2, r1
 8008ff6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ffa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008ffe:	6013      	str	r3, [r2, #0]
 8009000:	e02b      	b.n	800905a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009002:	68bb      	ldr	r3, [r7, #8]
 8009004:	015a      	lsls	r2, r3, #5
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	4413      	add	r3, r2
 800900a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	2b00      	cmp	r3, #0
 8009012:	db12      	blt.n	800903a <USB_EPSetStall+0xae>
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d00f      	beq.n	800903a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800901a:	68bb      	ldr	r3, [r7, #8]
 800901c:	015a      	lsls	r2, r3, #5
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	4413      	add	r3, r2
 8009022:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	68ba      	ldr	r2, [r7, #8]
 800902a:	0151      	lsls	r1, r2, #5
 800902c:	68fa      	ldr	r2, [r7, #12]
 800902e:	440a      	add	r2, r1
 8009030:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009034:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009038:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	015a      	lsls	r2, r3, #5
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	4413      	add	r3, r2
 8009042:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	68ba      	ldr	r2, [r7, #8]
 800904a:	0151      	lsls	r1, r2, #5
 800904c:	68fa      	ldr	r2, [r7, #12]
 800904e:	440a      	add	r2, r1
 8009050:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009054:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009058:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800905a:	2300      	movs	r3, #0
}
 800905c:	4618      	mov	r0, r3
 800905e:	3714      	adds	r7, #20
 8009060:	46bd      	mov	sp, r7
 8009062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009066:	4770      	bx	lr

08009068 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009068:	b480      	push	{r7}
 800906a:	b085      	sub	sp, #20
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
 8009070:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	781b      	ldrb	r3, [r3, #0]
 800907a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	785b      	ldrb	r3, [r3, #1]
 8009080:	2b01      	cmp	r3, #1
 8009082:	d128      	bne.n	80090d6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	015a      	lsls	r2, r3, #5
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	4413      	add	r3, r2
 800908c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	68ba      	ldr	r2, [r7, #8]
 8009094:	0151      	lsls	r1, r2, #5
 8009096:	68fa      	ldr	r2, [r7, #12]
 8009098:	440a      	add	r2, r1
 800909a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800909e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80090a2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	791b      	ldrb	r3, [r3, #4]
 80090a8:	2b03      	cmp	r3, #3
 80090aa:	d003      	beq.n	80090b4 <USB_EPClearStall+0x4c>
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	791b      	ldrb	r3, [r3, #4]
 80090b0:	2b02      	cmp	r3, #2
 80090b2:	d138      	bne.n	8009126 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	015a      	lsls	r2, r3, #5
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	4413      	add	r3, r2
 80090bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	68ba      	ldr	r2, [r7, #8]
 80090c4:	0151      	lsls	r1, r2, #5
 80090c6:	68fa      	ldr	r2, [r7, #12]
 80090c8:	440a      	add	r2, r1
 80090ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80090d2:	6013      	str	r3, [r2, #0]
 80090d4:	e027      	b.n	8009126 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	015a      	lsls	r2, r3, #5
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	4413      	add	r3, r2
 80090de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	68ba      	ldr	r2, [r7, #8]
 80090e6:	0151      	lsls	r1, r2, #5
 80090e8:	68fa      	ldr	r2, [r7, #12]
 80090ea:	440a      	add	r2, r1
 80090ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090f0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80090f4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	791b      	ldrb	r3, [r3, #4]
 80090fa:	2b03      	cmp	r3, #3
 80090fc:	d003      	beq.n	8009106 <USB_EPClearStall+0x9e>
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	791b      	ldrb	r3, [r3, #4]
 8009102:	2b02      	cmp	r3, #2
 8009104:	d10f      	bne.n	8009126 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	015a      	lsls	r2, r3, #5
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	4413      	add	r3, r2
 800910e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	68ba      	ldr	r2, [r7, #8]
 8009116:	0151      	lsls	r1, r2, #5
 8009118:	68fa      	ldr	r2, [r7, #12]
 800911a:	440a      	add	r2, r1
 800911c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009120:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009124:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009126:	2300      	movs	r3, #0
}
 8009128:	4618      	mov	r0, r3
 800912a:	3714      	adds	r7, #20
 800912c:	46bd      	mov	sp, r7
 800912e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009132:	4770      	bx	lr

08009134 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009134:	b480      	push	{r7}
 8009136:	b085      	sub	sp, #20
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
 800913c:	460b      	mov	r3, r1
 800913e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	68fa      	ldr	r2, [r7, #12]
 800914e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009152:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009156:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800915e:	681a      	ldr	r2, [r3, #0]
 8009160:	78fb      	ldrb	r3, [r7, #3]
 8009162:	011b      	lsls	r3, r3, #4
 8009164:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009168:	68f9      	ldr	r1, [r7, #12]
 800916a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800916e:	4313      	orrs	r3, r2
 8009170:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009172:	2300      	movs	r3, #0
}
 8009174:	4618      	mov	r0, r3
 8009176:	3714      	adds	r7, #20
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr

08009180 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009180:	b480      	push	{r7}
 8009182:	b085      	sub	sp, #20
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	68fa      	ldr	r2, [r7, #12]
 8009196:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800919a:	f023 0303 	bic.w	r3, r3, #3
 800919e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091a6:	685b      	ldr	r3, [r3, #4]
 80091a8:	68fa      	ldr	r2, [r7, #12]
 80091aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80091ae:	f023 0302 	bic.w	r3, r3, #2
 80091b2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80091b4:	2300      	movs	r3, #0
}
 80091b6:	4618      	mov	r0, r3
 80091b8:	3714      	adds	r7, #20
 80091ba:	46bd      	mov	sp, r7
 80091bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c0:	4770      	bx	lr

080091c2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80091c2:	b480      	push	{r7}
 80091c4:	b085      	sub	sp, #20
 80091c6:	af00      	add	r7, sp, #0
 80091c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	68fa      	ldr	r2, [r7, #12]
 80091d8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80091dc:	f023 0303 	bic.w	r3, r3, #3
 80091e0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091e8:	685b      	ldr	r3, [r3, #4]
 80091ea:	68fa      	ldr	r2, [r7, #12]
 80091ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80091f0:	f043 0302 	orr.w	r3, r3, #2
 80091f4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80091f6:	2300      	movs	r3, #0
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	3714      	adds	r7, #20
 80091fc:	46bd      	mov	sp, r7
 80091fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009202:	4770      	bx	lr

08009204 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009204:	b480      	push	{r7}
 8009206:	b085      	sub	sp, #20
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	695b      	ldr	r3, [r3, #20]
 8009210:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	699b      	ldr	r3, [r3, #24]
 8009216:	68fa      	ldr	r2, [r7, #12]
 8009218:	4013      	ands	r3, r2
 800921a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800921c:	68fb      	ldr	r3, [r7, #12]
}
 800921e:	4618      	mov	r0, r3
 8009220:	3714      	adds	r7, #20
 8009222:	46bd      	mov	sp, r7
 8009224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009228:	4770      	bx	lr

0800922a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800922a:	b480      	push	{r7}
 800922c:	b085      	sub	sp, #20
 800922e:	af00      	add	r7, sp, #0
 8009230:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800923c:	699b      	ldr	r3, [r3, #24]
 800923e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009246:	69db      	ldr	r3, [r3, #28]
 8009248:	68ba      	ldr	r2, [r7, #8]
 800924a:	4013      	ands	r3, r2
 800924c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800924e:	68bb      	ldr	r3, [r7, #8]
 8009250:	0c1b      	lsrs	r3, r3, #16
}
 8009252:	4618      	mov	r0, r3
 8009254:	3714      	adds	r7, #20
 8009256:	46bd      	mov	sp, r7
 8009258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925c:	4770      	bx	lr

0800925e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800925e:	b480      	push	{r7}
 8009260:	b085      	sub	sp, #20
 8009262:	af00      	add	r7, sp, #0
 8009264:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009270:	699b      	ldr	r3, [r3, #24]
 8009272:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800927a:	69db      	ldr	r3, [r3, #28]
 800927c:	68ba      	ldr	r2, [r7, #8]
 800927e:	4013      	ands	r3, r2
 8009280:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	b29b      	uxth	r3, r3
}
 8009286:	4618      	mov	r0, r3
 8009288:	3714      	adds	r7, #20
 800928a:	46bd      	mov	sp, r7
 800928c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009290:	4770      	bx	lr

08009292 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009292:	b480      	push	{r7}
 8009294:	b085      	sub	sp, #20
 8009296:	af00      	add	r7, sp, #0
 8009298:	6078      	str	r0, [r7, #4]
 800929a:	460b      	mov	r3, r1
 800929c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80092a2:	78fb      	ldrb	r3, [r7, #3]
 80092a4:	015a      	lsls	r2, r3, #5
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	4413      	add	r3, r2
 80092aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092ae:	689b      	ldr	r3, [r3, #8]
 80092b0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092b8:	695b      	ldr	r3, [r3, #20]
 80092ba:	68ba      	ldr	r2, [r7, #8]
 80092bc:	4013      	ands	r3, r2
 80092be:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80092c0:	68bb      	ldr	r3, [r7, #8]
}
 80092c2:	4618      	mov	r0, r3
 80092c4:	3714      	adds	r7, #20
 80092c6:	46bd      	mov	sp, r7
 80092c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092cc:	4770      	bx	lr

080092ce <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80092ce:	b480      	push	{r7}
 80092d0:	b087      	sub	sp, #28
 80092d2:	af00      	add	r7, sp, #0
 80092d4:	6078      	str	r0, [r7, #4]
 80092d6:	460b      	mov	r3, r1
 80092d8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80092de:	697b      	ldr	r3, [r7, #20]
 80092e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092e4:	691b      	ldr	r3, [r3, #16]
 80092e6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80092e8:	697b      	ldr	r3, [r7, #20]
 80092ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092f0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80092f2:	78fb      	ldrb	r3, [r7, #3]
 80092f4:	f003 030f 	and.w	r3, r3, #15
 80092f8:	68fa      	ldr	r2, [r7, #12]
 80092fa:	fa22 f303 	lsr.w	r3, r2, r3
 80092fe:	01db      	lsls	r3, r3, #7
 8009300:	b2db      	uxtb	r3, r3
 8009302:	693a      	ldr	r2, [r7, #16]
 8009304:	4313      	orrs	r3, r2
 8009306:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009308:	78fb      	ldrb	r3, [r7, #3]
 800930a:	015a      	lsls	r2, r3, #5
 800930c:	697b      	ldr	r3, [r7, #20]
 800930e:	4413      	add	r3, r2
 8009310:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009314:	689b      	ldr	r3, [r3, #8]
 8009316:	693a      	ldr	r2, [r7, #16]
 8009318:	4013      	ands	r3, r2
 800931a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800931c:	68bb      	ldr	r3, [r7, #8]
}
 800931e:	4618      	mov	r0, r3
 8009320:	371c      	adds	r7, #28
 8009322:	46bd      	mov	sp, r7
 8009324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009328:	4770      	bx	lr

0800932a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800932a:	b480      	push	{r7}
 800932c:	b083      	sub	sp, #12
 800932e:	af00      	add	r7, sp, #0
 8009330:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	695b      	ldr	r3, [r3, #20]
 8009336:	f003 0301 	and.w	r3, r3, #1
}
 800933a:	4618      	mov	r0, r3
 800933c:	370c      	adds	r7, #12
 800933e:	46bd      	mov	sp, r7
 8009340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009344:	4770      	bx	lr

08009346 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009346:	b480      	push	{r7}
 8009348:	b085      	sub	sp, #20
 800934a:	af00      	add	r7, sp, #0
 800934c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	68fa      	ldr	r2, [r7, #12]
 800935c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009360:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009364:	f023 0307 	bic.w	r3, r3, #7
 8009368:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009370:	685b      	ldr	r3, [r3, #4]
 8009372:	68fa      	ldr	r2, [r7, #12]
 8009374:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009378:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800937c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800937e:	2300      	movs	r3, #0
}
 8009380:	4618      	mov	r0, r3
 8009382:	3714      	adds	r7, #20
 8009384:	46bd      	mov	sp, r7
 8009386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938a:	4770      	bx	lr

0800938c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800938c:	b480      	push	{r7}
 800938e:	b087      	sub	sp, #28
 8009390:	af00      	add	r7, sp, #0
 8009392:	60f8      	str	r0, [r7, #12]
 8009394:	460b      	mov	r3, r1
 8009396:	607a      	str	r2, [r7, #4]
 8009398:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	333c      	adds	r3, #60	@ 0x3c
 80093a2:	3304      	adds	r3, #4
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80093a8:	693b      	ldr	r3, [r7, #16]
 80093aa:	4a26      	ldr	r2, [pc, #152]	@ (8009444 <USB_EP0_OutStart+0xb8>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d90a      	bls.n	80093c6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80093bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80093c0:	d101      	bne.n	80093c6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80093c2:	2300      	movs	r3, #0
 80093c4:	e037      	b.n	8009436 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093cc:	461a      	mov	r2, r3
 80093ce:	2300      	movs	r3, #0
 80093d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80093d2:	697b      	ldr	r3, [r7, #20]
 80093d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093d8:	691b      	ldr	r3, [r3, #16]
 80093da:	697a      	ldr	r2, [r7, #20]
 80093dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093e0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80093e4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80093e6:	697b      	ldr	r3, [r7, #20]
 80093e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093ec:	691b      	ldr	r3, [r3, #16]
 80093ee:	697a      	ldr	r2, [r7, #20]
 80093f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093f4:	f043 0318 	orr.w	r3, r3, #24
 80093f8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80093fa:	697b      	ldr	r3, [r7, #20]
 80093fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009400:	691b      	ldr	r3, [r3, #16]
 8009402:	697a      	ldr	r2, [r7, #20]
 8009404:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009408:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800940c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800940e:	7afb      	ldrb	r3, [r7, #11]
 8009410:	2b01      	cmp	r3, #1
 8009412:	d10f      	bne.n	8009434 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009414:	697b      	ldr	r3, [r7, #20]
 8009416:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800941a:	461a      	mov	r2, r3
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009420:	697b      	ldr	r3, [r7, #20]
 8009422:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	697a      	ldr	r2, [r7, #20]
 800942a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800942e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8009432:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009434:	2300      	movs	r3, #0
}
 8009436:	4618      	mov	r0, r3
 8009438:	371c      	adds	r7, #28
 800943a:	46bd      	mov	sp, r7
 800943c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009440:	4770      	bx	lr
 8009442:	bf00      	nop
 8009444:	4f54300a 	.word	0x4f54300a

08009448 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009448:	b480      	push	{r7}
 800944a:	b085      	sub	sp, #20
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009450:	2300      	movs	r3, #0
 8009452:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	3301      	adds	r3, #1
 8009458:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009460:	d901      	bls.n	8009466 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009462:	2303      	movs	r3, #3
 8009464:	e022      	b.n	80094ac <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	691b      	ldr	r3, [r3, #16]
 800946a:	2b00      	cmp	r3, #0
 800946c:	daf2      	bge.n	8009454 <USB_CoreReset+0xc>

  count = 10U;
 800946e:	230a      	movs	r3, #10
 8009470:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8009472:	e002      	b.n	800947a <USB_CoreReset+0x32>
  {
    count--;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	3b01      	subs	r3, #1
 8009478:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d1f9      	bne.n	8009474 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	691b      	ldr	r3, [r3, #16]
 8009484:	f043 0201 	orr.w	r2, r3, #1
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	3301      	adds	r3, #1
 8009490:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009498:	d901      	bls.n	800949e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800949a:	2303      	movs	r3, #3
 800949c:	e006      	b.n	80094ac <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	691b      	ldr	r3, [r3, #16]
 80094a2:	f003 0301 	and.w	r3, r3, #1
 80094a6:	2b01      	cmp	r3, #1
 80094a8:	d0f0      	beq.n	800948c <USB_CoreReset+0x44>

  return HAL_OK;
 80094aa:	2300      	movs	r3, #0
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3714      	adds	r7, #20
 80094b0:	46bd      	mov	sp, r7
 80094b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b6:	4770      	bx	lr

080094b8 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b084      	sub	sp, #16
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
 80094c0:	460b      	mov	r3, r1
 80094c2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = (USBD_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 80094c4:	2010      	movs	r0, #16
 80094c6:	f002 f93f 	bl	800b748 <USBD_static_malloc>
 80094ca:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d109      	bne.n	80094e6 <USBD_HID_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	32b0      	adds	r2, #176	@ 0xb0
 80094dc:	2100      	movs	r1, #0
 80094de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80094e2:	2302      	movs	r3, #2
 80094e4:	e048      	b.n	8009578 <USBD_HID_Init+0xc0>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	32b0      	adds	r2, #176	@ 0xb0
 80094f0:	68f9      	ldr	r1, [r7, #12]
 80094f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	32b0      	adds	r2, #176	@ 0xb0
 8009500:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	7c1b      	ldrb	r3, [r3, #16]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d10d      	bne.n	800952e <USBD_HID_Init+0x76>
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_HS_BINTERVAL;
 8009512:	4b1b      	ldr	r3, [pc, #108]	@ (8009580 <USBD_HID_Init+0xc8>)
 8009514:	781b      	ldrb	r3, [r3, #0]
 8009516:	f003 020f 	and.w	r2, r3, #15
 800951a:	6879      	ldr	r1, [r7, #4]
 800951c:	4613      	mov	r3, r2
 800951e:	009b      	lsls	r3, r3, #2
 8009520:	4413      	add	r3, r2
 8009522:	009b      	lsls	r3, r3, #2
 8009524:	440b      	add	r3, r1
 8009526:	331c      	adds	r3, #28
 8009528:	2207      	movs	r2, #7
 800952a:	601a      	str	r2, [r3, #0]
 800952c:	e00c      	b.n	8009548 <USBD_HID_Init+0x90>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_FS_BINTERVAL;
 800952e:	4b14      	ldr	r3, [pc, #80]	@ (8009580 <USBD_HID_Init+0xc8>)
 8009530:	781b      	ldrb	r3, [r3, #0]
 8009532:	f003 020f 	and.w	r2, r3, #15
 8009536:	6879      	ldr	r1, [r7, #4]
 8009538:	4613      	mov	r3, r2
 800953a:	009b      	lsls	r3, r3, #2
 800953c:	4413      	add	r3, r2
 800953e:	009b      	lsls	r3, r3, #2
 8009540:	440b      	add	r3, r1
 8009542:	331c      	adds	r3, #28
 8009544:	2201      	movs	r2, #1
 8009546:	601a      	str	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 8009548:	4b0d      	ldr	r3, [pc, #52]	@ (8009580 <USBD_HID_Init+0xc8>)
 800954a:	7819      	ldrb	r1, [r3, #0]
 800954c:	2316      	movs	r3, #22
 800954e:	2203      	movs	r2, #3
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f001 ffe8 	bl	800b526 <USBD_LL_OpenEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 1U;
 8009556:	4b0a      	ldr	r3, [pc, #40]	@ (8009580 <USBD_HID_Init+0xc8>)
 8009558:	781b      	ldrb	r3, [r3, #0]
 800955a:	f003 020f 	and.w	r2, r3, #15
 800955e:	6879      	ldr	r1, [r7, #4]
 8009560:	4613      	mov	r3, r2
 8009562:	009b      	lsls	r3, r3, #2
 8009564:	4413      	add	r3, r2
 8009566:	009b      	lsls	r3, r3, #2
 8009568:	440b      	add	r3, r1
 800956a:	3323      	adds	r3, #35	@ 0x23
 800956c:	2201      	movs	r2, #1
 800956e:	701a      	strb	r2, [r3, #0]

  hhid->state = USBD_HID_IDLE;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	2200      	movs	r2, #0
 8009574:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 8009576:	2300      	movs	r3, #0
}
 8009578:	4618      	mov	r0, r3
 800957a:	3710      	adds	r7, #16
 800957c:	46bd      	mov	sp, r7
 800957e:	bd80      	pop	{r7, pc}
 8009580:	20000121 	.word	0x20000121

08009584 <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b082      	sub	sp, #8
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
 800958c:	460b      	mov	r3, r1
 800958e:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HIDInEpAdd);
 8009590:	4b1f      	ldr	r3, [pc, #124]	@ (8009610 <USBD_HID_DeInit+0x8c>)
 8009592:	781b      	ldrb	r3, [r3, #0]
 8009594:	4619      	mov	r1, r3
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	f001 ffeb 	bl	800b572 <USBD_LL_CloseEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 0U;
 800959c:	4b1c      	ldr	r3, [pc, #112]	@ (8009610 <USBD_HID_DeInit+0x8c>)
 800959e:	781b      	ldrb	r3, [r3, #0]
 80095a0:	f003 020f 	and.w	r2, r3, #15
 80095a4:	6879      	ldr	r1, [r7, #4]
 80095a6:	4613      	mov	r3, r2
 80095a8:	009b      	lsls	r3, r3, #2
 80095aa:	4413      	add	r3, r2
 80095ac:	009b      	lsls	r3, r3, #2
 80095ae:	440b      	add	r3, r1
 80095b0:	3323      	adds	r3, #35	@ 0x23
 80095b2:	2200      	movs	r2, #0
 80095b4:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = 0U;
 80095b6:	4b16      	ldr	r3, [pc, #88]	@ (8009610 <USBD_HID_DeInit+0x8c>)
 80095b8:	781b      	ldrb	r3, [r3, #0]
 80095ba:	f003 020f 	and.w	r2, r3, #15
 80095be:	6879      	ldr	r1, [r7, #4]
 80095c0:	4613      	mov	r3, r2
 80095c2:	009b      	lsls	r3, r3, #2
 80095c4:	4413      	add	r3, r2
 80095c6:	009b      	lsls	r3, r3, #2
 80095c8:	440b      	add	r3, r1
 80095ca:	331c      	adds	r3, #28
 80095cc:	2200      	movs	r2, #0
 80095ce:	601a      	str	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	32b0      	adds	r2, #176	@ 0xb0
 80095da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d011      	beq.n	8009606 <USBD_HID_DeInit+0x82>
  {
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	32b0      	adds	r2, #176	@ 0xb0
 80095ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095f0:	4618      	mov	r0, r3
 80095f2:	f002 f8b7 	bl	800b764 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	32b0      	adds	r2, #176	@ 0xb0
 8009600:	2100      	movs	r1, #0
 8009602:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return (uint8_t)USBD_OK;
 8009606:	2300      	movs	r3, #0
}
 8009608:	4618      	mov	r0, r3
 800960a:	3708      	adds	r7, #8
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}
 8009610:	20000121 	.word	0x20000121

08009614 <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b086      	sub	sp, #24
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
 800961c:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	32b0      	adds	r2, #176	@ 0xb0
 8009628:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800962c:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800962e:	2300      	movs	r3, #0
 8009630:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 8009632:	2300      	movs	r3, #0
 8009634:	817b      	strh	r3, [r7, #10]

  if (hhid == NULL)
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d101      	bne.n	8009640 <USBD_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800963c:	2303      	movs	r3, #3
 800963e:	e0e8      	b.n	8009812 <USBD_HID_Setup+0x1fe>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	781b      	ldrb	r3, [r3, #0]
 8009644:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009648:	2b00      	cmp	r3, #0
 800964a:	d046      	beq.n	80096da <USBD_HID_Setup+0xc6>
 800964c:	2b20      	cmp	r3, #32
 800964e:	f040 80d8 	bne.w	8009802 <USBD_HID_Setup+0x1ee>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	785b      	ldrb	r3, [r3, #1]
 8009656:	3b02      	subs	r3, #2
 8009658:	2b09      	cmp	r3, #9
 800965a:	d836      	bhi.n	80096ca <USBD_HID_Setup+0xb6>
 800965c:	a201      	add	r2, pc, #4	@ (adr r2, 8009664 <USBD_HID_Setup+0x50>)
 800965e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009662:	bf00      	nop
 8009664:	080096bb 	.word	0x080096bb
 8009668:	0800969b 	.word	0x0800969b
 800966c:	080096cb 	.word	0x080096cb
 8009670:	080096cb 	.word	0x080096cb
 8009674:	080096cb 	.word	0x080096cb
 8009678:	080096cb 	.word	0x080096cb
 800967c:	080096cb 	.word	0x080096cb
 8009680:	080096cb 	.word	0x080096cb
 8009684:	080096a9 	.word	0x080096a9
 8009688:	0800968d 	.word	0x0800968d
      {
        case USBD_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 800968c:	683b      	ldr	r3, [r7, #0]
 800968e:	885b      	ldrh	r3, [r3, #2]
 8009690:	b2db      	uxtb	r3, r3
 8009692:	461a      	mov	r2, r3
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	601a      	str	r2, [r3, #0]
          break;
 8009698:	e01e      	b.n	80096d8 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	2201      	movs	r2, #1
 800969e:	4619      	mov	r1, r3
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	f001 fbfb 	bl	800ae9c <USBD_CtlSendData>
          break;
 80096a6:	e017      	b.n	80096d8 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	885b      	ldrh	r3, [r3, #2]
 80096ac:	0a1b      	lsrs	r3, r3, #8
 80096ae:	b29b      	uxth	r3, r3
 80096b0:	b2db      	uxtb	r3, r3
 80096b2:	461a      	mov	r2, r3
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	605a      	str	r2, [r3, #4]
          break;
 80096b8:	e00e      	b.n	80096d8 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	3304      	adds	r3, #4
 80096be:	2201      	movs	r2, #1
 80096c0:	4619      	mov	r1, r3
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f001 fbea 	bl	800ae9c <USBD_CtlSendData>
          break;
 80096c8:	e006      	b.n	80096d8 <USBD_HID_Setup+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80096ca:	6839      	ldr	r1, [r7, #0]
 80096cc:	6878      	ldr	r0, [r7, #4]
 80096ce:	f001 fb68 	bl	800ada2 <USBD_CtlError>
          ret = USBD_FAIL;
 80096d2:	2303      	movs	r3, #3
 80096d4:	75fb      	strb	r3, [r7, #23]
          break;
 80096d6:	bf00      	nop
      }
      break;
 80096d8:	e09a      	b.n	8009810 <USBD_HID_Setup+0x1fc>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80096da:	683b      	ldr	r3, [r7, #0]
 80096dc:	785b      	ldrb	r3, [r3, #1]
 80096de:	2b0b      	cmp	r3, #11
 80096e0:	f200 8086 	bhi.w	80097f0 <USBD_HID_Setup+0x1dc>
 80096e4:	a201      	add	r2, pc, #4	@ (adr r2, 80096ec <USBD_HID_Setup+0xd8>)
 80096e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096ea:	bf00      	nop
 80096ec:	0800971d 	.word	0x0800971d
 80096f0:	080097ff 	.word	0x080097ff
 80096f4:	080097f1 	.word	0x080097f1
 80096f8:	080097f1 	.word	0x080097f1
 80096fc:	080097f1 	.word	0x080097f1
 8009700:	080097f1 	.word	0x080097f1
 8009704:	08009747 	.word	0x08009747
 8009708:	080097f1 	.word	0x080097f1
 800970c:	080097f1 	.word	0x080097f1
 8009710:	080097f1 	.word	0x080097f1
 8009714:	0800979f 	.word	0x0800979f
 8009718:	080097c9 	.word	0x080097c9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009722:	b2db      	uxtb	r3, r3
 8009724:	2b03      	cmp	r3, #3
 8009726:	d107      	bne.n	8009738 <USBD_HID_Setup+0x124>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009728:	f107 030a 	add.w	r3, r7, #10
 800972c:	2202      	movs	r2, #2
 800972e:	4619      	mov	r1, r3
 8009730:	6878      	ldr	r0, [r7, #4]
 8009732:	f001 fbb3 	bl	800ae9c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009736:	e063      	b.n	8009800 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8009738:	6839      	ldr	r1, [r7, #0]
 800973a:	6878      	ldr	r0, [r7, #4]
 800973c:	f001 fb31 	bl	800ada2 <USBD_CtlError>
            ret = USBD_FAIL;
 8009740:	2303      	movs	r3, #3
 8009742:	75fb      	strb	r3, [r7, #23]
          break;
 8009744:	e05c      	b.n	8009800 <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	885b      	ldrh	r3, [r3, #2]
 800974a:	0a1b      	lsrs	r3, r3, #8
 800974c:	b29b      	uxth	r3, r3
 800974e:	2b22      	cmp	r3, #34	@ 0x22
 8009750:	d108      	bne.n	8009764 <USBD_HID_Setup+0x150>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	88db      	ldrh	r3, [r3, #6]
 8009756:	2b8d      	cmp	r3, #141	@ 0x8d
 8009758:	bf28      	it	cs
 800975a:	238d      	movcs	r3, #141	@ 0x8d
 800975c:	82bb      	strh	r3, [r7, #20]
            pbuf = HID_MOUSE_ReportDesc;
 800975e:	4b2f      	ldr	r3, [pc, #188]	@ (800981c <USBD_HID_Setup+0x208>)
 8009760:	613b      	str	r3, [r7, #16]
 8009762:	e015      	b.n	8009790 <USBD_HID_Setup+0x17c>
          }
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	885b      	ldrh	r3, [r3, #2]
 8009768:	0a1b      	lsrs	r3, r3, #8
 800976a:	b29b      	uxth	r3, r3
 800976c:	2b21      	cmp	r3, #33	@ 0x21
 800976e:	d108      	bne.n	8009782 <USBD_HID_Setup+0x16e>
          {
            pbuf = USBD_HID_Desc;
 8009770:	4b2b      	ldr	r3, [pc, #172]	@ (8009820 <USBD_HID_Setup+0x20c>)
 8009772:	613b      	str	r3, [r7, #16]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	88db      	ldrh	r3, [r3, #6]
 8009778:	2b09      	cmp	r3, #9
 800977a:	bf28      	it	cs
 800977c:	2309      	movcs	r3, #9
 800977e:	82bb      	strh	r3, [r7, #20]
 8009780:	e006      	b.n	8009790 <USBD_HID_Setup+0x17c>
          }
          else
          {
            USBD_CtlError(pdev, req);
 8009782:	6839      	ldr	r1, [r7, #0]
 8009784:	6878      	ldr	r0, [r7, #4]
 8009786:	f001 fb0c 	bl	800ada2 <USBD_CtlError>
            ret = USBD_FAIL;
 800978a:	2303      	movs	r3, #3
 800978c:	75fb      	strb	r3, [r7, #23]
            break;
 800978e:	e037      	b.n	8009800 <USBD_HID_Setup+0x1ec>
          }
          (void)USBD_CtlSendData(pdev, pbuf, len);
 8009790:	8abb      	ldrh	r3, [r7, #20]
 8009792:	461a      	mov	r2, r3
 8009794:	6939      	ldr	r1, [r7, #16]
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f001 fb80 	bl	800ae9c <USBD_CtlSendData>
          break;
 800979c:	e030      	b.n	8009800 <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097a4:	b2db      	uxtb	r3, r3
 80097a6:	2b03      	cmp	r3, #3
 80097a8:	d107      	bne.n	80097ba <USBD_HID_Setup+0x1a6>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	3308      	adds	r3, #8
 80097ae:	2201      	movs	r2, #1
 80097b0:	4619      	mov	r1, r3
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f001 fb72 	bl	800ae9c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80097b8:	e022      	b.n	8009800 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 80097ba:	6839      	ldr	r1, [r7, #0]
 80097bc:	6878      	ldr	r0, [r7, #4]
 80097be:	f001 faf0 	bl	800ada2 <USBD_CtlError>
            ret = USBD_FAIL;
 80097c2:	2303      	movs	r3, #3
 80097c4:	75fb      	strb	r3, [r7, #23]
          break;
 80097c6:	e01b      	b.n	8009800 <USBD_HID_Setup+0x1ec>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097ce:	b2db      	uxtb	r3, r3
 80097d0:	2b03      	cmp	r3, #3
 80097d2:	d106      	bne.n	80097e2 <USBD_HID_Setup+0x1ce>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	885b      	ldrh	r3, [r3, #2]
 80097d8:	b2db      	uxtb	r3, r3
 80097da:	461a      	mov	r2, r3
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80097e0:	e00e      	b.n	8009800 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 80097e2:	6839      	ldr	r1, [r7, #0]
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f001 fadc 	bl	800ada2 <USBD_CtlError>
            ret = USBD_FAIL;
 80097ea:	2303      	movs	r3, #3
 80097ec:	75fb      	strb	r3, [r7, #23]
          break;
 80097ee:	e007      	b.n	8009800 <USBD_HID_Setup+0x1ec>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80097f0:	6839      	ldr	r1, [r7, #0]
 80097f2:	6878      	ldr	r0, [r7, #4]
 80097f4:	f001 fad5 	bl	800ada2 <USBD_CtlError>
          ret = USBD_FAIL;
 80097f8:	2303      	movs	r3, #3
 80097fa:	75fb      	strb	r3, [r7, #23]
          break;
 80097fc:	e000      	b.n	8009800 <USBD_HID_Setup+0x1ec>
          break;
 80097fe:	bf00      	nop
      }
      break;
 8009800:	e006      	b.n	8009810 <USBD_HID_Setup+0x1fc>

    default:
      USBD_CtlError(pdev, req);
 8009802:	6839      	ldr	r1, [r7, #0]
 8009804:	6878      	ldr	r0, [r7, #4]
 8009806:	f001 facc 	bl	800ada2 <USBD_CtlError>
      ret = USBD_FAIL;
 800980a:	2303      	movs	r3, #3
 800980c:	75fb      	strb	r3, [r7, #23]
      break;
 800980e:	bf00      	nop
  }

  return (uint8_t)ret;
 8009810:	7dfb      	ldrb	r3, [r7, #23]
}
 8009812:	4618      	mov	r0, r3
 8009814:	3718      	adds	r7, #24
 8009816:	46bd      	mov	sp, r7
 8009818:	bd80      	pop	{r7, pc}
 800981a:	bf00      	nop
 800981c:	20000094 	.word	0x20000094
 8009820:	2000007c 	.word	0x2000007c

08009824 <USBD_HID_SendReport>:
uint8_t USBD_HID_SendReport(USBD_HandleTypeDef *pdev, uint8_t *report, uint16_t len, uint8_t ClassId)
{
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_HID_SendReport(USBD_HandleTypeDef *pdev, uint8_t *report, uint16_t len)
{
 8009824:	b580      	push	{r7, lr}
 8009826:	b086      	sub	sp, #24
 8009828:	af00      	add	r7, sp, #0
 800982a:	60f8      	str	r0, [r7, #12]
 800982c:	60b9      	str	r1, [r7, #8]
 800982e:	4613      	mov	r3, r2
 8009830:	80fb      	strh	r3, [r7, #6]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	32b0      	adds	r2, #176	@ 0xb0
 800983c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009840:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hhid == NULL)
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d101      	bne.n	800984c <USBD_HID_SendReport+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8009848:	2303      	movs	r3, #3
 800984a:	e014      	b.n	8009876 <USBD_HID_SendReport+0x52>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, ClassId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009852:	b2db      	uxtb	r3, r3
 8009854:	2b03      	cmp	r3, #3
 8009856:	d10d      	bne.n	8009874 <USBD_HID_SendReport+0x50>
  {
    if (hhid->state == USBD_HID_IDLE)
 8009858:	697b      	ldr	r3, [r7, #20]
 800985a:	7b1b      	ldrb	r3, [r3, #12]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d109      	bne.n	8009874 <USBD_HID_SendReport+0x50>
    {
      hhid->state = USBD_HID_BUSY;
 8009860:	697b      	ldr	r3, [r7, #20]
 8009862:	2201      	movs	r2, #1
 8009864:	731a      	strb	r2, [r3, #12]
      (void)USBD_LL_Transmit(pdev, HIDInEpAdd, report, len);
 8009866:	4b06      	ldr	r3, [pc, #24]	@ (8009880 <USBD_HID_SendReport+0x5c>)
 8009868:	7819      	ldrb	r1, [r3, #0]
 800986a:	88fb      	ldrh	r3, [r7, #6]
 800986c:	68ba      	ldr	r2, [r7, #8]
 800986e:	68f8      	ldr	r0, [r7, #12]
 8009870:	f001 ff27 	bl	800b6c2 <USBD_LL_Transmit>
    }
  }

  return (uint8_t)USBD_OK;
 8009874:	2300      	movs	r3, #0
}
 8009876:	4618      	mov	r0, r3
 8009878:	3718      	adds	r7, #24
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}
 800987e:	bf00      	nop
 8009880:	20000121 	.word	0x20000121

08009884 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 8009884:	b580      	push	{r7, lr}
 8009886:	b084      	sub	sp, #16
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 800988c:	2181      	movs	r1, #129	@ 0x81
 800988e:	4809      	ldr	r0, [pc, #36]	@ (80098b4 <USBD_HID_GetFSCfgDesc+0x30>)
 8009890:	f000 fc4e 	bl	800a130 <USBD_GetEpDesc>
 8009894:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d002      	beq.n	80098a2 <USBD_HID_GetFSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	2201      	movs	r2, #1
 80098a0:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	2222      	movs	r2, #34	@ 0x22
 80098a6:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 80098a8:	4b02      	ldr	r3, [pc, #8]	@ (80098b4 <USBD_HID_GetFSCfgDesc+0x30>)
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3710      	adds	r7, #16
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}
 80098b2:	bf00      	nop
 80098b4:	20000058 	.word	0x20000058

080098b8 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b084      	sub	sp, #16
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 80098c0:	2181      	movs	r1, #129	@ 0x81
 80098c2:	4809      	ldr	r0, [pc, #36]	@ (80098e8 <USBD_HID_GetHSCfgDesc+0x30>)
 80098c4:	f000 fc34 	bl	800a130 <USBD_GetEpDesc>
 80098c8:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d002      	beq.n	80098d6 <USBD_HID_GetHSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_HS_BINTERVAL;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	2207      	movs	r2, #7
 80098d4:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2222      	movs	r2, #34	@ 0x22
 80098da:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 80098dc:	4b02      	ldr	r3, [pc, #8]	@ (80098e8 <USBD_HID_GetHSCfgDesc+0x30>)
}
 80098de:	4618      	mov	r0, r3
 80098e0:	3710      	adds	r7, #16
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}
 80098e6:	bf00      	nop
 80098e8:	20000058 	.word	0x20000058

080098ec <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b084      	sub	sp, #16
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 80098f4:	2181      	movs	r1, #129	@ 0x81
 80098f6:	4809      	ldr	r0, [pc, #36]	@ (800991c <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
 80098f8:	f000 fc1a 	bl	800a130 <USBD_GetEpDesc>
 80098fc:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d002      	beq.n	800990a <USBD_HID_GetOtherSpeedCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	2201      	movs	r2, #1
 8009908:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	2222      	movs	r2, #34	@ 0x22
 800990e:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8009910:	4b02      	ldr	r3, [pc, #8]	@ (800991c <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
}
 8009912:	4618      	mov	r0, r3
 8009914:	3710      	adds	r7, #16
 8009916:	46bd      	mov	sp, r7
 8009918:	bd80      	pop	{r7, pc}
 800991a:	bf00      	nop
 800991c:	20000058 	.word	0x20000058

08009920 <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009920:	b480      	push	{r7}
 8009922:	b083      	sub	sp, #12
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
 8009928:	460b      	mov	r3, r1
 800992a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = USBD_HID_IDLE;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	32b0      	adds	r2, #176	@ 0xb0
 8009936:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800993a:	2200      	movs	r2, #0
 800993c:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 800993e:	2300      	movs	r3, #0
}
 8009940:	4618      	mov	r0, r3
 8009942:	370c      	adds	r7, #12
 8009944:	46bd      	mov	sp, r7
 8009946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994a:	4770      	bx	lr

0800994c <USBD_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800994c:	b480      	push	{r7}
 800994e:	b083      	sub	sp, #12
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	220a      	movs	r2, #10
 8009958:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 800995a:	4b03      	ldr	r3, [pc, #12]	@ (8009968 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 800995c:	4618      	mov	r0, r3
 800995e:	370c      	adds	r7, #12
 8009960:	46bd      	mov	sp, r7
 8009962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009966:	4770      	bx	lr
 8009968:	20000088 	.word	0x20000088

0800996c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b086      	sub	sp, #24
 8009970:	af00      	add	r7, sp, #0
 8009972:	60f8      	str	r0, [r7, #12]
 8009974:	60b9      	str	r1, [r7, #8]
 8009976:	4613      	mov	r3, r2
 8009978:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d101      	bne.n	8009984 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009980:	2303      	movs	r3, #3
 8009982:	e01f      	b.n	80099c4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	2200      	movs	r2, #0
 8009988:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	2200      	movs	r2, #0
 8009990:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	2200      	movs	r2, #0
 8009998:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800999c:	68bb      	ldr	r3, [r7, #8]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d003      	beq.n	80099aa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	68ba      	ldr	r2, [r7, #8]
 80099a6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	2201      	movs	r2, #1
 80099ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	79fa      	ldrb	r2, [r7, #7]
 80099b6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80099b8:	68f8      	ldr	r0, [r7, #12]
 80099ba:	f001 fd47 	bl	800b44c <USBD_LL_Init>
 80099be:	4603      	mov	r3, r0
 80099c0:	75fb      	strb	r3, [r7, #23]

  return ret;
 80099c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80099c4:	4618      	mov	r0, r3
 80099c6:	3718      	adds	r7, #24
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}

080099cc <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b084      	sub	sp, #16
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
 80099d4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80099d6:	2300      	movs	r3, #0
 80099d8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d101      	bne.n	80099e4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80099e0:	2303      	movs	r3, #3
 80099e2:	e025      	b.n	8009a30 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	683a      	ldr	r2, [r7, #0]
 80099e8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	32ae      	adds	r2, #174	@ 0xae
 80099f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d00f      	beq.n	8009a20 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	32ae      	adds	r2, #174	@ 0xae
 8009a0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a10:	f107 020e 	add.w	r2, r7, #14
 8009a14:	4610      	mov	r0, r2
 8009a16:	4798      	blx	r3
 8009a18:	4602      	mov	r2, r0
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009a26:	1c5a      	adds	r2, r3, #1
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8009a2e:	2300      	movs	r3, #0
}
 8009a30:	4618      	mov	r0, r3
 8009a32:	3710      	adds	r7, #16
 8009a34:	46bd      	mov	sp, r7
 8009a36:	bd80      	pop	{r7, pc}

08009a38 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b082      	sub	sp, #8
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009a40:	6878      	ldr	r0, [r7, #4]
 8009a42:	f001 fd55 	bl	800b4f0 <USBD_LL_Start>
 8009a46:	4603      	mov	r3, r0
}
 8009a48:	4618      	mov	r0, r3
 8009a4a:	3708      	adds	r7, #8
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	bd80      	pop	{r7, pc}

08009a50 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009a50:	b480      	push	{r7}
 8009a52:	b083      	sub	sp, #12
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009a58:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	370c      	adds	r7, #12
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a64:	4770      	bx	lr

08009a66 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009a66:	b580      	push	{r7, lr}
 8009a68:	b084      	sub	sp, #16
 8009a6a:	af00      	add	r7, sp, #0
 8009a6c:	6078      	str	r0, [r7, #4]
 8009a6e:	460b      	mov	r3, r1
 8009a70:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009a72:	2300      	movs	r3, #0
 8009a74:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d009      	beq.n	8009a94 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	78fa      	ldrb	r2, [r7, #3]
 8009a8a:	4611      	mov	r1, r2
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	4798      	blx	r3
 8009a90:	4603      	mov	r3, r0
 8009a92:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a96:	4618      	mov	r0, r3
 8009a98:	3710      	adds	r7, #16
 8009a9a:	46bd      	mov	sp, r7
 8009a9c:	bd80      	pop	{r7, pc}

08009a9e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009a9e:	b580      	push	{r7, lr}
 8009aa0:	b084      	sub	sp, #16
 8009aa2:	af00      	add	r7, sp, #0
 8009aa4:	6078      	str	r0, [r7, #4]
 8009aa6:	460b      	mov	r3, r1
 8009aa8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009aaa:	2300      	movs	r3, #0
 8009aac:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ab4:	685b      	ldr	r3, [r3, #4]
 8009ab6:	78fa      	ldrb	r2, [r7, #3]
 8009ab8:	4611      	mov	r1, r2
 8009aba:	6878      	ldr	r0, [r7, #4]
 8009abc:	4798      	blx	r3
 8009abe:	4603      	mov	r3, r0
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d001      	beq.n	8009ac8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009ac4:	2303      	movs	r3, #3
 8009ac6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009aca:	4618      	mov	r0, r3
 8009acc:	3710      	adds	r7, #16
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	bd80      	pop	{r7, pc}

08009ad2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009ad2:	b580      	push	{r7, lr}
 8009ad4:	b084      	sub	sp, #16
 8009ad6:	af00      	add	r7, sp, #0
 8009ad8:	6078      	str	r0, [r7, #4]
 8009ada:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009ae2:	6839      	ldr	r1, [r7, #0]
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	f001 f922 	bl	800ad2e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2201      	movs	r2, #1
 8009aee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8009af8:	461a      	mov	r2, r3
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009b06:	f003 031f 	and.w	r3, r3, #31
 8009b0a:	2b02      	cmp	r3, #2
 8009b0c:	d01a      	beq.n	8009b44 <USBD_LL_SetupStage+0x72>
 8009b0e:	2b02      	cmp	r3, #2
 8009b10:	d822      	bhi.n	8009b58 <USBD_LL_SetupStage+0x86>
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d002      	beq.n	8009b1c <USBD_LL_SetupStage+0x4a>
 8009b16:	2b01      	cmp	r3, #1
 8009b18:	d00a      	beq.n	8009b30 <USBD_LL_SetupStage+0x5e>
 8009b1a:	e01d      	b.n	8009b58 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009b22:	4619      	mov	r1, r3
 8009b24:	6878      	ldr	r0, [r7, #4]
 8009b26:	f000 fb77 	bl	800a218 <USBD_StdDevReq>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	73fb      	strb	r3, [r7, #15]
      break;
 8009b2e:	e020      	b.n	8009b72 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009b36:	4619      	mov	r1, r3
 8009b38:	6878      	ldr	r0, [r7, #4]
 8009b3a:	f000 fbdf 	bl	800a2fc <USBD_StdItfReq>
 8009b3e:	4603      	mov	r3, r0
 8009b40:	73fb      	strb	r3, [r7, #15]
      break;
 8009b42:	e016      	b.n	8009b72 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009b4a:	4619      	mov	r1, r3
 8009b4c:	6878      	ldr	r0, [r7, #4]
 8009b4e:	f000 fc41 	bl	800a3d4 <USBD_StdEPReq>
 8009b52:	4603      	mov	r3, r0
 8009b54:	73fb      	strb	r3, [r7, #15]
      break;
 8009b56:	e00c      	b.n	8009b72 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009b5e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009b62:	b2db      	uxtb	r3, r3
 8009b64:	4619      	mov	r1, r3
 8009b66:	6878      	ldr	r0, [r7, #4]
 8009b68:	f001 fd22 	bl	800b5b0 <USBD_LL_StallEP>
 8009b6c:	4603      	mov	r3, r0
 8009b6e:	73fb      	strb	r3, [r7, #15]
      break;
 8009b70:	bf00      	nop
  }

  return ret;
 8009b72:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b74:	4618      	mov	r0, r3
 8009b76:	3710      	adds	r7, #16
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	bd80      	pop	{r7, pc}

08009b7c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	b086      	sub	sp, #24
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	60f8      	str	r0, [r7, #12]
 8009b84:	460b      	mov	r3, r1
 8009b86:	607a      	str	r2, [r7, #4]
 8009b88:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8009b8e:	7afb      	ldrb	r3, [r7, #11]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d177      	bne.n	8009c84 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009b9a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009ba2:	2b03      	cmp	r3, #3
 8009ba4:	f040 80a1 	bne.w	8009cea <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	685b      	ldr	r3, [r3, #4]
 8009bac:	693a      	ldr	r2, [r7, #16]
 8009bae:	8992      	ldrh	r2, [r2, #12]
 8009bb0:	4293      	cmp	r3, r2
 8009bb2:	d91c      	bls.n	8009bee <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8009bb4:	693b      	ldr	r3, [r7, #16]
 8009bb6:	685b      	ldr	r3, [r3, #4]
 8009bb8:	693a      	ldr	r2, [r7, #16]
 8009bba:	8992      	ldrh	r2, [r2, #12]
 8009bbc:	1a9a      	subs	r2, r3, r2
 8009bbe:	693b      	ldr	r3, [r7, #16]
 8009bc0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009bc2:	693b      	ldr	r3, [r7, #16]
 8009bc4:	691b      	ldr	r3, [r3, #16]
 8009bc6:	693a      	ldr	r2, [r7, #16]
 8009bc8:	8992      	ldrh	r2, [r2, #12]
 8009bca:	441a      	add	r2, r3
 8009bcc:	693b      	ldr	r3, [r7, #16]
 8009bce:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8009bd0:	693b      	ldr	r3, [r7, #16]
 8009bd2:	6919      	ldr	r1, [r3, #16]
 8009bd4:	693b      	ldr	r3, [r7, #16]
 8009bd6:	899b      	ldrh	r3, [r3, #12]
 8009bd8:	461a      	mov	r2, r3
 8009bda:	693b      	ldr	r3, [r7, #16]
 8009bdc:	685b      	ldr	r3, [r3, #4]
 8009bde:	4293      	cmp	r3, r2
 8009be0:	bf38      	it	cc
 8009be2:	4613      	movcc	r3, r2
 8009be4:	461a      	mov	r2, r3
 8009be6:	68f8      	ldr	r0, [r7, #12]
 8009be8:	f001 f987 	bl	800aefa <USBD_CtlContinueRx>
 8009bec:	e07d      	b.n	8009cea <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009bf4:	f003 031f 	and.w	r3, r3, #31
 8009bf8:	2b02      	cmp	r3, #2
 8009bfa:	d014      	beq.n	8009c26 <USBD_LL_DataOutStage+0xaa>
 8009bfc:	2b02      	cmp	r3, #2
 8009bfe:	d81d      	bhi.n	8009c3c <USBD_LL_DataOutStage+0xc0>
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d002      	beq.n	8009c0a <USBD_LL_DataOutStage+0x8e>
 8009c04:	2b01      	cmp	r3, #1
 8009c06:	d003      	beq.n	8009c10 <USBD_LL_DataOutStage+0x94>
 8009c08:	e018      	b.n	8009c3c <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	75bb      	strb	r3, [r7, #22]
            break;
 8009c0e:	e018      	b.n	8009c42 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009c16:	b2db      	uxtb	r3, r3
 8009c18:	4619      	mov	r1, r3
 8009c1a:	68f8      	ldr	r0, [r7, #12]
 8009c1c:	f000 fa6e 	bl	800a0fc <USBD_CoreFindIF>
 8009c20:	4603      	mov	r3, r0
 8009c22:	75bb      	strb	r3, [r7, #22]
            break;
 8009c24:	e00d      	b.n	8009c42 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009c2c:	b2db      	uxtb	r3, r3
 8009c2e:	4619      	mov	r1, r3
 8009c30:	68f8      	ldr	r0, [r7, #12]
 8009c32:	f000 fa70 	bl	800a116 <USBD_CoreFindEP>
 8009c36:	4603      	mov	r3, r0
 8009c38:	75bb      	strb	r3, [r7, #22]
            break;
 8009c3a:	e002      	b.n	8009c42 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	75bb      	strb	r3, [r7, #22]
            break;
 8009c40:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009c42:	7dbb      	ldrb	r3, [r7, #22]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d119      	bne.n	8009c7c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c4e:	b2db      	uxtb	r3, r3
 8009c50:	2b03      	cmp	r3, #3
 8009c52:	d113      	bne.n	8009c7c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009c54:	7dba      	ldrb	r2, [r7, #22]
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	32ae      	adds	r2, #174	@ 0xae
 8009c5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c5e:	691b      	ldr	r3, [r3, #16]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d00b      	beq.n	8009c7c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8009c64:	7dba      	ldrb	r2, [r7, #22]
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009c6c:	7dba      	ldrb	r2, [r7, #22]
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	32ae      	adds	r2, #174	@ 0xae
 8009c72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c76:	691b      	ldr	r3, [r3, #16]
 8009c78:	68f8      	ldr	r0, [r7, #12]
 8009c7a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009c7c:	68f8      	ldr	r0, [r7, #12]
 8009c7e:	f001 f94d 	bl	800af1c <USBD_CtlSendStatus>
 8009c82:	e032      	b.n	8009cea <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009c84:	7afb      	ldrb	r3, [r7, #11]
 8009c86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c8a:	b2db      	uxtb	r3, r3
 8009c8c:	4619      	mov	r1, r3
 8009c8e:	68f8      	ldr	r0, [r7, #12]
 8009c90:	f000 fa41 	bl	800a116 <USBD_CoreFindEP>
 8009c94:	4603      	mov	r3, r0
 8009c96:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009c98:	7dbb      	ldrb	r3, [r7, #22]
 8009c9a:	2bff      	cmp	r3, #255	@ 0xff
 8009c9c:	d025      	beq.n	8009cea <USBD_LL_DataOutStage+0x16e>
 8009c9e:	7dbb      	ldrb	r3, [r7, #22]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d122      	bne.n	8009cea <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009caa:	b2db      	uxtb	r3, r3
 8009cac:	2b03      	cmp	r3, #3
 8009cae:	d117      	bne.n	8009ce0 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009cb0:	7dba      	ldrb	r2, [r7, #22]
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	32ae      	adds	r2, #174	@ 0xae
 8009cb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cba:	699b      	ldr	r3, [r3, #24]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d00f      	beq.n	8009ce0 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8009cc0:	7dba      	ldrb	r2, [r7, #22]
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009cc8:	7dba      	ldrb	r2, [r7, #22]
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	32ae      	adds	r2, #174	@ 0xae
 8009cce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cd2:	699b      	ldr	r3, [r3, #24]
 8009cd4:	7afa      	ldrb	r2, [r7, #11]
 8009cd6:	4611      	mov	r1, r2
 8009cd8:	68f8      	ldr	r0, [r7, #12]
 8009cda:	4798      	blx	r3
 8009cdc:	4603      	mov	r3, r0
 8009cde:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009ce0:	7dfb      	ldrb	r3, [r7, #23]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d001      	beq.n	8009cea <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8009ce6:	7dfb      	ldrb	r3, [r7, #23]
 8009ce8:	e000      	b.n	8009cec <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8009cea:	2300      	movs	r3, #0
}
 8009cec:	4618      	mov	r0, r3
 8009cee:	3718      	adds	r7, #24
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	bd80      	pop	{r7, pc}

08009cf4 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b086      	sub	sp, #24
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	60f8      	str	r0, [r7, #12]
 8009cfc:	460b      	mov	r3, r1
 8009cfe:	607a      	str	r2, [r7, #4]
 8009d00:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8009d02:	7afb      	ldrb	r3, [r7, #11]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d178      	bne.n	8009dfa <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	3314      	adds	r3, #20
 8009d0c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009d14:	2b02      	cmp	r3, #2
 8009d16:	d163      	bne.n	8009de0 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8009d18:	693b      	ldr	r3, [r7, #16]
 8009d1a:	685b      	ldr	r3, [r3, #4]
 8009d1c:	693a      	ldr	r2, [r7, #16]
 8009d1e:	8992      	ldrh	r2, [r2, #12]
 8009d20:	4293      	cmp	r3, r2
 8009d22:	d91c      	bls.n	8009d5e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8009d24:	693b      	ldr	r3, [r7, #16]
 8009d26:	685b      	ldr	r3, [r3, #4]
 8009d28:	693a      	ldr	r2, [r7, #16]
 8009d2a:	8992      	ldrh	r2, [r2, #12]
 8009d2c:	1a9a      	subs	r2, r3, r2
 8009d2e:	693b      	ldr	r3, [r7, #16]
 8009d30:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	691b      	ldr	r3, [r3, #16]
 8009d36:	693a      	ldr	r2, [r7, #16]
 8009d38:	8992      	ldrh	r2, [r2, #12]
 8009d3a:	441a      	add	r2, r3
 8009d3c:	693b      	ldr	r3, [r7, #16]
 8009d3e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8009d40:	693b      	ldr	r3, [r7, #16]
 8009d42:	6919      	ldr	r1, [r3, #16]
 8009d44:	693b      	ldr	r3, [r7, #16]
 8009d46:	685b      	ldr	r3, [r3, #4]
 8009d48:	461a      	mov	r2, r3
 8009d4a:	68f8      	ldr	r0, [r7, #12]
 8009d4c:	f001 f8c4 	bl	800aed8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009d50:	2300      	movs	r3, #0
 8009d52:	2200      	movs	r2, #0
 8009d54:	2100      	movs	r1, #0
 8009d56:	68f8      	ldr	r0, [r7, #12]
 8009d58:	f001 fcd4 	bl	800b704 <USBD_LL_PrepareReceive>
 8009d5c:	e040      	b.n	8009de0 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009d5e:	693b      	ldr	r3, [r7, #16]
 8009d60:	899b      	ldrh	r3, [r3, #12]
 8009d62:	461a      	mov	r2, r3
 8009d64:	693b      	ldr	r3, [r7, #16]
 8009d66:	685b      	ldr	r3, [r3, #4]
 8009d68:	429a      	cmp	r2, r3
 8009d6a:	d11c      	bne.n	8009da6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8009d6c:	693b      	ldr	r3, [r7, #16]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	693a      	ldr	r2, [r7, #16]
 8009d72:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009d74:	4293      	cmp	r3, r2
 8009d76:	d316      	bcc.n	8009da6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8009d78:	693b      	ldr	r3, [r7, #16]
 8009d7a:	681a      	ldr	r2, [r3, #0]
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009d82:	429a      	cmp	r2, r3
 8009d84:	d20f      	bcs.n	8009da6 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009d86:	2200      	movs	r2, #0
 8009d88:	2100      	movs	r1, #0
 8009d8a:	68f8      	ldr	r0, [r7, #12]
 8009d8c:	f001 f8a4 	bl	800aed8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	2200      	movs	r2, #0
 8009d94:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009d98:	2300      	movs	r3, #0
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	2100      	movs	r1, #0
 8009d9e:	68f8      	ldr	r0, [r7, #12]
 8009da0:	f001 fcb0 	bl	800b704 <USBD_LL_PrepareReceive>
 8009da4:	e01c      	b.n	8009de0 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009dac:	b2db      	uxtb	r3, r3
 8009dae:	2b03      	cmp	r3, #3
 8009db0:	d10f      	bne.n	8009dd2 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009db8:	68db      	ldr	r3, [r3, #12]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d009      	beq.n	8009dd2 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009dcc:	68db      	ldr	r3, [r3, #12]
 8009dce:	68f8      	ldr	r0, [r7, #12]
 8009dd0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009dd2:	2180      	movs	r1, #128	@ 0x80
 8009dd4:	68f8      	ldr	r0, [r7, #12]
 8009dd6:	f001 fbeb 	bl	800b5b0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009dda:	68f8      	ldr	r0, [r7, #12]
 8009ddc:	f001 f8b1 	bl	800af42 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d03a      	beq.n	8009e60 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8009dea:	68f8      	ldr	r0, [r7, #12]
 8009dec:	f7ff fe30 	bl	8009a50 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	2200      	movs	r2, #0
 8009df4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009df8:	e032      	b.n	8009e60 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009dfa:	7afb      	ldrb	r3, [r7, #11]
 8009dfc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009e00:	b2db      	uxtb	r3, r3
 8009e02:	4619      	mov	r1, r3
 8009e04:	68f8      	ldr	r0, [r7, #12]
 8009e06:	f000 f986 	bl	800a116 <USBD_CoreFindEP>
 8009e0a:	4603      	mov	r3, r0
 8009e0c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009e0e:	7dfb      	ldrb	r3, [r7, #23]
 8009e10:	2bff      	cmp	r3, #255	@ 0xff
 8009e12:	d025      	beq.n	8009e60 <USBD_LL_DataInStage+0x16c>
 8009e14:	7dfb      	ldrb	r3, [r7, #23]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d122      	bne.n	8009e60 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e20:	b2db      	uxtb	r3, r3
 8009e22:	2b03      	cmp	r3, #3
 8009e24:	d11c      	bne.n	8009e60 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009e26:	7dfa      	ldrb	r2, [r7, #23]
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	32ae      	adds	r2, #174	@ 0xae
 8009e2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e30:	695b      	ldr	r3, [r3, #20]
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d014      	beq.n	8009e60 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8009e36:	7dfa      	ldrb	r2, [r7, #23]
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009e3e:	7dfa      	ldrb	r2, [r7, #23]
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	32ae      	adds	r2, #174	@ 0xae
 8009e44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e48:	695b      	ldr	r3, [r3, #20]
 8009e4a:	7afa      	ldrb	r2, [r7, #11]
 8009e4c:	4611      	mov	r1, r2
 8009e4e:	68f8      	ldr	r0, [r7, #12]
 8009e50:	4798      	blx	r3
 8009e52:	4603      	mov	r3, r0
 8009e54:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009e56:	7dbb      	ldrb	r3, [r7, #22]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d001      	beq.n	8009e60 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8009e5c:	7dbb      	ldrb	r3, [r7, #22]
 8009e5e:	e000      	b.n	8009e62 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8009e60:	2300      	movs	r3, #0
}
 8009e62:	4618      	mov	r0, r3
 8009e64:	3718      	adds	r7, #24
 8009e66:	46bd      	mov	sp, r7
 8009e68:	bd80      	pop	{r7, pc}

08009e6a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009e6a:	b580      	push	{r7, lr}
 8009e6c:	b084      	sub	sp, #16
 8009e6e:	af00      	add	r7, sp, #0
 8009e70:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009e72:	2300      	movs	r3, #0
 8009e74:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2201      	movs	r2, #1
 8009e7a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	2200      	movs	r2, #0
 8009e82:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	2200      	movs	r2, #0
 8009e8a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	2200      	movs	r2, #0
 8009e90:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2200      	movs	r2, #0
 8009e98:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d014      	beq.n	8009ed0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009eac:	685b      	ldr	r3, [r3, #4]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d00e      	beq.n	8009ed0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009eb8:	685b      	ldr	r3, [r3, #4]
 8009eba:	687a      	ldr	r2, [r7, #4]
 8009ebc:	6852      	ldr	r2, [r2, #4]
 8009ebe:	b2d2      	uxtb	r2, r2
 8009ec0:	4611      	mov	r1, r2
 8009ec2:	6878      	ldr	r0, [r7, #4]
 8009ec4:	4798      	blx	r3
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d001      	beq.n	8009ed0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009ecc:	2303      	movs	r3, #3
 8009ece:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009ed0:	2340      	movs	r3, #64	@ 0x40
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	2100      	movs	r1, #0
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	f001 fb25 	bl	800b526 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2201      	movs	r2, #1
 8009ee0:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2240      	movs	r2, #64	@ 0x40
 8009ee8:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009eec:	2340      	movs	r3, #64	@ 0x40
 8009eee:	2200      	movs	r2, #0
 8009ef0:	2180      	movs	r1, #128	@ 0x80
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f001 fb17 	bl	800b526 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2201      	movs	r2, #1
 8009efc:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2240      	movs	r2, #64	@ 0x40
 8009f04:	841a      	strh	r2, [r3, #32]

  return ret;
 8009f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f08:	4618      	mov	r0, r3
 8009f0a:	3710      	adds	r7, #16
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	bd80      	pop	{r7, pc}

08009f10 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009f10:	b480      	push	{r7}
 8009f12:	b083      	sub	sp, #12
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
 8009f18:	460b      	mov	r3, r1
 8009f1a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	78fa      	ldrb	r2, [r7, #3]
 8009f20:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009f22:	2300      	movs	r3, #0
}
 8009f24:	4618      	mov	r0, r3
 8009f26:	370c      	adds	r7, #12
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2e:	4770      	bx	lr

08009f30 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009f30:	b480      	push	{r7}
 8009f32:	b083      	sub	sp, #12
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f3e:	b2db      	uxtb	r3, r3
 8009f40:	2b04      	cmp	r3, #4
 8009f42:	d006      	beq.n	8009f52 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f4a:	b2da      	uxtb	r2, r3
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2204      	movs	r2, #4
 8009f56:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009f5a:	2300      	movs	r3, #0
}
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	370c      	adds	r7, #12
 8009f60:	46bd      	mov	sp, r7
 8009f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f66:	4770      	bx	lr

08009f68 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009f68:	b480      	push	{r7}
 8009f6a:	b083      	sub	sp, #12
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f76:	b2db      	uxtb	r3, r3
 8009f78:	2b04      	cmp	r3, #4
 8009f7a:	d106      	bne.n	8009f8a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009f82:	b2da      	uxtb	r2, r3
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009f8a:	2300      	movs	r3, #0
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	370c      	adds	r7, #12
 8009f90:	46bd      	mov	sp, r7
 8009f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f96:	4770      	bx	lr

08009f98 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b082      	sub	sp, #8
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009fa6:	b2db      	uxtb	r3, r3
 8009fa8:	2b03      	cmp	r3, #3
 8009faa:	d110      	bne.n	8009fce <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d00b      	beq.n	8009fce <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009fbc:	69db      	ldr	r3, [r3, #28]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d005      	beq.n	8009fce <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009fc8:	69db      	ldr	r3, [r3, #28]
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009fce:	2300      	movs	r3, #0
}
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	3708      	adds	r7, #8
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	bd80      	pop	{r7, pc}

08009fd8 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	b082      	sub	sp, #8
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
 8009fe0:	460b      	mov	r3, r1
 8009fe2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	32ae      	adds	r2, #174	@ 0xae
 8009fee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d101      	bne.n	8009ffa <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009ff6:	2303      	movs	r3, #3
 8009ff8:	e01c      	b.n	800a034 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a000:	b2db      	uxtb	r3, r3
 800a002:	2b03      	cmp	r3, #3
 800a004:	d115      	bne.n	800a032 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	32ae      	adds	r2, #174	@ 0xae
 800a010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a014:	6a1b      	ldr	r3, [r3, #32]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d00b      	beq.n	800a032 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	32ae      	adds	r2, #174	@ 0xae
 800a024:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a028:	6a1b      	ldr	r3, [r3, #32]
 800a02a:	78fa      	ldrb	r2, [r7, #3]
 800a02c:	4611      	mov	r1, r2
 800a02e:	6878      	ldr	r0, [r7, #4]
 800a030:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a032:	2300      	movs	r3, #0
}
 800a034:	4618      	mov	r0, r3
 800a036:	3708      	adds	r7, #8
 800a038:	46bd      	mov	sp, r7
 800a03a:	bd80      	pop	{r7, pc}

0800a03c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b082      	sub	sp, #8
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
 800a044:	460b      	mov	r3, r1
 800a046:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	32ae      	adds	r2, #174	@ 0xae
 800a052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d101      	bne.n	800a05e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a05a:	2303      	movs	r3, #3
 800a05c:	e01c      	b.n	800a098 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a064:	b2db      	uxtb	r3, r3
 800a066:	2b03      	cmp	r3, #3
 800a068:	d115      	bne.n	800a096 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	32ae      	adds	r2, #174	@ 0xae
 800a074:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d00b      	beq.n	800a096 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	32ae      	adds	r2, #174	@ 0xae
 800a088:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a08c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a08e:	78fa      	ldrb	r2, [r7, #3]
 800a090:	4611      	mov	r1, r2
 800a092:	6878      	ldr	r0, [r7, #4]
 800a094:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a096:	2300      	movs	r3, #0
}
 800a098:	4618      	mov	r0, r3
 800a09a:	3708      	adds	r7, #8
 800a09c:	46bd      	mov	sp, r7
 800a09e:	bd80      	pop	{r7, pc}

0800a0a0 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a0a0:	b480      	push	{r7}
 800a0a2:	b083      	sub	sp, #12
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a0a8:	2300      	movs	r3, #0
}
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	370c      	adds	r7, #12
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b4:	4770      	bx	lr

0800a0b6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a0b6:	b580      	push	{r7, lr}
 800a0b8:	b084      	sub	sp, #16
 800a0ba:	af00      	add	r7, sp, #0
 800a0bc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a0be:	2300      	movs	r3, #0
 800a0c0:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2201      	movs	r2, #1
 800a0c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d00e      	beq.n	800a0f2 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a0da:	685b      	ldr	r3, [r3, #4]
 800a0dc:	687a      	ldr	r2, [r7, #4]
 800a0de:	6852      	ldr	r2, [r2, #4]
 800a0e0:	b2d2      	uxtb	r2, r2
 800a0e2:	4611      	mov	r1, r2
 800a0e4:	6878      	ldr	r0, [r7, #4]
 800a0e6:	4798      	blx	r3
 800a0e8:	4603      	mov	r3, r0
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d001      	beq.n	800a0f2 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a0ee:	2303      	movs	r3, #3
 800a0f0:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a0f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	3710      	adds	r7, #16
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	bd80      	pop	{r7, pc}

0800a0fc <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a0fc:	b480      	push	{r7}
 800a0fe:	b083      	sub	sp, #12
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
 800a104:	460b      	mov	r3, r1
 800a106:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a108:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a10a:	4618      	mov	r0, r3
 800a10c:	370c      	adds	r7, #12
 800a10e:	46bd      	mov	sp, r7
 800a110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a114:	4770      	bx	lr

0800a116 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a116:	b480      	push	{r7}
 800a118:	b083      	sub	sp, #12
 800a11a:	af00      	add	r7, sp, #0
 800a11c:	6078      	str	r0, [r7, #4]
 800a11e:	460b      	mov	r3, r1
 800a120:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a122:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a124:	4618      	mov	r0, r3
 800a126:	370c      	adds	r7, #12
 800a128:	46bd      	mov	sp, r7
 800a12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12e:	4770      	bx	lr

0800a130 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b086      	sub	sp, #24
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
 800a138:	460b      	mov	r3, r1
 800a13a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a144:	2300      	movs	r3, #0
 800a146:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	885b      	ldrh	r3, [r3, #2]
 800a14c:	b29b      	uxth	r3, r3
 800a14e:	68fa      	ldr	r2, [r7, #12]
 800a150:	7812      	ldrb	r2, [r2, #0]
 800a152:	4293      	cmp	r3, r2
 800a154:	d91f      	bls.n	800a196 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	781b      	ldrb	r3, [r3, #0]
 800a15a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a15c:	e013      	b.n	800a186 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a15e:	f107 030a 	add.w	r3, r7, #10
 800a162:	4619      	mov	r1, r3
 800a164:	6978      	ldr	r0, [r7, #20]
 800a166:	f000 f81b 	bl	800a1a0 <USBD_GetNextDesc>
 800a16a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a16c:	697b      	ldr	r3, [r7, #20]
 800a16e:	785b      	ldrb	r3, [r3, #1]
 800a170:	2b05      	cmp	r3, #5
 800a172:	d108      	bne.n	800a186 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a174:	697b      	ldr	r3, [r7, #20]
 800a176:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a178:	693b      	ldr	r3, [r7, #16]
 800a17a:	789b      	ldrb	r3, [r3, #2]
 800a17c:	78fa      	ldrb	r2, [r7, #3]
 800a17e:	429a      	cmp	r2, r3
 800a180:	d008      	beq.n	800a194 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a182:	2300      	movs	r3, #0
 800a184:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	885b      	ldrh	r3, [r3, #2]
 800a18a:	b29a      	uxth	r2, r3
 800a18c:	897b      	ldrh	r3, [r7, #10]
 800a18e:	429a      	cmp	r2, r3
 800a190:	d8e5      	bhi.n	800a15e <USBD_GetEpDesc+0x2e>
 800a192:	e000      	b.n	800a196 <USBD_GetEpDesc+0x66>
          break;
 800a194:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a196:	693b      	ldr	r3, [r7, #16]
}
 800a198:	4618      	mov	r0, r3
 800a19a:	3718      	adds	r7, #24
 800a19c:	46bd      	mov	sp, r7
 800a19e:	bd80      	pop	{r7, pc}

0800a1a0 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a1a0:	b480      	push	{r7}
 800a1a2:	b085      	sub	sp, #20
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
 800a1a8:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	881b      	ldrh	r3, [r3, #0]
 800a1b2:	68fa      	ldr	r2, [r7, #12]
 800a1b4:	7812      	ldrb	r2, [r2, #0]
 800a1b6:	4413      	add	r3, r2
 800a1b8:	b29a      	uxth	r2, r3
 800a1ba:	683b      	ldr	r3, [r7, #0]
 800a1bc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	781b      	ldrb	r3, [r3, #0]
 800a1c2:	461a      	mov	r2, r3
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	4413      	add	r3, r2
 800a1c8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a1ca:	68fb      	ldr	r3, [r7, #12]
}
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	3714      	adds	r7, #20
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d6:	4770      	bx	lr

0800a1d8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a1d8:	b480      	push	{r7}
 800a1da:	b087      	sub	sp, #28
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a1e4:	697b      	ldr	r3, [r7, #20]
 800a1e6:	781b      	ldrb	r3, [r3, #0]
 800a1e8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a1ea:	697b      	ldr	r3, [r7, #20]
 800a1ec:	3301      	adds	r3, #1
 800a1ee:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a1f0:	697b      	ldr	r3, [r7, #20]
 800a1f2:	781b      	ldrb	r3, [r3, #0]
 800a1f4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a1f6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800a1fa:	021b      	lsls	r3, r3, #8
 800a1fc:	b21a      	sxth	r2, r3
 800a1fe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a202:	4313      	orrs	r3, r2
 800a204:	b21b      	sxth	r3, r3
 800a206:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a208:	89fb      	ldrh	r3, [r7, #14]
}
 800a20a:	4618      	mov	r0, r3
 800a20c:	371c      	adds	r7, #28
 800a20e:	46bd      	mov	sp, r7
 800a210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a214:	4770      	bx	lr
	...

0800a218 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b084      	sub	sp, #16
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
 800a220:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a222:	2300      	movs	r3, #0
 800a224:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a226:	683b      	ldr	r3, [r7, #0]
 800a228:	781b      	ldrb	r3, [r3, #0]
 800a22a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a22e:	2b40      	cmp	r3, #64	@ 0x40
 800a230:	d005      	beq.n	800a23e <USBD_StdDevReq+0x26>
 800a232:	2b40      	cmp	r3, #64	@ 0x40
 800a234:	d857      	bhi.n	800a2e6 <USBD_StdDevReq+0xce>
 800a236:	2b00      	cmp	r3, #0
 800a238:	d00f      	beq.n	800a25a <USBD_StdDevReq+0x42>
 800a23a:	2b20      	cmp	r3, #32
 800a23c:	d153      	bne.n	800a2e6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	32ae      	adds	r2, #174	@ 0xae
 800a248:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a24c:	689b      	ldr	r3, [r3, #8]
 800a24e:	6839      	ldr	r1, [r7, #0]
 800a250:	6878      	ldr	r0, [r7, #4]
 800a252:	4798      	blx	r3
 800a254:	4603      	mov	r3, r0
 800a256:	73fb      	strb	r3, [r7, #15]
      break;
 800a258:	e04a      	b.n	800a2f0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	785b      	ldrb	r3, [r3, #1]
 800a25e:	2b09      	cmp	r3, #9
 800a260:	d83b      	bhi.n	800a2da <USBD_StdDevReq+0xc2>
 800a262:	a201      	add	r2, pc, #4	@ (adr r2, 800a268 <USBD_StdDevReq+0x50>)
 800a264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a268:	0800a2bd 	.word	0x0800a2bd
 800a26c:	0800a2d1 	.word	0x0800a2d1
 800a270:	0800a2db 	.word	0x0800a2db
 800a274:	0800a2c7 	.word	0x0800a2c7
 800a278:	0800a2db 	.word	0x0800a2db
 800a27c:	0800a29b 	.word	0x0800a29b
 800a280:	0800a291 	.word	0x0800a291
 800a284:	0800a2db 	.word	0x0800a2db
 800a288:	0800a2b3 	.word	0x0800a2b3
 800a28c:	0800a2a5 	.word	0x0800a2a5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a290:	6839      	ldr	r1, [r7, #0]
 800a292:	6878      	ldr	r0, [r7, #4]
 800a294:	f000 fa3e 	bl	800a714 <USBD_GetDescriptor>
          break;
 800a298:	e024      	b.n	800a2e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a29a:	6839      	ldr	r1, [r7, #0]
 800a29c:	6878      	ldr	r0, [r7, #4]
 800a29e:	f000 fba3 	bl	800a9e8 <USBD_SetAddress>
          break;
 800a2a2:	e01f      	b.n	800a2e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a2a4:	6839      	ldr	r1, [r7, #0]
 800a2a6:	6878      	ldr	r0, [r7, #4]
 800a2a8:	f000 fbe2 	bl	800aa70 <USBD_SetConfig>
 800a2ac:	4603      	mov	r3, r0
 800a2ae:	73fb      	strb	r3, [r7, #15]
          break;
 800a2b0:	e018      	b.n	800a2e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a2b2:	6839      	ldr	r1, [r7, #0]
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	f000 fc85 	bl	800abc4 <USBD_GetConfig>
          break;
 800a2ba:	e013      	b.n	800a2e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a2bc:	6839      	ldr	r1, [r7, #0]
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	f000 fcb6 	bl	800ac30 <USBD_GetStatus>
          break;
 800a2c4:	e00e      	b.n	800a2e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a2c6:	6839      	ldr	r1, [r7, #0]
 800a2c8:	6878      	ldr	r0, [r7, #4]
 800a2ca:	f000 fce5 	bl	800ac98 <USBD_SetFeature>
          break;
 800a2ce:	e009      	b.n	800a2e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a2d0:	6839      	ldr	r1, [r7, #0]
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	f000 fd09 	bl	800acea <USBD_ClrFeature>
          break;
 800a2d8:	e004      	b.n	800a2e4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a2da:	6839      	ldr	r1, [r7, #0]
 800a2dc:	6878      	ldr	r0, [r7, #4]
 800a2de:	f000 fd60 	bl	800ada2 <USBD_CtlError>
          break;
 800a2e2:	bf00      	nop
      }
      break;
 800a2e4:	e004      	b.n	800a2f0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a2e6:	6839      	ldr	r1, [r7, #0]
 800a2e8:	6878      	ldr	r0, [r7, #4]
 800a2ea:	f000 fd5a 	bl	800ada2 <USBD_CtlError>
      break;
 800a2ee:	bf00      	nop
  }

  return ret;
 800a2f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	3710      	adds	r7, #16
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	bd80      	pop	{r7, pc}
 800a2fa:	bf00      	nop

0800a2fc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b084      	sub	sp, #16
 800a300:	af00      	add	r7, sp, #0
 800a302:	6078      	str	r0, [r7, #4]
 800a304:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a306:	2300      	movs	r3, #0
 800a308:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a30a:	683b      	ldr	r3, [r7, #0]
 800a30c:	781b      	ldrb	r3, [r3, #0]
 800a30e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a312:	2b40      	cmp	r3, #64	@ 0x40
 800a314:	d005      	beq.n	800a322 <USBD_StdItfReq+0x26>
 800a316:	2b40      	cmp	r3, #64	@ 0x40
 800a318:	d852      	bhi.n	800a3c0 <USBD_StdItfReq+0xc4>
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d001      	beq.n	800a322 <USBD_StdItfReq+0x26>
 800a31e:	2b20      	cmp	r3, #32
 800a320:	d14e      	bne.n	800a3c0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a328:	b2db      	uxtb	r3, r3
 800a32a:	3b01      	subs	r3, #1
 800a32c:	2b02      	cmp	r3, #2
 800a32e:	d840      	bhi.n	800a3b2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	889b      	ldrh	r3, [r3, #4]
 800a334:	b2db      	uxtb	r3, r3
 800a336:	2b01      	cmp	r3, #1
 800a338:	d836      	bhi.n	800a3a8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	889b      	ldrh	r3, [r3, #4]
 800a33e:	b2db      	uxtb	r3, r3
 800a340:	4619      	mov	r1, r3
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f7ff feda 	bl	800a0fc <USBD_CoreFindIF>
 800a348:	4603      	mov	r3, r0
 800a34a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a34c:	7bbb      	ldrb	r3, [r7, #14]
 800a34e:	2bff      	cmp	r3, #255	@ 0xff
 800a350:	d01d      	beq.n	800a38e <USBD_StdItfReq+0x92>
 800a352:	7bbb      	ldrb	r3, [r7, #14]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d11a      	bne.n	800a38e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a358:	7bba      	ldrb	r2, [r7, #14]
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	32ae      	adds	r2, #174	@ 0xae
 800a35e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a362:	689b      	ldr	r3, [r3, #8]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d00f      	beq.n	800a388 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a368:	7bba      	ldrb	r2, [r7, #14]
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a370:	7bba      	ldrb	r2, [r7, #14]
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	32ae      	adds	r2, #174	@ 0xae
 800a376:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a37a:	689b      	ldr	r3, [r3, #8]
 800a37c:	6839      	ldr	r1, [r7, #0]
 800a37e:	6878      	ldr	r0, [r7, #4]
 800a380:	4798      	blx	r3
 800a382:	4603      	mov	r3, r0
 800a384:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a386:	e004      	b.n	800a392 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a388:	2303      	movs	r3, #3
 800a38a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a38c:	e001      	b.n	800a392 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a38e:	2303      	movs	r3, #3
 800a390:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	88db      	ldrh	r3, [r3, #6]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d110      	bne.n	800a3bc <USBD_StdItfReq+0xc0>
 800a39a:	7bfb      	ldrb	r3, [r7, #15]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d10d      	bne.n	800a3bc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a3a0:	6878      	ldr	r0, [r7, #4]
 800a3a2:	f000 fdbb 	bl	800af1c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a3a6:	e009      	b.n	800a3bc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a3a8:	6839      	ldr	r1, [r7, #0]
 800a3aa:	6878      	ldr	r0, [r7, #4]
 800a3ac:	f000 fcf9 	bl	800ada2 <USBD_CtlError>
          break;
 800a3b0:	e004      	b.n	800a3bc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a3b2:	6839      	ldr	r1, [r7, #0]
 800a3b4:	6878      	ldr	r0, [r7, #4]
 800a3b6:	f000 fcf4 	bl	800ada2 <USBD_CtlError>
          break;
 800a3ba:	e000      	b.n	800a3be <USBD_StdItfReq+0xc2>
          break;
 800a3bc:	bf00      	nop
      }
      break;
 800a3be:	e004      	b.n	800a3ca <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a3c0:	6839      	ldr	r1, [r7, #0]
 800a3c2:	6878      	ldr	r0, [r7, #4]
 800a3c4:	f000 fced 	bl	800ada2 <USBD_CtlError>
      break;
 800a3c8:	bf00      	nop
  }

  return ret;
 800a3ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	3710      	adds	r7, #16
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	bd80      	pop	{r7, pc}

0800a3d4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b084      	sub	sp, #16
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
 800a3dc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a3de:	2300      	movs	r3, #0
 800a3e0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a3e2:	683b      	ldr	r3, [r7, #0]
 800a3e4:	889b      	ldrh	r3, [r3, #4]
 800a3e6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	781b      	ldrb	r3, [r3, #0]
 800a3ec:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a3f0:	2b40      	cmp	r3, #64	@ 0x40
 800a3f2:	d007      	beq.n	800a404 <USBD_StdEPReq+0x30>
 800a3f4:	2b40      	cmp	r3, #64	@ 0x40
 800a3f6:	f200 8181 	bhi.w	800a6fc <USBD_StdEPReq+0x328>
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d02a      	beq.n	800a454 <USBD_StdEPReq+0x80>
 800a3fe:	2b20      	cmp	r3, #32
 800a400:	f040 817c 	bne.w	800a6fc <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a404:	7bbb      	ldrb	r3, [r7, #14]
 800a406:	4619      	mov	r1, r3
 800a408:	6878      	ldr	r0, [r7, #4]
 800a40a:	f7ff fe84 	bl	800a116 <USBD_CoreFindEP>
 800a40e:	4603      	mov	r3, r0
 800a410:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a412:	7b7b      	ldrb	r3, [r7, #13]
 800a414:	2bff      	cmp	r3, #255	@ 0xff
 800a416:	f000 8176 	beq.w	800a706 <USBD_StdEPReq+0x332>
 800a41a:	7b7b      	ldrb	r3, [r7, #13]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	f040 8172 	bne.w	800a706 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800a422:	7b7a      	ldrb	r2, [r7, #13]
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a42a:	7b7a      	ldrb	r2, [r7, #13]
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	32ae      	adds	r2, #174	@ 0xae
 800a430:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a434:	689b      	ldr	r3, [r3, #8]
 800a436:	2b00      	cmp	r3, #0
 800a438:	f000 8165 	beq.w	800a706 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a43c:	7b7a      	ldrb	r2, [r7, #13]
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	32ae      	adds	r2, #174	@ 0xae
 800a442:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a446:	689b      	ldr	r3, [r3, #8]
 800a448:	6839      	ldr	r1, [r7, #0]
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	4798      	blx	r3
 800a44e:	4603      	mov	r3, r0
 800a450:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a452:	e158      	b.n	800a706 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	785b      	ldrb	r3, [r3, #1]
 800a458:	2b03      	cmp	r3, #3
 800a45a:	d008      	beq.n	800a46e <USBD_StdEPReq+0x9a>
 800a45c:	2b03      	cmp	r3, #3
 800a45e:	f300 8147 	bgt.w	800a6f0 <USBD_StdEPReq+0x31c>
 800a462:	2b00      	cmp	r3, #0
 800a464:	f000 809b 	beq.w	800a59e <USBD_StdEPReq+0x1ca>
 800a468:	2b01      	cmp	r3, #1
 800a46a:	d03c      	beq.n	800a4e6 <USBD_StdEPReq+0x112>
 800a46c:	e140      	b.n	800a6f0 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a474:	b2db      	uxtb	r3, r3
 800a476:	2b02      	cmp	r3, #2
 800a478:	d002      	beq.n	800a480 <USBD_StdEPReq+0xac>
 800a47a:	2b03      	cmp	r3, #3
 800a47c:	d016      	beq.n	800a4ac <USBD_StdEPReq+0xd8>
 800a47e:	e02c      	b.n	800a4da <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a480:	7bbb      	ldrb	r3, [r7, #14]
 800a482:	2b00      	cmp	r3, #0
 800a484:	d00d      	beq.n	800a4a2 <USBD_StdEPReq+0xce>
 800a486:	7bbb      	ldrb	r3, [r7, #14]
 800a488:	2b80      	cmp	r3, #128	@ 0x80
 800a48a:	d00a      	beq.n	800a4a2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a48c:	7bbb      	ldrb	r3, [r7, #14]
 800a48e:	4619      	mov	r1, r3
 800a490:	6878      	ldr	r0, [r7, #4]
 800a492:	f001 f88d 	bl	800b5b0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a496:	2180      	movs	r1, #128	@ 0x80
 800a498:	6878      	ldr	r0, [r7, #4]
 800a49a:	f001 f889 	bl	800b5b0 <USBD_LL_StallEP>
 800a49e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a4a0:	e020      	b.n	800a4e4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a4a2:	6839      	ldr	r1, [r7, #0]
 800a4a4:	6878      	ldr	r0, [r7, #4]
 800a4a6:	f000 fc7c 	bl	800ada2 <USBD_CtlError>
              break;
 800a4aa:	e01b      	b.n	800a4e4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	885b      	ldrh	r3, [r3, #2]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d10e      	bne.n	800a4d2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a4b4:	7bbb      	ldrb	r3, [r7, #14]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d00b      	beq.n	800a4d2 <USBD_StdEPReq+0xfe>
 800a4ba:	7bbb      	ldrb	r3, [r7, #14]
 800a4bc:	2b80      	cmp	r3, #128	@ 0x80
 800a4be:	d008      	beq.n	800a4d2 <USBD_StdEPReq+0xfe>
 800a4c0:	683b      	ldr	r3, [r7, #0]
 800a4c2:	88db      	ldrh	r3, [r3, #6]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d104      	bne.n	800a4d2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a4c8:	7bbb      	ldrb	r3, [r7, #14]
 800a4ca:	4619      	mov	r1, r3
 800a4cc:	6878      	ldr	r0, [r7, #4]
 800a4ce:	f001 f86f 	bl	800b5b0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a4d2:	6878      	ldr	r0, [r7, #4]
 800a4d4:	f000 fd22 	bl	800af1c <USBD_CtlSendStatus>

              break;
 800a4d8:	e004      	b.n	800a4e4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a4da:	6839      	ldr	r1, [r7, #0]
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f000 fc60 	bl	800ada2 <USBD_CtlError>
              break;
 800a4e2:	bf00      	nop
          }
          break;
 800a4e4:	e109      	b.n	800a6fa <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4ec:	b2db      	uxtb	r3, r3
 800a4ee:	2b02      	cmp	r3, #2
 800a4f0:	d002      	beq.n	800a4f8 <USBD_StdEPReq+0x124>
 800a4f2:	2b03      	cmp	r3, #3
 800a4f4:	d016      	beq.n	800a524 <USBD_StdEPReq+0x150>
 800a4f6:	e04b      	b.n	800a590 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a4f8:	7bbb      	ldrb	r3, [r7, #14]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d00d      	beq.n	800a51a <USBD_StdEPReq+0x146>
 800a4fe:	7bbb      	ldrb	r3, [r7, #14]
 800a500:	2b80      	cmp	r3, #128	@ 0x80
 800a502:	d00a      	beq.n	800a51a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a504:	7bbb      	ldrb	r3, [r7, #14]
 800a506:	4619      	mov	r1, r3
 800a508:	6878      	ldr	r0, [r7, #4]
 800a50a:	f001 f851 	bl	800b5b0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a50e:	2180      	movs	r1, #128	@ 0x80
 800a510:	6878      	ldr	r0, [r7, #4]
 800a512:	f001 f84d 	bl	800b5b0 <USBD_LL_StallEP>
 800a516:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a518:	e040      	b.n	800a59c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a51a:	6839      	ldr	r1, [r7, #0]
 800a51c:	6878      	ldr	r0, [r7, #4]
 800a51e:	f000 fc40 	bl	800ada2 <USBD_CtlError>
              break;
 800a522:	e03b      	b.n	800a59c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	885b      	ldrh	r3, [r3, #2]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d136      	bne.n	800a59a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a52c:	7bbb      	ldrb	r3, [r7, #14]
 800a52e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a532:	2b00      	cmp	r3, #0
 800a534:	d004      	beq.n	800a540 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a536:	7bbb      	ldrb	r3, [r7, #14]
 800a538:	4619      	mov	r1, r3
 800a53a:	6878      	ldr	r0, [r7, #4]
 800a53c:	f001 f857 	bl	800b5ee <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a540:	6878      	ldr	r0, [r7, #4]
 800a542:	f000 fceb 	bl	800af1c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a546:	7bbb      	ldrb	r3, [r7, #14]
 800a548:	4619      	mov	r1, r3
 800a54a:	6878      	ldr	r0, [r7, #4]
 800a54c:	f7ff fde3 	bl	800a116 <USBD_CoreFindEP>
 800a550:	4603      	mov	r3, r0
 800a552:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a554:	7b7b      	ldrb	r3, [r7, #13]
 800a556:	2bff      	cmp	r3, #255	@ 0xff
 800a558:	d01f      	beq.n	800a59a <USBD_StdEPReq+0x1c6>
 800a55a:	7b7b      	ldrb	r3, [r7, #13]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d11c      	bne.n	800a59a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a560:	7b7a      	ldrb	r2, [r7, #13]
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a568:	7b7a      	ldrb	r2, [r7, #13]
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	32ae      	adds	r2, #174	@ 0xae
 800a56e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a572:	689b      	ldr	r3, [r3, #8]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d010      	beq.n	800a59a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a578:	7b7a      	ldrb	r2, [r7, #13]
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	32ae      	adds	r2, #174	@ 0xae
 800a57e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a582:	689b      	ldr	r3, [r3, #8]
 800a584:	6839      	ldr	r1, [r7, #0]
 800a586:	6878      	ldr	r0, [r7, #4]
 800a588:	4798      	blx	r3
 800a58a:	4603      	mov	r3, r0
 800a58c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a58e:	e004      	b.n	800a59a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a590:	6839      	ldr	r1, [r7, #0]
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	f000 fc05 	bl	800ada2 <USBD_CtlError>
              break;
 800a598:	e000      	b.n	800a59c <USBD_StdEPReq+0x1c8>
              break;
 800a59a:	bf00      	nop
          }
          break;
 800a59c:	e0ad      	b.n	800a6fa <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5a4:	b2db      	uxtb	r3, r3
 800a5a6:	2b02      	cmp	r3, #2
 800a5a8:	d002      	beq.n	800a5b0 <USBD_StdEPReq+0x1dc>
 800a5aa:	2b03      	cmp	r3, #3
 800a5ac:	d033      	beq.n	800a616 <USBD_StdEPReq+0x242>
 800a5ae:	e099      	b.n	800a6e4 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a5b0:	7bbb      	ldrb	r3, [r7, #14]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d007      	beq.n	800a5c6 <USBD_StdEPReq+0x1f2>
 800a5b6:	7bbb      	ldrb	r3, [r7, #14]
 800a5b8:	2b80      	cmp	r3, #128	@ 0x80
 800a5ba:	d004      	beq.n	800a5c6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a5bc:	6839      	ldr	r1, [r7, #0]
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f000 fbef 	bl	800ada2 <USBD_CtlError>
                break;
 800a5c4:	e093      	b.n	800a6ee <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a5c6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	da0b      	bge.n	800a5e6 <USBD_StdEPReq+0x212>
 800a5ce:	7bbb      	ldrb	r3, [r7, #14]
 800a5d0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a5d4:	4613      	mov	r3, r2
 800a5d6:	009b      	lsls	r3, r3, #2
 800a5d8:	4413      	add	r3, r2
 800a5da:	009b      	lsls	r3, r3, #2
 800a5dc:	3310      	adds	r3, #16
 800a5de:	687a      	ldr	r2, [r7, #4]
 800a5e0:	4413      	add	r3, r2
 800a5e2:	3304      	adds	r3, #4
 800a5e4:	e00b      	b.n	800a5fe <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a5e6:	7bbb      	ldrb	r3, [r7, #14]
 800a5e8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a5ec:	4613      	mov	r3, r2
 800a5ee:	009b      	lsls	r3, r3, #2
 800a5f0:	4413      	add	r3, r2
 800a5f2:	009b      	lsls	r3, r3, #2
 800a5f4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a5f8:	687a      	ldr	r2, [r7, #4]
 800a5fa:	4413      	add	r3, r2
 800a5fc:	3304      	adds	r3, #4
 800a5fe:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a600:	68bb      	ldr	r3, [r7, #8]
 800a602:	2200      	movs	r2, #0
 800a604:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a606:	68bb      	ldr	r3, [r7, #8]
 800a608:	330e      	adds	r3, #14
 800a60a:	2202      	movs	r2, #2
 800a60c:	4619      	mov	r1, r3
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f000 fc44 	bl	800ae9c <USBD_CtlSendData>
              break;
 800a614:	e06b      	b.n	800a6ee <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a616:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	da11      	bge.n	800a642 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a61e:	7bbb      	ldrb	r3, [r7, #14]
 800a620:	f003 020f 	and.w	r2, r3, #15
 800a624:	6879      	ldr	r1, [r7, #4]
 800a626:	4613      	mov	r3, r2
 800a628:	009b      	lsls	r3, r3, #2
 800a62a:	4413      	add	r3, r2
 800a62c:	009b      	lsls	r3, r3, #2
 800a62e:	440b      	add	r3, r1
 800a630:	3323      	adds	r3, #35	@ 0x23
 800a632:	781b      	ldrb	r3, [r3, #0]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d117      	bne.n	800a668 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a638:	6839      	ldr	r1, [r7, #0]
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f000 fbb1 	bl	800ada2 <USBD_CtlError>
                  break;
 800a640:	e055      	b.n	800a6ee <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a642:	7bbb      	ldrb	r3, [r7, #14]
 800a644:	f003 020f 	and.w	r2, r3, #15
 800a648:	6879      	ldr	r1, [r7, #4]
 800a64a:	4613      	mov	r3, r2
 800a64c:	009b      	lsls	r3, r3, #2
 800a64e:	4413      	add	r3, r2
 800a650:	009b      	lsls	r3, r3, #2
 800a652:	440b      	add	r3, r1
 800a654:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a658:	781b      	ldrb	r3, [r3, #0]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d104      	bne.n	800a668 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a65e:	6839      	ldr	r1, [r7, #0]
 800a660:	6878      	ldr	r0, [r7, #4]
 800a662:	f000 fb9e 	bl	800ada2 <USBD_CtlError>
                  break;
 800a666:	e042      	b.n	800a6ee <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a668:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	da0b      	bge.n	800a688 <USBD_StdEPReq+0x2b4>
 800a670:	7bbb      	ldrb	r3, [r7, #14]
 800a672:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a676:	4613      	mov	r3, r2
 800a678:	009b      	lsls	r3, r3, #2
 800a67a:	4413      	add	r3, r2
 800a67c:	009b      	lsls	r3, r3, #2
 800a67e:	3310      	adds	r3, #16
 800a680:	687a      	ldr	r2, [r7, #4]
 800a682:	4413      	add	r3, r2
 800a684:	3304      	adds	r3, #4
 800a686:	e00b      	b.n	800a6a0 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a688:	7bbb      	ldrb	r3, [r7, #14]
 800a68a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a68e:	4613      	mov	r3, r2
 800a690:	009b      	lsls	r3, r3, #2
 800a692:	4413      	add	r3, r2
 800a694:	009b      	lsls	r3, r3, #2
 800a696:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a69a:	687a      	ldr	r2, [r7, #4]
 800a69c:	4413      	add	r3, r2
 800a69e:	3304      	adds	r3, #4
 800a6a0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a6a2:	7bbb      	ldrb	r3, [r7, #14]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d002      	beq.n	800a6ae <USBD_StdEPReq+0x2da>
 800a6a8:	7bbb      	ldrb	r3, [r7, #14]
 800a6aa:	2b80      	cmp	r3, #128	@ 0x80
 800a6ac:	d103      	bne.n	800a6b6 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800a6ae:	68bb      	ldr	r3, [r7, #8]
 800a6b0:	2200      	movs	r2, #0
 800a6b2:	739a      	strb	r2, [r3, #14]
 800a6b4:	e00e      	b.n	800a6d4 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a6b6:	7bbb      	ldrb	r3, [r7, #14]
 800a6b8:	4619      	mov	r1, r3
 800a6ba:	6878      	ldr	r0, [r7, #4]
 800a6bc:	f000 ffb6 	bl	800b62c <USBD_LL_IsStallEP>
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d003      	beq.n	800a6ce <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800a6c6:	68bb      	ldr	r3, [r7, #8]
 800a6c8:	2201      	movs	r2, #1
 800a6ca:	739a      	strb	r2, [r3, #14]
 800a6cc:	e002      	b.n	800a6d4 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a6d4:	68bb      	ldr	r3, [r7, #8]
 800a6d6:	330e      	adds	r3, #14
 800a6d8:	2202      	movs	r2, #2
 800a6da:	4619      	mov	r1, r3
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f000 fbdd 	bl	800ae9c <USBD_CtlSendData>
              break;
 800a6e2:	e004      	b.n	800a6ee <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800a6e4:	6839      	ldr	r1, [r7, #0]
 800a6e6:	6878      	ldr	r0, [r7, #4]
 800a6e8:	f000 fb5b 	bl	800ada2 <USBD_CtlError>
              break;
 800a6ec:	bf00      	nop
          }
          break;
 800a6ee:	e004      	b.n	800a6fa <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800a6f0:	6839      	ldr	r1, [r7, #0]
 800a6f2:	6878      	ldr	r0, [r7, #4]
 800a6f4:	f000 fb55 	bl	800ada2 <USBD_CtlError>
          break;
 800a6f8:	bf00      	nop
      }
      break;
 800a6fa:	e005      	b.n	800a708 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800a6fc:	6839      	ldr	r1, [r7, #0]
 800a6fe:	6878      	ldr	r0, [r7, #4]
 800a700:	f000 fb4f 	bl	800ada2 <USBD_CtlError>
      break;
 800a704:	e000      	b.n	800a708 <USBD_StdEPReq+0x334>
      break;
 800a706:	bf00      	nop
  }

  return ret;
 800a708:	7bfb      	ldrb	r3, [r7, #15]
}
 800a70a:	4618      	mov	r0, r3
 800a70c:	3710      	adds	r7, #16
 800a70e:	46bd      	mov	sp, r7
 800a710:	bd80      	pop	{r7, pc}
	...

0800a714 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a714:	b580      	push	{r7, lr}
 800a716:	b084      	sub	sp, #16
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
 800a71c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a71e:	2300      	movs	r3, #0
 800a720:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a722:	2300      	movs	r3, #0
 800a724:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a726:	2300      	movs	r3, #0
 800a728:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	885b      	ldrh	r3, [r3, #2]
 800a72e:	0a1b      	lsrs	r3, r3, #8
 800a730:	b29b      	uxth	r3, r3
 800a732:	3b01      	subs	r3, #1
 800a734:	2b06      	cmp	r3, #6
 800a736:	f200 8128 	bhi.w	800a98a <USBD_GetDescriptor+0x276>
 800a73a:	a201      	add	r2, pc, #4	@ (adr r2, 800a740 <USBD_GetDescriptor+0x2c>)
 800a73c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a740:	0800a75d 	.word	0x0800a75d
 800a744:	0800a775 	.word	0x0800a775
 800a748:	0800a7b5 	.word	0x0800a7b5
 800a74c:	0800a98b 	.word	0x0800a98b
 800a750:	0800a98b 	.word	0x0800a98b
 800a754:	0800a92b 	.word	0x0800a92b
 800a758:	0800a957 	.word	0x0800a957
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	687a      	ldr	r2, [r7, #4]
 800a766:	7c12      	ldrb	r2, [r2, #16]
 800a768:	f107 0108 	add.w	r1, r7, #8
 800a76c:	4610      	mov	r0, r2
 800a76e:	4798      	blx	r3
 800a770:	60f8      	str	r0, [r7, #12]
      break;
 800a772:	e112      	b.n	800a99a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	7c1b      	ldrb	r3, [r3, #16]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d10d      	bne.n	800a798 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a784:	f107 0208 	add.w	r2, r7, #8
 800a788:	4610      	mov	r0, r2
 800a78a:	4798      	blx	r3
 800a78c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	3301      	adds	r3, #1
 800a792:	2202      	movs	r2, #2
 800a794:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a796:	e100      	b.n	800a99a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a79e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7a0:	f107 0208 	add.w	r2, r7, #8
 800a7a4:	4610      	mov	r0, r2
 800a7a6:	4798      	blx	r3
 800a7a8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	3301      	adds	r3, #1
 800a7ae:	2202      	movs	r2, #2
 800a7b0:	701a      	strb	r2, [r3, #0]
      break;
 800a7b2:	e0f2      	b.n	800a99a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	885b      	ldrh	r3, [r3, #2]
 800a7b8:	b2db      	uxtb	r3, r3
 800a7ba:	2b05      	cmp	r3, #5
 800a7bc:	f200 80ac 	bhi.w	800a918 <USBD_GetDescriptor+0x204>
 800a7c0:	a201      	add	r2, pc, #4	@ (adr r2, 800a7c8 <USBD_GetDescriptor+0xb4>)
 800a7c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7c6:	bf00      	nop
 800a7c8:	0800a7e1 	.word	0x0800a7e1
 800a7cc:	0800a815 	.word	0x0800a815
 800a7d0:	0800a849 	.word	0x0800a849
 800a7d4:	0800a87d 	.word	0x0800a87d
 800a7d8:	0800a8b1 	.word	0x0800a8b1
 800a7dc:	0800a8e5 	.word	0x0800a8e5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a7e6:	685b      	ldr	r3, [r3, #4]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d00b      	beq.n	800a804 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a7f2:	685b      	ldr	r3, [r3, #4]
 800a7f4:	687a      	ldr	r2, [r7, #4]
 800a7f6:	7c12      	ldrb	r2, [r2, #16]
 800a7f8:	f107 0108 	add.w	r1, r7, #8
 800a7fc:	4610      	mov	r0, r2
 800a7fe:	4798      	blx	r3
 800a800:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a802:	e091      	b.n	800a928 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a804:	6839      	ldr	r1, [r7, #0]
 800a806:	6878      	ldr	r0, [r7, #4]
 800a808:	f000 facb 	bl	800ada2 <USBD_CtlError>
            err++;
 800a80c:	7afb      	ldrb	r3, [r7, #11]
 800a80e:	3301      	adds	r3, #1
 800a810:	72fb      	strb	r3, [r7, #11]
          break;
 800a812:	e089      	b.n	800a928 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a81a:	689b      	ldr	r3, [r3, #8]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d00b      	beq.n	800a838 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a826:	689b      	ldr	r3, [r3, #8]
 800a828:	687a      	ldr	r2, [r7, #4]
 800a82a:	7c12      	ldrb	r2, [r2, #16]
 800a82c:	f107 0108 	add.w	r1, r7, #8
 800a830:	4610      	mov	r0, r2
 800a832:	4798      	blx	r3
 800a834:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a836:	e077      	b.n	800a928 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a838:	6839      	ldr	r1, [r7, #0]
 800a83a:	6878      	ldr	r0, [r7, #4]
 800a83c:	f000 fab1 	bl	800ada2 <USBD_CtlError>
            err++;
 800a840:	7afb      	ldrb	r3, [r7, #11]
 800a842:	3301      	adds	r3, #1
 800a844:	72fb      	strb	r3, [r7, #11]
          break;
 800a846:	e06f      	b.n	800a928 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a84e:	68db      	ldr	r3, [r3, #12]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d00b      	beq.n	800a86c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a85a:	68db      	ldr	r3, [r3, #12]
 800a85c:	687a      	ldr	r2, [r7, #4]
 800a85e:	7c12      	ldrb	r2, [r2, #16]
 800a860:	f107 0108 	add.w	r1, r7, #8
 800a864:	4610      	mov	r0, r2
 800a866:	4798      	blx	r3
 800a868:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a86a:	e05d      	b.n	800a928 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a86c:	6839      	ldr	r1, [r7, #0]
 800a86e:	6878      	ldr	r0, [r7, #4]
 800a870:	f000 fa97 	bl	800ada2 <USBD_CtlError>
            err++;
 800a874:	7afb      	ldrb	r3, [r7, #11]
 800a876:	3301      	adds	r3, #1
 800a878:	72fb      	strb	r3, [r7, #11]
          break;
 800a87a:	e055      	b.n	800a928 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a882:	691b      	ldr	r3, [r3, #16]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d00b      	beq.n	800a8a0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a88e:	691b      	ldr	r3, [r3, #16]
 800a890:	687a      	ldr	r2, [r7, #4]
 800a892:	7c12      	ldrb	r2, [r2, #16]
 800a894:	f107 0108 	add.w	r1, r7, #8
 800a898:	4610      	mov	r0, r2
 800a89a:	4798      	blx	r3
 800a89c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a89e:	e043      	b.n	800a928 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a8a0:	6839      	ldr	r1, [r7, #0]
 800a8a2:	6878      	ldr	r0, [r7, #4]
 800a8a4:	f000 fa7d 	bl	800ada2 <USBD_CtlError>
            err++;
 800a8a8:	7afb      	ldrb	r3, [r7, #11]
 800a8aa:	3301      	adds	r3, #1
 800a8ac:	72fb      	strb	r3, [r7, #11]
          break;
 800a8ae:	e03b      	b.n	800a928 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a8b6:	695b      	ldr	r3, [r3, #20]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d00b      	beq.n	800a8d4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a8c2:	695b      	ldr	r3, [r3, #20]
 800a8c4:	687a      	ldr	r2, [r7, #4]
 800a8c6:	7c12      	ldrb	r2, [r2, #16]
 800a8c8:	f107 0108 	add.w	r1, r7, #8
 800a8cc:	4610      	mov	r0, r2
 800a8ce:	4798      	blx	r3
 800a8d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a8d2:	e029      	b.n	800a928 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a8d4:	6839      	ldr	r1, [r7, #0]
 800a8d6:	6878      	ldr	r0, [r7, #4]
 800a8d8:	f000 fa63 	bl	800ada2 <USBD_CtlError>
            err++;
 800a8dc:	7afb      	ldrb	r3, [r7, #11]
 800a8de:	3301      	adds	r3, #1
 800a8e0:	72fb      	strb	r3, [r7, #11]
          break;
 800a8e2:	e021      	b.n	800a928 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a8ea:	699b      	ldr	r3, [r3, #24]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d00b      	beq.n	800a908 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a8f6:	699b      	ldr	r3, [r3, #24]
 800a8f8:	687a      	ldr	r2, [r7, #4]
 800a8fa:	7c12      	ldrb	r2, [r2, #16]
 800a8fc:	f107 0108 	add.w	r1, r7, #8
 800a900:	4610      	mov	r0, r2
 800a902:	4798      	blx	r3
 800a904:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a906:	e00f      	b.n	800a928 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a908:	6839      	ldr	r1, [r7, #0]
 800a90a:	6878      	ldr	r0, [r7, #4]
 800a90c:	f000 fa49 	bl	800ada2 <USBD_CtlError>
            err++;
 800a910:	7afb      	ldrb	r3, [r7, #11]
 800a912:	3301      	adds	r3, #1
 800a914:	72fb      	strb	r3, [r7, #11]
          break;
 800a916:	e007      	b.n	800a928 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a918:	6839      	ldr	r1, [r7, #0]
 800a91a:	6878      	ldr	r0, [r7, #4]
 800a91c:	f000 fa41 	bl	800ada2 <USBD_CtlError>
          err++;
 800a920:	7afb      	ldrb	r3, [r7, #11]
 800a922:	3301      	adds	r3, #1
 800a924:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a926:	bf00      	nop
      }
      break;
 800a928:	e037      	b.n	800a99a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	7c1b      	ldrb	r3, [r3, #16]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d109      	bne.n	800a946 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a938:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a93a:	f107 0208 	add.w	r2, r7, #8
 800a93e:	4610      	mov	r0, r2
 800a940:	4798      	blx	r3
 800a942:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a944:	e029      	b.n	800a99a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a946:	6839      	ldr	r1, [r7, #0]
 800a948:	6878      	ldr	r0, [r7, #4]
 800a94a:	f000 fa2a 	bl	800ada2 <USBD_CtlError>
        err++;
 800a94e:	7afb      	ldrb	r3, [r7, #11]
 800a950:	3301      	adds	r3, #1
 800a952:	72fb      	strb	r3, [r7, #11]
      break;
 800a954:	e021      	b.n	800a99a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	7c1b      	ldrb	r3, [r3, #16]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d10d      	bne.n	800a97a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a966:	f107 0208 	add.w	r2, r7, #8
 800a96a:	4610      	mov	r0, r2
 800a96c:	4798      	blx	r3
 800a96e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	3301      	adds	r3, #1
 800a974:	2207      	movs	r2, #7
 800a976:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a978:	e00f      	b.n	800a99a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a97a:	6839      	ldr	r1, [r7, #0]
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	f000 fa10 	bl	800ada2 <USBD_CtlError>
        err++;
 800a982:	7afb      	ldrb	r3, [r7, #11]
 800a984:	3301      	adds	r3, #1
 800a986:	72fb      	strb	r3, [r7, #11]
      break;
 800a988:	e007      	b.n	800a99a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a98a:	6839      	ldr	r1, [r7, #0]
 800a98c:	6878      	ldr	r0, [r7, #4]
 800a98e:	f000 fa08 	bl	800ada2 <USBD_CtlError>
      err++;
 800a992:	7afb      	ldrb	r3, [r7, #11]
 800a994:	3301      	adds	r3, #1
 800a996:	72fb      	strb	r3, [r7, #11]
      break;
 800a998:	bf00      	nop
  }

  if (err != 0U)
 800a99a:	7afb      	ldrb	r3, [r7, #11]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d11e      	bne.n	800a9de <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a9a0:	683b      	ldr	r3, [r7, #0]
 800a9a2:	88db      	ldrh	r3, [r3, #6]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d016      	beq.n	800a9d6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a9a8:	893b      	ldrh	r3, [r7, #8]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d00e      	beq.n	800a9cc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a9ae:	683b      	ldr	r3, [r7, #0]
 800a9b0:	88da      	ldrh	r2, [r3, #6]
 800a9b2:	893b      	ldrh	r3, [r7, #8]
 800a9b4:	4293      	cmp	r3, r2
 800a9b6:	bf28      	it	cs
 800a9b8:	4613      	movcs	r3, r2
 800a9ba:	b29b      	uxth	r3, r3
 800a9bc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a9be:	893b      	ldrh	r3, [r7, #8]
 800a9c0:	461a      	mov	r2, r3
 800a9c2:	68f9      	ldr	r1, [r7, #12]
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	f000 fa69 	bl	800ae9c <USBD_CtlSendData>
 800a9ca:	e009      	b.n	800a9e0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a9cc:	6839      	ldr	r1, [r7, #0]
 800a9ce:	6878      	ldr	r0, [r7, #4]
 800a9d0:	f000 f9e7 	bl	800ada2 <USBD_CtlError>
 800a9d4:	e004      	b.n	800a9e0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a9d6:	6878      	ldr	r0, [r7, #4]
 800a9d8:	f000 faa0 	bl	800af1c <USBD_CtlSendStatus>
 800a9dc:	e000      	b.n	800a9e0 <USBD_GetDescriptor+0x2cc>
    return;
 800a9de:	bf00      	nop
  }
}
 800a9e0:	3710      	adds	r7, #16
 800a9e2:	46bd      	mov	sp, r7
 800a9e4:	bd80      	pop	{r7, pc}
 800a9e6:	bf00      	nop

0800a9e8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b084      	sub	sp, #16
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
 800a9f0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	889b      	ldrh	r3, [r3, #4]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d131      	bne.n	800aa5e <USBD_SetAddress+0x76>
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	88db      	ldrh	r3, [r3, #6]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d12d      	bne.n	800aa5e <USBD_SetAddress+0x76>
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	885b      	ldrh	r3, [r3, #2]
 800aa06:	2b7f      	cmp	r3, #127	@ 0x7f
 800aa08:	d829      	bhi.n	800aa5e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	885b      	ldrh	r3, [r3, #2]
 800aa0e:	b2db      	uxtb	r3, r3
 800aa10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aa14:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa1c:	b2db      	uxtb	r3, r3
 800aa1e:	2b03      	cmp	r3, #3
 800aa20:	d104      	bne.n	800aa2c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800aa22:	6839      	ldr	r1, [r7, #0]
 800aa24:	6878      	ldr	r0, [r7, #4]
 800aa26:	f000 f9bc 	bl	800ada2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa2a:	e01d      	b.n	800aa68 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	7bfa      	ldrb	r2, [r7, #15]
 800aa30:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800aa34:	7bfb      	ldrb	r3, [r7, #15]
 800aa36:	4619      	mov	r1, r3
 800aa38:	6878      	ldr	r0, [r7, #4]
 800aa3a:	f000 fe23 	bl	800b684 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f000 fa6c 	bl	800af1c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800aa44:	7bfb      	ldrb	r3, [r7, #15]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d004      	beq.n	800aa54 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	2202      	movs	r2, #2
 800aa4e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa52:	e009      	b.n	800aa68 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	2201      	movs	r2, #1
 800aa58:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa5c:	e004      	b.n	800aa68 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800aa5e:	6839      	ldr	r1, [r7, #0]
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f000 f99e 	bl	800ada2 <USBD_CtlError>
  }
}
 800aa66:	bf00      	nop
 800aa68:	bf00      	nop
 800aa6a:	3710      	adds	r7, #16
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	bd80      	pop	{r7, pc}

0800aa70 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa70:	b580      	push	{r7, lr}
 800aa72:	b084      	sub	sp, #16
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	6078      	str	r0, [r7, #4]
 800aa78:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	885b      	ldrh	r3, [r3, #2]
 800aa82:	b2da      	uxtb	r2, r3
 800aa84:	4b4e      	ldr	r3, [pc, #312]	@ (800abc0 <USBD_SetConfig+0x150>)
 800aa86:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800aa88:	4b4d      	ldr	r3, [pc, #308]	@ (800abc0 <USBD_SetConfig+0x150>)
 800aa8a:	781b      	ldrb	r3, [r3, #0]
 800aa8c:	2b01      	cmp	r3, #1
 800aa8e:	d905      	bls.n	800aa9c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800aa90:	6839      	ldr	r1, [r7, #0]
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f000 f985 	bl	800ada2 <USBD_CtlError>
    return USBD_FAIL;
 800aa98:	2303      	movs	r3, #3
 800aa9a:	e08c      	b.n	800abb6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aaa2:	b2db      	uxtb	r3, r3
 800aaa4:	2b02      	cmp	r3, #2
 800aaa6:	d002      	beq.n	800aaae <USBD_SetConfig+0x3e>
 800aaa8:	2b03      	cmp	r3, #3
 800aaaa:	d029      	beq.n	800ab00 <USBD_SetConfig+0x90>
 800aaac:	e075      	b.n	800ab9a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800aaae:	4b44      	ldr	r3, [pc, #272]	@ (800abc0 <USBD_SetConfig+0x150>)
 800aab0:	781b      	ldrb	r3, [r3, #0]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d020      	beq.n	800aaf8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800aab6:	4b42      	ldr	r3, [pc, #264]	@ (800abc0 <USBD_SetConfig+0x150>)
 800aab8:	781b      	ldrb	r3, [r3, #0]
 800aaba:	461a      	mov	r2, r3
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800aac0:	4b3f      	ldr	r3, [pc, #252]	@ (800abc0 <USBD_SetConfig+0x150>)
 800aac2:	781b      	ldrb	r3, [r3, #0]
 800aac4:	4619      	mov	r1, r3
 800aac6:	6878      	ldr	r0, [r7, #4]
 800aac8:	f7fe ffcd 	bl	8009a66 <USBD_SetClassConfig>
 800aacc:	4603      	mov	r3, r0
 800aace:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800aad0:	7bfb      	ldrb	r3, [r7, #15]
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d008      	beq.n	800aae8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800aad6:	6839      	ldr	r1, [r7, #0]
 800aad8:	6878      	ldr	r0, [r7, #4]
 800aada:	f000 f962 	bl	800ada2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	2202      	movs	r2, #2
 800aae2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800aae6:	e065      	b.n	800abb4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800aae8:	6878      	ldr	r0, [r7, #4]
 800aaea:	f000 fa17 	bl	800af1c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	2203      	movs	r2, #3
 800aaf2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800aaf6:	e05d      	b.n	800abb4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800aaf8:	6878      	ldr	r0, [r7, #4]
 800aafa:	f000 fa0f 	bl	800af1c <USBD_CtlSendStatus>
      break;
 800aafe:	e059      	b.n	800abb4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ab00:	4b2f      	ldr	r3, [pc, #188]	@ (800abc0 <USBD_SetConfig+0x150>)
 800ab02:	781b      	ldrb	r3, [r3, #0]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d112      	bne.n	800ab2e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	2202      	movs	r2, #2
 800ab0c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800ab10:	4b2b      	ldr	r3, [pc, #172]	@ (800abc0 <USBD_SetConfig+0x150>)
 800ab12:	781b      	ldrb	r3, [r3, #0]
 800ab14:	461a      	mov	r2, r3
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ab1a:	4b29      	ldr	r3, [pc, #164]	@ (800abc0 <USBD_SetConfig+0x150>)
 800ab1c:	781b      	ldrb	r3, [r3, #0]
 800ab1e:	4619      	mov	r1, r3
 800ab20:	6878      	ldr	r0, [r7, #4]
 800ab22:	f7fe ffbc 	bl	8009a9e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ab26:	6878      	ldr	r0, [r7, #4]
 800ab28:	f000 f9f8 	bl	800af1c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ab2c:	e042      	b.n	800abb4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800ab2e:	4b24      	ldr	r3, [pc, #144]	@ (800abc0 <USBD_SetConfig+0x150>)
 800ab30:	781b      	ldrb	r3, [r3, #0]
 800ab32:	461a      	mov	r2, r3
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	685b      	ldr	r3, [r3, #4]
 800ab38:	429a      	cmp	r2, r3
 800ab3a:	d02a      	beq.n	800ab92 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	685b      	ldr	r3, [r3, #4]
 800ab40:	b2db      	uxtb	r3, r3
 800ab42:	4619      	mov	r1, r3
 800ab44:	6878      	ldr	r0, [r7, #4]
 800ab46:	f7fe ffaa 	bl	8009a9e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ab4a:	4b1d      	ldr	r3, [pc, #116]	@ (800abc0 <USBD_SetConfig+0x150>)
 800ab4c:	781b      	ldrb	r3, [r3, #0]
 800ab4e:	461a      	mov	r2, r3
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ab54:	4b1a      	ldr	r3, [pc, #104]	@ (800abc0 <USBD_SetConfig+0x150>)
 800ab56:	781b      	ldrb	r3, [r3, #0]
 800ab58:	4619      	mov	r1, r3
 800ab5a:	6878      	ldr	r0, [r7, #4]
 800ab5c:	f7fe ff83 	bl	8009a66 <USBD_SetClassConfig>
 800ab60:	4603      	mov	r3, r0
 800ab62:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800ab64:	7bfb      	ldrb	r3, [r7, #15]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d00f      	beq.n	800ab8a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800ab6a:	6839      	ldr	r1, [r7, #0]
 800ab6c:	6878      	ldr	r0, [r7, #4]
 800ab6e:	f000 f918 	bl	800ada2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	685b      	ldr	r3, [r3, #4]
 800ab76:	b2db      	uxtb	r3, r3
 800ab78:	4619      	mov	r1, r3
 800ab7a:	6878      	ldr	r0, [r7, #4]
 800ab7c:	f7fe ff8f 	bl	8009a9e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2202      	movs	r2, #2
 800ab84:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ab88:	e014      	b.n	800abb4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	f000 f9c6 	bl	800af1c <USBD_CtlSendStatus>
      break;
 800ab90:	e010      	b.n	800abb4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ab92:	6878      	ldr	r0, [r7, #4]
 800ab94:	f000 f9c2 	bl	800af1c <USBD_CtlSendStatus>
      break;
 800ab98:	e00c      	b.n	800abb4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800ab9a:	6839      	ldr	r1, [r7, #0]
 800ab9c:	6878      	ldr	r0, [r7, #4]
 800ab9e:	f000 f900 	bl	800ada2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800aba2:	4b07      	ldr	r3, [pc, #28]	@ (800abc0 <USBD_SetConfig+0x150>)
 800aba4:	781b      	ldrb	r3, [r3, #0]
 800aba6:	4619      	mov	r1, r3
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	f7fe ff78 	bl	8009a9e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800abae:	2303      	movs	r3, #3
 800abb0:	73fb      	strb	r3, [r7, #15]
      break;
 800abb2:	bf00      	nop
  }

  return ret;
 800abb4:	7bfb      	ldrb	r3, [r7, #15]
}
 800abb6:	4618      	mov	r0, r3
 800abb8:	3710      	adds	r7, #16
 800abba:	46bd      	mov	sp, r7
 800abbc:	bd80      	pop	{r7, pc}
 800abbe:	bf00      	nop
 800abc0:	20000490 	.word	0x20000490

0800abc4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b082      	sub	sp, #8
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
 800abcc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	88db      	ldrh	r3, [r3, #6]
 800abd2:	2b01      	cmp	r3, #1
 800abd4:	d004      	beq.n	800abe0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800abd6:	6839      	ldr	r1, [r7, #0]
 800abd8:	6878      	ldr	r0, [r7, #4]
 800abda:	f000 f8e2 	bl	800ada2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800abde:	e023      	b.n	800ac28 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800abe6:	b2db      	uxtb	r3, r3
 800abe8:	2b02      	cmp	r3, #2
 800abea:	dc02      	bgt.n	800abf2 <USBD_GetConfig+0x2e>
 800abec:	2b00      	cmp	r3, #0
 800abee:	dc03      	bgt.n	800abf8 <USBD_GetConfig+0x34>
 800abf0:	e015      	b.n	800ac1e <USBD_GetConfig+0x5a>
 800abf2:	2b03      	cmp	r3, #3
 800abf4:	d00b      	beq.n	800ac0e <USBD_GetConfig+0x4a>
 800abf6:	e012      	b.n	800ac1e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	2200      	movs	r2, #0
 800abfc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	3308      	adds	r3, #8
 800ac02:	2201      	movs	r2, #1
 800ac04:	4619      	mov	r1, r3
 800ac06:	6878      	ldr	r0, [r7, #4]
 800ac08:	f000 f948 	bl	800ae9c <USBD_CtlSendData>
        break;
 800ac0c:	e00c      	b.n	800ac28 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	3304      	adds	r3, #4
 800ac12:	2201      	movs	r2, #1
 800ac14:	4619      	mov	r1, r3
 800ac16:	6878      	ldr	r0, [r7, #4]
 800ac18:	f000 f940 	bl	800ae9c <USBD_CtlSendData>
        break;
 800ac1c:	e004      	b.n	800ac28 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ac1e:	6839      	ldr	r1, [r7, #0]
 800ac20:	6878      	ldr	r0, [r7, #4]
 800ac22:	f000 f8be 	bl	800ada2 <USBD_CtlError>
        break;
 800ac26:	bf00      	nop
}
 800ac28:	bf00      	nop
 800ac2a:	3708      	adds	r7, #8
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	bd80      	pop	{r7, pc}

0800ac30 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b082      	sub	sp, #8
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
 800ac38:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac40:	b2db      	uxtb	r3, r3
 800ac42:	3b01      	subs	r3, #1
 800ac44:	2b02      	cmp	r3, #2
 800ac46:	d81e      	bhi.n	800ac86 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ac48:	683b      	ldr	r3, [r7, #0]
 800ac4a:	88db      	ldrh	r3, [r3, #6]
 800ac4c:	2b02      	cmp	r3, #2
 800ac4e:	d004      	beq.n	800ac5a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ac50:	6839      	ldr	r1, [r7, #0]
 800ac52:	6878      	ldr	r0, [r7, #4]
 800ac54:	f000 f8a5 	bl	800ada2 <USBD_CtlError>
        break;
 800ac58:	e01a      	b.n	800ac90 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	2201      	movs	r2, #1
 800ac5e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d005      	beq.n	800ac76 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	68db      	ldr	r3, [r3, #12]
 800ac6e:	f043 0202 	orr.w	r2, r3, #2
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	330c      	adds	r3, #12
 800ac7a:	2202      	movs	r2, #2
 800ac7c:	4619      	mov	r1, r3
 800ac7e:	6878      	ldr	r0, [r7, #4]
 800ac80:	f000 f90c 	bl	800ae9c <USBD_CtlSendData>
      break;
 800ac84:	e004      	b.n	800ac90 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ac86:	6839      	ldr	r1, [r7, #0]
 800ac88:	6878      	ldr	r0, [r7, #4]
 800ac8a:	f000 f88a 	bl	800ada2 <USBD_CtlError>
      break;
 800ac8e:	bf00      	nop
  }
}
 800ac90:	bf00      	nop
 800ac92:	3708      	adds	r7, #8
 800ac94:	46bd      	mov	sp, r7
 800ac96:	bd80      	pop	{r7, pc}

0800ac98 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	b082      	sub	sp, #8
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
 800aca0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aca2:	683b      	ldr	r3, [r7, #0]
 800aca4:	885b      	ldrh	r3, [r3, #2]
 800aca6:	2b01      	cmp	r3, #1
 800aca8:	d107      	bne.n	800acba <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	2201      	movs	r2, #1
 800acae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800acb2:	6878      	ldr	r0, [r7, #4]
 800acb4:	f000 f932 	bl	800af1c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800acb8:	e013      	b.n	800ace2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800acba:	683b      	ldr	r3, [r7, #0]
 800acbc:	885b      	ldrh	r3, [r3, #2]
 800acbe:	2b02      	cmp	r3, #2
 800acc0:	d10b      	bne.n	800acda <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800acc2:	683b      	ldr	r3, [r7, #0]
 800acc4:	889b      	ldrh	r3, [r3, #4]
 800acc6:	0a1b      	lsrs	r3, r3, #8
 800acc8:	b29b      	uxth	r3, r3
 800acca:	b2da      	uxtb	r2, r3
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800acd2:	6878      	ldr	r0, [r7, #4]
 800acd4:	f000 f922 	bl	800af1c <USBD_CtlSendStatus>
}
 800acd8:	e003      	b.n	800ace2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800acda:	6839      	ldr	r1, [r7, #0]
 800acdc:	6878      	ldr	r0, [r7, #4]
 800acde:	f000 f860 	bl	800ada2 <USBD_CtlError>
}
 800ace2:	bf00      	nop
 800ace4:	3708      	adds	r7, #8
 800ace6:	46bd      	mov	sp, r7
 800ace8:	bd80      	pop	{r7, pc}

0800acea <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800acea:	b580      	push	{r7, lr}
 800acec:	b082      	sub	sp, #8
 800acee:	af00      	add	r7, sp, #0
 800acf0:	6078      	str	r0, [r7, #4]
 800acf2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800acfa:	b2db      	uxtb	r3, r3
 800acfc:	3b01      	subs	r3, #1
 800acfe:	2b02      	cmp	r3, #2
 800ad00:	d80b      	bhi.n	800ad1a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ad02:	683b      	ldr	r3, [r7, #0]
 800ad04:	885b      	ldrh	r3, [r3, #2]
 800ad06:	2b01      	cmp	r3, #1
 800ad08:	d10c      	bne.n	800ad24 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ad12:	6878      	ldr	r0, [r7, #4]
 800ad14:	f000 f902 	bl	800af1c <USBD_CtlSendStatus>
      }
      break;
 800ad18:	e004      	b.n	800ad24 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ad1a:	6839      	ldr	r1, [r7, #0]
 800ad1c:	6878      	ldr	r0, [r7, #4]
 800ad1e:	f000 f840 	bl	800ada2 <USBD_CtlError>
      break;
 800ad22:	e000      	b.n	800ad26 <USBD_ClrFeature+0x3c>
      break;
 800ad24:	bf00      	nop
  }
}
 800ad26:	bf00      	nop
 800ad28:	3708      	adds	r7, #8
 800ad2a:	46bd      	mov	sp, r7
 800ad2c:	bd80      	pop	{r7, pc}

0800ad2e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ad2e:	b580      	push	{r7, lr}
 800ad30:	b084      	sub	sp, #16
 800ad32:	af00      	add	r7, sp, #0
 800ad34:	6078      	str	r0, [r7, #4]
 800ad36:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	781a      	ldrb	r2, [r3, #0]
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	3301      	adds	r3, #1
 800ad48:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	781a      	ldrb	r2, [r3, #0]
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	3301      	adds	r3, #1
 800ad56:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ad58:	68f8      	ldr	r0, [r7, #12]
 800ad5a:	f7ff fa3d 	bl	800a1d8 <SWAPBYTE>
 800ad5e:	4603      	mov	r3, r0
 800ad60:	461a      	mov	r2, r3
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	3301      	adds	r3, #1
 800ad6a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	3301      	adds	r3, #1
 800ad70:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ad72:	68f8      	ldr	r0, [r7, #12]
 800ad74:	f7ff fa30 	bl	800a1d8 <SWAPBYTE>
 800ad78:	4603      	mov	r3, r0
 800ad7a:	461a      	mov	r2, r3
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	3301      	adds	r3, #1
 800ad84:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	3301      	adds	r3, #1
 800ad8a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ad8c:	68f8      	ldr	r0, [r7, #12]
 800ad8e:	f7ff fa23 	bl	800a1d8 <SWAPBYTE>
 800ad92:	4603      	mov	r3, r0
 800ad94:	461a      	mov	r2, r3
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	80da      	strh	r2, [r3, #6]
}
 800ad9a:	bf00      	nop
 800ad9c:	3710      	adds	r7, #16
 800ad9e:	46bd      	mov	sp, r7
 800ada0:	bd80      	pop	{r7, pc}

0800ada2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ada2:	b580      	push	{r7, lr}
 800ada4:	b082      	sub	sp, #8
 800ada6:	af00      	add	r7, sp, #0
 800ada8:	6078      	str	r0, [r7, #4]
 800adaa:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800adac:	2180      	movs	r1, #128	@ 0x80
 800adae:	6878      	ldr	r0, [r7, #4]
 800adb0:	f000 fbfe 	bl	800b5b0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800adb4:	2100      	movs	r1, #0
 800adb6:	6878      	ldr	r0, [r7, #4]
 800adb8:	f000 fbfa 	bl	800b5b0 <USBD_LL_StallEP>
}
 800adbc:	bf00      	nop
 800adbe:	3708      	adds	r7, #8
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd80      	pop	{r7, pc}

0800adc4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800adc4:	b580      	push	{r7, lr}
 800adc6:	b086      	sub	sp, #24
 800adc8:	af00      	add	r7, sp, #0
 800adca:	60f8      	str	r0, [r7, #12]
 800adcc:	60b9      	str	r1, [r7, #8]
 800adce:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800add0:	2300      	movs	r3, #0
 800add2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d042      	beq.n	800ae60 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800adde:	6938      	ldr	r0, [r7, #16]
 800ade0:	f000 f842 	bl	800ae68 <USBD_GetLen>
 800ade4:	4603      	mov	r3, r0
 800ade6:	3301      	adds	r3, #1
 800ade8:	005b      	lsls	r3, r3, #1
 800adea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800adee:	d808      	bhi.n	800ae02 <USBD_GetString+0x3e>
 800adf0:	6938      	ldr	r0, [r7, #16]
 800adf2:	f000 f839 	bl	800ae68 <USBD_GetLen>
 800adf6:	4603      	mov	r3, r0
 800adf8:	3301      	adds	r3, #1
 800adfa:	b29b      	uxth	r3, r3
 800adfc:	005b      	lsls	r3, r3, #1
 800adfe:	b29a      	uxth	r2, r3
 800ae00:	e001      	b.n	800ae06 <USBD_GetString+0x42>
 800ae02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ae0a:	7dfb      	ldrb	r3, [r7, #23]
 800ae0c:	68ba      	ldr	r2, [r7, #8]
 800ae0e:	4413      	add	r3, r2
 800ae10:	687a      	ldr	r2, [r7, #4]
 800ae12:	7812      	ldrb	r2, [r2, #0]
 800ae14:	701a      	strb	r2, [r3, #0]
  idx++;
 800ae16:	7dfb      	ldrb	r3, [r7, #23]
 800ae18:	3301      	adds	r3, #1
 800ae1a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ae1c:	7dfb      	ldrb	r3, [r7, #23]
 800ae1e:	68ba      	ldr	r2, [r7, #8]
 800ae20:	4413      	add	r3, r2
 800ae22:	2203      	movs	r2, #3
 800ae24:	701a      	strb	r2, [r3, #0]
  idx++;
 800ae26:	7dfb      	ldrb	r3, [r7, #23]
 800ae28:	3301      	adds	r3, #1
 800ae2a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ae2c:	e013      	b.n	800ae56 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800ae2e:	7dfb      	ldrb	r3, [r7, #23]
 800ae30:	68ba      	ldr	r2, [r7, #8]
 800ae32:	4413      	add	r3, r2
 800ae34:	693a      	ldr	r2, [r7, #16]
 800ae36:	7812      	ldrb	r2, [r2, #0]
 800ae38:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ae3a:	693b      	ldr	r3, [r7, #16]
 800ae3c:	3301      	adds	r3, #1
 800ae3e:	613b      	str	r3, [r7, #16]
    idx++;
 800ae40:	7dfb      	ldrb	r3, [r7, #23]
 800ae42:	3301      	adds	r3, #1
 800ae44:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ae46:	7dfb      	ldrb	r3, [r7, #23]
 800ae48:	68ba      	ldr	r2, [r7, #8]
 800ae4a:	4413      	add	r3, r2
 800ae4c:	2200      	movs	r2, #0
 800ae4e:	701a      	strb	r2, [r3, #0]
    idx++;
 800ae50:	7dfb      	ldrb	r3, [r7, #23]
 800ae52:	3301      	adds	r3, #1
 800ae54:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ae56:	693b      	ldr	r3, [r7, #16]
 800ae58:	781b      	ldrb	r3, [r3, #0]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d1e7      	bne.n	800ae2e <USBD_GetString+0x6a>
 800ae5e:	e000      	b.n	800ae62 <USBD_GetString+0x9e>
    return;
 800ae60:	bf00      	nop
  }
}
 800ae62:	3718      	adds	r7, #24
 800ae64:	46bd      	mov	sp, r7
 800ae66:	bd80      	pop	{r7, pc}

0800ae68 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ae68:	b480      	push	{r7}
 800ae6a:	b085      	sub	sp, #20
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ae70:	2300      	movs	r3, #0
 800ae72:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ae78:	e005      	b.n	800ae86 <USBD_GetLen+0x1e>
  {
    len++;
 800ae7a:	7bfb      	ldrb	r3, [r7, #15]
 800ae7c:	3301      	adds	r3, #1
 800ae7e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ae80:	68bb      	ldr	r3, [r7, #8]
 800ae82:	3301      	adds	r3, #1
 800ae84:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ae86:	68bb      	ldr	r3, [r7, #8]
 800ae88:	781b      	ldrb	r3, [r3, #0]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d1f5      	bne.n	800ae7a <USBD_GetLen+0x12>
  }

  return len;
 800ae8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae90:	4618      	mov	r0, r3
 800ae92:	3714      	adds	r7, #20
 800ae94:	46bd      	mov	sp, r7
 800ae96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9a:	4770      	bx	lr

0800ae9c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b084      	sub	sp, #16
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	60f8      	str	r0, [r7, #12]
 800aea4:	60b9      	str	r1, [r7, #8]
 800aea6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	2202      	movs	r2, #2
 800aeac:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	687a      	ldr	r2, [r7, #4]
 800aeb4:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	68ba      	ldr	r2, [r7, #8]
 800aeba:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	687a      	ldr	r2, [r7, #4]
 800aec0:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	68ba      	ldr	r2, [r7, #8]
 800aec6:	2100      	movs	r1, #0
 800aec8:	68f8      	ldr	r0, [r7, #12]
 800aeca:	f000 fbfa 	bl	800b6c2 <USBD_LL_Transmit>

  return USBD_OK;
 800aece:	2300      	movs	r3, #0
}
 800aed0:	4618      	mov	r0, r3
 800aed2:	3710      	adds	r7, #16
 800aed4:	46bd      	mov	sp, r7
 800aed6:	bd80      	pop	{r7, pc}

0800aed8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800aed8:	b580      	push	{r7, lr}
 800aeda:	b084      	sub	sp, #16
 800aedc:	af00      	add	r7, sp, #0
 800aede:	60f8      	str	r0, [r7, #12]
 800aee0:	60b9      	str	r1, [r7, #8]
 800aee2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	68ba      	ldr	r2, [r7, #8]
 800aee8:	2100      	movs	r1, #0
 800aeea:	68f8      	ldr	r0, [r7, #12]
 800aeec:	f000 fbe9 	bl	800b6c2 <USBD_LL_Transmit>

  return USBD_OK;
 800aef0:	2300      	movs	r3, #0
}
 800aef2:	4618      	mov	r0, r3
 800aef4:	3710      	adds	r7, #16
 800aef6:	46bd      	mov	sp, r7
 800aef8:	bd80      	pop	{r7, pc}

0800aefa <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800aefa:	b580      	push	{r7, lr}
 800aefc:	b084      	sub	sp, #16
 800aefe:	af00      	add	r7, sp, #0
 800af00:	60f8      	str	r0, [r7, #12]
 800af02:	60b9      	str	r1, [r7, #8]
 800af04:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	68ba      	ldr	r2, [r7, #8]
 800af0a:	2100      	movs	r1, #0
 800af0c:	68f8      	ldr	r0, [r7, #12]
 800af0e:	f000 fbf9 	bl	800b704 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800af12:	2300      	movs	r3, #0
}
 800af14:	4618      	mov	r0, r3
 800af16:	3710      	adds	r7, #16
 800af18:	46bd      	mov	sp, r7
 800af1a:	bd80      	pop	{r7, pc}

0800af1c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b082      	sub	sp, #8
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	2204      	movs	r2, #4
 800af28:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800af2c:	2300      	movs	r3, #0
 800af2e:	2200      	movs	r2, #0
 800af30:	2100      	movs	r1, #0
 800af32:	6878      	ldr	r0, [r7, #4]
 800af34:	f000 fbc5 	bl	800b6c2 <USBD_LL_Transmit>

  return USBD_OK;
 800af38:	2300      	movs	r3, #0
}
 800af3a:	4618      	mov	r0, r3
 800af3c:	3708      	adds	r7, #8
 800af3e:	46bd      	mov	sp, r7
 800af40:	bd80      	pop	{r7, pc}

0800af42 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800af42:	b580      	push	{r7, lr}
 800af44:	b082      	sub	sp, #8
 800af46:	af00      	add	r7, sp, #0
 800af48:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	2205      	movs	r2, #5
 800af4e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800af52:	2300      	movs	r3, #0
 800af54:	2200      	movs	r2, #0
 800af56:	2100      	movs	r1, #0
 800af58:	6878      	ldr	r0, [r7, #4]
 800af5a:	f000 fbd3 	bl	800b704 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800af5e:	2300      	movs	r3, #0
}
 800af60:	4618      	mov	r0, r3
 800af62:	3708      	adds	r7, #8
 800af64:	46bd      	mov	sp, r7
 800af66:	bd80      	pop	{r7, pc}

0800af68 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800af6c:	2200      	movs	r2, #0
 800af6e:	490e      	ldr	r1, [pc, #56]	@ (800afa8 <MX_USB_DEVICE_Init+0x40>)
 800af70:	480e      	ldr	r0, [pc, #56]	@ (800afac <MX_USB_DEVICE_Init+0x44>)
 800af72:	f7fe fcfb 	bl	800996c <USBD_Init>
 800af76:	4603      	mov	r3, r0
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d001      	beq.n	800af80 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800af7c:	f7f6 fc82 	bl	8001884 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 800af80:	490b      	ldr	r1, [pc, #44]	@ (800afb0 <MX_USB_DEVICE_Init+0x48>)
 800af82:	480a      	ldr	r0, [pc, #40]	@ (800afac <MX_USB_DEVICE_Init+0x44>)
 800af84:	f7fe fd22 	bl	80099cc <USBD_RegisterClass>
 800af88:	4603      	mov	r3, r0
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d001      	beq.n	800af92 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800af8e:	f7f6 fc79 	bl	8001884 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800af92:	4806      	ldr	r0, [pc, #24]	@ (800afac <MX_USB_DEVICE_Init+0x44>)
 800af94:	f7fe fd50 	bl	8009a38 <USBD_Start>
 800af98:	4603      	mov	r3, r0
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d001      	beq.n	800afa2 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 800af9e:	f7f6 fc71 	bl	8001884 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800afa2:	bf00      	nop
 800afa4:	bd80      	pop	{r7, pc}
 800afa6:	bf00      	nop
 800afa8:	20000124 	.word	0x20000124
 800afac:	20000494 	.word	0x20000494
 800afb0:	20000020 	.word	0x20000020

0800afb4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800afb4:	b480      	push	{r7}
 800afb6:	b083      	sub	sp, #12
 800afb8:	af00      	add	r7, sp, #0
 800afba:	4603      	mov	r3, r0
 800afbc:	6039      	str	r1, [r7, #0]
 800afbe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	2212      	movs	r2, #18
 800afc4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800afc6:	4b03      	ldr	r3, [pc, #12]	@ (800afd4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800afc8:	4618      	mov	r0, r3
 800afca:	370c      	adds	r7, #12
 800afcc:	46bd      	mov	sp, r7
 800afce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd2:	4770      	bx	lr
 800afd4:	20000140 	.word	0x20000140

0800afd8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800afd8:	b480      	push	{r7}
 800afda:	b083      	sub	sp, #12
 800afdc:	af00      	add	r7, sp, #0
 800afde:	4603      	mov	r3, r0
 800afe0:	6039      	str	r1, [r7, #0]
 800afe2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	2204      	movs	r2, #4
 800afe8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800afea:	4b03      	ldr	r3, [pc, #12]	@ (800aff8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800afec:	4618      	mov	r0, r3
 800afee:	370c      	adds	r7, #12
 800aff0:	46bd      	mov	sp, r7
 800aff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff6:	4770      	bx	lr
 800aff8:	20000154 	.word	0x20000154

0800affc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800affc:	b580      	push	{r7, lr}
 800affe:	b082      	sub	sp, #8
 800b000:	af00      	add	r7, sp, #0
 800b002:	4603      	mov	r3, r0
 800b004:	6039      	str	r1, [r7, #0]
 800b006:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b008:	79fb      	ldrb	r3, [r7, #7]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d105      	bne.n	800b01a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b00e:	683a      	ldr	r2, [r7, #0]
 800b010:	4907      	ldr	r1, [pc, #28]	@ (800b030 <USBD_FS_ProductStrDescriptor+0x34>)
 800b012:	4808      	ldr	r0, [pc, #32]	@ (800b034 <USBD_FS_ProductStrDescriptor+0x38>)
 800b014:	f7ff fed6 	bl	800adc4 <USBD_GetString>
 800b018:	e004      	b.n	800b024 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b01a:	683a      	ldr	r2, [r7, #0]
 800b01c:	4904      	ldr	r1, [pc, #16]	@ (800b030 <USBD_FS_ProductStrDescriptor+0x34>)
 800b01e:	4805      	ldr	r0, [pc, #20]	@ (800b034 <USBD_FS_ProductStrDescriptor+0x38>)
 800b020:	f7ff fed0 	bl	800adc4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b024:	4b02      	ldr	r3, [pc, #8]	@ (800b030 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b026:	4618      	mov	r0, r3
 800b028:	3708      	adds	r7, #8
 800b02a:	46bd      	mov	sp, r7
 800b02c:	bd80      	pop	{r7, pc}
 800b02e:	bf00      	nop
 800b030:	20000770 	.word	0x20000770
 800b034:	0800feb8 	.word	0x0800feb8

0800b038 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	b082      	sub	sp, #8
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	4603      	mov	r3, r0
 800b040:	6039      	str	r1, [r7, #0]
 800b042:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b044:	683a      	ldr	r2, [r7, #0]
 800b046:	4904      	ldr	r1, [pc, #16]	@ (800b058 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b048:	4804      	ldr	r0, [pc, #16]	@ (800b05c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b04a:	f7ff febb 	bl	800adc4 <USBD_GetString>
  return USBD_StrDesc;
 800b04e:	4b02      	ldr	r3, [pc, #8]	@ (800b058 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b050:	4618      	mov	r0, r3
 800b052:	3708      	adds	r7, #8
 800b054:	46bd      	mov	sp, r7
 800b056:	bd80      	pop	{r7, pc}
 800b058:	20000770 	.word	0x20000770
 800b05c:	0800fed0 	.word	0x0800fed0

0800b060 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b082      	sub	sp, #8
 800b064:	af00      	add	r7, sp, #0
 800b066:	4603      	mov	r3, r0
 800b068:	6039      	str	r1, [r7, #0]
 800b06a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b06c:	683b      	ldr	r3, [r7, #0]
 800b06e:	221a      	movs	r2, #26
 800b070:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b072:	f000 f843 	bl	800b0fc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b076:	4b02      	ldr	r3, [pc, #8]	@ (800b080 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b078:	4618      	mov	r0, r3
 800b07a:	3708      	adds	r7, #8
 800b07c:	46bd      	mov	sp, r7
 800b07e:	bd80      	pop	{r7, pc}
 800b080:	20000158 	.word	0x20000158

0800b084 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b084:	b580      	push	{r7, lr}
 800b086:	b082      	sub	sp, #8
 800b088:	af00      	add	r7, sp, #0
 800b08a:	4603      	mov	r3, r0
 800b08c:	6039      	str	r1, [r7, #0]
 800b08e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b090:	79fb      	ldrb	r3, [r7, #7]
 800b092:	2b00      	cmp	r3, #0
 800b094:	d105      	bne.n	800b0a2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b096:	683a      	ldr	r2, [r7, #0]
 800b098:	4907      	ldr	r1, [pc, #28]	@ (800b0b8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b09a:	4808      	ldr	r0, [pc, #32]	@ (800b0bc <USBD_FS_ConfigStrDescriptor+0x38>)
 800b09c:	f7ff fe92 	bl	800adc4 <USBD_GetString>
 800b0a0:	e004      	b.n	800b0ac <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b0a2:	683a      	ldr	r2, [r7, #0]
 800b0a4:	4904      	ldr	r1, [pc, #16]	@ (800b0b8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b0a6:	4805      	ldr	r0, [pc, #20]	@ (800b0bc <USBD_FS_ConfigStrDescriptor+0x38>)
 800b0a8:	f7ff fe8c 	bl	800adc4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b0ac:	4b02      	ldr	r3, [pc, #8]	@ (800b0b8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	3708      	adds	r7, #8
 800b0b2:	46bd      	mov	sp, r7
 800b0b4:	bd80      	pop	{r7, pc}
 800b0b6:	bf00      	nop
 800b0b8:	20000770 	.word	0x20000770
 800b0bc:	0800fee4 	.word	0x0800fee4

0800b0c0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	b082      	sub	sp, #8
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	4603      	mov	r3, r0
 800b0c8:	6039      	str	r1, [r7, #0]
 800b0ca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b0cc:	79fb      	ldrb	r3, [r7, #7]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d105      	bne.n	800b0de <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b0d2:	683a      	ldr	r2, [r7, #0]
 800b0d4:	4907      	ldr	r1, [pc, #28]	@ (800b0f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b0d6:	4808      	ldr	r0, [pc, #32]	@ (800b0f8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b0d8:	f7ff fe74 	bl	800adc4 <USBD_GetString>
 800b0dc:	e004      	b.n	800b0e8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b0de:	683a      	ldr	r2, [r7, #0]
 800b0e0:	4904      	ldr	r1, [pc, #16]	@ (800b0f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b0e2:	4805      	ldr	r0, [pc, #20]	@ (800b0f8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b0e4:	f7ff fe6e 	bl	800adc4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b0e8:	4b02      	ldr	r3, [pc, #8]	@ (800b0f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b0ea:	4618      	mov	r0, r3
 800b0ec:	3708      	adds	r7, #8
 800b0ee:	46bd      	mov	sp, r7
 800b0f0:	bd80      	pop	{r7, pc}
 800b0f2:	bf00      	nop
 800b0f4:	20000770 	.word	0x20000770
 800b0f8:	0800fef0 	.word	0x0800fef0

0800b0fc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b084      	sub	sp, #16
 800b100:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b102:	4b0f      	ldr	r3, [pc, #60]	@ (800b140 <Get_SerialNum+0x44>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b108:	4b0e      	ldr	r3, [pc, #56]	@ (800b144 <Get_SerialNum+0x48>)
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b10e:	4b0e      	ldr	r3, [pc, #56]	@ (800b148 <Get_SerialNum+0x4c>)
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b114:	68fa      	ldr	r2, [r7, #12]
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	4413      	add	r3, r2
 800b11a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d009      	beq.n	800b136 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b122:	2208      	movs	r2, #8
 800b124:	4909      	ldr	r1, [pc, #36]	@ (800b14c <Get_SerialNum+0x50>)
 800b126:	68f8      	ldr	r0, [r7, #12]
 800b128:	f000 f814 	bl	800b154 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b12c:	2204      	movs	r2, #4
 800b12e:	4908      	ldr	r1, [pc, #32]	@ (800b150 <Get_SerialNum+0x54>)
 800b130:	68b8      	ldr	r0, [r7, #8]
 800b132:	f000 f80f 	bl	800b154 <IntToUnicode>
  }
}
 800b136:	bf00      	nop
 800b138:	3710      	adds	r7, #16
 800b13a:	46bd      	mov	sp, r7
 800b13c:	bd80      	pop	{r7, pc}
 800b13e:	bf00      	nop
 800b140:	1fff7a10 	.word	0x1fff7a10
 800b144:	1fff7a14 	.word	0x1fff7a14
 800b148:	1fff7a18 	.word	0x1fff7a18
 800b14c:	2000015a 	.word	0x2000015a
 800b150:	2000016a 	.word	0x2000016a

0800b154 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b154:	b480      	push	{r7}
 800b156:	b087      	sub	sp, #28
 800b158:	af00      	add	r7, sp, #0
 800b15a:	60f8      	str	r0, [r7, #12]
 800b15c:	60b9      	str	r1, [r7, #8]
 800b15e:	4613      	mov	r3, r2
 800b160:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b162:	2300      	movs	r3, #0
 800b164:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b166:	2300      	movs	r3, #0
 800b168:	75fb      	strb	r3, [r7, #23]
 800b16a:	e027      	b.n	800b1bc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	0f1b      	lsrs	r3, r3, #28
 800b170:	2b09      	cmp	r3, #9
 800b172:	d80b      	bhi.n	800b18c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	0f1b      	lsrs	r3, r3, #28
 800b178:	b2da      	uxtb	r2, r3
 800b17a:	7dfb      	ldrb	r3, [r7, #23]
 800b17c:	005b      	lsls	r3, r3, #1
 800b17e:	4619      	mov	r1, r3
 800b180:	68bb      	ldr	r3, [r7, #8]
 800b182:	440b      	add	r3, r1
 800b184:	3230      	adds	r2, #48	@ 0x30
 800b186:	b2d2      	uxtb	r2, r2
 800b188:	701a      	strb	r2, [r3, #0]
 800b18a:	e00a      	b.n	800b1a2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	0f1b      	lsrs	r3, r3, #28
 800b190:	b2da      	uxtb	r2, r3
 800b192:	7dfb      	ldrb	r3, [r7, #23]
 800b194:	005b      	lsls	r3, r3, #1
 800b196:	4619      	mov	r1, r3
 800b198:	68bb      	ldr	r3, [r7, #8]
 800b19a:	440b      	add	r3, r1
 800b19c:	3237      	adds	r2, #55	@ 0x37
 800b19e:	b2d2      	uxtb	r2, r2
 800b1a0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	011b      	lsls	r3, r3, #4
 800b1a6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b1a8:	7dfb      	ldrb	r3, [r7, #23]
 800b1aa:	005b      	lsls	r3, r3, #1
 800b1ac:	3301      	adds	r3, #1
 800b1ae:	68ba      	ldr	r2, [r7, #8]
 800b1b0:	4413      	add	r3, r2
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b1b6:	7dfb      	ldrb	r3, [r7, #23]
 800b1b8:	3301      	adds	r3, #1
 800b1ba:	75fb      	strb	r3, [r7, #23]
 800b1bc:	7dfa      	ldrb	r2, [r7, #23]
 800b1be:	79fb      	ldrb	r3, [r7, #7]
 800b1c0:	429a      	cmp	r2, r3
 800b1c2:	d3d3      	bcc.n	800b16c <IntToUnicode+0x18>
  }
}
 800b1c4:	bf00      	nop
 800b1c6:	bf00      	nop
 800b1c8:	371c      	adds	r7, #28
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d0:	4770      	bx	lr
	...

0800b1d4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b08a      	sub	sp, #40	@ 0x28
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b1dc:	f107 0314 	add.w	r3, r7, #20
 800b1e0:	2200      	movs	r2, #0
 800b1e2:	601a      	str	r2, [r3, #0]
 800b1e4:	605a      	str	r2, [r3, #4]
 800b1e6:	609a      	str	r2, [r3, #8]
 800b1e8:	60da      	str	r2, [r3, #12]
 800b1ea:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b1f4:	d13a      	bne.n	800b26c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	613b      	str	r3, [r7, #16]
 800b1fa:	4b1e      	ldr	r3, [pc, #120]	@ (800b274 <HAL_PCD_MspInit+0xa0>)
 800b1fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1fe:	4a1d      	ldr	r2, [pc, #116]	@ (800b274 <HAL_PCD_MspInit+0xa0>)
 800b200:	f043 0301 	orr.w	r3, r3, #1
 800b204:	6313      	str	r3, [r2, #48]	@ 0x30
 800b206:	4b1b      	ldr	r3, [pc, #108]	@ (800b274 <HAL_PCD_MspInit+0xa0>)
 800b208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b20a:	f003 0301 	and.w	r3, r3, #1
 800b20e:	613b      	str	r3, [r7, #16]
 800b210:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b212:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800b216:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b218:	2302      	movs	r3, #2
 800b21a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b21c:	2300      	movs	r3, #0
 800b21e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b220:	2303      	movs	r3, #3
 800b222:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b224:	230a      	movs	r3, #10
 800b226:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b228:	f107 0314 	add.w	r3, r7, #20
 800b22c:	4619      	mov	r1, r3
 800b22e:	4812      	ldr	r0, [pc, #72]	@ (800b278 <HAL_PCD_MspInit+0xa4>)
 800b230:	f7f7 fe06 	bl	8002e40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b234:	4b0f      	ldr	r3, [pc, #60]	@ (800b274 <HAL_PCD_MspInit+0xa0>)
 800b236:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b238:	4a0e      	ldr	r2, [pc, #56]	@ (800b274 <HAL_PCD_MspInit+0xa0>)
 800b23a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b23e:	6353      	str	r3, [r2, #52]	@ 0x34
 800b240:	2300      	movs	r3, #0
 800b242:	60fb      	str	r3, [r7, #12]
 800b244:	4b0b      	ldr	r3, [pc, #44]	@ (800b274 <HAL_PCD_MspInit+0xa0>)
 800b246:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b248:	4a0a      	ldr	r2, [pc, #40]	@ (800b274 <HAL_PCD_MspInit+0xa0>)
 800b24a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b24e:	6453      	str	r3, [r2, #68]	@ 0x44
 800b250:	4b08      	ldr	r3, [pc, #32]	@ (800b274 <HAL_PCD_MspInit+0xa0>)
 800b252:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b254:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b258:	60fb      	str	r3, [r7, #12]
 800b25a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b25c:	2200      	movs	r2, #0
 800b25e:	2100      	movs	r1, #0
 800b260:	2043      	movs	r0, #67	@ 0x43
 800b262:	f7f7 fa0a 	bl	800267a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b266:	2043      	movs	r0, #67	@ 0x43
 800b268:	f7f7 fa23 	bl	80026b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b26c:	bf00      	nop
 800b26e:	3728      	adds	r7, #40	@ 0x28
 800b270:	46bd      	mov	sp, r7
 800b272:	bd80      	pop	{r7, pc}
 800b274:	40023800 	.word	0x40023800
 800b278:	40020000 	.word	0x40020000

0800b27c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b082      	sub	sp, #8
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b290:	4619      	mov	r1, r3
 800b292:	4610      	mov	r0, r2
 800b294:	f7fe fc1d 	bl	8009ad2 <USBD_LL_SetupStage>
}
 800b298:	bf00      	nop
 800b29a:	3708      	adds	r7, #8
 800b29c:	46bd      	mov	sp, r7
 800b29e:	bd80      	pop	{r7, pc}

0800b2a0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b082      	sub	sp, #8
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	6078      	str	r0, [r7, #4]
 800b2a8:	460b      	mov	r3, r1
 800b2aa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b2b2:	78fa      	ldrb	r2, [r7, #3]
 800b2b4:	6879      	ldr	r1, [r7, #4]
 800b2b6:	4613      	mov	r3, r2
 800b2b8:	00db      	lsls	r3, r3, #3
 800b2ba:	4413      	add	r3, r2
 800b2bc:	009b      	lsls	r3, r3, #2
 800b2be:	440b      	add	r3, r1
 800b2c0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b2c4:	681a      	ldr	r2, [r3, #0]
 800b2c6:	78fb      	ldrb	r3, [r7, #3]
 800b2c8:	4619      	mov	r1, r3
 800b2ca:	f7fe fc57 	bl	8009b7c <USBD_LL_DataOutStage>
}
 800b2ce:	bf00      	nop
 800b2d0:	3708      	adds	r7, #8
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}

0800b2d6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2d6:	b580      	push	{r7, lr}
 800b2d8:	b082      	sub	sp, #8
 800b2da:	af00      	add	r7, sp, #0
 800b2dc:	6078      	str	r0, [r7, #4]
 800b2de:	460b      	mov	r3, r1
 800b2e0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b2e8:	78fa      	ldrb	r2, [r7, #3]
 800b2ea:	6879      	ldr	r1, [r7, #4]
 800b2ec:	4613      	mov	r3, r2
 800b2ee:	00db      	lsls	r3, r3, #3
 800b2f0:	4413      	add	r3, r2
 800b2f2:	009b      	lsls	r3, r3, #2
 800b2f4:	440b      	add	r3, r1
 800b2f6:	3320      	adds	r3, #32
 800b2f8:	681a      	ldr	r2, [r3, #0]
 800b2fa:	78fb      	ldrb	r3, [r7, #3]
 800b2fc:	4619      	mov	r1, r3
 800b2fe:	f7fe fcf9 	bl	8009cf4 <USBD_LL_DataInStage>
}
 800b302:	bf00      	nop
 800b304:	3708      	adds	r7, #8
 800b306:	46bd      	mov	sp, r7
 800b308:	bd80      	pop	{r7, pc}

0800b30a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b30a:	b580      	push	{r7, lr}
 800b30c:	b082      	sub	sp, #8
 800b30e:	af00      	add	r7, sp, #0
 800b310:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b318:	4618      	mov	r0, r3
 800b31a:	f7fe fe3d 	bl	8009f98 <USBD_LL_SOF>
}
 800b31e:	bf00      	nop
 800b320:	3708      	adds	r7, #8
 800b322:	46bd      	mov	sp, r7
 800b324:	bd80      	pop	{r7, pc}

0800b326 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b326:	b580      	push	{r7, lr}
 800b328:	b084      	sub	sp, #16
 800b32a:	af00      	add	r7, sp, #0
 800b32c:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b32e:	2301      	movs	r3, #1
 800b330:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	79db      	ldrb	r3, [r3, #7]
 800b336:	2b02      	cmp	r3, #2
 800b338:	d001      	beq.n	800b33e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b33a:	f7f6 faa3 	bl	8001884 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b344:	7bfa      	ldrb	r2, [r7, #15]
 800b346:	4611      	mov	r1, r2
 800b348:	4618      	mov	r0, r3
 800b34a:	f7fe fde1 	bl	8009f10 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b354:	4618      	mov	r0, r3
 800b356:	f7fe fd88 	bl	8009e6a <USBD_LL_Reset>
}
 800b35a:	bf00      	nop
 800b35c:	3710      	adds	r7, #16
 800b35e:	46bd      	mov	sp, r7
 800b360:	bd80      	pop	{r7, pc}
	...

0800b364 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b364:	b580      	push	{r7, lr}
 800b366:	b082      	sub	sp, #8
 800b368:	af00      	add	r7, sp, #0
 800b36a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b372:	4618      	mov	r0, r3
 800b374:	f7fe fddc 	bl	8009f30 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	687a      	ldr	r2, [r7, #4]
 800b384:	6812      	ldr	r2, [r2, #0]
 800b386:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b38a:	f043 0301 	orr.w	r3, r3, #1
 800b38e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	7adb      	ldrb	r3, [r3, #11]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d005      	beq.n	800b3a4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b398:	4b04      	ldr	r3, [pc, #16]	@ (800b3ac <HAL_PCD_SuspendCallback+0x48>)
 800b39a:	691b      	ldr	r3, [r3, #16]
 800b39c:	4a03      	ldr	r2, [pc, #12]	@ (800b3ac <HAL_PCD_SuspendCallback+0x48>)
 800b39e:	f043 0306 	orr.w	r3, r3, #6
 800b3a2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b3a4:	bf00      	nop
 800b3a6:	3708      	adds	r7, #8
 800b3a8:	46bd      	mov	sp, r7
 800b3aa:	bd80      	pop	{r7, pc}
 800b3ac:	e000ed00 	.word	0xe000ed00

0800b3b0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3b0:	b580      	push	{r7, lr}
 800b3b2:	b082      	sub	sp, #8
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b3be:	4618      	mov	r0, r3
 800b3c0:	f7fe fdd2 	bl	8009f68 <USBD_LL_Resume>
}
 800b3c4:	bf00      	nop
 800b3c6:	3708      	adds	r7, #8
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	bd80      	pop	{r7, pc}

0800b3cc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	b082      	sub	sp, #8
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
 800b3d4:	460b      	mov	r3, r1
 800b3d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b3de:	78fa      	ldrb	r2, [r7, #3]
 800b3e0:	4611      	mov	r1, r2
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	f7fe fe2a 	bl	800a03c <USBD_LL_IsoOUTIncomplete>
}
 800b3e8:	bf00      	nop
 800b3ea:	3708      	adds	r7, #8
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	bd80      	pop	{r7, pc}

0800b3f0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b082      	sub	sp, #8
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]
 800b3f8:	460b      	mov	r3, r1
 800b3fa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b402:	78fa      	ldrb	r2, [r7, #3]
 800b404:	4611      	mov	r1, r2
 800b406:	4618      	mov	r0, r3
 800b408:	f7fe fde6 	bl	8009fd8 <USBD_LL_IsoINIncomplete>
}
 800b40c:	bf00      	nop
 800b40e:	3708      	adds	r7, #8
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}

0800b414 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b082      	sub	sp, #8
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b422:	4618      	mov	r0, r3
 800b424:	f7fe fe3c 	bl	800a0a0 <USBD_LL_DevConnected>
}
 800b428:	bf00      	nop
 800b42a:	3708      	adds	r7, #8
 800b42c:	46bd      	mov	sp, r7
 800b42e:	bd80      	pop	{r7, pc}

0800b430 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b082      	sub	sp, #8
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b43e:	4618      	mov	r0, r3
 800b440:	f7fe fe39 	bl	800a0b6 <USBD_LL_DevDisconnected>
}
 800b444:	bf00      	nop
 800b446:	3708      	adds	r7, #8
 800b448:	46bd      	mov	sp, r7
 800b44a:	bd80      	pop	{r7, pc}

0800b44c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b082      	sub	sp, #8
 800b450:	af00      	add	r7, sp, #0
 800b452:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	781b      	ldrb	r3, [r3, #0]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d13c      	bne.n	800b4d6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b45c:	4a23      	ldr	r2, [pc, #140]	@ (800b4ec <USBD_LL_Init+0xa0>)
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	4a21      	ldr	r2, [pc, #132]	@ (800b4ec <USBD_LL_Init+0xa0>)
 800b468:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b46c:	4b1f      	ldr	r3, [pc, #124]	@ (800b4ec <USBD_LL_Init+0xa0>)
 800b46e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b472:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b474:	4b1d      	ldr	r3, [pc, #116]	@ (800b4ec <USBD_LL_Init+0xa0>)
 800b476:	2204      	movs	r2, #4
 800b478:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b47a:	4b1c      	ldr	r3, [pc, #112]	@ (800b4ec <USBD_LL_Init+0xa0>)
 800b47c:	2202      	movs	r2, #2
 800b47e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b480:	4b1a      	ldr	r3, [pc, #104]	@ (800b4ec <USBD_LL_Init+0xa0>)
 800b482:	2200      	movs	r2, #0
 800b484:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b486:	4b19      	ldr	r3, [pc, #100]	@ (800b4ec <USBD_LL_Init+0xa0>)
 800b488:	2202      	movs	r2, #2
 800b48a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b48c:	4b17      	ldr	r3, [pc, #92]	@ (800b4ec <USBD_LL_Init+0xa0>)
 800b48e:	2200      	movs	r2, #0
 800b490:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b492:	4b16      	ldr	r3, [pc, #88]	@ (800b4ec <USBD_LL_Init+0xa0>)
 800b494:	2200      	movs	r2, #0
 800b496:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b498:	4b14      	ldr	r3, [pc, #80]	@ (800b4ec <USBD_LL_Init+0xa0>)
 800b49a:	2200      	movs	r2, #0
 800b49c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b49e:	4b13      	ldr	r3, [pc, #76]	@ (800b4ec <USBD_LL_Init+0xa0>)
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b4a4:	4b11      	ldr	r3, [pc, #68]	@ (800b4ec <USBD_LL_Init+0xa0>)
 800b4a6:	2200      	movs	r2, #0
 800b4a8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b4aa:	4810      	ldr	r0, [pc, #64]	@ (800b4ec <USBD_LL_Init+0xa0>)
 800b4ac:	f7fa fe37 	bl	800611e <HAL_PCD_Init>
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d001      	beq.n	800b4ba <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b4b6:	f7f6 f9e5 	bl	8001884 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b4ba:	2180      	movs	r1, #128	@ 0x80
 800b4bc:	480b      	ldr	r0, [pc, #44]	@ (800b4ec <USBD_LL_Init+0xa0>)
 800b4be:	f7fc f84c 	bl	800755a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b4c2:	2240      	movs	r2, #64	@ 0x40
 800b4c4:	2100      	movs	r1, #0
 800b4c6:	4809      	ldr	r0, [pc, #36]	@ (800b4ec <USBD_LL_Init+0xa0>)
 800b4c8:	f7fc f800 	bl	80074cc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b4cc:	2280      	movs	r2, #128	@ 0x80
 800b4ce:	2101      	movs	r1, #1
 800b4d0:	4806      	ldr	r0, [pc, #24]	@ (800b4ec <USBD_LL_Init+0xa0>)
 800b4d2:	f7fb fffb 	bl	80074cc <HAL_PCDEx_SetTxFiFo>
  }
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 2, 0x40);
 800b4d6:	2240      	movs	r2, #64	@ 0x40
 800b4d8:	2102      	movs	r1, #2
 800b4da:	4804      	ldr	r0, [pc, #16]	@ (800b4ec <USBD_LL_Init+0xa0>)
 800b4dc:	f7fb fff6 	bl	80074cc <HAL_PCDEx_SetTxFiFo>
  return USBD_OK;
 800b4e0:	2300      	movs	r3, #0
}
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	3708      	adds	r7, #8
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	bd80      	pop	{r7, pc}
 800b4ea:	bf00      	nop
 800b4ec:	20000970 	.word	0x20000970

0800b4f0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b084      	sub	sp, #16
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b506:	4618      	mov	r0, r3
 800b508:	f7fa ff18 	bl	800633c <HAL_PCD_Start>
 800b50c:	4603      	mov	r3, r0
 800b50e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b510:	7bfb      	ldrb	r3, [r7, #15]
 800b512:	4618      	mov	r0, r3
 800b514:	f000 f930 	bl	800b778 <USBD_Get_USB_Status>
 800b518:	4603      	mov	r3, r0
 800b51a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b51c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b51e:	4618      	mov	r0, r3
 800b520:	3710      	adds	r7, #16
 800b522:	46bd      	mov	sp, r7
 800b524:	bd80      	pop	{r7, pc}

0800b526 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b526:	b580      	push	{r7, lr}
 800b528:	b084      	sub	sp, #16
 800b52a:	af00      	add	r7, sp, #0
 800b52c:	6078      	str	r0, [r7, #4]
 800b52e:	4608      	mov	r0, r1
 800b530:	4611      	mov	r1, r2
 800b532:	461a      	mov	r2, r3
 800b534:	4603      	mov	r3, r0
 800b536:	70fb      	strb	r3, [r7, #3]
 800b538:	460b      	mov	r3, r1
 800b53a:	70bb      	strb	r3, [r7, #2]
 800b53c:	4613      	mov	r3, r2
 800b53e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b540:	2300      	movs	r3, #0
 800b542:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b544:	2300      	movs	r3, #0
 800b546:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b54e:	78bb      	ldrb	r3, [r7, #2]
 800b550:	883a      	ldrh	r2, [r7, #0]
 800b552:	78f9      	ldrb	r1, [r7, #3]
 800b554:	f7fb fbec 	bl	8006d30 <HAL_PCD_EP_Open>
 800b558:	4603      	mov	r3, r0
 800b55a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b55c:	7bfb      	ldrb	r3, [r7, #15]
 800b55e:	4618      	mov	r0, r3
 800b560:	f000 f90a 	bl	800b778 <USBD_Get_USB_Status>
 800b564:	4603      	mov	r3, r0
 800b566:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b568:	7bbb      	ldrb	r3, [r7, #14]
}
 800b56a:	4618      	mov	r0, r3
 800b56c:	3710      	adds	r7, #16
 800b56e:	46bd      	mov	sp, r7
 800b570:	bd80      	pop	{r7, pc}

0800b572 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b572:	b580      	push	{r7, lr}
 800b574:	b084      	sub	sp, #16
 800b576:	af00      	add	r7, sp, #0
 800b578:	6078      	str	r0, [r7, #4]
 800b57a:	460b      	mov	r3, r1
 800b57c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b57e:	2300      	movs	r3, #0
 800b580:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b582:	2300      	movs	r3, #0
 800b584:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b58c:	78fa      	ldrb	r2, [r7, #3]
 800b58e:	4611      	mov	r1, r2
 800b590:	4618      	mov	r0, r3
 800b592:	f7fb fc37 	bl	8006e04 <HAL_PCD_EP_Close>
 800b596:	4603      	mov	r3, r0
 800b598:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b59a:	7bfb      	ldrb	r3, [r7, #15]
 800b59c:	4618      	mov	r0, r3
 800b59e:	f000 f8eb 	bl	800b778 <USBD_Get_USB_Status>
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5a6:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	3710      	adds	r7, #16
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	bd80      	pop	{r7, pc}

0800b5b0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b084      	sub	sp, #16
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
 800b5b8:	460b      	mov	r3, r1
 800b5ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5bc:	2300      	movs	r3, #0
 800b5be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5c0:	2300      	movs	r3, #0
 800b5c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b5ca:	78fa      	ldrb	r2, [r7, #3]
 800b5cc:	4611      	mov	r1, r2
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	f7fb fcd7 	bl	8006f82 <HAL_PCD_EP_SetStall>
 800b5d4:	4603      	mov	r3, r0
 800b5d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5d8:	7bfb      	ldrb	r3, [r7, #15]
 800b5da:	4618      	mov	r0, r3
 800b5dc:	f000 f8cc 	bl	800b778 <USBD_Get_USB_Status>
 800b5e0:	4603      	mov	r3, r0
 800b5e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5e4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	3710      	adds	r7, #16
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	bd80      	pop	{r7, pc}

0800b5ee <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b5ee:	b580      	push	{r7, lr}
 800b5f0:	b084      	sub	sp, #16
 800b5f2:	af00      	add	r7, sp, #0
 800b5f4:	6078      	str	r0, [r7, #4]
 800b5f6:	460b      	mov	r3, r1
 800b5f8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5fe:	2300      	movs	r3, #0
 800b600:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b608:	78fa      	ldrb	r2, [r7, #3]
 800b60a:	4611      	mov	r1, r2
 800b60c:	4618      	mov	r0, r3
 800b60e:	f7fb fd1b 	bl	8007048 <HAL_PCD_EP_ClrStall>
 800b612:	4603      	mov	r3, r0
 800b614:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b616:	7bfb      	ldrb	r3, [r7, #15]
 800b618:	4618      	mov	r0, r3
 800b61a:	f000 f8ad 	bl	800b778 <USBD_Get_USB_Status>
 800b61e:	4603      	mov	r3, r0
 800b620:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b622:	7bbb      	ldrb	r3, [r7, #14]
}
 800b624:	4618      	mov	r0, r3
 800b626:	3710      	adds	r7, #16
 800b628:	46bd      	mov	sp, r7
 800b62a:	bd80      	pop	{r7, pc}

0800b62c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b62c:	b480      	push	{r7}
 800b62e:	b085      	sub	sp, #20
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
 800b634:	460b      	mov	r3, r1
 800b636:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b63e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b640:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b644:	2b00      	cmp	r3, #0
 800b646:	da0b      	bge.n	800b660 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b648:	78fb      	ldrb	r3, [r7, #3]
 800b64a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b64e:	68f9      	ldr	r1, [r7, #12]
 800b650:	4613      	mov	r3, r2
 800b652:	00db      	lsls	r3, r3, #3
 800b654:	4413      	add	r3, r2
 800b656:	009b      	lsls	r3, r3, #2
 800b658:	440b      	add	r3, r1
 800b65a:	3316      	adds	r3, #22
 800b65c:	781b      	ldrb	r3, [r3, #0]
 800b65e:	e00b      	b.n	800b678 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b660:	78fb      	ldrb	r3, [r7, #3]
 800b662:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b666:	68f9      	ldr	r1, [r7, #12]
 800b668:	4613      	mov	r3, r2
 800b66a:	00db      	lsls	r3, r3, #3
 800b66c:	4413      	add	r3, r2
 800b66e:	009b      	lsls	r3, r3, #2
 800b670:	440b      	add	r3, r1
 800b672:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b676:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b678:	4618      	mov	r0, r3
 800b67a:	3714      	adds	r7, #20
 800b67c:	46bd      	mov	sp, r7
 800b67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b682:	4770      	bx	lr

0800b684 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b684:	b580      	push	{r7, lr}
 800b686:	b084      	sub	sp, #16
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
 800b68c:	460b      	mov	r3, r1
 800b68e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b690:	2300      	movs	r3, #0
 800b692:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b694:	2300      	movs	r3, #0
 800b696:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b69e:	78fa      	ldrb	r2, [r7, #3]
 800b6a0:	4611      	mov	r1, r2
 800b6a2:	4618      	mov	r0, r3
 800b6a4:	f7fb fb20 	bl	8006ce8 <HAL_PCD_SetAddress>
 800b6a8:	4603      	mov	r3, r0
 800b6aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6ac:	7bfb      	ldrb	r3, [r7, #15]
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	f000 f862 	bl	800b778 <USBD_Get_USB_Status>
 800b6b4:	4603      	mov	r3, r0
 800b6b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b6b8:	7bbb      	ldrb	r3, [r7, #14]
}
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	3710      	adds	r7, #16
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	bd80      	pop	{r7, pc}

0800b6c2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b6c2:	b580      	push	{r7, lr}
 800b6c4:	b086      	sub	sp, #24
 800b6c6:	af00      	add	r7, sp, #0
 800b6c8:	60f8      	str	r0, [r7, #12]
 800b6ca:	607a      	str	r2, [r7, #4]
 800b6cc:	603b      	str	r3, [r7, #0]
 800b6ce:	460b      	mov	r3, r1
 800b6d0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6d2:	2300      	movs	r3, #0
 800b6d4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b6e0:	7af9      	ldrb	r1, [r7, #11]
 800b6e2:	683b      	ldr	r3, [r7, #0]
 800b6e4:	687a      	ldr	r2, [r7, #4]
 800b6e6:	f7fb fc12 	bl	8006f0e <HAL_PCD_EP_Transmit>
 800b6ea:	4603      	mov	r3, r0
 800b6ec:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6ee:	7dfb      	ldrb	r3, [r7, #23]
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	f000 f841 	bl	800b778 <USBD_Get_USB_Status>
 800b6f6:	4603      	mov	r3, r0
 800b6f8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b6fa:	7dbb      	ldrb	r3, [r7, #22]
}
 800b6fc:	4618      	mov	r0, r3
 800b6fe:	3718      	adds	r7, #24
 800b700:	46bd      	mov	sp, r7
 800b702:	bd80      	pop	{r7, pc}

0800b704 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b704:	b580      	push	{r7, lr}
 800b706:	b086      	sub	sp, #24
 800b708:	af00      	add	r7, sp, #0
 800b70a:	60f8      	str	r0, [r7, #12]
 800b70c:	607a      	str	r2, [r7, #4]
 800b70e:	603b      	str	r3, [r7, #0]
 800b710:	460b      	mov	r3, r1
 800b712:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b714:	2300      	movs	r3, #0
 800b716:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b718:	2300      	movs	r3, #0
 800b71a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b722:	7af9      	ldrb	r1, [r7, #11]
 800b724:	683b      	ldr	r3, [r7, #0]
 800b726:	687a      	ldr	r2, [r7, #4]
 800b728:	f7fb fbb6 	bl	8006e98 <HAL_PCD_EP_Receive>
 800b72c:	4603      	mov	r3, r0
 800b72e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b730:	7dfb      	ldrb	r3, [r7, #23]
 800b732:	4618      	mov	r0, r3
 800b734:	f000 f820 	bl	800b778 <USBD_Get_USB_Status>
 800b738:	4603      	mov	r3, r0
 800b73a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b73c:	7dbb      	ldrb	r3, [r7, #22]
}
 800b73e:	4618      	mov	r0, r3
 800b740:	3718      	adds	r7, #24
 800b742:	46bd      	mov	sp, r7
 800b744:	bd80      	pop	{r7, pc}
	...

0800b748 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b748:	b480      	push	{r7}
 800b74a:	b083      	sub	sp, #12
 800b74c:	af00      	add	r7, sp, #0
 800b74e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b750:	4b03      	ldr	r3, [pc, #12]	@ (800b760 <USBD_static_malloc+0x18>)
}
 800b752:	4618      	mov	r0, r3
 800b754:	370c      	adds	r7, #12
 800b756:	46bd      	mov	sp, r7
 800b758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b75c:	4770      	bx	lr
 800b75e:	bf00      	nop
 800b760:	20000e54 	.word	0x20000e54

0800b764 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b764:	b480      	push	{r7}
 800b766:	b083      	sub	sp, #12
 800b768:	af00      	add	r7, sp, #0
 800b76a:	6078      	str	r0, [r7, #4]

}
 800b76c:	bf00      	nop
 800b76e:	370c      	adds	r7, #12
 800b770:	46bd      	mov	sp, r7
 800b772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b776:	4770      	bx	lr

0800b778 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b778:	b480      	push	{r7}
 800b77a:	b085      	sub	sp, #20
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	4603      	mov	r3, r0
 800b780:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b782:	2300      	movs	r3, #0
 800b784:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b786:	79fb      	ldrb	r3, [r7, #7]
 800b788:	2b03      	cmp	r3, #3
 800b78a:	d817      	bhi.n	800b7bc <USBD_Get_USB_Status+0x44>
 800b78c:	a201      	add	r2, pc, #4	@ (adr r2, 800b794 <USBD_Get_USB_Status+0x1c>)
 800b78e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b792:	bf00      	nop
 800b794:	0800b7a5 	.word	0x0800b7a5
 800b798:	0800b7ab 	.word	0x0800b7ab
 800b79c:	0800b7b1 	.word	0x0800b7b1
 800b7a0:	0800b7b7 	.word	0x0800b7b7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	73fb      	strb	r3, [r7, #15]
    break;
 800b7a8:	e00b      	b.n	800b7c2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b7aa:	2303      	movs	r3, #3
 800b7ac:	73fb      	strb	r3, [r7, #15]
    break;
 800b7ae:	e008      	b.n	800b7c2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b7b0:	2301      	movs	r3, #1
 800b7b2:	73fb      	strb	r3, [r7, #15]
    break;
 800b7b4:	e005      	b.n	800b7c2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b7b6:	2303      	movs	r3, #3
 800b7b8:	73fb      	strb	r3, [r7, #15]
    break;
 800b7ba:	e002      	b.n	800b7c2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b7bc:	2303      	movs	r3, #3
 800b7be:	73fb      	strb	r3, [r7, #15]
    break;
 800b7c0:	bf00      	nop
  }
  return usb_status;
 800b7c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7c4:	4618      	mov	r0, r3
 800b7c6:	3714      	adds	r7, #20
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ce:	4770      	bx	lr

0800b7d0 <__cvt>:
 800b7d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b7d4:	ec57 6b10 	vmov	r6, r7, d0
 800b7d8:	2f00      	cmp	r7, #0
 800b7da:	460c      	mov	r4, r1
 800b7dc:	4619      	mov	r1, r3
 800b7de:	463b      	mov	r3, r7
 800b7e0:	bfbb      	ittet	lt
 800b7e2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b7e6:	461f      	movlt	r7, r3
 800b7e8:	2300      	movge	r3, #0
 800b7ea:	232d      	movlt	r3, #45	@ 0x2d
 800b7ec:	700b      	strb	r3, [r1, #0]
 800b7ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b7f0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b7f4:	4691      	mov	r9, r2
 800b7f6:	f023 0820 	bic.w	r8, r3, #32
 800b7fa:	bfbc      	itt	lt
 800b7fc:	4632      	movlt	r2, r6
 800b7fe:	4616      	movlt	r6, r2
 800b800:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b804:	d005      	beq.n	800b812 <__cvt+0x42>
 800b806:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b80a:	d100      	bne.n	800b80e <__cvt+0x3e>
 800b80c:	3401      	adds	r4, #1
 800b80e:	2102      	movs	r1, #2
 800b810:	e000      	b.n	800b814 <__cvt+0x44>
 800b812:	2103      	movs	r1, #3
 800b814:	ab03      	add	r3, sp, #12
 800b816:	9301      	str	r3, [sp, #4]
 800b818:	ab02      	add	r3, sp, #8
 800b81a:	9300      	str	r3, [sp, #0]
 800b81c:	ec47 6b10 	vmov	d0, r6, r7
 800b820:	4653      	mov	r3, sl
 800b822:	4622      	mov	r2, r4
 800b824:	f001 f870 	bl	800c908 <_dtoa_r>
 800b828:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b82c:	4605      	mov	r5, r0
 800b82e:	d119      	bne.n	800b864 <__cvt+0x94>
 800b830:	f019 0f01 	tst.w	r9, #1
 800b834:	d00e      	beq.n	800b854 <__cvt+0x84>
 800b836:	eb00 0904 	add.w	r9, r0, r4
 800b83a:	2200      	movs	r2, #0
 800b83c:	2300      	movs	r3, #0
 800b83e:	4630      	mov	r0, r6
 800b840:	4639      	mov	r1, r7
 800b842:	f7f5 f949 	bl	8000ad8 <__aeabi_dcmpeq>
 800b846:	b108      	cbz	r0, 800b84c <__cvt+0x7c>
 800b848:	f8cd 900c 	str.w	r9, [sp, #12]
 800b84c:	2230      	movs	r2, #48	@ 0x30
 800b84e:	9b03      	ldr	r3, [sp, #12]
 800b850:	454b      	cmp	r3, r9
 800b852:	d31e      	bcc.n	800b892 <__cvt+0xc2>
 800b854:	9b03      	ldr	r3, [sp, #12]
 800b856:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b858:	1b5b      	subs	r3, r3, r5
 800b85a:	4628      	mov	r0, r5
 800b85c:	6013      	str	r3, [r2, #0]
 800b85e:	b004      	add	sp, #16
 800b860:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b864:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b868:	eb00 0904 	add.w	r9, r0, r4
 800b86c:	d1e5      	bne.n	800b83a <__cvt+0x6a>
 800b86e:	7803      	ldrb	r3, [r0, #0]
 800b870:	2b30      	cmp	r3, #48	@ 0x30
 800b872:	d10a      	bne.n	800b88a <__cvt+0xba>
 800b874:	2200      	movs	r2, #0
 800b876:	2300      	movs	r3, #0
 800b878:	4630      	mov	r0, r6
 800b87a:	4639      	mov	r1, r7
 800b87c:	f7f5 f92c 	bl	8000ad8 <__aeabi_dcmpeq>
 800b880:	b918      	cbnz	r0, 800b88a <__cvt+0xba>
 800b882:	f1c4 0401 	rsb	r4, r4, #1
 800b886:	f8ca 4000 	str.w	r4, [sl]
 800b88a:	f8da 3000 	ldr.w	r3, [sl]
 800b88e:	4499      	add	r9, r3
 800b890:	e7d3      	b.n	800b83a <__cvt+0x6a>
 800b892:	1c59      	adds	r1, r3, #1
 800b894:	9103      	str	r1, [sp, #12]
 800b896:	701a      	strb	r2, [r3, #0]
 800b898:	e7d9      	b.n	800b84e <__cvt+0x7e>

0800b89a <__exponent>:
 800b89a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b89c:	2900      	cmp	r1, #0
 800b89e:	bfba      	itte	lt
 800b8a0:	4249      	neglt	r1, r1
 800b8a2:	232d      	movlt	r3, #45	@ 0x2d
 800b8a4:	232b      	movge	r3, #43	@ 0x2b
 800b8a6:	2909      	cmp	r1, #9
 800b8a8:	7002      	strb	r2, [r0, #0]
 800b8aa:	7043      	strb	r3, [r0, #1]
 800b8ac:	dd29      	ble.n	800b902 <__exponent+0x68>
 800b8ae:	f10d 0307 	add.w	r3, sp, #7
 800b8b2:	461d      	mov	r5, r3
 800b8b4:	270a      	movs	r7, #10
 800b8b6:	461a      	mov	r2, r3
 800b8b8:	fbb1 f6f7 	udiv	r6, r1, r7
 800b8bc:	fb07 1416 	mls	r4, r7, r6, r1
 800b8c0:	3430      	adds	r4, #48	@ 0x30
 800b8c2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b8c6:	460c      	mov	r4, r1
 800b8c8:	2c63      	cmp	r4, #99	@ 0x63
 800b8ca:	f103 33ff 	add.w	r3, r3, #4294967295
 800b8ce:	4631      	mov	r1, r6
 800b8d0:	dcf1      	bgt.n	800b8b6 <__exponent+0x1c>
 800b8d2:	3130      	adds	r1, #48	@ 0x30
 800b8d4:	1e94      	subs	r4, r2, #2
 800b8d6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b8da:	1c41      	adds	r1, r0, #1
 800b8dc:	4623      	mov	r3, r4
 800b8de:	42ab      	cmp	r3, r5
 800b8e0:	d30a      	bcc.n	800b8f8 <__exponent+0x5e>
 800b8e2:	f10d 0309 	add.w	r3, sp, #9
 800b8e6:	1a9b      	subs	r3, r3, r2
 800b8e8:	42ac      	cmp	r4, r5
 800b8ea:	bf88      	it	hi
 800b8ec:	2300      	movhi	r3, #0
 800b8ee:	3302      	adds	r3, #2
 800b8f0:	4403      	add	r3, r0
 800b8f2:	1a18      	subs	r0, r3, r0
 800b8f4:	b003      	add	sp, #12
 800b8f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8f8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b8fc:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b900:	e7ed      	b.n	800b8de <__exponent+0x44>
 800b902:	2330      	movs	r3, #48	@ 0x30
 800b904:	3130      	adds	r1, #48	@ 0x30
 800b906:	7083      	strb	r3, [r0, #2]
 800b908:	70c1      	strb	r1, [r0, #3]
 800b90a:	1d03      	adds	r3, r0, #4
 800b90c:	e7f1      	b.n	800b8f2 <__exponent+0x58>
	...

0800b910 <_printf_float>:
 800b910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b914:	b08d      	sub	sp, #52	@ 0x34
 800b916:	460c      	mov	r4, r1
 800b918:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b91c:	4616      	mov	r6, r2
 800b91e:	461f      	mov	r7, r3
 800b920:	4605      	mov	r5, r0
 800b922:	f000 fee9 	bl	800c6f8 <_localeconv_r>
 800b926:	6803      	ldr	r3, [r0, #0]
 800b928:	9304      	str	r3, [sp, #16]
 800b92a:	4618      	mov	r0, r3
 800b92c:	f7f4 fca8 	bl	8000280 <strlen>
 800b930:	2300      	movs	r3, #0
 800b932:	930a      	str	r3, [sp, #40]	@ 0x28
 800b934:	f8d8 3000 	ldr.w	r3, [r8]
 800b938:	9005      	str	r0, [sp, #20]
 800b93a:	3307      	adds	r3, #7
 800b93c:	f023 0307 	bic.w	r3, r3, #7
 800b940:	f103 0208 	add.w	r2, r3, #8
 800b944:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b948:	f8d4 b000 	ldr.w	fp, [r4]
 800b94c:	f8c8 2000 	str.w	r2, [r8]
 800b950:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b954:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b958:	9307      	str	r3, [sp, #28]
 800b95a:	f8cd 8018 	str.w	r8, [sp, #24]
 800b95e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b962:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b966:	4b9c      	ldr	r3, [pc, #624]	@ (800bbd8 <_printf_float+0x2c8>)
 800b968:	f04f 32ff 	mov.w	r2, #4294967295
 800b96c:	f7f5 f8e6 	bl	8000b3c <__aeabi_dcmpun>
 800b970:	bb70      	cbnz	r0, 800b9d0 <_printf_float+0xc0>
 800b972:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b976:	4b98      	ldr	r3, [pc, #608]	@ (800bbd8 <_printf_float+0x2c8>)
 800b978:	f04f 32ff 	mov.w	r2, #4294967295
 800b97c:	f7f5 f8c0 	bl	8000b00 <__aeabi_dcmple>
 800b980:	bb30      	cbnz	r0, 800b9d0 <_printf_float+0xc0>
 800b982:	2200      	movs	r2, #0
 800b984:	2300      	movs	r3, #0
 800b986:	4640      	mov	r0, r8
 800b988:	4649      	mov	r1, r9
 800b98a:	f7f5 f8af 	bl	8000aec <__aeabi_dcmplt>
 800b98e:	b110      	cbz	r0, 800b996 <_printf_float+0x86>
 800b990:	232d      	movs	r3, #45	@ 0x2d
 800b992:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b996:	4a91      	ldr	r2, [pc, #580]	@ (800bbdc <_printf_float+0x2cc>)
 800b998:	4b91      	ldr	r3, [pc, #580]	@ (800bbe0 <_printf_float+0x2d0>)
 800b99a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b99e:	bf8c      	ite	hi
 800b9a0:	4690      	movhi	r8, r2
 800b9a2:	4698      	movls	r8, r3
 800b9a4:	2303      	movs	r3, #3
 800b9a6:	6123      	str	r3, [r4, #16]
 800b9a8:	f02b 0304 	bic.w	r3, fp, #4
 800b9ac:	6023      	str	r3, [r4, #0]
 800b9ae:	f04f 0900 	mov.w	r9, #0
 800b9b2:	9700      	str	r7, [sp, #0]
 800b9b4:	4633      	mov	r3, r6
 800b9b6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b9b8:	4621      	mov	r1, r4
 800b9ba:	4628      	mov	r0, r5
 800b9bc:	f000 f9d2 	bl	800bd64 <_printf_common>
 800b9c0:	3001      	adds	r0, #1
 800b9c2:	f040 808d 	bne.w	800bae0 <_printf_float+0x1d0>
 800b9c6:	f04f 30ff 	mov.w	r0, #4294967295
 800b9ca:	b00d      	add	sp, #52	@ 0x34
 800b9cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9d0:	4642      	mov	r2, r8
 800b9d2:	464b      	mov	r3, r9
 800b9d4:	4640      	mov	r0, r8
 800b9d6:	4649      	mov	r1, r9
 800b9d8:	f7f5 f8b0 	bl	8000b3c <__aeabi_dcmpun>
 800b9dc:	b140      	cbz	r0, 800b9f0 <_printf_float+0xe0>
 800b9de:	464b      	mov	r3, r9
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	bfbc      	itt	lt
 800b9e4:	232d      	movlt	r3, #45	@ 0x2d
 800b9e6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b9ea:	4a7e      	ldr	r2, [pc, #504]	@ (800bbe4 <_printf_float+0x2d4>)
 800b9ec:	4b7e      	ldr	r3, [pc, #504]	@ (800bbe8 <_printf_float+0x2d8>)
 800b9ee:	e7d4      	b.n	800b99a <_printf_float+0x8a>
 800b9f0:	6863      	ldr	r3, [r4, #4]
 800b9f2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b9f6:	9206      	str	r2, [sp, #24]
 800b9f8:	1c5a      	adds	r2, r3, #1
 800b9fa:	d13b      	bne.n	800ba74 <_printf_float+0x164>
 800b9fc:	2306      	movs	r3, #6
 800b9fe:	6063      	str	r3, [r4, #4]
 800ba00:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ba04:	2300      	movs	r3, #0
 800ba06:	6022      	str	r2, [r4, #0]
 800ba08:	9303      	str	r3, [sp, #12]
 800ba0a:	ab0a      	add	r3, sp, #40	@ 0x28
 800ba0c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ba10:	ab09      	add	r3, sp, #36	@ 0x24
 800ba12:	9300      	str	r3, [sp, #0]
 800ba14:	6861      	ldr	r1, [r4, #4]
 800ba16:	ec49 8b10 	vmov	d0, r8, r9
 800ba1a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ba1e:	4628      	mov	r0, r5
 800ba20:	f7ff fed6 	bl	800b7d0 <__cvt>
 800ba24:	9b06      	ldr	r3, [sp, #24]
 800ba26:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ba28:	2b47      	cmp	r3, #71	@ 0x47
 800ba2a:	4680      	mov	r8, r0
 800ba2c:	d129      	bne.n	800ba82 <_printf_float+0x172>
 800ba2e:	1cc8      	adds	r0, r1, #3
 800ba30:	db02      	blt.n	800ba38 <_printf_float+0x128>
 800ba32:	6863      	ldr	r3, [r4, #4]
 800ba34:	4299      	cmp	r1, r3
 800ba36:	dd41      	ble.n	800babc <_printf_float+0x1ac>
 800ba38:	f1aa 0a02 	sub.w	sl, sl, #2
 800ba3c:	fa5f fa8a 	uxtb.w	sl, sl
 800ba40:	3901      	subs	r1, #1
 800ba42:	4652      	mov	r2, sl
 800ba44:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ba48:	9109      	str	r1, [sp, #36]	@ 0x24
 800ba4a:	f7ff ff26 	bl	800b89a <__exponent>
 800ba4e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ba50:	1813      	adds	r3, r2, r0
 800ba52:	2a01      	cmp	r2, #1
 800ba54:	4681      	mov	r9, r0
 800ba56:	6123      	str	r3, [r4, #16]
 800ba58:	dc02      	bgt.n	800ba60 <_printf_float+0x150>
 800ba5a:	6822      	ldr	r2, [r4, #0]
 800ba5c:	07d2      	lsls	r2, r2, #31
 800ba5e:	d501      	bpl.n	800ba64 <_printf_float+0x154>
 800ba60:	3301      	adds	r3, #1
 800ba62:	6123      	str	r3, [r4, #16]
 800ba64:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d0a2      	beq.n	800b9b2 <_printf_float+0xa2>
 800ba6c:	232d      	movs	r3, #45	@ 0x2d
 800ba6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba72:	e79e      	b.n	800b9b2 <_printf_float+0xa2>
 800ba74:	9a06      	ldr	r2, [sp, #24]
 800ba76:	2a47      	cmp	r2, #71	@ 0x47
 800ba78:	d1c2      	bne.n	800ba00 <_printf_float+0xf0>
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d1c0      	bne.n	800ba00 <_printf_float+0xf0>
 800ba7e:	2301      	movs	r3, #1
 800ba80:	e7bd      	b.n	800b9fe <_printf_float+0xee>
 800ba82:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ba86:	d9db      	bls.n	800ba40 <_printf_float+0x130>
 800ba88:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ba8c:	d118      	bne.n	800bac0 <_printf_float+0x1b0>
 800ba8e:	2900      	cmp	r1, #0
 800ba90:	6863      	ldr	r3, [r4, #4]
 800ba92:	dd0b      	ble.n	800baac <_printf_float+0x19c>
 800ba94:	6121      	str	r1, [r4, #16]
 800ba96:	b913      	cbnz	r3, 800ba9e <_printf_float+0x18e>
 800ba98:	6822      	ldr	r2, [r4, #0]
 800ba9a:	07d0      	lsls	r0, r2, #31
 800ba9c:	d502      	bpl.n	800baa4 <_printf_float+0x194>
 800ba9e:	3301      	adds	r3, #1
 800baa0:	440b      	add	r3, r1
 800baa2:	6123      	str	r3, [r4, #16]
 800baa4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800baa6:	f04f 0900 	mov.w	r9, #0
 800baaa:	e7db      	b.n	800ba64 <_printf_float+0x154>
 800baac:	b913      	cbnz	r3, 800bab4 <_printf_float+0x1a4>
 800baae:	6822      	ldr	r2, [r4, #0]
 800bab0:	07d2      	lsls	r2, r2, #31
 800bab2:	d501      	bpl.n	800bab8 <_printf_float+0x1a8>
 800bab4:	3302      	adds	r3, #2
 800bab6:	e7f4      	b.n	800baa2 <_printf_float+0x192>
 800bab8:	2301      	movs	r3, #1
 800baba:	e7f2      	b.n	800baa2 <_printf_float+0x192>
 800babc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bac0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bac2:	4299      	cmp	r1, r3
 800bac4:	db05      	blt.n	800bad2 <_printf_float+0x1c2>
 800bac6:	6823      	ldr	r3, [r4, #0]
 800bac8:	6121      	str	r1, [r4, #16]
 800baca:	07d8      	lsls	r0, r3, #31
 800bacc:	d5ea      	bpl.n	800baa4 <_printf_float+0x194>
 800bace:	1c4b      	adds	r3, r1, #1
 800bad0:	e7e7      	b.n	800baa2 <_printf_float+0x192>
 800bad2:	2900      	cmp	r1, #0
 800bad4:	bfd4      	ite	le
 800bad6:	f1c1 0202 	rsble	r2, r1, #2
 800bada:	2201      	movgt	r2, #1
 800badc:	4413      	add	r3, r2
 800bade:	e7e0      	b.n	800baa2 <_printf_float+0x192>
 800bae0:	6823      	ldr	r3, [r4, #0]
 800bae2:	055a      	lsls	r2, r3, #21
 800bae4:	d407      	bmi.n	800baf6 <_printf_float+0x1e6>
 800bae6:	6923      	ldr	r3, [r4, #16]
 800bae8:	4642      	mov	r2, r8
 800baea:	4631      	mov	r1, r6
 800baec:	4628      	mov	r0, r5
 800baee:	47b8      	blx	r7
 800baf0:	3001      	adds	r0, #1
 800baf2:	d12b      	bne.n	800bb4c <_printf_float+0x23c>
 800baf4:	e767      	b.n	800b9c6 <_printf_float+0xb6>
 800baf6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bafa:	f240 80dd 	bls.w	800bcb8 <_printf_float+0x3a8>
 800bafe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bb02:	2200      	movs	r2, #0
 800bb04:	2300      	movs	r3, #0
 800bb06:	f7f4 ffe7 	bl	8000ad8 <__aeabi_dcmpeq>
 800bb0a:	2800      	cmp	r0, #0
 800bb0c:	d033      	beq.n	800bb76 <_printf_float+0x266>
 800bb0e:	4a37      	ldr	r2, [pc, #220]	@ (800bbec <_printf_float+0x2dc>)
 800bb10:	2301      	movs	r3, #1
 800bb12:	4631      	mov	r1, r6
 800bb14:	4628      	mov	r0, r5
 800bb16:	47b8      	blx	r7
 800bb18:	3001      	adds	r0, #1
 800bb1a:	f43f af54 	beq.w	800b9c6 <_printf_float+0xb6>
 800bb1e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800bb22:	4543      	cmp	r3, r8
 800bb24:	db02      	blt.n	800bb2c <_printf_float+0x21c>
 800bb26:	6823      	ldr	r3, [r4, #0]
 800bb28:	07d8      	lsls	r0, r3, #31
 800bb2a:	d50f      	bpl.n	800bb4c <_printf_float+0x23c>
 800bb2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb30:	4631      	mov	r1, r6
 800bb32:	4628      	mov	r0, r5
 800bb34:	47b8      	blx	r7
 800bb36:	3001      	adds	r0, #1
 800bb38:	f43f af45 	beq.w	800b9c6 <_printf_float+0xb6>
 800bb3c:	f04f 0900 	mov.w	r9, #0
 800bb40:	f108 38ff 	add.w	r8, r8, #4294967295
 800bb44:	f104 0a1a 	add.w	sl, r4, #26
 800bb48:	45c8      	cmp	r8, r9
 800bb4a:	dc09      	bgt.n	800bb60 <_printf_float+0x250>
 800bb4c:	6823      	ldr	r3, [r4, #0]
 800bb4e:	079b      	lsls	r3, r3, #30
 800bb50:	f100 8103 	bmi.w	800bd5a <_printf_float+0x44a>
 800bb54:	68e0      	ldr	r0, [r4, #12]
 800bb56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bb58:	4298      	cmp	r0, r3
 800bb5a:	bfb8      	it	lt
 800bb5c:	4618      	movlt	r0, r3
 800bb5e:	e734      	b.n	800b9ca <_printf_float+0xba>
 800bb60:	2301      	movs	r3, #1
 800bb62:	4652      	mov	r2, sl
 800bb64:	4631      	mov	r1, r6
 800bb66:	4628      	mov	r0, r5
 800bb68:	47b8      	blx	r7
 800bb6a:	3001      	adds	r0, #1
 800bb6c:	f43f af2b 	beq.w	800b9c6 <_printf_float+0xb6>
 800bb70:	f109 0901 	add.w	r9, r9, #1
 800bb74:	e7e8      	b.n	800bb48 <_printf_float+0x238>
 800bb76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	dc39      	bgt.n	800bbf0 <_printf_float+0x2e0>
 800bb7c:	4a1b      	ldr	r2, [pc, #108]	@ (800bbec <_printf_float+0x2dc>)
 800bb7e:	2301      	movs	r3, #1
 800bb80:	4631      	mov	r1, r6
 800bb82:	4628      	mov	r0, r5
 800bb84:	47b8      	blx	r7
 800bb86:	3001      	adds	r0, #1
 800bb88:	f43f af1d 	beq.w	800b9c6 <_printf_float+0xb6>
 800bb8c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800bb90:	ea59 0303 	orrs.w	r3, r9, r3
 800bb94:	d102      	bne.n	800bb9c <_printf_float+0x28c>
 800bb96:	6823      	ldr	r3, [r4, #0]
 800bb98:	07d9      	lsls	r1, r3, #31
 800bb9a:	d5d7      	bpl.n	800bb4c <_printf_float+0x23c>
 800bb9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bba0:	4631      	mov	r1, r6
 800bba2:	4628      	mov	r0, r5
 800bba4:	47b8      	blx	r7
 800bba6:	3001      	adds	r0, #1
 800bba8:	f43f af0d 	beq.w	800b9c6 <_printf_float+0xb6>
 800bbac:	f04f 0a00 	mov.w	sl, #0
 800bbb0:	f104 0b1a 	add.w	fp, r4, #26
 800bbb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbb6:	425b      	negs	r3, r3
 800bbb8:	4553      	cmp	r3, sl
 800bbba:	dc01      	bgt.n	800bbc0 <_printf_float+0x2b0>
 800bbbc:	464b      	mov	r3, r9
 800bbbe:	e793      	b.n	800bae8 <_printf_float+0x1d8>
 800bbc0:	2301      	movs	r3, #1
 800bbc2:	465a      	mov	r2, fp
 800bbc4:	4631      	mov	r1, r6
 800bbc6:	4628      	mov	r0, r5
 800bbc8:	47b8      	blx	r7
 800bbca:	3001      	adds	r0, #1
 800bbcc:	f43f aefb 	beq.w	800b9c6 <_printf_float+0xb6>
 800bbd0:	f10a 0a01 	add.w	sl, sl, #1
 800bbd4:	e7ee      	b.n	800bbb4 <_printf_float+0x2a4>
 800bbd6:	bf00      	nop
 800bbd8:	7fefffff 	.word	0x7fefffff
 800bbdc:	0800ff24 	.word	0x0800ff24
 800bbe0:	0800ff20 	.word	0x0800ff20
 800bbe4:	0800ff2c 	.word	0x0800ff2c
 800bbe8:	0800ff28 	.word	0x0800ff28
 800bbec:	0800ff30 	.word	0x0800ff30
 800bbf0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bbf2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bbf6:	4553      	cmp	r3, sl
 800bbf8:	bfa8      	it	ge
 800bbfa:	4653      	movge	r3, sl
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	4699      	mov	r9, r3
 800bc00:	dc36      	bgt.n	800bc70 <_printf_float+0x360>
 800bc02:	f04f 0b00 	mov.w	fp, #0
 800bc06:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bc0a:	f104 021a 	add.w	r2, r4, #26
 800bc0e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bc10:	9306      	str	r3, [sp, #24]
 800bc12:	eba3 0309 	sub.w	r3, r3, r9
 800bc16:	455b      	cmp	r3, fp
 800bc18:	dc31      	bgt.n	800bc7e <_printf_float+0x36e>
 800bc1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc1c:	459a      	cmp	sl, r3
 800bc1e:	dc3a      	bgt.n	800bc96 <_printf_float+0x386>
 800bc20:	6823      	ldr	r3, [r4, #0]
 800bc22:	07da      	lsls	r2, r3, #31
 800bc24:	d437      	bmi.n	800bc96 <_printf_float+0x386>
 800bc26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc28:	ebaa 0903 	sub.w	r9, sl, r3
 800bc2c:	9b06      	ldr	r3, [sp, #24]
 800bc2e:	ebaa 0303 	sub.w	r3, sl, r3
 800bc32:	4599      	cmp	r9, r3
 800bc34:	bfa8      	it	ge
 800bc36:	4699      	movge	r9, r3
 800bc38:	f1b9 0f00 	cmp.w	r9, #0
 800bc3c:	dc33      	bgt.n	800bca6 <_printf_float+0x396>
 800bc3e:	f04f 0800 	mov.w	r8, #0
 800bc42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bc46:	f104 0b1a 	add.w	fp, r4, #26
 800bc4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc4c:	ebaa 0303 	sub.w	r3, sl, r3
 800bc50:	eba3 0309 	sub.w	r3, r3, r9
 800bc54:	4543      	cmp	r3, r8
 800bc56:	f77f af79 	ble.w	800bb4c <_printf_float+0x23c>
 800bc5a:	2301      	movs	r3, #1
 800bc5c:	465a      	mov	r2, fp
 800bc5e:	4631      	mov	r1, r6
 800bc60:	4628      	mov	r0, r5
 800bc62:	47b8      	blx	r7
 800bc64:	3001      	adds	r0, #1
 800bc66:	f43f aeae 	beq.w	800b9c6 <_printf_float+0xb6>
 800bc6a:	f108 0801 	add.w	r8, r8, #1
 800bc6e:	e7ec      	b.n	800bc4a <_printf_float+0x33a>
 800bc70:	4642      	mov	r2, r8
 800bc72:	4631      	mov	r1, r6
 800bc74:	4628      	mov	r0, r5
 800bc76:	47b8      	blx	r7
 800bc78:	3001      	adds	r0, #1
 800bc7a:	d1c2      	bne.n	800bc02 <_printf_float+0x2f2>
 800bc7c:	e6a3      	b.n	800b9c6 <_printf_float+0xb6>
 800bc7e:	2301      	movs	r3, #1
 800bc80:	4631      	mov	r1, r6
 800bc82:	4628      	mov	r0, r5
 800bc84:	9206      	str	r2, [sp, #24]
 800bc86:	47b8      	blx	r7
 800bc88:	3001      	adds	r0, #1
 800bc8a:	f43f ae9c 	beq.w	800b9c6 <_printf_float+0xb6>
 800bc8e:	9a06      	ldr	r2, [sp, #24]
 800bc90:	f10b 0b01 	add.w	fp, fp, #1
 800bc94:	e7bb      	b.n	800bc0e <_printf_float+0x2fe>
 800bc96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc9a:	4631      	mov	r1, r6
 800bc9c:	4628      	mov	r0, r5
 800bc9e:	47b8      	blx	r7
 800bca0:	3001      	adds	r0, #1
 800bca2:	d1c0      	bne.n	800bc26 <_printf_float+0x316>
 800bca4:	e68f      	b.n	800b9c6 <_printf_float+0xb6>
 800bca6:	9a06      	ldr	r2, [sp, #24]
 800bca8:	464b      	mov	r3, r9
 800bcaa:	4442      	add	r2, r8
 800bcac:	4631      	mov	r1, r6
 800bcae:	4628      	mov	r0, r5
 800bcb0:	47b8      	blx	r7
 800bcb2:	3001      	adds	r0, #1
 800bcb4:	d1c3      	bne.n	800bc3e <_printf_float+0x32e>
 800bcb6:	e686      	b.n	800b9c6 <_printf_float+0xb6>
 800bcb8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bcbc:	f1ba 0f01 	cmp.w	sl, #1
 800bcc0:	dc01      	bgt.n	800bcc6 <_printf_float+0x3b6>
 800bcc2:	07db      	lsls	r3, r3, #31
 800bcc4:	d536      	bpl.n	800bd34 <_printf_float+0x424>
 800bcc6:	2301      	movs	r3, #1
 800bcc8:	4642      	mov	r2, r8
 800bcca:	4631      	mov	r1, r6
 800bccc:	4628      	mov	r0, r5
 800bcce:	47b8      	blx	r7
 800bcd0:	3001      	adds	r0, #1
 800bcd2:	f43f ae78 	beq.w	800b9c6 <_printf_float+0xb6>
 800bcd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcda:	4631      	mov	r1, r6
 800bcdc:	4628      	mov	r0, r5
 800bcde:	47b8      	blx	r7
 800bce0:	3001      	adds	r0, #1
 800bce2:	f43f ae70 	beq.w	800b9c6 <_printf_float+0xb6>
 800bce6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bcea:	2200      	movs	r2, #0
 800bcec:	2300      	movs	r3, #0
 800bcee:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bcf2:	f7f4 fef1 	bl	8000ad8 <__aeabi_dcmpeq>
 800bcf6:	b9c0      	cbnz	r0, 800bd2a <_printf_float+0x41a>
 800bcf8:	4653      	mov	r3, sl
 800bcfa:	f108 0201 	add.w	r2, r8, #1
 800bcfe:	4631      	mov	r1, r6
 800bd00:	4628      	mov	r0, r5
 800bd02:	47b8      	blx	r7
 800bd04:	3001      	adds	r0, #1
 800bd06:	d10c      	bne.n	800bd22 <_printf_float+0x412>
 800bd08:	e65d      	b.n	800b9c6 <_printf_float+0xb6>
 800bd0a:	2301      	movs	r3, #1
 800bd0c:	465a      	mov	r2, fp
 800bd0e:	4631      	mov	r1, r6
 800bd10:	4628      	mov	r0, r5
 800bd12:	47b8      	blx	r7
 800bd14:	3001      	adds	r0, #1
 800bd16:	f43f ae56 	beq.w	800b9c6 <_printf_float+0xb6>
 800bd1a:	f108 0801 	add.w	r8, r8, #1
 800bd1e:	45d0      	cmp	r8, sl
 800bd20:	dbf3      	blt.n	800bd0a <_printf_float+0x3fa>
 800bd22:	464b      	mov	r3, r9
 800bd24:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bd28:	e6df      	b.n	800baea <_printf_float+0x1da>
 800bd2a:	f04f 0800 	mov.w	r8, #0
 800bd2e:	f104 0b1a 	add.w	fp, r4, #26
 800bd32:	e7f4      	b.n	800bd1e <_printf_float+0x40e>
 800bd34:	2301      	movs	r3, #1
 800bd36:	4642      	mov	r2, r8
 800bd38:	e7e1      	b.n	800bcfe <_printf_float+0x3ee>
 800bd3a:	2301      	movs	r3, #1
 800bd3c:	464a      	mov	r2, r9
 800bd3e:	4631      	mov	r1, r6
 800bd40:	4628      	mov	r0, r5
 800bd42:	47b8      	blx	r7
 800bd44:	3001      	adds	r0, #1
 800bd46:	f43f ae3e 	beq.w	800b9c6 <_printf_float+0xb6>
 800bd4a:	f108 0801 	add.w	r8, r8, #1
 800bd4e:	68e3      	ldr	r3, [r4, #12]
 800bd50:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bd52:	1a5b      	subs	r3, r3, r1
 800bd54:	4543      	cmp	r3, r8
 800bd56:	dcf0      	bgt.n	800bd3a <_printf_float+0x42a>
 800bd58:	e6fc      	b.n	800bb54 <_printf_float+0x244>
 800bd5a:	f04f 0800 	mov.w	r8, #0
 800bd5e:	f104 0919 	add.w	r9, r4, #25
 800bd62:	e7f4      	b.n	800bd4e <_printf_float+0x43e>

0800bd64 <_printf_common>:
 800bd64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd68:	4616      	mov	r6, r2
 800bd6a:	4698      	mov	r8, r3
 800bd6c:	688a      	ldr	r2, [r1, #8]
 800bd6e:	690b      	ldr	r3, [r1, #16]
 800bd70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bd74:	4293      	cmp	r3, r2
 800bd76:	bfb8      	it	lt
 800bd78:	4613      	movlt	r3, r2
 800bd7a:	6033      	str	r3, [r6, #0]
 800bd7c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bd80:	4607      	mov	r7, r0
 800bd82:	460c      	mov	r4, r1
 800bd84:	b10a      	cbz	r2, 800bd8a <_printf_common+0x26>
 800bd86:	3301      	adds	r3, #1
 800bd88:	6033      	str	r3, [r6, #0]
 800bd8a:	6823      	ldr	r3, [r4, #0]
 800bd8c:	0699      	lsls	r1, r3, #26
 800bd8e:	bf42      	ittt	mi
 800bd90:	6833      	ldrmi	r3, [r6, #0]
 800bd92:	3302      	addmi	r3, #2
 800bd94:	6033      	strmi	r3, [r6, #0]
 800bd96:	6825      	ldr	r5, [r4, #0]
 800bd98:	f015 0506 	ands.w	r5, r5, #6
 800bd9c:	d106      	bne.n	800bdac <_printf_common+0x48>
 800bd9e:	f104 0a19 	add.w	sl, r4, #25
 800bda2:	68e3      	ldr	r3, [r4, #12]
 800bda4:	6832      	ldr	r2, [r6, #0]
 800bda6:	1a9b      	subs	r3, r3, r2
 800bda8:	42ab      	cmp	r3, r5
 800bdaa:	dc26      	bgt.n	800bdfa <_printf_common+0x96>
 800bdac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bdb0:	6822      	ldr	r2, [r4, #0]
 800bdb2:	3b00      	subs	r3, #0
 800bdb4:	bf18      	it	ne
 800bdb6:	2301      	movne	r3, #1
 800bdb8:	0692      	lsls	r2, r2, #26
 800bdba:	d42b      	bmi.n	800be14 <_printf_common+0xb0>
 800bdbc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bdc0:	4641      	mov	r1, r8
 800bdc2:	4638      	mov	r0, r7
 800bdc4:	47c8      	blx	r9
 800bdc6:	3001      	adds	r0, #1
 800bdc8:	d01e      	beq.n	800be08 <_printf_common+0xa4>
 800bdca:	6823      	ldr	r3, [r4, #0]
 800bdcc:	6922      	ldr	r2, [r4, #16]
 800bdce:	f003 0306 	and.w	r3, r3, #6
 800bdd2:	2b04      	cmp	r3, #4
 800bdd4:	bf02      	ittt	eq
 800bdd6:	68e5      	ldreq	r5, [r4, #12]
 800bdd8:	6833      	ldreq	r3, [r6, #0]
 800bdda:	1aed      	subeq	r5, r5, r3
 800bddc:	68a3      	ldr	r3, [r4, #8]
 800bdde:	bf0c      	ite	eq
 800bde0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bde4:	2500      	movne	r5, #0
 800bde6:	4293      	cmp	r3, r2
 800bde8:	bfc4      	itt	gt
 800bdea:	1a9b      	subgt	r3, r3, r2
 800bdec:	18ed      	addgt	r5, r5, r3
 800bdee:	2600      	movs	r6, #0
 800bdf0:	341a      	adds	r4, #26
 800bdf2:	42b5      	cmp	r5, r6
 800bdf4:	d11a      	bne.n	800be2c <_printf_common+0xc8>
 800bdf6:	2000      	movs	r0, #0
 800bdf8:	e008      	b.n	800be0c <_printf_common+0xa8>
 800bdfa:	2301      	movs	r3, #1
 800bdfc:	4652      	mov	r2, sl
 800bdfe:	4641      	mov	r1, r8
 800be00:	4638      	mov	r0, r7
 800be02:	47c8      	blx	r9
 800be04:	3001      	adds	r0, #1
 800be06:	d103      	bne.n	800be10 <_printf_common+0xac>
 800be08:	f04f 30ff 	mov.w	r0, #4294967295
 800be0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be10:	3501      	adds	r5, #1
 800be12:	e7c6      	b.n	800bda2 <_printf_common+0x3e>
 800be14:	18e1      	adds	r1, r4, r3
 800be16:	1c5a      	adds	r2, r3, #1
 800be18:	2030      	movs	r0, #48	@ 0x30
 800be1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800be1e:	4422      	add	r2, r4
 800be20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800be24:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800be28:	3302      	adds	r3, #2
 800be2a:	e7c7      	b.n	800bdbc <_printf_common+0x58>
 800be2c:	2301      	movs	r3, #1
 800be2e:	4622      	mov	r2, r4
 800be30:	4641      	mov	r1, r8
 800be32:	4638      	mov	r0, r7
 800be34:	47c8      	blx	r9
 800be36:	3001      	adds	r0, #1
 800be38:	d0e6      	beq.n	800be08 <_printf_common+0xa4>
 800be3a:	3601      	adds	r6, #1
 800be3c:	e7d9      	b.n	800bdf2 <_printf_common+0x8e>
	...

0800be40 <_printf_i>:
 800be40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800be44:	7e0f      	ldrb	r7, [r1, #24]
 800be46:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800be48:	2f78      	cmp	r7, #120	@ 0x78
 800be4a:	4691      	mov	r9, r2
 800be4c:	4680      	mov	r8, r0
 800be4e:	460c      	mov	r4, r1
 800be50:	469a      	mov	sl, r3
 800be52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800be56:	d807      	bhi.n	800be68 <_printf_i+0x28>
 800be58:	2f62      	cmp	r7, #98	@ 0x62
 800be5a:	d80a      	bhi.n	800be72 <_printf_i+0x32>
 800be5c:	2f00      	cmp	r7, #0
 800be5e:	f000 80d1 	beq.w	800c004 <_printf_i+0x1c4>
 800be62:	2f58      	cmp	r7, #88	@ 0x58
 800be64:	f000 80b8 	beq.w	800bfd8 <_printf_i+0x198>
 800be68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800be6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800be70:	e03a      	b.n	800bee8 <_printf_i+0xa8>
 800be72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800be76:	2b15      	cmp	r3, #21
 800be78:	d8f6      	bhi.n	800be68 <_printf_i+0x28>
 800be7a:	a101      	add	r1, pc, #4	@ (adr r1, 800be80 <_printf_i+0x40>)
 800be7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800be80:	0800bed9 	.word	0x0800bed9
 800be84:	0800beed 	.word	0x0800beed
 800be88:	0800be69 	.word	0x0800be69
 800be8c:	0800be69 	.word	0x0800be69
 800be90:	0800be69 	.word	0x0800be69
 800be94:	0800be69 	.word	0x0800be69
 800be98:	0800beed 	.word	0x0800beed
 800be9c:	0800be69 	.word	0x0800be69
 800bea0:	0800be69 	.word	0x0800be69
 800bea4:	0800be69 	.word	0x0800be69
 800bea8:	0800be69 	.word	0x0800be69
 800beac:	0800bfeb 	.word	0x0800bfeb
 800beb0:	0800bf17 	.word	0x0800bf17
 800beb4:	0800bfa5 	.word	0x0800bfa5
 800beb8:	0800be69 	.word	0x0800be69
 800bebc:	0800be69 	.word	0x0800be69
 800bec0:	0800c00d 	.word	0x0800c00d
 800bec4:	0800be69 	.word	0x0800be69
 800bec8:	0800bf17 	.word	0x0800bf17
 800becc:	0800be69 	.word	0x0800be69
 800bed0:	0800be69 	.word	0x0800be69
 800bed4:	0800bfad 	.word	0x0800bfad
 800bed8:	6833      	ldr	r3, [r6, #0]
 800beda:	1d1a      	adds	r2, r3, #4
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	6032      	str	r2, [r6, #0]
 800bee0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bee4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bee8:	2301      	movs	r3, #1
 800beea:	e09c      	b.n	800c026 <_printf_i+0x1e6>
 800beec:	6833      	ldr	r3, [r6, #0]
 800beee:	6820      	ldr	r0, [r4, #0]
 800bef0:	1d19      	adds	r1, r3, #4
 800bef2:	6031      	str	r1, [r6, #0]
 800bef4:	0606      	lsls	r6, r0, #24
 800bef6:	d501      	bpl.n	800befc <_printf_i+0xbc>
 800bef8:	681d      	ldr	r5, [r3, #0]
 800befa:	e003      	b.n	800bf04 <_printf_i+0xc4>
 800befc:	0645      	lsls	r5, r0, #25
 800befe:	d5fb      	bpl.n	800bef8 <_printf_i+0xb8>
 800bf00:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bf04:	2d00      	cmp	r5, #0
 800bf06:	da03      	bge.n	800bf10 <_printf_i+0xd0>
 800bf08:	232d      	movs	r3, #45	@ 0x2d
 800bf0a:	426d      	negs	r5, r5
 800bf0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bf10:	4858      	ldr	r0, [pc, #352]	@ (800c074 <_printf_i+0x234>)
 800bf12:	230a      	movs	r3, #10
 800bf14:	e011      	b.n	800bf3a <_printf_i+0xfa>
 800bf16:	6821      	ldr	r1, [r4, #0]
 800bf18:	6833      	ldr	r3, [r6, #0]
 800bf1a:	0608      	lsls	r0, r1, #24
 800bf1c:	f853 5b04 	ldr.w	r5, [r3], #4
 800bf20:	d402      	bmi.n	800bf28 <_printf_i+0xe8>
 800bf22:	0649      	lsls	r1, r1, #25
 800bf24:	bf48      	it	mi
 800bf26:	b2ad      	uxthmi	r5, r5
 800bf28:	2f6f      	cmp	r7, #111	@ 0x6f
 800bf2a:	4852      	ldr	r0, [pc, #328]	@ (800c074 <_printf_i+0x234>)
 800bf2c:	6033      	str	r3, [r6, #0]
 800bf2e:	bf14      	ite	ne
 800bf30:	230a      	movne	r3, #10
 800bf32:	2308      	moveq	r3, #8
 800bf34:	2100      	movs	r1, #0
 800bf36:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bf3a:	6866      	ldr	r6, [r4, #4]
 800bf3c:	60a6      	str	r6, [r4, #8]
 800bf3e:	2e00      	cmp	r6, #0
 800bf40:	db05      	blt.n	800bf4e <_printf_i+0x10e>
 800bf42:	6821      	ldr	r1, [r4, #0]
 800bf44:	432e      	orrs	r6, r5
 800bf46:	f021 0104 	bic.w	r1, r1, #4
 800bf4a:	6021      	str	r1, [r4, #0]
 800bf4c:	d04b      	beq.n	800bfe6 <_printf_i+0x1a6>
 800bf4e:	4616      	mov	r6, r2
 800bf50:	fbb5 f1f3 	udiv	r1, r5, r3
 800bf54:	fb03 5711 	mls	r7, r3, r1, r5
 800bf58:	5dc7      	ldrb	r7, [r0, r7]
 800bf5a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bf5e:	462f      	mov	r7, r5
 800bf60:	42bb      	cmp	r3, r7
 800bf62:	460d      	mov	r5, r1
 800bf64:	d9f4      	bls.n	800bf50 <_printf_i+0x110>
 800bf66:	2b08      	cmp	r3, #8
 800bf68:	d10b      	bne.n	800bf82 <_printf_i+0x142>
 800bf6a:	6823      	ldr	r3, [r4, #0]
 800bf6c:	07df      	lsls	r7, r3, #31
 800bf6e:	d508      	bpl.n	800bf82 <_printf_i+0x142>
 800bf70:	6923      	ldr	r3, [r4, #16]
 800bf72:	6861      	ldr	r1, [r4, #4]
 800bf74:	4299      	cmp	r1, r3
 800bf76:	bfde      	ittt	le
 800bf78:	2330      	movle	r3, #48	@ 0x30
 800bf7a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bf7e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bf82:	1b92      	subs	r2, r2, r6
 800bf84:	6122      	str	r2, [r4, #16]
 800bf86:	f8cd a000 	str.w	sl, [sp]
 800bf8a:	464b      	mov	r3, r9
 800bf8c:	aa03      	add	r2, sp, #12
 800bf8e:	4621      	mov	r1, r4
 800bf90:	4640      	mov	r0, r8
 800bf92:	f7ff fee7 	bl	800bd64 <_printf_common>
 800bf96:	3001      	adds	r0, #1
 800bf98:	d14a      	bne.n	800c030 <_printf_i+0x1f0>
 800bf9a:	f04f 30ff 	mov.w	r0, #4294967295
 800bf9e:	b004      	add	sp, #16
 800bfa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfa4:	6823      	ldr	r3, [r4, #0]
 800bfa6:	f043 0320 	orr.w	r3, r3, #32
 800bfaa:	6023      	str	r3, [r4, #0]
 800bfac:	4832      	ldr	r0, [pc, #200]	@ (800c078 <_printf_i+0x238>)
 800bfae:	2778      	movs	r7, #120	@ 0x78
 800bfb0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bfb4:	6823      	ldr	r3, [r4, #0]
 800bfb6:	6831      	ldr	r1, [r6, #0]
 800bfb8:	061f      	lsls	r7, r3, #24
 800bfba:	f851 5b04 	ldr.w	r5, [r1], #4
 800bfbe:	d402      	bmi.n	800bfc6 <_printf_i+0x186>
 800bfc0:	065f      	lsls	r7, r3, #25
 800bfc2:	bf48      	it	mi
 800bfc4:	b2ad      	uxthmi	r5, r5
 800bfc6:	6031      	str	r1, [r6, #0]
 800bfc8:	07d9      	lsls	r1, r3, #31
 800bfca:	bf44      	itt	mi
 800bfcc:	f043 0320 	orrmi.w	r3, r3, #32
 800bfd0:	6023      	strmi	r3, [r4, #0]
 800bfd2:	b11d      	cbz	r5, 800bfdc <_printf_i+0x19c>
 800bfd4:	2310      	movs	r3, #16
 800bfd6:	e7ad      	b.n	800bf34 <_printf_i+0xf4>
 800bfd8:	4826      	ldr	r0, [pc, #152]	@ (800c074 <_printf_i+0x234>)
 800bfda:	e7e9      	b.n	800bfb0 <_printf_i+0x170>
 800bfdc:	6823      	ldr	r3, [r4, #0]
 800bfde:	f023 0320 	bic.w	r3, r3, #32
 800bfe2:	6023      	str	r3, [r4, #0]
 800bfe4:	e7f6      	b.n	800bfd4 <_printf_i+0x194>
 800bfe6:	4616      	mov	r6, r2
 800bfe8:	e7bd      	b.n	800bf66 <_printf_i+0x126>
 800bfea:	6833      	ldr	r3, [r6, #0]
 800bfec:	6825      	ldr	r5, [r4, #0]
 800bfee:	6961      	ldr	r1, [r4, #20]
 800bff0:	1d18      	adds	r0, r3, #4
 800bff2:	6030      	str	r0, [r6, #0]
 800bff4:	062e      	lsls	r6, r5, #24
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	d501      	bpl.n	800bffe <_printf_i+0x1be>
 800bffa:	6019      	str	r1, [r3, #0]
 800bffc:	e002      	b.n	800c004 <_printf_i+0x1c4>
 800bffe:	0668      	lsls	r0, r5, #25
 800c000:	d5fb      	bpl.n	800bffa <_printf_i+0x1ba>
 800c002:	8019      	strh	r1, [r3, #0]
 800c004:	2300      	movs	r3, #0
 800c006:	6123      	str	r3, [r4, #16]
 800c008:	4616      	mov	r6, r2
 800c00a:	e7bc      	b.n	800bf86 <_printf_i+0x146>
 800c00c:	6833      	ldr	r3, [r6, #0]
 800c00e:	1d1a      	adds	r2, r3, #4
 800c010:	6032      	str	r2, [r6, #0]
 800c012:	681e      	ldr	r6, [r3, #0]
 800c014:	6862      	ldr	r2, [r4, #4]
 800c016:	2100      	movs	r1, #0
 800c018:	4630      	mov	r0, r6
 800c01a:	f7f4 f8e1 	bl	80001e0 <memchr>
 800c01e:	b108      	cbz	r0, 800c024 <_printf_i+0x1e4>
 800c020:	1b80      	subs	r0, r0, r6
 800c022:	6060      	str	r0, [r4, #4]
 800c024:	6863      	ldr	r3, [r4, #4]
 800c026:	6123      	str	r3, [r4, #16]
 800c028:	2300      	movs	r3, #0
 800c02a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c02e:	e7aa      	b.n	800bf86 <_printf_i+0x146>
 800c030:	6923      	ldr	r3, [r4, #16]
 800c032:	4632      	mov	r2, r6
 800c034:	4649      	mov	r1, r9
 800c036:	4640      	mov	r0, r8
 800c038:	47d0      	blx	sl
 800c03a:	3001      	adds	r0, #1
 800c03c:	d0ad      	beq.n	800bf9a <_printf_i+0x15a>
 800c03e:	6823      	ldr	r3, [r4, #0]
 800c040:	079b      	lsls	r3, r3, #30
 800c042:	d413      	bmi.n	800c06c <_printf_i+0x22c>
 800c044:	68e0      	ldr	r0, [r4, #12]
 800c046:	9b03      	ldr	r3, [sp, #12]
 800c048:	4298      	cmp	r0, r3
 800c04a:	bfb8      	it	lt
 800c04c:	4618      	movlt	r0, r3
 800c04e:	e7a6      	b.n	800bf9e <_printf_i+0x15e>
 800c050:	2301      	movs	r3, #1
 800c052:	4632      	mov	r2, r6
 800c054:	4649      	mov	r1, r9
 800c056:	4640      	mov	r0, r8
 800c058:	47d0      	blx	sl
 800c05a:	3001      	adds	r0, #1
 800c05c:	d09d      	beq.n	800bf9a <_printf_i+0x15a>
 800c05e:	3501      	adds	r5, #1
 800c060:	68e3      	ldr	r3, [r4, #12]
 800c062:	9903      	ldr	r1, [sp, #12]
 800c064:	1a5b      	subs	r3, r3, r1
 800c066:	42ab      	cmp	r3, r5
 800c068:	dcf2      	bgt.n	800c050 <_printf_i+0x210>
 800c06a:	e7eb      	b.n	800c044 <_printf_i+0x204>
 800c06c:	2500      	movs	r5, #0
 800c06e:	f104 0619 	add.w	r6, r4, #25
 800c072:	e7f5      	b.n	800c060 <_printf_i+0x220>
 800c074:	0800ff32 	.word	0x0800ff32
 800c078:	0800ff43 	.word	0x0800ff43

0800c07c <_scanf_float>:
 800c07c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c080:	b087      	sub	sp, #28
 800c082:	4691      	mov	r9, r2
 800c084:	9303      	str	r3, [sp, #12]
 800c086:	688b      	ldr	r3, [r1, #8]
 800c088:	1e5a      	subs	r2, r3, #1
 800c08a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c08e:	bf81      	itttt	hi
 800c090:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c094:	eb03 0b05 	addhi.w	fp, r3, r5
 800c098:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c09c:	608b      	strhi	r3, [r1, #8]
 800c09e:	680b      	ldr	r3, [r1, #0]
 800c0a0:	460a      	mov	r2, r1
 800c0a2:	f04f 0500 	mov.w	r5, #0
 800c0a6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800c0aa:	f842 3b1c 	str.w	r3, [r2], #28
 800c0ae:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c0b2:	4680      	mov	r8, r0
 800c0b4:	460c      	mov	r4, r1
 800c0b6:	bf98      	it	ls
 800c0b8:	f04f 0b00 	movls.w	fp, #0
 800c0bc:	9201      	str	r2, [sp, #4]
 800c0be:	4616      	mov	r6, r2
 800c0c0:	46aa      	mov	sl, r5
 800c0c2:	462f      	mov	r7, r5
 800c0c4:	9502      	str	r5, [sp, #8]
 800c0c6:	68a2      	ldr	r2, [r4, #8]
 800c0c8:	b15a      	cbz	r2, 800c0e2 <_scanf_float+0x66>
 800c0ca:	f8d9 3000 	ldr.w	r3, [r9]
 800c0ce:	781b      	ldrb	r3, [r3, #0]
 800c0d0:	2b4e      	cmp	r3, #78	@ 0x4e
 800c0d2:	d863      	bhi.n	800c19c <_scanf_float+0x120>
 800c0d4:	2b40      	cmp	r3, #64	@ 0x40
 800c0d6:	d83b      	bhi.n	800c150 <_scanf_float+0xd4>
 800c0d8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800c0dc:	b2c8      	uxtb	r0, r1
 800c0de:	280e      	cmp	r0, #14
 800c0e0:	d939      	bls.n	800c156 <_scanf_float+0xda>
 800c0e2:	b11f      	cbz	r7, 800c0ec <_scanf_float+0x70>
 800c0e4:	6823      	ldr	r3, [r4, #0]
 800c0e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c0ea:	6023      	str	r3, [r4, #0]
 800c0ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c0f0:	f1ba 0f01 	cmp.w	sl, #1
 800c0f4:	f200 8114 	bhi.w	800c320 <_scanf_float+0x2a4>
 800c0f8:	9b01      	ldr	r3, [sp, #4]
 800c0fa:	429e      	cmp	r6, r3
 800c0fc:	f200 8105 	bhi.w	800c30a <_scanf_float+0x28e>
 800c100:	2001      	movs	r0, #1
 800c102:	b007      	add	sp, #28
 800c104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c108:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800c10c:	2a0d      	cmp	r2, #13
 800c10e:	d8e8      	bhi.n	800c0e2 <_scanf_float+0x66>
 800c110:	a101      	add	r1, pc, #4	@ (adr r1, 800c118 <_scanf_float+0x9c>)
 800c112:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c116:	bf00      	nop
 800c118:	0800c261 	.word	0x0800c261
 800c11c:	0800c0e3 	.word	0x0800c0e3
 800c120:	0800c0e3 	.word	0x0800c0e3
 800c124:	0800c0e3 	.word	0x0800c0e3
 800c128:	0800c2bd 	.word	0x0800c2bd
 800c12c:	0800c297 	.word	0x0800c297
 800c130:	0800c0e3 	.word	0x0800c0e3
 800c134:	0800c0e3 	.word	0x0800c0e3
 800c138:	0800c26f 	.word	0x0800c26f
 800c13c:	0800c0e3 	.word	0x0800c0e3
 800c140:	0800c0e3 	.word	0x0800c0e3
 800c144:	0800c0e3 	.word	0x0800c0e3
 800c148:	0800c0e3 	.word	0x0800c0e3
 800c14c:	0800c22b 	.word	0x0800c22b
 800c150:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800c154:	e7da      	b.n	800c10c <_scanf_float+0x90>
 800c156:	290e      	cmp	r1, #14
 800c158:	d8c3      	bhi.n	800c0e2 <_scanf_float+0x66>
 800c15a:	a001      	add	r0, pc, #4	@ (adr r0, 800c160 <_scanf_float+0xe4>)
 800c15c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c160:	0800c21b 	.word	0x0800c21b
 800c164:	0800c0e3 	.word	0x0800c0e3
 800c168:	0800c21b 	.word	0x0800c21b
 800c16c:	0800c2ab 	.word	0x0800c2ab
 800c170:	0800c0e3 	.word	0x0800c0e3
 800c174:	0800c1bd 	.word	0x0800c1bd
 800c178:	0800c201 	.word	0x0800c201
 800c17c:	0800c201 	.word	0x0800c201
 800c180:	0800c201 	.word	0x0800c201
 800c184:	0800c201 	.word	0x0800c201
 800c188:	0800c201 	.word	0x0800c201
 800c18c:	0800c201 	.word	0x0800c201
 800c190:	0800c201 	.word	0x0800c201
 800c194:	0800c201 	.word	0x0800c201
 800c198:	0800c201 	.word	0x0800c201
 800c19c:	2b6e      	cmp	r3, #110	@ 0x6e
 800c19e:	d809      	bhi.n	800c1b4 <_scanf_float+0x138>
 800c1a0:	2b60      	cmp	r3, #96	@ 0x60
 800c1a2:	d8b1      	bhi.n	800c108 <_scanf_float+0x8c>
 800c1a4:	2b54      	cmp	r3, #84	@ 0x54
 800c1a6:	d07b      	beq.n	800c2a0 <_scanf_float+0x224>
 800c1a8:	2b59      	cmp	r3, #89	@ 0x59
 800c1aa:	d19a      	bne.n	800c0e2 <_scanf_float+0x66>
 800c1ac:	2d07      	cmp	r5, #7
 800c1ae:	d198      	bne.n	800c0e2 <_scanf_float+0x66>
 800c1b0:	2508      	movs	r5, #8
 800c1b2:	e02f      	b.n	800c214 <_scanf_float+0x198>
 800c1b4:	2b74      	cmp	r3, #116	@ 0x74
 800c1b6:	d073      	beq.n	800c2a0 <_scanf_float+0x224>
 800c1b8:	2b79      	cmp	r3, #121	@ 0x79
 800c1ba:	e7f6      	b.n	800c1aa <_scanf_float+0x12e>
 800c1bc:	6821      	ldr	r1, [r4, #0]
 800c1be:	05c8      	lsls	r0, r1, #23
 800c1c0:	d51e      	bpl.n	800c200 <_scanf_float+0x184>
 800c1c2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800c1c6:	6021      	str	r1, [r4, #0]
 800c1c8:	3701      	adds	r7, #1
 800c1ca:	f1bb 0f00 	cmp.w	fp, #0
 800c1ce:	d003      	beq.n	800c1d8 <_scanf_float+0x15c>
 800c1d0:	3201      	adds	r2, #1
 800c1d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c1d6:	60a2      	str	r2, [r4, #8]
 800c1d8:	68a3      	ldr	r3, [r4, #8]
 800c1da:	3b01      	subs	r3, #1
 800c1dc:	60a3      	str	r3, [r4, #8]
 800c1de:	6923      	ldr	r3, [r4, #16]
 800c1e0:	3301      	adds	r3, #1
 800c1e2:	6123      	str	r3, [r4, #16]
 800c1e4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800c1e8:	3b01      	subs	r3, #1
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	f8c9 3004 	str.w	r3, [r9, #4]
 800c1f0:	f340 8082 	ble.w	800c2f8 <_scanf_float+0x27c>
 800c1f4:	f8d9 3000 	ldr.w	r3, [r9]
 800c1f8:	3301      	adds	r3, #1
 800c1fa:	f8c9 3000 	str.w	r3, [r9]
 800c1fe:	e762      	b.n	800c0c6 <_scanf_float+0x4a>
 800c200:	eb1a 0105 	adds.w	r1, sl, r5
 800c204:	f47f af6d 	bne.w	800c0e2 <_scanf_float+0x66>
 800c208:	6822      	ldr	r2, [r4, #0]
 800c20a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800c20e:	6022      	str	r2, [r4, #0]
 800c210:	460d      	mov	r5, r1
 800c212:	468a      	mov	sl, r1
 800c214:	f806 3b01 	strb.w	r3, [r6], #1
 800c218:	e7de      	b.n	800c1d8 <_scanf_float+0x15c>
 800c21a:	6822      	ldr	r2, [r4, #0]
 800c21c:	0610      	lsls	r0, r2, #24
 800c21e:	f57f af60 	bpl.w	800c0e2 <_scanf_float+0x66>
 800c222:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c226:	6022      	str	r2, [r4, #0]
 800c228:	e7f4      	b.n	800c214 <_scanf_float+0x198>
 800c22a:	f1ba 0f00 	cmp.w	sl, #0
 800c22e:	d10c      	bne.n	800c24a <_scanf_float+0x1ce>
 800c230:	b977      	cbnz	r7, 800c250 <_scanf_float+0x1d4>
 800c232:	6822      	ldr	r2, [r4, #0]
 800c234:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c238:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c23c:	d108      	bne.n	800c250 <_scanf_float+0x1d4>
 800c23e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c242:	6022      	str	r2, [r4, #0]
 800c244:	f04f 0a01 	mov.w	sl, #1
 800c248:	e7e4      	b.n	800c214 <_scanf_float+0x198>
 800c24a:	f1ba 0f02 	cmp.w	sl, #2
 800c24e:	d050      	beq.n	800c2f2 <_scanf_float+0x276>
 800c250:	2d01      	cmp	r5, #1
 800c252:	d002      	beq.n	800c25a <_scanf_float+0x1de>
 800c254:	2d04      	cmp	r5, #4
 800c256:	f47f af44 	bne.w	800c0e2 <_scanf_float+0x66>
 800c25a:	3501      	adds	r5, #1
 800c25c:	b2ed      	uxtb	r5, r5
 800c25e:	e7d9      	b.n	800c214 <_scanf_float+0x198>
 800c260:	f1ba 0f01 	cmp.w	sl, #1
 800c264:	f47f af3d 	bne.w	800c0e2 <_scanf_float+0x66>
 800c268:	f04f 0a02 	mov.w	sl, #2
 800c26c:	e7d2      	b.n	800c214 <_scanf_float+0x198>
 800c26e:	b975      	cbnz	r5, 800c28e <_scanf_float+0x212>
 800c270:	2f00      	cmp	r7, #0
 800c272:	f47f af37 	bne.w	800c0e4 <_scanf_float+0x68>
 800c276:	6822      	ldr	r2, [r4, #0]
 800c278:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c27c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c280:	f040 8103 	bne.w	800c48a <_scanf_float+0x40e>
 800c284:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c288:	6022      	str	r2, [r4, #0]
 800c28a:	2501      	movs	r5, #1
 800c28c:	e7c2      	b.n	800c214 <_scanf_float+0x198>
 800c28e:	2d03      	cmp	r5, #3
 800c290:	d0e3      	beq.n	800c25a <_scanf_float+0x1de>
 800c292:	2d05      	cmp	r5, #5
 800c294:	e7df      	b.n	800c256 <_scanf_float+0x1da>
 800c296:	2d02      	cmp	r5, #2
 800c298:	f47f af23 	bne.w	800c0e2 <_scanf_float+0x66>
 800c29c:	2503      	movs	r5, #3
 800c29e:	e7b9      	b.n	800c214 <_scanf_float+0x198>
 800c2a0:	2d06      	cmp	r5, #6
 800c2a2:	f47f af1e 	bne.w	800c0e2 <_scanf_float+0x66>
 800c2a6:	2507      	movs	r5, #7
 800c2a8:	e7b4      	b.n	800c214 <_scanf_float+0x198>
 800c2aa:	6822      	ldr	r2, [r4, #0]
 800c2ac:	0591      	lsls	r1, r2, #22
 800c2ae:	f57f af18 	bpl.w	800c0e2 <_scanf_float+0x66>
 800c2b2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800c2b6:	6022      	str	r2, [r4, #0]
 800c2b8:	9702      	str	r7, [sp, #8]
 800c2ba:	e7ab      	b.n	800c214 <_scanf_float+0x198>
 800c2bc:	6822      	ldr	r2, [r4, #0]
 800c2be:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800c2c2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800c2c6:	d005      	beq.n	800c2d4 <_scanf_float+0x258>
 800c2c8:	0550      	lsls	r0, r2, #21
 800c2ca:	f57f af0a 	bpl.w	800c0e2 <_scanf_float+0x66>
 800c2ce:	2f00      	cmp	r7, #0
 800c2d0:	f000 80db 	beq.w	800c48a <_scanf_float+0x40e>
 800c2d4:	0591      	lsls	r1, r2, #22
 800c2d6:	bf58      	it	pl
 800c2d8:	9902      	ldrpl	r1, [sp, #8]
 800c2da:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c2de:	bf58      	it	pl
 800c2e0:	1a79      	subpl	r1, r7, r1
 800c2e2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800c2e6:	bf58      	it	pl
 800c2e8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c2ec:	6022      	str	r2, [r4, #0]
 800c2ee:	2700      	movs	r7, #0
 800c2f0:	e790      	b.n	800c214 <_scanf_float+0x198>
 800c2f2:	f04f 0a03 	mov.w	sl, #3
 800c2f6:	e78d      	b.n	800c214 <_scanf_float+0x198>
 800c2f8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c2fc:	4649      	mov	r1, r9
 800c2fe:	4640      	mov	r0, r8
 800c300:	4798      	blx	r3
 800c302:	2800      	cmp	r0, #0
 800c304:	f43f aedf 	beq.w	800c0c6 <_scanf_float+0x4a>
 800c308:	e6eb      	b.n	800c0e2 <_scanf_float+0x66>
 800c30a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c30e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c312:	464a      	mov	r2, r9
 800c314:	4640      	mov	r0, r8
 800c316:	4798      	blx	r3
 800c318:	6923      	ldr	r3, [r4, #16]
 800c31a:	3b01      	subs	r3, #1
 800c31c:	6123      	str	r3, [r4, #16]
 800c31e:	e6eb      	b.n	800c0f8 <_scanf_float+0x7c>
 800c320:	1e6b      	subs	r3, r5, #1
 800c322:	2b06      	cmp	r3, #6
 800c324:	d824      	bhi.n	800c370 <_scanf_float+0x2f4>
 800c326:	2d02      	cmp	r5, #2
 800c328:	d836      	bhi.n	800c398 <_scanf_float+0x31c>
 800c32a:	9b01      	ldr	r3, [sp, #4]
 800c32c:	429e      	cmp	r6, r3
 800c32e:	f67f aee7 	bls.w	800c100 <_scanf_float+0x84>
 800c332:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c336:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c33a:	464a      	mov	r2, r9
 800c33c:	4640      	mov	r0, r8
 800c33e:	4798      	blx	r3
 800c340:	6923      	ldr	r3, [r4, #16]
 800c342:	3b01      	subs	r3, #1
 800c344:	6123      	str	r3, [r4, #16]
 800c346:	e7f0      	b.n	800c32a <_scanf_float+0x2ae>
 800c348:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c34c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800c350:	464a      	mov	r2, r9
 800c352:	4640      	mov	r0, r8
 800c354:	4798      	blx	r3
 800c356:	6923      	ldr	r3, [r4, #16]
 800c358:	3b01      	subs	r3, #1
 800c35a:	6123      	str	r3, [r4, #16]
 800c35c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c360:	fa5f fa8a 	uxtb.w	sl, sl
 800c364:	f1ba 0f02 	cmp.w	sl, #2
 800c368:	d1ee      	bne.n	800c348 <_scanf_float+0x2cc>
 800c36a:	3d03      	subs	r5, #3
 800c36c:	b2ed      	uxtb	r5, r5
 800c36e:	1b76      	subs	r6, r6, r5
 800c370:	6823      	ldr	r3, [r4, #0]
 800c372:	05da      	lsls	r2, r3, #23
 800c374:	d530      	bpl.n	800c3d8 <_scanf_float+0x35c>
 800c376:	055b      	lsls	r3, r3, #21
 800c378:	d511      	bpl.n	800c39e <_scanf_float+0x322>
 800c37a:	9b01      	ldr	r3, [sp, #4]
 800c37c:	429e      	cmp	r6, r3
 800c37e:	f67f aebf 	bls.w	800c100 <_scanf_float+0x84>
 800c382:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c386:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c38a:	464a      	mov	r2, r9
 800c38c:	4640      	mov	r0, r8
 800c38e:	4798      	blx	r3
 800c390:	6923      	ldr	r3, [r4, #16]
 800c392:	3b01      	subs	r3, #1
 800c394:	6123      	str	r3, [r4, #16]
 800c396:	e7f0      	b.n	800c37a <_scanf_float+0x2fe>
 800c398:	46aa      	mov	sl, r5
 800c39a:	46b3      	mov	fp, r6
 800c39c:	e7de      	b.n	800c35c <_scanf_float+0x2e0>
 800c39e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c3a2:	6923      	ldr	r3, [r4, #16]
 800c3a4:	2965      	cmp	r1, #101	@ 0x65
 800c3a6:	f103 33ff 	add.w	r3, r3, #4294967295
 800c3aa:	f106 35ff 	add.w	r5, r6, #4294967295
 800c3ae:	6123      	str	r3, [r4, #16]
 800c3b0:	d00c      	beq.n	800c3cc <_scanf_float+0x350>
 800c3b2:	2945      	cmp	r1, #69	@ 0x45
 800c3b4:	d00a      	beq.n	800c3cc <_scanf_float+0x350>
 800c3b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c3ba:	464a      	mov	r2, r9
 800c3bc:	4640      	mov	r0, r8
 800c3be:	4798      	blx	r3
 800c3c0:	6923      	ldr	r3, [r4, #16]
 800c3c2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c3c6:	3b01      	subs	r3, #1
 800c3c8:	1eb5      	subs	r5, r6, #2
 800c3ca:	6123      	str	r3, [r4, #16]
 800c3cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c3d0:	464a      	mov	r2, r9
 800c3d2:	4640      	mov	r0, r8
 800c3d4:	4798      	blx	r3
 800c3d6:	462e      	mov	r6, r5
 800c3d8:	6822      	ldr	r2, [r4, #0]
 800c3da:	f012 0210 	ands.w	r2, r2, #16
 800c3de:	d001      	beq.n	800c3e4 <_scanf_float+0x368>
 800c3e0:	2000      	movs	r0, #0
 800c3e2:	e68e      	b.n	800c102 <_scanf_float+0x86>
 800c3e4:	7032      	strb	r2, [r6, #0]
 800c3e6:	6823      	ldr	r3, [r4, #0]
 800c3e8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c3ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c3f0:	d125      	bne.n	800c43e <_scanf_float+0x3c2>
 800c3f2:	9b02      	ldr	r3, [sp, #8]
 800c3f4:	429f      	cmp	r7, r3
 800c3f6:	d00a      	beq.n	800c40e <_scanf_float+0x392>
 800c3f8:	1bda      	subs	r2, r3, r7
 800c3fa:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800c3fe:	429e      	cmp	r6, r3
 800c400:	bf28      	it	cs
 800c402:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800c406:	4922      	ldr	r1, [pc, #136]	@ (800c490 <_scanf_float+0x414>)
 800c408:	4630      	mov	r0, r6
 800c40a:	f000 f907 	bl	800c61c <siprintf>
 800c40e:	9901      	ldr	r1, [sp, #4]
 800c410:	2200      	movs	r2, #0
 800c412:	4640      	mov	r0, r8
 800c414:	f002 fbf4 	bl	800ec00 <_strtod_r>
 800c418:	9b03      	ldr	r3, [sp, #12]
 800c41a:	6821      	ldr	r1, [r4, #0]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	f011 0f02 	tst.w	r1, #2
 800c422:	ec57 6b10 	vmov	r6, r7, d0
 800c426:	f103 0204 	add.w	r2, r3, #4
 800c42a:	d015      	beq.n	800c458 <_scanf_float+0x3dc>
 800c42c:	9903      	ldr	r1, [sp, #12]
 800c42e:	600a      	str	r2, [r1, #0]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	e9c3 6700 	strd	r6, r7, [r3]
 800c436:	68e3      	ldr	r3, [r4, #12]
 800c438:	3301      	adds	r3, #1
 800c43a:	60e3      	str	r3, [r4, #12]
 800c43c:	e7d0      	b.n	800c3e0 <_scanf_float+0x364>
 800c43e:	9b04      	ldr	r3, [sp, #16]
 800c440:	2b00      	cmp	r3, #0
 800c442:	d0e4      	beq.n	800c40e <_scanf_float+0x392>
 800c444:	9905      	ldr	r1, [sp, #20]
 800c446:	230a      	movs	r3, #10
 800c448:	3101      	adds	r1, #1
 800c44a:	4640      	mov	r0, r8
 800c44c:	f002 fc58 	bl	800ed00 <_strtol_r>
 800c450:	9b04      	ldr	r3, [sp, #16]
 800c452:	9e05      	ldr	r6, [sp, #20]
 800c454:	1ac2      	subs	r2, r0, r3
 800c456:	e7d0      	b.n	800c3fa <_scanf_float+0x37e>
 800c458:	f011 0f04 	tst.w	r1, #4
 800c45c:	9903      	ldr	r1, [sp, #12]
 800c45e:	600a      	str	r2, [r1, #0]
 800c460:	d1e6      	bne.n	800c430 <_scanf_float+0x3b4>
 800c462:	681d      	ldr	r5, [r3, #0]
 800c464:	4632      	mov	r2, r6
 800c466:	463b      	mov	r3, r7
 800c468:	4630      	mov	r0, r6
 800c46a:	4639      	mov	r1, r7
 800c46c:	f7f4 fb66 	bl	8000b3c <__aeabi_dcmpun>
 800c470:	b128      	cbz	r0, 800c47e <_scanf_float+0x402>
 800c472:	4808      	ldr	r0, [pc, #32]	@ (800c494 <_scanf_float+0x418>)
 800c474:	f000 f9b8 	bl	800c7e8 <nanf>
 800c478:	ed85 0a00 	vstr	s0, [r5]
 800c47c:	e7db      	b.n	800c436 <_scanf_float+0x3ba>
 800c47e:	4630      	mov	r0, r6
 800c480:	4639      	mov	r1, r7
 800c482:	f7f4 fbb9 	bl	8000bf8 <__aeabi_d2f>
 800c486:	6028      	str	r0, [r5, #0]
 800c488:	e7d5      	b.n	800c436 <_scanf_float+0x3ba>
 800c48a:	2700      	movs	r7, #0
 800c48c:	e62e      	b.n	800c0ec <_scanf_float+0x70>
 800c48e:	bf00      	nop
 800c490:	0800ff54 	.word	0x0800ff54
 800c494:	08010095 	.word	0x08010095

0800c498 <std>:
 800c498:	2300      	movs	r3, #0
 800c49a:	b510      	push	{r4, lr}
 800c49c:	4604      	mov	r4, r0
 800c49e:	e9c0 3300 	strd	r3, r3, [r0]
 800c4a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c4a6:	6083      	str	r3, [r0, #8]
 800c4a8:	8181      	strh	r1, [r0, #12]
 800c4aa:	6643      	str	r3, [r0, #100]	@ 0x64
 800c4ac:	81c2      	strh	r2, [r0, #14]
 800c4ae:	6183      	str	r3, [r0, #24]
 800c4b0:	4619      	mov	r1, r3
 800c4b2:	2208      	movs	r2, #8
 800c4b4:	305c      	adds	r0, #92	@ 0x5c
 800c4b6:	f000 f916 	bl	800c6e6 <memset>
 800c4ba:	4b0d      	ldr	r3, [pc, #52]	@ (800c4f0 <std+0x58>)
 800c4bc:	6263      	str	r3, [r4, #36]	@ 0x24
 800c4be:	4b0d      	ldr	r3, [pc, #52]	@ (800c4f4 <std+0x5c>)
 800c4c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c4c2:	4b0d      	ldr	r3, [pc, #52]	@ (800c4f8 <std+0x60>)
 800c4c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c4c6:	4b0d      	ldr	r3, [pc, #52]	@ (800c4fc <std+0x64>)
 800c4c8:	6323      	str	r3, [r4, #48]	@ 0x30
 800c4ca:	4b0d      	ldr	r3, [pc, #52]	@ (800c500 <std+0x68>)
 800c4cc:	6224      	str	r4, [r4, #32]
 800c4ce:	429c      	cmp	r4, r3
 800c4d0:	d006      	beq.n	800c4e0 <std+0x48>
 800c4d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c4d6:	4294      	cmp	r4, r2
 800c4d8:	d002      	beq.n	800c4e0 <std+0x48>
 800c4da:	33d0      	adds	r3, #208	@ 0xd0
 800c4dc:	429c      	cmp	r4, r3
 800c4de:	d105      	bne.n	800c4ec <std+0x54>
 800c4e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c4e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c4e8:	f000 b97a 	b.w	800c7e0 <__retarget_lock_init_recursive>
 800c4ec:	bd10      	pop	{r4, pc}
 800c4ee:	bf00      	nop
 800c4f0:	0800c661 	.word	0x0800c661
 800c4f4:	0800c683 	.word	0x0800c683
 800c4f8:	0800c6bb 	.word	0x0800c6bb
 800c4fc:	0800c6df 	.word	0x0800c6df
 800c500:	20000e68 	.word	0x20000e68

0800c504 <stdio_exit_handler>:
 800c504:	4a02      	ldr	r2, [pc, #8]	@ (800c510 <stdio_exit_handler+0xc>)
 800c506:	4903      	ldr	r1, [pc, #12]	@ (800c514 <stdio_exit_handler+0x10>)
 800c508:	4803      	ldr	r0, [pc, #12]	@ (800c518 <stdio_exit_handler+0x14>)
 800c50a:	f000 b869 	b.w	800c5e0 <_fwalk_sglue>
 800c50e:	bf00      	nop
 800c510:	20000174 	.word	0x20000174
 800c514:	0800f0bd 	.word	0x0800f0bd
 800c518:	20000184 	.word	0x20000184

0800c51c <cleanup_stdio>:
 800c51c:	6841      	ldr	r1, [r0, #4]
 800c51e:	4b0c      	ldr	r3, [pc, #48]	@ (800c550 <cleanup_stdio+0x34>)
 800c520:	4299      	cmp	r1, r3
 800c522:	b510      	push	{r4, lr}
 800c524:	4604      	mov	r4, r0
 800c526:	d001      	beq.n	800c52c <cleanup_stdio+0x10>
 800c528:	f002 fdc8 	bl	800f0bc <_fflush_r>
 800c52c:	68a1      	ldr	r1, [r4, #8]
 800c52e:	4b09      	ldr	r3, [pc, #36]	@ (800c554 <cleanup_stdio+0x38>)
 800c530:	4299      	cmp	r1, r3
 800c532:	d002      	beq.n	800c53a <cleanup_stdio+0x1e>
 800c534:	4620      	mov	r0, r4
 800c536:	f002 fdc1 	bl	800f0bc <_fflush_r>
 800c53a:	68e1      	ldr	r1, [r4, #12]
 800c53c:	4b06      	ldr	r3, [pc, #24]	@ (800c558 <cleanup_stdio+0x3c>)
 800c53e:	4299      	cmp	r1, r3
 800c540:	d004      	beq.n	800c54c <cleanup_stdio+0x30>
 800c542:	4620      	mov	r0, r4
 800c544:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c548:	f002 bdb8 	b.w	800f0bc <_fflush_r>
 800c54c:	bd10      	pop	{r4, pc}
 800c54e:	bf00      	nop
 800c550:	20000e68 	.word	0x20000e68
 800c554:	20000ed0 	.word	0x20000ed0
 800c558:	20000f38 	.word	0x20000f38

0800c55c <global_stdio_init.part.0>:
 800c55c:	b510      	push	{r4, lr}
 800c55e:	4b0b      	ldr	r3, [pc, #44]	@ (800c58c <global_stdio_init.part.0+0x30>)
 800c560:	4c0b      	ldr	r4, [pc, #44]	@ (800c590 <global_stdio_init.part.0+0x34>)
 800c562:	4a0c      	ldr	r2, [pc, #48]	@ (800c594 <global_stdio_init.part.0+0x38>)
 800c564:	601a      	str	r2, [r3, #0]
 800c566:	4620      	mov	r0, r4
 800c568:	2200      	movs	r2, #0
 800c56a:	2104      	movs	r1, #4
 800c56c:	f7ff ff94 	bl	800c498 <std>
 800c570:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c574:	2201      	movs	r2, #1
 800c576:	2109      	movs	r1, #9
 800c578:	f7ff ff8e 	bl	800c498 <std>
 800c57c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c580:	2202      	movs	r2, #2
 800c582:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c586:	2112      	movs	r1, #18
 800c588:	f7ff bf86 	b.w	800c498 <std>
 800c58c:	20000fa0 	.word	0x20000fa0
 800c590:	20000e68 	.word	0x20000e68
 800c594:	0800c505 	.word	0x0800c505

0800c598 <__sfp_lock_acquire>:
 800c598:	4801      	ldr	r0, [pc, #4]	@ (800c5a0 <__sfp_lock_acquire+0x8>)
 800c59a:	f000 b922 	b.w	800c7e2 <__retarget_lock_acquire_recursive>
 800c59e:	bf00      	nop
 800c5a0:	20000fa9 	.word	0x20000fa9

0800c5a4 <__sfp_lock_release>:
 800c5a4:	4801      	ldr	r0, [pc, #4]	@ (800c5ac <__sfp_lock_release+0x8>)
 800c5a6:	f000 b91d 	b.w	800c7e4 <__retarget_lock_release_recursive>
 800c5aa:	bf00      	nop
 800c5ac:	20000fa9 	.word	0x20000fa9

0800c5b0 <__sinit>:
 800c5b0:	b510      	push	{r4, lr}
 800c5b2:	4604      	mov	r4, r0
 800c5b4:	f7ff fff0 	bl	800c598 <__sfp_lock_acquire>
 800c5b8:	6a23      	ldr	r3, [r4, #32]
 800c5ba:	b11b      	cbz	r3, 800c5c4 <__sinit+0x14>
 800c5bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5c0:	f7ff bff0 	b.w	800c5a4 <__sfp_lock_release>
 800c5c4:	4b04      	ldr	r3, [pc, #16]	@ (800c5d8 <__sinit+0x28>)
 800c5c6:	6223      	str	r3, [r4, #32]
 800c5c8:	4b04      	ldr	r3, [pc, #16]	@ (800c5dc <__sinit+0x2c>)
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d1f5      	bne.n	800c5bc <__sinit+0xc>
 800c5d0:	f7ff ffc4 	bl	800c55c <global_stdio_init.part.0>
 800c5d4:	e7f2      	b.n	800c5bc <__sinit+0xc>
 800c5d6:	bf00      	nop
 800c5d8:	0800c51d 	.word	0x0800c51d
 800c5dc:	20000fa0 	.word	0x20000fa0

0800c5e0 <_fwalk_sglue>:
 800c5e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c5e4:	4607      	mov	r7, r0
 800c5e6:	4688      	mov	r8, r1
 800c5e8:	4614      	mov	r4, r2
 800c5ea:	2600      	movs	r6, #0
 800c5ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c5f0:	f1b9 0901 	subs.w	r9, r9, #1
 800c5f4:	d505      	bpl.n	800c602 <_fwalk_sglue+0x22>
 800c5f6:	6824      	ldr	r4, [r4, #0]
 800c5f8:	2c00      	cmp	r4, #0
 800c5fa:	d1f7      	bne.n	800c5ec <_fwalk_sglue+0xc>
 800c5fc:	4630      	mov	r0, r6
 800c5fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c602:	89ab      	ldrh	r3, [r5, #12]
 800c604:	2b01      	cmp	r3, #1
 800c606:	d907      	bls.n	800c618 <_fwalk_sglue+0x38>
 800c608:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c60c:	3301      	adds	r3, #1
 800c60e:	d003      	beq.n	800c618 <_fwalk_sglue+0x38>
 800c610:	4629      	mov	r1, r5
 800c612:	4638      	mov	r0, r7
 800c614:	47c0      	blx	r8
 800c616:	4306      	orrs	r6, r0
 800c618:	3568      	adds	r5, #104	@ 0x68
 800c61a:	e7e9      	b.n	800c5f0 <_fwalk_sglue+0x10>

0800c61c <siprintf>:
 800c61c:	b40e      	push	{r1, r2, r3}
 800c61e:	b510      	push	{r4, lr}
 800c620:	b09d      	sub	sp, #116	@ 0x74
 800c622:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c624:	9002      	str	r0, [sp, #8]
 800c626:	9006      	str	r0, [sp, #24]
 800c628:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c62c:	480a      	ldr	r0, [pc, #40]	@ (800c658 <siprintf+0x3c>)
 800c62e:	9107      	str	r1, [sp, #28]
 800c630:	9104      	str	r1, [sp, #16]
 800c632:	490a      	ldr	r1, [pc, #40]	@ (800c65c <siprintf+0x40>)
 800c634:	f853 2b04 	ldr.w	r2, [r3], #4
 800c638:	9105      	str	r1, [sp, #20]
 800c63a:	2400      	movs	r4, #0
 800c63c:	a902      	add	r1, sp, #8
 800c63e:	6800      	ldr	r0, [r0, #0]
 800c640:	9301      	str	r3, [sp, #4]
 800c642:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c644:	f002 fbba 	bl	800edbc <_svfiprintf_r>
 800c648:	9b02      	ldr	r3, [sp, #8]
 800c64a:	701c      	strb	r4, [r3, #0]
 800c64c:	b01d      	add	sp, #116	@ 0x74
 800c64e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c652:	b003      	add	sp, #12
 800c654:	4770      	bx	lr
 800c656:	bf00      	nop
 800c658:	20000180 	.word	0x20000180
 800c65c:	ffff0208 	.word	0xffff0208

0800c660 <__sread>:
 800c660:	b510      	push	{r4, lr}
 800c662:	460c      	mov	r4, r1
 800c664:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c668:	f000 f86c 	bl	800c744 <_read_r>
 800c66c:	2800      	cmp	r0, #0
 800c66e:	bfab      	itete	ge
 800c670:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c672:	89a3      	ldrhlt	r3, [r4, #12]
 800c674:	181b      	addge	r3, r3, r0
 800c676:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c67a:	bfac      	ite	ge
 800c67c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c67e:	81a3      	strhlt	r3, [r4, #12]
 800c680:	bd10      	pop	{r4, pc}

0800c682 <__swrite>:
 800c682:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c686:	461f      	mov	r7, r3
 800c688:	898b      	ldrh	r3, [r1, #12]
 800c68a:	05db      	lsls	r3, r3, #23
 800c68c:	4605      	mov	r5, r0
 800c68e:	460c      	mov	r4, r1
 800c690:	4616      	mov	r6, r2
 800c692:	d505      	bpl.n	800c6a0 <__swrite+0x1e>
 800c694:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c698:	2302      	movs	r3, #2
 800c69a:	2200      	movs	r2, #0
 800c69c:	f000 f840 	bl	800c720 <_lseek_r>
 800c6a0:	89a3      	ldrh	r3, [r4, #12]
 800c6a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c6a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c6aa:	81a3      	strh	r3, [r4, #12]
 800c6ac:	4632      	mov	r2, r6
 800c6ae:	463b      	mov	r3, r7
 800c6b0:	4628      	mov	r0, r5
 800c6b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c6b6:	f000 b857 	b.w	800c768 <_write_r>

0800c6ba <__sseek>:
 800c6ba:	b510      	push	{r4, lr}
 800c6bc:	460c      	mov	r4, r1
 800c6be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6c2:	f000 f82d 	bl	800c720 <_lseek_r>
 800c6c6:	1c43      	adds	r3, r0, #1
 800c6c8:	89a3      	ldrh	r3, [r4, #12]
 800c6ca:	bf15      	itete	ne
 800c6cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c6ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c6d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c6d6:	81a3      	strheq	r3, [r4, #12]
 800c6d8:	bf18      	it	ne
 800c6da:	81a3      	strhne	r3, [r4, #12]
 800c6dc:	bd10      	pop	{r4, pc}

0800c6de <__sclose>:
 800c6de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6e2:	f000 b80d 	b.w	800c700 <_close_r>

0800c6e6 <memset>:
 800c6e6:	4402      	add	r2, r0
 800c6e8:	4603      	mov	r3, r0
 800c6ea:	4293      	cmp	r3, r2
 800c6ec:	d100      	bne.n	800c6f0 <memset+0xa>
 800c6ee:	4770      	bx	lr
 800c6f0:	f803 1b01 	strb.w	r1, [r3], #1
 800c6f4:	e7f9      	b.n	800c6ea <memset+0x4>
	...

0800c6f8 <_localeconv_r>:
 800c6f8:	4800      	ldr	r0, [pc, #0]	@ (800c6fc <_localeconv_r+0x4>)
 800c6fa:	4770      	bx	lr
 800c6fc:	200002c0 	.word	0x200002c0

0800c700 <_close_r>:
 800c700:	b538      	push	{r3, r4, r5, lr}
 800c702:	4d06      	ldr	r5, [pc, #24]	@ (800c71c <_close_r+0x1c>)
 800c704:	2300      	movs	r3, #0
 800c706:	4604      	mov	r4, r0
 800c708:	4608      	mov	r0, r1
 800c70a:	602b      	str	r3, [r5, #0]
 800c70c:	f7f5 fa6a 	bl	8001be4 <_close>
 800c710:	1c43      	adds	r3, r0, #1
 800c712:	d102      	bne.n	800c71a <_close_r+0x1a>
 800c714:	682b      	ldr	r3, [r5, #0]
 800c716:	b103      	cbz	r3, 800c71a <_close_r+0x1a>
 800c718:	6023      	str	r3, [r4, #0]
 800c71a:	bd38      	pop	{r3, r4, r5, pc}
 800c71c:	20000fa4 	.word	0x20000fa4

0800c720 <_lseek_r>:
 800c720:	b538      	push	{r3, r4, r5, lr}
 800c722:	4d07      	ldr	r5, [pc, #28]	@ (800c740 <_lseek_r+0x20>)
 800c724:	4604      	mov	r4, r0
 800c726:	4608      	mov	r0, r1
 800c728:	4611      	mov	r1, r2
 800c72a:	2200      	movs	r2, #0
 800c72c:	602a      	str	r2, [r5, #0]
 800c72e:	461a      	mov	r2, r3
 800c730:	f7f5 fa7f 	bl	8001c32 <_lseek>
 800c734:	1c43      	adds	r3, r0, #1
 800c736:	d102      	bne.n	800c73e <_lseek_r+0x1e>
 800c738:	682b      	ldr	r3, [r5, #0]
 800c73a:	b103      	cbz	r3, 800c73e <_lseek_r+0x1e>
 800c73c:	6023      	str	r3, [r4, #0]
 800c73e:	bd38      	pop	{r3, r4, r5, pc}
 800c740:	20000fa4 	.word	0x20000fa4

0800c744 <_read_r>:
 800c744:	b538      	push	{r3, r4, r5, lr}
 800c746:	4d07      	ldr	r5, [pc, #28]	@ (800c764 <_read_r+0x20>)
 800c748:	4604      	mov	r4, r0
 800c74a:	4608      	mov	r0, r1
 800c74c:	4611      	mov	r1, r2
 800c74e:	2200      	movs	r2, #0
 800c750:	602a      	str	r2, [r5, #0]
 800c752:	461a      	mov	r2, r3
 800c754:	f7f5 fa0d 	bl	8001b72 <_read>
 800c758:	1c43      	adds	r3, r0, #1
 800c75a:	d102      	bne.n	800c762 <_read_r+0x1e>
 800c75c:	682b      	ldr	r3, [r5, #0]
 800c75e:	b103      	cbz	r3, 800c762 <_read_r+0x1e>
 800c760:	6023      	str	r3, [r4, #0]
 800c762:	bd38      	pop	{r3, r4, r5, pc}
 800c764:	20000fa4 	.word	0x20000fa4

0800c768 <_write_r>:
 800c768:	b538      	push	{r3, r4, r5, lr}
 800c76a:	4d07      	ldr	r5, [pc, #28]	@ (800c788 <_write_r+0x20>)
 800c76c:	4604      	mov	r4, r0
 800c76e:	4608      	mov	r0, r1
 800c770:	4611      	mov	r1, r2
 800c772:	2200      	movs	r2, #0
 800c774:	602a      	str	r2, [r5, #0]
 800c776:	461a      	mov	r2, r3
 800c778:	f7f5 fa18 	bl	8001bac <_write>
 800c77c:	1c43      	adds	r3, r0, #1
 800c77e:	d102      	bne.n	800c786 <_write_r+0x1e>
 800c780:	682b      	ldr	r3, [r5, #0]
 800c782:	b103      	cbz	r3, 800c786 <_write_r+0x1e>
 800c784:	6023      	str	r3, [r4, #0]
 800c786:	bd38      	pop	{r3, r4, r5, pc}
 800c788:	20000fa4 	.word	0x20000fa4

0800c78c <__errno>:
 800c78c:	4b01      	ldr	r3, [pc, #4]	@ (800c794 <__errno+0x8>)
 800c78e:	6818      	ldr	r0, [r3, #0]
 800c790:	4770      	bx	lr
 800c792:	bf00      	nop
 800c794:	20000180 	.word	0x20000180

0800c798 <__libc_init_array>:
 800c798:	b570      	push	{r4, r5, r6, lr}
 800c79a:	4d0d      	ldr	r5, [pc, #52]	@ (800c7d0 <__libc_init_array+0x38>)
 800c79c:	4c0d      	ldr	r4, [pc, #52]	@ (800c7d4 <__libc_init_array+0x3c>)
 800c79e:	1b64      	subs	r4, r4, r5
 800c7a0:	10a4      	asrs	r4, r4, #2
 800c7a2:	2600      	movs	r6, #0
 800c7a4:	42a6      	cmp	r6, r4
 800c7a6:	d109      	bne.n	800c7bc <__libc_init_array+0x24>
 800c7a8:	4d0b      	ldr	r5, [pc, #44]	@ (800c7d8 <__libc_init_array+0x40>)
 800c7aa:	4c0c      	ldr	r4, [pc, #48]	@ (800c7dc <__libc_init_array+0x44>)
 800c7ac:	f003 fb76 	bl	800fe9c <_init>
 800c7b0:	1b64      	subs	r4, r4, r5
 800c7b2:	10a4      	asrs	r4, r4, #2
 800c7b4:	2600      	movs	r6, #0
 800c7b6:	42a6      	cmp	r6, r4
 800c7b8:	d105      	bne.n	800c7c6 <__libc_init_array+0x2e>
 800c7ba:	bd70      	pop	{r4, r5, r6, pc}
 800c7bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7c0:	4798      	blx	r3
 800c7c2:	3601      	adds	r6, #1
 800c7c4:	e7ee      	b.n	800c7a4 <__libc_init_array+0xc>
 800c7c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7ca:	4798      	blx	r3
 800c7cc:	3601      	adds	r6, #1
 800c7ce:	e7f2      	b.n	800c7b6 <__libc_init_array+0x1e>
 800c7d0:	08010354 	.word	0x08010354
 800c7d4:	08010354 	.word	0x08010354
 800c7d8:	08010354 	.word	0x08010354
 800c7dc:	08010358 	.word	0x08010358

0800c7e0 <__retarget_lock_init_recursive>:
 800c7e0:	4770      	bx	lr

0800c7e2 <__retarget_lock_acquire_recursive>:
 800c7e2:	4770      	bx	lr

0800c7e4 <__retarget_lock_release_recursive>:
 800c7e4:	4770      	bx	lr
	...

0800c7e8 <nanf>:
 800c7e8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c7f0 <nanf+0x8>
 800c7ec:	4770      	bx	lr
 800c7ee:	bf00      	nop
 800c7f0:	7fc00000 	.word	0x7fc00000

0800c7f4 <quorem>:
 800c7f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7f8:	6903      	ldr	r3, [r0, #16]
 800c7fa:	690c      	ldr	r4, [r1, #16]
 800c7fc:	42a3      	cmp	r3, r4
 800c7fe:	4607      	mov	r7, r0
 800c800:	db7e      	blt.n	800c900 <quorem+0x10c>
 800c802:	3c01      	subs	r4, #1
 800c804:	f101 0814 	add.w	r8, r1, #20
 800c808:	00a3      	lsls	r3, r4, #2
 800c80a:	f100 0514 	add.w	r5, r0, #20
 800c80e:	9300      	str	r3, [sp, #0]
 800c810:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c814:	9301      	str	r3, [sp, #4]
 800c816:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c81a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c81e:	3301      	adds	r3, #1
 800c820:	429a      	cmp	r2, r3
 800c822:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c826:	fbb2 f6f3 	udiv	r6, r2, r3
 800c82a:	d32e      	bcc.n	800c88a <quorem+0x96>
 800c82c:	f04f 0a00 	mov.w	sl, #0
 800c830:	46c4      	mov	ip, r8
 800c832:	46ae      	mov	lr, r5
 800c834:	46d3      	mov	fp, sl
 800c836:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c83a:	b298      	uxth	r0, r3
 800c83c:	fb06 a000 	mla	r0, r6, r0, sl
 800c840:	0c02      	lsrs	r2, r0, #16
 800c842:	0c1b      	lsrs	r3, r3, #16
 800c844:	fb06 2303 	mla	r3, r6, r3, r2
 800c848:	f8de 2000 	ldr.w	r2, [lr]
 800c84c:	b280      	uxth	r0, r0
 800c84e:	b292      	uxth	r2, r2
 800c850:	1a12      	subs	r2, r2, r0
 800c852:	445a      	add	r2, fp
 800c854:	f8de 0000 	ldr.w	r0, [lr]
 800c858:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c85c:	b29b      	uxth	r3, r3
 800c85e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c862:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c866:	b292      	uxth	r2, r2
 800c868:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c86c:	45e1      	cmp	r9, ip
 800c86e:	f84e 2b04 	str.w	r2, [lr], #4
 800c872:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c876:	d2de      	bcs.n	800c836 <quorem+0x42>
 800c878:	9b00      	ldr	r3, [sp, #0]
 800c87a:	58eb      	ldr	r3, [r5, r3]
 800c87c:	b92b      	cbnz	r3, 800c88a <quorem+0x96>
 800c87e:	9b01      	ldr	r3, [sp, #4]
 800c880:	3b04      	subs	r3, #4
 800c882:	429d      	cmp	r5, r3
 800c884:	461a      	mov	r2, r3
 800c886:	d32f      	bcc.n	800c8e8 <quorem+0xf4>
 800c888:	613c      	str	r4, [r7, #16]
 800c88a:	4638      	mov	r0, r7
 800c88c:	f001 f9c8 	bl	800dc20 <__mcmp>
 800c890:	2800      	cmp	r0, #0
 800c892:	db25      	blt.n	800c8e0 <quorem+0xec>
 800c894:	4629      	mov	r1, r5
 800c896:	2000      	movs	r0, #0
 800c898:	f858 2b04 	ldr.w	r2, [r8], #4
 800c89c:	f8d1 c000 	ldr.w	ip, [r1]
 800c8a0:	fa1f fe82 	uxth.w	lr, r2
 800c8a4:	fa1f f38c 	uxth.w	r3, ip
 800c8a8:	eba3 030e 	sub.w	r3, r3, lr
 800c8ac:	4403      	add	r3, r0
 800c8ae:	0c12      	lsrs	r2, r2, #16
 800c8b0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c8b4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c8b8:	b29b      	uxth	r3, r3
 800c8ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c8be:	45c1      	cmp	r9, r8
 800c8c0:	f841 3b04 	str.w	r3, [r1], #4
 800c8c4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c8c8:	d2e6      	bcs.n	800c898 <quorem+0xa4>
 800c8ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c8ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c8d2:	b922      	cbnz	r2, 800c8de <quorem+0xea>
 800c8d4:	3b04      	subs	r3, #4
 800c8d6:	429d      	cmp	r5, r3
 800c8d8:	461a      	mov	r2, r3
 800c8da:	d30b      	bcc.n	800c8f4 <quorem+0x100>
 800c8dc:	613c      	str	r4, [r7, #16]
 800c8de:	3601      	adds	r6, #1
 800c8e0:	4630      	mov	r0, r6
 800c8e2:	b003      	add	sp, #12
 800c8e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8e8:	6812      	ldr	r2, [r2, #0]
 800c8ea:	3b04      	subs	r3, #4
 800c8ec:	2a00      	cmp	r2, #0
 800c8ee:	d1cb      	bne.n	800c888 <quorem+0x94>
 800c8f0:	3c01      	subs	r4, #1
 800c8f2:	e7c6      	b.n	800c882 <quorem+0x8e>
 800c8f4:	6812      	ldr	r2, [r2, #0]
 800c8f6:	3b04      	subs	r3, #4
 800c8f8:	2a00      	cmp	r2, #0
 800c8fa:	d1ef      	bne.n	800c8dc <quorem+0xe8>
 800c8fc:	3c01      	subs	r4, #1
 800c8fe:	e7ea      	b.n	800c8d6 <quorem+0xe2>
 800c900:	2000      	movs	r0, #0
 800c902:	e7ee      	b.n	800c8e2 <quorem+0xee>
 800c904:	0000      	movs	r0, r0
	...

0800c908 <_dtoa_r>:
 800c908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c90c:	69c7      	ldr	r7, [r0, #28]
 800c90e:	b097      	sub	sp, #92	@ 0x5c
 800c910:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c914:	ec55 4b10 	vmov	r4, r5, d0
 800c918:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c91a:	9107      	str	r1, [sp, #28]
 800c91c:	4681      	mov	r9, r0
 800c91e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c920:	9311      	str	r3, [sp, #68]	@ 0x44
 800c922:	b97f      	cbnz	r7, 800c944 <_dtoa_r+0x3c>
 800c924:	2010      	movs	r0, #16
 800c926:	f000 fe09 	bl	800d53c <malloc>
 800c92a:	4602      	mov	r2, r0
 800c92c:	f8c9 001c 	str.w	r0, [r9, #28]
 800c930:	b920      	cbnz	r0, 800c93c <_dtoa_r+0x34>
 800c932:	4ba9      	ldr	r3, [pc, #676]	@ (800cbd8 <_dtoa_r+0x2d0>)
 800c934:	21ef      	movs	r1, #239	@ 0xef
 800c936:	48a9      	ldr	r0, [pc, #676]	@ (800cbdc <_dtoa_r+0x2d4>)
 800c938:	f002 fc3a 	bl	800f1b0 <__assert_func>
 800c93c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c940:	6007      	str	r7, [r0, #0]
 800c942:	60c7      	str	r7, [r0, #12]
 800c944:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c948:	6819      	ldr	r1, [r3, #0]
 800c94a:	b159      	cbz	r1, 800c964 <_dtoa_r+0x5c>
 800c94c:	685a      	ldr	r2, [r3, #4]
 800c94e:	604a      	str	r2, [r1, #4]
 800c950:	2301      	movs	r3, #1
 800c952:	4093      	lsls	r3, r2
 800c954:	608b      	str	r3, [r1, #8]
 800c956:	4648      	mov	r0, r9
 800c958:	f000 fee6 	bl	800d728 <_Bfree>
 800c95c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c960:	2200      	movs	r2, #0
 800c962:	601a      	str	r2, [r3, #0]
 800c964:	1e2b      	subs	r3, r5, #0
 800c966:	bfb9      	ittee	lt
 800c968:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c96c:	9305      	strlt	r3, [sp, #20]
 800c96e:	2300      	movge	r3, #0
 800c970:	6033      	strge	r3, [r6, #0]
 800c972:	9f05      	ldr	r7, [sp, #20]
 800c974:	4b9a      	ldr	r3, [pc, #616]	@ (800cbe0 <_dtoa_r+0x2d8>)
 800c976:	bfbc      	itt	lt
 800c978:	2201      	movlt	r2, #1
 800c97a:	6032      	strlt	r2, [r6, #0]
 800c97c:	43bb      	bics	r3, r7
 800c97e:	d112      	bne.n	800c9a6 <_dtoa_r+0x9e>
 800c980:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c982:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c986:	6013      	str	r3, [r2, #0]
 800c988:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c98c:	4323      	orrs	r3, r4
 800c98e:	f000 855a 	beq.w	800d446 <_dtoa_r+0xb3e>
 800c992:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c994:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800cbf4 <_dtoa_r+0x2ec>
 800c998:	2b00      	cmp	r3, #0
 800c99a:	f000 855c 	beq.w	800d456 <_dtoa_r+0xb4e>
 800c99e:	f10a 0303 	add.w	r3, sl, #3
 800c9a2:	f000 bd56 	b.w	800d452 <_dtoa_r+0xb4a>
 800c9a6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	ec51 0b17 	vmov	r0, r1, d7
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c9b6:	f7f4 f88f 	bl	8000ad8 <__aeabi_dcmpeq>
 800c9ba:	4680      	mov	r8, r0
 800c9bc:	b158      	cbz	r0, 800c9d6 <_dtoa_r+0xce>
 800c9be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c9c0:	2301      	movs	r3, #1
 800c9c2:	6013      	str	r3, [r2, #0]
 800c9c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c9c6:	b113      	cbz	r3, 800c9ce <_dtoa_r+0xc6>
 800c9c8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c9ca:	4b86      	ldr	r3, [pc, #536]	@ (800cbe4 <_dtoa_r+0x2dc>)
 800c9cc:	6013      	str	r3, [r2, #0]
 800c9ce:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800cbf8 <_dtoa_r+0x2f0>
 800c9d2:	f000 bd40 	b.w	800d456 <_dtoa_r+0xb4e>
 800c9d6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c9da:	aa14      	add	r2, sp, #80	@ 0x50
 800c9dc:	a915      	add	r1, sp, #84	@ 0x54
 800c9de:	4648      	mov	r0, r9
 800c9e0:	f001 fa3e 	bl	800de60 <__d2b>
 800c9e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c9e8:	9002      	str	r0, [sp, #8]
 800c9ea:	2e00      	cmp	r6, #0
 800c9ec:	d078      	beq.n	800cae0 <_dtoa_r+0x1d8>
 800c9ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c9f0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c9f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c9f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c9fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ca00:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ca04:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ca08:	4619      	mov	r1, r3
 800ca0a:	2200      	movs	r2, #0
 800ca0c:	4b76      	ldr	r3, [pc, #472]	@ (800cbe8 <_dtoa_r+0x2e0>)
 800ca0e:	f7f3 fc43 	bl	8000298 <__aeabi_dsub>
 800ca12:	a36b      	add	r3, pc, #428	@ (adr r3, 800cbc0 <_dtoa_r+0x2b8>)
 800ca14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca18:	f7f3 fdf6 	bl	8000608 <__aeabi_dmul>
 800ca1c:	a36a      	add	r3, pc, #424	@ (adr r3, 800cbc8 <_dtoa_r+0x2c0>)
 800ca1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca22:	f7f3 fc3b 	bl	800029c <__adddf3>
 800ca26:	4604      	mov	r4, r0
 800ca28:	4630      	mov	r0, r6
 800ca2a:	460d      	mov	r5, r1
 800ca2c:	f7f3 fd82 	bl	8000534 <__aeabi_i2d>
 800ca30:	a367      	add	r3, pc, #412	@ (adr r3, 800cbd0 <_dtoa_r+0x2c8>)
 800ca32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca36:	f7f3 fde7 	bl	8000608 <__aeabi_dmul>
 800ca3a:	4602      	mov	r2, r0
 800ca3c:	460b      	mov	r3, r1
 800ca3e:	4620      	mov	r0, r4
 800ca40:	4629      	mov	r1, r5
 800ca42:	f7f3 fc2b 	bl	800029c <__adddf3>
 800ca46:	4604      	mov	r4, r0
 800ca48:	460d      	mov	r5, r1
 800ca4a:	f7f4 f88d 	bl	8000b68 <__aeabi_d2iz>
 800ca4e:	2200      	movs	r2, #0
 800ca50:	4607      	mov	r7, r0
 800ca52:	2300      	movs	r3, #0
 800ca54:	4620      	mov	r0, r4
 800ca56:	4629      	mov	r1, r5
 800ca58:	f7f4 f848 	bl	8000aec <__aeabi_dcmplt>
 800ca5c:	b140      	cbz	r0, 800ca70 <_dtoa_r+0x168>
 800ca5e:	4638      	mov	r0, r7
 800ca60:	f7f3 fd68 	bl	8000534 <__aeabi_i2d>
 800ca64:	4622      	mov	r2, r4
 800ca66:	462b      	mov	r3, r5
 800ca68:	f7f4 f836 	bl	8000ad8 <__aeabi_dcmpeq>
 800ca6c:	b900      	cbnz	r0, 800ca70 <_dtoa_r+0x168>
 800ca6e:	3f01      	subs	r7, #1
 800ca70:	2f16      	cmp	r7, #22
 800ca72:	d852      	bhi.n	800cb1a <_dtoa_r+0x212>
 800ca74:	4b5d      	ldr	r3, [pc, #372]	@ (800cbec <_dtoa_r+0x2e4>)
 800ca76:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ca7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca7e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ca82:	f7f4 f833 	bl	8000aec <__aeabi_dcmplt>
 800ca86:	2800      	cmp	r0, #0
 800ca88:	d049      	beq.n	800cb1e <_dtoa_r+0x216>
 800ca8a:	3f01      	subs	r7, #1
 800ca8c:	2300      	movs	r3, #0
 800ca8e:	9310      	str	r3, [sp, #64]	@ 0x40
 800ca90:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ca92:	1b9b      	subs	r3, r3, r6
 800ca94:	1e5a      	subs	r2, r3, #1
 800ca96:	bf45      	ittet	mi
 800ca98:	f1c3 0301 	rsbmi	r3, r3, #1
 800ca9c:	9300      	strmi	r3, [sp, #0]
 800ca9e:	2300      	movpl	r3, #0
 800caa0:	2300      	movmi	r3, #0
 800caa2:	9206      	str	r2, [sp, #24]
 800caa4:	bf54      	ite	pl
 800caa6:	9300      	strpl	r3, [sp, #0]
 800caa8:	9306      	strmi	r3, [sp, #24]
 800caaa:	2f00      	cmp	r7, #0
 800caac:	db39      	blt.n	800cb22 <_dtoa_r+0x21a>
 800caae:	9b06      	ldr	r3, [sp, #24]
 800cab0:	970d      	str	r7, [sp, #52]	@ 0x34
 800cab2:	443b      	add	r3, r7
 800cab4:	9306      	str	r3, [sp, #24]
 800cab6:	2300      	movs	r3, #0
 800cab8:	9308      	str	r3, [sp, #32]
 800caba:	9b07      	ldr	r3, [sp, #28]
 800cabc:	2b09      	cmp	r3, #9
 800cabe:	d863      	bhi.n	800cb88 <_dtoa_r+0x280>
 800cac0:	2b05      	cmp	r3, #5
 800cac2:	bfc4      	itt	gt
 800cac4:	3b04      	subgt	r3, #4
 800cac6:	9307      	strgt	r3, [sp, #28]
 800cac8:	9b07      	ldr	r3, [sp, #28]
 800caca:	f1a3 0302 	sub.w	r3, r3, #2
 800cace:	bfcc      	ite	gt
 800cad0:	2400      	movgt	r4, #0
 800cad2:	2401      	movle	r4, #1
 800cad4:	2b03      	cmp	r3, #3
 800cad6:	d863      	bhi.n	800cba0 <_dtoa_r+0x298>
 800cad8:	e8df f003 	tbb	[pc, r3]
 800cadc:	2b375452 	.word	0x2b375452
 800cae0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800cae4:	441e      	add	r6, r3
 800cae6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800caea:	2b20      	cmp	r3, #32
 800caec:	bfc1      	itttt	gt
 800caee:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800caf2:	409f      	lslgt	r7, r3
 800caf4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800caf8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800cafc:	bfd6      	itet	le
 800cafe:	f1c3 0320 	rsble	r3, r3, #32
 800cb02:	ea47 0003 	orrgt.w	r0, r7, r3
 800cb06:	fa04 f003 	lslle.w	r0, r4, r3
 800cb0a:	f7f3 fd03 	bl	8000514 <__aeabi_ui2d>
 800cb0e:	2201      	movs	r2, #1
 800cb10:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800cb14:	3e01      	subs	r6, #1
 800cb16:	9212      	str	r2, [sp, #72]	@ 0x48
 800cb18:	e776      	b.n	800ca08 <_dtoa_r+0x100>
 800cb1a:	2301      	movs	r3, #1
 800cb1c:	e7b7      	b.n	800ca8e <_dtoa_r+0x186>
 800cb1e:	9010      	str	r0, [sp, #64]	@ 0x40
 800cb20:	e7b6      	b.n	800ca90 <_dtoa_r+0x188>
 800cb22:	9b00      	ldr	r3, [sp, #0]
 800cb24:	1bdb      	subs	r3, r3, r7
 800cb26:	9300      	str	r3, [sp, #0]
 800cb28:	427b      	negs	r3, r7
 800cb2a:	9308      	str	r3, [sp, #32]
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	930d      	str	r3, [sp, #52]	@ 0x34
 800cb30:	e7c3      	b.n	800caba <_dtoa_r+0x1b2>
 800cb32:	2301      	movs	r3, #1
 800cb34:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb36:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cb38:	eb07 0b03 	add.w	fp, r7, r3
 800cb3c:	f10b 0301 	add.w	r3, fp, #1
 800cb40:	2b01      	cmp	r3, #1
 800cb42:	9303      	str	r3, [sp, #12]
 800cb44:	bfb8      	it	lt
 800cb46:	2301      	movlt	r3, #1
 800cb48:	e006      	b.n	800cb58 <_dtoa_r+0x250>
 800cb4a:	2301      	movs	r3, #1
 800cb4c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb4e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	dd28      	ble.n	800cba6 <_dtoa_r+0x29e>
 800cb54:	469b      	mov	fp, r3
 800cb56:	9303      	str	r3, [sp, #12]
 800cb58:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800cb5c:	2100      	movs	r1, #0
 800cb5e:	2204      	movs	r2, #4
 800cb60:	f102 0514 	add.w	r5, r2, #20
 800cb64:	429d      	cmp	r5, r3
 800cb66:	d926      	bls.n	800cbb6 <_dtoa_r+0x2ae>
 800cb68:	6041      	str	r1, [r0, #4]
 800cb6a:	4648      	mov	r0, r9
 800cb6c:	f000 fd9c 	bl	800d6a8 <_Balloc>
 800cb70:	4682      	mov	sl, r0
 800cb72:	2800      	cmp	r0, #0
 800cb74:	d142      	bne.n	800cbfc <_dtoa_r+0x2f4>
 800cb76:	4b1e      	ldr	r3, [pc, #120]	@ (800cbf0 <_dtoa_r+0x2e8>)
 800cb78:	4602      	mov	r2, r0
 800cb7a:	f240 11af 	movw	r1, #431	@ 0x1af
 800cb7e:	e6da      	b.n	800c936 <_dtoa_r+0x2e>
 800cb80:	2300      	movs	r3, #0
 800cb82:	e7e3      	b.n	800cb4c <_dtoa_r+0x244>
 800cb84:	2300      	movs	r3, #0
 800cb86:	e7d5      	b.n	800cb34 <_dtoa_r+0x22c>
 800cb88:	2401      	movs	r4, #1
 800cb8a:	2300      	movs	r3, #0
 800cb8c:	9307      	str	r3, [sp, #28]
 800cb8e:	9409      	str	r4, [sp, #36]	@ 0x24
 800cb90:	f04f 3bff 	mov.w	fp, #4294967295
 800cb94:	2200      	movs	r2, #0
 800cb96:	f8cd b00c 	str.w	fp, [sp, #12]
 800cb9a:	2312      	movs	r3, #18
 800cb9c:	920c      	str	r2, [sp, #48]	@ 0x30
 800cb9e:	e7db      	b.n	800cb58 <_dtoa_r+0x250>
 800cba0:	2301      	movs	r3, #1
 800cba2:	9309      	str	r3, [sp, #36]	@ 0x24
 800cba4:	e7f4      	b.n	800cb90 <_dtoa_r+0x288>
 800cba6:	f04f 0b01 	mov.w	fp, #1
 800cbaa:	f8cd b00c 	str.w	fp, [sp, #12]
 800cbae:	465b      	mov	r3, fp
 800cbb0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800cbb4:	e7d0      	b.n	800cb58 <_dtoa_r+0x250>
 800cbb6:	3101      	adds	r1, #1
 800cbb8:	0052      	lsls	r2, r2, #1
 800cbba:	e7d1      	b.n	800cb60 <_dtoa_r+0x258>
 800cbbc:	f3af 8000 	nop.w
 800cbc0:	636f4361 	.word	0x636f4361
 800cbc4:	3fd287a7 	.word	0x3fd287a7
 800cbc8:	8b60c8b3 	.word	0x8b60c8b3
 800cbcc:	3fc68a28 	.word	0x3fc68a28
 800cbd0:	509f79fb 	.word	0x509f79fb
 800cbd4:	3fd34413 	.word	0x3fd34413
 800cbd8:	0800ff66 	.word	0x0800ff66
 800cbdc:	0800ff7d 	.word	0x0800ff7d
 800cbe0:	7ff00000 	.word	0x7ff00000
 800cbe4:	0800ff31 	.word	0x0800ff31
 800cbe8:	3ff80000 	.word	0x3ff80000
 800cbec:	08010130 	.word	0x08010130
 800cbf0:	0800ffd5 	.word	0x0800ffd5
 800cbf4:	0800ff62 	.word	0x0800ff62
 800cbf8:	0800ff30 	.word	0x0800ff30
 800cbfc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cc00:	6018      	str	r0, [r3, #0]
 800cc02:	9b03      	ldr	r3, [sp, #12]
 800cc04:	2b0e      	cmp	r3, #14
 800cc06:	f200 80a1 	bhi.w	800cd4c <_dtoa_r+0x444>
 800cc0a:	2c00      	cmp	r4, #0
 800cc0c:	f000 809e 	beq.w	800cd4c <_dtoa_r+0x444>
 800cc10:	2f00      	cmp	r7, #0
 800cc12:	dd33      	ble.n	800cc7c <_dtoa_r+0x374>
 800cc14:	4b9c      	ldr	r3, [pc, #624]	@ (800ce88 <_dtoa_r+0x580>)
 800cc16:	f007 020f 	and.w	r2, r7, #15
 800cc1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cc1e:	ed93 7b00 	vldr	d7, [r3]
 800cc22:	05f8      	lsls	r0, r7, #23
 800cc24:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800cc28:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cc2c:	d516      	bpl.n	800cc5c <_dtoa_r+0x354>
 800cc2e:	4b97      	ldr	r3, [pc, #604]	@ (800ce8c <_dtoa_r+0x584>)
 800cc30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cc34:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cc38:	f7f3 fe10 	bl	800085c <__aeabi_ddiv>
 800cc3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cc40:	f004 040f 	and.w	r4, r4, #15
 800cc44:	2603      	movs	r6, #3
 800cc46:	4d91      	ldr	r5, [pc, #580]	@ (800ce8c <_dtoa_r+0x584>)
 800cc48:	b954      	cbnz	r4, 800cc60 <_dtoa_r+0x358>
 800cc4a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cc4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc52:	f7f3 fe03 	bl	800085c <__aeabi_ddiv>
 800cc56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cc5a:	e028      	b.n	800ccae <_dtoa_r+0x3a6>
 800cc5c:	2602      	movs	r6, #2
 800cc5e:	e7f2      	b.n	800cc46 <_dtoa_r+0x33e>
 800cc60:	07e1      	lsls	r1, r4, #31
 800cc62:	d508      	bpl.n	800cc76 <_dtoa_r+0x36e>
 800cc64:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cc68:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cc6c:	f7f3 fccc 	bl	8000608 <__aeabi_dmul>
 800cc70:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cc74:	3601      	adds	r6, #1
 800cc76:	1064      	asrs	r4, r4, #1
 800cc78:	3508      	adds	r5, #8
 800cc7a:	e7e5      	b.n	800cc48 <_dtoa_r+0x340>
 800cc7c:	f000 80af 	beq.w	800cdde <_dtoa_r+0x4d6>
 800cc80:	427c      	negs	r4, r7
 800cc82:	4b81      	ldr	r3, [pc, #516]	@ (800ce88 <_dtoa_r+0x580>)
 800cc84:	4d81      	ldr	r5, [pc, #516]	@ (800ce8c <_dtoa_r+0x584>)
 800cc86:	f004 020f 	and.w	r2, r4, #15
 800cc8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cc8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc92:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cc96:	f7f3 fcb7 	bl	8000608 <__aeabi_dmul>
 800cc9a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cc9e:	1124      	asrs	r4, r4, #4
 800cca0:	2300      	movs	r3, #0
 800cca2:	2602      	movs	r6, #2
 800cca4:	2c00      	cmp	r4, #0
 800cca6:	f040 808f 	bne.w	800cdc8 <_dtoa_r+0x4c0>
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d1d3      	bne.n	800cc56 <_dtoa_r+0x34e>
 800ccae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ccb0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	f000 8094 	beq.w	800cde2 <_dtoa_r+0x4da>
 800ccba:	4b75      	ldr	r3, [pc, #468]	@ (800ce90 <_dtoa_r+0x588>)
 800ccbc:	2200      	movs	r2, #0
 800ccbe:	4620      	mov	r0, r4
 800ccc0:	4629      	mov	r1, r5
 800ccc2:	f7f3 ff13 	bl	8000aec <__aeabi_dcmplt>
 800ccc6:	2800      	cmp	r0, #0
 800ccc8:	f000 808b 	beq.w	800cde2 <_dtoa_r+0x4da>
 800cccc:	9b03      	ldr	r3, [sp, #12]
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	f000 8087 	beq.w	800cde2 <_dtoa_r+0x4da>
 800ccd4:	f1bb 0f00 	cmp.w	fp, #0
 800ccd8:	dd34      	ble.n	800cd44 <_dtoa_r+0x43c>
 800ccda:	4620      	mov	r0, r4
 800ccdc:	4b6d      	ldr	r3, [pc, #436]	@ (800ce94 <_dtoa_r+0x58c>)
 800ccde:	2200      	movs	r2, #0
 800cce0:	4629      	mov	r1, r5
 800cce2:	f7f3 fc91 	bl	8000608 <__aeabi_dmul>
 800cce6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ccea:	f107 38ff 	add.w	r8, r7, #4294967295
 800ccee:	3601      	adds	r6, #1
 800ccf0:	465c      	mov	r4, fp
 800ccf2:	4630      	mov	r0, r6
 800ccf4:	f7f3 fc1e 	bl	8000534 <__aeabi_i2d>
 800ccf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ccfc:	f7f3 fc84 	bl	8000608 <__aeabi_dmul>
 800cd00:	4b65      	ldr	r3, [pc, #404]	@ (800ce98 <_dtoa_r+0x590>)
 800cd02:	2200      	movs	r2, #0
 800cd04:	f7f3 faca 	bl	800029c <__adddf3>
 800cd08:	4605      	mov	r5, r0
 800cd0a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cd0e:	2c00      	cmp	r4, #0
 800cd10:	d16a      	bne.n	800cde8 <_dtoa_r+0x4e0>
 800cd12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd16:	4b61      	ldr	r3, [pc, #388]	@ (800ce9c <_dtoa_r+0x594>)
 800cd18:	2200      	movs	r2, #0
 800cd1a:	f7f3 fabd 	bl	8000298 <__aeabi_dsub>
 800cd1e:	4602      	mov	r2, r0
 800cd20:	460b      	mov	r3, r1
 800cd22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cd26:	462a      	mov	r2, r5
 800cd28:	4633      	mov	r3, r6
 800cd2a:	f7f3 fefd 	bl	8000b28 <__aeabi_dcmpgt>
 800cd2e:	2800      	cmp	r0, #0
 800cd30:	f040 8298 	bne.w	800d264 <_dtoa_r+0x95c>
 800cd34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd38:	462a      	mov	r2, r5
 800cd3a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cd3e:	f7f3 fed5 	bl	8000aec <__aeabi_dcmplt>
 800cd42:	bb38      	cbnz	r0, 800cd94 <_dtoa_r+0x48c>
 800cd44:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800cd48:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800cd4c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	f2c0 8157 	blt.w	800d002 <_dtoa_r+0x6fa>
 800cd54:	2f0e      	cmp	r7, #14
 800cd56:	f300 8154 	bgt.w	800d002 <_dtoa_r+0x6fa>
 800cd5a:	4b4b      	ldr	r3, [pc, #300]	@ (800ce88 <_dtoa_r+0x580>)
 800cd5c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cd60:	ed93 7b00 	vldr	d7, [r3]
 800cd64:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	ed8d 7b00 	vstr	d7, [sp]
 800cd6c:	f280 80e5 	bge.w	800cf3a <_dtoa_r+0x632>
 800cd70:	9b03      	ldr	r3, [sp, #12]
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	f300 80e1 	bgt.w	800cf3a <_dtoa_r+0x632>
 800cd78:	d10c      	bne.n	800cd94 <_dtoa_r+0x48c>
 800cd7a:	4b48      	ldr	r3, [pc, #288]	@ (800ce9c <_dtoa_r+0x594>)
 800cd7c:	2200      	movs	r2, #0
 800cd7e:	ec51 0b17 	vmov	r0, r1, d7
 800cd82:	f7f3 fc41 	bl	8000608 <__aeabi_dmul>
 800cd86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cd8a:	f7f3 fec3 	bl	8000b14 <__aeabi_dcmpge>
 800cd8e:	2800      	cmp	r0, #0
 800cd90:	f000 8266 	beq.w	800d260 <_dtoa_r+0x958>
 800cd94:	2400      	movs	r4, #0
 800cd96:	4625      	mov	r5, r4
 800cd98:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cd9a:	4656      	mov	r6, sl
 800cd9c:	ea6f 0803 	mvn.w	r8, r3
 800cda0:	2700      	movs	r7, #0
 800cda2:	4621      	mov	r1, r4
 800cda4:	4648      	mov	r0, r9
 800cda6:	f000 fcbf 	bl	800d728 <_Bfree>
 800cdaa:	2d00      	cmp	r5, #0
 800cdac:	f000 80bd 	beq.w	800cf2a <_dtoa_r+0x622>
 800cdb0:	b12f      	cbz	r7, 800cdbe <_dtoa_r+0x4b6>
 800cdb2:	42af      	cmp	r7, r5
 800cdb4:	d003      	beq.n	800cdbe <_dtoa_r+0x4b6>
 800cdb6:	4639      	mov	r1, r7
 800cdb8:	4648      	mov	r0, r9
 800cdba:	f000 fcb5 	bl	800d728 <_Bfree>
 800cdbe:	4629      	mov	r1, r5
 800cdc0:	4648      	mov	r0, r9
 800cdc2:	f000 fcb1 	bl	800d728 <_Bfree>
 800cdc6:	e0b0      	b.n	800cf2a <_dtoa_r+0x622>
 800cdc8:	07e2      	lsls	r2, r4, #31
 800cdca:	d505      	bpl.n	800cdd8 <_dtoa_r+0x4d0>
 800cdcc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cdd0:	f7f3 fc1a 	bl	8000608 <__aeabi_dmul>
 800cdd4:	3601      	adds	r6, #1
 800cdd6:	2301      	movs	r3, #1
 800cdd8:	1064      	asrs	r4, r4, #1
 800cdda:	3508      	adds	r5, #8
 800cddc:	e762      	b.n	800cca4 <_dtoa_r+0x39c>
 800cdde:	2602      	movs	r6, #2
 800cde0:	e765      	b.n	800ccae <_dtoa_r+0x3a6>
 800cde2:	9c03      	ldr	r4, [sp, #12]
 800cde4:	46b8      	mov	r8, r7
 800cde6:	e784      	b.n	800ccf2 <_dtoa_r+0x3ea>
 800cde8:	4b27      	ldr	r3, [pc, #156]	@ (800ce88 <_dtoa_r+0x580>)
 800cdea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cdec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cdf0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cdf4:	4454      	add	r4, sl
 800cdf6:	2900      	cmp	r1, #0
 800cdf8:	d054      	beq.n	800cea4 <_dtoa_r+0x59c>
 800cdfa:	4929      	ldr	r1, [pc, #164]	@ (800cea0 <_dtoa_r+0x598>)
 800cdfc:	2000      	movs	r0, #0
 800cdfe:	f7f3 fd2d 	bl	800085c <__aeabi_ddiv>
 800ce02:	4633      	mov	r3, r6
 800ce04:	462a      	mov	r2, r5
 800ce06:	f7f3 fa47 	bl	8000298 <__aeabi_dsub>
 800ce0a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ce0e:	4656      	mov	r6, sl
 800ce10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ce14:	f7f3 fea8 	bl	8000b68 <__aeabi_d2iz>
 800ce18:	4605      	mov	r5, r0
 800ce1a:	f7f3 fb8b 	bl	8000534 <__aeabi_i2d>
 800ce1e:	4602      	mov	r2, r0
 800ce20:	460b      	mov	r3, r1
 800ce22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ce26:	f7f3 fa37 	bl	8000298 <__aeabi_dsub>
 800ce2a:	3530      	adds	r5, #48	@ 0x30
 800ce2c:	4602      	mov	r2, r0
 800ce2e:	460b      	mov	r3, r1
 800ce30:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ce34:	f806 5b01 	strb.w	r5, [r6], #1
 800ce38:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ce3c:	f7f3 fe56 	bl	8000aec <__aeabi_dcmplt>
 800ce40:	2800      	cmp	r0, #0
 800ce42:	d172      	bne.n	800cf2a <_dtoa_r+0x622>
 800ce44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce48:	4911      	ldr	r1, [pc, #68]	@ (800ce90 <_dtoa_r+0x588>)
 800ce4a:	2000      	movs	r0, #0
 800ce4c:	f7f3 fa24 	bl	8000298 <__aeabi_dsub>
 800ce50:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ce54:	f7f3 fe4a 	bl	8000aec <__aeabi_dcmplt>
 800ce58:	2800      	cmp	r0, #0
 800ce5a:	f040 80b4 	bne.w	800cfc6 <_dtoa_r+0x6be>
 800ce5e:	42a6      	cmp	r6, r4
 800ce60:	f43f af70 	beq.w	800cd44 <_dtoa_r+0x43c>
 800ce64:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ce68:	4b0a      	ldr	r3, [pc, #40]	@ (800ce94 <_dtoa_r+0x58c>)
 800ce6a:	2200      	movs	r2, #0
 800ce6c:	f7f3 fbcc 	bl	8000608 <__aeabi_dmul>
 800ce70:	4b08      	ldr	r3, [pc, #32]	@ (800ce94 <_dtoa_r+0x58c>)
 800ce72:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ce76:	2200      	movs	r2, #0
 800ce78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ce7c:	f7f3 fbc4 	bl	8000608 <__aeabi_dmul>
 800ce80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ce84:	e7c4      	b.n	800ce10 <_dtoa_r+0x508>
 800ce86:	bf00      	nop
 800ce88:	08010130 	.word	0x08010130
 800ce8c:	08010108 	.word	0x08010108
 800ce90:	3ff00000 	.word	0x3ff00000
 800ce94:	40240000 	.word	0x40240000
 800ce98:	401c0000 	.word	0x401c0000
 800ce9c:	40140000 	.word	0x40140000
 800cea0:	3fe00000 	.word	0x3fe00000
 800cea4:	4631      	mov	r1, r6
 800cea6:	4628      	mov	r0, r5
 800cea8:	f7f3 fbae 	bl	8000608 <__aeabi_dmul>
 800ceac:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ceb0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ceb2:	4656      	mov	r6, sl
 800ceb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ceb8:	f7f3 fe56 	bl	8000b68 <__aeabi_d2iz>
 800cebc:	4605      	mov	r5, r0
 800cebe:	f7f3 fb39 	bl	8000534 <__aeabi_i2d>
 800cec2:	4602      	mov	r2, r0
 800cec4:	460b      	mov	r3, r1
 800cec6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ceca:	f7f3 f9e5 	bl	8000298 <__aeabi_dsub>
 800cece:	3530      	adds	r5, #48	@ 0x30
 800ced0:	f806 5b01 	strb.w	r5, [r6], #1
 800ced4:	4602      	mov	r2, r0
 800ced6:	460b      	mov	r3, r1
 800ced8:	42a6      	cmp	r6, r4
 800ceda:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cede:	f04f 0200 	mov.w	r2, #0
 800cee2:	d124      	bne.n	800cf2e <_dtoa_r+0x626>
 800cee4:	4baf      	ldr	r3, [pc, #700]	@ (800d1a4 <_dtoa_r+0x89c>)
 800cee6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ceea:	f7f3 f9d7 	bl	800029c <__adddf3>
 800ceee:	4602      	mov	r2, r0
 800cef0:	460b      	mov	r3, r1
 800cef2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cef6:	f7f3 fe17 	bl	8000b28 <__aeabi_dcmpgt>
 800cefa:	2800      	cmp	r0, #0
 800cefc:	d163      	bne.n	800cfc6 <_dtoa_r+0x6be>
 800cefe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cf02:	49a8      	ldr	r1, [pc, #672]	@ (800d1a4 <_dtoa_r+0x89c>)
 800cf04:	2000      	movs	r0, #0
 800cf06:	f7f3 f9c7 	bl	8000298 <__aeabi_dsub>
 800cf0a:	4602      	mov	r2, r0
 800cf0c:	460b      	mov	r3, r1
 800cf0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cf12:	f7f3 fdeb 	bl	8000aec <__aeabi_dcmplt>
 800cf16:	2800      	cmp	r0, #0
 800cf18:	f43f af14 	beq.w	800cd44 <_dtoa_r+0x43c>
 800cf1c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800cf1e:	1e73      	subs	r3, r6, #1
 800cf20:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cf22:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cf26:	2b30      	cmp	r3, #48	@ 0x30
 800cf28:	d0f8      	beq.n	800cf1c <_dtoa_r+0x614>
 800cf2a:	4647      	mov	r7, r8
 800cf2c:	e03b      	b.n	800cfa6 <_dtoa_r+0x69e>
 800cf2e:	4b9e      	ldr	r3, [pc, #632]	@ (800d1a8 <_dtoa_r+0x8a0>)
 800cf30:	f7f3 fb6a 	bl	8000608 <__aeabi_dmul>
 800cf34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cf38:	e7bc      	b.n	800ceb4 <_dtoa_r+0x5ac>
 800cf3a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cf3e:	4656      	mov	r6, sl
 800cf40:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf44:	4620      	mov	r0, r4
 800cf46:	4629      	mov	r1, r5
 800cf48:	f7f3 fc88 	bl	800085c <__aeabi_ddiv>
 800cf4c:	f7f3 fe0c 	bl	8000b68 <__aeabi_d2iz>
 800cf50:	4680      	mov	r8, r0
 800cf52:	f7f3 faef 	bl	8000534 <__aeabi_i2d>
 800cf56:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf5a:	f7f3 fb55 	bl	8000608 <__aeabi_dmul>
 800cf5e:	4602      	mov	r2, r0
 800cf60:	460b      	mov	r3, r1
 800cf62:	4620      	mov	r0, r4
 800cf64:	4629      	mov	r1, r5
 800cf66:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cf6a:	f7f3 f995 	bl	8000298 <__aeabi_dsub>
 800cf6e:	f806 4b01 	strb.w	r4, [r6], #1
 800cf72:	9d03      	ldr	r5, [sp, #12]
 800cf74:	eba6 040a 	sub.w	r4, r6, sl
 800cf78:	42a5      	cmp	r5, r4
 800cf7a:	4602      	mov	r2, r0
 800cf7c:	460b      	mov	r3, r1
 800cf7e:	d133      	bne.n	800cfe8 <_dtoa_r+0x6e0>
 800cf80:	f7f3 f98c 	bl	800029c <__adddf3>
 800cf84:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf88:	4604      	mov	r4, r0
 800cf8a:	460d      	mov	r5, r1
 800cf8c:	f7f3 fdcc 	bl	8000b28 <__aeabi_dcmpgt>
 800cf90:	b9c0      	cbnz	r0, 800cfc4 <_dtoa_r+0x6bc>
 800cf92:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf96:	4620      	mov	r0, r4
 800cf98:	4629      	mov	r1, r5
 800cf9a:	f7f3 fd9d 	bl	8000ad8 <__aeabi_dcmpeq>
 800cf9e:	b110      	cbz	r0, 800cfa6 <_dtoa_r+0x69e>
 800cfa0:	f018 0f01 	tst.w	r8, #1
 800cfa4:	d10e      	bne.n	800cfc4 <_dtoa_r+0x6bc>
 800cfa6:	9902      	ldr	r1, [sp, #8]
 800cfa8:	4648      	mov	r0, r9
 800cfaa:	f000 fbbd 	bl	800d728 <_Bfree>
 800cfae:	2300      	movs	r3, #0
 800cfb0:	7033      	strb	r3, [r6, #0]
 800cfb2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cfb4:	3701      	adds	r7, #1
 800cfb6:	601f      	str	r7, [r3, #0]
 800cfb8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	f000 824b 	beq.w	800d456 <_dtoa_r+0xb4e>
 800cfc0:	601e      	str	r6, [r3, #0]
 800cfc2:	e248      	b.n	800d456 <_dtoa_r+0xb4e>
 800cfc4:	46b8      	mov	r8, r7
 800cfc6:	4633      	mov	r3, r6
 800cfc8:	461e      	mov	r6, r3
 800cfca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cfce:	2a39      	cmp	r2, #57	@ 0x39
 800cfd0:	d106      	bne.n	800cfe0 <_dtoa_r+0x6d8>
 800cfd2:	459a      	cmp	sl, r3
 800cfd4:	d1f8      	bne.n	800cfc8 <_dtoa_r+0x6c0>
 800cfd6:	2230      	movs	r2, #48	@ 0x30
 800cfd8:	f108 0801 	add.w	r8, r8, #1
 800cfdc:	f88a 2000 	strb.w	r2, [sl]
 800cfe0:	781a      	ldrb	r2, [r3, #0]
 800cfe2:	3201      	adds	r2, #1
 800cfe4:	701a      	strb	r2, [r3, #0]
 800cfe6:	e7a0      	b.n	800cf2a <_dtoa_r+0x622>
 800cfe8:	4b6f      	ldr	r3, [pc, #444]	@ (800d1a8 <_dtoa_r+0x8a0>)
 800cfea:	2200      	movs	r2, #0
 800cfec:	f7f3 fb0c 	bl	8000608 <__aeabi_dmul>
 800cff0:	2200      	movs	r2, #0
 800cff2:	2300      	movs	r3, #0
 800cff4:	4604      	mov	r4, r0
 800cff6:	460d      	mov	r5, r1
 800cff8:	f7f3 fd6e 	bl	8000ad8 <__aeabi_dcmpeq>
 800cffc:	2800      	cmp	r0, #0
 800cffe:	d09f      	beq.n	800cf40 <_dtoa_r+0x638>
 800d000:	e7d1      	b.n	800cfa6 <_dtoa_r+0x69e>
 800d002:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d004:	2a00      	cmp	r2, #0
 800d006:	f000 80ea 	beq.w	800d1de <_dtoa_r+0x8d6>
 800d00a:	9a07      	ldr	r2, [sp, #28]
 800d00c:	2a01      	cmp	r2, #1
 800d00e:	f300 80cd 	bgt.w	800d1ac <_dtoa_r+0x8a4>
 800d012:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d014:	2a00      	cmp	r2, #0
 800d016:	f000 80c1 	beq.w	800d19c <_dtoa_r+0x894>
 800d01a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d01e:	9c08      	ldr	r4, [sp, #32]
 800d020:	9e00      	ldr	r6, [sp, #0]
 800d022:	9a00      	ldr	r2, [sp, #0]
 800d024:	441a      	add	r2, r3
 800d026:	9200      	str	r2, [sp, #0]
 800d028:	9a06      	ldr	r2, [sp, #24]
 800d02a:	2101      	movs	r1, #1
 800d02c:	441a      	add	r2, r3
 800d02e:	4648      	mov	r0, r9
 800d030:	9206      	str	r2, [sp, #24]
 800d032:	f000 fc77 	bl	800d924 <__i2b>
 800d036:	4605      	mov	r5, r0
 800d038:	b166      	cbz	r6, 800d054 <_dtoa_r+0x74c>
 800d03a:	9b06      	ldr	r3, [sp, #24]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	dd09      	ble.n	800d054 <_dtoa_r+0x74c>
 800d040:	42b3      	cmp	r3, r6
 800d042:	9a00      	ldr	r2, [sp, #0]
 800d044:	bfa8      	it	ge
 800d046:	4633      	movge	r3, r6
 800d048:	1ad2      	subs	r2, r2, r3
 800d04a:	9200      	str	r2, [sp, #0]
 800d04c:	9a06      	ldr	r2, [sp, #24]
 800d04e:	1af6      	subs	r6, r6, r3
 800d050:	1ad3      	subs	r3, r2, r3
 800d052:	9306      	str	r3, [sp, #24]
 800d054:	9b08      	ldr	r3, [sp, #32]
 800d056:	b30b      	cbz	r3, 800d09c <_dtoa_r+0x794>
 800d058:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	f000 80c6 	beq.w	800d1ec <_dtoa_r+0x8e4>
 800d060:	2c00      	cmp	r4, #0
 800d062:	f000 80c0 	beq.w	800d1e6 <_dtoa_r+0x8de>
 800d066:	4629      	mov	r1, r5
 800d068:	4622      	mov	r2, r4
 800d06a:	4648      	mov	r0, r9
 800d06c:	f000 fd12 	bl	800da94 <__pow5mult>
 800d070:	9a02      	ldr	r2, [sp, #8]
 800d072:	4601      	mov	r1, r0
 800d074:	4605      	mov	r5, r0
 800d076:	4648      	mov	r0, r9
 800d078:	f000 fc6a 	bl	800d950 <__multiply>
 800d07c:	9902      	ldr	r1, [sp, #8]
 800d07e:	4680      	mov	r8, r0
 800d080:	4648      	mov	r0, r9
 800d082:	f000 fb51 	bl	800d728 <_Bfree>
 800d086:	9b08      	ldr	r3, [sp, #32]
 800d088:	1b1b      	subs	r3, r3, r4
 800d08a:	9308      	str	r3, [sp, #32]
 800d08c:	f000 80b1 	beq.w	800d1f2 <_dtoa_r+0x8ea>
 800d090:	9a08      	ldr	r2, [sp, #32]
 800d092:	4641      	mov	r1, r8
 800d094:	4648      	mov	r0, r9
 800d096:	f000 fcfd 	bl	800da94 <__pow5mult>
 800d09a:	9002      	str	r0, [sp, #8]
 800d09c:	2101      	movs	r1, #1
 800d09e:	4648      	mov	r0, r9
 800d0a0:	f000 fc40 	bl	800d924 <__i2b>
 800d0a4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d0a6:	4604      	mov	r4, r0
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	f000 81d8 	beq.w	800d45e <_dtoa_r+0xb56>
 800d0ae:	461a      	mov	r2, r3
 800d0b0:	4601      	mov	r1, r0
 800d0b2:	4648      	mov	r0, r9
 800d0b4:	f000 fcee 	bl	800da94 <__pow5mult>
 800d0b8:	9b07      	ldr	r3, [sp, #28]
 800d0ba:	2b01      	cmp	r3, #1
 800d0bc:	4604      	mov	r4, r0
 800d0be:	f300 809f 	bgt.w	800d200 <_dtoa_r+0x8f8>
 800d0c2:	9b04      	ldr	r3, [sp, #16]
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	f040 8097 	bne.w	800d1f8 <_dtoa_r+0x8f0>
 800d0ca:	9b05      	ldr	r3, [sp, #20]
 800d0cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	f040 8093 	bne.w	800d1fc <_dtoa_r+0x8f4>
 800d0d6:	9b05      	ldr	r3, [sp, #20]
 800d0d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d0dc:	0d1b      	lsrs	r3, r3, #20
 800d0de:	051b      	lsls	r3, r3, #20
 800d0e0:	b133      	cbz	r3, 800d0f0 <_dtoa_r+0x7e8>
 800d0e2:	9b00      	ldr	r3, [sp, #0]
 800d0e4:	3301      	adds	r3, #1
 800d0e6:	9300      	str	r3, [sp, #0]
 800d0e8:	9b06      	ldr	r3, [sp, #24]
 800d0ea:	3301      	adds	r3, #1
 800d0ec:	9306      	str	r3, [sp, #24]
 800d0ee:	2301      	movs	r3, #1
 800d0f0:	9308      	str	r3, [sp, #32]
 800d0f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	f000 81b8 	beq.w	800d46a <_dtoa_r+0xb62>
 800d0fa:	6923      	ldr	r3, [r4, #16]
 800d0fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d100:	6918      	ldr	r0, [r3, #16]
 800d102:	f000 fbc3 	bl	800d88c <__hi0bits>
 800d106:	f1c0 0020 	rsb	r0, r0, #32
 800d10a:	9b06      	ldr	r3, [sp, #24]
 800d10c:	4418      	add	r0, r3
 800d10e:	f010 001f 	ands.w	r0, r0, #31
 800d112:	f000 8082 	beq.w	800d21a <_dtoa_r+0x912>
 800d116:	f1c0 0320 	rsb	r3, r0, #32
 800d11a:	2b04      	cmp	r3, #4
 800d11c:	dd73      	ble.n	800d206 <_dtoa_r+0x8fe>
 800d11e:	9b00      	ldr	r3, [sp, #0]
 800d120:	f1c0 001c 	rsb	r0, r0, #28
 800d124:	4403      	add	r3, r0
 800d126:	9300      	str	r3, [sp, #0]
 800d128:	9b06      	ldr	r3, [sp, #24]
 800d12a:	4403      	add	r3, r0
 800d12c:	4406      	add	r6, r0
 800d12e:	9306      	str	r3, [sp, #24]
 800d130:	9b00      	ldr	r3, [sp, #0]
 800d132:	2b00      	cmp	r3, #0
 800d134:	dd05      	ble.n	800d142 <_dtoa_r+0x83a>
 800d136:	9902      	ldr	r1, [sp, #8]
 800d138:	461a      	mov	r2, r3
 800d13a:	4648      	mov	r0, r9
 800d13c:	f000 fd04 	bl	800db48 <__lshift>
 800d140:	9002      	str	r0, [sp, #8]
 800d142:	9b06      	ldr	r3, [sp, #24]
 800d144:	2b00      	cmp	r3, #0
 800d146:	dd05      	ble.n	800d154 <_dtoa_r+0x84c>
 800d148:	4621      	mov	r1, r4
 800d14a:	461a      	mov	r2, r3
 800d14c:	4648      	mov	r0, r9
 800d14e:	f000 fcfb 	bl	800db48 <__lshift>
 800d152:	4604      	mov	r4, r0
 800d154:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d156:	2b00      	cmp	r3, #0
 800d158:	d061      	beq.n	800d21e <_dtoa_r+0x916>
 800d15a:	9802      	ldr	r0, [sp, #8]
 800d15c:	4621      	mov	r1, r4
 800d15e:	f000 fd5f 	bl	800dc20 <__mcmp>
 800d162:	2800      	cmp	r0, #0
 800d164:	da5b      	bge.n	800d21e <_dtoa_r+0x916>
 800d166:	2300      	movs	r3, #0
 800d168:	9902      	ldr	r1, [sp, #8]
 800d16a:	220a      	movs	r2, #10
 800d16c:	4648      	mov	r0, r9
 800d16e:	f000 fafd 	bl	800d76c <__multadd>
 800d172:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d174:	9002      	str	r0, [sp, #8]
 800d176:	f107 38ff 	add.w	r8, r7, #4294967295
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	f000 8177 	beq.w	800d46e <_dtoa_r+0xb66>
 800d180:	4629      	mov	r1, r5
 800d182:	2300      	movs	r3, #0
 800d184:	220a      	movs	r2, #10
 800d186:	4648      	mov	r0, r9
 800d188:	f000 faf0 	bl	800d76c <__multadd>
 800d18c:	f1bb 0f00 	cmp.w	fp, #0
 800d190:	4605      	mov	r5, r0
 800d192:	dc6f      	bgt.n	800d274 <_dtoa_r+0x96c>
 800d194:	9b07      	ldr	r3, [sp, #28]
 800d196:	2b02      	cmp	r3, #2
 800d198:	dc49      	bgt.n	800d22e <_dtoa_r+0x926>
 800d19a:	e06b      	b.n	800d274 <_dtoa_r+0x96c>
 800d19c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d19e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d1a2:	e73c      	b.n	800d01e <_dtoa_r+0x716>
 800d1a4:	3fe00000 	.word	0x3fe00000
 800d1a8:	40240000 	.word	0x40240000
 800d1ac:	9b03      	ldr	r3, [sp, #12]
 800d1ae:	1e5c      	subs	r4, r3, #1
 800d1b0:	9b08      	ldr	r3, [sp, #32]
 800d1b2:	42a3      	cmp	r3, r4
 800d1b4:	db09      	blt.n	800d1ca <_dtoa_r+0x8c2>
 800d1b6:	1b1c      	subs	r4, r3, r4
 800d1b8:	9b03      	ldr	r3, [sp, #12]
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	f6bf af30 	bge.w	800d020 <_dtoa_r+0x718>
 800d1c0:	9b00      	ldr	r3, [sp, #0]
 800d1c2:	9a03      	ldr	r2, [sp, #12]
 800d1c4:	1a9e      	subs	r6, r3, r2
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	e72b      	b.n	800d022 <_dtoa_r+0x71a>
 800d1ca:	9b08      	ldr	r3, [sp, #32]
 800d1cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d1ce:	9408      	str	r4, [sp, #32]
 800d1d0:	1ae3      	subs	r3, r4, r3
 800d1d2:	441a      	add	r2, r3
 800d1d4:	9e00      	ldr	r6, [sp, #0]
 800d1d6:	9b03      	ldr	r3, [sp, #12]
 800d1d8:	920d      	str	r2, [sp, #52]	@ 0x34
 800d1da:	2400      	movs	r4, #0
 800d1dc:	e721      	b.n	800d022 <_dtoa_r+0x71a>
 800d1de:	9c08      	ldr	r4, [sp, #32]
 800d1e0:	9e00      	ldr	r6, [sp, #0]
 800d1e2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d1e4:	e728      	b.n	800d038 <_dtoa_r+0x730>
 800d1e6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d1ea:	e751      	b.n	800d090 <_dtoa_r+0x788>
 800d1ec:	9a08      	ldr	r2, [sp, #32]
 800d1ee:	9902      	ldr	r1, [sp, #8]
 800d1f0:	e750      	b.n	800d094 <_dtoa_r+0x78c>
 800d1f2:	f8cd 8008 	str.w	r8, [sp, #8]
 800d1f6:	e751      	b.n	800d09c <_dtoa_r+0x794>
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	e779      	b.n	800d0f0 <_dtoa_r+0x7e8>
 800d1fc:	9b04      	ldr	r3, [sp, #16]
 800d1fe:	e777      	b.n	800d0f0 <_dtoa_r+0x7e8>
 800d200:	2300      	movs	r3, #0
 800d202:	9308      	str	r3, [sp, #32]
 800d204:	e779      	b.n	800d0fa <_dtoa_r+0x7f2>
 800d206:	d093      	beq.n	800d130 <_dtoa_r+0x828>
 800d208:	9a00      	ldr	r2, [sp, #0]
 800d20a:	331c      	adds	r3, #28
 800d20c:	441a      	add	r2, r3
 800d20e:	9200      	str	r2, [sp, #0]
 800d210:	9a06      	ldr	r2, [sp, #24]
 800d212:	441a      	add	r2, r3
 800d214:	441e      	add	r6, r3
 800d216:	9206      	str	r2, [sp, #24]
 800d218:	e78a      	b.n	800d130 <_dtoa_r+0x828>
 800d21a:	4603      	mov	r3, r0
 800d21c:	e7f4      	b.n	800d208 <_dtoa_r+0x900>
 800d21e:	9b03      	ldr	r3, [sp, #12]
 800d220:	2b00      	cmp	r3, #0
 800d222:	46b8      	mov	r8, r7
 800d224:	dc20      	bgt.n	800d268 <_dtoa_r+0x960>
 800d226:	469b      	mov	fp, r3
 800d228:	9b07      	ldr	r3, [sp, #28]
 800d22a:	2b02      	cmp	r3, #2
 800d22c:	dd1e      	ble.n	800d26c <_dtoa_r+0x964>
 800d22e:	f1bb 0f00 	cmp.w	fp, #0
 800d232:	f47f adb1 	bne.w	800cd98 <_dtoa_r+0x490>
 800d236:	4621      	mov	r1, r4
 800d238:	465b      	mov	r3, fp
 800d23a:	2205      	movs	r2, #5
 800d23c:	4648      	mov	r0, r9
 800d23e:	f000 fa95 	bl	800d76c <__multadd>
 800d242:	4601      	mov	r1, r0
 800d244:	4604      	mov	r4, r0
 800d246:	9802      	ldr	r0, [sp, #8]
 800d248:	f000 fcea 	bl	800dc20 <__mcmp>
 800d24c:	2800      	cmp	r0, #0
 800d24e:	f77f ada3 	ble.w	800cd98 <_dtoa_r+0x490>
 800d252:	4656      	mov	r6, sl
 800d254:	2331      	movs	r3, #49	@ 0x31
 800d256:	f806 3b01 	strb.w	r3, [r6], #1
 800d25a:	f108 0801 	add.w	r8, r8, #1
 800d25e:	e59f      	b.n	800cda0 <_dtoa_r+0x498>
 800d260:	9c03      	ldr	r4, [sp, #12]
 800d262:	46b8      	mov	r8, r7
 800d264:	4625      	mov	r5, r4
 800d266:	e7f4      	b.n	800d252 <_dtoa_r+0x94a>
 800d268:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d26c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d26e:	2b00      	cmp	r3, #0
 800d270:	f000 8101 	beq.w	800d476 <_dtoa_r+0xb6e>
 800d274:	2e00      	cmp	r6, #0
 800d276:	dd05      	ble.n	800d284 <_dtoa_r+0x97c>
 800d278:	4629      	mov	r1, r5
 800d27a:	4632      	mov	r2, r6
 800d27c:	4648      	mov	r0, r9
 800d27e:	f000 fc63 	bl	800db48 <__lshift>
 800d282:	4605      	mov	r5, r0
 800d284:	9b08      	ldr	r3, [sp, #32]
 800d286:	2b00      	cmp	r3, #0
 800d288:	d05c      	beq.n	800d344 <_dtoa_r+0xa3c>
 800d28a:	6869      	ldr	r1, [r5, #4]
 800d28c:	4648      	mov	r0, r9
 800d28e:	f000 fa0b 	bl	800d6a8 <_Balloc>
 800d292:	4606      	mov	r6, r0
 800d294:	b928      	cbnz	r0, 800d2a2 <_dtoa_r+0x99a>
 800d296:	4b82      	ldr	r3, [pc, #520]	@ (800d4a0 <_dtoa_r+0xb98>)
 800d298:	4602      	mov	r2, r0
 800d29a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d29e:	f7ff bb4a 	b.w	800c936 <_dtoa_r+0x2e>
 800d2a2:	692a      	ldr	r2, [r5, #16]
 800d2a4:	3202      	adds	r2, #2
 800d2a6:	0092      	lsls	r2, r2, #2
 800d2a8:	f105 010c 	add.w	r1, r5, #12
 800d2ac:	300c      	adds	r0, #12
 800d2ae:	f001 ff69 	bl	800f184 <memcpy>
 800d2b2:	2201      	movs	r2, #1
 800d2b4:	4631      	mov	r1, r6
 800d2b6:	4648      	mov	r0, r9
 800d2b8:	f000 fc46 	bl	800db48 <__lshift>
 800d2bc:	f10a 0301 	add.w	r3, sl, #1
 800d2c0:	9300      	str	r3, [sp, #0]
 800d2c2:	eb0a 030b 	add.w	r3, sl, fp
 800d2c6:	9308      	str	r3, [sp, #32]
 800d2c8:	9b04      	ldr	r3, [sp, #16]
 800d2ca:	f003 0301 	and.w	r3, r3, #1
 800d2ce:	462f      	mov	r7, r5
 800d2d0:	9306      	str	r3, [sp, #24]
 800d2d2:	4605      	mov	r5, r0
 800d2d4:	9b00      	ldr	r3, [sp, #0]
 800d2d6:	9802      	ldr	r0, [sp, #8]
 800d2d8:	4621      	mov	r1, r4
 800d2da:	f103 3bff 	add.w	fp, r3, #4294967295
 800d2de:	f7ff fa89 	bl	800c7f4 <quorem>
 800d2e2:	4603      	mov	r3, r0
 800d2e4:	3330      	adds	r3, #48	@ 0x30
 800d2e6:	9003      	str	r0, [sp, #12]
 800d2e8:	4639      	mov	r1, r7
 800d2ea:	9802      	ldr	r0, [sp, #8]
 800d2ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800d2ee:	f000 fc97 	bl	800dc20 <__mcmp>
 800d2f2:	462a      	mov	r2, r5
 800d2f4:	9004      	str	r0, [sp, #16]
 800d2f6:	4621      	mov	r1, r4
 800d2f8:	4648      	mov	r0, r9
 800d2fa:	f000 fcad 	bl	800dc58 <__mdiff>
 800d2fe:	68c2      	ldr	r2, [r0, #12]
 800d300:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d302:	4606      	mov	r6, r0
 800d304:	bb02      	cbnz	r2, 800d348 <_dtoa_r+0xa40>
 800d306:	4601      	mov	r1, r0
 800d308:	9802      	ldr	r0, [sp, #8]
 800d30a:	f000 fc89 	bl	800dc20 <__mcmp>
 800d30e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d310:	4602      	mov	r2, r0
 800d312:	4631      	mov	r1, r6
 800d314:	4648      	mov	r0, r9
 800d316:	920c      	str	r2, [sp, #48]	@ 0x30
 800d318:	9309      	str	r3, [sp, #36]	@ 0x24
 800d31a:	f000 fa05 	bl	800d728 <_Bfree>
 800d31e:	9b07      	ldr	r3, [sp, #28]
 800d320:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d322:	9e00      	ldr	r6, [sp, #0]
 800d324:	ea42 0103 	orr.w	r1, r2, r3
 800d328:	9b06      	ldr	r3, [sp, #24]
 800d32a:	4319      	orrs	r1, r3
 800d32c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d32e:	d10d      	bne.n	800d34c <_dtoa_r+0xa44>
 800d330:	2b39      	cmp	r3, #57	@ 0x39
 800d332:	d027      	beq.n	800d384 <_dtoa_r+0xa7c>
 800d334:	9a04      	ldr	r2, [sp, #16]
 800d336:	2a00      	cmp	r2, #0
 800d338:	dd01      	ble.n	800d33e <_dtoa_r+0xa36>
 800d33a:	9b03      	ldr	r3, [sp, #12]
 800d33c:	3331      	adds	r3, #49	@ 0x31
 800d33e:	f88b 3000 	strb.w	r3, [fp]
 800d342:	e52e      	b.n	800cda2 <_dtoa_r+0x49a>
 800d344:	4628      	mov	r0, r5
 800d346:	e7b9      	b.n	800d2bc <_dtoa_r+0x9b4>
 800d348:	2201      	movs	r2, #1
 800d34a:	e7e2      	b.n	800d312 <_dtoa_r+0xa0a>
 800d34c:	9904      	ldr	r1, [sp, #16]
 800d34e:	2900      	cmp	r1, #0
 800d350:	db04      	blt.n	800d35c <_dtoa_r+0xa54>
 800d352:	9807      	ldr	r0, [sp, #28]
 800d354:	4301      	orrs	r1, r0
 800d356:	9806      	ldr	r0, [sp, #24]
 800d358:	4301      	orrs	r1, r0
 800d35a:	d120      	bne.n	800d39e <_dtoa_r+0xa96>
 800d35c:	2a00      	cmp	r2, #0
 800d35e:	ddee      	ble.n	800d33e <_dtoa_r+0xa36>
 800d360:	9902      	ldr	r1, [sp, #8]
 800d362:	9300      	str	r3, [sp, #0]
 800d364:	2201      	movs	r2, #1
 800d366:	4648      	mov	r0, r9
 800d368:	f000 fbee 	bl	800db48 <__lshift>
 800d36c:	4621      	mov	r1, r4
 800d36e:	9002      	str	r0, [sp, #8]
 800d370:	f000 fc56 	bl	800dc20 <__mcmp>
 800d374:	2800      	cmp	r0, #0
 800d376:	9b00      	ldr	r3, [sp, #0]
 800d378:	dc02      	bgt.n	800d380 <_dtoa_r+0xa78>
 800d37a:	d1e0      	bne.n	800d33e <_dtoa_r+0xa36>
 800d37c:	07da      	lsls	r2, r3, #31
 800d37e:	d5de      	bpl.n	800d33e <_dtoa_r+0xa36>
 800d380:	2b39      	cmp	r3, #57	@ 0x39
 800d382:	d1da      	bne.n	800d33a <_dtoa_r+0xa32>
 800d384:	2339      	movs	r3, #57	@ 0x39
 800d386:	f88b 3000 	strb.w	r3, [fp]
 800d38a:	4633      	mov	r3, r6
 800d38c:	461e      	mov	r6, r3
 800d38e:	3b01      	subs	r3, #1
 800d390:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d394:	2a39      	cmp	r2, #57	@ 0x39
 800d396:	d04e      	beq.n	800d436 <_dtoa_r+0xb2e>
 800d398:	3201      	adds	r2, #1
 800d39a:	701a      	strb	r2, [r3, #0]
 800d39c:	e501      	b.n	800cda2 <_dtoa_r+0x49a>
 800d39e:	2a00      	cmp	r2, #0
 800d3a0:	dd03      	ble.n	800d3aa <_dtoa_r+0xaa2>
 800d3a2:	2b39      	cmp	r3, #57	@ 0x39
 800d3a4:	d0ee      	beq.n	800d384 <_dtoa_r+0xa7c>
 800d3a6:	3301      	adds	r3, #1
 800d3a8:	e7c9      	b.n	800d33e <_dtoa_r+0xa36>
 800d3aa:	9a00      	ldr	r2, [sp, #0]
 800d3ac:	9908      	ldr	r1, [sp, #32]
 800d3ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d3b2:	428a      	cmp	r2, r1
 800d3b4:	d028      	beq.n	800d408 <_dtoa_r+0xb00>
 800d3b6:	9902      	ldr	r1, [sp, #8]
 800d3b8:	2300      	movs	r3, #0
 800d3ba:	220a      	movs	r2, #10
 800d3bc:	4648      	mov	r0, r9
 800d3be:	f000 f9d5 	bl	800d76c <__multadd>
 800d3c2:	42af      	cmp	r7, r5
 800d3c4:	9002      	str	r0, [sp, #8]
 800d3c6:	f04f 0300 	mov.w	r3, #0
 800d3ca:	f04f 020a 	mov.w	r2, #10
 800d3ce:	4639      	mov	r1, r7
 800d3d0:	4648      	mov	r0, r9
 800d3d2:	d107      	bne.n	800d3e4 <_dtoa_r+0xadc>
 800d3d4:	f000 f9ca 	bl	800d76c <__multadd>
 800d3d8:	4607      	mov	r7, r0
 800d3da:	4605      	mov	r5, r0
 800d3dc:	9b00      	ldr	r3, [sp, #0]
 800d3de:	3301      	adds	r3, #1
 800d3e0:	9300      	str	r3, [sp, #0]
 800d3e2:	e777      	b.n	800d2d4 <_dtoa_r+0x9cc>
 800d3e4:	f000 f9c2 	bl	800d76c <__multadd>
 800d3e8:	4629      	mov	r1, r5
 800d3ea:	4607      	mov	r7, r0
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	220a      	movs	r2, #10
 800d3f0:	4648      	mov	r0, r9
 800d3f2:	f000 f9bb 	bl	800d76c <__multadd>
 800d3f6:	4605      	mov	r5, r0
 800d3f8:	e7f0      	b.n	800d3dc <_dtoa_r+0xad4>
 800d3fa:	f1bb 0f00 	cmp.w	fp, #0
 800d3fe:	bfcc      	ite	gt
 800d400:	465e      	movgt	r6, fp
 800d402:	2601      	movle	r6, #1
 800d404:	4456      	add	r6, sl
 800d406:	2700      	movs	r7, #0
 800d408:	9902      	ldr	r1, [sp, #8]
 800d40a:	9300      	str	r3, [sp, #0]
 800d40c:	2201      	movs	r2, #1
 800d40e:	4648      	mov	r0, r9
 800d410:	f000 fb9a 	bl	800db48 <__lshift>
 800d414:	4621      	mov	r1, r4
 800d416:	9002      	str	r0, [sp, #8]
 800d418:	f000 fc02 	bl	800dc20 <__mcmp>
 800d41c:	2800      	cmp	r0, #0
 800d41e:	dcb4      	bgt.n	800d38a <_dtoa_r+0xa82>
 800d420:	d102      	bne.n	800d428 <_dtoa_r+0xb20>
 800d422:	9b00      	ldr	r3, [sp, #0]
 800d424:	07db      	lsls	r3, r3, #31
 800d426:	d4b0      	bmi.n	800d38a <_dtoa_r+0xa82>
 800d428:	4633      	mov	r3, r6
 800d42a:	461e      	mov	r6, r3
 800d42c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d430:	2a30      	cmp	r2, #48	@ 0x30
 800d432:	d0fa      	beq.n	800d42a <_dtoa_r+0xb22>
 800d434:	e4b5      	b.n	800cda2 <_dtoa_r+0x49a>
 800d436:	459a      	cmp	sl, r3
 800d438:	d1a8      	bne.n	800d38c <_dtoa_r+0xa84>
 800d43a:	2331      	movs	r3, #49	@ 0x31
 800d43c:	f108 0801 	add.w	r8, r8, #1
 800d440:	f88a 3000 	strb.w	r3, [sl]
 800d444:	e4ad      	b.n	800cda2 <_dtoa_r+0x49a>
 800d446:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d448:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d4a4 <_dtoa_r+0xb9c>
 800d44c:	b11b      	cbz	r3, 800d456 <_dtoa_r+0xb4e>
 800d44e:	f10a 0308 	add.w	r3, sl, #8
 800d452:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d454:	6013      	str	r3, [r2, #0]
 800d456:	4650      	mov	r0, sl
 800d458:	b017      	add	sp, #92	@ 0x5c
 800d45a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d45e:	9b07      	ldr	r3, [sp, #28]
 800d460:	2b01      	cmp	r3, #1
 800d462:	f77f ae2e 	ble.w	800d0c2 <_dtoa_r+0x7ba>
 800d466:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d468:	9308      	str	r3, [sp, #32]
 800d46a:	2001      	movs	r0, #1
 800d46c:	e64d      	b.n	800d10a <_dtoa_r+0x802>
 800d46e:	f1bb 0f00 	cmp.w	fp, #0
 800d472:	f77f aed9 	ble.w	800d228 <_dtoa_r+0x920>
 800d476:	4656      	mov	r6, sl
 800d478:	9802      	ldr	r0, [sp, #8]
 800d47a:	4621      	mov	r1, r4
 800d47c:	f7ff f9ba 	bl	800c7f4 <quorem>
 800d480:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d484:	f806 3b01 	strb.w	r3, [r6], #1
 800d488:	eba6 020a 	sub.w	r2, r6, sl
 800d48c:	4593      	cmp	fp, r2
 800d48e:	ddb4      	ble.n	800d3fa <_dtoa_r+0xaf2>
 800d490:	9902      	ldr	r1, [sp, #8]
 800d492:	2300      	movs	r3, #0
 800d494:	220a      	movs	r2, #10
 800d496:	4648      	mov	r0, r9
 800d498:	f000 f968 	bl	800d76c <__multadd>
 800d49c:	9002      	str	r0, [sp, #8]
 800d49e:	e7eb      	b.n	800d478 <_dtoa_r+0xb70>
 800d4a0:	0800ffd5 	.word	0x0800ffd5
 800d4a4:	0800ff59 	.word	0x0800ff59

0800d4a8 <_free_r>:
 800d4a8:	b538      	push	{r3, r4, r5, lr}
 800d4aa:	4605      	mov	r5, r0
 800d4ac:	2900      	cmp	r1, #0
 800d4ae:	d041      	beq.n	800d534 <_free_r+0x8c>
 800d4b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d4b4:	1f0c      	subs	r4, r1, #4
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	bfb8      	it	lt
 800d4ba:	18e4      	addlt	r4, r4, r3
 800d4bc:	f000 f8e8 	bl	800d690 <__malloc_lock>
 800d4c0:	4a1d      	ldr	r2, [pc, #116]	@ (800d538 <_free_r+0x90>)
 800d4c2:	6813      	ldr	r3, [r2, #0]
 800d4c4:	b933      	cbnz	r3, 800d4d4 <_free_r+0x2c>
 800d4c6:	6063      	str	r3, [r4, #4]
 800d4c8:	6014      	str	r4, [r2, #0]
 800d4ca:	4628      	mov	r0, r5
 800d4cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d4d0:	f000 b8e4 	b.w	800d69c <__malloc_unlock>
 800d4d4:	42a3      	cmp	r3, r4
 800d4d6:	d908      	bls.n	800d4ea <_free_r+0x42>
 800d4d8:	6820      	ldr	r0, [r4, #0]
 800d4da:	1821      	adds	r1, r4, r0
 800d4dc:	428b      	cmp	r3, r1
 800d4de:	bf01      	itttt	eq
 800d4e0:	6819      	ldreq	r1, [r3, #0]
 800d4e2:	685b      	ldreq	r3, [r3, #4]
 800d4e4:	1809      	addeq	r1, r1, r0
 800d4e6:	6021      	streq	r1, [r4, #0]
 800d4e8:	e7ed      	b.n	800d4c6 <_free_r+0x1e>
 800d4ea:	461a      	mov	r2, r3
 800d4ec:	685b      	ldr	r3, [r3, #4]
 800d4ee:	b10b      	cbz	r3, 800d4f4 <_free_r+0x4c>
 800d4f0:	42a3      	cmp	r3, r4
 800d4f2:	d9fa      	bls.n	800d4ea <_free_r+0x42>
 800d4f4:	6811      	ldr	r1, [r2, #0]
 800d4f6:	1850      	adds	r0, r2, r1
 800d4f8:	42a0      	cmp	r0, r4
 800d4fa:	d10b      	bne.n	800d514 <_free_r+0x6c>
 800d4fc:	6820      	ldr	r0, [r4, #0]
 800d4fe:	4401      	add	r1, r0
 800d500:	1850      	adds	r0, r2, r1
 800d502:	4283      	cmp	r3, r0
 800d504:	6011      	str	r1, [r2, #0]
 800d506:	d1e0      	bne.n	800d4ca <_free_r+0x22>
 800d508:	6818      	ldr	r0, [r3, #0]
 800d50a:	685b      	ldr	r3, [r3, #4]
 800d50c:	6053      	str	r3, [r2, #4]
 800d50e:	4408      	add	r0, r1
 800d510:	6010      	str	r0, [r2, #0]
 800d512:	e7da      	b.n	800d4ca <_free_r+0x22>
 800d514:	d902      	bls.n	800d51c <_free_r+0x74>
 800d516:	230c      	movs	r3, #12
 800d518:	602b      	str	r3, [r5, #0]
 800d51a:	e7d6      	b.n	800d4ca <_free_r+0x22>
 800d51c:	6820      	ldr	r0, [r4, #0]
 800d51e:	1821      	adds	r1, r4, r0
 800d520:	428b      	cmp	r3, r1
 800d522:	bf04      	itt	eq
 800d524:	6819      	ldreq	r1, [r3, #0]
 800d526:	685b      	ldreq	r3, [r3, #4]
 800d528:	6063      	str	r3, [r4, #4]
 800d52a:	bf04      	itt	eq
 800d52c:	1809      	addeq	r1, r1, r0
 800d52e:	6021      	streq	r1, [r4, #0]
 800d530:	6054      	str	r4, [r2, #4]
 800d532:	e7ca      	b.n	800d4ca <_free_r+0x22>
 800d534:	bd38      	pop	{r3, r4, r5, pc}
 800d536:	bf00      	nop
 800d538:	20000fb0 	.word	0x20000fb0

0800d53c <malloc>:
 800d53c:	4b02      	ldr	r3, [pc, #8]	@ (800d548 <malloc+0xc>)
 800d53e:	4601      	mov	r1, r0
 800d540:	6818      	ldr	r0, [r3, #0]
 800d542:	f000 b825 	b.w	800d590 <_malloc_r>
 800d546:	bf00      	nop
 800d548:	20000180 	.word	0x20000180

0800d54c <sbrk_aligned>:
 800d54c:	b570      	push	{r4, r5, r6, lr}
 800d54e:	4e0f      	ldr	r6, [pc, #60]	@ (800d58c <sbrk_aligned+0x40>)
 800d550:	460c      	mov	r4, r1
 800d552:	6831      	ldr	r1, [r6, #0]
 800d554:	4605      	mov	r5, r0
 800d556:	b911      	cbnz	r1, 800d55e <sbrk_aligned+0x12>
 800d558:	f001 fe04 	bl	800f164 <_sbrk_r>
 800d55c:	6030      	str	r0, [r6, #0]
 800d55e:	4621      	mov	r1, r4
 800d560:	4628      	mov	r0, r5
 800d562:	f001 fdff 	bl	800f164 <_sbrk_r>
 800d566:	1c43      	adds	r3, r0, #1
 800d568:	d103      	bne.n	800d572 <sbrk_aligned+0x26>
 800d56a:	f04f 34ff 	mov.w	r4, #4294967295
 800d56e:	4620      	mov	r0, r4
 800d570:	bd70      	pop	{r4, r5, r6, pc}
 800d572:	1cc4      	adds	r4, r0, #3
 800d574:	f024 0403 	bic.w	r4, r4, #3
 800d578:	42a0      	cmp	r0, r4
 800d57a:	d0f8      	beq.n	800d56e <sbrk_aligned+0x22>
 800d57c:	1a21      	subs	r1, r4, r0
 800d57e:	4628      	mov	r0, r5
 800d580:	f001 fdf0 	bl	800f164 <_sbrk_r>
 800d584:	3001      	adds	r0, #1
 800d586:	d1f2      	bne.n	800d56e <sbrk_aligned+0x22>
 800d588:	e7ef      	b.n	800d56a <sbrk_aligned+0x1e>
 800d58a:	bf00      	nop
 800d58c:	20000fac 	.word	0x20000fac

0800d590 <_malloc_r>:
 800d590:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d594:	1ccd      	adds	r5, r1, #3
 800d596:	f025 0503 	bic.w	r5, r5, #3
 800d59a:	3508      	adds	r5, #8
 800d59c:	2d0c      	cmp	r5, #12
 800d59e:	bf38      	it	cc
 800d5a0:	250c      	movcc	r5, #12
 800d5a2:	2d00      	cmp	r5, #0
 800d5a4:	4606      	mov	r6, r0
 800d5a6:	db01      	blt.n	800d5ac <_malloc_r+0x1c>
 800d5a8:	42a9      	cmp	r1, r5
 800d5aa:	d904      	bls.n	800d5b6 <_malloc_r+0x26>
 800d5ac:	230c      	movs	r3, #12
 800d5ae:	6033      	str	r3, [r6, #0]
 800d5b0:	2000      	movs	r0, #0
 800d5b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d5b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d68c <_malloc_r+0xfc>
 800d5ba:	f000 f869 	bl	800d690 <__malloc_lock>
 800d5be:	f8d8 3000 	ldr.w	r3, [r8]
 800d5c2:	461c      	mov	r4, r3
 800d5c4:	bb44      	cbnz	r4, 800d618 <_malloc_r+0x88>
 800d5c6:	4629      	mov	r1, r5
 800d5c8:	4630      	mov	r0, r6
 800d5ca:	f7ff ffbf 	bl	800d54c <sbrk_aligned>
 800d5ce:	1c43      	adds	r3, r0, #1
 800d5d0:	4604      	mov	r4, r0
 800d5d2:	d158      	bne.n	800d686 <_malloc_r+0xf6>
 800d5d4:	f8d8 4000 	ldr.w	r4, [r8]
 800d5d8:	4627      	mov	r7, r4
 800d5da:	2f00      	cmp	r7, #0
 800d5dc:	d143      	bne.n	800d666 <_malloc_r+0xd6>
 800d5de:	2c00      	cmp	r4, #0
 800d5e0:	d04b      	beq.n	800d67a <_malloc_r+0xea>
 800d5e2:	6823      	ldr	r3, [r4, #0]
 800d5e4:	4639      	mov	r1, r7
 800d5e6:	4630      	mov	r0, r6
 800d5e8:	eb04 0903 	add.w	r9, r4, r3
 800d5ec:	f001 fdba 	bl	800f164 <_sbrk_r>
 800d5f0:	4581      	cmp	r9, r0
 800d5f2:	d142      	bne.n	800d67a <_malloc_r+0xea>
 800d5f4:	6821      	ldr	r1, [r4, #0]
 800d5f6:	1a6d      	subs	r5, r5, r1
 800d5f8:	4629      	mov	r1, r5
 800d5fa:	4630      	mov	r0, r6
 800d5fc:	f7ff ffa6 	bl	800d54c <sbrk_aligned>
 800d600:	3001      	adds	r0, #1
 800d602:	d03a      	beq.n	800d67a <_malloc_r+0xea>
 800d604:	6823      	ldr	r3, [r4, #0]
 800d606:	442b      	add	r3, r5
 800d608:	6023      	str	r3, [r4, #0]
 800d60a:	f8d8 3000 	ldr.w	r3, [r8]
 800d60e:	685a      	ldr	r2, [r3, #4]
 800d610:	bb62      	cbnz	r2, 800d66c <_malloc_r+0xdc>
 800d612:	f8c8 7000 	str.w	r7, [r8]
 800d616:	e00f      	b.n	800d638 <_malloc_r+0xa8>
 800d618:	6822      	ldr	r2, [r4, #0]
 800d61a:	1b52      	subs	r2, r2, r5
 800d61c:	d420      	bmi.n	800d660 <_malloc_r+0xd0>
 800d61e:	2a0b      	cmp	r2, #11
 800d620:	d917      	bls.n	800d652 <_malloc_r+0xc2>
 800d622:	1961      	adds	r1, r4, r5
 800d624:	42a3      	cmp	r3, r4
 800d626:	6025      	str	r5, [r4, #0]
 800d628:	bf18      	it	ne
 800d62a:	6059      	strne	r1, [r3, #4]
 800d62c:	6863      	ldr	r3, [r4, #4]
 800d62e:	bf08      	it	eq
 800d630:	f8c8 1000 	streq.w	r1, [r8]
 800d634:	5162      	str	r2, [r4, r5]
 800d636:	604b      	str	r3, [r1, #4]
 800d638:	4630      	mov	r0, r6
 800d63a:	f000 f82f 	bl	800d69c <__malloc_unlock>
 800d63e:	f104 000b 	add.w	r0, r4, #11
 800d642:	1d23      	adds	r3, r4, #4
 800d644:	f020 0007 	bic.w	r0, r0, #7
 800d648:	1ac2      	subs	r2, r0, r3
 800d64a:	bf1c      	itt	ne
 800d64c:	1a1b      	subne	r3, r3, r0
 800d64e:	50a3      	strne	r3, [r4, r2]
 800d650:	e7af      	b.n	800d5b2 <_malloc_r+0x22>
 800d652:	6862      	ldr	r2, [r4, #4]
 800d654:	42a3      	cmp	r3, r4
 800d656:	bf0c      	ite	eq
 800d658:	f8c8 2000 	streq.w	r2, [r8]
 800d65c:	605a      	strne	r2, [r3, #4]
 800d65e:	e7eb      	b.n	800d638 <_malloc_r+0xa8>
 800d660:	4623      	mov	r3, r4
 800d662:	6864      	ldr	r4, [r4, #4]
 800d664:	e7ae      	b.n	800d5c4 <_malloc_r+0x34>
 800d666:	463c      	mov	r4, r7
 800d668:	687f      	ldr	r7, [r7, #4]
 800d66a:	e7b6      	b.n	800d5da <_malloc_r+0x4a>
 800d66c:	461a      	mov	r2, r3
 800d66e:	685b      	ldr	r3, [r3, #4]
 800d670:	42a3      	cmp	r3, r4
 800d672:	d1fb      	bne.n	800d66c <_malloc_r+0xdc>
 800d674:	2300      	movs	r3, #0
 800d676:	6053      	str	r3, [r2, #4]
 800d678:	e7de      	b.n	800d638 <_malloc_r+0xa8>
 800d67a:	230c      	movs	r3, #12
 800d67c:	6033      	str	r3, [r6, #0]
 800d67e:	4630      	mov	r0, r6
 800d680:	f000 f80c 	bl	800d69c <__malloc_unlock>
 800d684:	e794      	b.n	800d5b0 <_malloc_r+0x20>
 800d686:	6005      	str	r5, [r0, #0]
 800d688:	e7d6      	b.n	800d638 <_malloc_r+0xa8>
 800d68a:	bf00      	nop
 800d68c:	20000fb0 	.word	0x20000fb0

0800d690 <__malloc_lock>:
 800d690:	4801      	ldr	r0, [pc, #4]	@ (800d698 <__malloc_lock+0x8>)
 800d692:	f7ff b8a6 	b.w	800c7e2 <__retarget_lock_acquire_recursive>
 800d696:	bf00      	nop
 800d698:	20000fa8 	.word	0x20000fa8

0800d69c <__malloc_unlock>:
 800d69c:	4801      	ldr	r0, [pc, #4]	@ (800d6a4 <__malloc_unlock+0x8>)
 800d69e:	f7ff b8a1 	b.w	800c7e4 <__retarget_lock_release_recursive>
 800d6a2:	bf00      	nop
 800d6a4:	20000fa8 	.word	0x20000fa8

0800d6a8 <_Balloc>:
 800d6a8:	b570      	push	{r4, r5, r6, lr}
 800d6aa:	69c6      	ldr	r6, [r0, #28]
 800d6ac:	4604      	mov	r4, r0
 800d6ae:	460d      	mov	r5, r1
 800d6b0:	b976      	cbnz	r6, 800d6d0 <_Balloc+0x28>
 800d6b2:	2010      	movs	r0, #16
 800d6b4:	f7ff ff42 	bl	800d53c <malloc>
 800d6b8:	4602      	mov	r2, r0
 800d6ba:	61e0      	str	r0, [r4, #28]
 800d6bc:	b920      	cbnz	r0, 800d6c8 <_Balloc+0x20>
 800d6be:	4b18      	ldr	r3, [pc, #96]	@ (800d720 <_Balloc+0x78>)
 800d6c0:	4818      	ldr	r0, [pc, #96]	@ (800d724 <_Balloc+0x7c>)
 800d6c2:	216b      	movs	r1, #107	@ 0x6b
 800d6c4:	f001 fd74 	bl	800f1b0 <__assert_func>
 800d6c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d6cc:	6006      	str	r6, [r0, #0]
 800d6ce:	60c6      	str	r6, [r0, #12]
 800d6d0:	69e6      	ldr	r6, [r4, #28]
 800d6d2:	68f3      	ldr	r3, [r6, #12]
 800d6d4:	b183      	cbz	r3, 800d6f8 <_Balloc+0x50>
 800d6d6:	69e3      	ldr	r3, [r4, #28]
 800d6d8:	68db      	ldr	r3, [r3, #12]
 800d6da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d6de:	b9b8      	cbnz	r0, 800d710 <_Balloc+0x68>
 800d6e0:	2101      	movs	r1, #1
 800d6e2:	fa01 f605 	lsl.w	r6, r1, r5
 800d6e6:	1d72      	adds	r2, r6, #5
 800d6e8:	0092      	lsls	r2, r2, #2
 800d6ea:	4620      	mov	r0, r4
 800d6ec:	f001 fd7e 	bl	800f1ec <_calloc_r>
 800d6f0:	b160      	cbz	r0, 800d70c <_Balloc+0x64>
 800d6f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d6f6:	e00e      	b.n	800d716 <_Balloc+0x6e>
 800d6f8:	2221      	movs	r2, #33	@ 0x21
 800d6fa:	2104      	movs	r1, #4
 800d6fc:	4620      	mov	r0, r4
 800d6fe:	f001 fd75 	bl	800f1ec <_calloc_r>
 800d702:	69e3      	ldr	r3, [r4, #28]
 800d704:	60f0      	str	r0, [r6, #12]
 800d706:	68db      	ldr	r3, [r3, #12]
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d1e4      	bne.n	800d6d6 <_Balloc+0x2e>
 800d70c:	2000      	movs	r0, #0
 800d70e:	bd70      	pop	{r4, r5, r6, pc}
 800d710:	6802      	ldr	r2, [r0, #0]
 800d712:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d716:	2300      	movs	r3, #0
 800d718:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d71c:	e7f7      	b.n	800d70e <_Balloc+0x66>
 800d71e:	bf00      	nop
 800d720:	0800ff66 	.word	0x0800ff66
 800d724:	0800ffe6 	.word	0x0800ffe6

0800d728 <_Bfree>:
 800d728:	b570      	push	{r4, r5, r6, lr}
 800d72a:	69c6      	ldr	r6, [r0, #28]
 800d72c:	4605      	mov	r5, r0
 800d72e:	460c      	mov	r4, r1
 800d730:	b976      	cbnz	r6, 800d750 <_Bfree+0x28>
 800d732:	2010      	movs	r0, #16
 800d734:	f7ff ff02 	bl	800d53c <malloc>
 800d738:	4602      	mov	r2, r0
 800d73a:	61e8      	str	r0, [r5, #28]
 800d73c:	b920      	cbnz	r0, 800d748 <_Bfree+0x20>
 800d73e:	4b09      	ldr	r3, [pc, #36]	@ (800d764 <_Bfree+0x3c>)
 800d740:	4809      	ldr	r0, [pc, #36]	@ (800d768 <_Bfree+0x40>)
 800d742:	218f      	movs	r1, #143	@ 0x8f
 800d744:	f001 fd34 	bl	800f1b0 <__assert_func>
 800d748:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d74c:	6006      	str	r6, [r0, #0]
 800d74e:	60c6      	str	r6, [r0, #12]
 800d750:	b13c      	cbz	r4, 800d762 <_Bfree+0x3a>
 800d752:	69eb      	ldr	r3, [r5, #28]
 800d754:	6862      	ldr	r2, [r4, #4]
 800d756:	68db      	ldr	r3, [r3, #12]
 800d758:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d75c:	6021      	str	r1, [r4, #0]
 800d75e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d762:	bd70      	pop	{r4, r5, r6, pc}
 800d764:	0800ff66 	.word	0x0800ff66
 800d768:	0800ffe6 	.word	0x0800ffe6

0800d76c <__multadd>:
 800d76c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d770:	690d      	ldr	r5, [r1, #16]
 800d772:	4607      	mov	r7, r0
 800d774:	460c      	mov	r4, r1
 800d776:	461e      	mov	r6, r3
 800d778:	f101 0c14 	add.w	ip, r1, #20
 800d77c:	2000      	movs	r0, #0
 800d77e:	f8dc 3000 	ldr.w	r3, [ip]
 800d782:	b299      	uxth	r1, r3
 800d784:	fb02 6101 	mla	r1, r2, r1, r6
 800d788:	0c1e      	lsrs	r6, r3, #16
 800d78a:	0c0b      	lsrs	r3, r1, #16
 800d78c:	fb02 3306 	mla	r3, r2, r6, r3
 800d790:	b289      	uxth	r1, r1
 800d792:	3001      	adds	r0, #1
 800d794:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d798:	4285      	cmp	r5, r0
 800d79a:	f84c 1b04 	str.w	r1, [ip], #4
 800d79e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d7a2:	dcec      	bgt.n	800d77e <__multadd+0x12>
 800d7a4:	b30e      	cbz	r6, 800d7ea <__multadd+0x7e>
 800d7a6:	68a3      	ldr	r3, [r4, #8]
 800d7a8:	42ab      	cmp	r3, r5
 800d7aa:	dc19      	bgt.n	800d7e0 <__multadd+0x74>
 800d7ac:	6861      	ldr	r1, [r4, #4]
 800d7ae:	4638      	mov	r0, r7
 800d7b0:	3101      	adds	r1, #1
 800d7b2:	f7ff ff79 	bl	800d6a8 <_Balloc>
 800d7b6:	4680      	mov	r8, r0
 800d7b8:	b928      	cbnz	r0, 800d7c6 <__multadd+0x5a>
 800d7ba:	4602      	mov	r2, r0
 800d7bc:	4b0c      	ldr	r3, [pc, #48]	@ (800d7f0 <__multadd+0x84>)
 800d7be:	480d      	ldr	r0, [pc, #52]	@ (800d7f4 <__multadd+0x88>)
 800d7c0:	21ba      	movs	r1, #186	@ 0xba
 800d7c2:	f001 fcf5 	bl	800f1b0 <__assert_func>
 800d7c6:	6922      	ldr	r2, [r4, #16]
 800d7c8:	3202      	adds	r2, #2
 800d7ca:	f104 010c 	add.w	r1, r4, #12
 800d7ce:	0092      	lsls	r2, r2, #2
 800d7d0:	300c      	adds	r0, #12
 800d7d2:	f001 fcd7 	bl	800f184 <memcpy>
 800d7d6:	4621      	mov	r1, r4
 800d7d8:	4638      	mov	r0, r7
 800d7da:	f7ff ffa5 	bl	800d728 <_Bfree>
 800d7de:	4644      	mov	r4, r8
 800d7e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d7e4:	3501      	adds	r5, #1
 800d7e6:	615e      	str	r6, [r3, #20]
 800d7e8:	6125      	str	r5, [r4, #16]
 800d7ea:	4620      	mov	r0, r4
 800d7ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7f0:	0800ffd5 	.word	0x0800ffd5
 800d7f4:	0800ffe6 	.word	0x0800ffe6

0800d7f8 <__s2b>:
 800d7f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d7fc:	460c      	mov	r4, r1
 800d7fe:	4615      	mov	r5, r2
 800d800:	461f      	mov	r7, r3
 800d802:	2209      	movs	r2, #9
 800d804:	3308      	adds	r3, #8
 800d806:	4606      	mov	r6, r0
 800d808:	fb93 f3f2 	sdiv	r3, r3, r2
 800d80c:	2100      	movs	r1, #0
 800d80e:	2201      	movs	r2, #1
 800d810:	429a      	cmp	r2, r3
 800d812:	db09      	blt.n	800d828 <__s2b+0x30>
 800d814:	4630      	mov	r0, r6
 800d816:	f7ff ff47 	bl	800d6a8 <_Balloc>
 800d81a:	b940      	cbnz	r0, 800d82e <__s2b+0x36>
 800d81c:	4602      	mov	r2, r0
 800d81e:	4b19      	ldr	r3, [pc, #100]	@ (800d884 <__s2b+0x8c>)
 800d820:	4819      	ldr	r0, [pc, #100]	@ (800d888 <__s2b+0x90>)
 800d822:	21d3      	movs	r1, #211	@ 0xd3
 800d824:	f001 fcc4 	bl	800f1b0 <__assert_func>
 800d828:	0052      	lsls	r2, r2, #1
 800d82a:	3101      	adds	r1, #1
 800d82c:	e7f0      	b.n	800d810 <__s2b+0x18>
 800d82e:	9b08      	ldr	r3, [sp, #32]
 800d830:	6143      	str	r3, [r0, #20]
 800d832:	2d09      	cmp	r5, #9
 800d834:	f04f 0301 	mov.w	r3, #1
 800d838:	6103      	str	r3, [r0, #16]
 800d83a:	dd16      	ble.n	800d86a <__s2b+0x72>
 800d83c:	f104 0909 	add.w	r9, r4, #9
 800d840:	46c8      	mov	r8, r9
 800d842:	442c      	add	r4, r5
 800d844:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d848:	4601      	mov	r1, r0
 800d84a:	3b30      	subs	r3, #48	@ 0x30
 800d84c:	220a      	movs	r2, #10
 800d84e:	4630      	mov	r0, r6
 800d850:	f7ff ff8c 	bl	800d76c <__multadd>
 800d854:	45a0      	cmp	r8, r4
 800d856:	d1f5      	bne.n	800d844 <__s2b+0x4c>
 800d858:	f1a5 0408 	sub.w	r4, r5, #8
 800d85c:	444c      	add	r4, r9
 800d85e:	1b2d      	subs	r5, r5, r4
 800d860:	1963      	adds	r3, r4, r5
 800d862:	42bb      	cmp	r3, r7
 800d864:	db04      	blt.n	800d870 <__s2b+0x78>
 800d866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d86a:	340a      	adds	r4, #10
 800d86c:	2509      	movs	r5, #9
 800d86e:	e7f6      	b.n	800d85e <__s2b+0x66>
 800d870:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d874:	4601      	mov	r1, r0
 800d876:	3b30      	subs	r3, #48	@ 0x30
 800d878:	220a      	movs	r2, #10
 800d87a:	4630      	mov	r0, r6
 800d87c:	f7ff ff76 	bl	800d76c <__multadd>
 800d880:	e7ee      	b.n	800d860 <__s2b+0x68>
 800d882:	bf00      	nop
 800d884:	0800ffd5 	.word	0x0800ffd5
 800d888:	0800ffe6 	.word	0x0800ffe6

0800d88c <__hi0bits>:
 800d88c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d890:	4603      	mov	r3, r0
 800d892:	bf36      	itet	cc
 800d894:	0403      	lslcc	r3, r0, #16
 800d896:	2000      	movcs	r0, #0
 800d898:	2010      	movcc	r0, #16
 800d89a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d89e:	bf3c      	itt	cc
 800d8a0:	021b      	lslcc	r3, r3, #8
 800d8a2:	3008      	addcc	r0, #8
 800d8a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d8a8:	bf3c      	itt	cc
 800d8aa:	011b      	lslcc	r3, r3, #4
 800d8ac:	3004      	addcc	r0, #4
 800d8ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d8b2:	bf3c      	itt	cc
 800d8b4:	009b      	lslcc	r3, r3, #2
 800d8b6:	3002      	addcc	r0, #2
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	db05      	blt.n	800d8c8 <__hi0bits+0x3c>
 800d8bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d8c0:	f100 0001 	add.w	r0, r0, #1
 800d8c4:	bf08      	it	eq
 800d8c6:	2020      	moveq	r0, #32
 800d8c8:	4770      	bx	lr

0800d8ca <__lo0bits>:
 800d8ca:	6803      	ldr	r3, [r0, #0]
 800d8cc:	4602      	mov	r2, r0
 800d8ce:	f013 0007 	ands.w	r0, r3, #7
 800d8d2:	d00b      	beq.n	800d8ec <__lo0bits+0x22>
 800d8d4:	07d9      	lsls	r1, r3, #31
 800d8d6:	d421      	bmi.n	800d91c <__lo0bits+0x52>
 800d8d8:	0798      	lsls	r0, r3, #30
 800d8da:	bf49      	itett	mi
 800d8dc:	085b      	lsrmi	r3, r3, #1
 800d8de:	089b      	lsrpl	r3, r3, #2
 800d8e0:	2001      	movmi	r0, #1
 800d8e2:	6013      	strmi	r3, [r2, #0]
 800d8e4:	bf5c      	itt	pl
 800d8e6:	6013      	strpl	r3, [r2, #0]
 800d8e8:	2002      	movpl	r0, #2
 800d8ea:	4770      	bx	lr
 800d8ec:	b299      	uxth	r1, r3
 800d8ee:	b909      	cbnz	r1, 800d8f4 <__lo0bits+0x2a>
 800d8f0:	0c1b      	lsrs	r3, r3, #16
 800d8f2:	2010      	movs	r0, #16
 800d8f4:	b2d9      	uxtb	r1, r3
 800d8f6:	b909      	cbnz	r1, 800d8fc <__lo0bits+0x32>
 800d8f8:	3008      	adds	r0, #8
 800d8fa:	0a1b      	lsrs	r3, r3, #8
 800d8fc:	0719      	lsls	r1, r3, #28
 800d8fe:	bf04      	itt	eq
 800d900:	091b      	lsreq	r3, r3, #4
 800d902:	3004      	addeq	r0, #4
 800d904:	0799      	lsls	r1, r3, #30
 800d906:	bf04      	itt	eq
 800d908:	089b      	lsreq	r3, r3, #2
 800d90a:	3002      	addeq	r0, #2
 800d90c:	07d9      	lsls	r1, r3, #31
 800d90e:	d403      	bmi.n	800d918 <__lo0bits+0x4e>
 800d910:	085b      	lsrs	r3, r3, #1
 800d912:	f100 0001 	add.w	r0, r0, #1
 800d916:	d003      	beq.n	800d920 <__lo0bits+0x56>
 800d918:	6013      	str	r3, [r2, #0]
 800d91a:	4770      	bx	lr
 800d91c:	2000      	movs	r0, #0
 800d91e:	4770      	bx	lr
 800d920:	2020      	movs	r0, #32
 800d922:	4770      	bx	lr

0800d924 <__i2b>:
 800d924:	b510      	push	{r4, lr}
 800d926:	460c      	mov	r4, r1
 800d928:	2101      	movs	r1, #1
 800d92a:	f7ff febd 	bl	800d6a8 <_Balloc>
 800d92e:	4602      	mov	r2, r0
 800d930:	b928      	cbnz	r0, 800d93e <__i2b+0x1a>
 800d932:	4b05      	ldr	r3, [pc, #20]	@ (800d948 <__i2b+0x24>)
 800d934:	4805      	ldr	r0, [pc, #20]	@ (800d94c <__i2b+0x28>)
 800d936:	f240 1145 	movw	r1, #325	@ 0x145
 800d93a:	f001 fc39 	bl	800f1b0 <__assert_func>
 800d93e:	2301      	movs	r3, #1
 800d940:	6144      	str	r4, [r0, #20]
 800d942:	6103      	str	r3, [r0, #16]
 800d944:	bd10      	pop	{r4, pc}
 800d946:	bf00      	nop
 800d948:	0800ffd5 	.word	0x0800ffd5
 800d94c:	0800ffe6 	.word	0x0800ffe6

0800d950 <__multiply>:
 800d950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d954:	4617      	mov	r7, r2
 800d956:	690a      	ldr	r2, [r1, #16]
 800d958:	693b      	ldr	r3, [r7, #16]
 800d95a:	429a      	cmp	r2, r3
 800d95c:	bfa8      	it	ge
 800d95e:	463b      	movge	r3, r7
 800d960:	4689      	mov	r9, r1
 800d962:	bfa4      	itt	ge
 800d964:	460f      	movge	r7, r1
 800d966:	4699      	movge	r9, r3
 800d968:	693d      	ldr	r5, [r7, #16]
 800d96a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d96e:	68bb      	ldr	r3, [r7, #8]
 800d970:	6879      	ldr	r1, [r7, #4]
 800d972:	eb05 060a 	add.w	r6, r5, sl
 800d976:	42b3      	cmp	r3, r6
 800d978:	b085      	sub	sp, #20
 800d97a:	bfb8      	it	lt
 800d97c:	3101      	addlt	r1, #1
 800d97e:	f7ff fe93 	bl	800d6a8 <_Balloc>
 800d982:	b930      	cbnz	r0, 800d992 <__multiply+0x42>
 800d984:	4602      	mov	r2, r0
 800d986:	4b41      	ldr	r3, [pc, #260]	@ (800da8c <__multiply+0x13c>)
 800d988:	4841      	ldr	r0, [pc, #260]	@ (800da90 <__multiply+0x140>)
 800d98a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d98e:	f001 fc0f 	bl	800f1b0 <__assert_func>
 800d992:	f100 0414 	add.w	r4, r0, #20
 800d996:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d99a:	4623      	mov	r3, r4
 800d99c:	2200      	movs	r2, #0
 800d99e:	4573      	cmp	r3, lr
 800d9a0:	d320      	bcc.n	800d9e4 <__multiply+0x94>
 800d9a2:	f107 0814 	add.w	r8, r7, #20
 800d9a6:	f109 0114 	add.w	r1, r9, #20
 800d9aa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d9ae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d9b2:	9302      	str	r3, [sp, #8]
 800d9b4:	1beb      	subs	r3, r5, r7
 800d9b6:	3b15      	subs	r3, #21
 800d9b8:	f023 0303 	bic.w	r3, r3, #3
 800d9bc:	3304      	adds	r3, #4
 800d9be:	3715      	adds	r7, #21
 800d9c0:	42bd      	cmp	r5, r7
 800d9c2:	bf38      	it	cc
 800d9c4:	2304      	movcc	r3, #4
 800d9c6:	9301      	str	r3, [sp, #4]
 800d9c8:	9b02      	ldr	r3, [sp, #8]
 800d9ca:	9103      	str	r1, [sp, #12]
 800d9cc:	428b      	cmp	r3, r1
 800d9ce:	d80c      	bhi.n	800d9ea <__multiply+0x9a>
 800d9d0:	2e00      	cmp	r6, #0
 800d9d2:	dd03      	ble.n	800d9dc <__multiply+0x8c>
 800d9d4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d055      	beq.n	800da88 <__multiply+0x138>
 800d9dc:	6106      	str	r6, [r0, #16]
 800d9de:	b005      	add	sp, #20
 800d9e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9e4:	f843 2b04 	str.w	r2, [r3], #4
 800d9e8:	e7d9      	b.n	800d99e <__multiply+0x4e>
 800d9ea:	f8b1 a000 	ldrh.w	sl, [r1]
 800d9ee:	f1ba 0f00 	cmp.w	sl, #0
 800d9f2:	d01f      	beq.n	800da34 <__multiply+0xe4>
 800d9f4:	46c4      	mov	ip, r8
 800d9f6:	46a1      	mov	r9, r4
 800d9f8:	2700      	movs	r7, #0
 800d9fa:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d9fe:	f8d9 3000 	ldr.w	r3, [r9]
 800da02:	fa1f fb82 	uxth.w	fp, r2
 800da06:	b29b      	uxth	r3, r3
 800da08:	fb0a 330b 	mla	r3, sl, fp, r3
 800da0c:	443b      	add	r3, r7
 800da0e:	f8d9 7000 	ldr.w	r7, [r9]
 800da12:	0c12      	lsrs	r2, r2, #16
 800da14:	0c3f      	lsrs	r7, r7, #16
 800da16:	fb0a 7202 	mla	r2, sl, r2, r7
 800da1a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800da1e:	b29b      	uxth	r3, r3
 800da20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800da24:	4565      	cmp	r5, ip
 800da26:	f849 3b04 	str.w	r3, [r9], #4
 800da2a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800da2e:	d8e4      	bhi.n	800d9fa <__multiply+0xaa>
 800da30:	9b01      	ldr	r3, [sp, #4]
 800da32:	50e7      	str	r7, [r4, r3]
 800da34:	9b03      	ldr	r3, [sp, #12]
 800da36:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800da3a:	3104      	adds	r1, #4
 800da3c:	f1b9 0f00 	cmp.w	r9, #0
 800da40:	d020      	beq.n	800da84 <__multiply+0x134>
 800da42:	6823      	ldr	r3, [r4, #0]
 800da44:	4647      	mov	r7, r8
 800da46:	46a4      	mov	ip, r4
 800da48:	f04f 0a00 	mov.w	sl, #0
 800da4c:	f8b7 b000 	ldrh.w	fp, [r7]
 800da50:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800da54:	fb09 220b 	mla	r2, r9, fp, r2
 800da58:	4452      	add	r2, sl
 800da5a:	b29b      	uxth	r3, r3
 800da5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800da60:	f84c 3b04 	str.w	r3, [ip], #4
 800da64:	f857 3b04 	ldr.w	r3, [r7], #4
 800da68:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800da6c:	f8bc 3000 	ldrh.w	r3, [ip]
 800da70:	fb09 330a 	mla	r3, r9, sl, r3
 800da74:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800da78:	42bd      	cmp	r5, r7
 800da7a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800da7e:	d8e5      	bhi.n	800da4c <__multiply+0xfc>
 800da80:	9a01      	ldr	r2, [sp, #4]
 800da82:	50a3      	str	r3, [r4, r2]
 800da84:	3404      	adds	r4, #4
 800da86:	e79f      	b.n	800d9c8 <__multiply+0x78>
 800da88:	3e01      	subs	r6, #1
 800da8a:	e7a1      	b.n	800d9d0 <__multiply+0x80>
 800da8c:	0800ffd5 	.word	0x0800ffd5
 800da90:	0800ffe6 	.word	0x0800ffe6

0800da94 <__pow5mult>:
 800da94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da98:	4615      	mov	r5, r2
 800da9a:	f012 0203 	ands.w	r2, r2, #3
 800da9e:	4607      	mov	r7, r0
 800daa0:	460e      	mov	r6, r1
 800daa2:	d007      	beq.n	800dab4 <__pow5mult+0x20>
 800daa4:	4c25      	ldr	r4, [pc, #148]	@ (800db3c <__pow5mult+0xa8>)
 800daa6:	3a01      	subs	r2, #1
 800daa8:	2300      	movs	r3, #0
 800daaa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800daae:	f7ff fe5d 	bl	800d76c <__multadd>
 800dab2:	4606      	mov	r6, r0
 800dab4:	10ad      	asrs	r5, r5, #2
 800dab6:	d03d      	beq.n	800db34 <__pow5mult+0xa0>
 800dab8:	69fc      	ldr	r4, [r7, #28]
 800daba:	b97c      	cbnz	r4, 800dadc <__pow5mult+0x48>
 800dabc:	2010      	movs	r0, #16
 800dabe:	f7ff fd3d 	bl	800d53c <malloc>
 800dac2:	4602      	mov	r2, r0
 800dac4:	61f8      	str	r0, [r7, #28]
 800dac6:	b928      	cbnz	r0, 800dad4 <__pow5mult+0x40>
 800dac8:	4b1d      	ldr	r3, [pc, #116]	@ (800db40 <__pow5mult+0xac>)
 800daca:	481e      	ldr	r0, [pc, #120]	@ (800db44 <__pow5mult+0xb0>)
 800dacc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800dad0:	f001 fb6e 	bl	800f1b0 <__assert_func>
 800dad4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dad8:	6004      	str	r4, [r0, #0]
 800dada:	60c4      	str	r4, [r0, #12]
 800dadc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800dae0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dae4:	b94c      	cbnz	r4, 800dafa <__pow5mult+0x66>
 800dae6:	f240 2171 	movw	r1, #625	@ 0x271
 800daea:	4638      	mov	r0, r7
 800daec:	f7ff ff1a 	bl	800d924 <__i2b>
 800daf0:	2300      	movs	r3, #0
 800daf2:	f8c8 0008 	str.w	r0, [r8, #8]
 800daf6:	4604      	mov	r4, r0
 800daf8:	6003      	str	r3, [r0, #0]
 800dafa:	f04f 0900 	mov.w	r9, #0
 800dafe:	07eb      	lsls	r3, r5, #31
 800db00:	d50a      	bpl.n	800db18 <__pow5mult+0x84>
 800db02:	4631      	mov	r1, r6
 800db04:	4622      	mov	r2, r4
 800db06:	4638      	mov	r0, r7
 800db08:	f7ff ff22 	bl	800d950 <__multiply>
 800db0c:	4631      	mov	r1, r6
 800db0e:	4680      	mov	r8, r0
 800db10:	4638      	mov	r0, r7
 800db12:	f7ff fe09 	bl	800d728 <_Bfree>
 800db16:	4646      	mov	r6, r8
 800db18:	106d      	asrs	r5, r5, #1
 800db1a:	d00b      	beq.n	800db34 <__pow5mult+0xa0>
 800db1c:	6820      	ldr	r0, [r4, #0]
 800db1e:	b938      	cbnz	r0, 800db30 <__pow5mult+0x9c>
 800db20:	4622      	mov	r2, r4
 800db22:	4621      	mov	r1, r4
 800db24:	4638      	mov	r0, r7
 800db26:	f7ff ff13 	bl	800d950 <__multiply>
 800db2a:	6020      	str	r0, [r4, #0]
 800db2c:	f8c0 9000 	str.w	r9, [r0]
 800db30:	4604      	mov	r4, r0
 800db32:	e7e4      	b.n	800dafe <__pow5mult+0x6a>
 800db34:	4630      	mov	r0, r6
 800db36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db3a:	bf00      	nop
 800db3c:	080100f8 	.word	0x080100f8
 800db40:	0800ff66 	.word	0x0800ff66
 800db44:	0800ffe6 	.word	0x0800ffe6

0800db48 <__lshift>:
 800db48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db4c:	460c      	mov	r4, r1
 800db4e:	6849      	ldr	r1, [r1, #4]
 800db50:	6923      	ldr	r3, [r4, #16]
 800db52:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800db56:	68a3      	ldr	r3, [r4, #8]
 800db58:	4607      	mov	r7, r0
 800db5a:	4691      	mov	r9, r2
 800db5c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800db60:	f108 0601 	add.w	r6, r8, #1
 800db64:	42b3      	cmp	r3, r6
 800db66:	db0b      	blt.n	800db80 <__lshift+0x38>
 800db68:	4638      	mov	r0, r7
 800db6a:	f7ff fd9d 	bl	800d6a8 <_Balloc>
 800db6e:	4605      	mov	r5, r0
 800db70:	b948      	cbnz	r0, 800db86 <__lshift+0x3e>
 800db72:	4602      	mov	r2, r0
 800db74:	4b28      	ldr	r3, [pc, #160]	@ (800dc18 <__lshift+0xd0>)
 800db76:	4829      	ldr	r0, [pc, #164]	@ (800dc1c <__lshift+0xd4>)
 800db78:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800db7c:	f001 fb18 	bl	800f1b0 <__assert_func>
 800db80:	3101      	adds	r1, #1
 800db82:	005b      	lsls	r3, r3, #1
 800db84:	e7ee      	b.n	800db64 <__lshift+0x1c>
 800db86:	2300      	movs	r3, #0
 800db88:	f100 0114 	add.w	r1, r0, #20
 800db8c:	f100 0210 	add.w	r2, r0, #16
 800db90:	4618      	mov	r0, r3
 800db92:	4553      	cmp	r3, sl
 800db94:	db33      	blt.n	800dbfe <__lshift+0xb6>
 800db96:	6920      	ldr	r0, [r4, #16]
 800db98:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800db9c:	f104 0314 	add.w	r3, r4, #20
 800dba0:	f019 091f 	ands.w	r9, r9, #31
 800dba4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dba8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dbac:	d02b      	beq.n	800dc06 <__lshift+0xbe>
 800dbae:	f1c9 0e20 	rsb	lr, r9, #32
 800dbb2:	468a      	mov	sl, r1
 800dbb4:	2200      	movs	r2, #0
 800dbb6:	6818      	ldr	r0, [r3, #0]
 800dbb8:	fa00 f009 	lsl.w	r0, r0, r9
 800dbbc:	4310      	orrs	r0, r2
 800dbbe:	f84a 0b04 	str.w	r0, [sl], #4
 800dbc2:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbc6:	459c      	cmp	ip, r3
 800dbc8:	fa22 f20e 	lsr.w	r2, r2, lr
 800dbcc:	d8f3      	bhi.n	800dbb6 <__lshift+0x6e>
 800dbce:	ebac 0304 	sub.w	r3, ip, r4
 800dbd2:	3b15      	subs	r3, #21
 800dbd4:	f023 0303 	bic.w	r3, r3, #3
 800dbd8:	3304      	adds	r3, #4
 800dbda:	f104 0015 	add.w	r0, r4, #21
 800dbde:	4560      	cmp	r0, ip
 800dbe0:	bf88      	it	hi
 800dbe2:	2304      	movhi	r3, #4
 800dbe4:	50ca      	str	r2, [r1, r3]
 800dbe6:	b10a      	cbz	r2, 800dbec <__lshift+0xa4>
 800dbe8:	f108 0602 	add.w	r6, r8, #2
 800dbec:	3e01      	subs	r6, #1
 800dbee:	4638      	mov	r0, r7
 800dbf0:	612e      	str	r6, [r5, #16]
 800dbf2:	4621      	mov	r1, r4
 800dbf4:	f7ff fd98 	bl	800d728 <_Bfree>
 800dbf8:	4628      	mov	r0, r5
 800dbfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dbfe:	f842 0f04 	str.w	r0, [r2, #4]!
 800dc02:	3301      	adds	r3, #1
 800dc04:	e7c5      	b.n	800db92 <__lshift+0x4a>
 800dc06:	3904      	subs	r1, #4
 800dc08:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc0c:	f841 2f04 	str.w	r2, [r1, #4]!
 800dc10:	459c      	cmp	ip, r3
 800dc12:	d8f9      	bhi.n	800dc08 <__lshift+0xc0>
 800dc14:	e7ea      	b.n	800dbec <__lshift+0xa4>
 800dc16:	bf00      	nop
 800dc18:	0800ffd5 	.word	0x0800ffd5
 800dc1c:	0800ffe6 	.word	0x0800ffe6

0800dc20 <__mcmp>:
 800dc20:	690a      	ldr	r2, [r1, #16]
 800dc22:	4603      	mov	r3, r0
 800dc24:	6900      	ldr	r0, [r0, #16]
 800dc26:	1a80      	subs	r0, r0, r2
 800dc28:	b530      	push	{r4, r5, lr}
 800dc2a:	d10e      	bne.n	800dc4a <__mcmp+0x2a>
 800dc2c:	3314      	adds	r3, #20
 800dc2e:	3114      	adds	r1, #20
 800dc30:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800dc34:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800dc38:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dc3c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dc40:	4295      	cmp	r5, r2
 800dc42:	d003      	beq.n	800dc4c <__mcmp+0x2c>
 800dc44:	d205      	bcs.n	800dc52 <__mcmp+0x32>
 800dc46:	f04f 30ff 	mov.w	r0, #4294967295
 800dc4a:	bd30      	pop	{r4, r5, pc}
 800dc4c:	42a3      	cmp	r3, r4
 800dc4e:	d3f3      	bcc.n	800dc38 <__mcmp+0x18>
 800dc50:	e7fb      	b.n	800dc4a <__mcmp+0x2a>
 800dc52:	2001      	movs	r0, #1
 800dc54:	e7f9      	b.n	800dc4a <__mcmp+0x2a>
	...

0800dc58 <__mdiff>:
 800dc58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc5c:	4689      	mov	r9, r1
 800dc5e:	4606      	mov	r6, r0
 800dc60:	4611      	mov	r1, r2
 800dc62:	4648      	mov	r0, r9
 800dc64:	4614      	mov	r4, r2
 800dc66:	f7ff ffdb 	bl	800dc20 <__mcmp>
 800dc6a:	1e05      	subs	r5, r0, #0
 800dc6c:	d112      	bne.n	800dc94 <__mdiff+0x3c>
 800dc6e:	4629      	mov	r1, r5
 800dc70:	4630      	mov	r0, r6
 800dc72:	f7ff fd19 	bl	800d6a8 <_Balloc>
 800dc76:	4602      	mov	r2, r0
 800dc78:	b928      	cbnz	r0, 800dc86 <__mdiff+0x2e>
 800dc7a:	4b3f      	ldr	r3, [pc, #252]	@ (800dd78 <__mdiff+0x120>)
 800dc7c:	f240 2137 	movw	r1, #567	@ 0x237
 800dc80:	483e      	ldr	r0, [pc, #248]	@ (800dd7c <__mdiff+0x124>)
 800dc82:	f001 fa95 	bl	800f1b0 <__assert_func>
 800dc86:	2301      	movs	r3, #1
 800dc88:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dc8c:	4610      	mov	r0, r2
 800dc8e:	b003      	add	sp, #12
 800dc90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc94:	bfbc      	itt	lt
 800dc96:	464b      	movlt	r3, r9
 800dc98:	46a1      	movlt	r9, r4
 800dc9a:	4630      	mov	r0, r6
 800dc9c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800dca0:	bfba      	itte	lt
 800dca2:	461c      	movlt	r4, r3
 800dca4:	2501      	movlt	r5, #1
 800dca6:	2500      	movge	r5, #0
 800dca8:	f7ff fcfe 	bl	800d6a8 <_Balloc>
 800dcac:	4602      	mov	r2, r0
 800dcae:	b918      	cbnz	r0, 800dcb8 <__mdiff+0x60>
 800dcb0:	4b31      	ldr	r3, [pc, #196]	@ (800dd78 <__mdiff+0x120>)
 800dcb2:	f240 2145 	movw	r1, #581	@ 0x245
 800dcb6:	e7e3      	b.n	800dc80 <__mdiff+0x28>
 800dcb8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800dcbc:	6926      	ldr	r6, [r4, #16]
 800dcbe:	60c5      	str	r5, [r0, #12]
 800dcc0:	f109 0310 	add.w	r3, r9, #16
 800dcc4:	f109 0514 	add.w	r5, r9, #20
 800dcc8:	f104 0e14 	add.w	lr, r4, #20
 800dccc:	f100 0b14 	add.w	fp, r0, #20
 800dcd0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800dcd4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800dcd8:	9301      	str	r3, [sp, #4]
 800dcda:	46d9      	mov	r9, fp
 800dcdc:	f04f 0c00 	mov.w	ip, #0
 800dce0:	9b01      	ldr	r3, [sp, #4]
 800dce2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800dce6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800dcea:	9301      	str	r3, [sp, #4]
 800dcec:	fa1f f38a 	uxth.w	r3, sl
 800dcf0:	4619      	mov	r1, r3
 800dcf2:	b283      	uxth	r3, r0
 800dcf4:	1acb      	subs	r3, r1, r3
 800dcf6:	0c00      	lsrs	r0, r0, #16
 800dcf8:	4463      	add	r3, ip
 800dcfa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800dcfe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800dd02:	b29b      	uxth	r3, r3
 800dd04:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800dd08:	4576      	cmp	r6, lr
 800dd0a:	f849 3b04 	str.w	r3, [r9], #4
 800dd0e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dd12:	d8e5      	bhi.n	800dce0 <__mdiff+0x88>
 800dd14:	1b33      	subs	r3, r6, r4
 800dd16:	3b15      	subs	r3, #21
 800dd18:	f023 0303 	bic.w	r3, r3, #3
 800dd1c:	3415      	adds	r4, #21
 800dd1e:	3304      	adds	r3, #4
 800dd20:	42a6      	cmp	r6, r4
 800dd22:	bf38      	it	cc
 800dd24:	2304      	movcc	r3, #4
 800dd26:	441d      	add	r5, r3
 800dd28:	445b      	add	r3, fp
 800dd2a:	461e      	mov	r6, r3
 800dd2c:	462c      	mov	r4, r5
 800dd2e:	4544      	cmp	r4, r8
 800dd30:	d30e      	bcc.n	800dd50 <__mdiff+0xf8>
 800dd32:	f108 0103 	add.w	r1, r8, #3
 800dd36:	1b49      	subs	r1, r1, r5
 800dd38:	f021 0103 	bic.w	r1, r1, #3
 800dd3c:	3d03      	subs	r5, #3
 800dd3e:	45a8      	cmp	r8, r5
 800dd40:	bf38      	it	cc
 800dd42:	2100      	movcc	r1, #0
 800dd44:	440b      	add	r3, r1
 800dd46:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dd4a:	b191      	cbz	r1, 800dd72 <__mdiff+0x11a>
 800dd4c:	6117      	str	r7, [r2, #16]
 800dd4e:	e79d      	b.n	800dc8c <__mdiff+0x34>
 800dd50:	f854 1b04 	ldr.w	r1, [r4], #4
 800dd54:	46e6      	mov	lr, ip
 800dd56:	0c08      	lsrs	r0, r1, #16
 800dd58:	fa1c fc81 	uxtah	ip, ip, r1
 800dd5c:	4471      	add	r1, lr
 800dd5e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800dd62:	b289      	uxth	r1, r1
 800dd64:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800dd68:	f846 1b04 	str.w	r1, [r6], #4
 800dd6c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dd70:	e7dd      	b.n	800dd2e <__mdiff+0xd6>
 800dd72:	3f01      	subs	r7, #1
 800dd74:	e7e7      	b.n	800dd46 <__mdiff+0xee>
 800dd76:	bf00      	nop
 800dd78:	0800ffd5 	.word	0x0800ffd5
 800dd7c:	0800ffe6 	.word	0x0800ffe6

0800dd80 <__ulp>:
 800dd80:	b082      	sub	sp, #8
 800dd82:	ed8d 0b00 	vstr	d0, [sp]
 800dd86:	9a01      	ldr	r2, [sp, #4]
 800dd88:	4b0f      	ldr	r3, [pc, #60]	@ (800ddc8 <__ulp+0x48>)
 800dd8a:	4013      	ands	r3, r2
 800dd8c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	dc08      	bgt.n	800dda6 <__ulp+0x26>
 800dd94:	425b      	negs	r3, r3
 800dd96:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800dd9a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800dd9e:	da04      	bge.n	800ddaa <__ulp+0x2a>
 800dda0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800dda4:	4113      	asrs	r3, r2
 800dda6:	2200      	movs	r2, #0
 800dda8:	e008      	b.n	800ddbc <__ulp+0x3c>
 800ddaa:	f1a2 0314 	sub.w	r3, r2, #20
 800ddae:	2b1e      	cmp	r3, #30
 800ddb0:	bfda      	itte	le
 800ddb2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ddb6:	40da      	lsrle	r2, r3
 800ddb8:	2201      	movgt	r2, #1
 800ddba:	2300      	movs	r3, #0
 800ddbc:	4619      	mov	r1, r3
 800ddbe:	4610      	mov	r0, r2
 800ddc0:	ec41 0b10 	vmov	d0, r0, r1
 800ddc4:	b002      	add	sp, #8
 800ddc6:	4770      	bx	lr
 800ddc8:	7ff00000 	.word	0x7ff00000

0800ddcc <__b2d>:
 800ddcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ddd0:	6906      	ldr	r6, [r0, #16]
 800ddd2:	f100 0814 	add.w	r8, r0, #20
 800ddd6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ddda:	1f37      	subs	r7, r6, #4
 800dddc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800dde0:	4610      	mov	r0, r2
 800dde2:	f7ff fd53 	bl	800d88c <__hi0bits>
 800dde6:	f1c0 0320 	rsb	r3, r0, #32
 800ddea:	280a      	cmp	r0, #10
 800ddec:	600b      	str	r3, [r1, #0]
 800ddee:	491b      	ldr	r1, [pc, #108]	@ (800de5c <__b2d+0x90>)
 800ddf0:	dc15      	bgt.n	800de1e <__b2d+0x52>
 800ddf2:	f1c0 0c0b 	rsb	ip, r0, #11
 800ddf6:	fa22 f30c 	lsr.w	r3, r2, ip
 800ddfa:	45b8      	cmp	r8, r7
 800ddfc:	ea43 0501 	orr.w	r5, r3, r1
 800de00:	bf34      	ite	cc
 800de02:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800de06:	2300      	movcs	r3, #0
 800de08:	3015      	adds	r0, #21
 800de0a:	fa02 f000 	lsl.w	r0, r2, r0
 800de0e:	fa23 f30c 	lsr.w	r3, r3, ip
 800de12:	4303      	orrs	r3, r0
 800de14:	461c      	mov	r4, r3
 800de16:	ec45 4b10 	vmov	d0, r4, r5
 800de1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de1e:	45b8      	cmp	r8, r7
 800de20:	bf3a      	itte	cc
 800de22:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800de26:	f1a6 0708 	subcc.w	r7, r6, #8
 800de2a:	2300      	movcs	r3, #0
 800de2c:	380b      	subs	r0, #11
 800de2e:	d012      	beq.n	800de56 <__b2d+0x8a>
 800de30:	f1c0 0120 	rsb	r1, r0, #32
 800de34:	fa23 f401 	lsr.w	r4, r3, r1
 800de38:	4082      	lsls	r2, r0
 800de3a:	4322      	orrs	r2, r4
 800de3c:	4547      	cmp	r7, r8
 800de3e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800de42:	bf8c      	ite	hi
 800de44:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800de48:	2200      	movls	r2, #0
 800de4a:	4083      	lsls	r3, r0
 800de4c:	40ca      	lsrs	r2, r1
 800de4e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800de52:	4313      	orrs	r3, r2
 800de54:	e7de      	b.n	800de14 <__b2d+0x48>
 800de56:	ea42 0501 	orr.w	r5, r2, r1
 800de5a:	e7db      	b.n	800de14 <__b2d+0x48>
 800de5c:	3ff00000 	.word	0x3ff00000

0800de60 <__d2b>:
 800de60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800de64:	460f      	mov	r7, r1
 800de66:	2101      	movs	r1, #1
 800de68:	ec59 8b10 	vmov	r8, r9, d0
 800de6c:	4616      	mov	r6, r2
 800de6e:	f7ff fc1b 	bl	800d6a8 <_Balloc>
 800de72:	4604      	mov	r4, r0
 800de74:	b930      	cbnz	r0, 800de84 <__d2b+0x24>
 800de76:	4602      	mov	r2, r0
 800de78:	4b23      	ldr	r3, [pc, #140]	@ (800df08 <__d2b+0xa8>)
 800de7a:	4824      	ldr	r0, [pc, #144]	@ (800df0c <__d2b+0xac>)
 800de7c:	f240 310f 	movw	r1, #783	@ 0x30f
 800de80:	f001 f996 	bl	800f1b0 <__assert_func>
 800de84:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800de88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800de8c:	b10d      	cbz	r5, 800de92 <__d2b+0x32>
 800de8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800de92:	9301      	str	r3, [sp, #4]
 800de94:	f1b8 0300 	subs.w	r3, r8, #0
 800de98:	d023      	beq.n	800dee2 <__d2b+0x82>
 800de9a:	4668      	mov	r0, sp
 800de9c:	9300      	str	r3, [sp, #0]
 800de9e:	f7ff fd14 	bl	800d8ca <__lo0bits>
 800dea2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dea6:	b1d0      	cbz	r0, 800dede <__d2b+0x7e>
 800dea8:	f1c0 0320 	rsb	r3, r0, #32
 800deac:	fa02 f303 	lsl.w	r3, r2, r3
 800deb0:	430b      	orrs	r3, r1
 800deb2:	40c2      	lsrs	r2, r0
 800deb4:	6163      	str	r3, [r4, #20]
 800deb6:	9201      	str	r2, [sp, #4]
 800deb8:	9b01      	ldr	r3, [sp, #4]
 800deba:	61a3      	str	r3, [r4, #24]
 800debc:	2b00      	cmp	r3, #0
 800debe:	bf0c      	ite	eq
 800dec0:	2201      	moveq	r2, #1
 800dec2:	2202      	movne	r2, #2
 800dec4:	6122      	str	r2, [r4, #16]
 800dec6:	b1a5      	cbz	r5, 800def2 <__d2b+0x92>
 800dec8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800decc:	4405      	add	r5, r0
 800dece:	603d      	str	r5, [r7, #0]
 800ded0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ded4:	6030      	str	r0, [r6, #0]
 800ded6:	4620      	mov	r0, r4
 800ded8:	b003      	add	sp, #12
 800deda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dede:	6161      	str	r1, [r4, #20]
 800dee0:	e7ea      	b.n	800deb8 <__d2b+0x58>
 800dee2:	a801      	add	r0, sp, #4
 800dee4:	f7ff fcf1 	bl	800d8ca <__lo0bits>
 800dee8:	9b01      	ldr	r3, [sp, #4]
 800deea:	6163      	str	r3, [r4, #20]
 800deec:	3020      	adds	r0, #32
 800deee:	2201      	movs	r2, #1
 800def0:	e7e8      	b.n	800dec4 <__d2b+0x64>
 800def2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800def6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800defa:	6038      	str	r0, [r7, #0]
 800defc:	6918      	ldr	r0, [r3, #16]
 800defe:	f7ff fcc5 	bl	800d88c <__hi0bits>
 800df02:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800df06:	e7e5      	b.n	800ded4 <__d2b+0x74>
 800df08:	0800ffd5 	.word	0x0800ffd5
 800df0c:	0800ffe6 	.word	0x0800ffe6

0800df10 <__ratio>:
 800df10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df14:	b085      	sub	sp, #20
 800df16:	e9cd 1000 	strd	r1, r0, [sp]
 800df1a:	a902      	add	r1, sp, #8
 800df1c:	f7ff ff56 	bl	800ddcc <__b2d>
 800df20:	9800      	ldr	r0, [sp, #0]
 800df22:	a903      	add	r1, sp, #12
 800df24:	ec55 4b10 	vmov	r4, r5, d0
 800df28:	f7ff ff50 	bl	800ddcc <__b2d>
 800df2c:	9b01      	ldr	r3, [sp, #4]
 800df2e:	6919      	ldr	r1, [r3, #16]
 800df30:	9b00      	ldr	r3, [sp, #0]
 800df32:	691b      	ldr	r3, [r3, #16]
 800df34:	1ac9      	subs	r1, r1, r3
 800df36:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800df3a:	1a9b      	subs	r3, r3, r2
 800df3c:	ec5b ab10 	vmov	sl, fp, d0
 800df40:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800df44:	2b00      	cmp	r3, #0
 800df46:	bfce      	itee	gt
 800df48:	462a      	movgt	r2, r5
 800df4a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800df4e:	465a      	movle	r2, fp
 800df50:	462f      	mov	r7, r5
 800df52:	46d9      	mov	r9, fp
 800df54:	bfcc      	ite	gt
 800df56:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800df5a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800df5e:	464b      	mov	r3, r9
 800df60:	4652      	mov	r2, sl
 800df62:	4620      	mov	r0, r4
 800df64:	4639      	mov	r1, r7
 800df66:	f7f2 fc79 	bl	800085c <__aeabi_ddiv>
 800df6a:	ec41 0b10 	vmov	d0, r0, r1
 800df6e:	b005      	add	sp, #20
 800df70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800df74 <__copybits>:
 800df74:	3901      	subs	r1, #1
 800df76:	b570      	push	{r4, r5, r6, lr}
 800df78:	1149      	asrs	r1, r1, #5
 800df7a:	6914      	ldr	r4, [r2, #16]
 800df7c:	3101      	adds	r1, #1
 800df7e:	f102 0314 	add.w	r3, r2, #20
 800df82:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800df86:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800df8a:	1f05      	subs	r5, r0, #4
 800df8c:	42a3      	cmp	r3, r4
 800df8e:	d30c      	bcc.n	800dfaa <__copybits+0x36>
 800df90:	1aa3      	subs	r3, r4, r2
 800df92:	3b11      	subs	r3, #17
 800df94:	f023 0303 	bic.w	r3, r3, #3
 800df98:	3211      	adds	r2, #17
 800df9a:	42a2      	cmp	r2, r4
 800df9c:	bf88      	it	hi
 800df9e:	2300      	movhi	r3, #0
 800dfa0:	4418      	add	r0, r3
 800dfa2:	2300      	movs	r3, #0
 800dfa4:	4288      	cmp	r0, r1
 800dfa6:	d305      	bcc.n	800dfb4 <__copybits+0x40>
 800dfa8:	bd70      	pop	{r4, r5, r6, pc}
 800dfaa:	f853 6b04 	ldr.w	r6, [r3], #4
 800dfae:	f845 6f04 	str.w	r6, [r5, #4]!
 800dfb2:	e7eb      	b.n	800df8c <__copybits+0x18>
 800dfb4:	f840 3b04 	str.w	r3, [r0], #4
 800dfb8:	e7f4      	b.n	800dfa4 <__copybits+0x30>

0800dfba <__any_on>:
 800dfba:	f100 0214 	add.w	r2, r0, #20
 800dfbe:	6900      	ldr	r0, [r0, #16]
 800dfc0:	114b      	asrs	r3, r1, #5
 800dfc2:	4298      	cmp	r0, r3
 800dfc4:	b510      	push	{r4, lr}
 800dfc6:	db11      	blt.n	800dfec <__any_on+0x32>
 800dfc8:	dd0a      	ble.n	800dfe0 <__any_on+0x26>
 800dfca:	f011 011f 	ands.w	r1, r1, #31
 800dfce:	d007      	beq.n	800dfe0 <__any_on+0x26>
 800dfd0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800dfd4:	fa24 f001 	lsr.w	r0, r4, r1
 800dfd8:	fa00 f101 	lsl.w	r1, r0, r1
 800dfdc:	428c      	cmp	r4, r1
 800dfde:	d10b      	bne.n	800dff8 <__any_on+0x3e>
 800dfe0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dfe4:	4293      	cmp	r3, r2
 800dfe6:	d803      	bhi.n	800dff0 <__any_on+0x36>
 800dfe8:	2000      	movs	r0, #0
 800dfea:	bd10      	pop	{r4, pc}
 800dfec:	4603      	mov	r3, r0
 800dfee:	e7f7      	b.n	800dfe0 <__any_on+0x26>
 800dff0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dff4:	2900      	cmp	r1, #0
 800dff6:	d0f5      	beq.n	800dfe4 <__any_on+0x2a>
 800dff8:	2001      	movs	r0, #1
 800dffa:	e7f6      	b.n	800dfea <__any_on+0x30>

0800dffc <sulp>:
 800dffc:	b570      	push	{r4, r5, r6, lr}
 800dffe:	4604      	mov	r4, r0
 800e000:	460d      	mov	r5, r1
 800e002:	ec45 4b10 	vmov	d0, r4, r5
 800e006:	4616      	mov	r6, r2
 800e008:	f7ff feba 	bl	800dd80 <__ulp>
 800e00c:	ec51 0b10 	vmov	r0, r1, d0
 800e010:	b17e      	cbz	r6, 800e032 <sulp+0x36>
 800e012:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e016:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	dd09      	ble.n	800e032 <sulp+0x36>
 800e01e:	051b      	lsls	r3, r3, #20
 800e020:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800e024:	2400      	movs	r4, #0
 800e026:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800e02a:	4622      	mov	r2, r4
 800e02c:	462b      	mov	r3, r5
 800e02e:	f7f2 faeb 	bl	8000608 <__aeabi_dmul>
 800e032:	ec41 0b10 	vmov	d0, r0, r1
 800e036:	bd70      	pop	{r4, r5, r6, pc}

0800e038 <_strtod_l>:
 800e038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e03c:	b09f      	sub	sp, #124	@ 0x7c
 800e03e:	460c      	mov	r4, r1
 800e040:	9217      	str	r2, [sp, #92]	@ 0x5c
 800e042:	2200      	movs	r2, #0
 800e044:	921a      	str	r2, [sp, #104]	@ 0x68
 800e046:	9005      	str	r0, [sp, #20]
 800e048:	f04f 0a00 	mov.w	sl, #0
 800e04c:	f04f 0b00 	mov.w	fp, #0
 800e050:	460a      	mov	r2, r1
 800e052:	9219      	str	r2, [sp, #100]	@ 0x64
 800e054:	7811      	ldrb	r1, [r2, #0]
 800e056:	292b      	cmp	r1, #43	@ 0x2b
 800e058:	d04a      	beq.n	800e0f0 <_strtod_l+0xb8>
 800e05a:	d838      	bhi.n	800e0ce <_strtod_l+0x96>
 800e05c:	290d      	cmp	r1, #13
 800e05e:	d832      	bhi.n	800e0c6 <_strtod_l+0x8e>
 800e060:	2908      	cmp	r1, #8
 800e062:	d832      	bhi.n	800e0ca <_strtod_l+0x92>
 800e064:	2900      	cmp	r1, #0
 800e066:	d03b      	beq.n	800e0e0 <_strtod_l+0xa8>
 800e068:	2200      	movs	r2, #0
 800e06a:	920e      	str	r2, [sp, #56]	@ 0x38
 800e06c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800e06e:	782a      	ldrb	r2, [r5, #0]
 800e070:	2a30      	cmp	r2, #48	@ 0x30
 800e072:	f040 80b2 	bne.w	800e1da <_strtod_l+0x1a2>
 800e076:	786a      	ldrb	r2, [r5, #1]
 800e078:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e07c:	2a58      	cmp	r2, #88	@ 0x58
 800e07e:	d16e      	bne.n	800e15e <_strtod_l+0x126>
 800e080:	9302      	str	r3, [sp, #8]
 800e082:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e084:	9301      	str	r3, [sp, #4]
 800e086:	ab1a      	add	r3, sp, #104	@ 0x68
 800e088:	9300      	str	r3, [sp, #0]
 800e08a:	4a8f      	ldr	r2, [pc, #572]	@ (800e2c8 <_strtod_l+0x290>)
 800e08c:	9805      	ldr	r0, [sp, #20]
 800e08e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800e090:	a919      	add	r1, sp, #100	@ 0x64
 800e092:	f001 f927 	bl	800f2e4 <__gethex>
 800e096:	f010 060f 	ands.w	r6, r0, #15
 800e09a:	4604      	mov	r4, r0
 800e09c:	d005      	beq.n	800e0aa <_strtod_l+0x72>
 800e09e:	2e06      	cmp	r6, #6
 800e0a0:	d128      	bne.n	800e0f4 <_strtod_l+0xbc>
 800e0a2:	3501      	adds	r5, #1
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	9519      	str	r5, [sp, #100]	@ 0x64
 800e0a8:	930e      	str	r3, [sp, #56]	@ 0x38
 800e0aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	f040 858e 	bne.w	800ebce <_strtod_l+0xb96>
 800e0b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e0b4:	b1cb      	cbz	r3, 800e0ea <_strtod_l+0xb2>
 800e0b6:	4652      	mov	r2, sl
 800e0b8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800e0bc:	ec43 2b10 	vmov	d0, r2, r3
 800e0c0:	b01f      	add	sp, #124	@ 0x7c
 800e0c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0c6:	2920      	cmp	r1, #32
 800e0c8:	d1ce      	bne.n	800e068 <_strtod_l+0x30>
 800e0ca:	3201      	adds	r2, #1
 800e0cc:	e7c1      	b.n	800e052 <_strtod_l+0x1a>
 800e0ce:	292d      	cmp	r1, #45	@ 0x2d
 800e0d0:	d1ca      	bne.n	800e068 <_strtod_l+0x30>
 800e0d2:	2101      	movs	r1, #1
 800e0d4:	910e      	str	r1, [sp, #56]	@ 0x38
 800e0d6:	1c51      	adds	r1, r2, #1
 800e0d8:	9119      	str	r1, [sp, #100]	@ 0x64
 800e0da:	7852      	ldrb	r2, [r2, #1]
 800e0dc:	2a00      	cmp	r2, #0
 800e0de:	d1c5      	bne.n	800e06c <_strtod_l+0x34>
 800e0e0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e0e2:	9419      	str	r4, [sp, #100]	@ 0x64
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	f040 8570 	bne.w	800ebca <_strtod_l+0xb92>
 800e0ea:	4652      	mov	r2, sl
 800e0ec:	465b      	mov	r3, fp
 800e0ee:	e7e5      	b.n	800e0bc <_strtod_l+0x84>
 800e0f0:	2100      	movs	r1, #0
 800e0f2:	e7ef      	b.n	800e0d4 <_strtod_l+0x9c>
 800e0f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e0f6:	b13a      	cbz	r2, 800e108 <_strtod_l+0xd0>
 800e0f8:	2135      	movs	r1, #53	@ 0x35
 800e0fa:	a81c      	add	r0, sp, #112	@ 0x70
 800e0fc:	f7ff ff3a 	bl	800df74 <__copybits>
 800e100:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e102:	9805      	ldr	r0, [sp, #20]
 800e104:	f7ff fb10 	bl	800d728 <_Bfree>
 800e108:	3e01      	subs	r6, #1
 800e10a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800e10c:	2e04      	cmp	r6, #4
 800e10e:	d806      	bhi.n	800e11e <_strtod_l+0xe6>
 800e110:	e8df f006 	tbb	[pc, r6]
 800e114:	201d0314 	.word	0x201d0314
 800e118:	14          	.byte	0x14
 800e119:	00          	.byte	0x00
 800e11a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800e11e:	05e1      	lsls	r1, r4, #23
 800e120:	bf48      	it	mi
 800e122:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e126:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e12a:	0d1b      	lsrs	r3, r3, #20
 800e12c:	051b      	lsls	r3, r3, #20
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d1bb      	bne.n	800e0aa <_strtod_l+0x72>
 800e132:	f7fe fb2b 	bl	800c78c <__errno>
 800e136:	2322      	movs	r3, #34	@ 0x22
 800e138:	6003      	str	r3, [r0, #0]
 800e13a:	e7b6      	b.n	800e0aa <_strtod_l+0x72>
 800e13c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800e140:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e144:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e148:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e14c:	e7e7      	b.n	800e11e <_strtod_l+0xe6>
 800e14e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800e2d0 <_strtod_l+0x298>
 800e152:	e7e4      	b.n	800e11e <_strtod_l+0xe6>
 800e154:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e158:	f04f 3aff 	mov.w	sl, #4294967295
 800e15c:	e7df      	b.n	800e11e <_strtod_l+0xe6>
 800e15e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e160:	1c5a      	adds	r2, r3, #1
 800e162:	9219      	str	r2, [sp, #100]	@ 0x64
 800e164:	785b      	ldrb	r3, [r3, #1]
 800e166:	2b30      	cmp	r3, #48	@ 0x30
 800e168:	d0f9      	beq.n	800e15e <_strtod_l+0x126>
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d09d      	beq.n	800e0aa <_strtod_l+0x72>
 800e16e:	2301      	movs	r3, #1
 800e170:	2700      	movs	r7, #0
 800e172:	9308      	str	r3, [sp, #32]
 800e174:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e176:	930c      	str	r3, [sp, #48]	@ 0x30
 800e178:	970b      	str	r7, [sp, #44]	@ 0x2c
 800e17a:	46b9      	mov	r9, r7
 800e17c:	220a      	movs	r2, #10
 800e17e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800e180:	7805      	ldrb	r5, [r0, #0]
 800e182:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800e186:	b2d9      	uxtb	r1, r3
 800e188:	2909      	cmp	r1, #9
 800e18a:	d928      	bls.n	800e1de <_strtod_l+0x1a6>
 800e18c:	494f      	ldr	r1, [pc, #316]	@ (800e2cc <_strtod_l+0x294>)
 800e18e:	2201      	movs	r2, #1
 800e190:	f000 ffd6 	bl	800f140 <strncmp>
 800e194:	2800      	cmp	r0, #0
 800e196:	d032      	beq.n	800e1fe <_strtod_l+0x1c6>
 800e198:	2000      	movs	r0, #0
 800e19a:	462a      	mov	r2, r5
 800e19c:	900a      	str	r0, [sp, #40]	@ 0x28
 800e19e:	464d      	mov	r5, r9
 800e1a0:	4603      	mov	r3, r0
 800e1a2:	2a65      	cmp	r2, #101	@ 0x65
 800e1a4:	d001      	beq.n	800e1aa <_strtod_l+0x172>
 800e1a6:	2a45      	cmp	r2, #69	@ 0x45
 800e1a8:	d114      	bne.n	800e1d4 <_strtod_l+0x19c>
 800e1aa:	b91d      	cbnz	r5, 800e1b4 <_strtod_l+0x17c>
 800e1ac:	9a08      	ldr	r2, [sp, #32]
 800e1ae:	4302      	orrs	r2, r0
 800e1b0:	d096      	beq.n	800e0e0 <_strtod_l+0xa8>
 800e1b2:	2500      	movs	r5, #0
 800e1b4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800e1b6:	1c62      	adds	r2, r4, #1
 800e1b8:	9219      	str	r2, [sp, #100]	@ 0x64
 800e1ba:	7862      	ldrb	r2, [r4, #1]
 800e1bc:	2a2b      	cmp	r2, #43	@ 0x2b
 800e1be:	d07a      	beq.n	800e2b6 <_strtod_l+0x27e>
 800e1c0:	2a2d      	cmp	r2, #45	@ 0x2d
 800e1c2:	d07e      	beq.n	800e2c2 <_strtod_l+0x28a>
 800e1c4:	f04f 0c00 	mov.w	ip, #0
 800e1c8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e1cc:	2909      	cmp	r1, #9
 800e1ce:	f240 8085 	bls.w	800e2dc <_strtod_l+0x2a4>
 800e1d2:	9419      	str	r4, [sp, #100]	@ 0x64
 800e1d4:	f04f 0800 	mov.w	r8, #0
 800e1d8:	e0a5      	b.n	800e326 <_strtod_l+0x2ee>
 800e1da:	2300      	movs	r3, #0
 800e1dc:	e7c8      	b.n	800e170 <_strtod_l+0x138>
 800e1de:	f1b9 0f08 	cmp.w	r9, #8
 800e1e2:	bfd8      	it	le
 800e1e4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800e1e6:	f100 0001 	add.w	r0, r0, #1
 800e1ea:	bfda      	itte	le
 800e1ec:	fb02 3301 	mlale	r3, r2, r1, r3
 800e1f0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800e1f2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800e1f6:	f109 0901 	add.w	r9, r9, #1
 800e1fa:	9019      	str	r0, [sp, #100]	@ 0x64
 800e1fc:	e7bf      	b.n	800e17e <_strtod_l+0x146>
 800e1fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e200:	1c5a      	adds	r2, r3, #1
 800e202:	9219      	str	r2, [sp, #100]	@ 0x64
 800e204:	785a      	ldrb	r2, [r3, #1]
 800e206:	f1b9 0f00 	cmp.w	r9, #0
 800e20a:	d03b      	beq.n	800e284 <_strtod_l+0x24c>
 800e20c:	900a      	str	r0, [sp, #40]	@ 0x28
 800e20e:	464d      	mov	r5, r9
 800e210:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800e214:	2b09      	cmp	r3, #9
 800e216:	d912      	bls.n	800e23e <_strtod_l+0x206>
 800e218:	2301      	movs	r3, #1
 800e21a:	e7c2      	b.n	800e1a2 <_strtod_l+0x16a>
 800e21c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e21e:	1c5a      	adds	r2, r3, #1
 800e220:	9219      	str	r2, [sp, #100]	@ 0x64
 800e222:	785a      	ldrb	r2, [r3, #1]
 800e224:	3001      	adds	r0, #1
 800e226:	2a30      	cmp	r2, #48	@ 0x30
 800e228:	d0f8      	beq.n	800e21c <_strtod_l+0x1e4>
 800e22a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e22e:	2b08      	cmp	r3, #8
 800e230:	f200 84d2 	bhi.w	800ebd8 <_strtod_l+0xba0>
 800e234:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e236:	900a      	str	r0, [sp, #40]	@ 0x28
 800e238:	2000      	movs	r0, #0
 800e23a:	930c      	str	r3, [sp, #48]	@ 0x30
 800e23c:	4605      	mov	r5, r0
 800e23e:	3a30      	subs	r2, #48	@ 0x30
 800e240:	f100 0301 	add.w	r3, r0, #1
 800e244:	d018      	beq.n	800e278 <_strtod_l+0x240>
 800e246:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e248:	4419      	add	r1, r3
 800e24a:	910a      	str	r1, [sp, #40]	@ 0x28
 800e24c:	462e      	mov	r6, r5
 800e24e:	f04f 0e0a 	mov.w	lr, #10
 800e252:	1c71      	adds	r1, r6, #1
 800e254:	eba1 0c05 	sub.w	ip, r1, r5
 800e258:	4563      	cmp	r3, ip
 800e25a:	dc15      	bgt.n	800e288 <_strtod_l+0x250>
 800e25c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800e260:	182b      	adds	r3, r5, r0
 800e262:	2b08      	cmp	r3, #8
 800e264:	f105 0501 	add.w	r5, r5, #1
 800e268:	4405      	add	r5, r0
 800e26a:	dc1a      	bgt.n	800e2a2 <_strtod_l+0x26a>
 800e26c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e26e:	230a      	movs	r3, #10
 800e270:	fb03 2301 	mla	r3, r3, r1, r2
 800e274:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e276:	2300      	movs	r3, #0
 800e278:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e27a:	1c51      	adds	r1, r2, #1
 800e27c:	9119      	str	r1, [sp, #100]	@ 0x64
 800e27e:	7852      	ldrb	r2, [r2, #1]
 800e280:	4618      	mov	r0, r3
 800e282:	e7c5      	b.n	800e210 <_strtod_l+0x1d8>
 800e284:	4648      	mov	r0, r9
 800e286:	e7ce      	b.n	800e226 <_strtod_l+0x1ee>
 800e288:	2e08      	cmp	r6, #8
 800e28a:	dc05      	bgt.n	800e298 <_strtod_l+0x260>
 800e28c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800e28e:	fb0e f606 	mul.w	r6, lr, r6
 800e292:	960b      	str	r6, [sp, #44]	@ 0x2c
 800e294:	460e      	mov	r6, r1
 800e296:	e7dc      	b.n	800e252 <_strtod_l+0x21a>
 800e298:	2910      	cmp	r1, #16
 800e29a:	bfd8      	it	le
 800e29c:	fb0e f707 	mulle.w	r7, lr, r7
 800e2a0:	e7f8      	b.n	800e294 <_strtod_l+0x25c>
 800e2a2:	2b0f      	cmp	r3, #15
 800e2a4:	bfdc      	itt	le
 800e2a6:	230a      	movle	r3, #10
 800e2a8:	fb03 2707 	mlale	r7, r3, r7, r2
 800e2ac:	e7e3      	b.n	800e276 <_strtod_l+0x23e>
 800e2ae:	2300      	movs	r3, #0
 800e2b0:	930a      	str	r3, [sp, #40]	@ 0x28
 800e2b2:	2301      	movs	r3, #1
 800e2b4:	e77a      	b.n	800e1ac <_strtod_l+0x174>
 800e2b6:	f04f 0c00 	mov.w	ip, #0
 800e2ba:	1ca2      	adds	r2, r4, #2
 800e2bc:	9219      	str	r2, [sp, #100]	@ 0x64
 800e2be:	78a2      	ldrb	r2, [r4, #2]
 800e2c0:	e782      	b.n	800e1c8 <_strtod_l+0x190>
 800e2c2:	f04f 0c01 	mov.w	ip, #1
 800e2c6:	e7f8      	b.n	800e2ba <_strtod_l+0x282>
 800e2c8:	0801020c 	.word	0x0801020c
 800e2cc:	0801003f 	.word	0x0801003f
 800e2d0:	7ff00000 	.word	0x7ff00000
 800e2d4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e2d6:	1c51      	adds	r1, r2, #1
 800e2d8:	9119      	str	r1, [sp, #100]	@ 0x64
 800e2da:	7852      	ldrb	r2, [r2, #1]
 800e2dc:	2a30      	cmp	r2, #48	@ 0x30
 800e2de:	d0f9      	beq.n	800e2d4 <_strtod_l+0x29c>
 800e2e0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800e2e4:	2908      	cmp	r1, #8
 800e2e6:	f63f af75 	bhi.w	800e1d4 <_strtod_l+0x19c>
 800e2ea:	3a30      	subs	r2, #48	@ 0x30
 800e2ec:	9209      	str	r2, [sp, #36]	@ 0x24
 800e2ee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e2f0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e2f2:	f04f 080a 	mov.w	r8, #10
 800e2f6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e2f8:	1c56      	adds	r6, r2, #1
 800e2fa:	9619      	str	r6, [sp, #100]	@ 0x64
 800e2fc:	7852      	ldrb	r2, [r2, #1]
 800e2fe:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800e302:	f1be 0f09 	cmp.w	lr, #9
 800e306:	d939      	bls.n	800e37c <_strtod_l+0x344>
 800e308:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e30a:	1a76      	subs	r6, r6, r1
 800e30c:	2e08      	cmp	r6, #8
 800e30e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800e312:	dc03      	bgt.n	800e31c <_strtod_l+0x2e4>
 800e314:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e316:	4588      	cmp	r8, r1
 800e318:	bfa8      	it	ge
 800e31a:	4688      	movge	r8, r1
 800e31c:	f1bc 0f00 	cmp.w	ip, #0
 800e320:	d001      	beq.n	800e326 <_strtod_l+0x2ee>
 800e322:	f1c8 0800 	rsb	r8, r8, #0
 800e326:	2d00      	cmp	r5, #0
 800e328:	d14e      	bne.n	800e3c8 <_strtod_l+0x390>
 800e32a:	9908      	ldr	r1, [sp, #32]
 800e32c:	4308      	orrs	r0, r1
 800e32e:	f47f aebc 	bne.w	800e0aa <_strtod_l+0x72>
 800e332:	2b00      	cmp	r3, #0
 800e334:	f47f aed4 	bne.w	800e0e0 <_strtod_l+0xa8>
 800e338:	2a69      	cmp	r2, #105	@ 0x69
 800e33a:	d028      	beq.n	800e38e <_strtod_l+0x356>
 800e33c:	dc25      	bgt.n	800e38a <_strtod_l+0x352>
 800e33e:	2a49      	cmp	r2, #73	@ 0x49
 800e340:	d025      	beq.n	800e38e <_strtod_l+0x356>
 800e342:	2a4e      	cmp	r2, #78	@ 0x4e
 800e344:	f47f aecc 	bne.w	800e0e0 <_strtod_l+0xa8>
 800e348:	499a      	ldr	r1, [pc, #616]	@ (800e5b4 <_strtod_l+0x57c>)
 800e34a:	a819      	add	r0, sp, #100	@ 0x64
 800e34c:	f001 f9ec 	bl	800f728 <__match>
 800e350:	2800      	cmp	r0, #0
 800e352:	f43f aec5 	beq.w	800e0e0 <_strtod_l+0xa8>
 800e356:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e358:	781b      	ldrb	r3, [r3, #0]
 800e35a:	2b28      	cmp	r3, #40	@ 0x28
 800e35c:	d12e      	bne.n	800e3bc <_strtod_l+0x384>
 800e35e:	4996      	ldr	r1, [pc, #600]	@ (800e5b8 <_strtod_l+0x580>)
 800e360:	aa1c      	add	r2, sp, #112	@ 0x70
 800e362:	a819      	add	r0, sp, #100	@ 0x64
 800e364:	f001 f9f4 	bl	800f750 <__hexnan>
 800e368:	2805      	cmp	r0, #5
 800e36a:	d127      	bne.n	800e3bc <_strtod_l+0x384>
 800e36c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e36e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e372:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e376:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e37a:	e696      	b.n	800e0aa <_strtod_l+0x72>
 800e37c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e37e:	fb08 2101 	mla	r1, r8, r1, r2
 800e382:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e386:	9209      	str	r2, [sp, #36]	@ 0x24
 800e388:	e7b5      	b.n	800e2f6 <_strtod_l+0x2be>
 800e38a:	2a6e      	cmp	r2, #110	@ 0x6e
 800e38c:	e7da      	b.n	800e344 <_strtod_l+0x30c>
 800e38e:	498b      	ldr	r1, [pc, #556]	@ (800e5bc <_strtod_l+0x584>)
 800e390:	a819      	add	r0, sp, #100	@ 0x64
 800e392:	f001 f9c9 	bl	800f728 <__match>
 800e396:	2800      	cmp	r0, #0
 800e398:	f43f aea2 	beq.w	800e0e0 <_strtod_l+0xa8>
 800e39c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e39e:	4988      	ldr	r1, [pc, #544]	@ (800e5c0 <_strtod_l+0x588>)
 800e3a0:	3b01      	subs	r3, #1
 800e3a2:	a819      	add	r0, sp, #100	@ 0x64
 800e3a4:	9319      	str	r3, [sp, #100]	@ 0x64
 800e3a6:	f001 f9bf 	bl	800f728 <__match>
 800e3aa:	b910      	cbnz	r0, 800e3b2 <_strtod_l+0x37a>
 800e3ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e3ae:	3301      	adds	r3, #1
 800e3b0:	9319      	str	r3, [sp, #100]	@ 0x64
 800e3b2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800e5d0 <_strtod_l+0x598>
 800e3b6:	f04f 0a00 	mov.w	sl, #0
 800e3ba:	e676      	b.n	800e0aa <_strtod_l+0x72>
 800e3bc:	4881      	ldr	r0, [pc, #516]	@ (800e5c4 <_strtod_l+0x58c>)
 800e3be:	f000 feef 	bl	800f1a0 <nan>
 800e3c2:	ec5b ab10 	vmov	sl, fp, d0
 800e3c6:	e670      	b.n	800e0aa <_strtod_l+0x72>
 800e3c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e3ca:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800e3cc:	eba8 0303 	sub.w	r3, r8, r3
 800e3d0:	f1b9 0f00 	cmp.w	r9, #0
 800e3d4:	bf08      	it	eq
 800e3d6:	46a9      	moveq	r9, r5
 800e3d8:	2d10      	cmp	r5, #16
 800e3da:	9309      	str	r3, [sp, #36]	@ 0x24
 800e3dc:	462c      	mov	r4, r5
 800e3de:	bfa8      	it	ge
 800e3e0:	2410      	movge	r4, #16
 800e3e2:	f7f2 f897 	bl	8000514 <__aeabi_ui2d>
 800e3e6:	2d09      	cmp	r5, #9
 800e3e8:	4682      	mov	sl, r0
 800e3ea:	468b      	mov	fp, r1
 800e3ec:	dc13      	bgt.n	800e416 <_strtod_l+0x3de>
 800e3ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	f43f ae5a 	beq.w	800e0aa <_strtod_l+0x72>
 800e3f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3f8:	dd78      	ble.n	800e4ec <_strtod_l+0x4b4>
 800e3fa:	2b16      	cmp	r3, #22
 800e3fc:	dc5f      	bgt.n	800e4be <_strtod_l+0x486>
 800e3fe:	4972      	ldr	r1, [pc, #456]	@ (800e5c8 <_strtod_l+0x590>)
 800e400:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e404:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e408:	4652      	mov	r2, sl
 800e40a:	465b      	mov	r3, fp
 800e40c:	f7f2 f8fc 	bl	8000608 <__aeabi_dmul>
 800e410:	4682      	mov	sl, r0
 800e412:	468b      	mov	fp, r1
 800e414:	e649      	b.n	800e0aa <_strtod_l+0x72>
 800e416:	4b6c      	ldr	r3, [pc, #432]	@ (800e5c8 <_strtod_l+0x590>)
 800e418:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e41c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e420:	f7f2 f8f2 	bl	8000608 <__aeabi_dmul>
 800e424:	4682      	mov	sl, r0
 800e426:	4638      	mov	r0, r7
 800e428:	468b      	mov	fp, r1
 800e42a:	f7f2 f873 	bl	8000514 <__aeabi_ui2d>
 800e42e:	4602      	mov	r2, r0
 800e430:	460b      	mov	r3, r1
 800e432:	4650      	mov	r0, sl
 800e434:	4659      	mov	r1, fp
 800e436:	f7f1 ff31 	bl	800029c <__adddf3>
 800e43a:	2d0f      	cmp	r5, #15
 800e43c:	4682      	mov	sl, r0
 800e43e:	468b      	mov	fp, r1
 800e440:	ddd5      	ble.n	800e3ee <_strtod_l+0x3b6>
 800e442:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e444:	1b2c      	subs	r4, r5, r4
 800e446:	441c      	add	r4, r3
 800e448:	2c00      	cmp	r4, #0
 800e44a:	f340 8093 	ble.w	800e574 <_strtod_l+0x53c>
 800e44e:	f014 030f 	ands.w	r3, r4, #15
 800e452:	d00a      	beq.n	800e46a <_strtod_l+0x432>
 800e454:	495c      	ldr	r1, [pc, #368]	@ (800e5c8 <_strtod_l+0x590>)
 800e456:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e45a:	4652      	mov	r2, sl
 800e45c:	465b      	mov	r3, fp
 800e45e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e462:	f7f2 f8d1 	bl	8000608 <__aeabi_dmul>
 800e466:	4682      	mov	sl, r0
 800e468:	468b      	mov	fp, r1
 800e46a:	f034 040f 	bics.w	r4, r4, #15
 800e46e:	d073      	beq.n	800e558 <_strtod_l+0x520>
 800e470:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e474:	dd49      	ble.n	800e50a <_strtod_l+0x4d2>
 800e476:	2400      	movs	r4, #0
 800e478:	46a0      	mov	r8, r4
 800e47a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e47c:	46a1      	mov	r9, r4
 800e47e:	9a05      	ldr	r2, [sp, #20]
 800e480:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800e5d0 <_strtod_l+0x598>
 800e484:	2322      	movs	r3, #34	@ 0x22
 800e486:	6013      	str	r3, [r2, #0]
 800e488:	f04f 0a00 	mov.w	sl, #0
 800e48c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e48e:	2b00      	cmp	r3, #0
 800e490:	f43f ae0b 	beq.w	800e0aa <_strtod_l+0x72>
 800e494:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e496:	9805      	ldr	r0, [sp, #20]
 800e498:	f7ff f946 	bl	800d728 <_Bfree>
 800e49c:	9805      	ldr	r0, [sp, #20]
 800e49e:	4649      	mov	r1, r9
 800e4a0:	f7ff f942 	bl	800d728 <_Bfree>
 800e4a4:	9805      	ldr	r0, [sp, #20]
 800e4a6:	4641      	mov	r1, r8
 800e4a8:	f7ff f93e 	bl	800d728 <_Bfree>
 800e4ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e4ae:	9805      	ldr	r0, [sp, #20]
 800e4b0:	f7ff f93a 	bl	800d728 <_Bfree>
 800e4b4:	9805      	ldr	r0, [sp, #20]
 800e4b6:	4621      	mov	r1, r4
 800e4b8:	f7ff f936 	bl	800d728 <_Bfree>
 800e4bc:	e5f5      	b.n	800e0aa <_strtod_l+0x72>
 800e4be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e4c0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e4c4:	4293      	cmp	r3, r2
 800e4c6:	dbbc      	blt.n	800e442 <_strtod_l+0x40a>
 800e4c8:	4c3f      	ldr	r4, [pc, #252]	@ (800e5c8 <_strtod_l+0x590>)
 800e4ca:	f1c5 050f 	rsb	r5, r5, #15
 800e4ce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e4d2:	4652      	mov	r2, sl
 800e4d4:	465b      	mov	r3, fp
 800e4d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e4da:	f7f2 f895 	bl	8000608 <__aeabi_dmul>
 800e4de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4e0:	1b5d      	subs	r5, r3, r5
 800e4e2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e4e6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e4ea:	e78f      	b.n	800e40c <_strtod_l+0x3d4>
 800e4ec:	3316      	adds	r3, #22
 800e4ee:	dba8      	blt.n	800e442 <_strtod_l+0x40a>
 800e4f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e4f2:	eba3 0808 	sub.w	r8, r3, r8
 800e4f6:	4b34      	ldr	r3, [pc, #208]	@ (800e5c8 <_strtod_l+0x590>)
 800e4f8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e4fc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e500:	4650      	mov	r0, sl
 800e502:	4659      	mov	r1, fp
 800e504:	f7f2 f9aa 	bl	800085c <__aeabi_ddiv>
 800e508:	e782      	b.n	800e410 <_strtod_l+0x3d8>
 800e50a:	2300      	movs	r3, #0
 800e50c:	4f2f      	ldr	r7, [pc, #188]	@ (800e5cc <_strtod_l+0x594>)
 800e50e:	1124      	asrs	r4, r4, #4
 800e510:	4650      	mov	r0, sl
 800e512:	4659      	mov	r1, fp
 800e514:	461e      	mov	r6, r3
 800e516:	2c01      	cmp	r4, #1
 800e518:	dc21      	bgt.n	800e55e <_strtod_l+0x526>
 800e51a:	b10b      	cbz	r3, 800e520 <_strtod_l+0x4e8>
 800e51c:	4682      	mov	sl, r0
 800e51e:	468b      	mov	fp, r1
 800e520:	492a      	ldr	r1, [pc, #168]	@ (800e5cc <_strtod_l+0x594>)
 800e522:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e526:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e52a:	4652      	mov	r2, sl
 800e52c:	465b      	mov	r3, fp
 800e52e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e532:	f7f2 f869 	bl	8000608 <__aeabi_dmul>
 800e536:	4b26      	ldr	r3, [pc, #152]	@ (800e5d0 <_strtod_l+0x598>)
 800e538:	460a      	mov	r2, r1
 800e53a:	400b      	ands	r3, r1
 800e53c:	4925      	ldr	r1, [pc, #148]	@ (800e5d4 <_strtod_l+0x59c>)
 800e53e:	428b      	cmp	r3, r1
 800e540:	4682      	mov	sl, r0
 800e542:	d898      	bhi.n	800e476 <_strtod_l+0x43e>
 800e544:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e548:	428b      	cmp	r3, r1
 800e54a:	bf86      	itte	hi
 800e54c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800e5d8 <_strtod_l+0x5a0>
 800e550:	f04f 3aff 	movhi.w	sl, #4294967295
 800e554:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e558:	2300      	movs	r3, #0
 800e55a:	9308      	str	r3, [sp, #32]
 800e55c:	e076      	b.n	800e64c <_strtod_l+0x614>
 800e55e:	07e2      	lsls	r2, r4, #31
 800e560:	d504      	bpl.n	800e56c <_strtod_l+0x534>
 800e562:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e566:	f7f2 f84f 	bl	8000608 <__aeabi_dmul>
 800e56a:	2301      	movs	r3, #1
 800e56c:	3601      	adds	r6, #1
 800e56e:	1064      	asrs	r4, r4, #1
 800e570:	3708      	adds	r7, #8
 800e572:	e7d0      	b.n	800e516 <_strtod_l+0x4de>
 800e574:	d0f0      	beq.n	800e558 <_strtod_l+0x520>
 800e576:	4264      	negs	r4, r4
 800e578:	f014 020f 	ands.w	r2, r4, #15
 800e57c:	d00a      	beq.n	800e594 <_strtod_l+0x55c>
 800e57e:	4b12      	ldr	r3, [pc, #72]	@ (800e5c8 <_strtod_l+0x590>)
 800e580:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e584:	4650      	mov	r0, sl
 800e586:	4659      	mov	r1, fp
 800e588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e58c:	f7f2 f966 	bl	800085c <__aeabi_ddiv>
 800e590:	4682      	mov	sl, r0
 800e592:	468b      	mov	fp, r1
 800e594:	1124      	asrs	r4, r4, #4
 800e596:	d0df      	beq.n	800e558 <_strtod_l+0x520>
 800e598:	2c1f      	cmp	r4, #31
 800e59a:	dd1f      	ble.n	800e5dc <_strtod_l+0x5a4>
 800e59c:	2400      	movs	r4, #0
 800e59e:	46a0      	mov	r8, r4
 800e5a0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e5a2:	46a1      	mov	r9, r4
 800e5a4:	9a05      	ldr	r2, [sp, #20]
 800e5a6:	2322      	movs	r3, #34	@ 0x22
 800e5a8:	f04f 0a00 	mov.w	sl, #0
 800e5ac:	f04f 0b00 	mov.w	fp, #0
 800e5b0:	6013      	str	r3, [r2, #0]
 800e5b2:	e76b      	b.n	800e48c <_strtod_l+0x454>
 800e5b4:	0800ff2d 	.word	0x0800ff2d
 800e5b8:	080101f8 	.word	0x080101f8
 800e5bc:	0800ff25 	.word	0x0800ff25
 800e5c0:	0800ff5c 	.word	0x0800ff5c
 800e5c4:	08010095 	.word	0x08010095
 800e5c8:	08010130 	.word	0x08010130
 800e5cc:	08010108 	.word	0x08010108
 800e5d0:	7ff00000 	.word	0x7ff00000
 800e5d4:	7ca00000 	.word	0x7ca00000
 800e5d8:	7fefffff 	.word	0x7fefffff
 800e5dc:	f014 0310 	ands.w	r3, r4, #16
 800e5e0:	bf18      	it	ne
 800e5e2:	236a      	movne	r3, #106	@ 0x6a
 800e5e4:	4ea9      	ldr	r6, [pc, #676]	@ (800e88c <_strtod_l+0x854>)
 800e5e6:	9308      	str	r3, [sp, #32]
 800e5e8:	4650      	mov	r0, sl
 800e5ea:	4659      	mov	r1, fp
 800e5ec:	2300      	movs	r3, #0
 800e5ee:	07e7      	lsls	r7, r4, #31
 800e5f0:	d504      	bpl.n	800e5fc <_strtod_l+0x5c4>
 800e5f2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e5f6:	f7f2 f807 	bl	8000608 <__aeabi_dmul>
 800e5fa:	2301      	movs	r3, #1
 800e5fc:	1064      	asrs	r4, r4, #1
 800e5fe:	f106 0608 	add.w	r6, r6, #8
 800e602:	d1f4      	bne.n	800e5ee <_strtod_l+0x5b6>
 800e604:	b10b      	cbz	r3, 800e60a <_strtod_l+0x5d2>
 800e606:	4682      	mov	sl, r0
 800e608:	468b      	mov	fp, r1
 800e60a:	9b08      	ldr	r3, [sp, #32]
 800e60c:	b1b3      	cbz	r3, 800e63c <_strtod_l+0x604>
 800e60e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e612:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e616:	2b00      	cmp	r3, #0
 800e618:	4659      	mov	r1, fp
 800e61a:	dd0f      	ble.n	800e63c <_strtod_l+0x604>
 800e61c:	2b1f      	cmp	r3, #31
 800e61e:	dd56      	ble.n	800e6ce <_strtod_l+0x696>
 800e620:	2b34      	cmp	r3, #52	@ 0x34
 800e622:	bfde      	ittt	le
 800e624:	f04f 33ff 	movle.w	r3, #4294967295
 800e628:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e62c:	4093      	lslle	r3, r2
 800e62e:	f04f 0a00 	mov.w	sl, #0
 800e632:	bfcc      	ite	gt
 800e634:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e638:	ea03 0b01 	andle.w	fp, r3, r1
 800e63c:	2200      	movs	r2, #0
 800e63e:	2300      	movs	r3, #0
 800e640:	4650      	mov	r0, sl
 800e642:	4659      	mov	r1, fp
 800e644:	f7f2 fa48 	bl	8000ad8 <__aeabi_dcmpeq>
 800e648:	2800      	cmp	r0, #0
 800e64a:	d1a7      	bne.n	800e59c <_strtod_l+0x564>
 800e64c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e64e:	9300      	str	r3, [sp, #0]
 800e650:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e652:	9805      	ldr	r0, [sp, #20]
 800e654:	462b      	mov	r3, r5
 800e656:	464a      	mov	r2, r9
 800e658:	f7ff f8ce 	bl	800d7f8 <__s2b>
 800e65c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800e65e:	2800      	cmp	r0, #0
 800e660:	f43f af09 	beq.w	800e476 <_strtod_l+0x43e>
 800e664:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e666:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e668:	2a00      	cmp	r2, #0
 800e66a:	eba3 0308 	sub.w	r3, r3, r8
 800e66e:	bfa8      	it	ge
 800e670:	2300      	movge	r3, #0
 800e672:	9312      	str	r3, [sp, #72]	@ 0x48
 800e674:	2400      	movs	r4, #0
 800e676:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e67a:	9316      	str	r3, [sp, #88]	@ 0x58
 800e67c:	46a0      	mov	r8, r4
 800e67e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e680:	9805      	ldr	r0, [sp, #20]
 800e682:	6859      	ldr	r1, [r3, #4]
 800e684:	f7ff f810 	bl	800d6a8 <_Balloc>
 800e688:	4681      	mov	r9, r0
 800e68a:	2800      	cmp	r0, #0
 800e68c:	f43f aef7 	beq.w	800e47e <_strtod_l+0x446>
 800e690:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e692:	691a      	ldr	r2, [r3, #16]
 800e694:	3202      	adds	r2, #2
 800e696:	f103 010c 	add.w	r1, r3, #12
 800e69a:	0092      	lsls	r2, r2, #2
 800e69c:	300c      	adds	r0, #12
 800e69e:	f000 fd71 	bl	800f184 <memcpy>
 800e6a2:	ec4b ab10 	vmov	d0, sl, fp
 800e6a6:	9805      	ldr	r0, [sp, #20]
 800e6a8:	aa1c      	add	r2, sp, #112	@ 0x70
 800e6aa:	a91b      	add	r1, sp, #108	@ 0x6c
 800e6ac:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800e6b0:	f7ff fbd6 	bl	800de60 <__d2b>
 800e6b4:	901a      	str	r0, [sp, #104]	@ 0x68
 800e6b6:	2800      	cmp	r0, #0
 800e6b8:	f43f aee1 	beq.w	800e47e <_strtod_l+0x446>
 800e6bc:	9805      	ldr	r0, [sp, #20]
 800e6be:	2101      	movs	r1, #1
 800e6c0:	f7ff f930 	bl	800d924 <__i2b>
 800e6c4:	4680      	mov	r8, r0
 800e6c6:	b948      	cbnz	r0, 800e6dc <_strtod_l+0x6a4>
 800e6c8:	f04f 0800 	mov.w	r8, #0
 800e6cc:	e6d7      	b.n	800e47e <_strtod_l+0x446>
 800e6ce:	f04f 32ff 	mov.w	r2, #4294967295
 800e6d2:	fa02 f303 	lsl.w	r3, r2, r3
 800e6d6:	ea03 0a0a 	and.w	sl, r3, sl
 800e6da:	e7af      	b.n	800e63c <_strtod_l+0x604>
 800e6dc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800e6de:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800e6e0:	2d00      	cmp	r5, #0
 800e6e2:	bfab      	itete	ge
 800e6e4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800e6e6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800e6e8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800e6ea:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800e6ec:	bfac      	ite	ge
 800e6ee:	18ef      	addge	r7, r5, r3
 800e6f0:	1b5e      	sublt	r6, r3, r5
 800e6f2:	9b08      	ldr	r3, [sp, #32]
 800e6f4:	1aed      	subs	r5, r5, r3
 800e6f6:	4415      	add	r5, r2
 800e6f8:	4b65      	ldr	r3, [pc, #404]	@ (800e890 <_strtod_l+0x858>)
 800e6fa:	3d01      	subs	r5, #1
 800e6fc:	429d      	cmp	r5, r3
 800e6fe:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e702:	da50      	bge.n	800e7a6 <_strtod_l+0x76e>
 800e704:	1b5b      	subs	r3, r3, r5
 800e706:	2b1f      	cmp	r3, #31
 800e708:	eba2 0203 	sub.w	r2, r2, r3
 800e70c:	f04f 0101 	mov.w	r1, #1
 800e710:	dc3d      	bgt.n	800e78e <_strtod_l+0x756>
 800e712:	fa01 f303 	lsl.w	r3, r1, r3
 800e716:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e718:	2300      	movs	r3, #0
 800e71a:	9310      	str	r3, [sp, #64]	@ 0x40
 800e71c:	18bd      	adds	r5, r7, r2
 800e71e:	9b08      	ldr	r3, [sp, #32]
 800e720:	42af      	cmp	r7, r5
 800e722:	4416      	add	r6, r2
 800e724:	441e      	add	r6, r3
 800e726:	463b      	mov	r3, r7
 800e728:	bfa8      	it	ge
 800e72a:	462b      	movge	r3, r5
 800e72c:	42b3      	cmp	r3, r6
 800e72e:	bfa8      	it	ge
 800e730:	4633      	movge	r3, r6
 800e732:	2b00      	cmp	r3, #0
 800e734:	bfc2      	ittt	gt
 800e736:	1aed      	subgt	r5, r5, r3
 800e738:	1af6      	subgt	r6, r6, r3
 800e73a:	1aff      	subgt	r7, r7, r3
 800e73c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e73e:	2b00      	cmp	r3, #0
 800e740:	dd16      	ble.n	800e770 <_strtod_l+0x738>
 800e742:	4641      	mov	r1, r8
 800e744:	9805      	ldr	r0, [sp, #20]
 800e746:	461a      	mov	r2, r3
 800e748:	f7ff f9a4 	bl	800da94 <__pow5mult>
 800e74c:	4680      	mov	r8, r0
 800e74e:	2800      	cmp	r0, #0
 800e750:	d0ba      	beq.n	800e6c8 <_strtod_l+0x690>
 800e752:	4601      	mov	r1, r0
 800e754:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e756:	9805      	ldr	r0, [sp, #20]
 800e758:	f7ff f8fa 	bl	800d950 <__multiply>
 800e75c:	900a      	str	r0, [sp, #40]	@ 0x28
 800e75e:	2800      	cmp	r0, #0
 800e760:	f43f ae8d 	beq.w	800e47e <_strtod_l+0x446>
 800e764:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e766:	9805      	ldr	r0, [sp, #20]
 800e768:	f7fe ffde 	bl	800d728 <_Bfree>
 800e76c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e76e:	931a      	str	r3, [sp, #104]	@ 0x68
 800e770:	2d00      	cmp	r5, #0
 800e772:	dc1d      	bgt.n	800e7b0 <_strtod_l+0x778>
 800e774:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e776:	2b00      	cmp	r3, #0
 800e778:	dd23      	ble.n	800e7c2 <_strtod_l+0x78a>
 800e77a:	4649      	mov	r1, r9
 800e77c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e77e:	9805      	ldr	r0, [sp, #20]
 800e780:	f7ff f988 	bl	800da94 <__pow5mult>
 800e784:	4681      	mov	r9, r0
 800e786:	b9e0      	cbnz	r0, 800e7c2 <_strtod_l+0x78a>
 800e788:	f04f 0900 	mov.w	r9, #0
 800e78c:	e677      	b.n	800e47e <_strtod_l+0x446>
 800e78e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800e792:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800e796:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800e79a:	35e2      	adds	r5, #226	@ 0xe2
 800e79c:	fa01 f305 	lsl.w	r3, r1, r5
 800e7a0:	9310      	str	r3, [sp, #64]	@ 0x40
 800e7a2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800e7a4:	e7ba      	b.n	800e71c <_strtod_l+0x6e4>
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	9310      	str	r3, [sp, #64]	@ 0x40
 800e7aa:	2301      	movs	r3, #1
 800e7ac:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e7ae:	e7b5      	b.n	800e71c <_strtod_l+0x6e4>
 800e7b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e7b2:	9805      	ldr	r0, [sp, #20]
 800e7b4:	462a      	mov	r2, r5
 800e7b6:	f7ff f9c7 	bl	800db48 <__lshift>
 800e7ba:	901a      	str	r0, [sp, #104]	@ 0x68
 800e7bc:	2800      	cmp	r0, #0
 800e7be:	d1d9      	bne.n	800e774 <_strtod_l+0x73c>
 800e7c0:	e65d      	b.n	800e47e <_strtod_l+0x446>
 800e7c2:	2e00      	cmp	r6, #0
 800e7c4:	dd07      	ble.n	800e7d6 <_strtod_l+0x79e>
 800e7c6:	4649      	mov	r1, r9
 800e7c8:	9805      	ldr	r0, [sp, #20]
 800e7ca:	4632      	mov	r2, r6
 800e7cc:	f7ff f9bc 	bl	800db48 <__lshift>
 800e7d0:	4681      	mov	r9, r0
 800e7d2:	2800      	cmp	r0, #0
 800e7d4:	d0d8      	beq.n	800e788 <_strtod_l+0x750>
 800e7d6:	2f00      	cmp	r7, #0
 800e7d8:	dd08      	ble.n	800e7ec <_strtod_l+0x7b4>
 800e7da:	4641      	mov	r1, r8
 800e7dc:	9805      	ldr	r0, [sp, #20]
 800e7de:	463a      	mov	r2, r7
 800e7e0:	f7ff f9b2 	bl	800db48 <__lshift>
 800e7e4:	4680      	mov	r8, r0
 800e7e6:	2800      	cmp	r0, #0
 800e7e8:	f43f ae49 	beq.w	800e47e <_strtod_l+0x446>
 800e7ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e7ee:	9805      	ldr	r0, [sp, #20]
 800e7f0:	464a      	mov	r2, r9
 800e7f2:	f7ff fa31 	bl	800dc58 <__mdiff>
 800e7f6:	4604      	mov	r4, r0
 800e7f8:	2800      	cmp	r0, #0
 800e7fa:	f43f ae40 	beq.w	800e47e <_strtod_l+0x446>
 800e7fe:	68c3      	ldr	r3, [r0, #12]
 800e800:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e802:	2300      	movs	r3, #0
 800e804:	60c3      	str	r3, [r0, #12]
 800e806:	4641      	mov	r1, r8
 800e808:	f7ff fa0a 	bl	800dc20 <__mcmp>
 800e80c:	2800      	cmp	r0, #0
 800e80e:	da45      	bge.n	800e89c <_strtod_l+0x864>
 800e810:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e812:	ea53 030a 	orrs.w	r3, r3, sl
 800e816:	d16b      	bne.n	800e8f0 <_strtod_l+0x8b8>
 800e818:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d167      	bne.n	800e8f0 <_strtod_l+0x8b8>
 800e820:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e824:	0d1b      	lsrs	r3, r3, #20
 800e826:	051b      	lsls	r3, r3, #20
 800e828:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e82c:	d960      	bls.n	800e8f0 <_strtod_l+0x8b8>
 800e82e:	6963      	ldr	r3, [r4, #20]
 800e830:	b913      	cbnz	r3, 800e838 <_strtod_l+0x800>
 800e832:	6923      	ldr	r3, [r4, #16]
 800e834:	2b01      	cmp	r3, #1
 800e836:	dd5b      	ble.n	800e8f0 <_strtod_l+0x8b8>
 800e838:	4621      	mov	r1, r4
 800e83a:	2201      	movs	r2, #1
 800e83c:	9805      	ldr	r0, [sp, #20]
 800e83e:	f7ff f983 	bl	800db48 <__lshift>
 800e842:	4641      	mov	r1, r8
 800e844:	4604      	mov	r4, r0
 800e846:	f7ff f9eb 	bl	800dc20 <__mcmp>
 800e84a:	2800      	cmp	r0, #0
 800e84c:	dd50      	ble.n	800e8f0 <_strtod_l+0x8b8>
 800e84e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e852:	9a08      	ldr	r2, [sp, #32]
 800e854:	0d1b      	lsrs	r3, r3, #20
 800e856:	051b      	lsls	r3, r3, #20
 800e858:	2a00      	cmp	r2, #0
 800e85a:	d06a      	beq.n	800e932 <_strtod_l+0x8fa>
 800e85c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e860:	d867      	bhi.n	800e932 <_strtod_l+0x8fa>
 800e862:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e866:	f67f ae9d 	bls.w	800e5a4 <_strtod_l+0x56c>
 800e86a:	4b0a      	ldr	r3, [pc, #40]	@ (800e894 <_strtod_l+0x85c>)
 800e86c:	4650      	mov	r0, sl
 800e86e:	4659      	mov	r1, fp
 800e870:	2200      	movs	r2, #0
 800e872:	f7f1 fec9 	bl	8000608 <__aeabi_dmul>
 800e876:	4b08      	ldr	r3, [pc, #32]	@ (800e898 <_strtod_l+0x860>)
 800e878:	400b      	ands	r3, r1
 800e87a:	4682      	mov	sl, r0
 800e87c:	468b      	mov	fp, r1
 800e87e:	2b00      	cmp	r3, #0
 800e880:	f47f ae08 	bne.w	800e494 <_strtod_l+0x45c>
 800e884:	9a05      	ldr	r2, [sp, #20]
 800e886:	2322      	movs	r3, #34	@ 0x22
 800e888:	6013      	str	r3, [r2, #0]
 800e88a:	e603      	b.n	800e494 <_strtod_l+0x45c>
 800e88c:	08010220 	.word	0x08010220
 800e890:	fffffc02 	.word	0xfffffc02
 800e894:	39500000 	.word	0x39500000
 800e898:	7ff00000 	.word	0x7ff00000
 800e89c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e8a0:	d165      	bne.n	800e96e <_strtod_l+0x936>
 800e8a2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e8a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e8a8:	b35a      	cbz	r2, 800e902 <_strtod_l+0x8ca>
 800e8aa:	4a9f      	ldr	r2, [pc, #636]	@ (800eb28 <_strtod_l+0xaf0>)
 800e8ac:	4293      	cmp	r3, r2
 800e8ae:	d12b      	bne.n	800e908 <_strtod_l+0x8d0>
 800e8b0:	9b08      	ldr	r3, [sp, #32]
 800e8b2:	4651      	mov	r1, sl
 800e8b4:	b303      	cbz	r3, 800e8f8 <_strtod_l+0x8c0>
 800e8b6:	4b9d      	ldr	r3, [pc, #628]	@ (800eb2c <_strtod_l+0xaf4>)
 800e8b8:	465a      	mov	r2, fp
 800e8ba:	4013      	ands	r3, r2
 800e8bc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e8c0:	f04f 32ff 	mov.w	r2, #4294967295
 800e8c4:	d81b      	bhi.n	800e8fe <_strtod_l+0x8c6>
 800e8c6:	0d1b      	lsrs	r3, r3, #20
 800e8c8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e8cc:	fa02 f303 	lsl.w	r3, r2, r3
 800e8d0:	4299      	cmp	r1, r3
 800e8d2:	d119      	bne.n	800e908 <_strtod_l+0x8d0>
 800e8d4:	4b96      	ldr	r3, [pc, #600]	@ (800eb30 <_strtod_l+0xaf8>)
 800e8d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e8d8:	429a      	cmp	r2, r3
 800e8da:	d102      	bne.n	800e8e2 <_strtod_l+0x8aa>
 800e8dc:	3101      	adds	r1, #1
 800e8de:	f43f adce 	beq.w	800e47e <_strtod_l+0x446>
 800e8e2:	4b92      	ldr	r3, [pc, #584]	@ (800eb2c <_strtod_l+0xaf4>)
 800e8e4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e8e6:	401a      	ands	r2, r3
 800e8e8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800e8ec:	f04f 0a00 	mov.w	sl, #0
 800e8f0:	9b08      	ldr	r3, [sp, #32]
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d1b9      	bne.n	800e86a <_strtod_l+0x832>
 800e8f6:	e5cd      	b.n	800e494 <_strtod_l+0x45c>
 800e8f8:	f04f 33ff 	mov.w	r3, #4294967295
 800e8fc:	e7e8      	b.n	800e8d0 <_strtod_l+0x898>
 800e8fe:	4613      	mov	r3, r2
 800e900:	e7e6      	b.n	800e8d0 <_strtod_l+0x898>
 800e902:	ea53 030a 	orrs.w	r3, r3, sl
 800e906:	d0a2      	beq.n	800e84e <_strtod_l+0x816>
 800e908:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e90a:	b1db      	cbz	r3, 800e944 <_strtod_l+0x90c>
 800e90c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e90e:	4213      	tst	r3, r2
 800e910:	d0ee      	beq.n	800e8f0 <_strtod_l+0x8b8>
 800e912:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e914:	9a08      	ldr	r2, [sp, #32]
 800e916:	4650      	mov	r0, sl
 800e918:	4659      	mov	r1, fp
 800e91a:	b1bb      	cbz	r3, 800e94c <_strtod_l+0x914>
 800e91c:	f7ff fb6e 	bl	800dffc <sulp>
 800e920:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e924:	ec53 2b10 	vmov	r2, r3, d0
 800e928:	f7f1 fcb8 	bl	800029c <__adddf3>
 800e92c:	4682      	mov	sl, r0
 800e92e:	468b      	mov	fp, r1
 800e930:	e7de      	b.n	800e8f0 <_strtod_l+0x8b8>
 800e932:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e936:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e93a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e93e:	f04f 3aff 	mov.w	sl, #4294967295
 800e942:	e7d5      	b.n	800e8f0 <_strtod_l+0x8b8>
 800e944:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e946:	ea13 0f0a 	tst.w	r3, sl
 800e94a:	e7e1      	b.n	800e910 <_strtod_l+0x8d8>
 800e94c:	f7ff fb56 	bl	800dffc <sulp>
 800e950:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e954:	ec53 2b10 	vmov	r2, r3, d0
 800e958:	f7f1 fc9e 	bl	8000298 <__aeabi_dsub>
 800e95c:	2200      	movs	r2, #0
 800e95e:	2300      	movs	r3, #0
 800e960:	4682      	mov	sl, r0
 800e962:	468b      	mov	fp, r1
 800e964:	f7f2 f8b8 	bl	8000ad8 <__aeabi_dcmpeq>
 800e968:	2800      	cmp	r0, #0
 800e96a:	d0c1      	beq.n	800e8f0 <_strtod_l+0x8b8>
 800e96c:	e61a      	b.n	800e5a4 <_strtod_l+0x56c>
 800e96e:	4641      	mov	r1, r8
 800e970:	4620      	mov	r0, r4
 800e972:	f7ff facd 	bl	800df10 <__ratio>
 800e976:	ec57 6b10 	vmov	r6, r7, d0
 800e97a:	2200      	movs	r2, #0
 800e97c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e980:	4630      	mov	r0, r6
 800e982:	4639      	mov	r1, r7
 800e984:	f7f2 f8bc 	bl	8000b00 <__aeabi_dcmple>
 800e988:	2800      	cmp	r0, #0
 800e98a:	d06f      	beq.n	800ea6c <_strtod_l+0xa34>
 800e98c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d17a      	bne.n	800ea88 <_strtod_l+0xa50>
 800e992:	f1ba 0f00 	cmp.w	sl, #0
 800e996:	d158      	bne.n	800ea4a <_strtod_l+0xa12>
 800e998:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e99a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d15a      	bne.n	800ea58 <_strtod_l+0xa20>
 800e9a2:	4b64      	ldr	r3, [pc, #400]	@ (800eb34 <_strtod_l+0xafc>)
 800e9a4:	2200      	movs	r2, #0
 800e9a6:	4630      	mov	r0, r6
 800e9a8:	4639      	mov	r1, r7
 800e9aa:	f7f2 f89f 	bl	8000aec <__aeabi_dcmplt>
 800e9ae:	2800      	cmp	r0, #0
 800e9b0:	d159      	bne.n	800ea66 <_strtod_l+0xa2e>
 800e9b2:	4630      	mov	r0, r6
 800e9b4:	4639      	mov	r1, r7
 800e9b6:	4b60      	ldr	r3, [pc, #384]	@ (800eb38 <_strtod_l+0xb00>)
 800e9b8:	2200      	movs	r2, #0
 800e9ba:	f7f1 fe25 	bl	8000608 <__aeabi_dmul>
 800e9be:	4606      	mov	r6, r0
 800e9c0:	460f      	mov	r7, r1
 800e9c2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e9c6:	9606      	str	r6, [sp, #24]
 800e9c8:	9307      	str	r3, [sp, #28]
 800e9ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e9ce:	4d57      	ldr	r5, [pc, #348]	@ (800eb2c <_strtod_l+0xaf4>)
 800e9d0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e9d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e9d6:	401d      	ands	r5, r3
 800e9d8:	4b58      	ldr	r3, [pc, #352]	@ (800eb3c <_strtod_l+0xb04>)
 800e9da:	429d      	cmp	r5, r3
 800e9dc:	f040 80b2 	bne.w	800eb44 <_strtod_l+0xb0c>
 800e9e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e9e2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e9e6:	ec4b ab10 	vmov	d0, sl, fp
 800e9ea:	f7ff f9c9 	bl	800dd80 <__ulp>
 800e9ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e9f2:	ec51 0b10 	vmov	r0, r1, d0
 800e9f6:	f7f1 fe07 	bl	8000608 <__aeabi_dmul>
 800e9fa:	4652      	mov	r2, sl
 800e9fc:	465b      	mov	r3, fp
 800e9fe:	f7f1 fc4d 	bl	800029c <__adddf3>
 800ea02:	460b      	mov	r3, r1
 800ea04:	4949      	ldr	r1, [pc, #292]	@ (800eb2c <_strtod_l+0xaf4>)
 800ea06:	4a4e      	ldr	r2, [pc, #312]	@ (800eb40 <_strtod_l+0xb08>)
 800ea08:	4019      	ands	r1, r3
 800ea0a:	4291      	cmp	r1, r2
 800ea0c:	4682      	mov	sl, r0
 800ea0e:	d942      	bls.n	800ea96 <_strtod_l+0xa5e>
 800ea10:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ea12:	4b47      	ldr	r3, [pc, #284]	@ (800eb30 <_strtod_l+0xaf8>)
 800ea14:	429a      	cmp	r2, r3
 800ea16:	d103      	bne.n	800ea20 <_strtod_l+0x9e8>
 800ea18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ea1a:	3301      	adds	r3, #1
 800ea1c:	f43f ad2f 	beq.w	800e47e <_strtod_l+0x446>
 800ea20:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800eb30 <_strtod_l+0xaf8>
 800ea24:	f04f 3aff 	mov.w	sl, #4294967295
 800ea28:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ea2a:	9805      	ldr	r0, [sp, #20]
 800ea2c:	f7fe fe7c 	bl	800d728 <_Bfree>
 800ea30:	9805      	ldr	r0, [sp, #20]
 800ea32:	4649      	mov	r1, r9
 800ea34:	f7fe fe78 	bl	800d728 <_Bfree>
 800ea38:	9805      	ldr	r0, [sp, #20]
 800ea3a:	4641      	mov	r1, r8
 800ea3c:	f7fe fe74 	bl	800d728 <_Bfree>
 800ea40:	9805      	ldr	r0, [sp, #20]
 800ea42:	4621      	mov	r1, r4
 800ea44:	f7fe fe70 	bl	800d728 <_Bfree>
 800ea48:	e619      	b.n	800e67e <_strtod_l+0x646>
 800ea4a:	f1ba 0f01 	cmp.w	sl, #1
 800ea4e:	d103      	bne.n	800ea58 <_strtod_l+0xa20>
 800ea50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	f43f ada6 	beq.w	800e5a4 <_strtod_l+0x56c>
 800ea58:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800eb08 <_strtod_l+0xad0>
 800ea5c:	4f35      	ldr	r7, [pc, #212]	@ (800eb34 <_strtod_l+0xafc>)
 800ea5e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ea62:	2600      	movs	r6, #0
 800ea64:	e7b1      	b.n	800e9ca <_strtod_l+0x992>
 800ea66:	4f34      	ldr	r7, [pc, #208]	@ (800eb38 <_strtod_l+0xb00>)
 800ea68:	2600      	movs	r6, #0
 800ea6a:	e7aa      	b.n	800e9c2 <_strtod_l+0x98a>
 800ea6c:	4b32      	ldr	r3, [pc, #200]	@ (800eb38 <_strtod_l+0xb00>)
 800ea6e:	4630      	mov	r0, r6
 800ea70:	4639      	mov	r1, r7
 800ea72:	2200      	movs	r2, #0
 800ea74:	f7f1 fdc8 	bl	8000608 <__aeabi_dmul>
 800ea78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ea7a:	4606      	mov	r6, r0
 800ea7c:	460f      	mov	r7, r1
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d09f      	beq.n	800e9c2 <_strtod_l+0x98a>
 800ea82:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ea86:	e7a0      	b.n	800e9ca <_strtod_l+0x992>
 800ea88:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800eb10 <_strtod_l+0xad8>
 800ea8c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ea90:	ec57 6b17 	vmov	r6, r7, d7
 800ea94:	e799      	b.n	800e9ca <_strtod_l+0x992>
 800ea96:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ea9a:	9b08      	ldr	r3, [sp, #32]
 800ea9c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d1c1      	bne.n	800ea28 <_strtod_l+0x9f0>
 800eaa4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800eaa8:	0d1b      	lsrs	r3, r3, #20
 800eaaa:	051b      	lsls	r3, r3, #20
 800eaac:	429d      	cmp	r5, r3
 800eaae:	d1bb      	bne.n	800ea28 <_strtod_l+0x9f0>
 800eab0:	4630      	mov	r0, r6
 800eab2:	4639      	mov	r1, r7
 800eab4:	f7f2 f908 	bl	8000cc8 <__aeabi_d2lz>
 800eab8:	f7f1 fd78 	bl	80005ac <__aeabi_l2d>
 800eabc:	4602      	mov	r2, r0
 800eabe:	460b      	mov	r3, r1
 800eac0:	4630      	mov	r0, r6
 800eac2:	4639      	mov	r1, r7
 800eac4:	f7f1 fbe8 	bl	8000298 <__aeabi_dsub>
 800eac8:	460b      	mov	r3, r1
 800eaca:	4602      	mov	r2, r0
 800eacc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ead0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ead4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ead6:	ea46 060a 	orr.w	r6, r6, sl
 800eada:	431e      	orrs	r6, r3
 800eadc:	d06f      	beq.n	800ebbe <_strtod_l+0xb86>
 800eade:	a30e      	add	r3, pc, #56	@ (adr r3, 800eb18 <_strtod_l+0xae0>)
 800eae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eae4:	f7f2 f802 	bl	8000aec <__aeabi_dcmplt>
 800eae8:	2800      	cmp	r0, #0
 800eaea:	f47f acd3 	bne.w	800e494 <_strtod_l+0x45c>
 800eaee:	a30c      	add	r3, pc, #48	@ (adr r3, 800eb20 <_strtod_l+0xae8>)
 800eaf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaf4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800eaf8:	f7f2 f816 	bl	8000b28 <__aeabi_dcmpgt>
 800eafc:	2800      	cmp	r0, #0
 800eafe:	d093      	beq.n	800ea28 <_strtod_l+0x9f0>
 800eb00:	e4c8      	b.n	800e494 <_strtod_l+0x45c>
 800eb02:	bf00      	nop
 800eb04:	f3af 8000 	nop.w
 800eb08:	00000000 	.word	0x00000000
 800eb0c:	bff00000 	.word	0xbff00000
 800eb10:	00000000 	.word	0x00000000
 800eb14:	3ff00000 	.word	0x3ff00000
 800eb18:	94a03595 	.word	0x94a03595
 800eb1c:	3fdfffff 	.word	0x3fdfffff
 800eb20:	35afe535 	.word	0x35afe535
 800eb24:	3fe00000 	.word	0x3fe00000
 800eb28:	000fffff 	.word	0x000fffff
 800eb2c:	7ff00000 	.word	0x7ff00000
 800eb30:	7fefffff 	.word	0x7fefffff
 800eb34:	3ff00000 	.word	0x3ff00000
 800eb38:	3fe00000 	.word	0x3fe00000
 800eb3c:	7fe00000 	.word	0x7fe00000
 800eb40:	7c9fffff 	.word	0x7c9fffff
 800eb44:	9b08      	ldr	r3, [sp, #32]
 800eb46:	b323      	cbz	r3, 800eb92 <_strtod_l+0xb5a>
 800eb48:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800eb4c:	d821      	bhi.n	800eb92 <_strtod_l+0xb5a>
 800eb4e:	a328      	add	r3, pc, #160	@ (adr r3, 800ebf0 <_strtod_l+0xbb8>)
 800eb50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb54:	4630      	mov	r0, r6
 800eb56:	4639      	mov	r1, r7
 800eb58:	f7f1 ffd2 	bl	8000b00 <__aeabi_dcmple>
 800eb5c:	b1a0      	cbz	r0, 800eb88 <_strtod_l+0xb50>
 800eb5e:	4639      	mov	r1, r7
 800eb60:	4630      	mov	r0, r6
 800eb62:	f7f2 f829 	bl	8000bb8 <__aeabi_d2uiz>
 800eb66:	2801      	cmp	r0, #1
 800eb68:	bf38      	it	cc
 800eb6a:	2001      	movcc	r0, #1
 800eb6c:	f7f1 fcd2 	bl	8000514 <__aeabi_ui2d>
 800eb70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eb72:	4606      	mov	r6, r0
 800eb74:	460f      	mov	r7, r1
 800eb76:	b9fb      	cbnz	r3, 800ebb8 <_strtod_l+0xb80>
 800eb78:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800eb7c:	9014      	str	r0, [sp, #80]	@ 0x50
 800eb7e:	9315      	str	r3, [sp, #84]	@ 0x54
 800eb80:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800eb84:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800eb88:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800eb8a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800eb8e:	1b5b      	subs	r3, r3, r5
 800eb90:	9311      	str	r3, [sp, #68]	@ 0x44
 800eb92:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800eb96:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800eb9a:	f7ff f8f1 	bl	800dd80 <__ulp>
 800eb9e:	4650      	mov	r0, sl
 800eba0:	ec53 2b10 	vmov	r2, r3, d0
 800eba4:	4659      	mov	r1, fp
 800eba6:	f7f1 fd2f 	bl	8000608 <__aeabi_dmul>
 800ebaa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ebae:	f7f1 fb75 	bl	800029c <__adddf3>
 800ebb2:	4682      	mov	sl, r0
 800ebb4:	468b      	mov	fp, r1
 800ebb6:	e770      	b.n	800ea9a <_strtod_l+0xa62>
 800ebb8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ebbc:	e7e0      	b.n	800eb80 <_strtod_l+0xb48>
 800ebbe:	a30e      	add	r3, pc, #56	@ (adr r3, 800ebf8 <_strtod_l+0xbc0>)
 800ebc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebc4:	f7f1 ff92 	bl	8000aec <__aeabi_dcmplt>
 800ebc8:	e798      	b.n	800eafc <_strtod_l+0xac4>
 800ebca:	2300      	movs	r3, #0
 800ebcc:	930e      	str	r3, [sp, #56]	@ 0x38
 800ebce:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ebd0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ebd2:	6013      	str	r3, [r2, #0]
 800ebd4:	f7ff ba6d 	b.w	800e0b2 <_strtod_l+0x7a>
 800ebd8:	2a65      	cmp	r2, #101	@ 0x65
 800ebda:	f43f ab68 	beq.w	800e2ae <_strtod_l+0x276>
 800ebde:	2a45      	cmp	r2, #69	@ 0x45
 800ebe0:	f43f ab65 	beq.w	800e2ae <_strtod_l+0x276>
 800ebe4:	2301      	movs	r3, #1
 800ebe6:	f7ff bba0 	b.w	800e32a <_strtod_l+0x2f2>
 800ebea:	bf00      	nop
 800ebec:	f3af 8000 	nop.w
 800ebf0:	ffc00000 	.word	0xffc00000
 800ebf4:	41dfffff 	.word	0x41dfffff
 800ebf8:	94a03595 	.word	0x94a03595
 800ebfc:	3fcfffff 	.word	0x3fcfffff

0800ec00 <_strtod_r>:
 800ec00:	4b01      	ldr	r3, [pc, #4]	@ (800ec08 <_strtod_r+0x8>)
 800ec02:	f7ff ba19 	b.w	800e038 <_strtod_l>
 800ec06:	bf00      	nop
 800ec08:	200001d0 	.word	0x200001d0

0800ec0c <_strtol_l.isra.0>:
 800ec0c:	2b24      	cmp	r3, #36	@ 0x24
 800ec0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec12:	4686      	mov	lr, r0
 800ec14:	4690      	mov	r8, r2
 800ec16:	d801      	bhi.n	800ec1c <_strtol_l.isra.0+0x10>
 800ec18:	2b01      	cmp	r3, #1
 800ec1a:	d106      	bne.n	800ec2a <_strtol_l.isra.0+0x1e>
 800ec1c:	f7fd fdb6 	bl	800c78c <__errno>
 800ec20:	2316      	movs	r3, #22
 800ec22:	6003      	str	r3, [r0, #0]
 800ec24:	2000      	movs	r0, #0
 800ec26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec2a:	4834      	ldr	r0, [pc, #208]	@ (800ecfc <_strtol_l.isra.0+0xf0>)
 800ec2c:	460d      	mov	r5, r1
 800ec2e:	462a      	mov	r2, r5
 800ec30:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ec34:	5d06      	ldrb	r6, [r0, r4]
 800ec36:	f016 0608 	ands.w	r6, r6, #8
 800ec3a:	d1f8      	bne.n	800ec2e <_strtol_l.isra.0+0x22>
 800ec3c:	2c2d      	cmp	r4, #45	@ 0x2d
 800ec3e:	d110      	bne.n	800ec62 <_strtol_l.isra.0+0x56>
 800ec40:	782c      	ldrb	r4, [r5, #0]
 800ec42:	2601      	movs	r6, #1
 800ec44:	1c95      	adds	r5, r2, #2
 800ec46:	f033 0210 	bics.w	r2, r3, #16
 800ec4a:	d115      	bne.n	800ec78 <_strtol_l.isra.0+0x6c>
 800ec4c:	2c30      	cmp	r4, #48	@ 0x30
 800ec4e:	d10d      	bne.n	800ec6c <_strtol_l.isra.0+0x60>
 800ec50:	782a      	ldrb	r2, [r5, #0]
 800ec52:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ec56:	2a58      	cmp	r2, #88	@ 0x58
 800ec58:	d108      	bne.n	800ec6c <_strtol_l.isra.0+0x60>
 800ec5a:	786c      	ldrb	r4, [r5, #1]
 800ec5c:	3502      	adds	r5, #2
 800ec5e:	2310      	movs	r3, #16
 800ec60:	e00a      	b.n	800ec78 <_strtol_l.isra.0+0x6c>
 800ec62:	2c2b      	cmp	r4, #43	@ 0x2b
 800ec64:	bf04      	itt	eq
 800ec66:	782c      	ldrbeq	r4, [r5, #0]
 800ec68:	1c95      	addeq	r5, r2, #2
 800ec6a:	e7ec      	b.n	800ec46 <_strtol_l.isra.0+0x3a>
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d1f6      	bne.n	800ec5e <_strtol_l.isra.0+0x52>
 800ec70:	2c30      	cmp	r4, #48	@ 0x30
 800ec72:	bf14      	ite	ne
 800ec74:	230a      	movne	r3, #10
 800ec76:	2308      	moveq	r3, #8
 800ec78:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ec7c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ec80:	2200      	movs	r2, #0
 800ec82:	fbbc f9f3 	udiv	r9, ip, r3
 800ec86:	4610      	mov	r0, r2
 800ec88:	fb03 ca19 	mls	sl, r3, r9, ip
 800ec8c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ec90:	2f09      	cmp	r7, #9
 800ec92:	d80f      	bhi.n	800ecb4 <_strtol_l.isra.0+0xa8>
 800ec94:	463c      	mov	r4, r7
 800ec96:	42a3      	cmp	r3, r4
 800ec98:	dd1b      	ble.n	800ecd2 <_strtol_l.isra.0+0xc6>
 800ec9a:	1c57      	adds	r7, r2, #1
 800ec9c:	d007      	beq.n	800ecae <_strtol_l.isra.0+0xa2>
 800ec9e:	4581      	cmp	r9, r0
 800eca0:	d314      	bcc.n	800eccc <_strtol_l.isra.0+0xc0>
 800eca2:	d101      	bne.n	800eca8 <_strtol_l.isra.0+0x9c>
 800eca4:	45a2      	cmp	sl, r4
 800eca6:	db11      	blt.n	800eccc <_strtol_l.isra.0+0xc0>
 800eca8:	fb00 4003 	mla	r0, r0, r3, r4
 800ecac:	2201      	movs	r2, #1
 800ecae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ecb2:	e7eb      	b.n	800ec8c <_strtol_l.isra.0+0x80>
 800ecb4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ecb8:	2f19      	cmp	r7, #25
 800ecba:	d801      	bhi.n	800ecc0 <_strtol_l.isra.0+0xb4>
 800ecbc:	3c37      	subs	r4, #55	@ 0x37
 800ecbe:	e7ea      	b.n	800ec96 <_strtol_l.isra.0+0x8a>
 800ecc0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ecc4:	2f19      	cmp	r7, #25
 800ecc6:	d804      	bhi.n	800ecd2 <_strtol_l.isra.0+0xc6>
 800ecc8:	3c57      	subs	r4, #87	@ 0x57
 800ecca:	e7e4      	b.n	800ec96 <_strtol_l.isra.0+0x8a>
 800eccc:	f04f 32ff 	mov.w	r2, #4294967295
 800ecd0:	e7ed      	b.n	800ecae <_strtol_l.isra.0+0xa2>
 800ecd2:	1c53      	adds	r3, r2, #1
 800ecd4:	d108      	bne.n	800ece8 <_strtol_l.isra.0+0xdc>
 800ecd6:	2322      	movs	r3, #34	@ 0x22
 800ecd8:	f8ce 3000 	str.w	r3, [lr]
 800ecdc:	4660      	mov	r0, ip
 800ecde:	f1b8 0f00 	cmp.w	r8, #0
 800ece2:	d0a0      	beq.n	800ec26 <_strtol_l.isra.0+0x1a>
 800ece4:	1e69      	subs	r1, r5, #1
 800ece6:	e006      	b.n	800ecf6 <_strtol_l.isra.0+0xea>
 800ece8:	b106      	cbz	r6, 800ecec <_strtol_l.isra.0+0xe0>
 800ecea:	4240      	negs	r0, r0
 800ecec:	f1b8 0f00 	cmp.w	r8, #0
 800ecf0:	d099      	beq.n	800ec26 <_strtol_l.isra.0+0x1a>
 800ecf2:	2a00      	cmp	r2, #0
 800ecf4:	d1f6      	bne.n	800ece4 <_strtol_l.isra.0+0xd8>
 800ecf6:	f8c8 1000 	str.w	r1, [r8]
 800ecfa:	e794      	b.n	800ec26 <_strtol_l.isra.0+0x1a>
 800ecfc:	08010249 	.word	0x08010249

0800ed00 <_strtol_r>:
 800ed00:	f7ff bf84 	b.w	800ec0c <_strtol_l.isra.0>

0800ed04 <__ssputs_r>:
 800ed04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed08:	688e      	ldr	r6, [r1, #8]
 800ed0a:	461f      	mov	r7, r3
 800ed0c:	42be      	cmp	r6, r7
 800ed0e:	680b      	ldr	r3, [r1, #0]
 800ed10:	4682      	mov	sl, r0
 800ed12:	460c      	mov	r4, r1
 800ed14:	4690      	mov	r8, r2
 800ed16:	d82d      	bhi.n	800ed74 <__ssputs_r+0x70>
 800ed18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ed1c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ed20:	d026      	beq.n	800ed70 <__ssputs_r+0x6c>
 800ed22:	6965      	ldr	r5, [r4, #20]
 800ed24:	6909      	ldr	r1, [r1, #16]
 800ed26:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ed2a:	eba3 0901 	sub.w	r9, r3, r1
 800ed2e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ed32:	1c7b      	adds	r3, r7, #1
 800ed34:	444b      	add	r3, r9
 800ed36:	106d      	asrs	r5, r5, #1
 800ed38:	429d      	cmp	r5, r3
 800ed3a:	bf38      	it	cc
 800ed3c:	461d      	movcc	r5, r3
 800ed3e:	0553      	lsls	r3, r2, #21
 800ed40:	d527      	bpl.n	800ed92 <__ssputs_r+0x8e>
 800ed42:	4629      	mov	r1, r5
 800ed44:	f7fe fc24 	bl	800d590 <_malloc_r>
 800ed48:	4606      	mov	r6, r0
 800ed4a:	b360      	cbz	r0, 800eda6 <__ssputs_r+0xa2>
 800ed4c:	6921      	ldr	r1, [r4, #16]
 800ed4e:	464a      	mov	r2, r9
 800ed50:	f000 fa18 	bl	800f184 <memcpy>
 800ed54:	89a3      	ldrh	r3, [r4, #12]
 800ed56:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ed5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ed5e:	81a3      	strh	r3, [r4, #12]
 800ed60:	6126      	str	r6, [r4, #16]
 800ed62:	6165      	str	r5, [r4, #20]
 800ed64:	444e      	add	r6, r9
 800ed66:	eba5 0509 	sub.w	r5, r5, r9
 800ed6a:	6026      	str	r6, [r4, #0]
 800ed6c:	60a5      	str	r5, [r4, #8]
 800ed6e:	463e      	mov	r6, r7
 800ed70:	42be      	cmp	r6, r7
 800ed72:	d900      	bls.n	800ed76 <__ssputs_r+0x72>
 800ed74:	463e      	mov	r6, r7
 800ed76:	6820      	ldr	r0, [r4, #0]
 800ed78:	4632      	mov	r2, r6
 800ed7a:	4641      	mov	r1, r8
 800ed7c:	f000 f9c6 	bl	800f10c <memmove>
 800ed80:	68a3      	ldr	r3, [r4, #8]
 800ed82:	1b9b      	subs	r3, r3, r6
 800ed84:	60a3      	str	r3, [r4, #8]
 800ed86:	6823      	ldr	r3, [r4, #0]
 800ed88:	4433      	add	r3, r6
 800ed8a:	6023      	str	r3, [r4, #0]
 800ed8c:	2000      	movs	r0, #0
 800ed8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed92:	462a      	mov	r2, r5
 800ed94:	f000 fd89 	bl	800f8aa <_realloc_r>
 800ed98:	4606      	mov	r6, r0
 800ed9a:	2800      	cmp	r0, #0
 800ed9c:	d1e0      	bne.n	800ed60 <__ssputs_r+0x5c>
 800ed9e:	6921      	ldr	r1, [r4, #16]
 800eda0:	4650      	mov	r0, sl
 800eda2:	f7fe fb81 	bl	800d4a8 <_free_r>
 800eda6:	230c      	movs	r3, #12
 800eda8:	f8ca 3000 	str.w	r3, [sl]
 800edac:	89a3      	ldrh	r3, [r4, #12]
 800edae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800edb2:	81a3      	strh	r3, [r4, #12]
 800edb4:	f04f 30ff 	mov.w	r0, #4294967295
 800edb8:	e7e9      	b.n	800ed8e <__ssputs_r+0x8a>
	...

0800edbc <_svfiprintf_r>:
 800edbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edc0:	4698      	mov	r8, r3
 800edc2:	898b      	ldrh	r3, [r1, #12]
 800edc4:	061b      	lsls	r3, r3, #24
 800edc6:	b09d      	sub	sp, #116	@ 0x74
 800edc8:	4607      	mov	r7, r0
 800edca:	460d      	mov	r5, r1
 800edcc:	4614      	mov	r4, r2
 800edce:	d510      	bpl.n	800edf2 <_svfiprintf_r+0x36>
 800edd0:	690b      	ldr	r3, [r1, #16]
 800edd2:	b973      	cbnz	r3, 800edf2 <_svfiprintf_r+0x36>
 800edd4:	2140      	movs	r1, #64	@ 0x40
 800edd6:	f7fe fbdb 	bl	800d590 <_malloc_r>
 800edda:	6028      	str	r0, [r5, #0]
 800eddc:	6128      	str	r0, [r5, #16]
 800edde:	b930      	cbnz	r0, 800edee <_svfiprintf_r+0x32>
 800ede0:	230c      	movs	r3, #12
 800ede2:	603b      	str	r3, [r7, #0]
 800ede4:	f04f 30ff 	mov.w	r0, #4294967295
 800ede8:	b01d      	add	sp, #116	@ 0x74
 800edea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800edee:	2340      	movs	r3, #64	@ 0x40
 800edf0:	616b      	str	r3, [r5, #20]
 800edf2:	2300      	movs	r3, #0
 800edf4:	9309      	str	r3, [sp, #36]	@ 0x24
 800edf6:	2320      	movs	r3, #32
 800edf8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800edfc:	f8cd 800c 	str.w	r8, [sp, #12]
 800ee00:	2330      	movs	r3, #48	@ 0x30
 800ee02:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800efa0 <_svfiprintf_r+0x1e4>
 800ee06:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ee0a:	f04f 0901 	mov.w	r9, #1
 800ee0e:	4623      	mov	r3, r4
 800ee10:	469a      	mov	sl, r3
 800ee12:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ee16:	b10a      	cbz	r2, 800ee1c <_svfiprintf_r+0x60>
 800ee18:	2a25      	cmp	r2, #37	@ 0x25
 800ee1a:	d1f9      	bne.n	800ee10 <_svfiprintf_r+0x54>
 800ee1c:	ebba 0b04 	subs.w	fp, sl, r4
 800ee20:	d00b      	beq.n	800ee3a <_svfiprintf_r+0x7e>
 800ee22:	465b      	mov	r3, fp
 800ee24:	4622      	mov	r2, r4
 800ee26:	4629      	mov	r1, r5
 800ee28:	4638      	mov	r0, r7
 800ee2a:	f7ff ff6b 	bl	800ed04 <__ssputs_r>
 800ee2e:	3001      	adds	r0, #1
 800ee30:	f000 80a7 	beq.w	800ef82 <_svfiprintf_r+0x1c6>
 800ee34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ee36:	445a      	add	r2, fp
 800ee38:	9209      	str	r2, [sp, #36]	@ 0x24
 800ee3a:	f89a 3000 	ldrb.w	r3, [sl]
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	f000 809f 	beq.w	800ef82 <_svfiprintf_r+0x1c6>
 800ee44:	2300      	movs	r3, #0
 800ee46:	f04f 32ff 	mov.w	r2, #4294967295
 800ee4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ee4e:	f10a 0a01 	add.w	sl, sl, #1
 800ee52:	9304      	str	r3, [sp, #16]
 800ee54:	9307      	str	r3, [sp, #28]
 800ee56:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ee5a:	931a      	str	r3, [sp, #104]	@ 0x68
 800ee5c:	4654      	mov	r4, sl
 800ee5e:	2205      	movs	r2, #5
 800ee60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee64:	484e      	ldr	r0, [pc, #312]	@ (800efa0 <_svfiprintf_r+0x1e4>)
 800ee66:	f7f1 f9bb 	bl	80001e0 <memchr>
 800ee6a:	9a04      	ldr	r2, [sp, #16]
 800ee6c:	b9d8      	cbnz	r0, 800eea6 <_svfiprintf_r+0xea>
 800ee6e:	06d0      	lsls	r0, r2, #27
 800ee70:	bf44      	itt	mi
 800ee72:	2320      	movmi	r3, #32
 800ee74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ee78:	0711      	lsls	r1, r2, #28
 800ee7a:	bf44      	itt	mi
 800ee7c:	232b      	movmi	r3, #43	@ 0x2b
 800ee7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ee82:	f89a 3000 	ldrb.w	r3, [sl]
 800ee86:	2b2a      	cmp	r3, #42	@ 0x2a
 800ee88:	d015      	beq.n	800eeb6 <_svfiprintf_r+0xfa>
 800ee8a:	9a07      	ldr	r2, [sp, #28]
 800ee8c:	4654      	mov	r4, sl
 800ee8e:	2000      	movs	r0, #0
 800ee90:	f04f 0c0a 	mov.w	ip, #10
 800ee94:	4621      	mov	r1, r4
 800ee96:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ee9a:	3b30      	subs	r3, #48	@ 0x30
 800ee9c:	2b09      	cmp	r3, #9
 800ee9e:	d94b      	bls.n	800ef38 <_svfiprintf_r+0x17c>
 800eea0:	b1b0      	cbz	r0, 800eed0 <_svfiprintf_r+0x114>
 800eea2:	9207      	str	r2, [sp, #28]
 800eea4:	e014      	b.n	800eed0 <_svfiprintf_r+0x114>
 800eea6:	eba0 0308 	sub.w	r3, r0, r8
 800eeaa:	fa09 f303 	lsl.w	r3, r9, r3
 800eeae:	4313      	orrs	r3, r2
 800eeb0:	9304      	str	r3, [sp, #16]
 800eeb2:	46a2      	mov	sl, r4
 800eeb4:	e7d2      	b.n	800ee5c <_svfiprintf_r+0xa0>
 800eeb6:	9b03      	ldr	r3, [sp, #12]
 800eeb8:	1d19      	adds	r1, r3, #4
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	9103      	str	r1, [sp, #12]
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	bfbb      	ittet	lt
 800eec2:	425b      	neglt	r3, r3
 800eec4:	f042 0202 	orrlt.w	r2, r2, #2
 800eec8:	9307      	strge	r3, [sp, #28]
 800eeca:	9307      	strlt	r3, [sp, #28]
 800eecc:	bfb8      	it	lt
 800eece:	9204      	strlt	r2, [sp, #16]
 800eed0:	7823      	ldrb	r3, [r4, #0]
 800eed2:	2b2e      	cmp	r3, #46	@ 0x2e
 800eed4:	d10a      	bne.n	800eeec <_svfiprintf_r+0x130>
 800eed6:	7863      	ldrb	r3, [r4, #1]
 800eed8:	2b2a      	cmp	r3, #42	@ 0x2a
 800eeda:	d132      	bne.n	800ef42 <_svfiprintf_r+0x186>
 800eedc:	9b03      	ldr	r3, [sp, #12]
 800eede:	1d1a      	adds	r2, r3, #4
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	9203      	str	r2, [sp, #12]
 800eee4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800eee8:	3402      	adds	r4, #2
 800eeea:	9305      	str	r3, [sp, #20]
 800eeec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800efb0 <_svfiprintf_r+0x1f4>
 800eef0:	7821      	ldrb	r1, [r4, #0]
 800eef2:	2203      	movs	r2, #3
 800eef4:	4650      	mov	r0, sl
 800eef6:	f7f1 f973 	bl	80001e0 <memchr>
 800eefa:	b138      	cbz	r0, 800ef0c <_svfiprintf_r+0x150>
 800eefc:	9b04      	ldr	r3, [sp, #16]
 800eefe:	eba0 000a 	sub.w	r0, r0, sl
 800ef02:	2240      	movs	r2, #64	@ 0x40
 800ef04:	4082      	lsls	r2, r0
 800ef06:	4313      	orrs	r3, r2
 800ef08:	3401      	adds	r4, #1
 800ef0a:	9304      	str	r3, [sp, #16]
 800ef0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef10:	4824      	ldr	r0, [pc, #144]	@ (800efa4 <_svfiprintf_r+0x1e8>)
 800ef12:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ef16:	2206      	movs	r2, #6
 800ef18:	f7f1 f962 	bl	80001e0 <memchr>
 800ef1c:	2800      	cmp	r0, #0
 800ef1e:	d036      	beq.n	800ef8e <_svfiprintf_r+0x1d2>
 800ef20:	4b21      	ldr	r3, [pc, #132]	@ (800efa8 <_svfiprintf_r+0x1ec>)
 800ef22:	bb1b      	cbnz	r3, 800ef6c <_svfiprintf_r+0x1b0>
 800ef24:	9b03      	ldr	r3, [sp, #12]
 800ef26:	3307      	adds	r3, #7
 800ef28:	f023 0307 	bic.w	r3, r3, #7
 800ef2c:	3308      	adds	r3, #8
 800ef2e:	9303      	str	r3, [sp, #12]
 800ef30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef32:	4433      	add	r3, r6
 800ef34:	9309      	str	r3, [sp, #36]	@ 0x24
 800ef36:	e76a      	b.n	800ee0e <_svfiprintf_r+0x52>
 800ef38:	fb0c 3202 	mla	r2, ip, r2, r3
 800ef3c:	460c      	mov	r4, r1
 800ef3e:	2001      	movs	r0, #1
 800ef40:	e7a8      	b.n	800ee94 <_svfiprintf_r+0xd8>
 800ef42:	2300      	movs	r3, #0
 800ef44:	3401      	adds	r4, #1
 800ef46:	9305      	str	r3, [sp, #20]
 800ef48:	4619      	mov	r1, r3
 800ef4a:	f04f 0c0a 	mov.w	ip, #10
 800ef4e:	4620      	mov	r0, r4
 800ef50:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ef54:	3a30      	subs	r2, #48	@ 0x30
 800ef56:	2a09      	cmp	r2, #9
 800ef58:	d903      	bls.n	800ef62 <_svfiprintf_r+0x1a6>
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d0c6      	beq.n	800eeec <_svfiprintf_r+0x130>
 800ef5e:	9105      	str	r1, [sp, #20]
 800ef60:	e7c4      	b.n	800eeec <_svfiprintf_r+0x130>
 800ef62:	fb0c 2101 	mla	r1, ip, r1, r2
 800ef66:	4604      	mov	r4, r0
 800ef68:	2301      	movs	r3, #1
 800ef6a:	e7f0      	b.n	800ef4e <_svfiprintf_r+0x192>
 800ef6c:	ab03      	add	r3, sp, #12
 800ef6e:	9300      	str	r3, [sp, #0]
 800ef70:	462a      	mov	r2, r5
 800ef72:	4b0e      	ldr	r3, [pc, #56]	@ (800efac <_svfiprintf_r+0x1f0>)
 800ef74:	a904      	add	r1, sp, #16
 800ef76:	4638      	mov	r0, r7
 800ef78:	f7fc fcca 	bl	800b910 <_printf_float>
 800ef7c:	1c42      	adds	r2, r0, #1
 800ef7e:	4606      	mov	r6, r0
 800ef80:	d1d6      	bne.n	800ef30 <_svfiprintf_r+0x174>
 800ef82:	89ab      	ldrh	r3, [r5, #12]
 800ef84:	065b      	lsls	r3, r3, #25
 800ef86:	f53f af2d 	bmi.w	800ede4 <_svfiprintf_r+0x28>
 800ef8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ef8c:	e72c      	b.n	800ede8 <_svfiprintf_r+0x2c>
 800ef8e:	ab03      	add	r3, sp, #12
 800ef90:	9300      	str	r3, [sp, #0]
 800ef92:	462a      	mov	r2, r5
 800ef94:	4b05      	ldr	r3, [pc, #20]	@ (800efac <_svfiprintf_r+0x1f0>)
 800ef96:	a904      	add	r1, sp, #16
 800ef98:	4638      	mov	r0, r7
 800ef9a:	f7fc ff51 	bl	800be40 <_printf_i>
 800ef9e:	e7ed      	b.n	800ef7c <_svfiprintf_r+0x1c0>
 800efa0:	08010041 	.word	0x08010041
 800efa4:	0801004b 	.word	0x0801004b
 800efa8:	0800b911 	.word	0x0800b911
 800efac:	0800ed05 	.word	0x0800ed05
 800efb0:	08010047 	.word	0x08010047

0800efb4 <__sflush_r>:
 800efb4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800efb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efbc:	0716      	lsls	r6, r2, #28
 800efbe:	4605      	mov	r5, r0
 800efc0:	460c      	mov	r4, r1
 800efc2:	d454      	bmi.n	800f06e <__sflush_r+0xba>
 800efc4:	684b      	ldr	r3, [r1, #4]
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	dc02      	bgt.n	800efd0 <__sflush_r+0x1c>
 800efca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800efcc:	2b00      	cmp	r3, #0
 800efce:	dd48      	ble.n	800f062 <__sflush_r+0xae>
 800efd0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800efd2:	2e00      	cmp	r6, #0
 800efd4:	d045      	beq.n	800f062 <__sflush_r+0xae>
 800efd6:	2300      	movs	r3, #0
 800efd8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800efdc:	682f      	ldr	r7, [r5, #0]
 800efde:	6a21      	ldr	r1, [r4, #32]
 800efe0:	602b      	str	r3, [r5, #0]
 800efe2:	d030      	beq.n	800f046 <__sflush_r+0x92>
 800efe4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800efe6:	89a3      	ldrh	r3, [r4, #12]
 800efe8:	0759      	lsls	r1, r3, #29
 800efea:	d505      	bpl.n	800eff8 <__sflush_r+0x44>
 800efec:	6863      	ldr	r3, [r4, #4]
 800efee:	1ad2      	subs	r2, r2, r3
 800eff0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800eff2:	b10b      	cbz	r3, 800eff8 <__sflush_r+0x44>
 800eff4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800eff6:	1ad2      	subs	r2, r2, r3
 800eff8:	2300      	movs	r3, #0
 800effa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800effc:	6a21      	ldr	r1, [r4, #32]
 800effe:	4628      	mov	r0, r5
 800f000:	47b0      	blx	r6
 800f002:	1c43      	adds	r3, r0, #1
 800f004:	89a3      	ldrh	r3, [r4, #12]
 800f006:	d106      	bne.n	800f016 <__sflush_r+0x62>
 800f008:	6829      	ldr	r1, [r5, #0]
 800f00a:	291d      	cmp	r1, #29
 800f00c:	d82b      	bhi.n	800f066 <__sflush_r+0xb2>
 800f00e:	4a2a      	ldr	r2, [pc, #168]	@ (800f0b8 <__sflush_r+0x104>)
 800f010:	40ca      	lsrs	r2, r1
 800f012:	07d6      	lsls	r6, r2, #31
 800f014:	d527      	bpl.n	800f066 <__sflush_r+0xb2>
 800f016:	2200      	movs	r2, #0
 800f018:	6062      	str	r2, [r4, #4]
 800f01a:	04d9      	lsls	r1, r3, #19
 800f01c:	6922      	ldr	r2, [r4, #16]
 800f01e:	6022      	str	r2, [r4, #0]
 800f020:	d504      	bpl.n	800f02c <__sflush_r+0x78>
 800f022:	1c42      	adds	r2, r0, #1
 800f024:	d101      	bne.n	800f02a <__sflush_r+0x76>
 800f026:	682b      	ldr	r3, [r5, #0]
 800f028:	b903      	cbnz	r3, 800f02c <__sflush_r+0x78>
 800f02a:	6560      	str	r0, [r4, #84]	@ 0x54
 800f02c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f02e:	602f      	str	r7, [r5, #0]
 800f030:	b1b9      	cbz	r1, 800f062 <__sflush_r+0xae>
 800f032:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f036:	4299      	cmp	r1, r3
 800f038:	d002      	beq.n	800f040 <__sflush_r+0x8c>
 800f03a:	4628      	mov	r0, r5
 800f03c:	f7fe fa34 	bl	800d4a8 <_free_r>
 800f040:	2300      	movs	r3, #0
 800f042:	6363      	str	r3, [r4, #52]	@ 0x34
 800f044:	e00d      	b.n	800f062 <__sflush_r+0xae>
 800f046:	2301      	movs	r3, #1
 800f048:	4628      	mov	r0, r5
 800f04a:	47b0      	blx	r6
 800f04c:	4602      	mov	r2, r0
 800f04e:	1c50      	adds	r0, r2, #1
 800f050:	d1c9      	bne.n	800efe6 <__sflush_r+0x32>
 800f052:	682b      	ldr	r3, [r5, #0]
 800f054:	2b00      	cmp	r3, #0
 800f056:	d0c6      	beq.n	800efe6 <__sflush_r+0x32>
 800f058:	2b1d      	cmp	r3, #29
 800f05a:	d001      	beq.n	800f060 <__sflush_r+0xac>
 800f05c:	2b16      	cmp	r3, #22
 800f05e:	d11e      	bne.n	800f09e <__sflush_r+0xea>
 800f060:	602f      	str	r7, [r5, #0]
 800f062:	2000      	movs	r0, #0
 800f064:	e022      	b.n	800f0ac <__sflush_r+0xf8>
 800f066:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f06a:	b21b      	sxth	r3, r3
 800f06c:	e01b      	b.n	800f0a6 <__sflush_r+0xf2>
 800f06e:	690f      	ldr	r7, [r1, #16]
 800f070:	2f00      	cmp	r7, #0
 800f072:	d0f6      	beq.n	800f062 <__sflush_r+0xae>
 800f074:	0793      	lsls	r3, r2, #30
 800f076:	680e      	ldr	r6, [r1, #0]
 800f078:	bf08      	it	eq
 800f07a:	694b      	ldreq	r3, [r1, #20]
 800f07c:	600f      	str	r7, [r1, #0]
 800f07e:	bf18      	it	ne
 800f080:	2300      	movne	r3, #0
 800f082:	eba6 0807 	sub.w	r8, r6, r7
 800f086:	608b      	str	r3, [r1, #8]
 800f088:	f1b8 0f00 	cmp.w	r8, #0
 800f08c:	dde9      	ble.n	800f062 <__sflush_r+0xae>
 800f08e:	6a21      	ldr	r1, [r4, #32]
 800f090:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f092:	4643      	mov	r3, r8
 800f094:	463a      	mov	r2, r7
 800f096:	4628      	mov	r0, r5
 800f098:	47b0      	blx	r6
 800f09a:	2800      	cmp	r0, #0
 800f09c:	dc08      	bgt.n	800f0b0 <__sflush_r+0xfc>
 800f09e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f0a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f0a6:	81a3      	strh	r3, [r4, #12]
 800f0a8:	f04f 30ff 	mov.w	r0, #4294967295
 800f0ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f0b0:	4407      	add	r7, r0
 800f0b2:	eba8 0800 	sub.w	r8, r8, r0
 800f0b6:	e7e7      	b.n	800f088 <__sflush_r+0xd4>
 800f0b8:	20400001 	.word	0x20400001

0800f0bc <_fflush_r>:
 800f0bc:	b538      	push	{r3, r4, r5, lr}
 800f0be:	690b      	ldr	r3, [r1, #16]
 800f0c0:	4605      	mov	r5, r0
 800f0c2:	460c      	mov	r4, r1
 800f0c4:	b913      	cbnz	r3, 800f0cc <_fflush_r+0x10>
 800f0c6:	2500      	movs	r5, #0
 800f0c8:	4628      	mov	r0, r5
 800f0ca:	bd38      	pop	{r3, r4, r5, pc}
 800f0cc:	b118      	cbz	r0, 800f0d6 <_fflush_r+0x1a>
 800f0ce:	6a03      	ldr	r3, [r0, #32]
 800f0d0:	b90b      	cbnz	r3, 800f0d6 <_fflush_r+0x1a>
 800f0d2:	f7fd fa6d 	bl	800c5b0 <__sinit>
 800f0d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d0f3      	beq.n	800f0c6 <_fflush_r+0xa>
 800f0de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f0e0:	07d0      	lsls	r0, r2, #31
 800f0e2:	d404      	bmi.n	800f0ee <_fflush_r+0x32>
 800f0e4:	0599      	lsls	r1, r3, #22
 800f0e6:	d402      	bmi.n	800f0ee <_fflush_r+0x32>
 800f0e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f0ea:	f7fd fb7a 	bl	800c7e2 <__retarget_lock_acquire_recursive>
 800f0ee:	4628      	mov	r0, r5
 800f0f0:	4621      	mov	r1, r4
 800f0f2:	f7ff ff5f 	bl	800efb4 <__sflush_r>
 800f0f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f0f8:	07da      	lsls	r2, r3, #31
 800f0fa:	4605      	mov	r5, r0
 800f0fc:	d4e4      	bmi.n	800f0c8 <_fflush_r+0xc>
 800f0fe:	89a3      	ldrh	r3, [r4, #12]
 800f100:	059b      	lsls	r3, r3, #22
 800f102:	d4e1      	bmi.n	800f0c8 <_fflush_r+0xc>
 800f104:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f106:	f7fd fb6d 	bl	800c7e4 <__retarget_lock_release_recursive>
 800f10a:	e7dd      	b.n	800f0c8 <_fflush_r+0xc>

0800f10c <memmove>:
 800f10c:	4288      	cmp	r0, r1
 800f10e:	b510      	push	{r4, lr}
 800f110:	eb01 0402 	add.w	r4, r1, r2
 800f114:	d902      	bls.n	800f11c <memmove+0x10>
 800f116:	4284      	cmp	r4, r0
 800f118:	4623      	mov	r3, r4
 800f11a:	d807      	bhi.n	800f12c <memmove+0x20>
 800f11c:	1e43      	subs	r3, r0, #1
 800f11e:	42a1      	cmp	r1, r4
 800f120:	d008      	beq.n	800f134 <memmove+0x28>
 800f122:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f126:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f12a:	e7f8      	b.n	800f11e <memmove+0x12>
 800f12c:	4402      	add	r2, r0
 800f12e:	4601      	mov	r1, r0
 800f130:	428a      	cmp	r2, r1
 800f132:	d100      	bne.n	800f136 <memmove+0x2a>
 800f134:	bd10      	pop	{r4, pc}
 800f136:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f13a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f13e:	e7f7      	b.n	800f130 <memmove+0x24>

0800f140 <strncmp>:
 800f140:	b510      	push	{r4, lr}
 800f142:	b16a      	cbz	r2, 800f160 <strncmp+0x20>
 800f144:	3901      	subs	r1, #1
 800f146:	1884      	adds	r4, r0, r2
 800f148:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f14c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f150:	429a      	cmp	r2, r3
 800f152:	d103      	bne.n	800f15c <strncmp+0x1c>
 800f154:	42a0      	cmp	r0, r4
 800f156:	d001      	beq.n	800f15c <strncmp+0x1c>
 800f158:	2a00      	cmp	r2, #0
 800f15a:	d1f5      	bne.n	800f148 <strncmp+0x8>
 800f15c:	1ad0      	subs	r0, r2, r3
 800f15e:	bd10      	pop	{r4, pc}
 800f160:	4610      	mov	r0, r2
 800f162:	e7fc      	b.n	800f15e <strncmp+0x1e>

0800f164 <_sbrk_r>:
 800f164:	b538      	push	{r3, r4, r5, lr}
 800f166:	4d06      	ldr	r5, [pc, #24]	@ (800f180 <_sbrk_r+0x1c>)
 800f168:	2300      	movs	r3, #0
 800f16a:	4604      	mov	r4, r0
 800f16c:	4608      	mov	r0, r1
 800f16e:	602b      	str	r3, [r5, #0]
 800f170:	f7f2 fd6c 	bl	8001c4c <_sbrk>
 800f174:	1c43      	adds	r3, r0, #1
 800f176:	d102      	bne.n	800f17e <_sbrk_r+0x1a>
 800f178:	682b      	ldr	r3, [r5, #0]
 800f17a:	b103      	cbz	r3, 800f17e <_sbrk_r+0x1a>
 800f17c:	6023      	str	r3, [r4, #0]
 800f17e:	bd38      	pop	{r3, r4, r5, pc}
 800f180:	20000fa4 	.word	0x20000fa4

0800f184 <memcpy>:
 800f184:	440a      	add	r2, r1
 800f186:	4291      	cmp	r1, r2
 800f188:	f100 33ff 	add.w	r3, r0, #4294967295
 800f18c:	d100      	bne.n	800f190 <memcpy+0xc>
 800f18e:	4770      	bx	lr
 800f190:	b510      	push	{r4, lr}
 800f192:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f196:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f19a:	4291      	cmp	r1, r2
 800f19c:	d1f9      	bne.n	800f192 <memcpy+0xe>
 800f19e:	bd10      	pop	{r4, pc}

0800f1a0 <nan>:
 800f1a0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f1a8 <nan+0x8>
 800f1a4:	4770      	bx	lr
 800f1a6:	bf00      	nop
 800f1a8:	00000000 	.word	0x00000000
 800f1ac:	7ff80000 	.word	0x7ff80000

0800f1b0 <__assert_func>:
 800f1b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f1b2:	4614      	mov	r4, r2
 800f1b4:	461a      	mov	r2, r3
 800f1b6:	4b09      	ldr	r3, [pc, #36]	@ (800f1dc <__assert_func+0x2c>)
 800f1b8:	681b      	ldr	r3, [r3, #0]
 800f1ba:	4605      	mov	r5, r0
 800f1bc:	68d8      	ldr	r0, [r3, #12]
 800f1be:	b14c      	cbz	r4, 800f1d4 <__assert_func+0x24>
 800f1c0:	4b07      	ldr	r3, [pc, #28]	@ (800f1e0 <__assert_func+0x30>)
 800f1c2:	9100      	str	r1, [sp, #0]
 800f1c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f1c8:	4906      	ldr	r1, [pc, #24]	@ (800f1e4 <__assert_func+0x34>)
 800f1ca:	462b      	mov	r3, r5
 800f1cc:	f000 fba8 	bl	800f920 <fiprintf>
 800f1d0:	f000 fbb8 	bl	800f944 <abort>
 800f1d4:	4b04      	ldr	r3, [pc, #16]	@ (800f1e8 <__assert_func+0x38>)
 800f1d6:	461c      	mov	r4, r3
 800f1d8:	e7f3      	b.n	800f1c2 <__assert_func+0x12>
 800f1da:	bf00      	nop
 800f1dc:	20000180 	.word	0x20000180
 800f1e0:	0801005a 	.word	0x0801005a
 800f1e4:	08010067 	.word	0x08010067
 800f1e8:	08010095 	.word	0x08010095

0800f1ec <_calloc_r>:
 800f1ec:	b570      	push	{r4, r5, r6, lr}
 800f1ee:	fba1 5402 	umull	r5, r4, r1, r2
 800f1f2:	b934      	cbnz	r4, 800f202 <_calloc_r+0x16>
 800f1f4:	4629      	mov	r1, r5
 800f1f6:	f7fe f9cb 	bl	800d590 <_malloc_r>
 800f1fa:	4606      	mov	r6, r0
 800f1fc:	b928      	cbnz	r0, 800f20a <_calloc_r+0x1e>
 800f1fe:	4630      	mov	r0, r6
 800f200:	bd70      	pop	{r4, r5, r6, pc}
 800f202:	220c      	movs	r2, #12
 800f204:	6002      	str	r2, [r0, #0]
 800f206:	2600      	movs	r6, #0
 800f208:	e7f9      	b.n	800f1fe <_calloc_r+0x12>
 800f20a:	462a      	mov	r2, r5
 800f20c:	4621      	mov	r1, r4
 800f20e:	f7fd fa6a 	bl	800c6e6 <memset>
 800f212:	e7f4      	b.n	800f1fe <_calloc_r+0x12>

0800f214 <rshift>:
 800f214:	6903      	ldr	r3, [r0, #16]
 800f216:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f21a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f21e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f222:	f100 0414 	add.w	r4, r0, #20
 800f226:	dd45      	ble.n	800f2b4 <rshift+0xa0>
 800f228:	f011 011f 	ands.w	r1, r1, #31
 800f22c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f230:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f234:	d10c      	bne.n	800f250 <rshift+0x3c>
 800f236:	f100 0710 	add.w	r7, r0, #16
 800f23a:	4629      	mov	r1, r5
 800f23c:	42b1      	cmp	r1, r6
 800f23e:	d334      	bcc.n	800f2aa <rshift+0x96>
 800f240:	1a9b      	subs	r3, r3, r2
 800f242:	009b      	lsls	r3, r3, #2
 800f244:	1eea      	subs	r2, r5, #3
 800f246:	4296      	cmp	r6, r2
 800f248:	bf38      	it	cc
 800f24a:	2300      	movcc	r3, #0
 800f24c:	4423      	add	r3, r4
 800f24e:	e015      	b.n	800f27c <rshift+0x68>
 800f250:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f254:	f1c1 0820 	rsb	r8, r1, #32
 800f258:	40cf      	lsrs	r7, r1
 800f25a:	f105 0e04 	add.w	lr, r5, #4
 800f25e:	46a1      	mov	r9, r4
 800f260:	4576      	cmp	r6, lr
 800f262:	46f4      	mov	ip, lr
 800f264:	d815      	bhi.n	800f292 <rshift+0x7e>
 800f266:	1a9a      	subs	r2, r3, r2
 800f268:	0092      	lsls	r2, r2, #2
 800f26a:	3a04      	subs	r2, #4
 800f26c:	3501      	adds	r5, #1
 800f26e:	42ae      	cmp	r6, r5
 800f270:	bf38      	it	cc
 800f272:	2200      	movcc	r2, #0
 800f274:	18a3      	adds	r3, r4, r2
 800f276:	50a7      	str	r7, [r4, r2]
 800f278:	b107      	cbz	r7, 800f27c <rshift+0x68>
 800f27a:	3304      	adds	r3, #4
 800f27c:	1b1a      	subs	r2, r3, r4
 800f27e:	42a3      	cmp	r3, r4
 800f280:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f284:	bf08      	it	eq
 800f286:	2300      	moveq	r3, #0
 800f288:	6102      	str	r2, [r0, #16]
 800f28a:	bf08      	it	eq
 800f28c:	6143      	streq	r3, [r0, #20]
 800f28e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f292:	f8dc c000 	ldr.w	ip, [ip]
 800f296:	fa0c fc08 	lsl.w	ip, ip, r8
 800f29a:	ea4c 0707 	orr.w	r7, ip, r7
 800f29e:	f849 7b04 	str.w	r7, [r9], #4
 800f2a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f2a6:	40cf      	lsrs	r7, r1
 800f2a8:	e7da      	b.n	800f260 <rshift+0x4c>
 800f2aa:	f851 cb04 	ldr.w	ip, [r1], #4
 800f2ae:	f847 cf04 	str.w	ip, [r7, #4]!
 800f2b2:	e7c3      	b.n	800f23c <rshift+0x28>
 800f2b4:	4623      	mov	r3, r4
 800f2b6:	e7e1      	b.n	800f27c <rshift+0x68>

0800f2b8 <__hexdig_fun>:
 800f2b8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800f2bc:	2b09      	cmp	r3, #9
 800f2be:	d802      	bhi.n	800f2c6 <__hexdig_fun+0xe>
 800f2c0:	3820      	subs	r0, #32
 800f2c2:	b2c0      	uxtb	r0, r0
 800f2c4:	4770      	bx	lr
 800f2c6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800f2ca:	2b05      	cmp	r3, #5
 800f2cc:	d801      	bhi.n	800f2d2 <__hexdig_fun+0x1a>
 800f2ce:	3847      	subs	r0, #71	@ 0x47
 800f2d0:	e7f7      	b.n	800f2c2 <__hexdig_fun+0xa>
 800f2d2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800f2d6:	2b05      	cmp	r3, #5
 800f2d8:	d801      	bhi.n	800f2de <__hexdig_fun+0x26>
 800f2da:	3827      	subs	r0, #39	@ 0x27
 800f2dc:	e7f1      	b.n	800f2c2 <__hexdig_fun+0xa>
 800f2de:	2000      	movs	r0, #0
 800f2e0:	4770      	bx	lr
	...

0800f2e4 <__gethex>:
 800f2e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2e8:	b085      	sub	sp, #20
 800f2ea:	468a      	mov	sl, r1
 800f2ec:	9302      	str	r3, [sp, #8]
 800f2ee:	680b      	ldr	r3, [r1, #0]
 800f2f0:	9001      	str	r0, [sp, #4]
 800f2f2:	4690      	mov	r8, r2
 800f2f4:	1c9c      	adds	r4, r3, #2
 800f2f6:	46a1      	mov	r9, r4
 800f2f8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800f2fc:	2830      	cmp	r0, #48	@ 0x30
 800f2fe:	d0fa      	beq.n	800f2f6 <__gethex+0x12>
 800f300:	eba9 0303 	sub.w	r3, r9, r3
 800f304:	f1a3 0b02 	sub.w	fp, r3, #2
 800f308:	f7ff ffd6 	bl	800f2b8 <__hexdig_fun>
 800f30c:	4605      	mov	r5, r0
 800f30e:	2800      	cmp	r0, #0
 800f310:	d168      	bne.n	800f3e4 <__gethex+0x100>
 800f312:	49a0      	ldr	r1, [pc, #640]	@ (800f594 <__gethex+0x2b0>)
 800f314:	2201      	movs	r2, #1
 800f316:	4648      	mov	r0, r9
 800f318:	f7ff ff12 	bl	800f140 <strncmp>
 800f31c:	4607      	mov	r7, r0
 800f31e:	2800      	cmp	r0, #0
 800f320:	d167      	bne.n	800f3f2 <__gethex+0x10e>
 800f322:	f899 0001 	ldrb.w	r0, [r9, #1]
 800f326:	4626      	mov	r6, r4
 800f328:	f7ff ffc6 	bl	800f2b8 <__hexdig_fun>
 800f32c:	2800      	cmp	r0, #0
 800f32e:	d062      	beq.n	800f3f6 <__gethex+0x112>
 800f330:	4623      	mov	r3, r4
 800f332:	7818      	ldrb	r0, [r3, #0]
 800f334:	2830      	cmp	r0, #48	@ 0x30
 800f336:	4699      	mov	r9, r3
 800f338:	f103 0301 	add.w	r3, r3, #1
 800f33c:	d0f9      	beq.n	800f332 <__gethex+0x4e>
 800f33e:	f7ff ffbb 	bl	800f2b8 <__hexdig_fun>
 800f342:	fab0 f580 	clz	r5, r0
 800f346:	096d      	lsrs	r5, r5, #5
 800f348:	f04f 0b01 	mov.w	fp, #1
 800f34c:	464a      	mov	r2, r9
 800f34e:	4616      	mov	r6, r2
 800f350:	3201      	adds	r2, #1
 800f352:	7830      	ldrb	r0, [r6, #0]
 800f354:	f7ff ffb0 	bl	800f2b8 <__hexdig_fun>
 800f358:	2800      	cmp	r0, #0
 800f35a:	d1f8      	bne.n	800f34e <__gethex+0x6a>
 800f35c:	498d      	ldr	r1, [pc, #564]	@ (800f594 <__gethex+0x2b0>)
 800f35e:	2201      	movs	r2, #1
 800f360:	4630      	mov	r0, r6
 800f362:	f7ff feed 	bl	800f140 <strncmp>
 800f366:	2800      	cmp	r0, #0
 800f368:	d13f      	bne.n	800f3ea <__gethex+0x106>
 800f36a:	b944      	cbnz	r4, 800f37e <__gethex+0x9a>
 800f36c:	1c74      	adds	r4, r6, #1
 800f36e:	4622      	mov	r2, r4
 800f370:	4616      	mov	r6, r2
 800f372:	3201      	adds	r2, #1
 800f374:	7830      	ldrb	r0, [r6, #0]
 800f376:	f7ff ff9f 	bl	800f2b8 <__hexdig_fun>
 800f37a:	2800      	cmp	r0, #0
 800f37c:	d1f8      	bne.n	800f370 <__gethex+0x8c>
 800f37e:	1ba4      	subs	r4, r4, r6
 800f380:	00a7      	lsls	r7, r4, #2
 800f382:	7833      	ldrb	r3, [r6, #0]
 800f384:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800f388:	2b50      	cmp	r3, #80	@ 0x50
 800f38a:	d13e      	bne.n	800f40a <__gethex+0x126>
 800f38c:	7873      	ldrb	r3, [r6, #1]
 800f38e:	2b2b      	cmp	r3, #43	@ 0x2b
 800f390:	d033      	beq.n	800f3fa <__gethex+0x116>
 800f392:	2b2d      	cmp	r3, #45	@ 0x2d
 800f394:	d034      	beq.n	800f400 <__gethex+0x11c>
 800f396:	1c71      	adds	r1, r6, #1
 800f398:	2400      	movs	r4, #0
 800f39a:	7808      	ldrb	r0, [r1, #0]
 800f39c:	f7ff ff8c 	bl	800f2b8 <__hexdig_fun>
 800f3a0:	1e43      	subs	r3, r0, #1
 800f3a2:	b2db      	uxtb	r3, r3
 800f3a4:	2b18      	cmp	r3, #24
 800f3a6:	d830      	bhi.n	800f40a <__gethex+0x126>
 800f3a8:	f1a0 0210 	sub.w	r2, r0, #16
 800f3ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f3b0:	f7ff ff82 	bl	800f2b8 <__hexdig_fun>
 800f3b4:	f100 3cff 	add.w	ip, r0, #4294967295
 800f3b8:	fa5f fc8c 	uxtb.w	ip, ip
 800f3bc:	f1bc 0f18 	cmp.w	ip, #24
 800f3c0:	f04f 030a 	mov.w	r3, #10
 800f3c4:	d91e      	bls.n	800f404 <__gethex+0x120>
 800f3c6:	b104      	cbz	r4, 800f3ca <__gethex+0xe6>
 800f3c8:	4252      	negs	r2, r2
 800f3ca:	4417      	add	r7, r2
 800f3cc:	f8ca 1000 	str.w	r1, [sl]
 800f3d0:	b1ed      	cbz	r5, 800f40e <__gethex+0x12a>
 800f3d2:	f1bb 0f00 	cmp.w	fp, #0
 800f3d6:	bf0c      	ite	eq
 800f3d8:	2506      	moveq	r5, #6
 800f3da:	2500      	movne	r5, #0
 800f3dc:	4628      	mov	r0, r5
 800f3de:	b005      	add	sp, #20
 800f3e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3e4:	2500      	movs	r5, #0
 800f3e6:	462c      	mov	r4, r5
 800f3e8:	e7b0      	b.n	800f34c <__gethex+0x68>
 800f3ea:	2c00      	cmp	r4, #0
 800f3ec:	d1c7      	bne.n	800f37e <__gethex+0x9a>
 800f3ee:	4627      	mov	r7, r4
 800f3f0:	e7c7      	b.n	800f382 <__gethex+0x9e>
 800f3f2:	464e      	mov	r6, r9
 800f3f4:	462f      	mov	r7, r5
 800f3f6:	2501      	movs	r5, #1
 800f3f8:	e7c3      	b.n	800f382 <__gethex+0x9e>
 800f3fa:	2400      	movs	r4, #0
 800f3fc:	1cb1      	adds	r1, r6, #2
 800f3fe:	e7cc      	b.n	800f39a <__gethex+0xb6>
 800f400:	2401      	movs	r4, #1
 800f402:	e7fb      	b.n	800f3fc <__gethex+0x118>
 800f404:	fb03 0002 	mla	r0, r3, r2, r0
 800f408:	e7ce      	b.n	800f3a8 <__gethex+0xc4>
 800f40a:	4631      	mov	r1, r6
 800f40c:	e7de      	b.n	800f3cc <__gethex+0xe8>
 800f40e:	eba6 0309 	sub.w	r3, r6, r9
 800f412:	3b01      	subs	r3, #1
 800f414:	4629      	mov	r1, r5
 800f416:	2b07      	cmp	r3, #7
 800f418:	dc0a      	bgt.n	800f430 <__gethex+0x14c>
 800f41a:	9801      	ldr	r0, [sp, #4]
 800f41c:	f7fe f944 	bl	800d6a8 <_Balloc>
 800f420:	4604      	mov	r4, r0
 800f422:	b940      	cbnz	r0, 800f436 <__gethex+0x152>
 800f424:	4b5c      	ldr	r3, [pc, #368]	@ (800f598 <__gethex+0x2b4>)
 800f426:	4602      	mov	r2, r0
 800f428:	21e4      	movs	r1, #228	@ 0xe4
 800f42a:	485c      	ldr	r0, [pc, #368]	@ (800f59c <__gethex+0x2b8>)
 800f42c:	f7ff fec0 	bl	800f1b0 <__assert_func>
 800f430:	3101      	adds	r1, #1
 800f432:	105b      	asrs	r3, r3, #1
 800f434:	e7ef      	b.n	800f416 <__gethex+0x132>
 800f436:	f100 0a14 	add.w	sl, r0, #20
 800f43a:	2300      	movs	r3, #0
 800f43c:	4655      	mov	r5, sl
 800f43e:	469b      	mov	fp, r3
 800f440:	45b1      	cmp	r9, r6
 800f442:	d337      	bcc.n	800f4b4 <__gethex+0x1d0>
 800f444:	f845 bb04 	str.w	fp, [r5], #4
 800f448:	eba5 050a 	sub.w	r5, r5, sl
 800f44c:	10ad      	asrs	r5, r5, #2
 800f44e:	6125      	str	r5, [r4, #16]
 800f450:	4658      	mov	r0, fp
 800f452:	f7fe fa1b 	bl	800d88c <__hi0bits>
 800f456:	016d      	lsls	r5, r5, #5
 800f458:	f8d8 6000 	ldr.w	r6, [r8]
 800f45c:	1a2d      	subs	r5, r5, r0
 800f45e:	42b5      	cmp	r5, r6
 800f460:	dd54      	ble.n	800f50c <__gethex+0x228>
 800f462:	1bad      	subs	r5, r5, r6
 800f464:	4629      	mov	r1, r5
 800f466:	4620      	mov	r0, r4
 800f468:	f7fe fda7 	bl	800dfba <__any_on>
 800f46c:	4681      	mov	r9, r0
 800f46e:	b178      	cbz	r0, 800f490 <__gethex+0x1ac>
 800f470:	1e6b      	subs	r3, r5, #1
 800f472:	1159      	asrs	r1, r3, #5
 800f474:	f003 021f 	and.w	r2, r3, #31
 800f478:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800f47c:	f04f 0901 	mov.w	r9, #1
 800f480:	fa09 f202 	lsl.w	r2, r9, r2
 800f484:	420a      	tst	r2, r1
 800f486:	d003      	beq.n	800f490 <__gethex+0x1ac>
 800f488:	454b      	cmp	r3, r9
 800f48a:	dc36      	bgt.n	800f4fa <__gethex+0x216>
 800f48c:	f04f 0902 	mov.w	r9, #2
 800f490:	4629      	mov	r1, r5
 800f492:	4620      	mov	r0, r4
 800f494:	f7ff febe 	bl	800f214 <rshift>
 800f498:	442f      	add	r7, r5
 800f49a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f49e:	42bb      	cmp	r3, r7
 800f4a0:	da42      	bge.n	800f528 <__gethex+0x244>
 800f4a2:	9801      	ldr	r0, [sp, #4]
 800f4a4:	4621      	mov	r1, r4
 800f4a6:	f7fe f93f 	bl	800d728 <_Bfree>
 800f4aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f4ac:	2300      	movs	r3, #0
 800f4ae:	6013      	str	r3, [r2, #0]
 800f4b0:	25a3      	movs	r5, #163	@ 0xa3
 800f4b2:	e793      	b.n	800f3dc <__gethex+0xf8>
 800f4b4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800f4b8:	2a2e      	cmp	r2, #46	@ 0x2e
 800f4ba:	d012      	beq.n	800f4e2 <__gethex+0x1fe>
 800f4bc:	2b20      	cmp	r3, #32
 800f4be:	d104      	bne.n	800f4ca <__gethex+0x1e6>
 800f4c0:	f845 bb04 	str.w	fp, [r5], #4
 800f4c4:	f04f 0b00 	mov.w	fp, #0
 800f4c8:	465b      	mov	r3, fp
 800f4ca:	7830      	ldrb	r0, [r6, #0]
 800f4cc:	9303      	str	r3, [sp, #12]
 800f4ce:	f7ff fef3 	bl	800f2b8 <__hexdig_fun>
 800f4d2:	9b03      	ldr	r3, [sp, #12]
 800f4d4:	f000 000f 	and.w	r0, r0, #15
 800f4d8:	4098      	lsls	r0, r3
 800f4da:	ea4b 0b00 	orr.w	fp, fp, r0
 800f4de:	3304      	adds	r3, #4
 800f4e0:	e7ae      	b.n	800f440 <__gethex+0x15c>
 800f4e2:	45b1      	cmp	r9, r6
 800f4e4:	d8ea      	bhi.n	800f4bc <__gethex+0x1d8>
 800f4e6:	492b      	ldr	r1, [pc, #172]	@ (800f594 <__gethex+0x2b0>)
 800f4e8:	9303      	str	r3, [sp, #12]
 800f4ea:	2201      	movs	r2, #1
 800f4ec:	4630      	mov	r0, r6
 800f4ee:	f7ff fe27 	bl	800f140 <strncmp>
 800f4f2:	9b03      	ldr	r3, [sp, #12]
 800f4f4:	2800      	cmp	r0, #0
 800f4f6:	d1e1      	bne.n	800f4bc <__gethex+0x1d8>
 800f4f8:	e7a2      	b.n	800f440 <__gethex+0x15c>
 800f4fa:	1ea9      	subs	r1, r5, #2
 800f4fc:	4620      	mov	r0, r4
 800f4fe:	f7fe fd5c 	bl	800dfba <__any_on>
 800f502:	2800      	cmp	r0, #0
 800f504:	d0c2      	beq.n	800f48c <__gethex+0x1a8>
 800f506:	f04f 0903 	mov.w	r9, #3
 800f50a:	e7c1      	b.n	800f490 <__gethex+0x1ac>
 800f50c:	da09      	bge.n	800f522 <__gethex+0x23e>
 800f50e:	1b75      	subs	r5, r6, r5
 800f510:	4621      	mov	r1, r4
 800f512:	9801      	ldr	r0, [sp, #4]
 800f514:	462a      	mov	r2, r5
 800f516:	f7fe fb17 	bl	800db48 <__lshift>
 800f51a:	1b7f      	subs	r7, r7, r5
 800f51c:	4604      	mov	r4, r0
 800f51e:	f100 0a14 	add.w	sl, r0, #20
 800f522:	f04f 0900 	mov.w	r9, #0
 800f526:	e7b8      	b.n	800f49a <__gethex+0x1b6>
 800f528:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f52c:	42bd      	cmp	r5, r7
 800f52e:	dd6f      	ble.n	800f610 <__gethex+0x32c>
 800f530:	1bed      	subs	r5, r5, r7
 800f532:	42ae      	cmp	r6, r5
 800f534:	dc34      	bgt.n	800f5a0 <__gethex+0x2bc>
 800f536:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f53a:	2b02      	cmp	r3, #2
 800f53c:	d022      	beq.n	800f584 <__gethex+0x2a0>
 800f53e:	2b03      	cmp	r3, #3
 800f540:	d024      	beq.n	800f58c <__gethex+0x2a8>
 800f542:	2b01      	cmp	r3, #1
 800f544:	d115      	bne.n	800f572 <__gethex+0x28e>
 800f546:	42ae      	cmp	r6, r5
 800f548:	d113      	bne.n	800f572 <__gethex+0x28e>
 800f54a:	2e01      	cmp	r6, #1
 800f54c:	d10b      	bne.n	800f566 <__gethex+0x282>
 800f54e:	9a02      	ldr	r2, [sp, #8]
 800f550:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f554:	6013      	str	r3, [r2, #0]
 800f556:	2301      	movs	r3, #1
 800f558:	6123      	str	r3, [r4, #16]
 800f55a:	f8ca 3000 	str.w	r3, [sl]
 800f55e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f560:	2562      	movs	r5, #98	@ 0x62
 800f562:	601c      	str	r4, [r3, #0]
 800f564:	e73a      	b.n	800f3dc <__gethex+0xf8>
 800f566:	1e71      	subs	r1, r6, #1
 800f568:	4620      	mov	r0, r4
 800f56a:	f7fe fd26 	bl	800dfba <__any_on>
 800f56e:	2800      	cmp	r0, #0
 800f570:	d1ed      	bne.n	800f54e <__gethex+0x26a>
 800f572:	9801      	ldr	r0, [sp, #4]
 800f574:	4621      	mov	r1, r4
 800f576:	f7fe f8d7 	bl	800d728 <_Bfree>
 800f57a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f57c:	2300      	movs	r3, #0
 800f57e:	6013      	str	r3, [r2, #0]
 800f580:	2550      	movs	r5, #80	@ 0x50
 800f582:	e72b      	b.n	800f3dc <__gethex+0xf8>
 800f584:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f586:	2b00      	cmp	r3, #0
 800f588:	d1f3      	bne.n	800f572 <__gethex+0x28e>
 800f58a:	e7e0      	b.n	800f54e <__gethex+0x26a>
 800f58c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d1dd      	bne.n	800f54e <__gethex+0x26a>
 800f592:	e7ee      	b.n	800f572 <__gethex+0x28e>
 800f594:	0801003f 	.word	0x0801003f
 800f598:	0800ffd5 	.word	0x0800ffd5
 800f59c:	08010096 	.word	0x08010096
 800f5a0:	1e6f      	subs	r7, r5, #1
 800f5a2:	f1b9 0f00 	cmp.w	r9, #0
 800f5a6:	d130      	bne.n	800f60a <__gethex+0x326>
 800f5a8:	b127      	cbz	r7, 800f5b4 <__gethex+0x2d0>
 800f5aa:	4639      	mov	r1, r7
 800f5ac:	4620      	mov	r0, r4
 800f5ae:	f7fe fd04 	bl	800dfba <__any_on>
 800f5b2:	4681      	mov	r9, r0
 800f5b4:	117a      	asrs	r2, r7, #5
 800f5b6:	2301      	movs	r3, #1
 800f5b8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f5bc:	f007 071f 	and.w	r7, r7, #31
 800f5c0:	40bb      	lsls	r3, r7
 800f5c2:	4213      	tst	r3, r2
 800f5c4:	4629      	mov	r1, r5
 800f5c6:	4620      	mov	r0, r4
 800f5c8:	bf18      	it	ne
 800f5ca:	f049 0902 	orrne.w	r9, r9, #2
 800f5ce:	f7ff fe21 	bl	800f214 <rshift>
 800f5d2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800f5d6:	1b76      	subs	r6, r6, r5
 800f5d8:	2502      	movs	r5, #2
 800f5da:	f1b9 0f00 	cmp.w	r9, #0
 800f5de:	d047      	beq.n	800f670 <__gethex+0x38c>
 800f5e0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f5e4:	2b02      	cmp	r3, #2
 800f5e6:	d015      	beq.n	800f614 <__gethex+0x330>
 800f5e8:	2b03      	cmp	r3, #3
 800f5ea:	d017      	beq.n	800f61c <__gethex+0x338>
 800f5ec:	2b01      	cmp	r3, #1
 800f5ee:	d109      	bne.n	800f604 <__gethex+0x320>
 800f5f0:	f019 0f02 	tst.w	r9, #2
 800f5f4:	d006      	beq.n	800f604 <__gethex+0x320>
 800f5f6:	f8da 3000 	ldr.w	r3, [sl]
 800f5fa:	ea49 0903 	orr.w	r9, r9, r3
 800f5fe:	f019 0f01 	tst.w	r9, #1
 800f602:	d10e      	bne.n	800f622 <__gethex+0x33e>
 800f604:	f045 0510 	orr.w	r5, r5, #16
 800f608:	e032      	b.n	800f670 <__gethex+0x38c>
 800f60a:	f04f 0901 	mov.w	r9, #1
 800f60e:	e7d1      	b.n	800f5b4 <__gethex+0x2d0>
 800f610:	2501      	movs	r5, #1
 800f612:	e7e2      	b.n	800f5da <__gethex+0x2f6>
 800f614:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f616:	f1c3 0301 	rsb	r3, r3, #1
 800f61a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f61c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d0f0      	beq.n	800f604 <__gethex+0x320>
 800f622:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f626:	f104 0314 	add.w	r3, r4, #20
 800f62a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f62e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f632:	f04f 0c00 	mov.w	ip, #0
 800f636:	4618      	mov	r0, r3
 800f638:	f853 2b04 	ldr.w	r2, [r3], #4
 800f63c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f640:	d01b      	beq.n	800f67a <__gethex+0x396>
 800f642:	3201      	adds	r2, #1
 800f644:	6002      	str	r2, [r0, #0]
 800f646:	2d02      	cmp	r5, #2
 800f648:	f104 0314 	add.w	r3, r4, #20
 800f64c:	d13c      	bne.n	800f6c8 <__gethex+0x3e4>
 800f64e:	f8d8 2000 	ldr.w	r2, [r8]
 800f652:	3a01      	subs	r2, #1
 800f654:	42b2      	cmp	r2, r6
 800f656:	d109      	bne.n	800f66c <__gethex+0x388>
 800f658:	1171      	asrs	r1, r6, #5
 800f65a:	2201      	movs	r2, #1
 800f65c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f660:	f006 061f 	and.w	r6, r6, #31
 800f664:	fa02 f606 	lsl.w	r6, r2, r6
 800f668:	421e      	tst	r6, r3
 800f66a:	d13a      	bne.n	800f6e2 <__gethex+0x3fe>
 800f66c:	f045 0520 	orr.w	r5, r5, #32
 800f670:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f672:	601c      	str	r4, [r3, #0]
 800f674:	9b02      	ldr	r3, [sp, #8]
 800f676:	601f      	str	r7, [r3, #0]
 800f678:	e6b0      	b.n	800f3dc <__gethex+0xf8>
 800f67a:	4299      	cmp	r1, r3
 800f67c:	f843 cc04 	str.w	ip, [r3, #-4]
 800f680:	d8d9      	bhi.n	800f636 <__gethex+0x352>
 800f682:	68a3      	ldr	r3, [r4, #8]
 800f684:	459b      	cmp	fp, r3
 800f686:	db17      	blt.n	800f6b8 <__gethex+0x3d4>
 800f688:	6861      	ldr	r1, [r4, #4]
 800f68a:	9801      	ldr	r0, [sp, #4]
 800f68c:	3101      	adds	r1, #1
 800f68e:	f7fe f80b 	bl	800d6a8 <_Balloc>
 800f692:	4681      	mov	r9, r0
 800f694:	b918      	cbnz	r0, 800f69e <__gethex+0x3ba>
 800f696:	4b1a      	ldr	r3, [pc, #104]	@ (800f700 <__gethex+0x41c>)
 800f698:	4602      	mov	r2, r0
 800f69a:	2184      	movs	r1, #132	@ 0x84
 800f69c:	e6c5      	b.n	800f42a <__gethex+0x146>
 800f69e:	6922      	ldr	r2, [r4, #16]
 800f6a0:	3202      	adds	r2, #2
 800f6a2:	f104 010c 	add.w	r1, r4, #12
 800f6a6:	0092      	lsls	r2, r2, #2
 800f6a8:	300c      	adds	r0, #12
 800f6aa:	f7ff fd6b 	bl	800f184 <memcpy>
 800f6ae:	4621      	mov	r1, r4
 800f6b0:	9801      	ldr	r0, [sp, #4]
 800f6b2:	f7fe f839 	bl	800d728 <_Bfree>
 800f6b6:	464c      	mov	r4, r9
 800f6b8:	6923      	ldr	r3, [r4, #16]
 800f6ba:	1c5a      	adds	r2, r3, #1
 800f6bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f6c0:	6122      	str	r2, [r4, #16]
 800f6c2:	2201      	movs	r2, #1
 800f6c4:	615a      	str	r2, [r3, #20]
 800f6c6:	e7be      	b.n	800f646 <__gethex+0x362>
 800f6c8:	6922      	ldr	r2, [r4, #16]
 800f6ca:	455a      	cmp	r2, fp
 800f6cc:	dd0b      	ble.n	800f6e6 <__gethex+0x402>
 800f6ce:	2101      	movs	r1, #1
 800f6d0:	4620      	mov	r0, r4
 800f6d2:	f7ff fd9f 	bl	800f214 <rshift>
 800f6d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f6da:	3701      	adds	r7, #1
 800f6dc:	42bb      	cmp	r3, r7
 800f6de:	f6ff aee0 	blt.w	800f4a2 <__gethex+0x1be>
 800f6e2:	2501      	movs	r5, #1
 800f6e4:	e7c2      	b.n	800f66c <__gethex+0x388>
 800f6e6:	f016 061f 	ands.w	r6, r6, #31
 800f6ea:	d0fa      	beq.n	800f6e2 <__gethex+0x3fe>
 800f6ec:	4453      	add	r3, sl
 800f6ee:	f1c6 0620 	rsb	r6, r6, #32
 800f6f2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f6f6:	f7fe f8c9 	bl	800d88c <__hi0bits>
 800f6fa:	42b0      	cmp	r0, r6
 800f6fc:	dbe7      	blt.n	800f6ce <__gethex+0x3ea>
 800f6fe:	e7f0      	b.n	800f6e2 <__gethex+0x3fe>
 800f700:	0800ffd5 	.word	0x0800ffd5

0800f704 <L_shift>:
 800f704:	f1c2 0208 	rsb	r2, r2, #8
 800f708:	0092      	lsls	r2, r2, #2
 800f70a:	b570      	push	{r4, r5, r6, lr}
 800f70c:	f1c2 0620 	rsb	r6, r2, #32
 800f710:	6843      	ldr	r3, [r0, #4]
 800f712:	6804      	ldr	r4, [r0, #0]
 800f714:	fa03 f506 	lsl.w	r5, r3, r6
 800f718:	432c      	orrs	r4, r5
 800f71a:	40d3      	lsrs	r3, r2
 800f71c:	6004      	str	r4, [r0, #0]
 800f71e:	f840 3f04 	str.w	r3, [r0, #4]!
 800f722:	4288      	cmp	r0, r1
 800f724:	d3f4      	bcc.n	800f710 <L_shift+0xc>
 800f726:	bd70      	pop	{r4, r5, r6, pc}

0800f728 <__match>:
 800f728:	b530      	push	{r4, r5, lr}
 800f72a:	6803      	ldr	r3, [r0, #0]
 800f72c:	3301      	adds	r3, #1
 800f72e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f732:	b914      	cbnz	r4, 800f73a <__match+0x12>
 800f734:	6003      	str	r3, [r0, #0]
 800f736:	2001      	movs	r0, #1
 800f738:	bd30      	pop	{r4, r5, pc}
 800f73a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f73e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f742:	2d19      	cmp	r5, #25
 800f744:	bf98      	it	ls
 800f746:	3220      	addls	r2, #32
 800f748:	42a2      	cmp	r2, r4
 800f74a:	d0f0      	beq.n	800f72e <__match+0x6>
 800f74c:	2000      	movs	r0, #0
 800f74e:	e7f3      	b.n	800f738 <__match+0x10>

0800f750 <__hexnan>:
 800f750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f754:	680b      	ldr	r3, [r1, #0]
 800f756:	6801      	ldr	r1, [r0, #0]
 800f758:	115e      	asrs	r6, r3, #5
 800f75a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f75e:	f013 031f 	ands.w	r3, r3, #31
 800f762:	b087      	sub	sp, #28
 800f764:	bf18      	it	ne
 800f766:	3604      	addne	r6, #4
 800f768:	2500      	movs	r5, #0
 800f76a:	1f37      	subs	r7, r6, #4
 800f76c:	4682      	mov	sl, r0
 800f76e:	4690      	mov	r8, r2
 800f770:	9301      	str	r3, [sp, #4]
 800f772:	f846 5c04 	str.w	r5, [r6, #-4]
 800f776:	46b9      	mov	r9, r7
 800f778:	463c      	mov	r4, r7
 800f77a:	9502      	str	r5, [sp, #8]
 800f77c:	46ab      	mov	fp, r5
 800f77e:	784a      	ldrb	r2, [r1, #1]
 800f780:	1c4b      	adds	r3, r1, #1
 800f782:	9303      	str	r3, [sp, #12]
 800f784:	b342      	cbz	r2, 800f7d8 <__hexnan+0x88>
 800f786:	4610      	mov	r0, r2
 800f788:	9105      	str	r1, [sp, #20]
 800f78a:	9204      	str	r2, [sp, #16]
 800f78c:	f7ff fd94 	bl	800f2b8 <__hexdig_fun>
 800f790:	2800      	cmp	r0, #0
 800f792:	d151      	bne.n	800f838 <__hexnan+0xe8>
 800f794:	9a04      	ldr	r2, [sp, #16]
 800f796:	9905      	ldr	r1, [sp, #20]
 800f798:	2a20      	cmp	r2, #32
 800f79a:	d818      	bhi.n	800f7ce <__hexnan+0x7e>
 800f79c:	9b02      	ldr	r3, [sp, #8]
 800f79e:	459b      	cmp	fp, r3
 800f7a0:	dd13      	ble.n	800f7ca <__hexnan+0x7a>
 800f7a2:	454c      	cmp	r4, r9
 800f7a4:	d206      	bcs.n	800f7b4 <__hexnan+0x64>
 800f7a6:	2d07      	cmp	r5, #7
 800f7a8:	dc04      	bgt.n	800f7b4 <__hexnan+0x64>
 800f7aa:	462a      	mov	r2, r5
 800f7ac:	4649      	mov	r1, r9
 800f7ae:	4620      	mov	r0, r4
 800f7b0:	f7ff ffa8 	bl	800f704 <L_shift>
 800f7b4:	4544      	cmp	r4, r8
 800f7b6:	d952      	bls.n	800f85e <__hexnan+0x10e>
 800f7b8:	2300      	movs	r3, #0
 800f7ba:	f1a4 0904 	sub.w	r9, r4, #4
 800f7be:	f844 3c04 	str.w	r3, [r4, #-4]
 800f7c2:	f8cd b008 	str.w	fp, [sp, #8]
 800f7c6:	464c      	mov	r4, r9
 800f7c8:	461d      	mov	r5, r3
 800f7ca:	9903      	ldr	r1, [sp, #12]
 800f7cc:	e7d7      	b.n	800f77e <__hexnan+0x2e>
 800f7ce:	2a29      	cmp	r2, #41	@ 0x29
 800f7d0:	d157      	bne.n	800f882 <__hexnan+0x132>
 800f7d2:	3102      	adds	r1, #2
 800f7d4:	f8ca 1000 	str.w	r1, [sl]
 800f7d8:	f1bb 0f00 	cmp.w	fp, #0
 800f7dc:	d051      	beq.n	800f882 <__hexnan+0x132>
 800f7de:	454c      	cmp	r4, r9
 800f7e0:	d206      	bcs.n	800f7f0 <__hexnan+0xa0>
 800f7e2:	2d07      	cmp	r5, #7
 800f7e4:	dc04      	bgt.n	800f7f0 <__hexnan+0xa0>
 800f7e6:	462a      	mov	r2, r5
 800f7e8:	4649      	mov	r1, r9
 800f7ea:	4620      	mov	r0, r4
 800f7ec:	f7ff ff8a 	bl	800f704 <L_shift>
 800f7f0:	4544      	cmp	r4, r8
 800f7f2:	d936      	bls.n	800f862 <__hexnan+0x112>
 800f7f4:	f1a8 0204 	sub.w	r2, r8, #4
 800f7f8:	4623      	mov	r3, r4
 800f7fa:	f853 1b04 	ldr.w	r1, [r3], #4
 800f7fe:	f842 1f04 	str.w	r1, [r2, #4]!
 800f802:	429f      	cmp	r7, r3
 800f804:	d2f9      	bcs.n	800f7fa <__hexnan+0xaa>
 800f806:	1b3b      	subs	r3, r7, r4
 800f808:	f023 0303 	bic.w	r3, r3, #3
 800f80c:	3304      	adds	r3, #4
 800f80e:	3401      	adds	r4, #1
 800f810:	3e03      	subs	r6, #3
 800f812:	42b4      	cmp	r4, r6
 800f814:	bf88      	it	hi
 800f816:	2304      	movhi	r3, #4
 800f818:	4443      	add	r3, r8
 800f81a:	2200      	movs	r2, #0
 800f81c:	f843 2b04 	str.w	r2, [r3], #4
 800f820:	429f      	cmp	r7, r3
 800f822:	d2fb      	bcs.n	800f81c <__hexnan+0xcc>
 800f824:	683b      	ldr	r3, [r7, #0]
 800f826:	b91b      	cbnz	r3, 800f830 <__hexnan+0xe0>
 800f828:	4547      	cmp	r7, r8
 800f82a:	d128      	bne.n	800f87e <__hexnan+0x12e>
 800f82c:	2301      	movs	r3, #1
 800f82e:	603b      	str	r3, [r7, #0]
 800f830:	2005      	movs	r0, #5
 800f832:	b007      	add	sp, #28
 800f834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f838:	3501      	adds	r5, #1
 800f83a:	2d08      	cmp	r5, #8
 800f83c:	f10b 0b01 	add.w	fp, fp, #1
 800f840:	dd06      	ble.n	800f850 <__hexnan+0x100>
 800f842:	4544      	cmp	r4, r8
 800f844:	d9c1      	bls.n	800f7ca <__hexnan+0x7a>
 800f846:	2300      	movs	r3, #0
 800f848:	f844 3c04 	str.w	r3, [r4, #-4]
 800f84c:	2501      	movs	r5, #1
 800f84e:	3c04      	subs	r4, #4
 800f850:	6822      	ldr	r2, [r4, #0]
 800f852:	f000 000f 	and.w	r0, r0, #15
 800f856:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f85a:	6020      	str	r0, [r4, #0]
 800f85c:	e7b5      	b.n	800f7ca <__hexnan+0x7a>
 800f85e:	2508      	movs	r5, #8
 800f860:	e7b3      	b.n	800f7ca <__hexnan+0x7a>
 800f862:	9b01      	ldr	r3, [sp, #4]
 800f864:	2b00      	cmp	r3, #0
 800f866:	d0dd      	beq.n	800f824 <__hexnan+0xd4>
 800f868:	f1c3 0320 	rsb	r3, r3, #32
 800f86c:	f04f 32ff 	mov.w	r2, #4294967295
 800f870:	40da      	lsrs	r2, r3
 800f872:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f876:	4013      	ands	r3, r2
 800f878:	f846 3c04 	str.w	r3, [r6, #-4]
 800f87c:	e7d2      	b.n	800f824 <__hexnan+0xd4>
 800f87e:	3f04      	subs	r7, #4
 800f880:	e7d0      	b.n	800f824 <__hexnan+0xd4>
 800f882:	2004      	movs	r0, #4
 800f884:	e7d5      	b.n	800f832 <__hexnan+0xe2>

0800f886 <__ascii_mbtowc>:
 800f886:	b082      	sub	sp, #8
 800f888:	b901      	cbnz	r1, 800f88c <__ascii_mbtowc+0x6>
 800f88a:	a901      	add	r1, sp, #4
 800f88c:	b142      	cbz	r2, 800f8a0 <__ascii_mbtowc+0x1a>
 800f88e:	b14b      	cbz	r3, 800f8a4 <__ascii_mbtowc+0x1e>
 800f890:	7813      	ldrb	r3, [r2, #0]
 800f892:	600b      	str	r3, [r1, #0]
 800f894:	7812      	ldrb	r2, [r2, #0]
 800f896:	1e10      	subs	r0, r2, #0
 800f898:	bf18      	it	ne
 800f89a:	2001      	movne	r0, #1
 800f89c:	b002      	add	sp, #8
 800f89e:	4770      	bx	lr
 800f8a0:	4610      	mov	r0, r2
 800f8a2:	e7fb      	b.n	800f89c <__ascii_mbtowc+0x16>
 800f8a4:	f06f 0001 	mvn.w	r0, #1
 800f8a8:	e7f8      	b.n	800f89c <__ascii_mbtowc+0x16>

0800f8aa <_realloc_r>:
 800f8aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8ae:	4607      	mov	r7, r0
 800f8b0:	4614      	mov	r4, r2
 800f8b2:	460d      	mov	r5, r1
 800f8b4:	b921      	cbnz	r1, 800f8c0 <_realloc_r+0x16>
 800f8b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f8ba:	4611      	mov	r1, r2
 800f8bc:	f7fd be68 	b.w	800d590 <_malloc_r>
 800f8c0:	b92a      	cbnz	r2, 800f8ce <_realloc_r+0x24>
 800f8c2:	f7fd fdf1 	bl	800d4a8 <_free_r>
 800f8c6:	4625      	mov	r5, r4
 800f8c8:	4628      	mov	r0, r5
 800f8ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f8ce:	f000 f840 	bl	800f952 <_malloc_usable_size_r>
 800f8d2:	4284      	cmp	r4, r0
 800f8d4:	4606      	mov	r6, r0
 800f8d6:	d802      	bhi.n	800f8de <_realloc_r+0x34>
 800f8d8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f8dc:	d8f4      	bhi.n	800f8c8 <_realloc_r+0x1e>
 800f8de:	4621      	mov	r1, r4
 800f8e0:	4638      	mov	r0, r7
 800f8e2:	f7fd fe55 	bl	800d590 <_malloc_r>
 800f8e6:	4680      	mov	r8, r0
 800f8e8:	b908      	cbnz	r0, 800f8ee <_realloc_r+0x44>
 800f8ea:	4645      	mov	r5, r8
 800f8ec:	e7ec      	b.n	800f8c8 <_realloc_r+0x1e>
 800f8ee:	42b4      	cmp	r4, r6
 800f8f0:	4622      	mov	r2, r4
 800f8f2:	4629      	mov	r1, r5
 800f8f4:	bf28      	it	cs
 800f8f6:	4632      	movcs	r2, r6
 800f8f8:	f7ff fc44 	bl	800f184 <memcpy>
 800f8fc:	4629      	mov	r1, r5
 800f8fe:	4638      	mov	r0, r7
 800f900:	f7fd fdd2 	bl	800d4a8 <_free_r>
 800f904:	e7f1      	b.n	800f8ea <_realloc_r+0x40>

0800f906 <__ascii_wctomb>:
 800f906:	4603      	mov	r3, r0
 800f908:	4608      	mov	r0, r1
 800f90a:	b141      	cbz	r1, 800f91e <__ascii_wctomb+0x18>
 800f90c:	2aff      	cmp	r2, #255	@ 0xff
 800f90e:	d904      	bls.n	800f91a <__ascii_wctomb+0x14>
 800f910:	228a      	movs	r2, #138	@ 0x8a
 800f912:	601a      	str	r2, [r3, #0]
 800f914:	f04f 30ff 	mov.w	r0, #4294967295
 800f918:	4770      	bx	lr
 800f91a:	700a      	strb	r2, [r1, #0]
 800f91c:	2001      	movs	r0, #1
 800f91e:	4770      	bx	lr

0800f920 <fiprintf>:
 800f920:	b40e      	push	{r1, r2, r3}
 800f922:	b503      	push	{r0, r1, lr}
 800f924:	4601      	mov	r1, r0
 800f926:	ab03      	add	r3, sp, #12
 800f928:	4805      	ldr	r0, [pc, #20]	@ (800f940 <fiprintf+0x20>)
 800f92a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f92e:	6800      	ldr	r0, [r0, #0]
 800f930:	9301      	str	r3, [sp, #4]
 800f932:	f000 f83f 	bl	800f9b4 <_vfiprintf_r>
 800f936:	b002      	add	sp, #8
 800f938:	f85d eb04 	ldr.w	lr, [sp], #4
 800f93c:	b003      	add	sp, #12
 800f93e:	4770      	bx	lr
 800f940:	20000180 	.word	0x20000180

0800f944 <abort>:
 800f944:	b508      	push	{r3, lr}
 800f946:	2006      	movs	r0, #6
 800f948:	f000 fa08 	bl	800fd5c <raise>
 800f94c:	2001      	movs	r0, #1
 800f94e:	f7f2 f905 	bl	8001b5c <_exit>

0800f952 <_malloc_usable_size_r>:
 800f952:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f956:	1f18      	subs	r0, r3, #4
 800f958:	2b00      	cmp	r3, #0
 800f95a:	bfbc      	itt	lt
 800f95c:	580b      	ldrlt	r3, [r1, r0]
 800f95e:	18c0      	addlt	r0, r0, r3
 800f960:	4770      	bx	lr

0800f962 <__sfputc_r>:
 800f962:	6893      	ldr	r3, [r2, #8]
 800f964:	3b01      	subs	r3, #1
 800f966:	2b00      	cmp	r3, #0
 800f968:	b410      	push	{r4}
 800f96a:	6093      	str	r3, [r2, #8]
 800f96c:	da08      	bge.n	800f980 <__sfputc_r+0x1e>
 800f96e:	6994      	ldr	r4, [r2, #24]
 800f970:	42a3      	cmp	r3, r4
 800f972:	db01      	blt.n	800f978 <__sfputc_r+0x16>
 800f974:	290a      	cmp	r1, #10
 800f976:	d103      	bne.n	800f980 <__sfputc_r+0x1e>
 800f978:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f97c:	f000 b932 	b.w	800fbe4 <__swbuf_r>
 800f980:	6813      	ldr	r3, [r2, #0]
 800f982:	1c58      	adds	r0, r3, #1
 800f984:	6010      	str	r0, [r2, #0]
 800f986:	7019      	strb	r1, [r3, #0]
 800f988:	4608      	mov	r0, r1
 800f98a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f98e:	4770      	bx	lr

0800f990 <__sfputs_r>:
 800f990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f992:	4606      	mov	r6, r0
 800f994:	460f      	mov	r7, r1
 800f996:	4614      	mov	r4, r2
 800f998:	18d5      	adds	r5, r2, r3
 800f99a:	42ac      	cmp	r4, r5
 800f99c:	d101      	bne.n	800f9a2 <__sfputs_r+0x12>
 800f99e:	2000      	movs	r0, #0
 800f9a0:	e007      	b.n	800f9b2 <__sfputs_r+0x22>
 800f9a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f9a6:	463a      	mov	r2, r7
 800f9a8:	4630      	mov	r0, r6
 800f9aa:	f7ff ffda 	bl	800f962 <__sfputc_r>
 800f9ae:	1c43      	adds	r3, r0, #1
 800f9b0:	d1f3      	bne.n	800f99a <__sfputs_r+0xa>
 800f9b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f9b4 <_vfiprintf_r>:
 800f9b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9b8:	460d      	mov	r5, r1
 800f9ba:	b09d      	sub	sp, #116	@ 0x74
 800f9bc:	4614      	mov	r4, r2
 800f9be:	4698      	mov	r8, r3
 800f9c0:	4606      	mov	r6, r0
 800f9c2:	b118      	cbz	r0, 800f9cc <_vfiprintf_r+0x18>
 800f9c4:	6a03      	ldr	r3, [r0, #32]
 800f9c6:	b90b      	cbnz	r3, 800f9cc <_vfiprintf_r+0x18>
 800f9c8:	f7fc fdf2 	bl	800c5b0 <__sinit>
 800f9cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f9ce:	07d9      	lsls	r1, r3, #31
 800f9d0:	d405      	bmi.n	800f9de <_vfiprintf_r+0x2a>
 800f9d2:	89ab      	ldrh	r3, [r5, #12]
 800f9d4:	059a      	lsls	r2, r3, #22
 800f9d6:	d402      	bmi.n	800f9de <_vfiprintf_r+0x2a>
 800f9d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f9da:	f7fc ff02 	bl	800c7e2 <__retarget_lock_acquire_recursive>
 800f9de:	89ab      	ldrh	r3, [r5, #12]
 800f9e0:	071b      	lsls	r3, r3, #28
 800f9e2:	d501      	bpl.n	800f9e8 <_vfiprintf_r+0x34>
 800f9e4:	692b      	ldr	r3, [r5, #16]
 800f9e6:	b99b      	cbnz	r3, 800fa10 <_vfiprintf_r+0x5c>
 800f9e8:	4629      	mov	r1, r5
 800f9ea:	4630      	mov	r0, r6
 800f9ec:	f000 f938 	bl	800fc60 <__swsetup_r>
 800f9f0:	b170      	cbz	r0, 800fa10 <_vfiprintf_r+0x5c>
 800f9f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f9f4:	07dc      	lsls	r4, r3, #31
 800f9f6:	d504      	bpl.n	800fa02 <_vfiprintf_r+0x4e>
 800f9f8:	f04f 30ff 	mov.w	r0, #4294967295
 800f9fc:	b01d      	add	sp, #116	@ 0x74
 800f9fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa02:	89ab      	ldrh	r3, [r5, #12]
 800fa04:	0598      	lsls	r0, r3, #22
 800fa06:	d4f7      	bmi.n	800f9f8 <_vfiprintf_r+0x44>
 800fa08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fa0a:	f7fc feeb 	bl	800c7e4 <__retarget_lock_release_recursive>
 800fa0e:	e7f3      	b.n	800f9f8 <_vfiprintf_r+0x44>
 800fa10:	2300      	movs	r3, #0
 800fa12:	9309      	str	r3, [sp, #36]	@ 0x24
 800fa14:	2320      	movs	r3, #32
 800fa16:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fa1a:	f8cd 800c 	str.w	r8, [sp, #12]
 800fa1e:	2330      	movs	r3, #48	@ 0x30
 800fa20:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800fbd0 <_vfiprintf_r+0x21c>
 800fa24:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fa28:	f04f 0901 	mov.w	r9, #1
 800fa2c:	4623      	mov	r3, r4
 800fa2e:	469a      	mov	sl, r3
 800fa30:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fa34:	b10a      	cbz	r2, 800fa3a <_vfiprintf_r+0x86>
 800fa36:	2a25      	cmp	r2, #37	@ 0x25
 800fa38:	d1f9      	bne.n	800fa2e <_vfiprintf_r+0x7a>
 800fa3a:	ebba 0b04 	subs.w	fp, sl, r4
 800fa3e:	d00b      	beq.n	800fa58 <_vfiprintf_r+0xa4>
 800fa40:	465b      	mov	r3, fp
 800fa42:	4622      	mov	r2, r4
 800fa44:	4629      	mov	r1, r5
 800fa46:	4630      	mov	r0, r6
 800fa48:	f7ff ffa2 	bl	800f990 <__sfputs_r>
 800fa4c:	3001      	adds	r0, #1
 800fa4e:	f000 80a7 	beq.w	800fba0 <_vfiprintf_r+0x1ec>
 800fa52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fa54:	445a      	add	r2, fp
 800fa56:	9209      	str	r2, [sp, #36]	@ 0x24
 800fa58:	f89a 3000 	ldrb.w	r3, [sl]
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	f000 809f 	beq.w	800fba0 <_vfiprintf_r+0x1ec>
 800fa62:	2300      	movs	r3, #0
 800fa64:	f04f 32ff 	mov.w	r2, #4294967295
 800fa68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fa6c:	f10a 0a01 	add.w	sl, sl, #1
 800fa70:	9304      	str	r3, [sp, #16]
 800fa72:	9307      	str	r3, [sp, #28]
 800fa74:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fa78:	931a      	str	r3, [sp, #104]	@ 0x68
 800fa7a:	4654      	mov	r4, sl
 800fa7c:	2205      	movs	r2, #5
 800fa7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa82:	4853      	ldr	r0, [pc, #332]	@ (800fbd0 <_vfiprintf_r+0x21c>)
 800fa84:	f7f0 fbac 	bl	80001e0 <memchr>
 800fa88:	9a04      	ldr	r2, [sp, #16]
 800fa8a:	b9d8      	cbnz	r0, 800fac4 <_vfiprintf_r+0x110>
 800fa8c:	06d1      	lsls	r1, r2, #27
 800fa8e:	bf44      	itt	mi
 800fa90:	2320      	movmi	r3, #32
 800fa92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fa96:	0713      	lsls	r3, r2, #28
 800fa98:	bf44      	itt	mi
 800fa9a:	232b      	movmi	r3, #43	@ 0x2b
 800fa9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800faa0:	f89a 3000 	ldrb.w	r3, [sl]
 800faa4:	2b2a      	cmp	r3, #42	@ 0x2a
 800faa6:	d015      	beq.n	800fad4 <_vfiprintf_r+0x120>
 800faa8:	9a07      	ldr	r2, [sp, #28]
 800faaa:	4654      	mov	r4, sl
 800faac:	2000      	movs	r0, #0
 800faae:	f04f 0c0a 	mov.w	ip, #10
 800fab2:	4621      	mov	r1, r4
 800fab4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fab8:	3b30      	subs	r3, #48	@ 0x30
 800faba:	2b09      	cmp	r3, #9
 800fabc:	d94b      	bls.n	800fb56 <_vfiprintf_r+0x1a2>
 800fabe:	b1b0      	cbz	r0, 800faee <_vfiprintf_r+0x13a>
 800fac0:	9207      	str	r2, [sp, #28]
 800fac2:	e014      	b.n	800faee <_vfiprintf_r+0x13a>
 800fac4:	eba0 0308 	sub.w	r3, r0, r8
 800fac8:	fa09 f303 	lsl.w	r3, r9, r3
 800facc:	4313      	orrs	r3, r2
 800face:	9304      	str	r3, [sp, #16]
 800fad0:	46a2      	mov	sl, r4
 800fad2:	e7d2      	b.n	800fa7a <_vfiprintf_r+0xc6>
 800fad4:	9b03      	ldr	r3, [sp, #12]
 800fad6:	1d19      	adds	r1, r3, #4
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	9103      	str	r1, [sp, #12]
 800fadc:	2b00      	cmp	r3, #0
 800fade:	bfbb      	ittet	lt
 800fae0:	425b      	neglt	r3, r3
 800fae2:	f042 0202 	orrlt.w	r2, r2, #2
 800fae6:	9307      	strge	r3, [sp, #28]
 800fae8:	9307      	strlt	r3, [sp, #28]
 800faea:	bfb8      	it	lt
 800faec:	9204      	strlt	r2, [sp, #16]
 800faee:	7823      	ldrb	r3, [r4, #0]
 800faf0:	2b2e      	cmp	r3, #46	@ 0x2e
 800faf2:	d10a      	bne.n	800fb0a <_vfiprintf_r+0x156>
 800faf4:	7863      	ldrb	r3, [r4, #1]
 800faf6:	2b2a      	cmp	r3, #42	@ 0x2a
 800faf8:	d132      	bne.n	800fb60 <_vfiprintf_r+0x1ac>
 800fafa:	9b03      	ldr	r3, [sp, #12]
 800fafc:	1d1a      	adds	r2, r3, #4
 800fafe:	681b      	ldr	r3, [r3, #0]
 800fb00:	9203      	str	r2, [sp, #12]
 800fb02:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fb06:	3402      	adds	r4, #2
 800fb08:	9305      	str	r3, [sp, #20]
 800fb0a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800fbe0 <_vfiprintf_r+0x22c>
 800fb0e:	7821      	ldrb	r1, [r4, #0]
 800fb10:	2203      	movs	r2, #3
 800fb12:	4650      	mov	r0, sl
 800fb14:	f7f0 fb64 	bl	80001e0 <memchr>
 800fb18:	b138      	cbz	r0, 800fb2a <_vfiprintf_r+0x176>
 800fb1a:	9b04      	ldr	r3, [sp, #16]
 800fb1c:	eba0 000a 	sub.w	r0, r0, sl
 800fb20:	2240      	movs	r2, #64	@ 0x40
 800fb22:	4082      	lsls	r2, r0
 800fb24:	4313      	orrs	r3, r2
 800fb26:	3401      	adds	r4, #1
 800fb28:	9304      	str	r3, [sp, #16]
 800fb2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb2e:	4829      	ldr	r0, [pc, #164]	@ (800fbd4 <_vfiprintf_r+0x220>)
 800fb30:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fb34:	2206      	movs	r2, #6
 800fb36:	f7f0 fb53 	bl	80001e0 <memchr>
 800fb3a:	2800      	cmp	r0, #0
 800fb3c:	d03f      	beq.n	800fbbe <_vfiprintf_r+0x20a>
 800fb3e:	4b26      	ldr	r3, [pc, #152]	@ (800fbd8 <_vfiprintf_r+0x224>)
 800fb40:	bb1b      	cbnz	r3, 800fb8a <_vfiprintf_r+0x1d6>
 800fb42:	9b03      	ldr	r3, [sp, #12]
 800fb44:	3307      	adds	r3, #7
 800fb46:	f023 0307 	bic.w	r3, r3, #7
 800fb4a:	3308      	adds	r3, #8
 800fb4c:	9303      	str	r3, [sp, #12]
 800fb4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb50:	443b      	add	r3, r7
 800fb52:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb54:	e76a      	b.n	800fa2c <_vfiprintf_r+0x78>
 800fb56:	fb0c 3202 	mla	r2, ip, r2, r3
 800fb5a:	460c      	mov	r4, r1
 800fb5c:	2001      	movs	r0, #1
 800fb5e:	e7a8      	b.n	800fab2 <_vfiprintf_r+0xfe>
 800fb60:	2300      	movs	r3, #0
 800fb62:	3401      	adds	r4, #1
 800fb64:	9305      	str	r3, [sp, #20]
 800fb66:	4619      	mov	r1, r3
 800fb68:	f04f 0c0a 	mov.w	ip, #10
 800fb6c:	4620      	mov	r0, r4
 800fb6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fb72:	3a30      	subs	r2, #48	@ 0x30
 800fb74:	2a09      	cmp	r2, #9
 800fb76:	d903      	bls.n	800fb80 <_vfiprintf_r+0x1cc>
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d0c6      	beq.n	800fb0a <_vfiprintf_r+0x156>
 800fb7c:	9105      	str	r1, [sp, #20]
 800fb7e:	e7c4      	b.n	800fb0a <_vfiprintf_r+0x156>
 800fb80:	fb0c 2101 	mla	r1, ip, r1, r2
 800fb84:	4604      	mov	r4, r0
 800fb86:	2301      	movs	r3, #1
 800fb88:	e7f0      	b.n	800fb6c <_vfiprintf_r+0x1b8>
 800fb8a:	ab03      	add	r3, sp, #12
 800fb8c:	9300      	str	r3, [sp, #0]
 800fb8e:	462a      	mov	r2, r5
 800fb90:	4b12      	ldr	r3, [pc, #72]	@ (800fbdc <_vfiprintf_r+0x228>)
 800fb92:	a904      	add	r1, sp, #16
 800fb94:	4630      	mov	r0, r6
 800fb96:	f7fb febb 	bl	800b910 <_printf_float>
 800fb9a:	4607      	mov	r7, r0
 800fb9c:	1c78      	adds	r0, r7, #1
 800fb9e:	d1d6      	bne.n	800fb4e <_vfiprintf_r+0x19a>
 800fba0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fba2:	07d9      	lsls	r1, r3, #31
 800fba4:	d405      	bmi.n	800fbb2 <_vfiprintf_r+0x1fe>
 800fba6:	89ab      	ldrh	r3, [r5, #12]
 800fba8:	059a      	lsls	r2, r3, #22
 800fbaa:	d402      	bmi.n	800fbb2 <_vfiprintf_r+0x1fe>
 800fbac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fbae:	f7fc fe19 	bl	800c7e4 <__retarget_lock_release_recursive>
 800fbb2:	89ab      	ldrh	r3, [r5, #12]
 800fbb4:	065b      	lsls	r3, r3, #25
 800fbb6:	f53f af1f 	bmi.w	800f9f8 <_vfiprintf_r+0x44>
 800fbba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fbbc:	e71e      	b.n	800f9fc <_vfiprintf_r+0x48>
 800fbbe:	ab03      	add	r3, sp, #12
 800fbc0:	9300      	str	r3, [sp, #0]
 800fbc2:	462a      	mov	r2, r5
 800fbc4:	4b05      	ldr	r3, [pc, #20]	@ (800fbdc <_vfiprintf_r+0x228>)
 800fbc6:	a904      	add	r1, sp, #16
 800fbc8:	4630      	mov	r0, r6
 800fbca:	f7fc f939 	bl	800be40 <_printf_i>
 800fbce:	e7e4      	b.n	800fb9a <_vfiprintf_r+0x1e6>
 800fbd0:	08010041 	.word	0x08010041
 800fbd4:	0801004b 	.word	0x0801004b
 800fbd8:	0800b911 	.word	0x0800b911
 800fbdc:	0800f991 	.word	0x0800f991
 800fbe0:	08010047 	.word	0x08010047

0800fbe4 <__swbuf_r>:
 800fbe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbe6:	460e      	mov	r6, r1
 800fbe8:	4614      	mov	r4, r2
 800fbea:	4605      	mov	r5, r0
 800fbec:	b118      	cbz	r0, 800fbf6 <__swbuf_r+0x12>
 800fbee:	6a03      	ldr	r3, [r0, #32]
 800fbf0:	b90b      	cbnz	r3, 800fbf6 <__swbuf_r+0x12>
 800fbf2:	f7fc fcdd 	bl	800c5b0 <__sinit>
 800fbf6:	69a3      	ldr	r3, [r4, #24]
 800fbf8:	60a3      	str	r3, [r4, #8]
 800fbfa:	89a3      	ldrh	r3, [r4, #12]
 800fbfc:	071a      	lsls	r2, r3, #28
 800fbfe:	d501      	bpl.n	800fc04 <__swbuf_r+0x20>
 800fc00:	6923      	ldr	r3, [r4, #16]
 800fc02:	b943      	cbnz	r3, 800fc16 <__swbuf_r+0x32>
 800fc04:	4621      	mov	r1, r4
 800fc06:	4628      	mov	r0, r5
 800fc08:	f000 f82a 	bl	800fc60 <__swsetup_r>
 800fc0c:	b118      	cbz	r0, 800fc16 <__swbuf_r+0x32>
 800fc0e:	f04f 37ff 	mov.w	r7, #4294967295
 800fc12:	4638      	mov	r0, r7
 800fc14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc16:	6823      	ldr	r3, [r4, #0]
 800fc18:	6922      	ldr	r2, [r4, #16]
 800fc1a:	1a98      	subs	r0, r3, r2
 800fc1c:	6963      	ldr	r3, [r4, #20]
 800fc1e:	b2f6      	uxtb	r6, r6
 800fc20:	4283      	cmp	r3, r0
 800fc22:	4637      	mov	r7, r6
 800fc24:	dc05      	bgt.n	800fc32 <__swbuf_r+0x4e>
 800fc26:	4621      	mov	r1, r4
 800fc28:	4628      	mov	r0, r5
 800fc2a:	f7ff fa47 	bl	800f0bc <_fflush_r>
 800fc2e:	2800      	cmp	r0, #0
 800fc30:	d1ed      	bne.n	800fc0e <__swbuf_r+0x2a>
 800fc32:	68a3      	ldr	r3, [r4, #8]
 800fc34:	3b01      	subs	r3, #1
 800fc36:	60a3      	str	r3, [r4, #8]
 800fc38:	6823      	ldr	r3, [r4, #0]
 800fc3a:	1c5a      	adds	r2, r3, #1
 800fc3c:	6022      	str	r2, [r4, #0]
 800fc3e:	701e      	strb	r6, [r3, #0]
 800fc40:	6962      	ldr	r2, [r4, #20]
 800fc42:	1c43      	adds	r3, r0, #1
 800fc44:	429a      	cmp	r2, r3
 800fc46:	d004      	beq.n	800fc52 <__swbuf_r+0x6e>
 800fc48:	89a3      	ldrh	r3, [r4, #12]
 800fc4a:	07db      	lsls	r3, r3, #31
 800fc4c:	d5e1      	bpl.n	800fc12 <__swbuf_r+0x2e>
 800fc4e:	2e0a      	cmp	r6, #10
 800fc50:	d1df      	bne.n	800fc12 <__swbuf_r+0x2e>
 800fc52:	4621      	mov	r1, r4
 800fc54:	4628      	mov	r0, r5
 800fc56:	f7ff fa31 	bl	800f0bc <_fflush_r>
 800fc5a:	2800      	cmp	r0, #0
 800fc5c:	d0d9      	beq.n	800fc12 <__swbuf_r+0x2e>
 800fc5e:	e7d6      	b.n	800fc0e <__swbuf_r+0x2a>

0800fc60 <__swsetup_r>:
 800fc60:	b538      	push	{r3, r4, r5, lr}
 800fc62:	4b29      	ldr	r3, [pc, #164]	@ (800fd08 <__swsetup_r+0xa8>)
 800fc64:	4605      	mov	r5, r0
 800fc66:	6818      	ldr	r0, [r3, #0]
 800fc68:	460c      	mov	r4, r1
 800fc6a:	b118      	cbz	r0, 800fc74 <__swsetup_r+0x14>
 800fc6c:	6a03      	ldr	r3, [r0, #32]
 800fc6e:	b90b      	cbnz	r3, 800fc74 <__swsetup_r+0x14>
 800fc70:	f7fc fc9e 	bl	800c5b0 <__sinit>
 800fc74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc78:	0719      	lsls	r1, r3, #28
 800fc7a:	d422      	bmi.n	800fcc2 <__swsetup_r+0x62>
 800fc7c:	06da      	lsls	r2, r3, #27
 800fc7e:	d407      	bmi.n	800fc90 <__swsetup_r+0x30>
 800fc80:	2209      	movs	r2, #9
 800fc82:	602a      	str	r2, [r5, #0]
 800fc84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fc88:	81a3      	strh	r3, [r4, #12]
 800fc8a:	f04f 30ff 	mov.w	r0, #4294967295
 800fc8e:	e033      	b.n	800fcf8 <__swsetup_r+0x98>
 800fc90:	0758      	lsls	r0, r3, #29
 800fc92:	d512      	bpl.n	800fcba <__swsetup_r+0x5a>
 800fc94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fc96:	b141      	cbz	r1, 800fcaa <__swsetup_r+0x4a>
 800fc98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fc9c:	4299      	cmp	r1, r3
 800fc9e:	d002      	beq.n	800fca6 <__swsetup_r+0x46>
 800fca0:	4628      	mov	r0, r5
 800fca2:	f7fd fc01 	bl	800d4a8 <_free_r>
 800fca6:	2300      	movs	r3, #0
 800fca8:	6363      	str	r3, [r4, #52]	@ 0x34
 800fcaa:	89a3      	ldrh	r3, [r4, #12]
 800fcac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fcb0:	81a3      	strh	r3, [r4, #12]
 800fcb2:	2300      	movs	r3, #0
 800fcb4:	6063      	str	r3, [r4, #4]
 800fcb6:	6923      	ldr	r3, [r4, #16]
 800fcb8:	6023      	str	r3, [r4, #0]
 800fcba:	89a3      	ldrh	r3, [r4, #12]
 800fcbc:	f043 0308 	orr.w	r3, r3, #8
 800fcc0:	81a3      	strh	r3, [r4, #12]
 800fcc2:	6923      	ldr	r3, [r4, #16]
 800fcc4:	b94b      	cbnz	r3, 800fcda <__swsetup_r+0x7a>
 800fcc6:	89a3      	ldrh	r3, [r4, #12]
 800fcc8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fccc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fcd0:	d003      	beq.n	800fcda <__swsetup_r+0x7a>
 800fcd2:	4621      	mov	r1, r4
 800fcd4:	4628      	mov	r0, r5
 800fcd6:	f000 f883 	bl	800fde0 <__smakebuf_r>
 800fcda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fcde:	f013 0201 	ands.w	r2, r3, #1
 800fce2:	d00a      	beq.n	800fcfa <__swsetup_r+0x9a>
 800fce4:	2200      	movs	r2, #0
 800fce6:	60a2      	str	r2, [r4, #8]
 800fce8:	6962      	ldr	r2, [r4, #20]
 800fcea:	4252      	negs	r2, r2
 800fcec:	61a2      	str	r2, [r4, #24]
 800fcee:	6922      	ldr	r2, [r4, #16]
 800fcf0:	b942      	cbnz	r2, 800fd04 <__swsetup_r+0xa4>
 800fcf2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fcf6:	d1c5      	bne.n	800fc84 <__swsetup_r+0x24>
 800fcf8:	bd38      	pop	{r3, r4, r5, pc}
 800fcfa:	0799      	lsls	r1, r3, #30
 800fcfc:	bf58      	it	pl
 800fcfe:	6962      	ldrpl	r2, [r4, #20]
 800fd00:	60a2      	str	r2, [r4, #8]
 800fd02:	e7f4      	b.n	800fcee <__swsetup_r+0x8e>
 800fd04:	2000      	movs	r0, #0
 800fd06:	e7f7      	b.n	800fcf8 <__swsetup_r+0x98>
 800fd08:	20000180 	.word	0x20000180

0800fd0c <_raise_r>:
 800fd0c:	291f      	cmp	r1, #31
 800fd0e:	b538      	push	{r3, r4, r5, lr}
 800fd10:	4605      	mov	r5, r0
 800fd12:	460c      	mov	r4, r1
 800fd14:	d904      	bls.n	800fd20 <_raise_r+0x14>
 800fd16:	2316      	movs	r3, #22
 800fd18:	6003      	str	r3, [r0, #0]
 800fd1a:	f04f 30ff 	mov.w	r0, #4294967295
 800fd1e:	bd38      	pop	{r3, r4, r5, pc}
 800fd20:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fd22:	b112      	cbz	r2, 800fd2a <_raise_r+0x1e>
 800fd24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fd28:	b94b      	cbnz	r3, 800fd3e <_raise_r+0x32>
 800fd2a:	4628      	mov	r0, r5
 800fd2c:	f000 f830 	bl	800fd90 <_getpid_r>
 800fd30:	4622      	mov	r2, r4
 800fd32:	4601      	mov	r1, r0
 800fd34:	4628      	mov	r0, r5
 800fd36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fd3a:	f000 b817 	b.w	800fd6c <_kill_r>
 800fd3e:	2b01      	cmp	r3, #1
 800fd40:	d00a      	beq.n	800fd58 <_raise_r+0x4c>
 800fd42:	1c59      	adds	r1, r3, #1
 800fd44:	d103      	bne.n	800fd4e <_raise_r+0x42>
 800fd46:	2316      	movs	r3, #22
 800fd48:	6003      	str	r3, [r0, #0]
 800fd4a:	2001      	movs	r0, #1
 800fd4c:	e7e7      	b.n	800fd1e <_raise_r+0x12>
 800fd4e:	2100      	movs	r1, #0
 800fd50:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fd54:	4620      	mov	r0, r4
 800fd56:	4798      	blx	r3
 800fd58:	2000      	movs	r0, #0
 800fd5a:	e7e0      	b.n	800fd1e <_raise_r+0x12>

0800fd5c <raise>:
 800fd5c:	4b02      	ldr	r3, [pc, #8]	@ (800fd68 <raise+0xc>)
 800fd5e:	4601      	mov	r1, r0
 800fd60:	6818      	ldr	r0, [r3, #0]
 800fd62:	f7ff bfd3 	b.w	800fd0c <_raise_r>
 800fd66:	bf00      	nop
 800fd68:	20000180 	.word	0x20000180

0800fd6c <_kill_r>:
 800fd6c:	b538      	push	{r3, r4, r5, lr}
 800fd6e:	4d07      	ldr	r5, [pc, #28]	@ (800fd8c <_kill_r+0x20>)
 800fd70:	2300      	movs	r3, #0
 800fd72:	4604      	mov	r4, r0
 800fd74:	4608      	mov	r0, r1
 800fd76:	4611      	mov	r1, r2
 800fd78:	602b      	str	r3, [r5, #0]
 800fd7a:	f7f1 fedf 	bl	8001b3c <_kill>
 800fd7e:	1c43      	adds	r3, r0, #1
 800fd80:	d102      	bne.n	800fd88 <_kill_r+0x1c>
 800fd82:	682b      	ldr	r3, [r5, #0]
 800fd84:	b103      	cbz	r3, 800fd88 <_kill_r+0x1c>
 800fd86:	6023      	str	r3, [r4, #0]
 800fd88:	bd38      	pop	{r3, r4, r5, pc}
 800fd8a:	bf00      	nop
 800fd8c:	20000fa4 	.word	0x20000fa4

0800fd90 <_getpid_r>:
 800fd90:	f7f1 becc 	b.w	8001b2c <_getpid>

0800fd94 <__swhatbuf_r>:
 800fd94:	b570      	push	{r4, r5, r6, lr}
 800fd96:	460c      	mov	r4, r1
 800fd98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd9c:	2900      	cmp	r1, #0
 800fd9e:	b096      	sub	sp, #88	@ 0x58
 800fda0:	4615      	mov	r5, r2
 800fda2:	461e      	mov	r6, r3
 800fda4:	da0d      	bge.n	800fdc2 <__swhatbuf_r+0x2e>
 800fda6:	89a3      	ldrh	r3, [r4, #12]
 800fda8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fdac:	f04f 0100 	mov.w	r1, #0
 800fdb0:	bf14      	ite	ne
 800fdb2:	2340      	movne	r3, #64	@ 0x40
 800fdb4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fdb8:	2000      	movs	r0, #0
 800fdba:	6031      	str	r1, [r6, #0]
 800fdbc:	602b      	str	r3, [r5, #0]
 800fdbe:	b016      	add	sp, #88	@ 0x58
 800fdc0:	bd70      	pop	{r4, r5, r6, pc}
 800fdc2:	466a      	mov	r2, sp
 800fdc4:	f000 f848 	bl	800fe58 <_fstat_r>
 800fdc8:	2800      	cmp	r0, #0
 800fdca:	dbec      	blt.n	800fda6 <__swhatbuf_r+0x12>
 800fdcc:	9901      	ldr	r1, [sp, #4]
 800fdce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fdd2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fdd6:	4259      	negs	r1, r3
 800fdd8:	4159      	adcs	r1, r3
 800fdda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fdde:	e7eb      	b.n	800fdb8 <__swhatbuf_r+0x24>

0800fde0 <__smakebuf_r>:
 800fde0:	898b      	ldrh	r3, [r1, #12]
 800fde2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fde4:	079d      	lsls	r5, r3, #30
 800fde6:	4606      	mov	r6, r0
 800fde8:	460c      	mov	r4, r1
 800fdea:	d507      	bpl.n	800fdfc <__smakebuf_r+0x1c>
 800fdec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fdf0:	6023      	str	r3, [r4, #0]
 800fdf2:	6123      	str	r3, [r4, #16]
 800fdf4:	2301      	movs	r3, #1
 800fdf6:	6163      	str	r3, [r4, #20]
 800fdf8:	b003      	add	sp, #12
 800fdfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fdfc:	ab01      	add	r3, sp, #4
 800fdfe:	466a      	mov	r2, sp
 800fe00:	f7ff ffc8 	bl	800fd94 <__swhatbuf_r>
 800fe04:	9f00      	ldr	r7, [sp, #0]
 800fe06:	4605      	mov	r5, r0
 800fe08:	4639      	mov	r1, r7
 800fe0a:	4630      	mov	r0, r6
 800fe0c:	f7fd fbc0 	bl	800d590 <_malloc_r>
 800fe10:	b948      	cbnz	r0, 800fe26 <__smakebuf_r+0x46>
 800fe12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe16:	059a      	lsls	r2, r3, #22
 800fe18:	d4ee      	bmi.n	800fdf8 <__smakebuf_r+0x18>
 800fe1a:	f023 0303 	bic.w	r3, r3, #3
 800fe1e:	f043 0302 	orr.w	r3, r3, #2
 800fe22:	81a3      	strh	r3, [r4, #12]
 800fe24:	e7e2      	b.n	800fdec <__smakebuf_r+0xc>
 800fe26:	89a3      	ldrh	r3, [r4, #12]
 800fe28:	6020      	str	r0, [r4, #0]
 800fe2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fe2e:	81a3      	strh	r3, [r4, #12]
 800fe30:	9b01      	ldr	r3, [sp, #4]
 800fe32:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fe36:	b15b      	cbz	r3, 800fe50 <__smakebuf_r+0x70>
 800fe38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fe3c:	4630      	mov	r0, r6
 800fe3e:	f000 f81d 	bl	800fe7c <_isatty_r>
 800fe42:	b128      	cbz	r0, 800fe50 <__smakebuf_r+0x70>
 800fe44:	89a3      	ldrh	r3, [r4, #12]
 800fe46:	f023 0303 	bic.w	r3, r3, #3
 800fe4a:	f043 0301 	orr.w	r3, r3, #1
 800fe4e:	81a3      	strh	r3, [r4, #12]
 800fe50:	89a3      	ldrh	r3, [r4, #12]
 800fe52:	431d      	orrs	r5, r3
 800fe54:	81a5      	strh	r5, [r4, #12]
 800fe56:	e7cf      	b.n	800fdf8 <__smakebuf_r+0x18>

0800fe58 <_fstat_r>:
 800fe58:	b538      	push	{r3, r4, r5, lr}
 800fe5a:	4d07      	ldr	r5, [pc, #28]	@ (800fe78 <_fstat_r+0x20>)
 800fe5c:	2300      	movs	r3, #0
 800fe5e:	4604      	mov	r4, r0
 800fe60:	4608      	mov	r0, r1
 800fe62:	4611      	mov	r1, r2
 800fe64:	602b      	str	r3, [r5, #0]
 800fe66:	f7f1 fec9 	bl	8001bfc <_fstat>
 800fe6a:	1c43      	adds	r3, r0, #1
 800fe6c:	d102      	bne.n	800fe74 <_fstat_r+0x1c>
 800fe6e:	682b      	ldr	r3, [r5, #0]
 800fe70:	b103      	cbz	r3, 800fe74 <_fstat_r+0x1c>
 800fe72:	6023      	str	r3, [r4, #0]
 800fe74:	bd38      	pop	{r3, r4, r5, pc}
 800fe76:	bf00      	nop
 800fe78:	20000fa4 	.word	0x20000fa4

0800fe7c <_isatty_r>:
 800fe7c:	b538      	push	{r3, r4, r5, lr}
 800fe7e:	4d06      	ldr	r5, [pc, #24]	@ (800fe98 <_isatty_r+0x1c>)
 800fe80:	2300      	movs	r3, #0
 800fe82:	4604      	mov	r4, r0
 800fe84:	4608      	mov	r0, r1
 800fe86:	602b      	str	r3, [r5, #0]
 800fe88:	f7f1 fec8 	bl	8001c1c <_isatty>
 800fe8c:	1c43      	adds	r3, r0, #1
 800fe8e:	d102      	bne.n	800fe96 <_isatty_r+0x1a>
 800fe90:	682b      	ldr	r3, [r5, #0]
 800fe92:	b103      	cbz	r3, 800fe96 <_isatty_r+0x1a>
 800fe94:	6023      	str	r3, [r4, #0]
 800fe96:	bd38      	pop	{r3, r4, r5, pc}
 800fe98:	20000fa4 	.word	0x20000fa4

0800fe9c <_init>:
 800fe9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe9e:	bf00      	nop
 800fea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fea2:	bc08      	pop	{r3}
 800fea4:	469e      	mov	lr, r3
 800fea6:	4770      	bx	lr

0800fea8 <_fini>:
 800fea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800feaa:	bf00      	nop
 800feac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800feae:	bc08      	pop	{r3}
 800feb0:	469e      	mov	lr, r3
 800feb2:	4770      	bx	lr
