
CCD_Subsystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004cb0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08004d70  08004d70  00005d70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004dfc  08004dfc  0000606c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004dfc  08004dfc  0000606c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004dfc  08004dfc  0000606c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004dfc  08004dfc  00005dfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004e00  08004e00  00005e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08004e04  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a94  2000006c  08004e70  0000606c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b00  08004e70  00006b00  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000606c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008d7f  00000000  00000000  00006094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002267  00000000  00000000  0000ee13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009d8  00000000  00000000  00011080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000757  00000000  00000000  00011a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000346d  00000000  00000000  000121af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c37e  00000000  00000000  0001561c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00080d48  00000000  00000000  0002199a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a26e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028f8  00000000  00000000  000a2728  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000a5020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004d58 	.word	0x08004d58

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	08004d58 	.word	0x08004d58

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f806 	bl	8000254 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__aeabi_idiv0>:
 8000254:	4770      	bx	lr
 8000256:	46c0      	nop			@ (mov r8, r8)

08000258 <BSP_W25Qx_Init>:
extern SPI_HandleTypeDef hspi2;
 /**********************************************************************************
  * Function: Module initialization
  */
uint8_t BSP_W25Qx_Init(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0
	BSP_W25Qx_Reset();
 800025c:	f000 f806 	bl	800026c <BSP_W25Qx_Reset>
	return BSP_W25Qx_GetStatus();
 8000260:	f000 f81a 	bl	8000298 <BSP_W25Qx_GetStatus>
 8000264:	0003      	movs	r3, r0
}
 8000266:	0018      	movs	r0, r3
 8000268:	46bd      	mov	sp, r7
 800026a:	bd80      	pop	{r7, pc}

0800026c <BSP_W25Qx_Reset>:


void BSP_W25Qx_Reset(void)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b082      	sub	sp, #8
 8000270:	af00      	add	r7, sp, #0
	uint8_t cmd[2] = {RESET_ENABLE_CMD,RESET_MEMORY_CMD};
 8000272:	1d3b      	adds	r3, r7, #4
 8000274:	4a06      	ldr	r2, [pc, #24]	@ (8000290 <BSP_W25Qx_Reset+0x24>)
 8000276:	801a      	strh	r2, [r3, #0]

	W25Qx_Enable();
	/* Send the reset command */
	HAL_SPI_Transmit(&hspi2, cmd, 2, W25Qx_TIMEOUT_VALUE);
 8000278:	23fa      	movs	r3, #250	@ 0xfa
 800027a:	009b      	lsls	r3, r3, #2
 800027c:	1d39      	adds	r1, r7, #4
 800027e:	4805      	ldr	r0, [pc, #20]	@ (8000294 <BSP_W25Qx_Reset+0x28>)
 8000280:	2202      	movs	r2, #2
 8000282:	f003 f825 	bl	80032d0 <HAL_SPI_Transmit>
	W25Qx_Disable();

}
 8000286:	46c0      	nop			@ (mov r8, r8)
 8000288:	46bd      	mov	sp, r7
 800028a:	b002      	add	sp, #8
 800028c:	bd80      	pop	{r7, pc}
 800028e:	46c0      	nop			@ (mov r8, r8)
 8000290:	ffff9966 	.word	0xffff9966
 8000294:	20000950 	.word	0x20000950

08000298 <BSP_W25Qx_GetStatus>:
/**********************************************************************************
  * Function: Get device status
  */

uint8_t BSP_W25Qx_GetStatus(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0
	uint8_t cmd[] = {READ_STATUS_REG1_CMD};
 800029e:	1d3b      	adds	r3, r7, #4
 80002a0:	4a0e      	ldr	r2, [pc, #56]	@ (80002dc <BSP_W25Qx_GetStatus+0x44>)
 80002a2:	7812      	ldrb	r2, [r2, #0]
 80002a4:	701a      	strb	r2, [r3, #0]
	uint8_t status;

	W25Qx_Enable();
	/* Send the read status command */
	HAL_SPI_Transmit(&hspi2, cmd, 1, W25Qx_TIMEOUT_VALUE);
 80002a6:	23fa      	movs	r3, #250	@ 0xfa
 80002a8:	009b      	lsls	r3, r3, #2
 80002aa:	1d39      	adds	r1, r7, #4
 80002ac:	480c      	ldr	r0, [pc, #48]	@ (80002e0 <BSP_W25Qx_GetStatus+0x48>)
 80002ae:	2201      	movs	r2, #1
 80002b0:	f003 f80e 	bl	80032d0 <HAL_SPI_Transmit>
	/* Reception of the data */
	HAL_SPI_Receive(&hspi2,&status, 1, W25Qx_TIMEOUT_VALUE);
 80002b4:	23fa      	movs	r3, #250	@ 0xfa
 80002b6:	009b      	lsls	r3, r3, #2
 80002b8:	1cf9      	adds	r1, r7, #3
 80002ba:	4809      	ldr	r0, [pc, #36]	@ (80002e0 <BSP_W25Qx_GetStatus+0x48>)
 80002bc:	2201      	movs	r2, #1
 80002be:	f003 f957 	bl	8003570 <HAL_SPI_Receive>
	W25Qx_Disable();

	/* Check the value of the register */
  if((status & W25Q128FV_FSR_BUSY) != 0)
 80002c2:	1cfb      	adds	r3, r7, #3
 80002c4:	781b      	ldrb	r3, [r3, #0]
 80002c6:	001a      	movs	r2, r3
 80002c8:	2301      	movs	r3, #1
 80002ca:	4013      	ands	r3, r2
 80002cc:	d001      	beq.n	80002d2 <BSP_W25Qx_GetStatus+0x3a>
  {
    return W25Qx_BUSY;
 80002ce:	2302      	movs	r3, #2
 80002d0:	e000      	b.n	80002d4 <BSP_W25Qx_GetStatus+0x3c>
  }
	else
	{
		return W25Qx_OK;
 80002d2:	2300      	movs	r3, #0
	}
}
 80002d4:	0018      	movs	r0, r3
 80002d6:	46bd      	mov	sp, r7
 80002d8:	b002      	add	sp, #8
 80002da:	bd80      	pop	{r7, pc}
 80002dc:	08004d70 	.word	0x08004d70
 80002e0:	20000950 	.word	0x20000950

080002e4 <bsp_InitW5500Gpio>:



// W5500 GPIO initialization configuration
void bsp_InitW5500Gpio(void)
{
 80002e4:	b590      	push	{r4, r7, lr}
 80002e6:	b089      	sub	sp, #36	@ 0x24
 80002e8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

//    EXTI_InitTypeDef  EXTI_InitStructure;

    // Enable GPIO clocks
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ea:	4b46      	ldr	r3, [pc, #280]	@ (8000404 <bsp_InitW5500Gpio+0x120>)
 80002ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80002ee:	4b45      	ldr	r3, [pc, #276]	@ (8000404 <bsp_InitW5500Gpio+0x120>)
 80002f0:	2101      	movs	r1, #1
 80002f2:	430a      	orrs	r2, r1
 80002f4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80002f6:	4b43      	ldr	r3, [pc, #268]	@ (8000404 <bsp_InitW5500Gpio+0x120>)
 80002f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80002fa:	2201      	movs	r2, #1
 80002fc:	4013      	ands	r3, r2
 80002fe:	60bb      	str	r3, [r7, #8]
 8000300:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000302:	4b40      	ldr	r3, [pc, #256]	@ (8000404 <bsp_InitW5500Gpio+0x120>)
 8000304:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000306:	4b3f      	ldr	r3, [pc, #252]	@ (8000404 <bsp_InitW5500Gpio+0x120>)
 8000308:	2102      	movs	r1, #2
 800030a:	430a      	orrs	r2, r1
 800030c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800030e:	4b3d      	ldr	r3, [pc, #244]	@ (8000404 <bsp_InitW5500Gpio+0x120>)
 8000310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000312:	2202      	movs	r2, #2
 8000314:	4013      	ands	r3, r2
 8000316:	607b      	str	r3, [r7, #4]
 8000318:	687b      	ldr	r3, [r7, #4]

    // W5500_RST pin initialization configuration (PA9 -> PB10)
    GPIO_InitStructure.Pin  = W5500_RST;
 800031a:	210c      	movs	r1, #12
 800031c:	187b      	adds	r3, r7, r1
 800031e:	2280      	movs	r2, #128	@ 0x80
 8000320:	00d2      	lsls	r2, r2, #3
 8000322:	601a      	str	r2, [r3, #0]
    GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000324:	000c      	movs	r4, r1
 8000326:	193b      	adds	r3, r7, r4
 8000328:	2202      	movs	r2, #2
 800032a:	60da      	str	r2, [r3, #12]
    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800032c:	193b      	adds	r3, r7, r4
 800032e:	2201      	movs	r2, #1
 8000330:	605a      	str	r2, [r3, #4]
    GPIO_InitStructure.Pull = GPIO_PULLUP;
 8000332:	193b      	adds	r3, r7, r4
 8000334:	2201      	movs	r2, #1
 8000336:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(W5500_RST_PORT, &GPIO_InitStructure);
 8000338:	193b      	adds	r3, r7, r4
 800033a:	4a33      	ldr	r2, [pc, #204]	@ (8000408 <bsp_InitW5500Gpio+0x124>)
 800033c:	0019      	movs	r1, r3
 800033e:	0010      	movs	r0, r2
 8000340:	f001 ff5a 	bl	80021f8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(W5500_RST_PORT, W5500_RST, GPIO_PIN_RESET);
 8000344:	2380      	movs	r3, #128	@ 0x80
 8000346:	00db      	lsls	r3, r3, #3
 8000348:	482f      	ldr	r0, [pc, #188]	@ (8000408 <bsp_InitW5500Gpio+0x124>)
 800034a:	2200      	movs	r2, #0
 800034c:	0019      	movs	r1, r3
 800034e:	f002 f8ee 	bl	800252e <HAL_GPIO_WritePin>
//		EXTI_InitStructure.EXTI_LineCmd = ENABLE;
//		EXTI_Init(&EXTI_InitStructure);

        /* Configure the chip select line as push-pull output mode */

		GPIO_InitStructure.Pin  = W5500_SCS;
 8000352:	193b      	adds	r3, r7, r4
 8000354:	2210      	movs	r2, #16
 8000356:	601a      	str	r2, [r3, #0]
		GPIO_InitStructure.Speed=GPIO_SPEED_FREQ_HIGH;
 8000358:	193b      	adds	r3, r7, r4
 800035a:	2202      	movs	r2, #2
 800035c:	60da      	str	r2, [r3, #12]
		GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800035e:	193b      	adds	r3, r7, r4
 8000360:	2201      	movs	r2, #1
 8000362:	605a      	str	r2, [r3, #4]
		GPIO_InitStructure.Pull = GPIO_PULLUP;
 8000364:	193b      	adds	r3, r7, r4
 8000366:	2201      	movs	r2, #1
 8000368:	609a      	str	r2, [r3, #8]
		HAL_GPIO_Init(W5500_SCS_PORT, &GPIO_InitStructure);
 800036a:	193a      	adds	r2, r7, r4
 800036c:	23a0      	movs	r3, #160	@ 0xa0
 800036e:	05db      	lsls	r3, r3, #23
 8000370:	0011      	movs	r1, r2
 8000372:	0018      	movs	r0, r3
 8000374:	f001 ff40 	bl	80021f8 <HAL_GPIO_Init>

		//Configure SCK, MISO „ÄÅ MOSI
		//SCK pin configuration
		GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8000378:	193b      	adds	r3, r7, r4
 800037a:	2201      	movs	r2, #1
 800037c:	605a      	str	r2, [r3, #4]
		GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 800037e:	193b      	adds	r3, r7, r4
 8000380:	2202      	movs	r2, #2
 8000382:	60da      	str	r2, [r3, #12]
		GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8000384:	193b      	adds	r3, r7, r4
 8000386:	2200      	movs	r2, #0
 8000388:	609a      	str	r2, [r3, #8]
		GPIO_InitStructure.Pin = SPIx_SCK_PIN;
 800038a:	193b      	adds	r3, r7, r4
 800038c:	2220      	movs	r2, #32
 800038e:	601a      	str	r2, [r3, #0]
		HAL_GPIO_Init(SPIx_SCK_GPIO_PORT, &GPIO_InitStructure);
 8000390:	193a      	adds	r2, r7, r4
 8000392:	23a0      	movs	r3, #160	@ 0xa0
 8000394:	05db      	lsls	r3, r3, #23
 8000396:	0011      	movs	r1, r2
 8000398:	0018      	movs	r0, r3
 800039a:	f001 ff2d 	bl	80021f8 <HAL_GPIO_Init>
    //MOSI pin configuration
		GPIO_InitStructure.Pin = SPIx_MOSI_PIN;
 800039e:	193b      	adds	r3, r7, r4
 80003a0:	2280      	movs	r2, #128	@ 0x80
 80003a2:	601a      	str	r2, [r3, #0]
		HAL_GPIO_Init(SPIx_MOSI_GPIO_PORT, &GPIO_InitStructure);
 80003a4:	193a      	adds	r2, r7, r4
 80003a6:	23a0      	movs	r3, #160	@ 0xa0
 80003a8:	05db      	lsls	r3, r3, #23
 80003aa:	0011      	movs	r1, r2
 80003ac:	0018      	movs	r0, r3
 80003ae:	f001 ff23 	bl	80021f8 <HAL_GPIO_Init>
		//MISO pin configuration
		GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 80003b2:	193b      	adds	r3, r7, r4
 80003b4:	2200      	movs	r2, #0
 80003b6:	605a      	str	r2, [r3, #4]
		GPIO_InitStructure.Pull  = GPIO_PULLUP;
 80003b8:	193b      	adds	r3, r7, r4
 80003ba:	2201      	movs	r2, #1
 80003bc:	609a      	str	r2, [r3, #8]
		GPIO_InitStructure.Pin = SPIx_MISO_PIN;
 80003be:	193b      	adds	r3, r7, r4
 80003c0:	2240      	movs	r2, #64	@ 0x40
 80003c2:	601a      	str	r2, [r3, #0]
		HAL_GPIO_Init(SPIx_MISO_GPIO_PORT, &GPIO_InitStructure);
 80003c4:	193a      	adds	r2, r7, r4
 80003c6:	23a0      	movs	r3, #160	@ 0xa0
 80003c8:	05db      	lsls	r3, r3, #23
 80003ca:	0011      	movs	r1, r2
 80003cc:	0018      	movs	r0, r3
 80003ce:	f001 ff13 	bl	80021f8 <HAL_GPIO_Init>

		HAL_GPIO_WritePin( W5500_SCS_PORT,W5500_SCS,GPIO_PIN_SET);//Set CS to High
 80003d2:	23a0      	movs	r3, #160	@ 0xa0
 80003d4:	05db      	lsls	r3, r3, #23
 80003d6:	2201      	movs	r2, #1
 80003d8:	2110      	movs	r1, #16
 80003da:	0018      	movs	r0, r3
 80003dc:	f002 f8a7 	bl	800252e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin( SPIx_SCK_GPIO_PORT,SPIx_SCK_PIN,GPIO_PIN_SET);	//Set SCK to High
 80003e0:	23a0      	movs	r3, #160	@ 0xa0
 80003e2:	05db      	lsls	r3, r3, #23
 80003e4:	2201      	movs	r2, #1
 80003e6:	2120      	movs	r1, #32
 80003e8:	0018      	movs	r0, r3
 80003ea:	f002 f8a0 	bl	800252e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin( SPIx_MOSI_GPIO_PORT,SPIx_MOSI_PIN,GPIO_PIN_SET);	//Set MOSI to High
 80003ee:	23a0      	movs	r3, #160	@ 0xa0
 80003f0:	05db      	lsls	r3, r3, #23
 80003f2:	2201      	movs	r2, #1
 80003f4:	2180      	movs	r1, #128	@ 0x80
 80003f6:	0018      	movs	r0, r3
 80003f8:	f002 f899 	bl	800252e <HAL_GPIO_WritePin>
}
 80003fc:	46c0      	nop			@ (mov r8, r8)
 80003fe:	46bd      	mov	sp, r7
 8000400:	b009      	add	sp, #36	@ 0x24
 8000402:	bd90      	pop	{r4, r7, pc}
 8000404:	40021000 	.word	0x40021000
 8000408:	50000400 	.word	0x50000400

0800040c <sf_spi_RW>:
*   Parameter:     TxDat : The byte value to send
*   Return Value:  The data returned from the device via the MISO line
*********************************************************************************************************
*/
uint8_t sf_spi_RW(uint8_t TxDat)
{
 800040c:	b590      	push	{r4, r7, lr}
 800040e:	b085      	sub	sp, #20
 8000410:	af00      	add	r7, sp, #0
 8000412:	0002      	movs	r2, r0
 8000414:	1dfb      	adds	r3, r7, #7
 8000416:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	uint8_t ret;
	ret=0;
 8000418:	230e      	movs	r3, #14
 800041a:	18fb      	adds	r3, r7, r3
 800041c:	2200      	movs	r2, #0
 800041e:	701a      	strb	r2, [r3, #0]
	for(i=0;i<8;i++)
 8000420:	230f      	movs	r3, #15
 8000422:	18fb      	adds	r3, r7, r3
 8000424:	2200      	movs	r2, #0
 8000426:	701a      	strb	r2, [r3, #0]
 8000428:	e040      	b.n	80004ac <sf_spi_RW+0xa0>
	{
		HAL_GPIO_WritePin(SPIx_SCK_GPIO_PORT,SPIx_SCK_PIN,GPIO_PIN_RESET);//SCK=0
 800042a:	23a0      	movs	r3, #160	@ 0xa0
 800042c:	05db      	lsls	r3, r3, #23
 800042e:	2200      	movs	r2, #0
 8000430:	2120      	movs	r1, #32
 8000432:	0018      	movs	r0, r3
 8000434:	f002 f87b 	bl	800252e <HAL_GPIO_WritePin>
		if(TxDat&0x80)
 8000438:	1dfb      	adds	r3, r7, #7
 800043a:	781b      	ldrb	r3, [r3, #0]
 800043c:	b25b      	sxtb	r3, r3
 800043e:	2b00      	cmp	r3, #0
 8000440:	da07      	bge.n	8000452 <sf_spi_RW+0x46>
			HAL_GPIO_WritePin(SPIx_MOSI_GPIO_PORT,SPIx_MOSI_PIN,GPIO_PIN_SET);
 8000442:	23a0      	movs	r3, #160	@ 0xa0
 8000444:	05db      	lsls	r3, r3, #23
 8000446:	2201      	movs	r2, #1
 8000448:	2180      	movs	r1, #128	@ 0x80
 800044a:	0018      	movs	r0, r3
 800044c:	f002 f86f 	bl	800252e <HAL_GPIO_WritePin>
 8000450:	e006      	b.n	8000460 <sf_spi_RW+0x54>
		else
			HAL_GPIO_WritePin(SPIx_MOSI_GPIO_PORT,SPIx_MOSI_PIN,GPIO_PIN_RESET);
 8000452:	23a0      	movs	r3, #160	@ 0xa0
 8000454:	05db      	lsls	r3, r3, #23
 8000456:	2200      	movs	r2, #0
 8000458:	2180      	movs	r1, #128	@ 0x80
 800045a:	0018      	movs	r0, r3
 800045c:	f002 f867 	bl	800252e <HAL_GPIO_WritePin>
		TxDat<<=1;
 8000460:	1dfa      	adds	r2, r7, #7
 8000462:	1dfb      	adds	r3, r7, #7
 8000464:	781b      	ldrb	r3, [r3, #0]
 8000466:	18db      	adds	r3, r3, r3
 8000468:	7013      	strb	r3, [r2, #0]
		HAL_GPIO_WritePin(SPIx_SCK_GPIO_PORT,SPIx_SCK_PIN,GPIO_PIN_SET);//SCK=1
 800046a:	23a0      	movs	r3, #160	@ 0xa0
 800046c:	05db      	lsls	r3, r3, #23
 800046e:	2201      	movs	r2, #1
 8000470:	2120      	movs	r1, #32
 8000472:	0018      	movs	r0, r3
 8000474:	f002 f85b 	bl	800252e <HAL_GPIO_WritePin>
		ret<<=1;
 8000478:	240e      	movs	r4, #14
 800047a:	193a      	adds	r2, r7, r4
 800047c:	193b      	adds	r3, r7, r4
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	18db      	adds	r3, r3, r3
 8000482:	7013      	strb	r3, [r2, #0]
		if(HAL_GPIO_ReadPin(SPIx_MISO_GPIO_PORT,SPIx_MISO_PIN)==1)
 8000484:	23a0      	movs	r3, #160	@ 0xa0
 8000486:	05db      	lsls	r3, r3, #23
 8000488:	2140      	movs	r1, #64	@ 0x40
 800048a:	0018      	movs	r0, r3
 800048c:	f002 f832 	bl	80024f4 <HAL_GPIO_ReadPin>
 8000490:	0003      	movs	r3, r0
 8000492:	2b01      	cmp	r3, #1
 8000494:	d104      	bne.n	80004a0 <sf_spi_RW+0x94>
			ret+=1;
 8000496:	193b      	adds	r3, r7, r4
 8000498:	193a      	adds	r2, r7, r4
 800049a:	7812      	ldrb	r2, [r2, #0]
 800049c:	3201      	adds	r2, #1
 800049e:	701a      	strb	r2, [r3, #0]
	for(i=0;i<8;i++)
 80004a0:	210f      	movs	r1, #15
 80004a2:	187b      	adds	r3, r7, r1
 80004a4:	781a      	ldrb	r2, [r3, #0]
 80004a6:	187b      	adds	r3, r7, r1
 80004a8:	3201      	adds	r2, #1
 80004aa:	701a      	strb	r2, [r3, #0]
 80004ac:	230f      	movs	r3, #15
 80004ae:	18fb      	adds	r3, r7, r3
 80004b0:	781b      	ldrb	r3, [r3, #0]
 80004b2:	2b07      	cmp	r3, #7
 80004b4:	d9b9      	bls.n	800042a <sf_spi_RW+0x1e>
	}
	return ret;
 80004b6:	230e      	movs	r3, #14
 80004b8:	18fb      	adds	r3, r7, r3
 80004ba:	781b      	ldrb	r3, [r3, #0]
}
 80004bc:	0018      	movs	r0, r3
 80004be:	46bd      	mov	sp, r7
 80004c0:	b005      	add	sp, #20
 80004c2:	bd90      	pop	{r4, r7, pc}

080004c4 <sf_spiWriteWord>:
*   Return Value:  None
*********************************************************************************************************
*/

void sf_spiWriteWord(uint16_t TxDat)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	0002      	movs	r2, r0
 80004cc:	1dbb      	adds	r3, r7, #6
 80004ce:	801a      	strh	r2, [r3, #0]
	sf_spi_RW(TxDat/256);
 80004d0:	1dbb      	adds	r3, r7, #6
 80004d2:	881b      	ldrh	r3, [r3, #0]
 80004d4:	0a1b      	lsrs	r3, r3, #8
 80004d6:	b29b      	uxth	r3, r3
 80004d8:	b2db      	uxtb	r3, r3
 80004da:	0018      	movs	r0, r3
 80004dc:	f7ff ff96 	bl	800040c <sf_spi_RW>
	sf_spi_RW(TxDat);
 80004e0:	1dbb      	adds	r3, r7, #6
 80004e2:	881b      	ldrh	r3, [r3, #0]
 80004e4:	b2db      	uxtb	r3, r3
 80004e6:	0018      	movs	r0, r3
 80004e8:	f7ff ff90 	bl	800040c <sf_spi_RW>
}
 80004ec:	46c0      	nop			@ (mov r8, r8)
 80004ee:	46bd      	mov	sp, r7
 80004f0:	b002      	add	sp, #8
 80004f2:	bd80      	pop	{r7, pc}

080004f4 <Write_W5500_Byte>:
// Write a single byte to the specified register via SPI
void Write_W5500_Byte(uint16_t reg, uint8_t dat)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	0002      	movs	r2, r0
 80004fc:	1dbb      	adds	r3, r7, #6
 80004fe:	801a      	strh	r2, [r3, #0]
 8000500:	1d7b      	adds	r3, r7, #5
 8000502:	1c0a      	adds	r2, r1, #0
 8000504:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set the SCS of W5500 to Low
 8000506:	23a0      	movs	r3, #160	@ 0xa0
 8000508:	05db      	lsls	r3, r3, #23
 800050a:	2200      	movs	r2, #0
 800050c:	2110      	movs	r1, #16
 800050e:	0018      	movs	r0, r3
 8000510:	f002 f80d 	bl	800252e <HAL_GPIO_WritePin>

    sf_spiWriteWord(reg); // Write 16-bit register address
 8000514:	1dbb      	adds	r3, r7, #6
 8000516:	881b      	ldrh	r3, [r3, #0]
 8000518:	0018      	movs	r0, r3
 800051a:	f7ff ffd3 	bl	80004c4 <sf_spiWriteWord>
    // Write control byte: 1-byte data length, write data, select common register
    sf_spi_RW(dat); // Write 1 byte of data
 800051e:	1d7b      	adds	r3, r7, #5
 8000520:	781b      	ldrb	r3, [r3, #0]
 8000522:	0018      	movs	r0, r3
 8000524:	f7ff ff72 	bl	800040c <sf_spi_RW>

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set the SCS of W5500 to High
 8000528:	23a0      	movs	r3, #160	@ 0xa0
 800052a:	05db      	lsls	r3, r3, #23
 800052c:	2201      	movs	r2, #1
 800052e:	2110      	movs	r1, #16
 8000530:	0018      	movs	r0, r3
 8000532:	f001 fffc 	bl	800252e <HAL_GPIO_WritePin>
}
 8000536:	46c0      	nop			@ (mov r8, r8)
 8000538:	46bd      	mov	sp, r7
 800053a:	b002      	add	sp, #8
 800053c:	bd80      	pop	{r7, pc}

0800053e <Write_W5500_String>:
    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set the SCS of W5500 to High
}

// Write multiple bytes to the specified register via SPI
void Write_W5500_String(uint16_t reg, uint8_t *dat_ptr, uint16_t size)
{
 800053e:	b580      	push	{r7, lr}
 8000540:	b084      	sub	sp, #16
 8000542:	af00      	add	r7, sp, #0
 8000544:	6039      	str	r1, [r7, #0]
 8000546:	0011      	movs	r1, r2
 8000548:	1dbb      	adds	r3, r7, #6
 800054a:	1c02      	adds	r2, r0, #0
 800054c:	801a      	strh	r2, [r3, #0]
 800054e:	1d3b      	adds	r3, r7, #4
 8000550:	1c0a      	adds	r2, r1, #0
 8000552:	801a      	strh	r2, [r3, #0]
    uint16_t i;

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set the SCS of W5500 to Low
 8000554:	23a0      	movs	r3, #160	@ 0xa0
 8000556:	05db      	lsls	r3, r3, #23
 8000558:	2200      	movs	r2, #0
 800055a:	2110      	movs	r1, #16
 800055c:	0018      	movs	r0, r3
 800055e:	f001 ffe6 	bl	800252e <HAL_GPIO_WritePin>

    sf_spiWriteWord(reg); // Write 16-bit register address
 8000562:	1dbb      	adds	r3, r7, #6
 8000564:	881b      	ldrh	r3, [r3, #0]
 8000566:	0018      	movs	r0, r3
 8000568:	f7ff ffac 	bl	80004c4 <sf_spiWriteWord>
    sf_spi_RW(VDM | RWB_WRITE | COMMON_R); // Write control byte: N-byte data length, write data, select common register
 800056c:	2004      	movs	r0, #4
 800056e:	f7ff ff4d 	bl	800040c <sf_spi_RW>

    for(i = 0; i < size; i++) // Loop to write 'size' bytes from buffer into W5500
 8000572:	230e      	movs	r3, #14
 8000574:	18fb      	adds	r3, r7, r3
 8000576:	2200      	movs	r2, #0
 8000578:	801a      	strh	r2, [r3, #0]
 800057a:	e00c      	b.n	8000596 <Write_W5500_String+0x58>
    {
        sf_spi_RW(*dat_ptr++); // Write 1 byte of data
 800057c:	683b      	ldr	r3, [r7, #0]
 800057e:	1c5a      	adds	r2, r3, #1
 8000580:	603a      	str	r2, [r7, #0]
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	0018      	movs	r0, r3
 8000586:	f7ff ff41 	bl	800040c <sf_spi_RW>
    for(i = 0; i < size; i++) // Loop to write 'size' bytes from buffer into W5500
 800058a:	210e      	movs	r1, #14
 800058c:	187b      	adds	r3, r7, r1
 800058e:	881a      	ldrh	r2, [r3, #0]
 8000590:	187b      	adds	r3, r7, r1
 8000592:	3201      	adds	r2, #1
 8000594:	801a      	strh	r2, [r3, #0]
 8000596:	230e      	movs	r3, #14
 8000598:	18fa      	adds	r2, r7, r3
 800059a:	1d3b      	adds	r3, r7, #4
 800059c:	8812      	ldrh	r2, [r2, #0]
 800059e:	881b      	ldrh	r3, [r3, #0]
 80005a0:	429a      	cmp	r2, r3
 80005a2:	d3eb      	bcc.n	800057c <Write_W5500_String+0x3e>
    }

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set the SCS of W5500 to High
 80005a4:	23a0      	movs	r3, #160	@ 0xa0
 80005a6:	05db      	lsls	r3, r3, #23
 80005a8:	2201      	movs	r2, #1
 80005aa:	2110      	movs	r1, #16
 80005ac:	0018      	movs	r0, r3
 80005ae:	f001 ffbe 	bl	800252e <HAL_GPIO_WritePin>
}
 80005b2:	46c0      	nop			@ (mov r8, r8)
 80005b4:	46bd      	mov	sp, r7
 80005b6:	b004      	add	sp, #16
 80005b8:	bd80      	pop	{r7, pc}

080005ba <Write_W5500_SOCK_Byte>:

//
void Write_W5500_SOCK_Byte(SOCKET s, uint16_t reg, uint8_t dat)
{
 80005ba:	b590      	push	{r4, r7, lr}
 80005bc:	b083      	sub	sp, #12
 80005be:	af00      	add	r7, sp, #0
 80005c0:	0004      	movs	r4, r0
 80005c2:	0008      	movs	r0, r1
 80005c4:	0011      	movs	r1, r2
 80005c6:	1dfb      	adds	r3, r7, #7
 80005c8:	1c22      	adds	r2, r4, #0
 80005ca:	701a      	strb	r2, [r3, #0]
 80005cc:	1d3b      	adds	r3, r7, #4
 80005ce:	1c02      	adds	r2, r0, #0
 80005d0:	801a      	strh	r2, [r3, #0]
 80005d2:	1dbb      	adds	r3, r7, #6
 80005d4:	1c0a      	adds	r2, r1, #0
 80005d6:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET);
 80005d8:	23a0      	movs	r3, #160	@ 0xa0
 80005da:	05db      	lsls	r3, r3, #23
 80005dc:	2200      	movs	r2, #0
 80005de:	2110      	movs	r1, #16
 80005e0:	0018      	movs	r0, r3
 80005e2:	f001 ffa4 	bl	800252e <HAL_GPIO_WritePin>

    sf_spiWriteWord(reg); // Write 16-bit register address
 80005e6:	1d3b      	adds	r3, r7, #4
 80005e8:	881b      	ldrh	r3, [r3, #0]
 80005ea:	0018      	movs	r0, r3
 80005ec:	f7ff ff6a 	bl	80004c4 <sf_spiWriteWord>
    sf_spi_RW(FDM1 | RWB_WRITE | (s * 0x20 + 0x08)); // Write control byte: 1-byte data length, write data, select socket s register
 80005f0:	1dfb      	adds	r3, r7, #7
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	015b      	lsls	r3, r3, #5
 80005f6:	b2db      	uxtb	r3, r3
 80005f8:	3308      	adds	r3, #8
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	b25b      	sxtb	r3, r3
 80005fe:	2205      	movs	r2, #5
 8000600:	4313      	orrs	r3, r2
 8000602:	b25b      	sxtb	r3, r3
 8000604:	b2db      	uxtb	r3, r3
 8000606:	0018      	movs	r0, r3
 8000608:	f7ff ff00 	bl	800040c <sf_spi_RW>
    sf_spi_RW(dat); // Write 1 byte of data
 800060c:	1dbb      	adds	r3, r7, #6
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	0018      	movs	r0, r3
 8000612:	f7ff fefb 	bl	800040c <sf_spi_RW>

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET);
 8000616:	23a0      	movs	r3, #160	@ 0xa0
 8000618:	05db      	lsls	r3, r3, #23
 800061a:	2201      	movs	r2, #1
 800061c:	2110      	movs	r1, #16
 800061e:	0018      	movs	r0, r3
 8000620:	f001 ff85 	bl	800252e <HAL_GPIO_WritePin>
}
 8000624:	46c0      	nop			@ (mov r8, r8)
 8000626:	46bd      	mov	sp, r7
 8000628:	b003      	add	sp, #12
 800062a:	bd90      	pop	{r4, r7, pc}

0800062c <Write_W5500_SOCK_Word>:
* Output        : None
* Return Value  : None
* Notes         : None
*******************************************************************************/
void Write_W5500_SOCK_Word(SOCKET s, uint16_t reg, uint16_t dat)
{
 800062c:	b590      	push	{r4, r7, lr}
 800062e:	b083      	sub	sp, #12
 8000630:	af00      	add	r7, sp, #0
 8000632:	0004      	movs	r4, r0
 8000634:	0008      	movs	r0, r1
 8000636:	0011      	movs	r1, r2
 8000638:	1dfb      	adds	r3, r7, #7
 800063a:	1c22      	adds	r2, r4, #0
 800063c:	701a      	strb	r2, [r3, #0]
 800063e:	1d3b      	adds	r3, r7, #4
 8000640:	1c02      	adds	r2, r0, #0
 8000642:	801a      	strh	r2, [r3, #0]
 8000644:	1cbb      	adds	r3, r7, #2
 8000646:	1c0a      	adds	r2, r1, #0
 8000648:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET);
 800064a:	23a0      	movs	r3, #160	@ 0xa0
 800064c:	05db      	lsls	r3, r3, #23
 800064e:	2200      	movs	r2, #0
 8000650:	2110      	movs	r1, #16
 8000652:	0018      	movs	r0, r3
 8000654:	f001 ff6b 	bl	800252e <HAL_GPIO_WritePin>

    sf_spiWriteWord(reg); // Write 16-bit register address
 8000658:	1d3b      	adds	r3, r7, #4
 800065a:	881b      	ldrh	r3, [r3, #0]
 800065c:	0018      	movs	r0, r3
 800065e:	f7ff ff31 	bl	80004c4 <sf_spiWriteWord>
    sf_spi_RW(FDM2 | RWB_WRITE | (s * 0x20 + 0x08)); // Write control byte: 2-byte data length, write data, select socket s register
 8000662:	1dfb      	adds	r3, r7, #7
 8000664:	781b      	ldrb	r3, [r3, #0]
 8000666:	015b      	lsls	r3, r3, #5
 8000668:	b2db      	uxtb	r3, r3
 800066a:	3308      	adds	r3, #8
 800066c:	b2db      	uxtb	r3, r3
 800066e:	b25b      	sxtb	r3, r3
 8000670:	2206      	movs	r2, #6
 8000672:	4313      	orrs	r3, r2
 8000674:	b25b      	sxtb	r3, r3
 8000676:	b2db      	uxtb	r3, r3
 8000678:	0018      	movs	r0, r3
 800067a:	f7ff fec7 	bl	800040c <sf_spi_RW>
    sf_spiWriteWord(dat); // Write 16-bit data
 800067e:	1cbb      	adds	r3, r7, #2
 8000680:	881b      	ldrh	r3, [r3, #0]
 8000682:	0018      	movs	r0, r3
 8000684:	f7ff ff1e 	bl	80004c4 <sf_spiWriteWord>

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET);
 8000688:	23a0      	movs	r3, #160	@ 0xa0
 800068a:	05db      	lsls	r3, r3, #23
 800068c:	2201      	movs	r2, #1
 800068e:	2110      	movs	r1, #16
 8000690:	0018      	movs	r0, r3
 8000692:	f001 ff4c 	bl	800252e <HAL_GPIO_WritePin>
}
 8000696:	46c0      	nop			@ (mov r8, r8)
 8000698:	46bd      	mov	sp, r7
 800069a:	b003      	add	sp, #12
 800069c:	bd90      	pop	{r4, r7, pc}

0800069e <Write_W5500_SOCK_4Byte>:
* Output        : None
* Return Value  : None
* Notes         : None
*******************************************************************************/
void Write_W5500_SOCK_4Byte(SOCKET s, uint16_t reg, uint8_t *dat_ptr)
{
 800069e:	b580      	push	{r7, lr}
 80006a0:	b082      	sub	sp, #8
 80006a2:	af00      	add	r7, sp, #0
 80006a4:	603a      	str	r2, [r7, #0]
 80006a6:	1dfb      	adds	r3, r7, #7
 80006a8:	1c02      	adds	r2, r0, #0
 80006aa:	701a      	strb	r2, [r3, #0]
 80006ac:	1d3b      	adds	r3, r7, #4
 80006ae:	1c0a      	adds	r2, r1, #0
 80006b0:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set W5500 SCS low
 80006b2:	23a0      	movs	r3, #160	@ 0xa0
 80006b4:	05db      	lsls	r3, r3, #23
 80006b6:	2200      	movs	r2, #0
 80006b8:	2110      	movs	r1, #16
 80006ba:	0018      	movs	r0, r3
 80006bc:	f001 ff37 	bl	800252e <HAL_GPIO_WritePin>

    sf_spiWriteWord(reg); // Write 16-bit register address
 80006c0:	1d3b      	adds	r3, r7, #4
 80006c2:	881b      	ldrh	r3, [r3, #0]
 80006c4:	0018      	movs	r0, r3
 80006c6:	f7ff fefd 	bl	80004c4 <sf_spiWriteWord>
    sf_spi_RW(FDM4 | RWB_WRITE | (s * 0x20 + 0x08)); // Write control byte: 4-byte data length, write data, select socket s register
 80006ca:	1dfb      	adds	r3, r7, #7
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	015b      	lsls	r3, r3, #5
 80006d0:	b2db      	uxtb	r3, r3
 80006d2:	3308      	adds	r3, #8
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	b25b      	sxtb	r3, r3
 80006d8:	2207      	movs	r2, #7
 80006da:	4313      	orrs	r3, r2
 80006dc:	b25b      	sxtb	r3, r3
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	0018      	movs	r0, r3
 80006e2:	f7ff fe93 	bl	800040c <sf_spi_RW>

    sf_spi_RW(*dat_ptr++); // Write 1st byte of data
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	1c5a      	adds	r2, r3, #1
 80006ea:	603a      	str	r2, [r7, #0]
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	0018      	movs	r0, r3
 80006f0:	f7ff fe8c 	bl	800040c <sf_spi_RW>
    sf_spi_RW(*dat_ptr++); // Write 2nd byte of data
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	1c5a      	adds	r2, r3, #1
 80006f8:	603a      	str	r2, [r7, #0]
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	0018      	movs	r0, r3
 80006fe:	f7ff fe85 	bl	800040c <sf_spi_RW>
    sf_spi_RW(*dat_ptr++); // Write 3rd byte of data
 8000702:	683b      	ldr	r3, [r7, #0]
 8000704:	1c5a      	adds	r2, r3, #1
 8000706:	603a      	str	r2, [r7, #0]
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	0018      	movs	r0, r3
 800070c:	f7ff fe7e 	bl	800040c <sf_spi_RW>
    sf_spi_RW(*dat_ptr++); // Write 4th byte of data
 8000710:	683b      	ldr	r3, [r7, #0]
 8000712:	1c5a      	adds	r2, r3, #1
 8000714:	603a      	str	r2, [r7, #0]
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	0018      	movs	r0, r3
 800071a:	f7ff fe77 	bl	800040c <sf_spi_RW>

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set W5500 SCS high
 800071e:	23a0      	movs	r3, #160	@ 0xa0
 8000720:	05db      	lsls	r3, r3, #23
 8000722:	2201      	movs	r2, #1
 8000724:	2110      	movs	r1, #16
 8000726:	0018      	movs	r0, r3
 8000728:	f001 ff01 	bl	800252e <HAL_GPIO_WritePin>
}
 800072c:	46c0      	nop			@ (mov r8, r8)
 800072e:	46bd      	mov	sp, r7
 8000730:	b002      	add	sp, #8
 8000732:	bd80      	pop	{r7, pc}

08000734 <Read_W5500_Byte>:
* Output        : None
* Return Value  : The 1-byte data read from the register
* Notes         : None
*******************************************************************************/
uint8_t Read_W5500_Byte(uint16_t reg)
{
 8000734:	b5b0      	push	{r4, r5, r7, lr}
 8000736:	b084      	sub	sp, #16
 8000738:	af00      	add	r7, sp, #0
 800073a:	0002      	movs	r2, r0
 800073c:	1dbb      	adds	r3, r7, #6
 800073e:	801a      	strh	r2, [r3, #0]
    uint8_t ret;

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set W5500 SCS low
 8000740:	23a0      	movs	r3, #160	@ 0xa0
 8000742:	05db      	lsls	r3, r3, #23
 8000744:	2200      	movs	r2, #0
 8000746:	2110      	movs	r1, #16
 8000748:	0018      	movs	r0, r3
 800074a:	f001 fef0 	bl	800252e <HAL_GPIO_WritePin>
    // Write 16-bit register address
    sf_spiWriteWord(reg);
 800074e:	1dbb      	adds	r3, r7, #6
 8000750:	881b      	ldrh	r3, [r3, #0]
 8000752:	0018      	movs	r0, r3
 8000754:	f7ff feb6 	bl	80004c4 <sf_spiWriteWord>
    // Write control byte: 1-byte data length, read data, select common register
    sf_spi_RW(FDM1 | RWB_READ | COMMON_R);
 8000758:	2001      	movs	r0, #1
 800075a:	f7ff fe57 	bl	800040c <sf_spi_RW>
    // Send one dummy byte to provide 8 SCLK cycles to read MISO data
    ret = sf_spi_RW(0x00);
 800075e:	250f      	movs	r5, #15
 8000760:	197c      	adds	r4, r7, r5
 8000762:	2000      	movs	r0, #0
 8000764:	f7ff fe52 	bl	800040c <sf_spi_RW>
 8000768:	0003      	movs	r3, r0
 800076a:	7023      	strb	r3, [r4, #0]

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set W5500 SCS high
 800076c:	23a0      	movs	r3, #160	@ 0xa0
 800076e:	05db      	lsls	r3, r3, #23
 8000770:	2201      	movs	r2, #1
 8000772:	2110      	movs	r1, #16
 8000774:	0018      	movs	r0, r3
 8000776:	f001 feda 	bl	800252e <HAL_GPIO_WritePin>
    return ret; // Return the read register data
 800077a:	197b      	adds	r3, r7, r5
 800077c:	781b      	ldrb	r3, [r3, #0]
}
 800077e:	0018      	movs	r0, r3
 8000780:	46bd      	mov	sp, r7
 8000782:	b004      	add	sp, #16
 8000784:	bdb0      	pop	{r4, r5, r7, pc}

08000786 <Read_W5500_SOCK_Byte>:
* Output        : None
* Return Value  : The 1-byte data read from the socket register
* Notes         : None
*******************************************************************************/
uint8_t Read_W5500_SOCK_Byte(SOCKET s, uint16_t reg)
{
 8000786:	b5b0      	push	{r4, r5, r7, lr}
 8000788:	b084      	sub	sp, #16
 800078a:	af00      	add	r7, sp, #0
 800078c:	0002      	movs	r2, r0
 800078e:	1dfb      	adds	r3, r7, #7
 8000790:	701a      	strb	r2, [r3, #0]
 8000792:	1d3b      	adds	r3, r7, #4
 8000794:	1c0a      	adds	r2, r1, #0
 8000796:	801a      	strh	r2, [r3, #0]
    uint8_t ret;

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set W5500 SCS low
 8000798:	23a0      	movs	r3, #160	@ 0xa0
 800079a:	05db      	lsls	r3, r3, #23
 800079c:	2200      	movs	r2, #0
 800079e:	2110      	movs	r1, #16
 80007a0:	0018      	movs	r0, r3
 80007a2:	f001 fec4 	bl	800252e <HAL_GPIO_WritePin>

    sf_spiWriteWord(reg); // Write 16-bit register address
 80007a6:	1d3b      	adds	r3, r7, #4
 80007a8:	881b      	ldrh	r3, [r3, #0]
 80007aa:	0018      	movs	r0, r3
 80007ac:	f7ff fe8a 	bl	80004c4 <sf_spiWriteWord>
    sf_spi_RW(FDM1 | RWB_READ | (s * 0x20 + 0x08)); // Write control byte: 1-byte data length, read data, select socket s register
 80007b0:	1dfb      	adds	r3, r7, #7
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	015b      	lsls	r3, r3, #5
 80007b6:	b2db      	uxtb	r3, r3
 80007b8:	3308      	adds	r3, #8
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	b25b      	sxtb	r3, r3
 80007be:	2201      	movs	r2, #1
 80007c0:	4313      	orrs	r3, r2
 80007c2:	b25b      	sxtb	r3, r3
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	0018      	movs	r0, r3
 80007c8:	f7ff fe20 	bl	800040c <sf_spi_RW>

    // Send one dummy byte to provide 8 SCLK cycles to read MISO data
    ret = sf_spi_RW(0x00);
 80007cc:	250f      	movs	r5, #15
 80007ce:	197c      	adds	r4, r7, r5
 80007d0:	2000      	movs	r0, #0
 80007d2:	f7ff fe1b 	bl	800040c <sf_spi_RW>
 80007d6:	0003      	movs	r3, r0
 80007d8:	7023      	strb	r3, [r4, #0]

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set W5500 SCS high
 80007da:	23a0      	movs	r3, #160	@ 0xa0
 80007dc:	05db      	lsls	r3, r3, #23
 80007de:	2201      	movs	r2, #1
 80007e0:	2110      	movs	r1, #16
 80007e2:	0018      	movs	r0, r3
 80007e4:	f001 fea3 	bl	800252e <HAL_GPIO_WritePin>
    return ret; // Return the read socket register data
 80007e8:	197b      	adds	r3, r7, r5
 80007ea:	781b      	ldrb	r3, [r3, #0]
}
 80007ec:	0018      	movs	r0, r3
 80007ee:	46bd      	mov	sp, r7
 80007f0:	b004      	add	sp, #16
 80007f2:	bdb0      	pop	{r4, r5, r7, pc}

080007f4 <Read_W5500_SOCK_Word>:
* Output        : None
* Return Value  : The 2-byte (16-bit) data read from the register
* Notes         : None
*******************************************************************************/
uint16_t Read_W5500_SOCK_Word(SOCKET s, uint16_t reg)
{
 80007f4:	b590      	push	{r4, r7, lr}
 80007f6:	b085      	sub	sp, #20
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	0002      	movs	r2, r0
 80007fc:	1dfb      	adds	r3, r7, #7
 80007fe:	701a      	strb	r2, [r3, #0]
 8000800:	1d3b      	adds	r3, r7, #4
 8000802:	1c0a      	adds	r2, r1, #0
 8000804:	801a      	strh	r2, [r3, #0]
    uint16_t ret;

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set W5500 SCS low
 8000806:	23a0      	movs	r3, #160	@ 0xa0
 8000808:	05db      	lsls	r3, r3, #23
 800080a:	2200      	movs	r2, #0
 800080c:	2110      	movs	r1, #16
 800080e:	0018      	movs	r0, r3
 8000810:	f001 fe8d 	bl	800252e <HAL_GPIO_WritePin>

    sf_spiWriteWord(reg); // Write 16-bit register address
 8000814:	1d3b      	adds	r3, r7, #4
 8000816:	881b      	ldrh	r3, [r3, #0]
 8000818:	0018      	movs	r0, r3
 800081a:	f7ff fe53 	bl	80004c4 <sf_spiWriteWord>
    sf_spi_RW(FDM2 | RWB_READ | (s * 0x20 + 0x08)); // Write control byte: 2-byte data length, read, select socket s register
 800081e:	1dfb      	adds	r3, r7, #7
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	015b      	lsls	r3, r3, #5
 8000824:	b2db      	uxtb	r3, r3
 8000826:	3308      	adds	r3, #8
 8000828:	b2db      	uxtb	r3, r3
 800082a:	b25b      	sxtb	r3, r3
 800082c:	2202      	movs	r2, #2
 800082e:	4313      	orrs	r3, r2
 8000830:	b25b      	sxtb	r3, r3
 8000832:	b2db      	uxtb	r3, r3
 8000834:	0018      	movs	r0, r3
 8000836:	f7ff fde9 	bl	800040c <sf_spi_RW>

    ret = sf_spi_RW(0x00); // Read high byte
 800083a:	2000      	movs	r0, #0
 800083c:	f7ff fde6 	bl	800040c <sf_spi_RW>
 8000840:	0003      	movs	r3, r0
 8000842:	001a      	movs	r2, r3
 8000844:	240e      	movs	r4, #14
 8000846:	193b      	adds	r3, r7, r4
 8000848:	801a      	strh	r2, [r3, #0]
    ret *= 256;
 800084a:	193b      	adds	r3, r7, r4
 800084c:	193a      	adds	r2, r7, r4
 800084e:	8812      	ldrh	r2, [r2, #0]
 8000850:	0212      	lsls	r2, r2, #8
 8000852:	801a      	strh	r2, [r3, #0]
    ret += sf_spi_RW(0x00); // Read low byte
 8000854:	2000      	movs	r0, #0
 8000856:	f7ff fdd9 	bl	800040c <sf_spi_RW>
 800085a:	0003      	movs	r3, r0
 800085c:	0019      	movs	r1, r3
 800085e:	193b      	adds	r3, r7, r4
 8000860:	193a      	adds	r2, r7, r4
 8000862:	8812      	ldrh	r2, [r2, #0]
 8000864:	188a      	adds	r2, r1, r2
 8000866:	801a      	strh	r2, [r3, #0]

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set W5500 SCS high
 8000868:	23a0      	movs	r3, #160	@ 0xa0
 800086a:	05db      	lsls	r3, r3, #23
 800086c:	2201      	movs	r2, #1
 800086e:	2110      	movs	r1, #16
 8000870:	0018      	movs	r0, r3
 8000872:	f001 fe5c 	bl	800252e <HAL_GPIO_WritePin>
    return ret; // Return the read register data
 8000876:	193b      	adds	r3, r7, r4
 8000878:	881b      	ldrh	r3, [r3, #0]
}
 800087a:	0018      	movs	r0, r3
 800087c:	46bd      	mov	sp, r7
 800087e:	b005      	add	sp, #20
 8000880:	bd90      	pop	{r4, r7, pc}
	...

08000884 <Read_SOCK_Data_Buffer>:
* Output        : None
* Return Value  : Length of data read, rx_size bytes
* Notes         : None
*******************************************************************************/
uint16_t Read_SOCK_Data_Buffer(SOCKET s, uint8_t *dat_ptr)
{
 8000884:	b5b0      	push	{r4, r5, r7, lr}
 8000886:	b086      	sub	sp, #24
 8000888:	af00      	add	r7, sp, #0
 800088a:	0002      	movs	r2, r0
 800088c:	6039      	str	r1, [r7, #0]
 800088e:	1dfb      	adds	r3, r7, #7
 8000890:	701a      	strb	r2, [r3, #0]
    uint16_t rx_size;
    uint16_t offset, offset1;
    uint16_t i;
    uint8_t val;

    rx_size = Read_W5500_SOCK_Word(s, Sn_RX_RSR);
 8000892:	2516      	movs	r5, #22
 8000894:	197c      	adds	r4, r7, r5
 8000896:	1dfb      	adds	r3, r7, #7
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	2126      	movs	r1, #38	@ 0x26
 800089c:	0018      	movs	r0, r3
 800089e:	f7ff ffa9 	bl	80007f4 <Read_W5500_SOCK_Word>
 80008a2:	0003      	movs	r3, r0
 80008a4:	8023      	strh	r3, [r4, #0]
    if (rx_size == 0)
 80008a6:	197b      	adds	r3, r7, r5
 80008a8:	881b      	ldrh	r3, [r3, #0]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d101      	bne.n	80008b2 <Read_SOCK_Data_Buffer+0x2e>
        return 0; // Return if no data received
 80008ae:	2300      	movs	r3, #0
 80008b0:	e0e0      	b.n	8000a74 <Read_SOCK_Data_Buffer+0x1f0>
    if (rx_size > 1460)
 80008b2:	2116      	movs	r1, #22
 80008b4:	187b      	adds	r3, r7, r1
 80008b6:	881b      	ldrh	r3, [r3, #0]
 80008b8:	4a70      	ldr	r2, [pc, #448]	@ (8000a7c <Read_SOCK_Data_Buffer+0x1f8>)
 80008ba:	4293      	cmp	r3, r2
 80008bc:	d902      	bls.n	80008c4 <Read_SOCK_Data_Buffer+0x40>
        rx_size = 1460;
 80008be:	187b      	adds	r3, r7, r1
 80008c0:	4a6e      	ldr	r2, [pc, #440]	@ (8000a7c <Read_SOCK_Data_Buffer+0x1f8>)
 80008c2:	801a      	strh	r2, [r3, #0]

    offset = Read_W5500_SOCK_Word(s, Sn_RX_RD);
 80008c4:	2512      	movs	r5, #18
 80008c6:	197c      	adds	r4, r7, r5
 80008c8:	1dfb      	adds	r3, r7, #7
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	2128      	movs	r1, #40	@ 0x28
 80008ce:	0018      	movs	r0, r3
 80008d0:	f7ff ff90 	bl	80007f4 <Read_W5500_SOCK_Word>
 80008d4:	0003      	movs	r3, r0
 80008d6:	8023      	strh	r3, [r4, #0]
    offset1 = offset;
 80008d8:	2310      	movs	r3, #16
 80008da:	18fb      	adds	r3, r7, r3
 80008dc:	197a      	adds	r2, r7, r5
 80008de:	8812      	ldrh	r2, [r2, #0]
 80008e0:	801a      	strh	r2, [r3, #0]
    offset &= (S_RX_SIZE - 1); // Calculate the actual physical address
 80008e2:	002c      	movs	r4, r5
 80008e4:	193b      	adds	r3, r7, r4
 80008e6:	193a      	adds	r2, r7, r4
 80008e8:	8812      	ldrh	r2, [r2, #0]
 80008ea:	0552      	lsls	r2, r2, #21
 80008ec:	0d52      	lsrs	r2, r2, #21
 80008ee:	801a      	strh	r2, [r3, #0]

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set W5500 SCS low
 80008f0:	23a0      	movs	r3, #160	@ 0xa0
 80008f2:	05db      	lsls	r3, r3, #23
 80008f4:	2200      	movs	r2, #0
 80008f6:	2110      	movs	r1, #16
 80008f8:	0018      	movs	r0, r3
 80008fa:	f001 fe18 	bl	800252e <HAL_GPIO_WritePin>

    sf_spiWriteWord(offset); // Write 16-bit address
 80008fe:	193b      	adds	r3, r7, r4
 8000900:	881b      	ldrh	r3, [r3, #0]
 8000902:	0018      	movs	r0, r3
 8000904:	f7ff fdde 	bl	80004c4 <sf_spiWriteWord>
    sf_spi_RW(VDM | RWB_READ | (s * 0x20 + 0x18)); // Write control byte: N-byte length, read, select socket s register
 8000908:	1dfb      	adds	r3, r7, #7
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	015b      	lsls	r3, r3, #5
 800090e:	b2db      	uxtb	r3, r3
 8000910:	3318      	adds	r3, #24
 8000912:	b2db      	uxtb	r3, r3
 8000914:	0018      	movs	r0, r3
 8000916:	f7ff fd79 	bl	800040c <sf_spi_RW>

    if ((offset + rx_size) < S_RX_SIZE) // If the end address doesn't exceed the RX buffer boundary
 800091a:	193b      	adds	r3, r7, r4
 800091c:	881a      	ldrh	r2, [r3, #0]
 800091e:	2316      	movs	r3, #22
 8000920:	18fb      	adds	r3, r7, r3
 8000922:	881b      	ldrh	r3, [r3, #0]
 8000924:	18d2      	adds	r2, r2, r3
 8000926:	2380      	movs	r3, #128	@ 0x80
 8000928:	011b      	lsls	r3, r3, #4
 800092a:	429a      	cmp	r2, r3
 800092c:	da21      	bge.n	8000972 <Read_SOCK_Data_Buffer+0xee>
    {
        for (i = 0; i < rx_size; i++) // Read rx_size bytes
 800092e:	2314      	movs	r3, #20
 8000930:	18fb      	adds	r3, r7, r3
 8000932:	2200      	movs	r2, #0
 8000934:	801a      	strh	r2, [r3, #0]
 8000936:	e013      	b.n	8000960 <Read_SOCK_Data_Buffer+0xdc>
        {
            val = sf_spi_RW(0x00); // Send a dummy byte to read 1 byte
 8000938:	250f      	movs	r5, #15
 800093a:	197c      	adds	r4, r7, r5
 800093c:	2000      	movs	r0, #0
 800093e:	f7ff fd65 	bl	800040c <sf_spi_RW>
 8000942:	0003      	movs	r3, r0
 8000944:	7023      	strb	r3, [r4, #0]
            *dat_ptr = val;        // Store the read data into the destination buffer
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	197a      	adds	r2, r7, r5
 800094a:	7812      	ldrb	r2, [r2, #0]
 800094c:	701a      	strb	r2, [r3, #0]
            dat_ptr++;             // Increment destination buffer pointer
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	3301      	adds	r3, #1
 8000952:	603b      	str	r3, [r7, #0]
        for (i = 0; i < rx_size; i++) // Read rx_size bytes
 8000954:	2114      	movs	r1, #20
 8000956:	187b      	adds	r3, r7, r1
 8000958:	881a      	ldrh	r2, [r3, #0]
 800095a:	187b      	adds	r3, r7, r1
 800095c:	3201      	adds	r2, #1
 800095e:	801a      	strh	r2, [r3, #0]
 8000960:	2314      	movs	r3, #20
 8000962:	18fa      	adds	r2, r7, r3
 8000964:	2316      	movs	r3, #22
 8000966:	18fb      	adds	r3, r7, r3
 8000968:	8812      	ldrh	r2, [r2, #0]
 800096a:	881b      	ldrh	r3, [r3, #0]
 800096c:	429a      	cmp	r2, r3
 800096e:	d3e3      	bcc.n	8000938 <Read_SOCK_Data_Buffer+0xb4>
 8000970:	e05f      	b.n	8000a32 <Read_SOCK_Data_Buffer+0x1ae>
        }
    }
    else // If the end address exceeds the RX buffer boundary
    {
        offset = S_RX_SIZE - offset;
 8000972:	2212      	movs	r2, #18
 8000974:	18bb      	adds	r3, r7, r2
 8000976:	18ba      	adds	r2, r7, r2
 8000978:	8812      	ldrh	r2, [r2, #0]
 800097a:	2180      	movs	r1, #128	@ 0x80
 800097c:	0109      	lsls	r1, r1, #4
 800097e:	1a8a      	subs	r2, r1, r2
 8000980:	801a      	strh	r2, [r3, #0]
        for (i = 0; i < offset; i++) // Read the first 'offset' bytes
 8000982:	2314      	movs	r3, #20
 8000984:	18fb      	adds	r3, r7, r3
 8000986:	2200      	movs	r2, #0
 8000988:	801a      	strh	r2, [r3, #0]
 800098a:	e013      	b.n	80009b4 <Read_SOCK_Data_Buffer+0x130>
        {
            val = sf_spi_RW(0x00); // Send a dummy byte to read 1 byte
 800098c:	250f      	movs	r5, #15
 800098e:	197c      	adds	r4, r7, r5
 8000990:	2000      	movs	r0, #0
 8000992:	f7ff fd3b 	bl	800040c <sf_spi_RW>
 8000996:	0003      	movs	r3, r0
 8000998:	7023      	strb	r3, [r4, #0]
            *dat_ptr = val;        // Store the read data into the destination buffer
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	197a      	adds	r2, r7, r5
 800099e:	7812      	ldrb	r2, [r2, #0]
 80009a0:	701a      	strb	r2, [r3, #0]
            dat_ptr++;             // Increment destination buffer pointer
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	3301      	adds	r3, #1
 80009a6:	603b      	str	r3, [r7, #0]
        for (i = 0; i < offset; i++) // Read the first 'offset' bytes
 80009a8:	2114      	movs	r1, #20
 80009aa:	187b      	adds	r3, r7, r1
 80009ac:	881a      	ldrh	r2, [r3, #0]
 80009ae:	187b      	adds	r3, r7, r1
 80009b0:	3201      	adds	r2, #1
 80009b2:	801a      	strh	r2, [r3, #0]
 80009b4:	2314      	movs	r3, #20
 80009b6:	18fa      	adds	r2, r7, r3
 80009b8:	2312      	movs	r3, #18
 80009ba:	18fb      	adds	r3, r7, r3
 80009bc:	8812      	ldrh	r2, [r2, #0]
 80009be:	881b      	ldrh	r3, [r3, #0]
 80009c0:	429a      	cmp	r2, r3
 80009c2:	d3e3      	bcc.n	800098c <Read_SOCK_Data_Buffer+0x108>
        }
        HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET);  // Set W5500 SCS high
 80009c4:	23a0      	movs	r3, #160	@ 0xa0
 80009c6:	05db      	lsls	r3, r3, #23
 80009c8:	2201      	movs	r2, #1
 80009ca:	2110      	movs	r1, #16
 80009cc:	0018      	movs	r0, r3
 80009ce:	f001 fdae 	bl	800252e <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set W5500 SCS low
 80009d2:	23a0      	movs	r3, #160	@ 0xa0
 80009d4:	05db      	lsls	r3, r3, #23
 80009d6:	2200      	movs	r2, #0
 80009d8:	2110      	movs	r1, #16
 80009da:	0018      	movs	r0, r3
 80009dc:	f001 fda7 	bl	800252e <HAL_GPIO_WritePin>

        sf_spiWriteWord(0x00); // Write 16-bit address
 80009e0:	2000      	movs	r0, #0
 80009e2:	f7ff fd6f 	bl	80004c4 <sf_spiWriteWord>
        sf_spi_RW(VDM | RWB_READ | (s * 0x20 + 0x18)); // Write control byte: N-byte length, read, select socket s register
 80009e6:	1dfb      	adds	r3, r7, #7
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	015b      	lsls	r3, r3, #5
 80009ec:	b2db      	uxtb	r3, r3
 80009ee:	3318      	adds	r3, #24
 80009f0:	b2db      	uxtb	r3, r3
 80009f2:	0018      	movs	r0, r3
 80009f4:	f7ff fd0a 	bl	800040c <sf_spi_RW>

        for (; i < rx_size; i++) // Read the remaining (rx_size - offset) bytes
 80009f8:	e013      	b.n	8000a22 <Read_SOCK_Data_Buffer+0x19e>
        {
            val = sf_spi_RW(0x00); // Send a dummy byte to read 1 byte
 80009fa:	250f      	movs	r5, #15
 80009fc:	197c      	adds	r4, r7, r5
 80009fe:	2000      	movs	r0, #0
 8000a00:	f7ff fd04 	bl	800040c <sf_spi_RW>
 8000a04:	0003      	movs	r3, r0
 8000a06:	7023      	strb	r3, [r4, #0]
            *dat_ptr = val;        // Store the read data into the destination buffer
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	197a      	adds	r2, r7, r5
 8000a0c:	7812      	ldrb	r2, [r2, #0]
 8000a0e:	701a      	strb	r2, [r3, #0]
            dat_ptr++;             // Increment destination buffer pointer
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	3301      	adds	r3, #1
 8000a14:	603b      	str	r3, [r7, #0]
        for (; i < rx_size; i++) // Read the remaining (rx_size - offset) bytes
 8000a16:	2114      	movs	r1, #20
 8000a18:	187b      	adds	r3, r7, r1
 8000a1a:	881a      	ldrh	r2, [r3, #0]
 8000a1c:	187b      	adds	r3, r7, r1
 8000a1e:	3201      	adds	r2, #1
 8000a20:	801a      	strh	r2, [r3, #0]
 8000a22:	2314      	movs	r3, #20
 8000a24:	18fa      	adds	r2, r7, r3
 8000a26:	2316      	movs	r3, #22
 8000a28:	18fb      	adds	r3, r7, r3
 8000a2a:	8812      	ldrh	r2, [r2, #0]
 8000a2c:	881b      	ldrh	r3, [r3, #0]
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	d3e3      	bcc.n	80009fa <Read_SOCK_Data_Buffer+0x176>
        }
    }
    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set W5500 SCS high
 8000a32:	23a0      	movs	r3, #160	@ 0xa0
 8000a34:	05db      	lsls	r3, r3, #23
 8000a36:	2201      	movs	r2, #1
 8000a38:	2110      	movs	r1, #16
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	f001 fd77 	bl	800252e <HAL_GPIO_WritePin>

    offset1 += rx_size; // Update the physical address for the next read starting position
 8000a40:	2010      	movs	r0, #16
 8000a42:	183b      	adds	r3, r7, r0
 8000a44:	1839      	adds	r1, r7, r0
 8000a46:	2416      	movs	r4, #22
 8000a48:	193a      	adds	r2, r7, r4
 8000a4a:	8809      	ldrh	r1, [r1, #0]
 8000a4c:	8812      	ldrh	r2, [r2, #0]
 8000a4e:	188a      	adds	r2, r1, r2
 8000a50:	801a      	strh	r2, [r3, #0]
    Write_W5500_SOCK_Word(s, Sn_RX_RD, offset1);
 8000a52:	183b      	adds	r3, r7, r0
 8000a54:	881a      	ldrh	r2, [r3, #0]
 8000a56:	1dfb      	adds	r3, r7, #7
 8000a58:	781b      	ldrb	r3, [r3, #0]
 8000a5a:	2128      	movs	r1, #40	@ 0x28
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	f7ff fde5 	bl	800062c <Write_W5500_SOCK_Word>
    Write_W5500_SOCK_Byte(s, Sn_CR, RECV); // Issue receive command
 8000a62:	1dfb      	adds	r3, r7, #7
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	2240      	movs	r2, #64	@ 0x40
 8000a68:	2101      	movs	r1, #1
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	f7ff fda5 	bl	80005ba <Write_W5500_SOCK_Byte>
    return rx_size; // Return the length of received data
 8000a70:	193b      	adds	r3, r7, r4
 8000a72:	881b      	ldrh	r3, [r3, #0]
}
 8000a74:	0018      	movs	r0, r3
 8000a76:	46bd      	mov	sp, r7
 8000a78:	b006      	add	sp, #24
 8000a7a:	bdb0      	pop	{r4, r5, r7, pc}
 8000a7c:	000005b4 	.word	0x000005b4

08000a80 <Write_SOCK_Data_Buffer>:
* Output        : None
* Return Value  : None
* Notes         : None
*******************************************************************************/
void Write_SOCK_Data_Buffer(SOCKET s, uint8_t *dat_ptr, uint16_t size)
{
 8000a80:	b5b0      	push	{r4, r5, r7, lr}
 8000a82:	b084      	sub	sp, #16
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6039      	str	r1, [r7, #0]
 8000a88:	0011      	movs	r1, r2
 8000a8a:	1dfb      	adds	r3, r7, #7
 8000a8c:	1c02      	adds	r2, r0, #0
 8000a8e:	701a      	strb	r2, [r3, #0]
 8000a90:	1d3b      	adds	r3, r7, #4
 8000a92:	1c0a      	adds	r2, r1, #0
 8000a94:	801a      	strh	r2, [r3, #0]
    uint16_t offset, offset1;
    uint16_t i;

    // If in UDP mode, set the destination host IP and port here
    if ((Read_W5500_SOCK_Byte(s, Sn_MR) & 0x0F) != SOCK_UDP) // If socket open failed
 8000a96:	1dfb      	adds	r3, r7, #7
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	f7ff fe72 	bl	8000786 <Read_W5500_SOCK_Byte>
 8000aa2:	0003      	movs	r3, r0
 8000aa4:	001a      	movs	r2, r3
 8000aa6:	230f      	movs	r3, #15
 8000aa8:	4013      	ands	r3, r2
 8000aaa:	2b22      	cmp	r3, #34	@ 0x22
 8000aac:	d014      	beq.n	8000ad8 <Write_SOCK_Data_Buffer+0x58>
    {
        Write_W5500_SOCK_4Byte(s, Sn_DIPR, UDP_DIPR); // Set destination host IP
 8000aae:	4a70      	ldr	r2, [pc, #448]	@ (8000c70 <Write_SOCK_Data_Buffer+0x1f0>)
 8000ab0:	1dfb      	adds	r3, r7, #7
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	210c      	movs	r1, #12
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	f7ff fdf1 	bl	800069e <Write_W5500_SOCK_4Byte>
        Write_W5500_SOCK_Word(s, Sn_DPORTR, UDP_DPORT[0]*256 + UDP_DPORT[1]); // Set destination host port
 8000abc:	4b6d      	ldr	r3, [pc, #436]	@ (8000c74 <Write_SOCK_Data_Buffer+0x1f4>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	021b      	lsls	r3, r3, #8
 8000ac2:	b29b      	uxth	r3, r3
 8000ac4:	4a6b      	ldr	r2, [pc, #428]	@ (8000c74 <Write_SOCK_Data_Buffer+0x1f4>)
 8000ac6:	7852      	ldrb	r2, [r2, #1]
 8000ac8:	189b      	adds	r3, r3, r2
 8000aca:	b29a      	uxth	r2, r3
 8000acc:	1dfb      	adds	r3, r7, #7
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	2110      	movs	r1, #16
 8000ad2:	0018      	movs	r0, r3
 8000ad4:	f7ff fdaa 	bl	800062c <Write_W5500_SOCK_Word>
    }

    offset = Read_W5500_SOCK_Word(s, Sn_TX_WR);
 8000ad8:	250c      	movs	r5, #12
 8000ada:	197c      	adds	r4, r7, r5
 8000adc:	1dfb      	adds	r3, r7, #7
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	2124      	movs	r1, #36	@ 0x24
 8000ae2:	0018      	movs	r0, r3
 8000ae4:	f7ff fe86 	bl	80007f4 <Read_W5500_SOCK_Word>
 8000ae8:	0003      	movs	r3, r0
 8000aea:	8023      	strh	r3, [r4, #0]
    offset1 = offset;
 8000aec:	230a      	movs	r3, #10
 8000aee:	18fb      	adds	r3, r7, r3
 8000af0:	197a      	adds	r2, r7, r5
 8000af2:	8812      	ldrh	r2, [r2, #0]
 8000af4:	801a      	strh	r2, [r3, #0]
    offset &= (S_TX_SIZE - 1); // Calculate the actual physical address
 8000af6:	002c      	movs	r4, r5
 8000af8:	193b      	adds	r3, r7, r4
 8000afa:	193a      	adds	r2, r7, r4
 8000afc:	8812      	ldrh	r2, [r2, #0]
 8000afe:	0552      	lsls	r2, r2, #21
 8000b00:	0d52      	lsrs	r2, r2, #21
 8000b02:	801a      	strh	r2, [r3, #0]

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set W5500 SCS low
 8000b04:	23a0      	movs	r3, #160	@ 0xa0
 8000b06:	05db      	lsls	r3, r3, #23
 8000b08:	2200      	movs	r2, #0
 8000b0a:	2110      	movs	r1, #16
 8000b0c:	0018      	movs	r0, r3
 8000b0e:	f001 fd0e 	bl	800252e <HAL_GPIO_WritePin>

    sf_spiWriteWord(offset); // Write 16-bit address
 8000b12:	193b      	adds	r3, r7, r4
 8000b14:	881b      	ldrh	r3, [r3, #0]
 8000b16:	0018      	movs	r0, r3
 8000b18:	f7ff fcd4 	bl	80004c4 <sf_spiWriteWord>
    sf_spi_RW(VDM | RWB_WRITE | (s * 0x20 + 0x10)); // Write control byte: N-byte length, write, select socket s register
 8000b1c:	1dfb      	adds	r3, r7, #7
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	015b      	lsls	r3, r3, #5
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	3310      	adds	r3, #16
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	b25b      	sxtb	r3, r3
 8000b2a:	2204      	movs	r2, #4
 8000b2c:	4313      	orrs	r3, r2
 8000b2e:	b25b      	sxtb	r3, r3
 8000b30:	b2db      	uxtb	r3, r3
 8000b32:	0018      	movs	r0, r3
 8000b34:	f7ff fc6a 	bl	800040c <sf_spi_RW>

    if ((offset + size) < S_TX_SIZE) // If end address doesn't exceed TX buffer boundary
 8000b38:	193b      	adds	r3, r7, r4
 8000b3a:	881a      	ldrh	r2, [r3, #0]
 8000b3c:	1d3b      	adds	r3, r7, #4
 8000b3e:	881b      	ldrh	r3, [r3, #0]
 8000b40:	18d2      	adds	r2, r2, r3
 8000b42:	2380      	movs	r3, #128	@ 0x80
 8000b44:	011b      	lsls	r3, r3, #4
 8000b46:	429a      	cmp	r2, r3
 8000b48:	da19      	bge.n	8000b7e <Write_SOCK_Data_Buffer+0xfe>
    {
        for (i = 0; i < size; i++) // Write 'size' bytes
 8000b4a:	230e      	movs	r3, #14
 8000b4c:	18fb      	adds	r3, r7, r3
 8000b4e:	2200      	movs	r2, #0
 8000b50:	801a      	strh	r2, [r3, #0]
 8000b52:	e00c      	b.n	8000b6e <Write_SOCK_Data_Buffer+0xee>
        {
            sf_spi_RW(*dat_ptr++); // Write one byte
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	1c5a      	adds	r2, r3, #1
 8000b58:	603a      	str	r2, [r7, #0]
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	f7ff fc55 	bl	800040c <sf_spi_RW>
        for (i = 0; i < size; i++) // Write 'size' bytes
 8000b62:	210e      	movs	r1, #14
 8000b64:	187b      	adds	r3, r7, r1
 8000b66:	881a      	ldrh	r2, [r3, #0]
 8000b68:	187b      	adds	r3, r7, r1
 8000b6a:	3201      	adds	r2, #1
 8000b6c:	801a      	strh	r2, [r3, #0]
 8000b6e:	230e      	movs	r3, #14
 8000b70:	18fa      	adds	r2, r7, r3
 8000b72:	1d3b      	adds	r3, r7, #4
 8000b74:	8812      	ldrh	r2, [r2, #0]
 8000b76:	881b      	ldrh	r3, [r3, #0]
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	d3eb      	bcc.n	8000b54 <Write_SOCK_Data_Buffer+0xd4>
 8000b7c:	e055      	b.n	8000c2a <Write_SOCK_Data_Buffer+0x1aa>
        }
    }
    else // If end address exceeds TX buffer boundary
    {
        offset = S_TX_SIZE - offset;
 8000b7e:	220c      	movs	r2, #12
 8000b80:	18bb      	adds	r3, r7, r2
 8000b82:	18ba      	adds	r2, r7, r2
 8000b84:	8812      	ldrh	r2, [r2, #0]
 8000b86:	2180      	movs	r1, #128	@ 0x80
 8000b88:	0109      	lsls	r1, r1, #4
 8000b8a:	1a8a      	subs	r2, r1, r2
 8000b8c:	801a      	strh	r2, [r3, #0]
        for (i = 0; i < offset; i++) // Write the first 'offset' bytes
 8000b8e:	230e      	movs	r3, #14
 8000b90:	18fb      	adds	r3, r7, r3
 8000b92:	2200      	movs	r2, #0
 8000b94:	801a      	strh	r2, [r3, #0]
 8000b96:	e00c      	b.n	8000bb2 <Write_SOCK_Data_Buffer+0x132>
        {
            sf_spi_RW(*dat_ptr++); // Write one byte
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	1c5a      	adds	r2, r3, #1
 8000b9c:	603a      	str	r2, [r7, #0]
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	f7ff fc33 	bl	800040c <sf_spi_RW>
        for (i = 0; i < offset; i++) // Write the first 'offset' bytes
 8000ba6:	210e      	movs	r1, #14
 8000ba8:	187b      	adds	r3, r7, r1
 8000baa:	881a      	ldrh	r2, [r3, #0]
 8000bac:	187b      	adds	r3, r7, r1
 8000bae:	3201      	adds	r2, #1
 8000bb0:	801a      	strh	r2, [r3, #0]
 8000bb2:	230e      	movs	r3, #14
 8000bb4:	18fa      	adds	r2, r7, r3
 8000bb6:	230c      	movs	r3, #12
 8000bb8:	18fb      	adds	r3, r7, r3
 8000bba:	8812      	ldrh	r2, [r2, #0]
 8000bbc:	881b      	ldrh	r3, [r3, #0]
 8000bbe:	429a      	cmp	r2, r3
 8000bc0:	d3ea      	bcc.n	8000b98 <Write_SOCK_Data_Buffer+0x118>
        }
        HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET);  // Set W5500 SCS high
 8000bc2:	23a0      	movs	r3, #160	@ 0xa0
 8000bc4:	05db      	lsls	r3, r3, #23
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	2110      	movs	r1, #16
 8000bca:	0018      	movs	r0, r3
 8000bcc:	f001 fcaf 	bl	800252e <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set W5500 SCS low
 8000bd0:	23a0      	movs	r3, #160	@ 0xa0
 8000bd2:	05db      	lsls	r3, r3, #23
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	2110      	movs	r1, #16
 8000bd8:	0018      	movs	r0, r3
 8000bda:	f001 fca8 	bl	800252e <HAL_GPIO_WritePin>

        sf_spiWriteWord(0x00); // Write 16-bit address
 8000bde:	2000      	movs	r0, #0
 8000be0:	f7ff fc70 	bl	80004c4 <sf_spiWriteWord>
        sf_spi_RW(VDM | RWB_WRITE | (s * 0x20 + 0x10)); // Write control byte: N-byte length, write, select socket s register
 8000be4:	1dfb      	adds	r3, r7, #7
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	015b      	lsls	r3, r3, #5
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	3310      	adds	r3, #16
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	b25b      	sxtb	r3, r3
 8000bf2:	2204      	movs	r2, #4
 8000bf4:	4313      	orrs	r3, r2
 8000bf6:	b25b      	sxtb	r3, r3
 8000bf8:	b2db      	uxtb	r3, r3
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	f7ff fc06 	bl	800040c <sf_spi_RW>

        for (; i < size; i++) // Write the remaining (size - offset) bytes
 8000c00:	e00c      	b.n	8000c1c <Write_SOCK_Data_Buffer+0x19c>
        {
            sf_spi_RW(*dat_ptr++); // Write one byte
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	1c5a      	adds	r2, r3, #1
 8000c06:	603a      	str	r2, [r7, #0]
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	0018      	movs	r0, r3
 8000c0c:	f7ff fbfe 	bl	800040c <sf_spi_RW>
        for (; i < size; i++) // Write the remaining (size - offset) bytes
 8000c10:	210e      	movs	r1, #14
 8000c12:	187b      	adds	r3, r7, r1
 8000c14:	881a      	ldrh	r2, [r3, #0]
 8000c16:	187b      	adds	r3, r7, r1
 8000c18:	3201      	adds	r2, #1
 8000c1a:	801a      	strh	r2, [r3, #0]
 8000c1c:	230e      	movs	r3, #14
 8000c1e:	18fa      	adds	r2, r7, r3
 8000c20:	1d3b      	adds	r3, r7, #4
 8000c22:	8812      	ldrh	r2, [r2, #0]
 8000c24:	881b      	ldrh	r3, [r3, #0]
 8000c26:	429a      	cmp	r2, r3
 8000c28:	d3eb      	bcc.n	8000c02 <Write_SOCK_Data_Buffer+0x182>
        }
    }
    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set W5500 SCS high
 8000c2a:	23a0      	movs	r3, #160	@ 0xa0
 8000c2c:	05db      	lsls	r3, r3, #23
 8000c2e:	2201      	movs	r2, #1
 8000c30:	2110      	movs	r1, #16
 8000c32:	0018      	movs	r0, r3
 8000c34:	f001 fc7b 	bl	800252e <HAL_GPIO_WritePin>

    offset1 += size; // Update the physical address for the next write start position
 8000c38:	200a      	movs	r0, #10
 8000c3a:	183b      	adds	r3, r7, r0
 8000c3c:	1839      	adds	r1, r7, r0
 8000c3e:	1d3a      	adds	r2, r7, #4
 8000c40:	8809      	ldrh	r1, [r1, #0]
 8000c42:	8812      	ldrh	r2, [r2, #0]
 8000c44:	188a      	adds	r2, r1, r2
 8000c46:	801a      	strh	r2, [r3, #0]
    Write_W5500_SOCK_Word(s, Sn_TX_WR, offset1);
 8000c48:	183b      	adds	r3, r7, r0
 8000c4a:	881a      	ldrh	r2, [r3, #0]
 8000c4c:	1dfb      	adds	r3, r7, #7
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	2124      	movs	r1, #36	@ 0x24
 8000c52:	0018      	movs	r0, r3
 8000c54:	f7ff fcea 	bl	800062c <Write_W5500_SOCK_Word>
    Write_W5500_SOCK_Byte(s, Sn_CR, SEND); // Issue send command
 8000c58:	1dfb      	adds	r3, r7, #7
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	2220      	movs	r2, #32
 8000c5e:	2101      	movs	r1, #1
 8000c60:	0018      	movs	r0, r3
 8000c62:	f7ff fcaa 	bl	80005ba <Write_W5500_SOCK_Byte>
}
 8000c66:	46c0      	nop			@ (mov r8, r8)
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	b004      	add	sp, #16
 8000c6c:	bdb0      	pop	{r4, r5, r7, pc}
 8000c6e:	46c0      	nop			@ (mov r8, r8)
 8000c70:	2000009c 	.word	0x2000009c
 8000c74:	200000a0 	.word	0x200000a0

08000c78 <W5500HardwareReset>:


//
void W5500HardwareReset(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
    uint8_t count;
    count = 5;
 8000c7e:	1dfb      	adds	r3, r7, #7
 8000c80:	2205      	movs	r2, #5
 8000c82:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(W5500_RST_PORT, W5500_RST, GPIO_PIN_RESET); // Pull reset pin low
 8000c84:	2380      	movs	r3, #128	@ 0x80
 8000c86:	00db      	lsls	r3, r3, #3
 8000c88:	4814      	ldr	r0, [pc, #80]	@ (8000cdc <W5500HardwareReset+0x64>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	0019      	movs	r1, r3
 8000c8e:	f001 fc4e 	bl	800252e <HAL_GPIO_WritePin>
    bsp_DelayMS(20);
 8000c92:	2014      	movs	r0, #20
 8000c94:	f000 faca 	bl	800122c <bsp_DelayMS>
    HAL_GPIO_WritePin(W5500_RST_PORT, W5500_RST, GPIO_PIN_SET);   // Pull reset pin high
 8000c98:	2380      	movs	r3, #128	@ 0x80
 8000c9a:	00db      	lsls	r3, r3, #3
 8000c9c:	480f      	ldr	r0, [pc, #60]	@ (8000cdc <W5500HardwareReset+0x64>)
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	0019      	movs	r1, r3
 8000ca2:	f001 fc44 	bl	800252e <HAL_GPIO_WritePin>
    bsp_DelayMS(100);
 8000ca6:	2064      	movs	r0, #100	@ 0x64
 8000ca8:	f000 fac0 	bl	800122c <bsp_DelayMS>
    // Wait for the Ethernet link to come up
    while (count--)
 8000cac:	e008      	b.n	8000cc0 <W5500HardwareReset+0x48>
    {
        if ((Read_W5500_Byte(PHYCFGR) & LINK) == 1)
 8000cae:	202e      	movs	r0, #46	@ 0x2e
 8000cb0:	f7ff fd40 	bl	8000734 <Read_W5500_Byte>
 8000cb4:	0003      	movs	r3, r0
 8000cb6:	001a      	movs	r2, r3
 8000cb8:	2301      	movs	r3, #1
 8000cba:	4013      	ands	r3, r2
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d007      	beq.n	8000cd0 <W5500HardwareReset+0x58>
    while (count--)
 8000cc0:	1dfb      	adds	r3, r7, #7
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	1dfa      	adds	r2, r7, #7
 8000cc6:	1e59      	subs	r1, r3, #1
 8000cc8:	7011      	strb	r1, [r2, #0]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d1ef      	bne.n	8000cae <W5500HardwareReset+0x36>
            break;
    }
}
 8000cce:	e000      	b.n	8000cd2 <W5500HardwareReset+0x5a>
            break;
 8000cd0:	46c0      	nop			@ (mov r8, r8)
}
 8000cd2:	46c0      	nop			@ (mov r8, r8)
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	b002      	add	sp, #8
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	46c0      	nop			@ (mov r8, r8)
 8000cdc:	50000400 	.word	0x50000400

08000ce0 <Load_Net_Parameters>:
//
void Load_Net_Parameters(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
    Gateway_IP[0] = 172; // Load gateway parameters
 8000ce4:	4b26      	ldr	r3, [pc, #152]	@ (8000d80 <Load_Net_Parameters+0xa0>)
 8000ce6:	22ac      	movs	r2, #172	@ 0xac
 8000ce8:	701a      	strb	r2, [r3, #0]
    Gateway_IP[1] = 21;
 8000cea:	4b25      	ldr	r3, [pc, #148]	@ (8000d80 <Load_Net_Parameters+0xa0>)
 8000cec:	2215      	movs	r2, #21
 8000cee:	705a      	strb	r2, [r3, #1]
    Gateway_IP[2] = 96;
 8000cf0:	4b23      	ldr	r3, [pc, #140]	@ (8000d80 <Load_Net_Parameters+0xa0>)
 8000cf2:	2260      	movs	r2, #96	@ 0x60
 8000cf4:	709a      	strb	r2, [r3, #2]
    Gateway_IP[3] = 2;
 8000cf6:	4b22      	ldr	r3, [pc, #136]	@ (8000d80 <Load_Net_Parameters+0xa0>)
 8000cf8:	2202      	movs	r2, #2
 8000cfa:	70da      	strb	r2, [r3, #3]

    //172.21.96.1

    Sub_Mask[0] = 255;   // Load subnet mask
 8000cfc:	4b21      	ldr	r3, [pc, #132]	@ (8000d84 <Load_Net_Parameters+0xa4>)
 8000cfe:	22ff      	movs	r2, #255	@ 0xff
 8000d00:	701a      	strb	r2, [r3, #0]
    Sub_Mask[1] = 255;
 8000d02:	4b20      	ldr	r3, [pc, #128]	@ (8000d84 <Load_Net_Parameters+0xa4>)
 8000d04:	22ff      	movs	r2, #255	@ 0xff
 8000d06:	705a      	strb	r2, [r3, #1]
    Sub_Mask[2] = 255;
 8000d08:	4b1e      	ldr	r3, [pc, #120]	@ (8000d84 <Load_Net_Parameters+0xa4>)
 8000d0a:	22ff      	movs	r2, #255	@ 0xff
 8000d0c:	709a      	strb	r2, [r3, #2]
    Sub_Mask[3] = 0;
 8000d0e:	4b1d      	ldr	r3, [pc, #116]	@ (8000d84 <Load_Net_Parameters+0xa4>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	70da      	strb	r2, [r3, #3]

    Phy_Addr[0] = 0x0c;  // Load physical address (MAC)
 8000d14:	4b1c      	ldr	r3, [pc, #112]	@ (8000d88 <Load_Net_Parameters+0xa8>)
 8000d16:	220c      	movs	r2, #12
 8000d18:	701a      	strb	r2, [r3, #0]
    Phy_Addr[1] = 0x29;
 8000d1a:	4b1b      	ldr	r3, [pc, #108]	@ (8000d88 <Load_Net_Parameters+0xa8>)
 8000d1c:	2229      	movs	r2, #41	@ 0x29
 8000d1e:	705a      	strb	r2, [r3, #1]
    Phy_Addr[2] = 0xab;
 8000d20:	4b19      	ldr	r3, [pc, #100]	@ (8000d88 <Load_Net_Parameters+0xa8>)
 8000d22:	22ab      	movs	r2, #171	@ 0xab
 8000d24:	709a      	strb	r2, [r3, #2]
    Phy_Addr[3] = 0x7c;
 8000d26:	4b18      	ldr	r3, [pc, #96]	@ (8000d88 <Load_Net_Parameters+0xa8>)
 8000d28:	227c      	movs	r2, #124	@ 0x7c
 8000d2a:	70da      	strb	r2, [r3, #3]
    Phy_Addr[4] = 0x00;
 8000d2c:	4b16      	ldr	r3, [pc, #88]	@ (8000d88 <Load_Net_Parameters+0xa8>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	711a      	strb	r2, [r3, #4]
    Phy_Addr[5] = 0x01;
 8000d32:	4b15      	ldr	r3, [pc, #84]	@ (8000d88 <Load_Net_Parameters+0xa8>)
 8000d34:	2201      	movs	r2, #1
 8000d36:	715a      	strb	r2, [r3, #5]

    IP_Addr[0] = 172;    // Load local IP address
 8000d38:	4b14      	ldr	r3, [pc, #80]	@ (8000d8c <Load_Net_Parameters+0xac>)
 8000d3a:	22ac      	movs	r2, #172	@ 0xac
 8000d3c:	701a      	strb	r2, [r3, #0]
    IP_Addr[1] = 21;
 8000d3e:	4b13      	ldr	r3, [pc, #76]	@ (8000d8c <Load_Net_Parameters+0xac>)
 8000d40:	2215      	movs	r2, #21
 8000d42:	705a      	strb	r2, [r3, #1]
    IP_Addr[2] = 96;
 8000d44:	4b11      	ldr	r3, [pc, #68]	@ (8000d8c <Load_Net_Parameters+0xac>)
 8000d46:	2260      	movs	r2, #96	@ 0x60
 8000d48:	709a      	strb	r2, [r3, #2]
    IP_Addr[3] = 2;
 8000d4a:	4b10      	ldr	r3, [pc, #64]	@ (8000d8c <Load_Net_Parameters+0xac>)
 8000d4c:	2202      	movs	r2, #2
 8000d4e:	70da      	strb	r2, [r3, #3]

    // Load destination IP for socket 0 (e.g., a PC for debugging)
    UDP_DIPR[0] = 172;
 8000d50:	4b0f      	ldr	r3, [pc, #60]	@ (8000d90 <Load_Net_Parameters+0xb0>)
 8000d52:	22ac      	movs	r2, #172	@ 0xac
 8000d54:	701a      	strb	r2, [r3, #0]
    UDP_DIPR[1] = 21;
 8000d56:	4b0e      	ldr	r3, [pc, #56]	@ (8000d90 <Load_Net_Parameters+0xb0>)
 8000d58:	2215      	movs	r2, #21
 8000d5a:	705a      	strb	r2, [r3, #1]
    UDP_DIPR[2] = 96;
 8000d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d90 <Load_Net_Parameters+0xb0>)
 8000d5e:	2260      	movs	r2, #96	@ 0x60
 8000d60:	709a      	strb	r2, [r3, #2]
    UDP_DIPR[3] = 2;
 8000d62:	4b0b      	ldr	r3, [pc, #44]	@ (8000d90 <Load_Net_Parameters+0xb0>)
 8000d64:	2202      	movs	r2, #2
 8000d66:	70da      	strb	r2, [r3, #3]
    // Load destination port for socket 0 (e.g., a PC for debugging), 6000
    UDP_DPORT[0] = 0x17;
 8000d68:	4b0a      	ldr	r3, [pc, #40]	@ (8000d94 <Load_Net_Parameters+0xb4>)
 8000d6a:	2217      	movs	r2, #23
 8000d6c:	701a      	strb	r2, [r3, #0]
    UDP_DPORT[1] = 0x70;
 8000d6e:	4b09      	ldr	r3, [pc, #36]	@ (8000d94 <Load_Net_Parameters+0xb4>)
 8000d70:	2270      	movs	r2, #112	@ 0x70
 8000d72:	705a      	strb	r2, [r3, #1]
    S0_Mode = UDP_MODE;  // Load socket 0 working mode: UDP (broadcast) mode
 8000d74:	4b08      	ldr	r3, [pc, #32]	@ (8000d98 <Load_Net_Parameters+0xb8>)
 8000d76:	2202      	movs	r2, #2
 8000d78:	701a      	strb	r2, [r3, #0]
}
 8000d7a:	46c0      	nop			@ (mov r8, r8)
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	20000088 	.word	0x20000088
 8000d84:	2000008c 	.word	0x2000008c
 8000d88:	20000090 	.word	0x20000090
 8000d8c:	20000098 	.word	0x20000098
 8000d90:	2000009c 	.word	0x2000009c
 8000d94:	200000a0 	.word	0x200000a0
 8000d98:	20000000 	.word	0x20000000

08000d9c <setkeepalive>:
@brief  W5500 keep-alive routine: set the socket keep-alive register Sn_KPALVTR,
        unit is 5 seconds
*/

void setkeepalive(SOCKET s)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	0002      	movs	r2, r0
 8000da4:	1dfb      	adds	r3, r7, #7
 8000da6:	701a      	strb	r2, [r3, #0]
	Write_W5500_SOCK_Byte(s,Sn_KPALVTR,2);
 8000da8:	1dfb      	adds	r3, r7, #7
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	2202      	movs	r2, #2
 8000dae:	212f      	movs	r1, #47	@ 0x2f
 8000db0:	0018      	movs	r0, r3
 8000db2:	f7ff fc02 	bl	80005ba <Write_W5500_SOCK_Byte>
}
 8000db6:	46c0      	nop			@ (mov r8, r8)
 8000db8:	46bd      	mov	sp, r7
 8000dba:	b002      	add	sp, #8
 8000dbc:	bd80      	pop	{r7, pc}
	...

08000dc0 <W5500_Init>:
//
void W5500_Init(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
    uint8_t i = 0;
 8000dc6:	1dfb      	adds	r3, r7, #7
 8000dc8:	2200      	movs	r2, #0
 8000dca:	701a      	strb	r2, [r3, #0]

    Write_W5500_Byte(MR, RST); // Software reset W5500; write 1 to enable, it auto-clears after reset
 8000dcc:	2180      	movs	r1, #128	@ 0x80
 8000dce:	2000      	movs	r0, #0
 8000dd0:	f7ff fb90 	bl	80004f4 <Write_W5500_Byte>
    bsp_DelayMS(10);           // Delay 10 ms (user-defined function)
 8000dd4:	200a      	movs	r0, #10
 8000dd6:	f000 fa29 	bl	800122c <bsp_DelayMS>

    // Set gateway IP address. Gateway_IP is a 4-byte unsigned char array (user-defined).
    // Using a gateway allows communication beyond the local subnet, reaching other subnets or the Internet.
    Write_W5500_String(GAR, Gateway_IP, 4);
 8000dda:	4b1c      	ldr	r3, [pc, #112]	@ (8000e4c <W5500_Init+0x8c>)
 8000ddc:	2204      	movs	r2, #4
 8000dde:	0019      	movs	r1, r3
 8000de0:	2001      	movs	r0, #1
 8000de2:	f7ff fbac 	bl	800053e <Write_W5500_String>

    // Set subnet mask (MASK). Sub_Mask is a 4-byte unsigned char array (user-defined).
    // The subnet mask is used for subnet calculations.
    Write_W5500_String(SUBR, Sub_Mask, 4);
 8000de6:	4b1a      	ldr	r3, [pc, #104]	@ (8000e50 <W5500_Init+0x90>)
 8000de8:	2204      	movs	r2, #4
 8000dea:	0019      	movs	r1, r3
 8000dec:	2005      	movs	r0, #5
 8000dee:	f7ff fba6 	bl	800053e <Write_W5500_String>
    // Set MAC address. Phy_Addr is a 6-byte unsigned char array (user-defined),
    // used to uniquely identify the device on the network.
    // This address should be obtained from IEEE. Per OUI rules, the first 3 bytes are the vendor code,
    // and the last 3 bytes are the product serial number.
    // If you define a MAC yourself, note the first byte must be even.
    Write_W5500_String(SHAR, Phy_Addr, 6);
 8000df2:	4b18      	ldr	r3, [pc, #96]	@ (8000e54 <W5500_Init+0x94>)
 8000df4:	2206      	movs	r2, #6
 8000df6:	0019      	movs	r1, r3
 8000df8:	2009      	movs	r0, #9
 8000dfa:	f7ff fba0 	bl	800053e <Write_W5500_String>

    // Set the device‚Äôs IP address. IP_Addr is a 4-byte unsigned char array (user-defined).
    // Note: The gateway IP must be in the same subnet as the local IP, otherwise the device won't find the gateway.
    Write_W5500_String(SIPR, IP_Addr, 4);
 8000dfe:	4b16      	ldr	r3, [pc, #88]	@ (8000e58 <W5500_Init+0x98>)
 8000e00:	2204      	movs	r2, #4
 8000e02:	0019      	movs	r1, r3
 8000e04:	200f      	movs	r0, #15
 8000e06:	f7ff fb9a 	bl	800053e <Write_W5500_String>

    // Configure TX and RX buffer sizes; refer to the W5500 datasheet
    for (i = 0; i < 8; i++)
 8000e0a:	1dfb      	adds	r3, r7, #7
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	701a      	strb	r2, [r3, #0]
 8000e10:	e012      	b.n	8000e38 <W5500_Init+0x78>
    {
        Write_W5500_SOCK_Byte(i, Sn_RXBUF_SIZE, 0x02); // Socket RX memory size = 2 KB
 8000e12:	1dfb      	adds	r3, r7, #7
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	2202      	movs	r2, #2
 8000e18:	211e      	movs	r1, #30
 8000e1a:	0018      	movs	r0, r3
 8000e1c:	f7ff fbcd 	bl	80005ba <Write_W5500_SOCK_Byte>
        Write_W5500_SOCK_Byte(i, Sn_TXBUF_SIZE, 0x02); // Socket TX memory size = 2 KB
 8000e20:	1dfb      	adds	r3, r7, #7
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	2202      	movs	r2, #2
 8000e26:	211f      	movs	r1, #31
 8000e28:	0018      	movs	r0, r3
 8000e2a:	f7ff fbc6 	bl	80005ba <Write_W5500_SOCK_Byte>
    for (i = 0; i < 8; i++)
 8000e2e:	1dfb      	adds	r3, r7, #7
 8000e30:	781a      	ldrb	r2, [r3, #0]
 8000e32:	1dfb      	adds	r3, r7, #7
 8000e34:	3201      	adds	r2, #1
 8000e36:	701a      	strb	r2, [r3, #0]
 8000e38:	1dfb      	adds	r3, r7, #7
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	2b07      	cmp	r3, #7
 8000e3e:	d9e8      	bls.n	8000e12 <W5500_Init+0x52>
    // IMR_UNREACH: Destination unreachable exception interrupt in UDP communication
    // Other socket event interrupts can be added as required.
    // Write_W5500_Byte(IMR, IM_IR7 | IM_IR6);
    // Write_W5500_Byte(SIMR, S0_IMR);
    // Write_W5500_SOCK_Byte(0, Sn_IMR, IMR_SENDOK | IMR_TIMEOUT | IMR_RECV | IMR_DISCON | IMR_CON);
}
 8000e40:	46c0      	nop			@ (mov r8, r8)
 8000e42:	46c0      	nop			@ (mov r8, r8)
 8000e44:	46bd      	mov	sp, r7
 8000e46:	b002      	add	sp, #8
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	46c0      	nop			@ (mov r8, r8)
 8000e4c:	20000088 	.word	0x20000088
 8000e50:	2000008c 	.word	0x2000008c
 8000e54:	20000090 	.word	0x20000090
 8000e58:	20000098 	.word	0x20000098

08000e5c <Socket0_Config>:


//
void Socket0_Config(uint16_t usTCPPort)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	0002      	movs	r2, r0
 8000e64:	1dbb      	adds	r3, r7, #6
 8000e66:	801a      	strh	r2, [r3, #0]
    // set Socket n Port Number
    Write_W5500_SOCK_Word(0, Sn_PORT, usTCPPort);
 8000e68:	1dbb      	adds	r3, r7, #6
 8000e6a:	881b      	ldrh	r3, [r3, #0]
 8000e6c:	001a      	movs	r2, r3
 8000e6e:	2104      	movs	r1, #4
 8000e70:	2000      	movs	r0, #0
 8000e72:	f7ff fbdb 	bl	800062c <Write_W5500_SOCK_Word>

    Write_W5500_SOCK_Word(0, RTR, 2000);
 8000e76:	23fa      	movs	r3, #250	@ 0xfa
 8000e78:	00db      	lsls	r3, r3, #3
 8000e7a:	001a      	movs	r2, r3
 8000e7c:	2119      	movs	r1, #25
 8000e7e:	2000      	movs	r0, #0
 8000e80:	f7ff fbd4 	bl	800062c <Write_W5500_SOCK_Word>
    // Set retry count; default is 8
    Write_W5500_SOCK_Byte(0, RCR, 3);
 8000e84:	2203      	movs	r2, #3
 8000e86:	211b      	movs	r1, #27
 8000e88:	2000      	movs	r0, #0
 8000e8a:	f7ff fb96 	bl	80005ba <Write_W5500_SOCK_Byte>
    // Set Maximum Segment Size as 1460
    Write_W5500_SOCK_Word(0, Sn_MSSR, 1460);
 8000e8e:	4b05      	ldr	r3, [pc, #20]	@ (8000ea4 <Socket0_Config+0x48>)
 8000e90:	001a      	movs	r2, r3
 8000e92:	2112      	movs	r1, #18
 8000e94:	2000      	movs	r0, #0
 8000e96:	f7ff fbc9 	bl	800062c <Write_W5500_SOCK_Word>
}
 8000e9a:	46c0      	nop			@ (mov r8, r8)
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	b002      	add	sp, #8
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	46c0      	nop			@ (mov r8, r8)
 8000ea4:	000005b4 	.word	0x000005b4

08000ea8 <Socket_Listen>:
//
uint8_t Socket_Listen(SOCKET s)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	0002      	movs	r2, r0
 8000eb0:	1dfb      	adds	r3, r7, #7
 8000eb2:	701a      	strb	r2, [r3, #0]
    /* Set Socket n in TCP mode */
    Write_W5500_SOCK_Byte(s, Sn_MR, MR_TCP | ND_MC_MMB); // |ND_MC_MMB);//2017.10
 8000eb4:	1dfb      	adds	r3, r7, #7
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	2221      	movs	r2, #33	@ 0x21
 8000eba:	2100      	movs	r1, #0
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	f7ff fb7c 	bl	80005ba <Write_W5500_SOCK_Byte>
    /* Open Socket n */
    Write_W5500_SOCK_Byte(s, Sn_CR, OPEN);
 8000ec2:	1dfb      	adds	r3, r7, #7
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	2101      	movs	r1, #1
 8000eca:	0018      	movs	r0, r3
 8000ecc:	f7ff fb75 	bl	80005ba <Write_W5500_SOCK_Byte>

    bsp_DelayMS(5); /* Wait for a moment */
 8000ed0:	2005      	movs	r0, #5
 8000ed2:	f000 f9ab 	bl	800122c <bsp_DelayMS>
    if (Read_W5500_SOCK_Byte(s, Sn_SR) != SOCK_INIT)
 8000ed6:	1dfb      	adds	r3, r7, #7
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	2103      	movs	r1, #3
 8000edc:	0018      	movs	r0, r3
 8000ede:	f7ff fc52 	bl	8000786 <Read_W5500_SOCK_Byte>
 8000ee2:	0003      	movs	r3, r0
 8000ee4:	2b13      	cmp	r3, #19
 8000ee6:	d008      	beq.n	8000efa <Socket_Listen+0x52>
    {
        Write_W5500_SOCK_Byte(s, Sn_CR, CLOSE); /* Close Socket n */
 8000ee8:	1dfb      	adds	r3, r7, #7
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	2210      	movs	r2, #16
 8000eee:	2101      	movs	r1, #1
 8000ef0:	0018      	movs	r0, r3
 8000ef2:	f7ff fb62 	bl	80005ba <Write_W5500_SOCK_Byte>
        return FALSE;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	e021      	b.n	8000f3e <Socket_Listen+0x96>
    }
    Write_W5500_SOCK_Byte(s, Sn_CR, LISTEN); // Set socket to listen mode
 8000efa:	1dfb      	adds	r3, r7, #7
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	2202      	movs	r2, #2
 8000f00:	2101      	movs	r1, #1
 8000f02:	0018      	movs	r0, r3
 8000f04:	f7ff fb59 	bl	80005ba <Write_W5500_SOCK_Byte>
    bsp_DelayMS(5); // Delay 5 ms
 8000f08:	2005      	movs	r0, #5
 8000f0a:	f000 f98f 	bl	800122c <bsp_DelayMS>
    if (Read_W5500_SOCK_Byte(s, Sn_SR) != SOCK_LISTEN) // If socket configuration failed
 8000f0e:	1dfb      	adds	r3, r7, #7
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	2103      	movs	r1, #3
 8000f14:	0018      	movs	r0, r3
 8000f16:	f7ff fc36 	bl	8000786 <Read_W5500_SOCK_Byte>
 8000f1a:	0003      	movs	r3, r0
 8000f1c:	2b14      	cmp	r3, #20
 8000f1e:	d008      	beq.n	8000f32 <Socket_Listen+0x8a>
    {
        Write_W5500_SOCK_Byte(s, Sn_CR, CLOSE); // If not successful, close socket
 8000f20:	1dfb      	adds	r3, r7, #7
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	2210      	movs	r2, #16
 8000f26:	2101      	movs	r1, #1
 8000f28:	0018      	movs	r0, r3
 8000f2a:	f7ff fb46 	bl	80005ba <Write_W5500_SOCK_Byte>
        return FALSE; // Return FALSE (0x00)
 8000f2e:	2300      	movs	r3, #0
 8000f30:	e005      	b.n	8000f3e <Socket_Listen+0x96>
    }
    //
    Write_W5500_SOCK_Byte(0, Sn_KPALVTR, 0x02); //
 8000f32:	2202      	movs	r2, #2
 8000f34:	212f      	movs	r1, #47	@ 0x2f
 8000f36:	2000      	movs	r0, #0
 8000f38:	f7ff fb3f 	bl	80005ba <Write_W5500_SOCK_Byte>
    return TRUE;
 8000f3c:	2301      	movs	r3, #1
}
 8000f3e:	0018      	movs	r0, r3
 8000f40:	46bd      	mov	sp, r7
 8000f42:	b002      	add	sp, #8
 8000f44:	bd80      	pop	{r7, pc}

08000f46 <init_chip>:
        goto IntDispose;
}
//
// W5500HardwareInitialize
void init_chip(void)
{
 8000f46:	b580      	push	{r7, lr}
 8000f48:	af00      	add	r7, sp, #0
    bsp_InitW5500Gpio();
 8000f4a:	f7ff f9cb 	bl	80002e4 <bsp_InitW5500Gpio>
    W5500HardwareReset();
 8000f4e:	f7ff fe93 	bl	8000c78 <W5500HardwareReset>
    Load_Net_Parameters();
 8000f52:	f7ff fec5 	bl	8000ce0 <Load_Net_Parameters>
    W5500_Init(); // Initialize W5500 registers
 8000f56:	f7ff ff33 	bl	8000dc0 <W5500_Init>
    // Detect_Gateway();
    // Enable W5500 Keep-alive
    setkeepalive(0);
 8000f5a:	2000      	movs	r0, #0
 8000f5c:	f7ff ff1e 	bl	8000d9c <setkeepalive>
}
 8000f60:	46c0      	nop			@ (mov r8, r8)
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
	...

08000f68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f68:	b590      	push	{r4, r7, lr}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	0002      	movs	r2, r0
 8000f70:	6039      	str	r1, [r7, #0]
 8000f72:	1dfb      	adds	r3, r7, #7
 8000f74:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f76:	1dfb      	adds	r3, r7, #7
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f7c:	d828      	bhi.n	8000fd0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f7e:	4a2f      	ldr	r2, [pc, #188]	@ (800103c <__NVIC_SetPriority+0xd4>)
 8000f80:	1dfb      	adds	r3, r7, #7
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	b25b      	sxtb	r3, r3
 8000f86:	089b      	lsrs	r3, r3, #2
 8000f88:	33c0      	adds	r3, #192	@ 0xc0
 8000f8a:	009b      	lsls	r3, r3, #2
 8000f8c:	589b      	ldr	r3, [r3, r2]
 8000f8e:	1dfa      	adds	r2, r7, #7
 8000f90:	7812      	ldrb	r2, [r2, #0]
 8000f92:	0011      	movs	r1, r2
 8000f94:	2203      	movs	r2, #3
 8000f96:	400a      	ands	r2, r1
 8000f98:	00d2      	lsls	r2, r2, #3
 8000f9a:	21ff      	movs	r1, #255	@ 0xff
 8000f9c:	4091      	lsls	r1, r2
 8000f9e:	000a      	movs	r2, r1
 8000fa0:	43d2      	mvns	r2, r2
 8000fa2:	401a      	ands	r2, r3
 8000fa4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	019b      	lsls	r3, r3, #6
 8000faa:	22ff      	movs	r2, #255	@ 0xff
 8000fac:	401a      	ands	r2, r3
 8000fae:	1dfb      	adds	r3, r7, #7
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	0018      	movs	r0, r3
 8000fb4:	2303      	movs	r3, #3
 8000fb6:	4003      	ands	r3, r0
 8000fb8:	00db      	lsls	r3, r3, #3
 8000fba:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fbc:	481f      	ldr	r0, [pc, #124]	@ (800103c <__NVIC_SetPriority+0xd4>)
 8000fbe:	1dfb      	adds	r3, r7, #7
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	b25b      	sxtb	r3, r3
 8000fc4:	089b      	lsrs	r3, r3, #2
 8000fc6:	430a      	orrs	r2, r1
 8000fc8:	33c0      	adds	r3, #192	@ 0xc0
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000fce:	e031      	b.n	8001034 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fd0:	4a1b      	ldr	r2, [pc, #108]	@ (8001040 <__NVIC_SetPriority+0xd8>)
 8000fd2:	1dfb      	adds	r3, r7, #7
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	0019      	movs	r1, r3
 8000fd8:	230f      	movs	r3, #15
 8000fda:	400b      	ands	r3, r1
 8000fdc:	3b08      	subs	r3, #8
 8000fde:	089b      	lsrs	r3, r3, #2
 8000fe0:	3306      	adds	r3, #6
 8000fe2:	009b      	lsls	r3, r3, #2
 8000fe4:	18d3      	adds	r3, r2, r3
 8000fe6:	3304      	adds	r3, #4
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	1dfa      	adds	r2, r7, #7
 8000fec:	7812      	ldrb	r2, [r2, #0]
 8000fee:	0011      	movs	r1, r2
 8000ff0:	2203      	movs	r2, #3
 8000ff2:	400a      	ands	r2, r1
 8000ff4:	00d2      	lsls	r2, r2, #3
 8000ff6:	21ff      	movs	r1, #255	@ 0xff
 8000ff8:	4091      	lsls	r1, r2
 8000ffa:	000a      	movs	r2, r1
 8000ffc:	43d2      	mvns	r2, r2
 8000ffe:	401a      	ands	r2, r3
 8001000:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	019b      	lsls	r3, r3, #6
 8001006:	22ff      	movs	r2, #255	@ 0xff
 8001008:	401a      	ands	r2, r3
 800100a:	1dfb      	adds	r3, r7, #7
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	0018      	movs	r0, r3
 8001010:	2303      	movs	r3, #3
 8001012:	4003      	ands	r3, r0
 8001014:	00db      	lsls	r3, r3, #3
 8001016:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001018:	4809      	ldr	r0, [pc, #36]	@ (8001040 <__NVIC_SetPriority+0xd8>)
 800101a:	1dfb      	adds	r3, r7, #7
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	001c      	movs	r4, r3
 8001020:	230f      	movs	r3, #15
 8001022:	4023      	ands	r3, r4
 8001024:	3b08      	subs	r3, #8
 8001026:	089b      	lsrs	r3, r3, #2
 8001028:	430a      	orrs	r2, r1
 800102a:	3306      	adds	r3, #6
 800102c:	009b      	lsls	r3, r3, #2
 800102e:	18c3      	adds	r3, r0, r3
 8001030:	3304      	adds	r3, #4
 8001032:	601a      	str	r2, [r3, #0]
}
 8001034:	46c0      	nop			@ (mov r8, r8)
 8001036:	46bd      	mov	sp, r7
 8001038:	b003      	add	sp, #12
 800103a:	bd90      	pop	{r4, r7, pc}
 800103c:	e000e100 	.word	0xe000e100
 8001040:	e000ed00 	.word	0xe000ed00

08001044 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	1e5a      	subs	r2, r3, #1
 8001050:	2380      	movs	r3, #128	@ 0x80
 8001052:	045b      	lsls	r3, r3, #17
 8001054:	429a      	cmp	r2, r3
 8001056:	d301      	bcc.n	800105c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001058:	2301      	movs	r3, #1
 800105a:	e010      	b.n	800107e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800105c:	4b0a      	ldr	r3, [pc, #40]	@ (8001088 <SysTick_Config+0x44>)
 800105e:	687a      	ldr	r2, [r7, #4]
 8001060:	3a01      	subs	r2, #1
 8001062:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001064:	2301      	movs	r3, #1
 8001066:	425b      	negs	r3, r3
 8001068:	2103      	movs	r1, #3
 800106a:	0018      	movs	r0, r3
 800106c:	f7ff ff7c 	bl	8000f68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001070:	4b05      	ldr	r3, [pc, #20]	@ (8001088 <SysTick_Config+0x44>)
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001076:	4b04      	ldr	r3, [pc, #16]	@ (8001088 <SysTick_Config+0x44>)
 8001078:	2207      	movs	r2, #7
 800107a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800107c:	2300      	movs	r3, #0
}
 800107e:	0018      	movs	r0, r3
 8001080:	46bd      	mov	sp, r7
 8001082:	b002      	add	sp, #8
 8001084:	bd80      	pop	{r7, pc}
 8001086:	46c0      	nop			@ (mov r8, r8)
 8001088:	e000e010 	.word	0xe000e010

0800108c <bsp_InitTimer>:
*   Return Value : None
*********************************************************************************************************
*/

void bsp_InitTimer(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
    uint8_t i;

    /* Clear all software timers */
    for (i = 0; i < TMR_COUNT; i++)
 8001092:	1dfb      	adds	r3, r7, #7
 8001094:	2200      	movs	r2, #0
 8001096:	701a      	strb	r2, [r3, #0]
 8001098:	e02e      	b.n	80010f8 <bsp_InitTimer+0x6c>
    {
        s_tTmr[i].Count = 0;
 800109a:	1dfb      	adds	r3, r7, #7
 800109c:	781a      	ldrb	r2, [r3, #0]
 800109e:	4921      	ldr	r1, [pc, #132]	@ (8001124 <bsp_InitTimer+0x98>)
 80010a0:	0013      	movs	r3, r2
 80010a2:	005b      	lsls	r3, r3, #1
 80010a4:	189b      	adds	r3, r3, r2
 80010a6:	009b      	lsls	r3, r3, #2
 80010a8:	18cb      	adds	r3, r1, r3
 80010aa:	3304      	adds	r3, #4
 80010ac:	2200      	movs	r2, #0
 80010ae:	601a      	str	r2, [r3, #0]
        s_tTmr[i].PreLoad = 0;
 80010b0:	1dfb      	adds	r3, r7, #7
 80010b2:	781a      	ldrb	r2, [r3, #0]
 80010b4:	491b      	ldr	r1, [pc, #108]	@ (8001124 <bsp_InitTimer+0x98>)
 80010b6:	0013      	movs	r3, r2
 80010b8:	005b      	lsls	r3, r3, #1
 80010ba:	189b      	adds	r3, r3, r2
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	18cb      	adds	r3, r1, r3
 80010c0:	3308      	adds	r3, #8
 80010c2:	2200      	movs	r2, #0
 80010c4:	601a      	str	r2, [r3, #0]
        s_tTmr[i].Flag = 0;
 80010c6:	1dfb      	adds	r3, r7, #7
 80010c8:	781a      	ldrb	r2, [r3, #0]
 80010ca:	4916      	ldr	r1, [pc, #88]	@ (8001124 <bsp_InitTimer+0x98>)
 80010cc:	0013      	movs	r3, r2
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	189b      	adds	r3, r3, r2
 80010d2:	009b      	lsls	r3, r3, #2
 80010d4:	18cb      	adds	r3, r1, r3
 80010d6:	3301      	adds	r3, #1
 80010d8:	2200      	movs	r2, #0
 80010da:	701a      	strb	r2, [r3, #0]
        s_tTmr[i].Mode = TMR_ONCE_MODE; /* Default is one-shot mode */
 80010dc:	1dfb      	adds	r3, r7, #7
 80010de:	781a      	ldrb	r2, [r3, #0]
 80010e0:	4910      	ldr	r1, [pc, #64]	@ (8001124 <bsp_InitTimer+0x98>)
 80010e2:	0013      	movs	r3, r2
 80010e4:	005b      	lsls	r3, r3, #1
 80010e6:	189b      	adds	r3, r3, r2
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	2200      	movs	r2, #0
 80010ec:	545a      	strb	r2, [r3, r1]
    for (i = 0; i < TMR_COUNT; i++)
 80010ee:	1dfb      	adds	r3, r7, #7
 80010f0:	781a      	ldrb	r2, [r3, #0]
 80010f2:	1dfb      	adds	r3, r7, #7
 80010f4:	3201      	adds	r2, #1
 80010f6:	701a      	strb	r2, [r3, #0]
 80010f8:	1dfb      	adds	r3, r7, #7
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	2b03      	cmp	r3, #3
 80010fe:	d9cc      	bls.n	800109a <bsp_InitTimer+0xe>
            -- SystemCoreClock / 2000  : interrupt frequency 2000 Hz (period = 500 ¬µs)

        For most applications, we use 1 ms as the period.
        For low-speed CPUs or low-power applications, you can set the period to 10 ms.
    */
    SysTick_Config(SystemCoreClock / 1000);
 8001100:	4b09      	ldr	r3, [pc, #36]	@ (8001128 <bsp_InitTimer+0x9c>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	22fa      	movs	r2, #250	@ 0xfa
 8001106:	0091      	lsls	r1, r2, #2
 8001108:	0018      	movs	r0, r3
 800110a:	f7ff f819 	bl	8000140 <__udivsi3>
 800110e:	0003      	movs	r3, r0
 8001110:	0018      	movs	r0, r3
 8001112:	f7ff ff97 	bl	8001044 <SysTick_Config>

    g_ucEnableSystickISR = 1;       /* 1 means SysTick interrupt is enabled */
 8001116:	4b05      	ldr	r3, [pc, #20]	@ (800112c <bsp_InitTimer+0xa0>)
 8001118:	2201      	movs	r2, #1
 800111a:	701a      	strb	r2, [r3, #0]
}
 800111c:	46c0      	nop			@ (mov r8, r8)
 800111e:	46bd      	mov	sp, r7
 8001120:	b002      	add	sp, #8
 8001122:	bd80      	pop	{r7, pc}
 8001124:	200008ac 	.word	0x200008ac
 8001128:	20000004 	.word	0x20000004
 800112c:	200008e0 	.word	0x200008e0

08001130 <bsp_Idle>:
*   Parameter    : None
*   Return Value : None
*********************************************************************************************************
*/
void bsp_Idle(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
    //--- Put CPU into sleep, to be woken up by SysTick or other interrupts

    // For example, in the uIP protocol, you can insert the uIP polling function

    // GT811_Scan();   // Touch screen scan
}
 8001134:	46c0      	nop			@ (mov r8, r8)
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
	...

0800113c <SysTick_ISR>:
*/

extern void bsp_RunPer1ms(void);
extern void bsp_RunPer10ms(void);
void SysTick_ISR(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
    static uint8_t s_count = 0;
    uint8_t i;

    /* Called every 1 ms (used only for bsp_DelayMS) */
    if (s_uiDelayCount > 0)
 8001142:	4b24      	ldr	r3, [pc, #144]	@ (80011d4 <SysTick_ISR+0x98>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d009      	beq.n	800115e <SysTick_ISR+0x22>
    {
        if (--s_uiDelayCount == 0)
 800114a:	4b22      	ldr	r3, [pc, #136]	@ (80011d4 <SysTick_ISR+0x98>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	3b01      	subs	r3, #1
 8001150:	4a20      	ldr	r2, [pc, #128]	@ (80011d4 <SysTick_ISR+0x98>)
 8001152:	6013      	str	r3, [r2, #0]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d102      	bne.n	800115e <SysTick_ISR+0x22>
        {
            s_ucTimeOutFlag = 1;
 8001158:	4b1f      	ldr	r3, [pc, #124]	@ (80011d8 <SysTick_ISR+0x9c>)
 800115a:	2201      	movs	r2, #1
 800115c:	701a      	strb	r2, [r3, #0]
        }
    }

    /* Decrement all software timer counters every 1 ms */
    for (i = 0; i < TMR_COUNT; i++)
 800115e:	1dfb      	adds	r3, r7, #7
 8001160:	2200      	movs	r2, #0
 8001162:	701a      	strb	r2, [r3, #0]
 8001164:	e00f      	b.n	8001186 <SysTick_ISR+0x4a>
    {
        bsp_SoftTimerDec(&s_tTmr[i]);
 8001166:	1dfb      	adds	r3, r7, #7
 8001168:	781a      	ldrb	r2, [r3, #0]
 800116a:	0013      	movs	r3, r2
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	189b      	adds	r3, r3, r2
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	4a1a      	ldr	r2, [pc, #104]	@ (80011dc <SysTick_ISR+0xa0>)
 8001174:	189b      	adds	r3, r3, r2
 8001176:	0018      	movs	r0, r3
 8001178:	f000 f838 	bl	80011ec <bsp_SoftTimerDec>
    for (i = 0; i < TMR_COUNT; i++)
 800117c:	1dfb      	adds	r3, r7, #7
 800117e:	781a      	ldrb	r2, [r3, #0]
 8001180:	1dfb      	adds	r3, r7, #7
 8001182:	3201      	adds	r2, #1
 8001184:	701a      	strb	r2, [r3, #0]
 8001186:	1dfb      	adds	r3, r7, #7
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2b03      	cmp	r3, #3
 800118c:	d9eb      	bls.n	8001166 <SysTick_ISR+0x2a>
    }

    /* Increase global runtime every 1 ms */
    g_iRunTime++;
 800118e:	4b14      	ldr	r3, [pc, #80]	@ (80011e0 <SysTick_ISR+0xa4>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	1c5a      	adds	r2, r3, #1
 8001194:	4b12      	ldr	r3, [pc, #72]	@ (80011e0 <SysTick_ISR+0xa4>)
 8001196:	601a      	str	r2, [r3, #0]
    if (g_iRunTime == 0x7FFFFFFF)    /* This variable is int32_t, max value is 0x7FFFFFFF */
 8001198:	4b11      	ldr	r3, [pc, #68]	@ (80011e0 <SysTick_ISR+0xa4>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a11      	ldr	r2, [pc, #68]	@ (80011e4 <SysTick_ISR+0xa8>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d102      	bne.n	80011a8 <SysTick_ISR+0x6c>
    {
        g_iRunTime = 0;
 80011a2:	4b0f      	ldr	r3, [pc, #60]	@ (80011e0 <SysTick_ISR+0xa4>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]
    }

    bsp_RunPer1ms();        /* Call this function every 1 ms, defined in bsp.c */
 80011a8:	f000 fa7e 	bl	80016a8 <bsp_RunPer1ms>

    if (++s_count >= 10)
 80011ac:	4b0e      	ldr	r3, [pc, #56]	@ (80011e8 <SysTick_ISR+0xac>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	3301      	adds	r3, #1
 80011b2:	b2da      	uxtb	r2, r3
 80011b4:	4b0c      	ldr	r3, [pc, #48]	@ (80011e8 <SysTick_ISR+0xac>)
 80011b6:	701a      	strb	r2, [r3, #0]
 80011b8:	4b0b      	ldr	r3, [pc, #44]	@ (80011e8 <SysTick_ISR+0xac>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	2b09      	cmp	r3, #9
 80011be:	d904      	bls.n	80011ca <SysTick_ISR+0x8e>
    {
        s_count = 0;
 80011c0:	4b09      	ldr	r3, [pc, #36]	@ (80011e8 <SysTick_ISR+0xac>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	701a      	strb	r2, [r3, #0]

        bsp_RunPer10ms();   /* Call this function every 10 ms, defined in bsp.c */
 80011c6:	f000 fa75 	bl	80016b4 <bsp_RunPer10ms>
    }
}
 80011ca:	46c0      	nop			@ (mov r8, r8)
 80011cc:	46bd      	mov	sp, r7
 80011ce:	b002      	add	sp, #8
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	46c0      	nop			@ (mov r8, r8)
 80011d4:	200008a4 	.word	0x200008a4
 80011d8:	200008a8 	.word	0x200008a8
 80011dc:	200008ac 	.word	0x200008ac
 80011e0:	200008dc 	.word	0x200008dc
 80011e4:	7fffffff 	.word	0x7fffffff
 80011e8:	200008e1 	.word	0x200008e1

080011ec <bsp_SoftTimerDec>:
*   Parameter    : _tmr : Pointer to timer variable
*   Return Value : None
*********************************************************************************************************
*/
static void bsp_SoftTimerDec(SOFT_TMR *_tmr)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
    if (_tmr->Count > 0)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d012      	beq.n	8001222 <bsp_SoftTimerDec+0x36>
    {
        /* If the timer variable decrements to 1, set the timer flag */
        if (--_tmr->Count == 0)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	3b01      	subs	r3, #1
 8001202:	687a      	ldr	r2, [r7, #4]
 8001204:	6053      	str	r3, [r2, #4]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d10b      	bne.n	8001222 <bsp_SoftTimerDec+0x36>
        {
            _tmr->Flag = 1;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2201      	movs	r2, #1
 800120e:	705a      	strb	r2, [r3, #1]

            /* If in auto mode, reload the counter automatically */
            if (_tmr->Mode == TMR_AUTO_MODE)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	b2db      	uxtb	r3, r3
 8001216:	2b01      	cmp	r3, #1
 8001218:	d103      	bne.n	8001222 <bsp_SoftTimerDec+0x36>
            {
                _tmr->Count = _tmr->PreLoad;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	689a      	ldr	r2, [r3, #8]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	605a      	str	r2, [r3, #4]
            }
        }
    }
}
 8001222:	46c0      	nop			@ (mov r8, r8)
 8001224:	46bd      	mov	sp, r7
 8001226:	b002      	add	sp, #8
 8001228:	bd80      	pop	{r7, pc}
	...

0800122c <bsp_DelayMS>:
*   Parameter    : n : Delay length in ms. n should be greater than 2
*   Return Value : None
*********************************************************************************************************
*/
void bsp_DelayMS(uint32_t n)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b084      	sub	sp, #16
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
    if (n == 0)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d01e      	beq.n	8001278 <bsp_DelayMS+0x4c>
    {
        return;
    }
    else if (n == 1)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2b01      	cmp	r3, #1
 800123e:	d101      	bne.n	8001244 <bsp_DelayMS+0x18>
    {
        n = 2;
 8001240:	2302      	movs	r3, #2
 8001242:	607b      	str	r3, [r7, #4]
 8001244:	2301      	movs	r3, #1
 8001246:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	f383 8810 	msr	PRIMASK, r3
}
 800124e:	46c0      	nop			@ (mov r8, r8)
    }

    DISABLE_INT();              /* Disable interrupts */

    s_uiDelayCount = n;
 8001250:	4b0c      	ldr	r3, [pc, #48]	@ (8001284 <bsp_DelayMS+0x58>)
 8001252:	687a      	ldr	r2, [r7, #4]
 8001254:	601a      	str	r2, [r3, #0]
    s_ucTimeOutFlag = 0;
 8001256:	4b0c      	ldr	r3, [pc, #48]	@ (8001288 <bsp_DelayMS+0x5c>)
 8001258:	2200      	movs	r2, #0
 800125a:	701a      	strb	r2, [r3, #0]
 800125c:	2300      	movs	r3, #0
 800125e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	f383 8810 	msr	PRIMASK, r3
}
 8001266:	46c0      	nop			@ (mov r8, r8)

    ENABLE_INT();               /* Enable interrupts */

    while (1)
    {
        bsp_Idle();             /* Operations to execute when CPU is idle, see bsp.c and bsp.h */
 8001268:	f7ff ff62 	bl	8001130 <bsp_Idle>
        /*
            Wait until delay time expires
            Note: Compiler may assume s_ucTimeOutFlag = 0, which can cause optimization issues.
                  Therefore, s_ucTimeOutFlag must be declared as volatile.
        */
        if (s_ucTimeOutFlag == 1)
 800126c:	4b06      	ldr	r3, [pc, #24]	@ (8001288 <bsp_DelayMS+0x5c>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	b2db      	uxtb	r3, r3
 8001272:	2b01      	cmp	r3, #1
 8001274:	d002      	beq.n	800127c <bsp_DelayMS+0x50>
        bsp_Idle();             /* Operations to execute when CPU is idle, see bsp.c and bsp.h */
 8001276:	e7f7      	b.n	8001268 <bsp_DelayMS+0x3c>
        return;
 8001278:	46c0      	nop			@ (mov r8, r8)
 800127a:	e000      	b.n	800127e <bsp_DelayMS+0x52>
        {
            break;
 800127c:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 800127e:	46bd      	mov	sp, r7
 8001280:	b004      	add	sp, #16
 8001282:	bd80      	pop	{r7, pc}
 8001284:	200008a4 	.word	0x200008a4
 8001288:	200008a8 	.word	0x200008a8

0800128c <SysTick_Handler>:
*   Parameter    : None
*   Return Value : None
*********************************************************************************************************
*/
void SysTick_Handler(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
    HAL_IncTick();  /* ST HAL library SysTick interrupt service routine */
 8001290:	f000 fc8a 	bl	8001ba8 <HAL_IncTick>

    if (g_ucEnableSystickISR == 0)
 8001294:	4b05      	ldr	r3, [pc, #20]	@ (80012ac <SysTick_Handler+0x20>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	b2db      	uxtb	r3, r3
 800129a:	2b00      	cmp	r3, #0
 800129c:	d002      	beq.n	80012a4 <SysTick_Handler+0x18>
    {
        return;
    }

    SysTick_ISR();  /* AnFuLai BSP library SysTick interrupt service routine */
 800129e:	f7ff ff4d 	bl	800113c <SysTick_ISR>
 80012a2:	e000      	b.n	80012a6 <SysTick_Handler+0x1a>
        return;
 80012a4:	46c0      	nop			@ (mov r8, r8)
}
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	46c0      	nop			@ (mov r8, r8)
 80012ac:	200008e0 	.word	0x200008e0

080012b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b086      	sub	sp, #24
 80012b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012b6:	f000 fc23 	bl	8001b00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ba:	f000 f83d 	bl	8001338 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  bsp_InitTimer();  	/* Initialize SysTick timer */
 80012be:	f7ff fee5 	bl	800108c <bsp_InitTimer>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012c2:	f000 f971 	bl	80015a8 <MX_GPIO_Init>
  MX_ADC_Init();
 80012c6:	f000 f895 	bl	80013f4 <MX_ADC_Init>
  MX_IWDG_Init();
 80012ca:	f000 f915 	bl	80014f8 <MX_IWDG_Init>
  MX_SPI2_Init();
 80012ce:	f000 f933 	bl	8001538 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  BSP_W25Qx_Init();
 80012d2:	f7fe ffc1 	bl	8000258 <BSP_W25Qx_Init>
  /* USER CODE END 2 */
  //W5500HardwareInitilize;
  init_chip();
 80012d6:	f7ff fe36 	bl	8000f46 <init_chip>
  Load_Net_Parameters();
 80012da:	f7ff fd01 	bl	8000ce0 <Load_Net_Parameters>
  Socket0_Config(6000);
 80012de:	4b13      	ldr	r3, [pc, #76]	@ (800132c <main+0x7c>)
 80012e0:	0018      	movs	r0, r3
 80012e2:	f7ff fdbb 	bl	8000e5c <Socket0_Config>
  unsigned char port = 6000;
 80012e6:	2117      	movs	r1, #23
 80012e8:	187b      	adds	r3, r7, r1
 80012ea:	2270      	movs	r2, #112	@ 0x70
 80012ec:	701a      	strb	r2, [r3, #0]
  Socket_Listen(port);
 80012ee:	187b      	adds	r3, r7, r1
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	0018      	movs	r0, r3
 80012f4:	f7ff fdd8 	bl	8000ea8 <Socket_Listen>

  Write_W5500_SOCK_Byte(0,  Sn_MR, MR_UDP); // UDP mode
 80012f8:	2202      	movs	r2, #2
 80012fa:	2100      	movs	r1, #0
 80012fc:	2000      	movs	r0, #0
 80012fe:	f7ff f95c 	bl	80005ba <Write_W5500_SOCK_Byte>
  Write_W5500_SOCK_Byte(0, Sn_CR, OPEN);
 8001302:	2201      	movs	r2, #1
 8001304:	2101      	movs	r1, #1
 8001306:	2000      	movs	r0, #0
 8001308:	f7ff f957 	bl	80005ba <Write_W5500_SOCK_Byte>
  SystemController system_ctrl;
  System_Init(&system_ctrl);
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	0018      	movs	r0, r3
 8001310:	f000 fb2e 	bl	8001970 <System_Init>
  {
    /* USER CODE END WHILE */
	  //ad_dataflush();


	  HAL_IWDG_Refresh(&hiwdg); // Feed the watchdog: reload watchdog counter with
 8001314:	4b06      	ldr	r3, [pc, #24]	@ (8001330 <main+0x80>)
 8001316:	0018      	movs	r0, r3
 8001318:	f001 f994 	bl	8002644 <HAL_IWDG_Refresh>
	  System_Loop();
 800131c:	f000 fb74 	bl	8001a08 <System_Loop>
	  printf("Cody is hot!");
 8001320:	4b04      	ldr	r3, [pc, #16]	@ (8001334 <main+0x84>)
 8001322:	0018      	movs	r0, r3
 8001324:	f002 fe1c 	bl	8003f60 <iprintf>
  {
 8001328:	46c0      	nop			@ (mov r8, r8)
 800132a:	e7f3      	b.n	8001314 <main+0x64>
 800132c:	00001770 	.word	0x00001770
 8001330:	20000940 	.word	0x20000940
 8001334:	08004d78 	.word	0x08004d78

08001338 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001338:	b590      	push	{r4, r7, lr}
 800133a:	b095      	sub	sp, #84	@ 0x54
 800133c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800133e:	2418      	movs	r4, #24
 8001340:	193b      	adds	r3, r7, r4
 8001342:	0018      	movs	r0, r3
 8001344:	2338      	movs	r3, #56	@ 0x38
 8001346:	001a      	movs	r2, r3
 8001348:	2100      	movs	r1, #0
 800134a:	f002 ff65 	bl	8004218 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800134e:	1d3b      	adds	r3, r7, #4
 8001350:	0018      	movs	r0, r3
 8001352:	2314      	movs	r3, #20
 8001354:	001a      	movs	r2, r3
 8001356:	2100      	movs	r1, #0
 8001358:	f002 ff5e 	bl	8004218 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800135c:	4b23      	ldr	r3, [pc, #140]	@ (80013ec <SystemClock_Config+0xb4>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a23      	ldr	r2, [pc, #140]	@ (80013f0 <SystemClock_Config+0xb8>)
 8001362:	401a      	ands	r2, r3
 8001364:	4b21      	ldr	r3, [pc, #132]	@ (80013ec <SystemClock_Config+0xb4>)
 8001366:	2180      	movs	r1, #128	@ 0x80
 8001368:	0109      	lsls	r1, r1, #4
 800136a:	430a      	orrs	r2, r1
 800136c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800136e:	193b      	adds	r3, r7, r4
 8001370:	2209      	movs	r2, #9
 8001372:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001374:	193b      	adds	r3, r7, r4
 8001376:	2280      	movs	r2, #128	@ 0x80
 8001378:	0252      	lsls	r2, r2, #9
 800137a:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800137c:	0021      	movs	r1, r4
 800137e:	187b      	adds	r3, r7, r1
 8001380:	2201      	movs	r2, #1
 8001382:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001384:	187b      	adds	r3, r7, r1
 8001386:	2202      	movs	r2, #2
 8001388:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800138a:	187b      	adds	r3, r7, r1
 800138c:	2280      	movs	r2, #128	@ 0x80
 800138e:	0252      	lsls	r2, r2, #9
 8001390:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_8;
 8001392:	187b      	adds	r3, r7, r1
 8001394:	22c0      	movs	r2, #192	@ 0xc0
 8001396:	0312      	lsls	r2, r2, #12
 8001398:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 800139a:	187b      	adds	r3, r7, r1
 800139c:	2280      	movs	r2, #128	@ 0x80
 800139e:	03d2      	lsls	r2, r2, #15
 80013a0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013a2:	187b      	adds	r3, r7, r1
 80013a4:	0018      	movs	r0, r3
 80013a6:	f001 f95d 	bl	8002664 <HAL_RCC_OscConfig>
 80013aa:	1e03      	subs	r3, r0, #0
 80013ac:	d001      	beq.n	80013b2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80013ae:	f000 f995 	bl	80016dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	220f      	movs	r2, #15
 80013b6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013b8:	1d3b      	adds	r3, r7, #4
 80013ba:	2203      	movs	r2, #3
 80013bc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013be:	1d3b      	adds	r3, r7, #4
 80013c0:	2200      	movs	r2, #0
 80013c2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013c4:	1d3b      	adds	r3, r7, #4
 80013c6:	2200      	movs	r2, #0
 80013c8:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013ca:	1d3b      	adds	r3, r7, #4
 80013cc:	2200      	movs	r2, #0
 80013ce:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013d0:	1d3b      	adds	r3, r7, #4
 80013d2:	2101      	movs	r1, #1
 80013d4:	0018      	movs	r0, r3
 80013d6:	f001 fd19 	bl	8002e0c <HAL_RCC_ClockConfig>
 80013da:	1e03      	subs	r3, r0, #0
 80013dc:	d001      	beq.n	80013e2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80013de:	f000 f97d 	bl	80016dc <Error_Handler>
  }
}
 80013e2:	46c0      	nop			@ (mov r8, r8)
 80013e4:	46bd      	mov	sp, r7
 80013e6:	b015      	add	sp, #84	@ 0x54
 80013e8:	bd90      	pop	{r4, r7, pc}
 80013ea:	46c0      	nop			@ (mov r8, r8)
 80013ec:	40007000 	.word	0x40007000
 80013f0:	ffffe7ff 	.word	0xffffe7ff

080013f4 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013fa:	003b      	movs	r3, r7
 80013fc:	0018      	movs	r0, r3
 80013fe:	2308      	movs	r3, #8
 8001400:	001a      	movs	r2, r3
 8001402:	2100      	movs	r1, #0
 8001404:	f002 ff08 	bl	8004218 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001408:	4b37      	ldr	r3, [pc, #220]	@ (80014e8 <MX_ADC_Init+0xf4>)
 800140a:	4a38      	ldr	r2, [pc, #224]	@ (80014ec <MX_ADC_Init+0xf8>)
 800140c:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 800140e:	4b36      	ldr	r3, [pc, #216]	@ (80014e8 <MX_ADC_Init+0xf4>)
 8001410:	2200      	movs	r2, #0
 8001412:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001414:	4b34      	ldr	r3, [pc, #208]	@ (80014e8 <MX_ADC_Init+0xf4>)
 8001416:	2280      	movs	r2, #128	@ 0x80
 8001418:	05d2      	lsls	r2, r2, #23
 800141a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800141c:	4b32      	ldr	r3, [pc, #200]	@ (80014e8 <MX_ADC_Init+0xf4>)
 800141e:	2200      	movs	r2, #0
 8001420:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001422:	4b31      	ldr	r3, [pc, #196]	@ (80014e8 <MX_ADC_Init+0xf4>)
 8001424:	2200      	movs	r2, #0
 8001426:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001428:	4b2f      	ldr	r3, [pc, #188]	@ (80014e8 <MX_ADC_Init+0xf4>)
 800142a:	2201      	movs	r2, #1
 800142c:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800142e:	4b2e      	ldr	r3, [pc, #184]	@ (80014e8 <MX_ADC_Init+0xf4>)
 8001430:	2200      	movs	r2, #0
 8001432:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001434:	4b2c      	ldr	r3, [pc, #176]	@ (80014e8 <MX_ADC_Init+0xf4>)
 8001436:	2220      	movs	r2, #32
 8001438:	2100      	movs	r1, #0
 800143a:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800143c:	4b2a      	ldr	r3, [pc, #168]	@ (80014e8 <MX_ADC_Init+0xf4>)
 800143e:	2221      	movs	r2, #33	@ 0x21
 8001440:	2100      	movs	r1, #0
 8001442:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001444:	4b28      	ldr	r3, [pc, #160]	@ (80014e8 <MX_ADC_Init+0xf4>)
 8001446:	2200      	movs	r2, #0
 8001448:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800144a:	4b27      	ldr	r3, [pc, #156]	@ (80014e8 <MX_ADC_Init+0xf4>)
 800144c:	22c2      	movs	r2, #194	@ 0xc2
 800144e:	32ff      	adds	r2, #255	@ 0xff
 8001450:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001452:	4b25      	ldr	r3, [pc, #148]	@ (80014e8 <MX_ADC_Init+0xf4>)
 8001454:	222c      	movs	r2, #44	@ 0x2c
 8001456:	2100      	movs	r1, #0
 8001458:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800145a:	4b23      	ldr	r3, [pc, #140]	@ (80014e8 <MX_ADC_Init+0xf4>)
 800145c:	2204      	movs	r2, #4
 800145e:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001460:	4b21      	ldr	r3, [pc, #132]	@ (80014e8 <MX_ADC_Init+0xf4>)
 8001462:	2200      	movs	r2, #0
 8001464:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001466:	4b20      	ldr	r3, [pc, #128]	@ (80014e8 <MX_ADC_Init+0xf4>)
 8001468:	2200      	movs	r2, #0
 800146a:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 800146c:	4b1e      	ldr	r3, [pc, #120]	@ (80014e8 <MX_ADC_Init+0xf4>)
 800146e:	2200      	movs	r2, #0
 8001470:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001472:	4b1d      	ldr	r3, [pc, #116]	@ (80014e8 <MX_ADC_Init+0xf4>)
 8001474:	2200      	movs	r2, #0
 8001476:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001478:	4b1b      	ldr	r3, [pc, #108]	@ (80014e8 <MX_ADC_Init+0xf4>)
 800147a:	0018      	movs	r0, r3
 800147c:	f000 fbd4 	bl	8001c28 <HAL_ADC_Init>
 8001480:	1e03      	subs	r3, r0, #0
 8001482:	d001      	beq.n	8001488 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8001484:	f000 f92a 	bl	80016dc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001488:	003b      	movs	r3, r7
 800148a:	2201      	movs	r2, #1
 800148c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800148e:	003b      	movs	r3, r7
 8001490:	2280      	movs	r2, #128	@ 0x80
 8001492:	0152      	lsls	r2, r2, #5
 8001494:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001496:	003a      	movs	r2, r7
 8001498:	4b13      	ldr	r3, [pc, #76]	@ (80014e8 <MX_ADC_Init+0xf4>)
 800149a:	0011      	movs	r1, r2
 800149c:	0018      	movs	r0, r3
 800149e:	f000 fd37 	bl	8001f10 <HAL_ADC_ConfigChannel>
 80014a2:	1e03      	subs	r3, r0, #0
 80014a4:	d001      	beq.n	80014aa <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 80014a6:	f000 f919 	bl	80016dc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80014aa:	003b      	movs	r3, r7
 80014ac:	4a10      	ldr	r2, [pc, #64]	@ (80014f0 <MX_ADC_Init+0xfc>)
 80014ae:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80014b0:	003a      	movs	r2, r7
 80014b2:	4b0d      	ldr	r3, [pc, #52]	@ (80014e8 <MX_ADC_Init+0xf4>)
 80014b4:	0011      	movs	r1, r2
 80014b6:	0018      	movs	r0, r3
 80014b8:	f000 fd2a 	bl	8001f10 <HAL_ADC_ConfigChannel>
 80014bc:	1e03      	subs	r3, r0, #0
 80014be:	d001      	beq.n	80014c4 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 80014c0:	f000 f90c 	bl	80016dc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80014c4:	003b      	movs	r3, r7
 80014c6:	4a0b      	ldr	r2, [pc, #44]	@ (80014f4 <MX_ADC_Init+0x100>)
 80014c8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80014ca:	003a      	movs	r2, r7
 80014cc:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <MX_ADC_Init+0xf4>)
 80014ce:	0011      	movs	r1, r2
 80014d0:	0018      	movs	r0, r3
 80014d2:	f000 fd1d 	bl	8001f10 <HAL_ADC_ConfigChannel>
 80014d6:	1e03      	subs	r3, r0, #0
 80014d8:	d001      	beq.n	80014de <MX_ADC_Init+0xea>
  {
    Error_Handler();
 80014da:	f000 f8ff 	bl	80016dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80014de:	46c0      	nop			@ (mov r8, r8)
 80014e0:	46bd      	mov	sp, r7
 80014e2:	b002      	add	sp, #8
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	46c0      	nop			@ (mov r8, r8)
 80014e8:	200008e4 	.word	0x200008e4
 80014ec:	40012400 	.word	0x40012400
 80014f0:	08000004 	.word	0x08000004
 80014f4:	0c000008 	.word	0x0c000008

080014f8 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80014fc:	4b0b      	ldr	r3, [pc, #44]	@ (800152c <MX_IWDG_Init+0x34>)
 80014fe:	4a0c      	ldr	r2, [pc, #48]	@ (8001530 <MX_IWDG_Init+0x38>)
 8001500:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8001502:	4b0a      	ldr	r3, [pc, #40]	@ (800152c <MX_IWDG_Init+0x34>)
 8001504:	2200      	movs	r2, #0
 8001506:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8001508:	4b08      	ldr	r3, [pc, #32]	@ (800152c <MX_IWDG_Init+0x34>)
 800150a:	4a0a      	ldr	r2, [pc, #40]	@ (8001534 <MX_IWDG_Init+0x3c>)
 800150c:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 800150e:	4b07      	ldr	r3, [pc, #28]	@ (800152c <MX_IWDG_Init+0x34>)
 8001510:	4a08      	ldr	r2, [pc, #32]	@ (8001534 <MX_IWDG_Init+0x3c>)
 8001512:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001514:	4b05      	ldr	r3, [pc, #20]	@ (800152c <MX_IWDG_Init+0x34>)
 8001516:	0018      	movs	r0, r3
 8001518:	f001 f842 	bl	80025a0 <HAL_IWDG_Init>
 800151c:	1e03      	subs	r3, r0, #0
 800151e:	d001      	beq.n	8001524 <MX_IWDG_Init+0x2c>
  {
    Error_Handler();
 8001520:	f000 f8dc 	bl	80016dc <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001524:	46c0      	nop			@ (mov r8, r8)
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	46c0      	nop			@ (mov r8, r8)
 800152c:	20000940 	.word	0x20000940
 8001530:	40003000 	.word	0x40003000
 8001534:	00000fff 	.word	0x00000fff

08001538 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800153c:	4b18      	ldr	r3, [pc, #96]	@ (80015a0 <MX_SPI2_Init+0x68>)
 800153e:	4a19      	ldr	r2, [pc, #100]	@ (80015a4 <MX_SPI2_Init+0x6c>)
 8001540:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001542:	4b17      	ldr	r3, [pc, #92]	@ (80015a0 <MX_SPI2_Init+0x68>)
 8001544:	2282      	movs	r2, #130	@ 0x82
 8001546:	0052      	lsls	r2, r2, #1
 8001548:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800154a:	4b15      	ldr	r3, [pc, #84]	@ (80015a0 <MX_SPI2_Init+0x68>)
 800154c:	2200      	movs	r2, #0
 800154e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001550:	4b13      	ldr	r3, [pc, #76]	@ (80015a0 <MX_SPI2_Init+0x68>)
 8001552:	2200      	movs	r2, #0
 8001554:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001556:	4b12      	ldr	r3, [pc, #72]	@ (80015a0 <MX_SPI2_Init+0x68>)
 8001558:	2200      	movs	r2, #0
 800155a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800155c:	4b10      	ldr	r3, [pc, #64]	@ (80015a0 <MX_SPI2_Init+0x68>)
 800155e:	2200      	movs	r2, #0
 8001560:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001562:	4b0f      	ldr	r3, [pc, #60]	@ (80015a0 <MX_SPI2_Init+0x68>)
 8001564:	2280      	movs	r2, #128	@ 0x80
 8001566:	0092      	lsls	r2, r2, #2
 8001568:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800156a:	4b0d      	ldr	r3, [pc, #52]	@ (80015a0 <MX_SPI2_Init+0x68>)
 800156c:	2200      	movs	r2, #0
 800156e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001570:	4b0b      	ldr	r3, [pc, #44]	@ (80015a0 <MX_SPI2_Init+0x68>)
 8001572:	2200      	movs	r2, #0
 8001574:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001576:	4b0a      	ldr	r3, [pc, #40]	@ (80015a0 <MX_SPI2_Init+0x68>)
 8001578:	2200      	movs	r2, #0
 800157a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800157c:	4b08      	ldr	r3, [pc, #32]	@ (80015a0 <MX_SPI2_Init+0x68>)
 800157e:	2200      	movs	r2, #0
 8001580:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001582:	4b07      	ldr	r3, [pc, #28]	@ (80015a0 <MX_SPI2_Init+0x68>)
 8001584:	2207      	movs	r2, #7
 8001586:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001588:	4b05      	ldr	r3, [pc, #20]	@ (80015a0 <MX_SPI2_Init+0x68>)
 800158a:	0018      	movs	r0, r3
 800158c:	f001 fe0c 	bl	80031a8 <HAL_SPI_Init>
 8001590:	1e03      	subs	r3, r0, #0
 8001592:	d001      	beq.n	8001598 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001594:	f000 f8a2 	bl	80016dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001598:	46c0      	nop			@ (mov r8, r8)
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	46c0      	nop			@ (mov r8, r8)
 80015a0:	20000950 	.word	0x20000950
 80015a4:	40003800 	.word	0x40003800

080015a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015a8:	b590      	push	{r4, r7, lr}
 80015aa:	b089      	sub	sp, #36	@ 0x24
 80015ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ae:	240c      	movs	r4, #12
 80015b0:	193b      	adds	r3, r7, r4
 80015b2:	0018      	movs	r0, r3
 80015b4:	2314      	movs	r3, #20
 80015b6:	001a      	movs	r2, r3
 80015b8:	2100      	movs	r1, #0
 80015ba:	f002 fe2d 	bl	8004218 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015be:	4b36      	ldr	r3, [pc, #216]	@ (8001698 <MX_GPIO_Init+0xf0>)
 80015c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80015c2:	4b35      	ldr	r3, [pc, #212]	@ (8001698 <MX_GPIO_Init+0xf0>)
 80015c4:	2180      	movs	r1, #128	@ 0x80
 80015c6:	430a      	orrs	r2, r1
 80015c8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80015ca:	4b33      	ldr	r3, [pc, #204]	@ (8001698 <MX_GPIO_Init+0xf0>)
 80015cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015ce:	2280      	movs	r2, #128	@ 0x80
 80015d0:	4013      	ands	r3, r2
 80015d2:	60bb      	str	r3, [r7, #8]
 80015d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d6:	4b30      	ldr	r3, [pc, #192]	@ (8001698 <MX_GPIO_Init+0xf0>)
 80015d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80015da:	4b2f      	ldr	r3, [pc, #188]	@ (8001698 <MX_GPIO_Init+0xf0>)
 80015dc:	2101      	movs	r1, #1
 80015de:	430a      	orrs	r2, r1
 80015e0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80015e2:	4b2d      	ldr	r3, [pc, #180]	@ (8001698 <MX_GPIO_Init+0xf0>)
 80015e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015e6:	2201      	movs	r2, #1
 80015e8:	4013      	ands	r3, r2
 80015ea:	607b      	str	r3, [r7, #4]
 80015ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ee:	4b2a      	ldr	r3, [pc, #168]	@ (8001698 <MX_GPIO_Init+0xf0>)
 80015f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80015f2:	4b29      	ldr	r3, [pc, #164]	@ (8001698 <MX_GPIO_Init+0xf0>)
 80015f4:	2102      	movs	r1, #2
 80015f6:	430a      	orrs	r2, r1
 80015f8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80015fa:	4b27      	ldr	r3, [pc, #156]	@ (8001698 <MX_GPIO_Init+0xf0>)
 80015fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015fe:	2202      	movs	r2, #2
 8001600:	4013      	ands	r3, r2
 8001602:	603b      	str	r3, [r7, #0]
 8001604:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ADC_Select_Pin|Ethernet_CE_Pin|Ethernet_SCK_Pin|Ethernet_MOSI_Pin
 8001606:	4925      	ldr	r1, [pc, #148]	@ (800169c <MX_GPIO_Init+0xf4>)
 8001608:	23a0      	movs	r3, #160	@ 0xa0
 800160a:	05db      	lsls	r3, r3, #23
 800160c:	2200      	movs	r2, #0
 800160e:	0018      	movs	r0, r3
 8001610:	f000 ff8d 	bl	800252e <HAL_GPIO_WritePin>
                          |Ethernet_RST_Pin|E_PM0_Pin|E_PM1_Pin|E_PM2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CCD_I1_Pin|CCD_I2_Pin|CCD_I3_Pin|FLASH_WP_Pin
 8001614:	4922      	ldr	r1, [pc, #136]	@ (80016a0 <MX_GPIO_Init+0xf8>)
 8001616:	4b23      	ldr	r3, [pc, #140]	@ (80016a4 <MX_GPIO_Init+0xfc>)
 8001618:	2200      	movs	r2, #0
 800161a:	0018      	movs	r0, r3
 800161c:	f000 ff87 	bl	800252e <HAL_GPIO_WritePin>
                          |FLASH_CS_Pin|CCD_R1_Pin|CCD_R2_Pin|CCD_R3_Pin
                          |CCD_R_Pin|LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : ADC_Select_Pin Ethernet_CE_Pin Ethernet_SCK_Pin Ethernet_MOSI_Pin
                           Ethernet_RST_Pin E_PM0_Pin E_PM1_Pin E_PM2_Pin */
  GPIO_InitStruct.Pin = ADC_Select_Pin|Ethernet_CE_Pin|Ethernet_SCK_Pin|Ethernet_MOSI_Pin
 8001620:	193b      	adds	r3, r7, r4
 8001622:	4a1e      	ldr	r2, [pc, #120]	@ (800169c <MX_GPIO_Init+0xf4>)
 8001624:	601a      	str	r2, [r3, #0]
                          |Ethernet_RST_Pin|E_PM0_Pin|E_PM1_Pin|E_PM2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001626:	193b      	adds	r3, r7, r4
 8001628:	2201      	movs	r2, #1
 800162a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162c:	193b      	adds	r3, r7, r4
 800162e:	2200      	movs	r2, #0
 8001630:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001632:	193b      	adds	r3, r7, r4
 8001634:	2200      	movs	r2, #0
 8001636:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001638:	193a      	adds	r2, r7, r4
 800163a:	23a0      	movs	r3, #160	@ 0xa0
 800163c:	05db      	lsls	r3, r3, #23
 800163e:	0011      	movs	r1, r2
 8001640:	0018      	movs	r0, r3
 8001642:	f000 fdd9 	bl	80021f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Ethernet_MISO_Pin Ethernet_INT_Pin */
  GPIO_InitStruct.Pin = Ethernet_MISO_Pin|Ethernet_INT_Pin;
 8001646:	193b      	adds	r3, r7, r4
 8001648:	22a0      	movs	r2, #160	@ 0xa0
 800164a:	0052      	lsls	r2, r2, #1
 800164c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800164e:	193b      	adds	r3, r7, r4
 8001650:	2200      	movs	r2, #0
 8001652:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001654:	193b      	adds	r3, r7, r4
 8001656:	2200      	movs	r2, #0
 8001658:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800165a:	193a      	adds	r2, r7, r4
 800165c:	23a0      	movs	r3, #160	@ 0xa0
 800165e:	05db      	lsls	r3, r3, #23
 8001660:	0011      	movs	r1, r2
 8001662:	0018      	movs	r0, r3
 8001664:	f000 fdc8 	bl	80021f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CCD_I1_Pin CCD_I2_Pin CCD_I3_Pin FLASH_WP_Pin
                           FLASH_CS_Pin CCD_R1_Pin CCD_R2_Pin CCD_R3_Pin
                           CCD_R_Pin LED_Pin */
  GPIO_InitStruct.Pin = CCD_I1_Pin|CCD_I2_Pin|CCD_I3_Pin|FLASH_WP_Pin
 8001668:	0021      	movs	r1, r4
 800166a:	187b      	adds	r3, r7, r1
 800166c:	4a0c      	ldr	r2, [pc, #48]	@ (80016a0 <MX_GPIO_Init+0xf8>)
 800166e:	601a      	str	r2, [r3, #0]
                          |FLASH_CS_Pin|CCD_R1_Pin|CCD_R2_Pin|CCD_R3_Pin
                          |CCD_R_Pin|LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001670:	187b      	adds	r3, r7, r1
 8001672:	2201      	movs	r2, #1
 8001674:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001676:	187b      	adds	r3, r7, r1
 8001678:	2200      	movs	r2, #0
 800167a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167c:	187b      	adds	r3, r7, r1
 800167e:	2200      	movs	r2, #0
 8001680:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001682:	187b      	adds	r3, r7, r1
 8001684:	4a07      	ldr	r2, [pc, #28]	@ (80016a4 <MX_GPIO_Init+0xfc>)
 8001686:	0019      	movs	r1, r3
 8001688:	0010      	movs	r0, r2
 800168a:	f000 fdb5 	bl	80021f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800168e:	46c0      	nop			@ (mov r8, r8)
 8001690:	46bd      	mov	sp, r7
 8001692:	b009      	add	sp, #36	@ 0x24
 8001694:	bd90      	pop	{r4, r7, pc}
 8001696:	46c0      	nop			@ (mov r8, r8)
 8001698:	40021000 	.word	0x40021000
 800169c:	00001eb2 	.word	0x00001eb2
 80016a0:	000018ff 	.word	0x000018ff
 80016a4:	50000400 	.word	0x50000400

080016a8 <bsp_RunPer1ms>:
*   Return Value : None
*********************************************************************************************************
*/

void bsp_RunPer1ms(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0


}
 80016ac:	46c0      	nop			@ (mov r8, r8)
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
	...

080016b4 <bsp_RunPer10ms>:
*   Return Value : None
*********************************************************************************************************
*/

void bsp_RunPer10ms(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
	static uint8_t count;

	count++;
 80016b8:	4b07      	ldr	r3, [pc, #28]	@ (80016d8 <bsp_RunPer10ms+0x24>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	3301      	adds	r3, #1
 80016be:	b2da      	uxtb	r2, r3
 80016c0:	4b05      	ldr	r3, [pc, #20]	@ (80016d8 <bsp_RunPer10ms+0x24>)
 80016c2:	701a      	strb	r2, [r3, #0]
	if(count>=50)
 80016c4:	4b04      	ldr	r3, [pc, #16]	@ (80016d8 <bsp_RunPer10ms+0x24>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	2b31      	cmp	r3, #49	@ 0x31
 80016ca:	d902      	bls.n	80016d2 <bsp_RunPer10ms+0x1e>
	{
		count=0;
 80016cc:	4b02      	ldr	r3, [pc, #8]	@ (80016d8 <bsp_RunPer10ms+0x24>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	701a      	strb	r2, [r3, #0]

	}
}
 80016d2:	46c0      	nop			@ (mov r8, r8)
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	200009a8 	.word	0x200009a8

080016dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80016e0:	b672      	cpsid	i
}
 80016e2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016e4:	46c0      	nop			@ (mov r8, r8)
 80016e6:	e7fd      	b.n	80016e4 <Error_Handler+0x8>

080016e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ec:	4b07      	ldr	r3, [pc, #28]	@ (800170c <HAL_MspInit+0x24>)
 80016ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016f0:	4b06      	ldr	r3, [pc, #24]	@ (800170c <HAL_MspInit+0x24>)
 80016f2:	2101      	movs	r1, #1
 80016f4:	430a      	orrs	r2, r1
 80016f6:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80016f8:	4b04      	ldr	r3, [pc, #16]	@ (800170c <HAL_MspInit+0x24>)
 80016fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80016fc:	4b03      	ldr	r3, [pc, #12]	@ (800170c <HAL_MspInit+0x24>)
 80016fe:	2180      	movs	r1, #128	@ 0x80
 8001700:	0549      	lsls	r1, r1, #21
 8001702:	430a      	orrs	r2, r1
 8001704:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001706:	46c0      	nop			@ (mov r8, r8)
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	40021000 	.word	0x40021000

08001710 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001710:	b590      	push	{r4, r7, lr}
 8001712:	b089      	sub	sp, #36	@ 0x24
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001718:	240c      	movs	r4, #12
 800171a:	193b      	adds	r3, r7, r4
 800171c:	0018      	movs	r0, r3
 800171e:	2314      	movs	r3, #20
 8001720:	001a      	movs	r2, r3
 8001722:	2100      	movs	r1, #0
 8001724:	f002 fd78 	bl	8004218 <memset>
  if(hadc->Instance==ADC1)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a14      	ldr	r2, [pc, #80]	@ (8001780 <HAL_ADC_MspInit+0x70>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d122      	bne.n	8001778 <HAL_ADC_MspInit+0x68>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001732:	4b14      	ldr	r3, [pc, #80]	@ (8001784 <HAL_ADC_MspInit+0x74>)
 8001734:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001736:	4b13      	ldr	r3, [pc, #76]	@ (8001784 <HAL_ADC_MspInit+0x74>)
 8001738:	2180      	movs	r1, #128	@ 0x80
 800173a:	0089      	lsls	r1, r1, #2
 800173c:	430a      	orrs	r2, r1
 800173e:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001740:	4b10      	ldr	r3, [pc, #64]	@ (8001784 <HAL_ADC_MspInit+0x74>)
 8001742:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001744:	4b0f      	ldr	r3, [pc, #60]	@ (8001784 <HAL_ADC_MspInit+0x74>)
 8001746:	2101      	movs	r1, #1
 8001748:	430a      	orrs	r2, r1
 800174a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800174c:	4b0d      	ldr	r3, [pc, #52]	@ (8001784 <HAL_ADC_MspInit+0x74>)
 800174e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001750:	2201      	movs	r2, #1
 8001752:	4013      	ands	r3, r2
 8001754:	60bb      	str	r3, [r7, #8]
 8001756:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA2     ------> ADC_IN2
    PA3     ------> ADC_IN3
    */
    GPIO_InitStruct.Pin = PreAmp_Out_Pin|Temp_1_Pin|Temp_2_Pin;
 8001758:	193b      	adds	r3, r7, r4
 800175a:	220d      	movs	r2, #13
 800175c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800175e:	193b      	adds	r3, r7, r4
 8001760:	2203      	movs	r2, #3
 8001762:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	193b      	adds	r3, r7, r4
 8001766:	2200      	movs	r2, #0
 8001768:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800176a:	193a      	adds	r2, r7, r4
 800176c:	23a0      	movs	r3, #160	@ 0xa0
 800176e:	05db      	lsls	r3, r3, #23
 8001770:	0011      	movs	r1, r2
 8001772:	0018      	movs	r0, r3
 8001774:	f000 fd40 	bl	80021f8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001778:	46c0      	nop			@ (mov r8, r8)
 800177a:	46bd      	mov	sp, r7
 800177c:	b009      	add	sp, #36	@ 0x24
 800177e:	bd90      	pop	{r4, r7, pc}
 8001780:	40012400 	.word	0x40012400
 8001784:	40021000 	.word	0x40021000

08001788 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001788:	b590      	push	{r4, r7, lr}
 800178a:	b089      	sub	sp, #36	@ 0x24
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001790:	240c      	movs	r4, #12
 8001792:	193b      	adds	r3, r7, r4
 8001794:	0018      	movs	r0, r3
 8001796:	2314      	movs	r3, #20
 8001798:	001a      	movs	r2, r3
 800179a:	2100      	movs	r1, #0
 800179c:	f002 fd3c 	bl	8004218 <memset>
  if(hspi->Instance==SPI2)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a18      	ldr	r2, [pc, #96]	@ (8001808 <HAL_SPI_MspInit+0x80>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d129      	bne.n	80017fe <HAL_SPI_MspInit+0x76>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80017aa:	4b18      	ldr	r3, [pc, #96]	@ (800180c <HAL_SPI_MspInit+0x84>)
 80017ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80017ae:	4b17      	ldr	r3, [pc, #92]	@ (800180c <HAL_SPI_MspInit+0x84>)
 80017b0:	2180      	movs	r1, #128	@ 0x80
 80017b2:	01c9      	lsls	r1, r1, #7
 80017b4:	430a      	orrs	r2, r1
 80017b6:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b8:	4b14      	ldr	r3, [pc, #80]	@ (800180c <HAL_SPI_MspInit+0x84>)
 80017ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017bc:	4b13      	ldr	r3, [pc, #76]	@ (800180c <HAL_SPI_MspInit+0x84>)
 80017be:	2102      	movs	r1, #2
 80017c0:	430a      	orrs	r2, r1
 80017c2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80017c4:	4b11      	ldr	r3, [pc, #68]	@ (800180c <HAL_SPI_MspInit+0x84>)
 80017c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017c8:	2202      	movs	r2, #2
 80017ca:	4013      	ands	r3, r2
 80017cc:	60bb      	str	r3, [r7, #8]
 80017ce:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = FLASH_SCK_Pin|FLASH_MISO_Pin|FLASH_MOSI_Pin;
 80017d0:	193b      	adds	r3, r7, r4
 80017d2:	22e0      	movs	r2, #224	@ 0xe0
 80017d4:	0212      	lsls	r2, r2, #8
 80017d6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d8:	0021      	movs	r1, r4
 80017da:	187b      	adds	r3, r7, r1
 80017dc:	2202      	movs	r2, #2
 80017de:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e0:	187b      	adds	r3, r7, r1
 80017e2:	2200      	movs	r2, #0
 80017e4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017e6:	187b      	adds	r3, r7, r1
 80017e8:	2203      	movs	r2, #3
 80017ea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 80017ec:	187b      	adds	r3, r7, r1
 80017ee:	2200      	movs	r2, #0
 80017f0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f2:	187b      	adds	r3, r7, r1
 80017f4:	4a06      	ldr	r2, [pc, #24]	@ (8001810 <HAL_SPI_MspInit+0x88>)
 80017f6:	0019      	movs	r1, r3
 80017f8:	0010      	movs	r0, r2
 80017fa:	f000 fcfd 	bl	80021f8 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80017fe:	46c0      	nop			@ (mov r8, r8)
 8001800:	46bd      	mov	sp, r7
 8001802:	b009      	add	sp, #36	@ 0x24
 8001804:	bd90      	pop	{r4, r7, pc}
 8001806:	46c0      	nop			@ (mov r8, r8)
 8001808:	40003800 	.word	0x40003800
 800180c:	40021000 	.word	0x40021000
 8001810:	50000400 	.word	0x50000400

08001814 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001818:	46c0      	nop			@ (mov r8, r8)
 800181a:	e7fd      	b.n	8001818 <NMI_Handler+0x4>

0800181c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001820:	46c0      	nop			@ (mov r8, r8)
 8001822:	e7fd      	b.n	8001820 <HardFault_Handler+0x4>

08001824 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001828:	46c0      	nop			@ (mov r8, r8)
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}

0800182e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001832:	46c0      	nop			@ (mov r8, r8)
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}

08001838 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0
 800183e:	60f8      	str	r0, [r7, #12]
 8001840:	60b9      	str	r1, [r7, #8]
 8001842:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001844:	2300      	movs	r3, #0
 8001846:	617b      	str	r3, [r7, #20]
 8001848:	e00a      	b.n	8001860 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800184a:	e000      	b.n	800184e <_read+0x16>
 800184c:	bf00      	nop
 800184e:	0001      	movs	r1, r0
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	1c5a      	adds	r2, r3, #1
 8001854:	60ba      	str	r2, [r7, #8]
 8001856:	b2ca      	uxtb	r2, r1
 8001858:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	3301      	adds	r3, #1
 800185e:	617b      	str	r3, [r7, #20]
 8001860:	697a      	ldr	r2, [r7, #20]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	429a      	cmp	r2, r3
 8001866:	dbf0      	blt.n	800184a <_read+0x12>
  }

  return len;
 8001868:	687b      	ldr	r3, [r7, #4]
}
 800186a:	0018      	movs	r0, r3
 800186c:	46bd      	mov	sp, r7
 800186e:	b006      	add	sp, #24
 8001870:	bd80      	pop	{r7, pc}

08001872 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001872:	b580      	push	{r7, lr}
 8001874:	b086      	sub	sp, #24
 8001876:	af00      	add	r7, sp, #0
 8001878:	60f8      	str	r0, [r7, #12]
 800187a:	60b9      	str	r1, [r7, #8]
 800187c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800187e:	2300      	movs	r3, #0
 8001880:	617b      	str	r3, [r7, #20]
 8001882:	e009      	b.n	8001898 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	1c5a      	adds	r2, r3, #1
 8001888:	60ba      	str	r2, [r7, #8]
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	0018      	movs	r0, r3
 800188e:	e000      	b.n	8001892 <_write+0x20>
 8001890:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	3301      	adds	r3, #1
 8001896:	617b      	str	r3, [r7, #20]
 8001898:	697a      	ldr	r2, [r7, #20]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	429a      	cmp	r2, r3
 800189e:	dbf1      	blt.n	8001884 <_write+0x12>
  }
  return len;
 80018a0:	687b      	ldr	r3, [r7, #4]
}
 80018a2:	0018      	movs	r0, r3
 80018a4:	46bd      	mov	sp, r7
 80018a6:	b006      	add	sp, #24
 80018a8:	bd80      	pop	{r7, pc}

080018aa <_close>:

int _close(int file)
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	b082      	sub	sp, #8
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018b2:	2301      	movs	r3, #1
 80018b4:	425b      	negs	r3, r3
}
 80018b6:	0018      	movs	r0, r3
 80018b8:	46bd      	mov	sp, r7
 80018ba:	b002      	add	sp, #8
 80018bc:	bd80      	pop	{r7, pc}

080018be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018be:	b580      	push	{r7, lr}
 80018c0:	b082      	sub	sp, #8
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
 80018c6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	2280      	movs	r2, #128	@ 0x80
 80018cc:	0192      	lsls	r2, r2, #6
 80018ce:	605a      	str	r2, [r3, #4]
  return 0;
 80018d0:	2300      	movs	r3, #0
}
 80018d2:	0018      	movs	r0, r3
 80018d4:	46bd      	mov	sp, r7
 80018d6:	b002      	add	sp, #8
 80018d8:	bd80      	pop	{r7, pc}

080018da <_isatty>:

int _isatty(int file)
{
 80018da:	b580      	push	{r7, lr}
 80018dc:	b082      	sub	sp, #8
 80018de:	af00      	add	r7, sp, #0
 80018e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018e2:	2301      	movs	r3, #1
}
 80018e4:	0018      	movs	r0, r3
 80018e6:	46bd      	mov	sp, r7
 80018e8:	b002      	add	sp, #8
 80018ea:	bd80      	pop	{r7, pc}

080018ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	60b9      	str	r1, [r7, #8]
 80018f6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018f8:	2300      	movs	r3, #0
}
 80018fa:	0018      	movs	r0, r3
 80018fc:	46bd      	mov	sp, r7
 80018fe:	b004      	add	sp, #16
 8001900:	bd80      	pop	{r7, pc}
	...

08001904 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b086      	sub	sp, #24
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800190c:	4a14      	ldr	r2, [pc, #80]	@ (8001960 <_sbrk+0x5c>)
 800190e:	4b15      	ldr	r3, [pc, #84]	@ (8001964 <_sbrk+0x60>)
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001918:	4b13      	ldr	r3, [pc, #76]	@ (8001968 <_sbrk+0x64>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d102      	bne.n	8001926 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001920:	4b11      	ldr	r3, [pc, #68]	@ (8001968 <_sbrk+0x64>)
 8001922:	4a12      	ldr	r2, [pc, #72]	@ (800196c <_sbrk+0x68>)
 8001924:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001926:	4b10      	ldr	r3, [pc, #64]	@ (8001968 <_sbrk+0x64>)
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	18d3      	adds	r3, r2, r3
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	429a      	cmp	r2, r3
 8001932:	d207      	bcs.n	8001944 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001934:	f002 fcc6 	bl	80042c4 <__errno>
 8001938:	0003      	movs	r3, r0
 800193a:	220c      	movs	r2, #12
 800193c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800193e:	2301      	movs	r3, #1
 8001940:	425b      	negs	r3, r3
 8001942:	e009      	b.n	8001958 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001944:	4b08      	ldr	r3, [pc, #32]	@ (8001968 <_sbrk+0x64>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800194a:	4b07      	ldr	r3, [pc, #28]	@ (8001968 <_sbrk+0x64>)
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	18d2      	adds	r2, r2, r3
 8001952:	4b05      	ldr	r3, [pc, #20]	@ (8001968 <_sbrk+0x64>)
 8001954:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001956:	68fb      	ldr	r3, [r7, #12]
}
 8001958:	0018      	movs	r0, r3
 800195a:	46bd      	mov	sp, r7
 800195c:	b006      	add	sp, #24
 800195e:	bd80      	pop	{r7, pc}
 8001960:	20005000 	.word	0x20005000
 8001964:	00000400 	.word	0x00000400
 8001968:	200009ac 	.word	0x200009ac
 800196c:	20000b00 	.word	0x20000b00

08001970 <System_Init>:
#include <string.h>
#include <stdio.h>

extern uint8_t Rx_Buffer[2048];

void System_Init(SystemController *ctrl) {
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
    // Init Ethernet
    ctrl->capture = placeholder_capture;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	4a07      	ldr	r2, [pc, #28]	@ (8001998 <System_Init+0x28>)
 800197c:	601a      	str	r2, [r3, #0]
    ctrl->transmit = placeholder_transmit;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4a06      	ldr	r2, [pc, #24]	@ (800199c <System_Init+0x2c>)
 8001982:	605a      	str	r2, [r3, #4]
    ctrl->reset_system = placeholder_reset;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	4a06      	ldr	r2, [pc, #24]	@ (80019a0 <System_Init+0x30>)
 8001988:	609a      	str	r2, [r3, #8]
    ctrl->set_idle = placeholder_set_idle;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4a05      	ldr	r2, [pc, #20]	@ (80019a4 <System_Init+0x34>)
 800198e:	60da      	str	r2, [r3, #12]
}
 8001990:	46c0      	nop			@ (mov r8, r8)
 8001992:	46bd      	mov	sp, r7
 8001994:	b002      	add	sp, #8
 8001996:	bd80      	pop	{r7, pc}
 8001998:	080019a9 	.word	0x080019a9
 800199c:	080019c1 	.word	0x080019c1
 80019a0:	080019d9 	.word	0x080019d9
 80019a4:	080019f1 	.word	0x080019f1

080019a8 <placeholder_capture>:

void placeholder_capture(void) {
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
	printf("Placeholder: Capture()\n");
 80019ac:	4b03      	ldr	r3, [pc, #12]	@ (80019bc <placeholder_capture+0x14>)
 80019ae:	0018      	movs	r0, r3
 80019b0:	f002 fb3c 	bl	800402c <puts>
}
 80019b4:	46c0      	nop			@ (mov r8, r8)
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	46c0      	nop			@ (mov r8, r8)
 80019bc:	08004d88 	.word	0x08004d88

080019c0 <placeholder_transmit>:

void placeholder_transmit(void) {
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
	printf("Placeholder: Capture()\n");
 80019c4:	4b03      	ldr	r3, [pc, #12]	@ (80019d4 <placeholder_transmit+0x14>)
 80019c6:	0018      	movs	r0, r3
 80019c8:	f002 fb30 	bl	800402c <puts>
}
 80019cc:	46c0      	nop			@ (mov r8, r8)
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	46c0      	nop			@ (mov r8, r8)
 80019d4:	08004d88 	.word	0x08004d88

080019d8 <placeholder_reset>:

void placeholder_reset(void) {
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
	printf("Placeholder: Capture()\n");
 80019dc:	4b03      	ldr	r3, [pc, #12]	@ (80019ec <placeholder_reset+0x14>)
 80019de:	0018      	movs	r0, r3
 80019e0:	f002 fb24 	bl	800402c <puts>
}
 80019e4:	46c0      	nop			@ (mov r8, r8)
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	46c0      	nop			@ (mov r8, r8)
 80019ec:	08004d88 	.word	0x08004d88

080019f0 <placeholder_set_idle>:

void placeholder_set_idle(void) {
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
	printf("Placeholder: Capture()\n");
 80019f4:	4b03      	ldr	r3, [pc, #12]	@ (8001a04 <placeholder_set_idle+0x14>)
 80019f6:	0018      	movs	r0, r3
 80019f8:	f002 fb18 	bl	800402c <puts>
}
 80019fc:	46c0      	nop			@ (mov r8, r8)
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	46c0      	nop			@ (mov r8, r8)
 8001a04:	08004d88 	.word	0x08004d88

08001a08 <System_Loop>:

void System_Loop(void) {
 8001a08:	b590      	push	{r4, r7, lr}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
    const char *msg = "ping";
 8001a0e:	4b20      	ldr	r3, [pc, #128]	@ (8001a90 <System_Loop+0x88>)
 8001a10:	607b      	str	r3, [r7, #4]
    Write_SOCK_Data_Buffer(0, (uint8_t *)msg, strlen(msg));
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	0018      	movs	r0, r3
 8001a16:	f7fe fb81 	bl	800011c <strlen>
 8001a1a:	0003      	movs	r3, r0
 8001a1c:	b29a      	uxth	r2, r3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	0019      	movs	r1, r3
 8001a22:	2000      	movs	r0, #0
 8001a24:	f7ff f82c 	bl	8000a80 <Write_SOCK_Data_Buffer>

    HAL_Delay(1000);
 8001a28:	23fa      	movs	r3, #250	@ 0xfa
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	0018      	movs	r0, r3
 8001a2e:	f000 f8d7 	bl	8001be0 <HAL_Delay>

    if (Read_W5500_SOCK_Byte(0, Sn_IR) & IR_RECV) {
 8001a32:	2102      	movs	r1, #2
 8001a34:	2000      	movs	r0, #0
 8001a36:	f7fe fea6 	bl	8000786 <Read_W5500_SOCK_Byte>
 8001a3a:	0003      	movs	r3, r0
 8001a3c:	001a      	movs	r2, r3
 8001a3e:	2304      	movs	r3, #4
 8001a40:	4013      	ands	r3, r2
 8001a42:	d020      	beq.n	8001a86 <System_Loop+0x7e>
        Write_W5500_SOCK_Byte(0, Sn_IR, IR_RECV);
 8001a44:	2204      	movs	r2, #4
 8001a46:	2102      	movs	r1, #2
 8001a48:	2000      	movs	r0, #0
 8001a4a:	f7fe fdb6 	bl	80005ba <Write_W5500_SOCK_Byte>
        uint16_t size = Read_SOCK_Data_Buffer(0, Rx_Buffer);
 8001a4e:	1cbc      	adds	r4, r7, #2
 8001a50:	4b10      	ldr	r3, [pc, #64]	@ (8001a94 <System_Loop+0x8c>)
 8001a52:	0019      	movs	r1, r3
 8001a54:	2000      	movs	r0, #0
 8001a56:	f7fe ff15 	bl	8000884 <Read_SOCK_Data_Buffer>
 8001a5a:	0003      	movs	r3, r0
 8001a5c:	8023      	strh	r3, [r4, #0]
        Rx_Buffer[size] = '\0';
 8001a5e:	1cbb      	adds	r3, r7, #2
 8001a60:	881b      	ldrh	r3, [r3, #0]
 8001a62:	4a0c      	ldr	r2, [pc, #48]	@ (8001a94 <System_Loop+0x8c>)
 8001a64:	2100      	movs	r1, #0
 8001a66:	54d1      	strb	r1, [r2, r3]

        if (strcmp((char *)Rx_Buffer, "pong") == 0) {
 8001a68:	4a0b      	ldr	r2, [pc, #44]	@ (8001a98 <System_Loop+0x90>)
 8001a6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001a94 <System_Loop+0x8c>)
 8001a6c:	0011      	movs	r1, r2
 8001a6e:	0018      	movs	r0, r3
 8001a70:	f7fe fb4a 	bl	8000108 <strcmp>
 8001a74:	1e03      	subs	r3, r0, #0
 8001a76:	d106      	bne.n	8001a86 <System_Loop+0x7e>
            HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001a78:	2380      	movs	r3, #128	@ 0x80
 8001a7a:	019b      	lsls	r3, r3, #6
 8001a7c:	4a07      	ldr	r2, [pc, #28]	@ (8001a9c <System_Loop+0x94>)
 8001a7e:	0019      	movs	r1, r3
 8001a80:	0010      	movs	r0, r2
 8001a82:	f000 fd71 	bl	8002568 <HAL_GPIO_TogglePin>
        }
    }
}
 8001a86:	46c0      	nop			@ (mov r8, r8)
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	b003      	add	sp, #12
 8001a8c:	bd90      	pop	{r4, r7, pc}
 8001a8e:	46c0      	nop			@ (mov r8, r8)
 8001a90:	08004da0 	.word	0x08004da0
 8001a94:	200000a4 	.word	0x200000a4
 8001a98:	08004da8 	.word	0x08004da8
 8001a9c:	50000800 	.word	0x50000800

08001aa0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001aa4:	46c0      	nop			@ (mov r8, r8)
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
	...

08001aac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001aac:	480d      	ldr	r0, [pc, #52]	@ (8001ae4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001aae:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ab0:	f7ff fff6 	bl	8001aa0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ab4:	480c      	ldr	r0, [pc, #48]	@ (8001ae8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ab6:	490d      	ldr	r1, [pc, #52]	@ (8001aec <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ab8:	4a0d      	ldr	r2, [pc, #52]	@ (8001af0 <LoopForever+0xe>)
  movs r3, #0
 8001aba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001abc:	e002      	b.n	8001ac4 <LoopCopyDataInit>

08001abe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001abe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ac0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ac2:	3304      	adds	r3, #4

08001ac4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ac4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ac6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ac8:	d3f9      	bcc.n	8001abe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aca:	4a0a      	ldr	r2, [pc, #40]	@ (8001af4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001acc:	4c0a      	ldr	r4, [pc, #40]	@ (8001af8 <LoopForever+0x16>)
  movs r3, #0
 8001ace:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ad0:	e001      	b.n	8001ad6 <LoopFillZerobss>

08001ad2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ad2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ad4:	3204      	adds	r2, #4

08001ad6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ad6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ad8:	d3fb      	bcc.n	8001ad2 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8001ada:	f002 fbf9 	bl	80042d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ade:	f7ff fbe7 	bl	80012b0 <main>

08001ae2 <LoopForever>:

LoopForever:
    b LoopForever
 8001ae2:	e7fe      	b.n	8001ae2 <LoopForever>
   ldr   r0, =_estack
 8001ae4:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8001ae8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aec:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001af0:	08004e04 	.word	0x08004e04
  ldr r2, =_sbss
 8001af4:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001af8:	20000b00 	.word	0x20000b00

08001afc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001afc:	e7fe      	b.n	8001afc <ADC1_COMP_IRQHandler>
	...

08001b00 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b06:	1dfb      	adds	r3, r7, #7
 8001b08:	2200      	movs	r2, #0
 8001b0a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b3c <HAL_Init+0x3c>)
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	4b0a      	ldr	r3, [pc, #40]	@ (8001b3c <HAL_Init+0x3c>)
 8001b12:	2140      	movs	r1, #64	@ 0x40
 8001b14:	430a      	orrs	r2, r1
 8001b16:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b18:	2003      	movs	r0, #3
 8001b1a:	f000 f811 	bl	8001b40 <HAL_InitTick>
 8001b1e:	1e03      	subs	r3, r0, #0
 8001b20:	d003      	beq.n	8001b2a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001b22:	1dfb      	adds	r3, r7, #7
 8001b24:	2201      	movs	r2, #1
 8001b26:	701a      	strb	r2, [r3, #0]
 8001b28:	e001      	b.n	8001b2e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b2a:	f7ff fddd 	bl	80016e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b2e:	1dfb      	adds	r3, r7, #7
 8001b30:	781b      	ldrb	r3, [r3, #0]
}
 8001b32:	0018      	movs	r0, r3
 8001b34:	46bd      	mov	sp, r7
 8001b36:	b002      	add	sp, #8
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	46c0      	nop			@ (mov r8, r8)
 8001b3c:	40022000 	.word	0x40022000

08001b40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b40:	b590      	push	{r4, r7, lr}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b48:	4b14      	ldr	r3, [pc, #80]	@ (8001b9c <HAL_InitTick+0x5c>)
 8001b4a:	681c      	ldr	r4, [r3, #0]
 8001b4c:	4b14      	ldr	r3, [pc, #80]	@ (8001ba0 <HAL_InitTick+0x60>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	0019      	movs	r1, r3
 8001b52:	23fa      	movs	r3, #250	@ 0xfa
 8001b54:	0098      	lsls	r0, r3, #2
 8001b56:	f7fe faf3 	bl	8000140 <__udivsi3>
 8001b5a:	0003      	movs	r3, r0
 8001b5c:	0019      	movs	r1, r3
 8001b5e:	0020      	movs	r0, r4
 8001b60:	f7fe faee 	bl	8000140 <__udivsi3>
 8001b64:	0003      	movs	r3, r0
 8001b66:	0018      	movs	r0, r3
 8001b68:	f000 fb39 	bl	80021de <HAL_SYSTICK_Config>
 8001b6c:	1e03      	subs	r3, r0, #0
 8001b6e:	d001      	beq.n	8001b74 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	e00f      	b.n	8001b94 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2b03      	cmp	r3, #3
 8001b78:	d80b      	bhi.n	8001b92 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b7a:	6879      	ldr	r1, [r7, #4]
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	425b      	negs	r3, r3
 8001b80:	2200      	movs	r2, #0
 8001b82:	0018      	movs	r0, r3
 8001b84:	f000 fb16 	bl	80021b4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b88:	4b06      	ldr	r3, [pc, #24]	@ (8001ba4 <HAL_InitTick+0x64>)
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	e000      	b.n	8001b94 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
}
 8001b94:	0018      	movs	r0, r3
 8001b96:	46bd      	mov	sp, r7
 8001b98:	b003      	add	sp, #12
 8001b9a:	bd90      	pop	{r4, r7, pc}
 8001b9c:	20000004 	.word	0x20000004
 8001ba0:	2000000c 	.word	0x2000000c
 8001ba4:	20000008 	.word	0x20000008

08001ba8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bac:	4b05      	ldr	r3, [pc, #20]	@ (8001bc4 <HAL_IncTick+0x1c>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	001a      	movs	r2, r3
 8001bb2:	4b05      	ldr	r3, [pc, #20]	@ (8001bc8 <HAL_IncTick+0x20>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	18d2      	adds	r2, r2, r3
 8001bb8:	4b03      	ldr	r3, [pc, #12]	@ (8001bc8 <HAL_IncTick+0x20>)
 8001bba:	601a      	str	r2, [r3, #0]
}
 8001bbc:	46c0      	nop			@ (mov r8, r8)
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	46c0      	nop			@ (mov r8, r8)
 8001bc4:	2000000c 	.word	0x2000000c
 8001bc8:	200009b0 	.word	0x200009b0

08001bcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  return uwTick;
 8001bd0:	4b02      	ldr	r3, [pc, #8]	@ (8001bdc <HAL_GetTick+0x10>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
}
 8001bd4:	0018      	movs	r0, r3
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	46c0      	nop			@ (mov r8, r8)
 8001bdc:	200009b0 	.word	0x200009b0

08001be0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001be8:	f7ff fff0 	bl	8001bcc <HAL_GetTick>
 8001bec:	0003      	movs	r3, r0
 8001bee:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	d005      	beq.n	8001c06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bfa:	4b0a      	ldr	r3, [pc, #40]	@ (8001c24 <HAL_Delay+0x44>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	001a      	movs	r2, r3
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	189b      	adds	r3, r3, r2
 8001c04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c06:	46c0      	nop			@ (mov r8, r8)
 8001c08:	f7ff ffe0 	bl	8001bcc <HAL_GetTick>
 8001c0c:	0002      	movs	r2, r0
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	68fa      	ldr	r2, [r7, #12]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d8f7      	bhi.n	8001c08 <HAL_Delay+0x28>
  {
  }
}
 8001c18:	46c0      	nop			@ (mov r8, r8)
 8001c1a:	46c0      	nop			@ (mov r8, r8)
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	b004      	add	sp, #16
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	46c0      	nop			@ (mov r8, r8)
 8001c24:	2000000c 	.word	0x2000000c

08001c28 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e159      	b.n	8001eee <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d10a      	bne.n	8001c58 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2200      	movs	r2, #0
 8001c46:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2250      	movs	r2, #80	@ 0x50
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	0018      	movs	r0, r3
 8001c54:	f7ff fd5c 	bl	8001710 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c5c:	2210      	movs	r2, #16
 8001c5e:	4013      	ands	r3, r2
 8001c60:	2b10      	cmp	r3, #16
 8001c62:	d005      	beq.n	8001c70 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	2204      	movs	r2, #4
 8001c6c:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001c6e:	d00b      	beq.n	8001c88 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c74:	2210      	movs	r2, #16
 8001c76:	431a      	orrs	r2, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2250      	movs	r2, #80	@ 0x50
 8001c80:	2100      	movs	r1, #0
 8001c82:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e132      	b.n	8001eee <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c8c:	4a9a      	ldr	r2, [pc, #616]	@ (8001ef8 <HAL_ADC_Init+0x2d0>)
 8001c8e:	4013      	ands	r3, r2
 8001c90:	2202      	movs	r2, #2
 8001c92:	431a      	orrs	r2, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	2203      	movs	r2, #3
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d108      	bne.n	8001cb8 <HAL_ADC_Init+0x90>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	2201      	movs	r2, #1
 8001cae:	4013      	ands	r3, r2
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d101      	bne.n	8001cb8 <HAL_ADC_Init+0x90>
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	e000      	b.n	8001cba <HAL_ADC_Init+0x92>
 8001cb8:	2300      	movs	r3, #0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d149      	bne.n	8001d52 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	685a      	ldr	r2, [r3, #4]
 8001cc2:	23c0      	movs	r3, #192	@ 0xc0
 8001cc4:	061b      	lsls	r3, r3, #24
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	d00b      	beq.n	8001ce2 <HAL_ADC_Init+0xba>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	685a      	ldr	r2, [r3, #4]
 8001cce:	2380      	movs	r3, #128	@ 0x80
 8001cd0:	05db      	lsls	r3, r3, #23
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	d005      	beq.n	8001ce2 <HAL_ADC_Init+0xba>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	685a      	ldr	r2, [r3, #4]
 8001cda:	2380      	movs	r3, #128	@ 0x80
 8001cdc:	061b      	lsls	r3, r3, #24
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d111      	bne.n	8001d06 <HAL_ADC_Init+0xde>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	691a      	ldr	r2, [r3, #16]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	0092      	lsls	r2, r2, #2
 8001cee:	0892      	lsrs	r2, r2, #2
 8001cf0:	611a      	str	r2, [r3, #16]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	6919      	ldr	r1, [r3, #16]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	685a      	ldr	r2, [r3, #4]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	430a      	orrs	r2, r1
 8001d02:	611a      	str	r2, [r3, #16]
 8001d04:	e014      	b.n	8001d30 <HAL_ADC_Init+0x108>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	691a      	ldr	r2, [r3, #16]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	0092      	lsls	r2, r2, #2
 8001d12:	0892      	lsrs	r2, r2, #2
 8001d14:	611a      	str	r2, [r3, #16]
 8001d16:	4b79      	ldr	r3, [pc, #484]	@ (8001efc <HAL_ADC_Init+0x2d4>)
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	4b78      	ldr	r3, [pc, #480]	@ (8001efc <HAL_ADC_Init+0x2d4>)
 8001d1c:	4978      	ldr	r1, [pc, #480]	@ (8001f00 <HAL_ADC_Init+0x2d8>)
 8001d1e:	400a      	ands	r2, r1
 8001d20:	601a      	str	r2, [r3, #0]
 8001d22:	4b76      	ldr	r3, [pc, #472]	@ (8001efc <HAL_ADC_Init+0x2d4>)
 8001d24:	6819      	ldr	r1, [r3, #0]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	685a      	ldr	r2, [r3, #4]
 8001d2a:	4b74      	ldr	r3, [pc, #464]	@ (8001efc <HAL_ADC_Init+0x2d4>)
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	68da      	ldr	r2, [r3, #12]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	2118      	movs	r1, #24
 8001d3c:	438a      	bics	r2, r1
 8001d3e:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	68d9      	ldr	r1, [r3, #12]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	689a      	ldr	r2, [r3, #8]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	430a      	orrs	r2, r1
 8001d50:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8001d52:	4b6a      	ldr	r3, [pc, #424]	@ (8001efc <HAL_ADC_Init+0x2d4>)
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	4b69      	ldr	r3, [pc, #420]	@ (8001efc <HAL_ADC_Init+0x2d4>)
 8001d58:	496a      	ldr	r1, [pc, #424]	@ (8001f04 <HAL_ADC_Init+0x2dc>)
 8001d5a:	400a      	ands	r2, r1
 8001d5c:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8001d5e:	4b67      	ldr	r3, [pc, #412]	@ (8001efc <HAL_ADC_Init+0x2d4>)
 8001d60:	6819      	ldr	r1, [r3, #0]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d66:	065a      	lsls	r2, r3, #25
 8001d68:	4b64      	ldr	r3, [pc, #400]	@ (8001efc <HAL_ADC_Init+0x2d4>)
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	689a      	ldr	r2, [r3, #8]
 8001d74:	2380      	movs	r3, #128	@ 0x80
 8001d76:	055b      	lsls	r3, r3, #21
 8001d78:	4013      	ands	r3, r2
 8001d7a:	d108      	bne.n	8001d8e <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	689a      	ldr	r2, [r3, #8]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	2180      	movs	r1, #128	@ 0x80
 8001d88:	0549      	lsls	r1, r1, #21
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	68da      	ldr	r2, [r3, #12]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	495b      	ldr	r1, [pc, #364]	@ (8001f08 <HAL_ADC_Init+0x2e0>)
 8001d9a:	400a      	ands	r2, r1
 8001d9c:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	68d9      	ldr	r1, [r3, #12]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	691b      	ldr	r3, [r3, #16]
 8001dac:	2b02      	cmp	r3, #2
 8001dae:	d101      	bne.n	8001db4 <HAL_ADC_Init+0x18c>
 8001db0:	2304      	movs	r3, #4
 8001db2:	e000      	b.n	8001db6 <HAL_ADC_Init+0x18e>
 8001db4:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001db6:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2020      	movs	r0, #32
 8001dbc:	5c1b      	ldrb	r3, [r3, r0]
 8001dbe:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001dc0:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	202c      	movs	r0, #44	@ 0x2c
 8001dc6:	5c1b      	ldrb	r3, [r3, r0]
 8001dc8:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001dca:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001dd0:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	699b      	ldr	r3, [r3, #24]
 8001dd6:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8001dd8:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	69db      	ldr	r3, [r3, #28]
 8001dde:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001de0:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	430a      	orrs	r2, r1
 8001de8:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001dee:	23c2      	movs	r3, #194	@ 0xc2
 8001df0:	33ff      	adds	r3, #255	@ 0xff
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d00b      	beq.n	8001e0e <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	68d9      	ldr	r1, [r3, #12]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001e04:	431a      	orrs	r2, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	430a      	orrs	r2, r1
 8001e0c:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2221      	movs	r2, #33	@ 0x21
 8001e12:	5c9b      	ldrb	r3, [r3, r2]
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d11a      	bne.n	8001e4e <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2220      	movs	r2, #32
 8001e1c:	5c9b      	ldrb	r3, [r3, r2]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d109      	bne.n	8001e36 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	68da      	ldr	r2, [r3, #12]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	2180      	movs	r1, #128	@ 0x80
 8001e2e:	0249      	lsls	r1, r1, #9
 8001e30:	430a      	orrs	r2, r1
 8001e32:	60da      	str	r2, [r3, #12]
 8001e34:	e00b      	b.n	8001e4e <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e3a:	2220      	movs	r2, #32
 8001e3c:	431a      	orrs	r2, r3
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e46:	2201      	movs	r2, #1
 8001e48:	431a      	orrs	r2, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d11f      	bne.n	8001e96 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	691a      	ldr	r2, [r3, #16]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	492a      	ldr	r1, [pc, #168]	@ (8001f0c <HAL_ADC_Init+0x2e4>)
 8001e62:	400a      	ands	r2, r1
 8001e64:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	6919      	ldr	r1, [r3, #16]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001e74:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8001e7a:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	430a      	orrs	r2, r1
 8001e82:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	691a      	ldr	r2, [r3, #16]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2101      	movs	r1, #1
 8001e90:	430a      	orrs	r2, r1
 8001e92:	611a      	str	r2, [r3, #16]
 8001e94:	e00e      	b.n	8001eb4 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	691b      	ldr	r3, [r3, #16]
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d107      	bne.n	8001eb4 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	691a      	ldr	r2, [r3, #16]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2101      	movs	r1, #1
 8001eb0:	438a      	bics	r2, r1
 8001eb2:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	695a      	ldr	r2, [r3, #20]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	2107      	movs	r1, #7
 8001ec0:	438a      	bics	r2, r1
 8001ec2:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	6959      	ldr	r1, [r3, #20]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ee0:	2203      	movs	r2, #3
 8001ee2:	4393      	bics	r3, r2
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	431a      	orrs	r2, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001eec:	2300      	movs	r3, #0
}
 8001eee:	0018      	movs	r0, r3
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	b002      	add	sp, #8
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	46c0      	nop			@ (mov r8, r8)
 8001ef8:	fffffefd 	.word	0xfffffefd
 8001efc:	40012708 	.word	0x40012708
 8001f00:	ffc3ffff 	.word	0xffc3ffff
 8001f04:	fdffffff 	.word	0xfdffffff
 8001f08:	fffe0219 	.word	0xfffe0219
 8001f0c:	fffffc03 	.word	0xfffffc03

08001f10 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2250      	movs	r2, #80	@ 0x50
 8001f1e:	5c9b      	ldrb	r3, [r3, r2]
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d101      	bne.n	8001f28 <HAL_ADC_ConfigChannel+0x18>
 8001f24:	2302      	movs	r3, #2
 8001f26:	e085      	b.n	8002034 <HAL_ADC_ConfigChannel+0x124>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2250      	movs	r2, #80	@ 0x50
 8001f2c:	2101      	movs	r1, #1
 8001f2e:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	2204      	movs	r2, #4
 8001f38:	4013      	ands	r3, r2
 8001f3a:	d00b      	beq.n	8001f54 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f40:	2220      	movs	r2, #32
 8001f42:	431a      	orrs	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2250      	movs	r2, #80	@ 0x50
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e06f      	b.n	8002034 <HAL_ADC_ConfigChannel+0x124>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	4a38      	ldr	r2, [pc, #224]	@ (800203c <HAL_ADC_ConfigChannel+0x12c>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d035      	beq.n	8001fca <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	035b      	lsls	r3, r3, #13
 8001f6a:	0b5a      	lsrs	r2, r3, #13
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	430a      	orrs	r2, r1
 8001f72:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	2380      	movs	r3, #128	@ 0x80
 8001f7a:	02db      	lsls	r3, r3, #11
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	d009      	beq.n	8001f94 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 8001f80:	4b2f      	ldr	r3, [pc, #188]	@ (8002040 <HAL_ADC_ConfigChannel+0x130>)
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	4b2e      	ldr	r3, [pc, #184]	@ (8002040 <HAL_ADC_ConfigChannel+0x130>)
 8001f86:	2180      	movs	r1, #128	@ 0x80
 8001f88:	0409      	lsls	r1, r1, #16
 8001f8a:	430a      	orrs	r2, r1
 8001f8c:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8001f8e:	200a      	movs	r0, #10
 8001f90:	f000 f85e 	bl	8002050 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	2380      	movs	r3, #128	@ 0x80
 8001f9a:	029b      	lsls	r3, r3, #10
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	d006      	beq.n	8001fae <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8001fa0:	4b27      	ldr	r3, [pc, #156]	@ (8002040 <HAL_ADC_ConfigChannel+0x130>)
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	4b26      	ldr	r3, [pc, #152]	@ (8002040 <HAL_ADC_ConfigChannel+0x130>)
 8001fa6:	2180      	movs	r1, #128	@ 0x80
 8001fa8:	03c9      	lsls	r1, r1, #15
 8001faa:	430a      	orrs	r2, r1
 8001fac:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	2380      	movs	r3, #128	@ 0x80
 8001fb4:	025b      	lsls	r3, r3, #9
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	d037      	beq.n	800202a <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;
 8001fba:	4b21      	ldr	r3, [pc, #132]	@ (8002040 <HAL_ADC_ConfigChannel+0x130>)
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	4b20      	ldr	r3, [pc, #128]	@ (8002040 <HAL_ADC_ConfigChannel+0x130>)
 8001fc0:	2180      	movs	r1, #128	@ 0x80
 8001fc2:	0449      	lsls	r1, r1, #17
 8001fc4:	430a      	orrs	r2, r1
 8001fc6:	601a      	str	r2, [r3, #0]
 8001fc8:	e02f      	b.n	800202a <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	035b      	lsls	r3, r3, #13
 8001fd6:	0b5b      	lsrs	r3, r3, #13
 8001fd8:	43d9      	mvns	r1, r3
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	400a      	ands	r2, r1
 8001fe0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	2380      	movs	r3, #128	@ 0x80
 8001fe8:	02db      	lsls	r3, r3, #11
 8001fea:	4013      	ands	r3, r2
 8001fec:	d005      	beq.n	8001ffa <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 8001fee:	4b14      	ldr	r3, [pc, #80]	@ (8002040 <HAL_ADC_ConfigChannel+0x130>)
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	4b13      	ldr	r3, [pc, #76]	@ (8002040 <HAL_ADC_ConfigChannel+0x130>)
 8001ff4:	4913      	ldr	r1, [pc, #76]	@ (8002044 <HAL_ADC_ConfigChannel+0x134>)
 8001ff6:	400a      	ands	r2, r1
 8001ff8:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	2380      	movs	r3, #128	@ 0x80
 8002000:	029b      	lsls	r3, r3, #10
 8002002:	4013      	ands	r3, r2
 8002004:	d005      	beq.n	8002012 <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8002006:	4b0e      	ldr	r3, [pc, #56]	@ (8002040 <HAL_ADC_ConfigChannel+0x130>)
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	4b0d      	ldr	r3, [pc, #52]	@ (8002040 <HAL_ADC_ConfigChannel+0x130>)
 800200c:	490e      	ldr	r1, [pc, #56]	@ (8002048 <HAL_ADC_ConfigChannel+0x138>)
 800200e:	400a      	ands	r2, r1
 8002010:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	2380      	movs	r3, #128	@ 0x80
 8002018:	025b      	lsls	r3, r3, #9
 800201a:	4013      	ands	r3, r2
 800201c:	d005      	beq.n	800202a <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;
 800201e:	4b08      	ldr	r3, [pc, #32]	@ (8002040 <HAL_ADC_ConfigChannel+0x130>)
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	4b07      	ldr	r3, [pc, #28]	@ (8002040 <HAL_ADC_ConfigChannel+0x130>)
 8002024:	4909      	ldr	r1, [pc, #36]	@ (800204c <HAL_ADC_ConfigChannel+0x13c>)
 8002026:	400a      	ands	r2, r1
 8002028:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2250      	movs	r2, #80	@ 0x50
 800202e:	2100      	movs	r1, #0
 8002030:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002032:	2300      	movs	r3, #0
}
 8002034:	0018      	movs	r0, r3
 8002036:	46bd      	mov	sp, r7
 8002038:	b002      	add	sp, #8
 800203a:	bd80      	pop	{r7, pc}
 800203c:	00001001 	.word	0x00001001
 8002040:	40012708 	.word	0x40012708
 8002044:	ff7fffff 	.word	0xff7fffff
 8002048:	ffbfffff 	.word	0xffbfffff
 800204c:	feffffff 	.word	0xfeffffff

08002050 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8002058:	4b0b      	ldr	r3, [pc, #44]	@ (8002088 <ADC_DelayMicroSecond+0x38>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	490b      	ldr	r1, [pc, #44]	@ (800208c <ADC_DelayMicroSecond+0x3c>)
 800205e:	0018      	movs	r0, r3
 8002060:	f7fe f86e 	bl	8000140 <__udivsi3>
 8002064:	0003      	movs	r3, r0
 8002066:	001a      	movs	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	4353      	muls	r3, r2
 800206c:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 800206e:	e002      	b.n	8002076 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	3b01      	subs	r3, #1
 8002074:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d1f9      	bne.n	8002070 <ADC_DelayMicroSecond+0x20>
  }
}
 800207c:	46c0      	nop			@ (mov r8, r8)
 800207e:	46c0      	nop			@ (mov r8, r8)
 8002080:	46bd      	mov	sp, r7
 8002082:	b004      	add	sp, #16
 8002084:	bd80      	pop	{r7, pc}
 8002086:	46c0      	nop			@ (mov r8, r8)
 8002088:	20000004 	.word	0x20000004
 800208c:	000f4240 	.word	0x000f4240

08002090 <__NVIC_SetPriority>:
{
 8002090:	b590      	push	{r4, r7, lr}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	0002      	movs	r2, r0
 8002098:	6039      	str	r1, [r7, #0]
 800209a:	1dfb      	adds	r3, r7, #7
 800209c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800209e:	1dfb      	adds	r3, r7, #7
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80020a4:	d828      	bhi.n	80020f8 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020a6:	4a2f      	ldr	r2, [pc, #188]	@ (8002164 <__NVIC_SetPriority+0xd4>)
 80020a8:	1dfb      	adds	r3, r7, #7
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	b25b      	sxtb	r3, r3
 80020ae:	089b      	lsrs	r3, r3, #2
 80020b0:	33c0      	adds	r3, #192	@ 0xc0
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	589b      	ldr	r3, [r3, r2]
 80020b6:	1dfa      	adds	r2, r7, #7
 80020b8:	7812      	ldrb	r2, [r2, #0]
 80020ba:	0011      	movs	r1, r2
 80020bc:	2203      	movs	r2, #3
 80020be:	400a      	ands	r2, r1
 80020c0:	00d2      	lsls	r2, r2, #3
 80020c2:	21ff      	movs	r1, #255	@ 0xff
 80020c4:	4091      	lsls	r1, r2
 80020c6:	000a      	movs	r2, r1
 80020c8:	43d2      	mvns	r2, r2
 80020ca:	401a      	ands	r2, r3
 80020cc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	019b      	lsls	r3, r3, #6
 80020d2:	22ff      	movs	r2, #255	@ 0xff
 80020d4:	401a      	ands	r2, r3
 80020d6:	1dfb      	adds	r3, r7, #7
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	0018      	movs	r0, r3
 80020dc:	2303      	movs	r3, #3
 80020de:	4003      	ands	r3, r0
 80020e0:	00db      	lsls	r3, r3, #3
 80020e2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020e4:	481f      	ldr	r0, [pc, #124]	@ (8002164 <__NVIC_SetPriority+0xd4>)
 80020e6:	1dfb      	adds	r3, r7, #7
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	b25b      	sxtb	r3, r3
 80020ec:	089b      	lsrs	r3, r3, #2
 80020ee:	430a      	orrs	r2, r1
 80020f0:	33c0      	adds	r3, #192	@ 0xc0
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	501a      	str	r2, [r3, r0]
}
 80020f6:	e031      	b.n	800215c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020f8:	4a1b      	ldr	r2, [pc, #108]	@ (8002168 <__NVIC_SetPriority+0xd8>)
 80020fa:	1dfb      	adds	r3, r7, #7
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	0019      	movs	r1, r3
 8002100:	230f      	movs	r3, #15
 8002102:	400b      	ands	r3, r1
 8002104:	3b08      	subs	r3, #8
 8002106:	089b      	lsrs	r3, r3, #2
 8002108:	3306      	adds	r3, #6
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	18d3      	adds	r3, r2, r3
 800210e:	3304      	adds	r3, #4
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	1dfa      	adds	r2, r7, #7
 8002114:	7812      	ldrb	r2, [r2, #0]
 8002116:	0011      	movs	r1, r2
 8002118:	2203      	movs	r2, #3
 800211a:	400a      	ands	r2, r1
 800211c:	00d2      	lsls	r2, r2, #3
 800211e:	21ff      	movs	r1, #255	@ 0xff
 8002120:	4091      	lsls	r1, r2
 8002122:	000a      	movs	r2, r1
 8002124:	43d2      	mvns	r2, r2
 8002126:	401a      	ands	r2, r3
 8002128:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	019b      	lsls	r3, r3, #6
 800212e:	22ff      	movs	r2, #255	@ 0xff
 8002130:	401a      	ands	r2, r3
 8002132:	1dfb      	adds	r3, r7, #7
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	0018      	movs	r0, r3
 8002138:	2303      	movs	r3, #3
 800213a:	4003      	ands	r3, r0
 800213c:	00db      	lsls	r3, r3, #3
 800213e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002140:	4809      	ldr	r0, [pc, #36]	@ (8002168 <__NVIC_SetPriority+0xd8>)
 8002142:	1dfb      	adds	r3, r7, #7
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	001c      	movs	r4, r3
 8002148:	230f      	movs	r3, #15
 800214a:	4023      	ands	r3, r4
 800214c:	3b08      	subs	r3, #8
 800214e:	089b      	lsrs	r3, r3, #2
 8002150:	430a      	orrs	r2, r1
 8002152:	3306      	adds	r3, #6
 8002154:	009b      	lsls	r3, r3, #2
 8002156:	18c3      	adds	r3, r0, r3
 8002158:	3304      	adds	r3, #4
 800215a:	601a      	str	r2, [r3, #0]
}
 800215c:	46c0      	nop			@ (mov r8, r8)
 800215e:	46bd      	mov	sp, r7
 8002160:	b003      	add	sp, #12
 8002162:	bd90      	pop	{r4, r7, pc}
 8002164:	e000e100 	.word	0xe000e100
 8002168:	e000ed00 	.word	0xe000ed00

0800216c <SysTick_Config>:
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	1e5a      	subs	r2, r3, #1
 8002178:	2380      	movs	r3, #128	@ 0x80
 800217a:	045b      	lsls	r3, r3, #17
 800217c:	429a      	cmp	r2, r3
 800217e:	d301      	bcc.n	8002184 <SysTick_Config+0x18>
    return (1UL);                                                   /* Reload value impossible */
 8002180:	2301      	movs	r3, #1
 8002182:	e010      	b.n	80021a6 <SysTick_Config+0x3a>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002184:	4b0a      	ldr	r3, [pc, #40]	@ (80021b0 <SysTick_Config+0x44>)
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	3a01      	subs	r2, #1
 800218a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800218c:	2301      	movs	r3, #1
 800218e:	425b      	negs	r3, r3
 8002190:	2103      	movs	r1, #3
 8002192:	0018      	movs	r0, r3
 8002194:	f7ff ff7c 	bl	8002090 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002198:	4b05      	ldr	r3, [pc, #20]	@ (80021b0 <SysTick_Config+0x44>)
 800219a:	2200      	movs	r2, #0
 800219c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800219e:	4b04      	ldr	r3, [pc, #16]	@ (80021b0 <SysTick_Config+0x44>)
 80021a0:	2207      	movs	r2, #7
 80021a2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80021a4:	2300      	movs	r3, #0
}
 80021a6:	0018      	movs	r0, r3
 80021a8:	46bd      	mov	sp, r7
 80021aa:	b002      	add	sp, #8
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	46c0      	nop			@ (mov r8, r8)
 80021b0:	e000e010 	.word	0xe000e010

080021b4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60b9      	str	r1, [r7, #8]
 80021bc:	607a      	str	r2, [r7, #4]
 80021be:	210f      	movs	r1, #15
 80021c0:	187b      	adds	r3, r7, r1
 80021c2:	1c02      	adds	r2, r0, #0
 80021c4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80021c6:	68ba      	ldr	r2, [r7, #8]
 80021c8:	187b      	adds	r3, r7, r1
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	b25b      	sxtb	r3, r3
 80021ce:	0011      	movs	r1, r2
 80021d0:	0018      	movs	r0, r3
 80021d2:	f7ff ff5d 	bl	8002090 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80021d6:	46c0      	nop			@ (mov r8, r8)
 80021d8:	46bd      	mov	sp, r7
 80021da:	b004      	add	sp, #16
 80021dc:	bd80      	pop	{r7, pc}

080021de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	b082      	sub	sp, #8
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	0018      	movs	r0, r3
 80021ea:	f7ff ffbf 	bl	800216c <SysTick_Config>
 80021ee:	0003      	movs	r3, r0
}
 80021f0:	0018      	movs	r0, r3
 80021f2:	46bd      	mov	sp, r7
 80021f4:	b002      	add	sp, #8
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b086      	sub	sp, #24
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002202:	2300      	movs	r3, #0
 8002204:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002206:	2300      	movs	r3, #0
 8002208:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800220a:	2300      	movs	r3, #0
 800220c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800220e:	e155      	b.n	80024bc <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	2101      	movs	r1, #1
 8002216:	697a      	ldr	r2, [r7, #20]
 8002218:	4091      	lsls	r1, r2
 800221a:	000a      	movs	r2, r1
 800221c:	4013      	ands	r3, r2
 800221e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d100      	bne.n	8002228 <HAL_GPIO_Init+0x30>
 8002226:	e146      	b.n	80024b6 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	2203      	movs	r2, #3
 800222e:	4013      	ands	r3, r2
 8002230:	2b01      	cmp	r3, #1
 8002232:	d005      	beq.n	8002240 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	2203      	movs	r2, #3
 800223a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800223c:	2b02      	cmp	r3, #2
 800223e:	d130      	bne.n	80022a2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	2203      	movs	r2, #3
 800224c:	409a      	lsls	r2, r3
 800224e:	0013      	movs	r3, r2
 8002250:	43da      	mvns	r2, r3
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	4013      	ands	r3, r2
 8002256:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	68da      	ldr	r2, [r3, #12]
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	409a      	lsls	r2, r3
 8002262:	0013      	movs	r3, r2
 8002264:	693a      	ldr	r2, [r7, #16]
 8002266:	4313      	orrs	r3, r2
 8002268:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	693a      	ldr	r2, [r7, #16]
 800226e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002276:	2201      	movs	r2, #1
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	409a      	lsls	r2, r3
 800227c:	0013      	movs	r3, r2
 800227e:	43da      	mvns	r2, r3
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	4013      	ands	r3, r2
 8002284:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	091b      	lsrs	r3, r3, #4
 800228c:	2201      	movs	r2, #1
 800228e:	401a      	ands	r2, r3
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	409a      	lsls	r2, r3
 8002294:	0013      	movs	r3, r2
 8002296:	693a      	ldr	r2, [r7, #16]
 8002298:	4313      	orrs	r3, r2
 800229a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	2203      	movs	r2, #3
 80022a8:	4013      	ands	r3, r2
 80022aa:	2b03      	cmp	r3, #3
 80022ac:	d017      	beq.n	80022de <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	005b      	lsls	r3, r3, #1
 80022b8:	2203      	movs	r2, #3
 80022ba:	409a      	lsls	r2, r3
 80022bc:	0013      	movs	r3, r2
 80022be:	43da      	mvns	r2, r3
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	4013      	ands	r3, r2
 80022c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	689a      	ldr	r2, [r3, #8]
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	409a      	lsls	r2, r3
 80022d0:	0013      	movs	r3, r2
 80022d2:	693a      	ldr	r2, [r7, #16]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	693a      	ldr	r2, [r7, #16]
 80022dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	2203      	movs	r2, #3
 80022e4:	4013      	ands	r3, r2
 80022e6:	2b02      	cmp	r3, #2
 80022e8:	d123      	bne.n	8002332 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	08da      	lsrs	r2, r3, #3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	3208      	adds	r2, #8
 80022f2:	0092      	lsls	r2, r2, #2
 80022f4:	58d3      	ldr	r3, [r2, r3]
 80022f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	2207      	movs	r2, #7
 80022fc:	4013      	ands	r3, r2
 80022fe:	009b      	lsls	r3, r3, #2
 8002300:	220f      	movs	r2, #15
 8002302:	409a      	lsls	r2, r3
 8002304:	0013      	movs	r3, r2
 8002306:	43da      	mvns	r2, r3
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	4013      	ands	r3, r2
 800230c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	691a      	ldr	r2, [r3, #16]
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	2107      	movs	r1, #7
 8002316:	400b      	ands	r3, r1
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	409a      	lsls	r2, r3
 800231c:	0013      	movs	r3, r2
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	4313      	orrs	r3, r2
 8002322:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	08da      	lsrs	r2, r3, #3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	3208      	adds	r2, #8
 800232c:	0092      	lsls	r2, r2, #2
 800232e:	6939      	ldr	r1, [r7, #16]
 8002330:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	005b      	lsls	r3, r3, #1
 800233c:	2203      	movs	r2, #3
 800233e:	409a      	lsls	r2, r3
 8002340:	0013      	movs	r3, r2
 8002342:	43da      	mvns	r2, r3
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	4013      	ands	r3, r2
 8002348:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	2203      	movs	r2, #3
 8002350:	401a      	ands	r2, r3
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	005b      	lsls	r3, r3, #1
 8002356:	409a      	lsls	r2, r3
 8002358:	0013      	movs	r3, r2
 800235a:	693a      	ldr	r2, [r7, #16]
 800235c:	4313      	orrs	r3, r2
 800235e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	693a      	ldr	r2, [r7, #16]
 8002364:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	685a      	ldr	r2, [r3, #4]
 800236a:	23c0      	movs	r3, #192	@ 0xc0
 800236c:	029b      	lsls	r3, r3, #10
 800236e:	4013      	ands	r3, r2
 8002370:	d100      	bne.n	8002374 <HAL_GPIO_Init+0x17c>
 8002372:	e0a0      	b.n	80024b6 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002374:	4b57      	ldr	r3, [pc, #348]	@ (80024d4 <HAL_GPIO_Init+0x2dc>)
 8002376:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002378:	4b56      	ldr	r3, [pc, #344]	@ (80024d4 <HAL_GPIO_Init+0x2dc>)
 800237a:	2101      	movs	r1, #1
 800237c:	430a      	orrs	r2, r1
 800237e:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8002380:	4a55      	ldr	r2, [pc, #340]	@ (80024d8 <HAL_GPIO_Init+0x2e0>)
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	089b      	lsrs	r3, r3, #2
 8002386:	3302      	adds	r3, #2
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	589b      	ldr	r3, [r3, r2]
 800238c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	2203      	movs	r2, #3
 8002392:	4013      	ands	r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	220f      	movs	r2, #15
 8002398:	409a      	lsls	r2, r3
 800239a:	0013      	movs	r3, r2
 800239c:	43da      	mvns	r2, r3
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	4013      	ands	r3, r2
 80023a2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80023a4:	687a      	ldr	r2, [r7, #4]
 80023a6:	23a0      	movs	r3, #160	@ 0xa0
 80023a8:	05db      	lsls	r3, r3, #23
 80023aa:	429a      	cmp	r2, r3
 80023ac:	d01f      	beq.n	80023ee <HAL_GPIO_Init+0x1f6>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4a4a      	ldr	r2, [pc, #296]	@ (80024dc <HAL_GPIO_Init+0x2e4>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d019      	beq.n	80023ea <HAL_GPIO_Init+0x1f2>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4a49      	ldr	r2, [pc, #292]	@ (80024e0 <HAL_GPIO_Init+0x2e8>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d013      	beq.n	80023e6 <HAL_GPIO_Init+0x1ee>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a48      	ldr	r2, [pc, #288]	@ (80024e4 <HAL_GPIO_Init+0x2ec>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d00d      	beq.n	80023e2 <HAL_GPIO_Init+0x1ea>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a47      	ldr	r2, [pc, #284]	@ (80024e8 <HAL_GPIO_Init+0x2f0>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d007      	beq.n	80023de <HAL_GPIO_Init+0x1e6>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a46      	ldr	r2, [pc, #280]	@ (80024ec <HAL_GPIO_Init+0x2f4>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d101      	bne.n	80023da <HAL_GPIO_Init+0x1e2>
 80023d6:	2305      	movs	r3, #5
 80023d8:	e00a      	b.n	80023f0 <HAL_GPIO_Init+0x1f8>
 80023da:	2306      	movs	r3, #6
 80023dc:	e008      	b.n	80023f0 <HAL_GPIO_Init+0x1f8>
 80023de:	2304      	movs	r3, #4
 80023e0:	e006      	b.n	80023f0 <HAL_GPIO_Init+0x1f8>
 80023e2:	2303      	movs	r3, #3
 80023e4:	e004      	b.n	80023f0 <HAL_GPIO_Init+0x1f8>
 80023e6:	2302      	movs	r3, #2
 80023e8:	e002      	b.n	80023f0 <HAL_GPIO_Init+0x1f8>
 80023ea:	2301      	movs	r3, #1
 80023ec:	e000      	b.n	80023f0 <HAL_GPIO_Init+0x1f8>
 80023ee:	2300      	movs	r3, #0
 80023f0:	697a      	ldr	r2, [r7, #20]
 80023f2:	2103      	movs	r1, #3
 80023f4:	400a      	ands	r2, r1
 80023f6:	0092      	lsls	r2, r2, #2
 80023f8:	4093      	lsls	r3, r2
 80023fa:	693a      	ldr	r2, [r7, #16]
 80023fc:	4313      	orrs	r3, r2
 80023fe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002400:	4935      	ldr	r1, [pc, #212]	@ (80024d8 <HAL_GPIO_Init+0x2e0>)
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	089b      	lsrs	r3, r3, #2
 8002406:	3302      	adds	r3, #2
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800240e:	4b38      	ldr	r3, [pc, #224]	@ (80024f0 <HAL_GPIO_Init+0x2f8>)
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	43da      	mvns	r2, r3
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	4013      	ands	r3, r2
 800241c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	685a      	ldr	r2, [r3, #4]
 8002422:	2380      	movs	r3, #128	@ 0x80
 8002424:	035b      	lsls	r3, r3, #13
 8002426:	4013      	ands	r3, r2
 8002428:	d003      	beq.n	8002432 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	4313      	orrs	r3, r2
 8002430:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002432:	4b2f      	ldr	r3, [pc, #188]	@ (80024f0 <HAL_GPIO_Init+0x2f8>)
 8002434:	693a      	ldr	r2, [r7, #16]
 8002436:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002438:	4b2d      	ldr	r3, [pc, #180]	@ (80024f0 <HAL_GPIO_Init+0x2f8>)
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	43da      	mvns	r2, r3
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	4013      	ands	r3, r2
 8002446:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685a      	ldr	r2, [r3, #4]
 800244c:	2380      	movs	r3, #128	@ 0x80
 800244e:	039b      	lsls	r3, r3, #14
 8002450:	4013      	ands	r3, r2
 8002452:	d003      	beq.n	800245c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002454:	693a      	ldr	r2, [r7, #16]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	4313      	orrs	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800245c:	4b24      	ldr	r3, [pc, #144]	@ (80024f0 <HAL_GPIO_Init+0x2f8>)
 800245e:	693a      	ldr	r2, [r7, #16]
 8002460:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8002462:	4b23      	ldr	r3, [pc, #140]	@ (80024f0 <HAL_GPIO_Init+0x2f8>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	43da      	mvns	r2, r3
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	4013      	ands	r3, r2
 8002470:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	685a      	ldr	r2, [r3, #4]
 8002476:	2380      	movs	r3, #128	@ 0x80
 8002478:	029b      	lsls	r3, r3, #10
 800247a:	4013      	ands	r3, r2
 800247c:	d003      	beq.n	8002486 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800247e:	693a      	ldr	r2, [r7, #16]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	4313      	orrs	r3, r2
 8002484:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002486:	4b1a      	ldr	r3, [pc, #104]	@ (80024f0 <HAL_GPIO_Init+0x2f8>)
 8002488:	693a      	ldr	r2, [r7, #16]
 800248a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800248c:	4b18      	ldr	r3, [pc, #96]	@ (80024f0 <HAL_GPIO_Init+0x2f8>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	43da      	mvns	r2, r3
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	4013      	ands	r3, r2
 800249a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	685a      	ldr	r2, [r3, #4]
 80024a0:	2380      	movs	r3, #128	@ 0x80
 80024a2:	025b      	lsls	r3, r3, #9
 80024a4:	4013      	ands	r3, r2
 80024a6:	d003      	beq.n	80024b0 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80024b0:	4b0f      	ldr	r3, [pc, #60]	@ (80024f0 <HAL_GPIO_Init+0x2f8>)
 80024b2:	693a      	ldr	r2, [r7, #16]
 80024b4:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	3301      	adds	r3, #1
 80024ba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	40da      	lsrs	r2, r3
 80024c4:	1e13      	subs	r3, r2, #0
 80024c6:	d000      	beq.n	80024ca <HAL_GPIO_Init+0x2d2>
 80024c8:	e6a2      	b.n	8002210 <HAL_GPIO_Init+0x18>
  }
}
 80024ca:	46c0      	nop			@ (mov r8, r8)
 80024cc:	46c0      	nop			@ (mov r8, r8)
 80024ce:	46bd      	mov	sp, r7
 80024d0:	b006      	add	sp, #24
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	40021000 	.word	0x40021000
 80024d8:	40010000 	.word	0x40010000
 80024dc:	50000400 	.word	0x50000400
 80024e0:	50000800 	.word	0x50000800
 80024e4:	50000c00 	.word	0x50000c00
 80024e8:	50001000 	.word	0x50001000
 80024ec:	50001c00 	.word	0x50001c00
 80024f0:	40010400 	.word	0x40010400

080024f4 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	000a      	movs	r2, r1
 80024fe:	1cbb      	adds	r3, r7, #2
 8002500:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	691b      	ldr	r3, [r3, #16]
 8002506:	1cba      	adds	r2, r7, #2
 8002508:	8812      	ldrh	r2, [r2, #0]
 800250a:	4013      	ands	r3, r2
 800250c:	d004      	beq.n	8002518 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800250e:	230f      	movs	r3, #15
 8002510:	18fb      	adds	r3, r7, r3
 8002512:	2201      	movs	r2, #1
 8002514:	701a      	strb	r2, [r3, #0]
 8002516:	e003      	b.n	8002520 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002518:	230f      	movs	r3, #15
 800251a:	18fb      	adds	r3, r7, r3
 800251c:	2200      	movs	r2, #0
 800251e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002520:	230f      	movs	r3, #15
 8002522:	18fb      	adds	r3, r7, r3
 8002524:	781b      	ldrb	r3, [r3, #0]
}
 8002526:	0018      	movs	r0, r3
 8002528:	46bd      	mov	sp, r7
 800252a:	b004      	add	sp, #16
 800252c:	bd80      	pop	{r7, pc}

0800252e <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b082      	sub	sp, #8
 8002532:	af00      	add	r7, sp, #0
 8002534:	6078      	str	r0, [r7, #4]
 8002536:	0008      	movs	r0, r1
 8002538:	0011      	movs	r1, r2
 800253a:	1cbb      	adds	r3, r7, #2
 800253c:	1c02      	adds	r2, r0, #0
 800253e:	801a      	strh	r2, [r3, #0]
 8002540:	1c7b      	adds	r3, r7, #1
 8002542:	1c0a      	adds	r2, r1, #0
 8002544:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002546:	1c7b      	adds	r3, r7, #1
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d004      	beq.n	8002558 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800254e:	1cbb      	adds	r3, r7, #2
 8002550:	881a      	ldrh	r2, [r3, #0]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002556:	e003      	b.n	8002560 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002558:	1cbb      	adds	r3, r7, #2
 800255a:	881a      	ldrh	r2, [r3, #0]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002560:	46c0      	nop			@ (mov r8, r8)
 8002562:	46bd      	mov	sp, r7
 8002564:	b002      	add	sp, #8
 8002566:	bd80      	pop	{r7, pc}

08002568 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	000a      	movs	r2, r1
 8002572:	1cbb      	adds	r3, r7, #2
 8002574:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	695b      	ldr	r3, [r3, #20]
 800257a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800257c:	1cbb      	adds	r3, r7, #2
 800257e:	881b      	ldrh	r3, [r3, #0]
 8002580:	68fa      	ldr	r2, [r7, #12]
 8002582:	4013      	ands	r3, r2
 8002584:	041a      	lsls	r2, r3, #16
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	43db      	mvns	r3, r3
 800258a:	1cb9      	adds	r1, r7, #2
 800258c:	8809      	ldrh	r1, [r1, #0]
 800258e:	400b      	ands	r3, r1
 8002590:	431a      	orrs	r2, r3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	619a      	str	r2, [r3, #24]
}
 8002596:	46c0      	nop			@ (mov r8, r8)
 8002598:	46bd      	mov	sp, r7
 800259a:	b004      	add	sp, #16
 800259c:	bd80      	pop	{r7, pc}
	...

080025a0 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d101      	bne.n	80025b2 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e03d      	b.n	800262e <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a20      	ldr	r2, [pc, #128]	@ (8002638 <HAL_IWDG_Init+0x98>)
 80025b8:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a1f      	ldr	r2, [pc, #124]	@ (800263c <HAL_IWDG_Init+0x9c>)
 80025c0:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	6852      	ldr	r2, [r2, #4]
 80025ca:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	6892      	ldr	r2, [r2, #8]
 80025d4:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80025d6:	f7ff faf9 	bl	8001bcc <HAL_GetTick>
 80025da:	0003      	movs	r3, r0
 80025dc:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80025de:	e00e      	b.n	80025fe <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80025e0:	f7ff faf4 	bl	8001bcc <HAL_GetTick>
 80025e4:	0002      	movs	r2, r0
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80025ec:	d907      	bls.n	80025fe <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	2207      	movs	r2, #7
 80025f6:	4013      	ands	r3, r2
 80025f8:	d001      	beq.n	80025fe <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e017      	b.n	800262e <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	2207      	movs	r2, #7
 8002606:	4013      	ands	r3, r2
 8002608:	d1ea      	bne.n	80025e0 <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	691a      	ldr	r2, [r3, #16]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	429a      	cmp	r2, r3
 8002616:	d005      	beq.n	8002624 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	68d2      	ldr	r2, [r2, #12]
 8002620:	611a      	str	r2, [r3, #16]
 8002622:	e003      	b.n	800262c <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a05      	ldr	r2, [pc, #20]	@ (8002640 <HAL_IWDG_Init+0xa0>)
 800262a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800262c:	2300      	movs	r3, #0
}
 800262e:	0018      	movs	r0, r3
 8002630:	46bd      	mov	sp, r7
 8002632:	b004      	add	sp, #16
 8002634:	bd80      	pop	{r7, pc}
 8002636:	46c0      	nop			@ (mov r8, r8)
 8002638:	0000cccc 	.word	0x0000cccc
 800263c:	00005555 	.word	0x00005555
 8002640:	0000aaaa 	.word	0x0000aaaa

08002644 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a03      	ldr	r2, [pc, #12]	@ (8002660 <HAL_IWDG_Refresh+0x1c>)
 8002652:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002654:	2300      	movs	r3, #0
}
 8002656:	0018      	movs	r0, r3
 8002658:	46bd      	mov	sp, r7
 800265a:	b002      	add	sp, #8
 800265c:	bd80      	pop	{r7, pc}
 800265e:	46c0      	nop			@ (mov r8, r8)
 8002660:	0000aaaa 	.word	0x0000aaaa

08002664 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002664:	b5b0      	push	{r4, r5, r7, lr}
 8002666:	b08a      	sub	sp, #40	@ 0x28
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d102      	bne.n	8002678 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	f000 fbbf 	bl	8002df6 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002678:	4bc9      	ldr	r3, [pc, #804]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	220c      	movs	r2, #12
 800267e:	4013      	ands	r3, r2
 8002680:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002682:	4bc7      	ldr	r3, [pc, #796]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 8002684:	68da      	ldr	r2, [r3, #12]
 8002686:	2380      	movs	r3, #128	@ 0x80
 8002688:	025b      	lsls	r3, r3, #9
 800268a:	4013      	ands	r3, r2
 800268c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2201      	movs	r2, #1
 8002694:	4013      	ands	r3, r2
 8002696:	d100      	bne.n	800269a <HAL_RCC_OscConfig+0x36>
 8002698:	e07e      	b.n	8002798 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	2b08      	cmp	r3, #8
 800269e:	d007      	beq.n	80026b0 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	2b0c      	cmp	r3, #12
 80026a4:	d112      	bne.n	80026cc <HAL_RCC_OscConfig+0x68>
 80026a6:	69ba      	ldr	r2, [r7, #24]
 80026a8:	2380      	movs	r3, #128	@ 0x80
 80026aa:	025b      	lsls	r3, r3, #9
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d10d      	bne.n	80026cc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026b0:	4bbb      	ldr	r3, [pc, #748]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	2380      	movs	r3, #128	@ 0x80
 80026b6:	029b      	lsls	r3, r3, #10
 80026b8:	4013      	ands	r3, r2
 80026ba:	d100      	bne.n	80026be <HAL_RCC_OscConfig+0x5a>
 80026bc:	e06b      	b.n	8002796 <HAL_RCC_OscConfig+0x132>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d167      	bne.n	8002796 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	f000 fb95 	bl	8002df6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685a      	ldr	r2, [r3, #4]
 80026d0:	2380      	movs	r3, #128	@ 0x80
 80026d2:	025b      	lsls	r3, r3, #9
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d107      	bne.n	80026e8 <HAL_RCC_OscConfig+0x84>
 80026d8:	4bb1      	ldr	r3, [pc, #708]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	4bb0      	ldr	r3, [pc, #704]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 80026de:	2180      	movs	r1, #128	@ 0x80
 80026e0:	0249      	lsls	r1, r1, #9
 80026e2:	430a      	orrs	r2, r1
 80026e4:	601a      	str	r2, [r3, #0]
 80026e6:	e027      	b.n	8002738 <HAL_RCC_OscConfig+0xd4>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685a      	ldr	r2, [r3, #4]
 80026ec:	23a0      	movs	r3, #160	@ 0xa0
 80026ee:	02db      	lsls	r3, r3, #11
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d10e      	bne.n	8002712 <HAL_RCC_OscConfig+0xae>
 80026f4:	4baa      	ldr	r3, [pc, #680]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	4ba9      	ldr	r3, [pc, #676]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 80026fa:	2180      	movs	r1, #128	@ 0x80
 80026fc:	02c9      	lsls	r1, r1, #11
 80026fe:	430a      	orrs	r2, r1
 8002700:	601a      	str	r2, [r3, #0]
 8002702:	4ba7      	ldr	r3, [pc, #668]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	4ba6      	ldr	r3, [pc, #664]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 8002708:	2180      	movs	r1, #128	@ 0x80
 800270a:	0249      	lsls	r1, r1, #9
 800270c:	430a      	orrs	r2, r1
 800270e:	601a      	str	r2, [r3, #0]
 8002710:	e012      	b.n	8002738 <HAL_RCC_OscConfig+0xd4>
 8002712:	4ba3      	ldr	r3, [pc, #652]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	4ba2      	ldr	r3, [pc, #648]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 8002718:	49a2      	ldr	r1, [pc, #648]	@ (80029a4 <HAL_RCC_OscConfig+0x340>)
 800271a:	400a      	ands	r2, r1
 800271c:	601a      	str	r2, [r3, #0]
 800271e:	4ba0      	ldr	r3, [pc, #640]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	2380      	movs	r3, #128	@ 0x80
 8002724:	025b      	lsls	r3, r3, #9
 8002726:	4013      	ands	r3, r2
 8002728:	60fb      	str	r3, [r7, #12]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	4b9c      	ldr	r3, [pc, #624]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	4b9b      	ldr	r3, [pc, #620]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 8002732:	499d      	ldr	r1, [pc, #628]	@ (80029a8 <HAL_RCC_OscConfig+0x344>)
 8002734:	400a      	ands	r2, r1
 8002736:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d015      	beq.n	800276c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002740:	f7ff fa44 	bl	8001bcc <HAL_GetTick>
 8002744:	0003      	movs	r3, r0
 8002746:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002748:	e009      	b.n	800275e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800274a:	f7ff fa3f 	bl	8001bcc <HAL_GetTick>
 800274e:	0002      	movs	r2, r0
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	2b64      	cmp	r3, #100	@ 0x64
 8002756:	d902      	bls.n	800275e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002758:	2303      	movs	r3, #3
 800275a:	f000 fb4c 	bl	8002df6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800275e:	4b90      	ldr	r3, [pc, #576]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	2380      	movs	r3, #128	@ 0x80
 8002764:	029b      	lsls	r3, r3, #10
 8002766:	4013      	ands	r3, r2
 8002768:	d0ef      	beq.n	800274a <HAL_RCC_OscConfig+0xe6>
 800276a:	e015      	b.n	8002798 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800276c:	f7ff fa2e 	bl	8001bcc <HAL_GetTick>
 8002770:	0003      	movs	r3, r0
 8002772:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002774:	e008      	b.n	8002788 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002776:	f7ff fa29 	bl	8001bcc <HAL_GetTick>
 800277a:	0002      	movs	r2, r0
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b64      	cmp	r3, #100	@ 0x64
 8002782:	d901      	bls.n	8002788 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	e336      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002788:	4b85      	ldr	r3, [pc, #532]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	2380      	movs	r3, #128	@ 0x80
 800278e:	029b      	lsls	r3, r3, #10
 8002790:	4013      	ands	r3, r2
 8002792:	d1f0      	bne.n	8002776 <HAL_RCC_OscConfig+0x112>
 8002794:	e000      	b.n	8002798 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002796:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2202      	movs	r2, #2
 800279e:	4013      	ands	r3, r2
 80027a0:	d100      	bne.n	80027a4 <HAL_RCC_OscConfig+0x140>
 80027a2:	e099      	b.n	80028d8 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80027aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ac:	2220      	movs	r2, #32
 80027ae:	4013      	ands	r3, r2
 80027b0:	d009      	beq.n	80027c6 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80027b2:	4b7b      	ldr	r3, [pc, #492]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	4b7a      	ldr	r3, [pc, #488]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 80027b8:	2120      	movs	r1, #32
 80027ba:	430a      	orrs	r2, r1
 80027bc:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80027be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c0:	2220      	movs	r2, #32
 80027c2:	4393      	bics	r3, r2
 80027c4:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	2b04      	cmp	r3, #4
 80027ca:	d005      	beq.n	80027d8 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	2b0c      	cmp	r3, #12
 80027d0:	d13e      	bne.n	8002850 <HAL_RCC_OscConfig+0x1ec>
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d13b      	bne.n	8002850 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80027d8:	4b71      	ldr	r3, [pc, #452]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2204      	movs	r2, #4
 80027de:	4013      	ands	r3, r2
 80027e0:	d004      	beq.n	80027ec <HAL_RCC_OscConfig+0x188>
 80027e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d101      	bne.n	80027ec <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e304      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ec:	4b6c      	ldr	r3, [pc, #432]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	4a6e      	ldr	r2, [pc, #440]	@ (80029ac <HAL_RCC_OscConfig+0x348>)
 80027f2:	4013      	ands	r3, r2
 80027f4:	0019      	movs	r1, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	021a      	lsls	r2, r3, #8
 80027fc:	4b68      	ldr	r3, [pc, #416]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 80027fe:	430a      	orrs	r2, r1
 8002800:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002802:	4b67      	ldr	r3, [pc, #412]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2209      	movs	r2, #9
 8002808:	4393      	bics	r3, r2
 800280a:	0019      	movs	r1, r3
 800280c:	4b64      	ldr	r3, [pc, #400]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 800280e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002810:	430a      	orrs	r2, r1
 8002812:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002814:	f000 fc42 	bl	800309c <HAL_RCC_GetSysClockFreq>
 8002818:	0001      	movs	r1, r0
 800281a:	4b61      	ldr	r3, [pc, #388]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	091b      	lsrs	r3, r3, #4
 8002820:	220f      	movs	r2, #15
 8002822:	4013      	ands	r3, r2
 8002824:	4a62      	ldr	r2, [pc, #392]	@ (80029b0 <HAL_RCC_OscConfig+0x34c>)
 8002826:	5cd3      	ldrb	r3, [r2, r3]
 8002828:	000a      	movs	r2, r1
 800282a:	40da      	lsrs	r2, r3
 800282c:	4b61      	ldr	r3, [pc, #388]	@ (80029b4 <HAL_RCC_OscConfig+0x350>)
 800282e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002830:	4b61      	ldr	r3, [pc, #388]	@ (80029b8 <HAL_RCC_OscConfig+0x354>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2513      	movs	r5, #19
 8002836:	197c      	adds	r4, r7, r5
 8002838:	0018      	movs	r0, r3
 800283a:	f7ff f981 	bl	8001b40 <HAL_InitTick>
 800283e:	0003      	movs	r3, r0
 8002840:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002842:	197b      	adds	r3, r7, r5
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d046      	beq.n	80028d8 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 800284a:	197b      	adds	r3, r7, r5
 800284c:	781b      	ldrb	r3, [r3, #0]
 800284e:	e2d2      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002852:	2b00      	cmp	r3, #0
 8002854:	d027      	beq.n	80028a6 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002856:	4b52      	ldr	r3, [pc, #328]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	2209      	movs	r2, #9
 800285c:	4393      	bics	r3, r2
 800285e:	0019      	movs	r1, r3
 8002860:	4b4f      	ldr	r3, [pc, #316]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 8002862:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002864:	430a      	orrs	r2, r1
 8002866:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002868:	f7ff f9b0 	bl	8001bcc <HAL_GetTick>
 800286c:	0003      	movs	r3, r0
 800286e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002870:	e008      	b.n	8002884 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002872:	f7ff f9ab 	bl	8001bcc <HAL_GetTick>
 8002876:	0002      	movs	r2, r0
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	2b02      	cmp	r3, #2
 800287e:	d901      	bls.n	8002884 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8002880:	2303      	movs	r3, #3
 8002882:	e2b8      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002884:	4b46      	ldr	r3, [pc, #280]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2204      	movs	r2, #4
 800288a:	4013      	ands	r3, r2
 800288c:	d0f1      	beq.n	8002872 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800288e:	4b44      	ldr	r3, [pc, #272]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	4a46      	ldr	r2, [pc, #280]	@ (80029ac <HAL_RCC_OscConfig+0x348>)
 8002894:	4013      	ands	r3, r2
 8002896:	0019      	movs	r1, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	691b      	ldr	r3, [r3, #16]
 800289c:	021a      	lsls	r2, r3, #8
 800289e:	4b40      	ldr	r3, [pc, #256]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 80028a0:	430a      	orrs	r2, r1
 80028a2:	605a      	str	r2, [r3, #4]
 80028a4:	e018      	b.n	80028d8 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028a6:	4b3e      	ldr	r3, [pc, #248]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	4b3d      	ldr	r3, [pc, #244]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 80028ac:	2101      	movs	r1, #1
 80028ae:	438a      	bics	r2, r1
 80028b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b2:	f7ff f98b 	bl	8001bcc <HAL_GetTick>
 80028b6:	0003      	movs	r3, r0
 80028b8:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028bc:	f7ff f986 	bl	8001bcc <HAL_GetTick>
 80028c0:	0002      	movs	r2, r0
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e293      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80028ce:	4b34      	ldr	r3, [pc, #208]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2204      	movs	r2, #4
 80028d4:	4013      	ands	r3, r2
 80028d6:	d1f1      	bne.n	80028bc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2210      	movs	r2, #16
 80028de:	4013      	ands	r3, r2
 80028e0:	d100      	bne.n	80028e4 <HAL_RCC_OscConfig+0x280>
 80028e2:	e0a2      	b.n	8002a2a <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d140      	bne.n	800296c <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80028ea:	4b2d      	ldr	r3, [pc, #180]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	2380      	movs	r3, #128	@ 0x80
 80028f0:	009b      	lsls	r3, r3, #2
 80028f2:	4013      	ands	r3, r2
 80028f4:	d005      	beq.n	8002902 <HAL_RCC_OscConfig+0x29e>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	69db      	ldr	r3, [r3, #28]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e279      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002902:	4b27      	ldr	r3, [pc, #156]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	4a2d      	ldr	r2, [pc, #180]	@ (80029bc <HAL_RCC_OscConfig+0x358>)
 8002908:	4013      	ands	r3, r2
 800290a:	0019      	movs	r1, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002910:	4b23      	ldr	r3, [pc, #140]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 8002912:	430a      	orrs	r2, r1
 8002914:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002916:	4b22      	ldr	r3, [pc, #136]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	021b      	lsls	r3, r3, #8
 800291c:	0a19      	lsrs	r1, r3, #8
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a1b      	ldr	r3, [r3, #32]
 8002922:	061a      	lsls	r2, r3, #24
 8002924:	4b1e      	ldr	r3, [pc, #120]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 8002926:	430a      	orrs	r2, r1
 8002928:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800292e:	0b5b      	lsrs	r3, r3, #13
 8002930:	3301      	adds	r3, #1
 8002932:	2280      	movs	r2, #128	@ 0x80
 8002934:	0212      	lsls	r2, r2, #8
 8002936:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002938:	4b19      	ldr	r3, [pc, #100]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	091b      	lsrs	r3, r3, #4
 800293e:	210f      	movs	r1, #15
 8002940:	400b      	ands	r3, r1
 8002942:	491b      	ldr	r1, [pc, #108]	@ (80029b0 <HAL_RCC_OscConfig+0x34c>)
 8002944:	5ccb      	ldrb	r3, [r1, r3]
 8002946:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002948:	4b1a      	ldr	r3, [pc, #104]	@ (80029b4 <HAL_RCC_OscConfig+0x350>)
 800294a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800294c:	4b1a      	ldr	r3, [pc, #104]	@ (80029b8 <HAL_RCC_OscConfig+0x354>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2513      	movs	r5, #19
 8002952:	197c      	adds	r4, r7, r5
 8002954:	0018      	movs	r0, r3
 8002956:	f7ff f8f3 	bl	8001b40 <HAL_InitTick>
 800295a:	0003      	movs	r3, r0
 800295c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800295e:	197b      	adds	r3, r7, r5
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d061      	beq.n	8002a2a <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8002966:	197b      	adds	r3, r7, r5
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	e244      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	69db      	ldr	r3, [r3, #28]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d040      	beq.n	80029f6 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002974:	4b0a      	ldr	r3, [pc, #40]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	4b09      	ldr	r3, [pc, #36]	@ (80029a0 <HAL_RCC_OscConfig+0x33c>)
 800297a:	2180      	movs	r1, #128	@ 0x80
 800297c:	0049      	lsls	r1, r1, #1
 800297e:	430a      	orrs	r2, r1
 8002980:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002982:	f7ff f923 	bl	8001bcc <HAL_GetTick>
 8002986:	0003      	movs	r3, r0
 8002988:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800298a:	e019      	b.n	80029c0 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800298c:	f7ff f91e 	bl	8001bcc <HAL_GetTick>
 8002990:	0002      	movs	r2, r0
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d912      	bls.n	80029c0 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e22b      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
 800299e:	46c0      	nop			@ (mov r8, r8)
 80029a0:	40021000 	.word	0x40021000
 80029a4:	fffeffff 	.word	0xfffeffff
 80029a8:	fffbffff 	.word	0xfffbffff
 80029ac:	ffffe0ff 	.word	0xffffe0ff
 80029b0:	08004db0 	.word	0x08004db0
 80029b4:	20000004 	.word	0x20000004
 80029b8:	20000008 	.word	0x20000008
 80029bc:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80029c0:	4bca      	ldr	r3, [pc, #808]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	2380      	movs	r3, #128	@ 0x80
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	4013      	ands	r3, r2
 80029ca:	d0df      	beq.n	800298c <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029cc:	4bc7      	ldr	r3, [pc, #796]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	4ac7      	ldr	r2, [pc, #796]	@ (8002cf0 <HAL_RCC_OscConfig+0x68c>)
 80029d2:	4013      	ands	r3, r2
 80029d4:	0019      	movs	r1, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80029da:	4bc4      	ldr	r3, [pc, #784]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 80029dc:	430a      	orrs	r2, r1
 80029de:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029e0:	4bc2      	ldr	r3, [pc, #776]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	021b      	lsls	r3, r3, #8
 80029e6:	0a19      	lsrs	r1, r3, #8
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6a1b      	ldr	r3, [r3, #32]
 80029ec:	061a      	lsls	r2, r3, #24
 80029ee:	4bbf      	ldr	r3, [pc, #764]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 80029f0:	430a      	orrs	r2, r1
 80029f2:	605a      	str	r2, [r3, #4]
 80029f4:	e019      	b.n	8002a2a <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80029f6:	4bbd      	ldr	r3, [pc, #756]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	4bbc      	ldr	r3, [pc, #752]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 80029fc:	49bd      	ldr	r1, [pc, #756]	@ (8002cf4 <HAL_RCC_OscConfig+0x690>)
 80029fe:	400a      	ands	r2, r1
 8002a00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a02:	f7ff f8e3 	bl	8001bcc <HAL_GetTick>
 8002a06:	0003      	movs	r3, r0
 8002a08:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002a0a:	e008      	b.n	8002a1e <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a0c:	f7ff f8de 	bl	8001bcc <HAL_GetTick>
 8002a10:	0002      	movs	r2, r0
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	d901      	bls.n	8002a1e <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e1eb      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002a1e:	4bb3      	ldr	r3, [pc, #716]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	2380      	movs	r3, #128	@ 0x80
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	4013      	ands	r3, r2
 8002a28:	d1f0      	bne.n	8002a0c <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	2208      	movs	r2, #8
 8002a30:	4013      	ands	r3, r2
 8002a32:	d036      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	695b      	ldr	r3, [r3, #20]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d019      	beq.n	8002a70 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a3c:	4bab      	ldr	r3, [pc, #684]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002a3e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002a40:	4baa      	ldr	r3, [pc, #680]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002a42:	2101      	movs	r1, #1
 8002a44:	430a      	orrs	r2, r1
 8002a46:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a48:	f7ff f8c0 	bl	8001bcc <HAL_GetTick>
 8002a4c:	0003      	movs	r3, r0
 8002a4e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a50:	e008      	b.n	8002a64 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a52:	f7ff f8bb 	bl	8001bcc <HAL_GetTick>
 8002a56:	0002      	movs	r2, r0
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	1ad3      	subs	r3, r2, r3
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d901      	bls.n	8002a64 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8002a60:	2303      	movs	r3, #3
 8002a62:	e1c8      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a64:	4ba1      	ldr	r3, [pc, #644]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002a66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a68:	2202      	movs	r2, #2
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	d0f1      	beq.n	8002a52 <HAL_RCC_OscConfig+0x3ee>
 8002a6e:	e018      	b.n	8002aa2 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a70:	4b9e      	ldr	r3, [pc, #632]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002a72:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002a74:	4b9d      	ldr	r3, [pc, #628]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002a76:	2101      	movs	r1, #1
 8002a78:	438a      	bics	r2, r1
 8002a7a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a7c:	f7ff f8a6 	bl	8001bcc <HAL_GetTick>
 8002a80:	0003      	movs	r3, r0
 8002a82:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a84:	e008      	b.n	8002a98 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a86:	f7ff f8a1 	bl	8001bcc <HAL_GetTick>
 8002a8a:	0002      	movs	r2, r0
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	1ad3      	subs	r3, r2, r3
 8002a90:	2b02      	cmp	r3, #2
 8002a92:	d901      	bls.n	8002a98 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8002a94:	2303      	movs	r3, #3
 8002a96:	e1ae      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a98:	4b94      	ldr	r3, [pc, #592]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002a9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a9c:	2202      	movs	r2, #2
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	d1f1      	bne.n	8002a86 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2204      	movs	r2, #4
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	d100      	bne.n	8002aae <HAL_RCC_OscConfig+0x44a>
 8002aac:	e0ae      	b.n	8002c0c <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002aae:	2023      	movs	r0, #35	@ 0x23
 8002ab0:	183b      	adds	r3, r7, r0
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ab6:	4b8d      	ldr	r3, [pc, #564]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002ab8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002aba:	2380      	movs	r3, #128	@ 0x80
 8002abc:	055b      	lsls	r3, r3, #21
 8002abe:	4013      	ands	r3, r2
 8002ac0:	d109      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ac2:	4b8a      	ldr	r3, [pc, #552]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002ac4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ac6:	4b89      	ldr	r3, [pc, #548]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002ac8:	2180      	movs	r1, #128	@ 0x80
 8002aca:	0549      	lsls	r1, r1, #21
 8002acc:	430a      	orrs	r2, r1
 8002ace:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8002ad0:	183b      	adds	r3, r7, r0
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ad6:	4b88      	ldr	r3, [pc, #544]	@ (8002cf8 <HAL_RCC_OscConfig+0x694>)
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	2380      	movs	r3, #128	@ 0x80
 8002adc:	005b      	lsls	r3, r3, #1
 8002ade:	4013      	ands	r3, r2
 8002ae0:	d11a      	bne.n	8002b18 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ae2:	4b85      	ldr	r3, [pc, #532]	@ (8002cf8 <HAL_RCC_OscConfig+0x694>)
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	4b84      	ldr	r3, [pc, #528]	@ (8002cf8 <HAL_RCC_OscConfig+0x694>)
 8002ae8:	2180      	movs	r1, #128	@ 0x80
 8002aea:	0049      	lsls	r1, r1, #1
 8002aec:	430a      	orrs	r2, r1
 8002aee:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002af0:	f7ff f86c 	bl	8001bcc <HAL_GetTick>
 8002af4:	0003      	movs	r3, r0
 8002af6:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002af8:	e008      	b.n	8002b0c <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002afa:	f7ff f867 	bl	8001bcc <HAL_GetTick>
 8002afe:	0002      	movs	r2, r0
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	2b64      	cmp	r3, #100	@ 0x64
 8002b06:	d901      	bls.n	8002b0c <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8002b08:	2303      	movs	r3, #3
 8002b0a:	e174      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b0c:	4b7a      	ldr	r3, [pc, #488]	@ (8002cf8 <HAL_RCC_OscConfig+0x694>)
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	2380      	movs	r3, #128	@ 0x80
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	4013      	ands	r3, r2
 8002b16:	d0f0      	beq.n	8002afa <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	689a      	ldr	r2, [r3, #8]
 8002b1c:	2380      	movs	r3, #128	@ 0x80
 8002b1e:	005b      	lsls	r3, r3, #1
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d107      	bne.n	8002b34 <HAL_RCC_OscConfig+0x4d0>
 8002b24:	4b71      	ldr	r3, [pc, #452]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002b26:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002b28:	4b70      	ldr	r3, [pc, #448]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002b2a:	2180      	movs	r1, #128	@ 0x80
 8002b2c:	0049      	lsls	r1, r1, #1
 8002b2e:	430a      	orrs	r2, r1
 8002b30:	651a      	str	r2, [r3, #80]	@ 0x50
 8002b32:	e031      	b.n	8002b98 <HAL_RCC_OscConfig+0x534>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d10c      	bne.n	8002b56 <HAL_RCC_OscConfig+0x4f2>
 8002b3c:	4b6b      	ldr	r3, [pc, #428]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002b3e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002b40:	4b6a      	ldr	r3, [pc, #424]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002b42:	496c      	ldr	r1, [pc, #432]	@ (8002cf4 <HAL_RCC_OscConfig+0x690>)
 8002b44:	400a      	ands	r2, r1
 8002b46:	651a      	str	r2, [r3, #80]	@ 0x50
 8002b48:	4b68      	ldr	r3, [pc, #416]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002b4a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002b4c:	4b67      	ldr	r3, [pc, #412]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002b4e:	496b      	ldr	r1, [pc, #428]	@ (8002cfc <HAL_RCC_OscConfig+0x698>)
 8002b50:	400a      	ands	r2, r1
 8002b52:	651a      	str	r2, [r3, #80]	@ 0x50
 8002b54:	e020      	b.n	8002b98 <HAL_RCC_OscConfig+0x534>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	689a      	ldr	r2, [r3, #8]
 8002b5a:	23a0      	movs	r3, #160	@ 0xa0
 8002b5c:	00db      	lsls	r3, r3, #3
 8002b5e:	429a      	cmp	r2, r3
 8002b60:	d10e      	bne.n	8002b80 <HAL_RCC_OscConfig+0x51c>
 8002b62:	4b62      	ldr	r3, [pc, #392]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002b64:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002b66:	4b61      	ldr	r3, [pc, #388]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002b68:	2180      	movs	r1, #128	@ 0x80
 8002b6a:	00c9      	lsls	r1, r1, #3
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	651a      	str	r2, [r3, #80]	@ 0x50
 8002b70:	4b5e      	ldr	r3, [pc, #376]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002b72:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002b74:	4b5d      	ldr	r3, [pc, #372]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002b76:	2180      	movs	r1, #128	@ 0x80
 8002b78:	0049      	lsls	r1, r1, #1
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	651a      	str	r2, [r3, #80]	@ 0x50
 8002b7e:	e00b      	b.n	8002b98 <HAL_RCC_OscConfig+0x534>
 8002b80:	4b5a      	ldr	r3, [pc, #360]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002b82:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002b84:	4b59      	ldr	r3, [pc, #356]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002b86:	495b      	ldr	r1, [pc, #364]	@ (8002cf4 <HAL_RCC_OscConfig+0x690>)
 8002b88:	400a      	ands	r2, r1
 8002b8a:	651a      	str	r2, [r3, #80]	@ 0x50
 8002b8c:	4b57      	ldr	r3, [pc, #348]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002b8e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002b90:	4b56      	ldr	r3, [pc, #344]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002b92:	495a      	ldr	r1, [pc, #360]	@ (8002cfc <HAL_RCC_OscConfig+0x698>)
 8002b94:	400a      	ands	r2, r1
 8002b96:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d015      	beq.n	8002bcc <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ba0:	f7ff f814 	bl	8001bcc <HAL_GetTick>
 8002ba4:	0003      	movs	r3, r0
 8002ba6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ba8:	e009      	b.n	8002bbe <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002baa:	f7ff f80f 	bl	8001bcc <HAL_GetTick>
 8002bae:	0002      	movs	r2, r0
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	1ad3      	subs	r3, r2, r3
 8002bb4:	4a52      	ldr	r2, [pc, #328]	@ (8002d00 <HAL_RCC_OscConfig+0x69c>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d901      	bls.n	8002bbe <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e11b      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bbe:	4b4b      	ldr	r3, [pc, #300]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002bc0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002bc2:	2380      	movs	r3, #128	@ 0x80
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	d0ef      	beq.n	8002baa <HAL_RCC_OscConfig+0x546>
 8002bca:	e014      	b.n	8002bf6 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bcc:	f7fe fffe 	bl	8001bcc <HAL_GetTick>
 8002bd0:	0003      	movs	r3, r0
 8002bd2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bd4:	e009      	b.n	8002bea <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bd6:	f7fe fff9 	bl	8001bcc <HAL_GetTick>
 8002bda:	0002      	movs	r2, r0
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	4a47      	ldr	r2, [pc, #284]	@ (8002d00 <HAL_RCC_OscConfig+0x69c>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e105      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bea:	4b40      	ldr	r3, [pc, #256]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002bec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002bee:	2380      	movs	r3, #128	@ 0x80
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	d1ef      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002bf6:	2323      	movs	r3, #35	@ 0x23
 8002bf8:	18fb      	adds	r3, r7, r3
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d105      	bne.n	8002c0c <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c00:	4b3a      	ldr	r3, [pc, #232]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002c02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c04:	4b39      	ldr	r3, [pc, #228]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002c06:	493f      	ldr	r1, [pc, #252]	@ (8002d04 <HAL_RCC_OscConfig+0x6a0>)
 8002c08:	400a      	ands	r2, r1
 8002c0a:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	2220      	movs	r2, #32
 8002c12:	4013      	ands	r3, r2
 8002c14:	d049      	beq.n	8002caa <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d026      	beq.n	8002c6c <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002c1e:	4b33      	ldr	r3, [pc, #204]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002c20:	689a      	ldr	r2, [r3, #8]
 8002c22:	4b32      	ldr	r3, [pc, #200]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002c24:	2101      	movs	r1, #1
 8002c26:	430a      	orrs	r2, r1
 8002c28:	609a      	str	r2, [r3, #8]
 8002c2a:	4b30      	ldr	r3, [pc, #192]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002c2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c2e:	4b2f      	ldr	r3, [pc, #188]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002c30:	2101      	movs	r1, #1
 8002c32:	430a      	orrs	r2, r1
 8002c34:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c36:	4b34      	ldr	r3, [pc, #208]	@ (8002d08 <HAL_RCC_OscConfig+0x6a4>)
 8002c38:	6a1a      	ldr	r2, [r3, #32]
 8002c3a:	4b33      	ldr	r3, [pc, #204]	@ (8002d08 <HAL_RCC_OscConfig+0x6a4>)
 8002c3c:	2180      	movs	r1, #128	@ 0x80
 8002c3e:	0189      	lsls	r1, r1, #6
 8002c40:	430a      	orrs	r2, r1
 8002c42:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c44:	f7fe ffc2 	bl	8001bcc <HAL_GetTick>
 8002c48:	0003      	movs	r3, r0
 8002c4a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002c4c:	e008      	b.n	8002c60 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c4e:	f7fe ffbd 	bl	8001bcc <HAL_GetTick>
 8002c52:	0002      	movs	r2, r0
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	1ad3      	subs	r3, r2, r3
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d901      	bls.n	8002c60 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	e0ca      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002c60:	4b22      	ldr	r3, [pc, #136]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	2202      	movs	r2, #2
 8002c66:	4013      	ands	r3, r2
 8002c68:	d0f1      	beq.n	8002c4e <HAL_RCC_OscConfig+0x5ea>
 8002c6a:	e01e      	b.n	8002caa <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002c6c:	4b1f      	ldr	r3, [pc, #124]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002c6e:	689a      	ldr	r2, [r3, #8]
 8002c70:	4b1e      	ldr	r3, [pc, #120]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002c72:	2101      	movs	r1, #1
 8002c74:	438a      	bics	r2, r1
 8002c76:	609a      	str	r2, [r3, #8]
 8002c78:	4b23      	ldr	r3, [pc, #140]	@ (8002d08 <HAL_RCC_OscConfig+0x6a4>)
 8002c7a:	6a1a      	ldr	r2, [r3, #32]
 8002c7c:	4b22      	ldr	r3, [pc, #136]	@ (8002d08 <HAL_RCC_OscConfig+0x6a4>)
 8002c7e:	4923      	ldr	r1, [pc, #140]	@ (8002d0c <HAL_RCC_OscConfig+0x6a8>)
 8002c80:	400a      	ands	r2, r1
 8002c82:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c84:	f7fe ffa2 	bl	8001bcc <HAL_GetTick>
 8002c88:	0003      	movs	r3, r0
 8002c8a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002c8c:	e008      	b.n	8002ca0 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c8e:	f7fe ff9d 	bl	8001bcc <HAL_GetTick>
 8002c92:	0002      	movs	r2, r0
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	2b02      	cmp	r3, #2
 8002c9a:	d901      	bls.n	8002ca0 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8002c9c:	2303      	movs	r3, #3
 8002c9e:	e0aa      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ca0:	4b12      	ldr	r3, [pc, #72]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	2202      	movs	r2, #2
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	d1f1      	bne.n	8002c8e <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d100      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x650>
 8002cb2:	e09f      	b.n	8002df4 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	2b0c      	cmp	r3, #12
 8002cb8:	d100      	bne.n	8002cbc <HAL_RCC_OscConfig+0x658>
 8002cba:	e078      	b.n	8002dae <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d159      	bne.n	8002d78 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cc4:	4b09      	ldr	r3, [pc, #36]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	4b08      	ldr	r3, [pc, #32]	@ (8002cec <HAL_RCC_OscConfig+0x688>)
 8002cca:	4911      	ldr	r1, [pc, #68]	@ (8002d10 <HAL_RCC_OscConfig+0x6ac>)
 8002ccc:	400a      	ands	r2, r1
 8002cce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd0:	f7fe ff7c 	bl	8001bcc <HAL_GetTick>
 8002cd4:	0003      	movs	r3, r0
 8002cd6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002cd8:	e01c      	b.n	8002d14 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cda:	f7fe ff77 	bl	8001bcc <HAL_GetTick>
 8002cde:	0002      	movs	r2, r0
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d915      	bls.n	8002d14 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	e084      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	ffff1fff 	.word	0xffff1fff
 8002cf4:	fffffeff 	.word	0xfffffeff
 8002cf8:	40007000 	.word	0x40007000
 8002cfc:	fffffbff 	.word	0xfffffbff
 8002d00:	00001388 	.word	0x00001388
 8002d04:	efffffff 	.word	0xefffffff
 8002d08:	40010000 	.word	0x40010000
 8002d0c:	ffffdfff 	.word	0xffffdfff
 8002d10:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002d14:	4b3a      	ldr	r3, [pc, #232]	@ (8002e00 <HAL_RCC_OscConfig+0x79c>)
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	2380      	movs	r3, #128	@ 0x80
 8002d1a:	049b      	lsls	r3, r3, #18
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	d1dc      	bne.n	8002cda <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d20:	4b37      	ldr	r3, [pc, #220]	@ (8002e00 <HAL_RCC_OscConfig+0x79c>)
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	4a37      	ldr	r2, [pc, #220]	@ (8002e04 <HAL_RCC_OscConfig+0x7a0>)
 8002d26:	4013      	ands	r3, r2
 8002d28:	0019      	movs	r1, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d32:	431a      	orrs	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d38:	431a      	orrs	r2, r3
 8002d3a:	4b31      	ldr	r3, [pc, #196]	@ (8002e00 <HAL_RCC_OscConfig+0x79c>)
 8002d3c:	430a      	orrs	r2, r1
 8002d3e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d40:	4b2f      	ldr	r3, [pc, #188]	@ (8002e00 <HAL_RCC_OscConfig+0x79c>)
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	4b2e      	ldr	r3, [pc, #184]	@ (8002e00 <HAL_RCC_OscConfig+0x79c>)
 8002d46:	2180      	movs	r1, #128	@ 0x80
 8002d48:	0449      	lsls	r1, r1, #17
 8002d4a:	430a      	orrs	r2, r1
 8002d4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d4e:	f7fe ff3d 	bl	8001bcc <HAL_GetTick>
 8002d52:	0003      	movs	r3, r0
 8002d54:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002d56:	e008      	b.n	8002d6a <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d58:	f7fe ff38 	bl	8001bcc <HAL_GetTick>
 8002d5c:	0002      	movs	r2, r0
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	2b02      	cmp	r3, #2
 8002d64:	d901      	bls.n	8002d6a <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8002d66:	2303      	movs	r3, #3
 8002d68:	e045      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002d6a:	4b25      	ldr	r3, [pc, #148]	@ (8002e00 <HAL_RCC_OscConfig+0x79c>)
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	2380      	movs	r3, #128	@ 0x80
 8002d70:	049b      	lsls	r3, r3, #18
 8002d72:	4013      	ands	r3, r2
 8002d74:	d0f0      	beq.n	8002d58 <HAL_RCC_OscConfig+0x6f4>
 8002d76:	e03d      	b.n	8002df4 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d78:	4b21      	ldr	r3, [pc, #132]	@ (8002e00 <HAL_RCC_OscConfig+0x79c>)
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	4b20      	ldr	r3, [pc, #128]	@ (8002e00 <HAL_RCC_OscConfig+0x79c>)
 8002d7e:	4922      	ldr	r1, [pc, #136]	@ (8002e08 <HAL_RCC_OscConfig+0x7a4>)
 8002d80:	400a      	ands	r2, r1
 8002d82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d84:	f7fe ff22 	bl	8001bcc <HAL_GetTick>
 8002d88:	0003      	movs	r3, r0
 8002d8a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002d8c:	e008      	b.n	8002da0 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d8e:	f7fe ff1d 	bl	8001bcc <HAL_GetTick>
 8002d92:	0002      	movs	r2, r0
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d901      	bls.n	8002da0 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e02a      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002da0:	4b17      	ldr	r3, [pc, #92]	@ (8002e00 <HAL_RCC_OscConfig+0x79c>)
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	2380      	movs	r3, #128	@ 0x80
 8002da6:	049b      	lsls	r3, r3, #18
 8002da8:	4013      	ands	r3, r2
 8002daa:	d1f0      	bne.n	8002d8e <HAL_RCC_OscConfig+0x72a>
 8002dac:	e022      	b.n	8002df4 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d101      	bne.n	8002dba <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e01d      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002dba:	4b11      	ldr	r3, [pc, #68]	@ (8002e00 <HAL_RCC_OscConfig+0x79c>)
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dc0:	69ba      	ldr	r2, [r7, #24]
 8002dc2:	2380      	movs	r3, #128	@ 0x80
 8002dc4:	025b      	lsls	r3, r3, #9
 8002dc6:	401a      	ands	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d10f      	bne.n	8002df0 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002dd0:	69ba      	ldr	r2, [r7, #24]
 8002dd2:	23f0      	movs	r3, #240	@ 0xf0
 8002dd4:	039b      	lsls	r3, r3, #14
 8002dd6:	401a      	ands	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d107      	bne.n	8002df0 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002de0:	69ba      	ldr	r2, [r7, #24]
 8002de2:	23c0      	movs	r3, #192	@ 0xc0
 8002de4:	041b      	lsls	r3, r3, #16
 8002de6:	401a      	ands	r2, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d001      	beq.n	8002df4 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	e000      	b.n	8002df6 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8002df4:	2300      	movs	r3, #0
}
 8002df6:	0018      	movs	r0, r3
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	b00a      	add	sp, #40	@ 0x28
 8002dfc:	bdb0      	pop	{r4, r5, r7, pc}
 8002dfe:	46c0      	nop			@ (mov r8, r8)
 8002e00:	40021000 	.word	0x40021000
 8002e04:	ff02ffff 	.word	0xff02ffff
 8002e08:	feffffff 	.word	0xfeffffff

08002e0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e0c:	b5b0      	push	{r4, r5, r7, lr}
 8002e0e:	b084      	sub	sp, #16
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d101      	bne.n	8002e20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e128      	b.n	8003072 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e20:	4b96      	ldr	r3, [pc, #600]	@ (800307c <HAL_RCC_ClockConfig+0x270>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	2201      	movs	r2, #1
 8002e26:	4013      	ands	r3, r2
 8002e28:	683a      	ldr	r2, [r7, #0]
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d91e      	bls.n	8002e6c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e2e:	4b93      	ldr	r3, [pc, #588]	@ (800307c <HAL_RCC_ClockConfig+0x270>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	2201      	movs	r2, #1
 8002e34:	4393      	bics	r3, r2
 8002e36:	0019      	movs	r1, r3
 8002e38:	4b90      	ldr	r3, [pc, #576]	@ (800307c <HAL_RCC_ClockConfig+0x270>)
 8002e3a:	683a      	ldr	r2, [r7, #0]
 8002e3c:	430a      	orrs	r2, r1
 8002e3e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002e40:	f7fe fec4 	bl	8001bcc <HAL_GetTick>
 8002e44:	0003      	movs	r3, r0
 8002e46:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e48:	e009      	b.n	8002e5e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e4a:	f7fe febf 	bl	8001bcc <HAL_GetTick>
 8002e4e:	0002      	movs	r2, r0
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	4a8a      	ldr	r2, [pc, #552]	@ (8003080 <HAL_RCC_ClockConfig+0x274>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e109      	b.n	8003072 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e5e:	4b87      	ldr	r3, [pc, #540]	@ (800307c <HAL_RCC_ClockConfig+0x270>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	2201      	movs	r2, #1
 8002e64:	4013      	ands	r3, r2
 8002e66:	683a      	ldr	r2, [r7, #0]
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d1ee      	bne.n	8002e4a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	2202      	movs	r2, #2
 8002e72:	4013      	ands	r3, r2
 8002e74:	d009      	beq.n	8002e8a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e76:	4b83      	ldr	r3, [pc, #524]	@ (8003084 <HAL_RCC_ClockConfig+0x278>)
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	22f0      	movs	r2, #240	@ 0xf0
 8002e7c:	4393      	bics	r3, r2
 8002e7e:	0019      	movs	r1, r3
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	689a      	ldr	r2, [r3, #8]
 8002e84:	4b7f      	ldr	r3, [pc, #508]	@ (8003084 <HAL_RCC_ClockConfig+0x278>)
 8002e86:	430a      	orrs	r2, r1
 8002e88:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	2201      	movs	r2, #1
 8002e90:	4013      	ands	r3, r2
 8002e92:	d100      	bne.n	8002e96 <HAL_RCC_ClockConfig+0x8a>
 8002e94:	e089      	b.n	8002faa <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d107      	bne.n	8002eae <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e9e:	4b79      	ldr	r3, [pc, #484]	@ (8003084 <HAL_RCC_ClockConfig+0x278>)
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	2380      	movs	r3, #128	@ 0x80
 8002ea4:	029b      	lsls	r3, r3, #10
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	d120      	bne.n	8002eec <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e0e1      	b.n	8003072 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	2b03      	cmp	r3, #3
 8002eb4:	d107      	bne.n	8002ec6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002eb6:	4b73      	ldr	r3, [pc, #460]	@ (8003084 <HAL_RCC_ClockConfig+0x278>)
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	2380      	movs	r3, #128	@ 0x80
 8002ebc:	049b      	lsls	r3, r3, #18
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	d114      	bne.n	8002eec <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e0d5      	b.n	8003072 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d106      	bne.n	8002edc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ece:	4b6d      	ldr	r3, [pc, #436]	@ (8003084 <HAL_RCC_ClockConfig+0x278>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	2204      	movs	r2, #4
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	d109      	bne.n	8002eec <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e0ca      	b.n	8003072 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002edc:	4b69      	ldr	r3, [pc, #420]	@ (8003084 <HAL_RCC_ClockConfig+0x278>)
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	2380      	movs	r3, #128	@ 0x80
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	d101      	bne.n	8002eec <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e0c2      	b.n	8003072 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002eec:	4b65      	ldr	r3, [pc, #404]	@ (8003084 <HAL_RCC_ClockConfig+0x278>)
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	2203      	movs	r2, #3
 8002ef2:	4393      	bics	r3, r2
 8002ef4:	0019      	movs	r1, r3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685a      	ldr	r2, [r3, #4]
 8002efa:	4b62      	ldr	r3, [pc, #392]	@ (8003084 <HAL_RCC_ClockConfig+0x278>)
 8002efc:	430a      	orrs	r2, r1
 8002efe:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f00:	f7fe fe64 	bl	8001bcc <HAL_GetTick>
 8002f04:	0003      	movs	r3, r0
 8002f06:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d111      	bne.n	8002f34 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f10:	e009      	b.n	8002f26 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f12:	f7fe fe5b 	bl	8001bcc <HAL_GetTick>
 8002f16:	0002      	movs	r2, r0
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	4a58      	ldr	r2, [pc, #352]	@ (8003080 <HAL_RCC_ClockConfig+0x274>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d901      	bls.n	8002f26 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002f22:	2303      	movs	r3, #3
 8002f24:	e0a5      	b.n	8003072 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f26:	4b57      	ldr	r3, [pc, #348]	@ (8003084 <HAL_RCC_ClockConfig+0x278>)
 8002f28:	68db      	ldr	r3, [r3, #12]
 8002f2a:	220c      	movs	r2, #12
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	2b08      	cmp	r3, #8
 8002f30:	d1ef      	bne.n	8002f12 <HAL_RCC_ClockConfig+0x106>
 8002f32:	e03a      	b.n	8002faa <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	2b03      	cmp	r3, #3
 8002f3a:	d111      	bne.n	8002f60 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f3c:	e009      	b.n	8002f52 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f3e:	f7fe fe45 	bl	8001bcc <HAL_GetTick>
 8002f42:	0002      	movs	r2, r0
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	1ad3      	subs	r3, r2, r3
 8002f48:	4a4d      	ldr	r2, [pc, #308]	@ (8003080 <HAL_RCC_ClockConfig+0x274>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d901      	bls.n	8002f52 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	e08f      	b.n	8003072 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f52:	4b4c      	ldr	r3, [pc, #304]	@ (8003084 <HAL_RCC_ClockConfig+0x278>)
 8002f54:	68db      	ldr	r3, [r3, #12]
 8002f56:	220c      	movs	r2, #12
 8002f58:	4013      	ands	r3, r2
 8002f5a:	2b0c      	cmp	r3, #12
 8002f5c:	d1ef      	bne.n	8002f3e <HAL_RCC_ClockConfig+0x132>
 8002f5e:	e024      	b.n	8002faa <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d11b      	bne.n	8002fa0 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f68:	e009      	b.n	8002f7e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f6a:	f7fe fe2f 	bl	8001bcc <HAL_GetTick>
 8002f6e:	0002      	movs	r2, r0
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	4a42      	ldr	r2, [pc, #264]	@ (8003080 <HAL_RCC_ClockConfig+0x274>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d901      	bls.n	8002f7e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e079      	b.n	8003072 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f7e:	4b41      	ldr	r3, [pc, #260]	@ (8003084 <HAL_RCC_ClockConfig+0x278>)
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	220c      	movs	r2, #12
 8002f84:	4013      	ands	r3, r2
 8002f86:	2b04      	cmp	r3, #4
 8002f88:	d1ef      	bne.n	8002f6a <HAL_RCC_ClockConfig+0x15e>
 8002f8a:	e00e      	b.n	8002faa <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f8c:	f7fe fe1e 	bl	8001bcc <HAL_GetTick>
 8002f90:	0002      	movs	r2, r0
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	4a3a      	ldr	r2, [pc, #232]	@ (8003080 <HAL_RCC_ClockConfig+0x274>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d901      	bls.n	8002fa0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002f9c:	2303      	movs	r3, #3
 8002f9e:	e068      	b.n	8003072 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002fa0:	4b38      	ldr	r3, [pc, #224]	@ (8003084 <HAL_RCC_ClockConfig+0x278>)
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	220c      	movs	r2, #12
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	d1f0      	bne.n	8002f8c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002faa:	4b34      	ldr	r3, [pc, #208]	@ (800307c <HAL_RCC_ClockConfig+0x270>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	683a      	ldr	r2, [r7, #0]
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d21e      	bcs.n	8002ff6 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fb8:	4b30      	ldr	r3, [pc, #192]	@ (800307c <HAL_RCC_ClockConfig+0x270>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	4393      	bics	r3, r2
 8002fc0:	0019      	movs	r1, r3
 8002fc2:	4b2e      	ldr	r3, [pc, #184]	@ (800307c <HAL_RCC_ClockConfig+0x270>)
 8002fc4:	683a      	ldr	r2, [r7, #0]
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002fca:	f7fe fdff 	bl	8001bcc <HAL_GetTick>
 8002fce:	0003      	movs	r3, r0
 8002fd0:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fd2:	e009      	b.n	8002fe8 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fd4:	f7fe fdfa 	bl	8001bcc <HAL_GetTick>
 8002fd8:	0002      	movs	r2, r0
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	4a28      	ldr	r2, [pc, #160]	@ (8003080 <HAL_RCC_ClockConfig+0x274>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d901      	bls.n	8002fe8 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002fe4:	2303      	movs	r3, #3
 8002fe6:	e044      	b.n	8003072 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fe8:	4b24      	ldr	r3, [pc, #144]	@ (800307c <HAL_RCC_ClockConfig+0x270>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2201      	movs	r2, #1
 8002fee:	4013      	ands	r3, r2
 8002ff0:	683a      	ldr	r2, [r7, #0]
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d1ee      	bne.n	8002fd4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	2204      	movs	r2, #4
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	d009      	beq.n	8003014 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003000:	4b20      	ldr	r3, [pc, #128]	@ (8003084 <HAL_RCC_ClockConfig+0x278>)
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	4a20      	ldr	r2, [pc, #128]	@ (8003088 <HAL_RCC_ClockConfig+0x27c>)
 8003006:	4013      	ands	r3, r2
 8003008:	0019      	movs	r1, r3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	68da      	ldr	r2, [r3, #12]
 800300e:	4b1d      	ldr	r3, [pc, #116]	@ (8003084 <HAL_RCC_ClockConfig+0x278>)
 8003010:	430a      	orrs	r2, r1
 8003012:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2208      	movs	r2, #8
 800301a:	4013      	ands	r3, r2
 800301c:	d00a      	beq.n	8003034 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800301e:	4b19      	ldr	r3, [pc, #100]	@ (8003084 <HAL_RCC_ClockConfig+0x278>)
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	4a1a      	ldr	r2, [pc, #104]	@ (800308c <HAL_RCC_ClockConfig+0x280>)
 8003024:	4013      	ands	r3, r2
 8003026:	0019      	movs	r1, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	691b      	ldr	r3, [r3, #16]
 800302c:	00da      	lsls	r2, r3, #3
 800302e:	4b15      	ldr	r3, [pc, #84]	@ (8003084 <HAL_RCC_ClockConfig+0x278>)
 8003030:	430a      	orrs	r2, r1
 8003032:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003034:	f000 f832 	bl	800309c <HAL_RCC_GetSysClockFreq>
 8003038:	0001      	movs	r1, r0
 800303a:	4b12      	ldr	r3, [pc, #72]	@ (8003084 <HAL_RCC_ClockConfig+0x278>)
 800303c:	68db      	ldr	r3, [r3, #12]
 800303e:	091b      	lsrs	r3, r3, #4
 8003040:	220f      	movs	r2, #15
 8003042:	4013      	ands	r3, r2
 8003044:	4a12      	ldr	r2, [pc, #72]	@ (8003090 <HAL_RCC_ClockConfig+0x284>)
 8003046:	5cd3      	ldrb	r3, [r2, r3]
 8003048:	000a      	movs	r2, r1
 800304a:	40da      	lsrs	r2, r3
 800304c:	4b11      	ldr	r3, [pc, #68]	@ (8003094 <HAL_RCC_ClockConfig+0x288>)
 800304e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003050:	4b11      	ldr	r3, [pc, #68]	@ (8003098 <HAL_RCC_ClockConfig+0x28c>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	250b      	movs	r5, #11
 8003056:	197c      	adds	r4, r7, r5
 8003058:	0018      	movs	r0, r3
 800305a:	f7fe fd71 	bl	8001b40 <HAL_InitTick>
 800305e:	0003      	movs	r3, r0
 8003060:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8003062:	197b      	adds	r3, r7, r5
 8003064:	781b      	ldrb	r3, [r3, #0]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d002      	beq.n	8003070 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800306a:	197b      	adds	r3, r7, r5
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	e000      	b.n	8003072 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003070:	2300      	movs	r3, #0
}
 8003072:	0018      	movs	r0, r3
 8003074:	46bd      	mov	sp, r7
 8003076:	b004      	add	sp, #16
 8003078:	bdb0      	pop	{r4, r5, r7, pc}
 800307a:	46c0      	nop			@ (mov r8, r8)
 800307c:	40022000 	.word	0x40022000
 8003080:	00001388 	.word	0x00001388
 8003084:	40021000 	.word	0x40021000
 8003088:	fffff8ff 	.word	0xfffff8ff
 800308c:	ffffc7ff 	.word	0xffffc7ff
 8003090:	08004db0 	.word	0x08004db0
 8003094:	20000004 	.word	0x20000004
 8003098:	20000008 	.word	0x20000008

0800309c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b086      	sub	sp, #24
 80030a0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80030a2:	4b3c      	ldr	r3, [pc, #240]	@ (8003194 <HAL_RCC_GetSysClockFreq+0xf8>)
 80030a4:	68db      	ldr	r3, [r3, #12]
 80030a6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	220c      	movs	r2, #12
 80030ac:	4013      	ands	r3, r2
 80030ae:	2b0c      	cmp	r3, #12
 80030b0:	d013      	beq.n	80030da <HAL_RCC_GetSysClockFreq+0x3e>
 80030b2:	d85c      	bhi.n	800316e <HAL_RCC_GetSysClockFreq+0xd2>
 80030b4:	2b04      	cmp	r3, #4
 80030b6:	d002      	beq.n	80030be <HAL_RCC_GetSysClockFreq+0x22>
 80030b8:	2b08      	cmp	r3, #8
 80030ba:	d00b      	beq.n	80030d4 <HAL_RCC_GetSysClockFreq+0x38>
 80030bc:	e057      	b.n	800316e <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80030be:	4b35      	ldr	r3, [pc, #212]	@ (8003194 <HAL_RCC_GetSysClockFreq+0xf8>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2210      	movs	r2, #16
 80030c4:	4013      	ands	r3, r2
 80030c6:	d002      	beq.n	80030ce <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80030c8:	4b33      	ldr	r3, [pc, #204]	@ (8003198 <HAL_RCC_GetSysClockFreq+0xfc>)
 80030ca:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80030cc:	e05d      	b.n	800318a <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80030ce:	4b33      	ldr	r3, [pc, #204]	@ (800319c <HAL_RCC_GetSysClockFreq+0x100>)
 80030d0:	613b      	str	r3, [r7, #16]
      break;
 80030d2:	e05a      	b.n	800318a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80030d4:	4b32      	ldr	r3, [pc, #200]	@ (80031a0 <HAL_RCC_GetSysClockFreq+0x104>)
 80030d6:	613b      	str	r3, [r7, #16]
      break;
 80030d8:	e057      	b.n	800318a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	0c9b      	lsrs	r3, r3, #18
 80030de:	220f      	movs	r2, #15
 80030e0:	4013      	ands	r3, r2
 80030e2:	4a30      	ldr	r2, [pc, #192]	@ (80031a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80030e4:	5cd3      	ldrb	r3, [r2, r3]
 80030e6:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	0d9b      	lsrs	r3, r3, #22
 80030ec:	2203      	movs	r2, #3
 80030ee:	4013      	ands	r3, r2
 80030f0:	3301      	adds	r3, #1
 80030f2:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030f4:	4b27      	ldr	r3, [pc, #156]	@ (8003194 <HAL_RCC_GetSysClockFreq+0xf8>)
 80030f6:	68da      	ldr	r2, [r3, #12]
 80030f8:	2380      	movs	r3, #128	@ 0x80
 80030fa:	025b      	lsls	r3, r3, #9
 80030fc:	4013      	ands	r3, r2
 80030fe:	d00f      	beq.n	8003120 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8003100:	68b9      	ldr	r1, [r7, #8]
 8003102:	000a      	movs	r2, r1
 8003104:	0152      	lsls	r2, r2, #5
 8003106:	1a52      	subs	r2, r2, r1
 8003108:	0193      	lsls	r3, r2, #6
 800310a:	1a9b      	subs	r3, r3, r2
 800310c:	00db      	lsls	r3, r3, #3
 800310e:	185b      	adds	r3, r3, r1
 8003110:	025b      	lsls	r3, r3, #9
 8003112:	6879      	ldr	r1, [r7, #4]
 8003114:	0018      	movs	r0, r3
 8003116:	f7fd f813 	bl	8000140 <__udivsi3>
 800311a:	0003      	movs	r3, r0
 800311c:	617b      	str	r3, [r7, #20]
 800311e:	e023      	b.n	8003168 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003120:	4b1c      	ldr	r3, [pc, #112]	@ (8003194 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2210      	movs	r2, #16
 8003126:	4013      	ands	r3, r2
 8003128:	d00f      	beq.n	800314a <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 800312a:	68b9      	ldr	r1, [r7, #8]
 800312c:	000a      	movs	r2, r1
 800312e:	0152      	lsls	r2, r2, #5
 8003130:	1a52      	subs	r2, r2, r1
 8003132:	0193      	lsls	r3, r2, #6
 8003134:	1a9b      	subs	r3, r3, r2
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	185b      	adds	r3, r3, r1
 800313a:	021b      	lsls	r3, r3, #8
 800313c:	6879      	ldr	r1, [r7, #4]
 800313e:	0018      	movs	r0, r3
 8003140:	f7fc fffe 	bl	8000140 <__udivsi3>
 8003144:	0003      	movs	r3, r0
 8003146:	617b      	str	r3, [r7, #20]
 8003148:	e00e      	b.n	8003168 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 800314a:	68b9      	ldr	r1, [r7, #8]
 800314c:	000a      	movs	r2, r1
 800314e:	0152      	lsls	r2, r2, #5
 8003150:	1a52      	subs	r2, r2, r1
 8003152:	0193      	lsls	r3, r2, #6
 8003154:	1a9b      	subs	r3, r3, r2
 8003156:	00db      	lsls	r3, r3, #3
 8003158:	185b      	adds	r3, r3, r1
 800315a:	029b      	lsls	r3, r3, #10
 800315c:	6879      	ldr	r1, [r7, #4]
 800315e:	0018      	movs	r0, r3
 8003160:	f7fc ffee 	bl	8000140 <__udivsi3>
 8003164:	0003      	movs	r3, r0
 8003166:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	613b      	str	r3, [r7, #16]
      break;
 800316c:	e00d      	b.n	800318a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800316e:	4b09      	ldr	r3, [pc, #36]	@ (8003194 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	0b5b      	lsrs	r3, r3, #13
 8003174:	2207      	movs	r2, #7
 8003176:	4013      	ands	r3, r2
 8003178:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	3301      	adds	r3, #1
 800317e:	2280      	movs	r2, #128	@ 0x80
 8003180:	0212      	lsls	r2, r2, #8
 8003182:	409a      	lsls	r2, r3
 8003184:	0013      	movs	r3, r2
 8003186:	613b      	str	r3, [r7, #16]
      break;
 8003188:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800318a:	693b      	ldr	r3, [r7, #16]
}
 800318c:	0018      	movs	r0, r3
 800318e:	46bd      	mov	sp, r7
 8003190:	b006      	add	sp, #24
 8003192:	bd80      	pop	{r7, pc}
 8003194:	40021000 	.word	0x40021000
 8003198:	003d0900 	.word	0x003d0900
 800319c:	00f42400 	.word	0x00f42400
 80031a0:	007a1200 	.word	0x007a1200
 80031a4:	08004dc0 	.word	0x08004dc0

080031a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b082      	sub	sp, #8
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d101      	bne.n	80031ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	e083      	b.n	80032c2 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d109      	bne.n	80031d6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685a      	ldr	r2, [r3, #4]
 80031c6:	2382      	movs	r3, #130	@ 0x82
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d009      	beq.n	80031e2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	61da      	str	r2, [r3, #28]
 80031d4:	e005      	b.n	80031e2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2200      	movs	r2, #0
 80031da:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2200      	movs	r2, #0
 80031e0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2251      	movs	r2, #81	@ 0x51
 80031ec:	5c9b      	ldrb	r3, [r3, r2]
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d107      	bne.n	8003204 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2250      	movs	r2, #80	@ 0x50
 80031f8:	2100      	movs	r1, #0
 80031fa:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	0018      	movs	r0, r3
 8003200:	f7fe fac2 	bl	8001788 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2251      	movs	r2, #81	@ 0x51
 8003208:	2102      	movs	r1, #2
 800320a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2140      	movs	r1, #64	@ 0x40
 8003218:	438a      	bics	r2, r1
 800321a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	685a      	ldr	r2, [r3, #4]
 8003220:	2382      	movs	r3, #130	@ 0x82
 8003222:	005b      	lsls	r3, r3, #1
 8003224:	401a      	ands	r2, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6899      	ldr	r1, [r3, #8]
 800322a:	2384      	movs	r3, #132	@ 0x84
 800322c:	021b      	lsls	r3, r3, #8
 800322e:	400b      	ands	r3, r1
 8003230:	431a      	orrs	r2, r3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	68d9      	ldr	r1, [r3, #12]
 8003236:	2380      	movs	r3, #128	@ 0x80
 8003238:	011b      	lsls	r3, r3, #4
 800323a:	400b      	ands	r3, r1
 800323c:	431a      	orrs	r2, r3
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	691b      	ldr	r3, [r3, #16]
 8003242:	2102      	movs	r1, #2
 8003244:	400b      	ands	r3, r1
 8003246:	431a      	orrs	r2, r3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	695b      	ldr	r3, [r3, #20]
 800324c:	2101      	movs	r1, #1
 800324e:	400b      	ands	r3, r1
 8003250:	431a      	orrs	r2, r3
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6999      	ldr	r1, [r3, #24]
 8003256:	2380      	movs	r3, #128	@ 0x80
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	400b      	ands	r3, r1
 800325c:	431a      	orrs	r2, r3
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	69db      	ldr	r3, [r3, #28]
 8003262:	2138      	movs	r1, #56	@ 0x38
 8003264:	400b      	ands	r3, r1
 8003266:	431a      	orrs	r2, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6a1b      	ldr	r3, [r3, #32]
 800326c:	2180      	movs	r1, #128	@ 0x80
 800326e:	400b      	ands	r3, r1
 8003270:	431a      	orrs	r2, r3
 8003272:	0011      	movs	r1, r2
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003278:	2380      	movs	r3, #128	@ 0x80
 800327a:	019b      	lsls	r3, r3, #6
 800327c:	401a      	ands	r2, r3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	430a      	orrs	r2, r1
 8003284:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	699b      	ldr	r3, [r3, #24]
 800328a:	0c1b      	lsrs	r3, r3, #16
 800328c:	2204      	movs	r2, #4
 800328e:	4013      	ands	r3, r2
 8003290:	0019      	movs	r1, r3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003296:	2210      	movs	r2, #16
 8003298:	401a      	ands	r2, r3
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	430a      	orrs	r2, r1
 80032a0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	69da      	ldr	r2, [r3, #28]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4907      	ldr	r1, [pc, #28]	@ (80032cc <HAL_SPI_Init+0x124>)
 80032ae:	400a      	ands	r2, r1
 80032b0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2251      	movs	r2, #81	@ 0x51
 80032bc:	2101      	movs	r1, #1
 80032be:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	0018      	movs	r0, r3
 80032c4:	46bd      	mov	sp, r7
 80032c6:	b002      	add	sp, #8
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	46c0      	nop			@ (mov r8, r8)
 80032cc:	fffff7ff 	.word	0xfffff7ff

080032d0 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b088      	sub	sp, #32
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	603b      	str	r3, [r7, #0]
 80032dc:	1dbb      	adds	r3, r7, #6
 80032de:	801a      	strh	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80032e0:	f7fe fc74 	bl	8001bcc <HAL_GetTick>
 80032e4:	0003      	movs	r3, r0
 80032e6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80032e8:	231a      	movs	r3, #26
 80032ea:	18fb      	adds	r3, r7, r3
 80032ec:	1dba      	adds	r2, r7, #6
 80032ee:	8812      	ldrh	r2, [r2, #0]
 80032f0:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2251      	movs	r2, #81	@ 0x51
 80032f6:	5c9b      	ldrb	r3, [r3, r2]
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d001      	beq.n	8003302 <HAL_SPI_Transmit+0x32>
  {
    return HAL_BUSY;
 80032fe:	2302      	movs	r3, #2
 8003300:	e132      	b.n	8003568 <HAL_SPI_Transmit+0x298>
  }

  if ((pData == NULL) || (Size == 0U))
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d003      	beq.n	8003310 <HAL_SPI_Transmit+0x40>
 8003308:	1dbb      	adds	r3, r7, #6
 800330a:	881b      	ldrh	r3, [r3, #0]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d101      	bne.n	8003314 <HAL_SPI_Transmit+0x44>
  {
    return HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	e129      	b.n	8003568 <HAL_SPI_Transmit+0x298>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2250      	movs	r2, #80	@ 0x50
 8003318:	5c9b      	ldrb	r3, [r3, r2]
 800331a:	2b01      	cmp	r3, #1
 800331c:	d101      	bne.n	8003322 <HAL_SPI_Transmit+0x52>
 800331e:	2302      	movs	r3, #2
 8003320:	e122      	b.n	8003568 <HAL_SPI_Transmit+0x298>
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2250      	movs	r2, #80	@ 0x50
 8003326:	2101      	movs	r1, #1
 8003328:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2251      	movs	r2, #81	@ 0x51
 800332e:	2103      	movs	r1, #3
 8003330:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2200      	movs	r2, #0
 8003336:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	68ba      	ldr	r2, [r7, #8]
 800333c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	1dba      	adds	r2, r7, #6
 8003342:	8812      	ldrh	r2, [r2, #0]
 8003344:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	1dba      	adds	r2, r7, #6
 800334a:	8812      	ldrh	r2, [r2, #0]
 800334c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2200      	movs	r2, #0
 8003352:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2200      	movs	r2, #0
 8003358:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2200      	movs	r2, #0
 800335e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2200      	movs	r2, #0
 8003364:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2200      	movs	r2, #0
 800336a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	689a      	ldr	r2, [r3, #8]
 8003370:	2380      	movs	r3, #128	@ 0x80
 8003372:	021b      	lsls	r3, r3, #8
 8003374:	429a      	cmp	r2, r3
 8003376:	d110      	bne.n	800339a <HAL_SPI_Transmit+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	2140      	movs	r1, #64	@ 0x40
 8003384:	438a      	bics	r2, r1
 8003386:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	2180      	movs	r1, #128	@ 0x80
 8003394:	01c9      	lsls	r1, r1, #7
 8003396:	430a      	orrs	r2, r1
 8003398:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	2240      	movs	r2, #64	@ 0x40
 80033a2:	4013      	ands	r3, r2
 80033a4:	2b40      	cmp	r3, #64	@ 0x40
 80033a6:	d007      	beq.n	80033b8 <HAL_SPI_Transmit+0xe8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2140      	movs	r1, #64	@ 0x40
 80033b4:	430a      	orrs	r2, r1
 80033b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	68da      	ldr	r2, [r3, #12]
 80033bc:	2380      	movs	r3, #128	@ 0x80
 80033be:	011b      	lsls	r3, r3, #4
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d153      	bne.n	800346c <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d004      	beq.n	80033d6 <HAL_SPI_Transmit+0x106>
 80033cc:	231a      	movs	r3, #26
 80033ce:	18fb      	adds	r3, r7, r3
 80033d0:	881b      	ldrh	r3, [r3, #0]
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d144      	bne.n	8003460 <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033da:	881a      	ldrh	r2, [r3, #0]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e6:	1c9a      	adds	r2, r3, #2
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	3b01      	subs	r3, #1
 80033f4:	b29a      	uxth	r2, r3
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80033fa:	e031      	b.n	8003460 <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	2202      	movs	r2, #2
 8003404:	4013      	ands	r3, r2
 8003406:	2b02      	cmp	r3, #2
 8003408:	d112      	bne.n	8003430 <HAL_SPI_Transmit+0x160>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800340e:	881a      	ldrh	r2, [r3, #0]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341a:	1c9a      	adds	r2, r3, #2
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003424:	b29b      	uxth	r3, r3
 8003426:	3b01      	subs	r3, #1
 8003428:	b29a      	uxth	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800342e:	e017      	b.n	8003460 <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003430:	f7fe fbcc 	bl	8001bcc <HAL_GetTick>
 8003434:	0002      	movs	r2, r0
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	683a      	ldr	r2, [r7, #0]
 800343c:	429a      	cmp	r2, r3
 800343e:	d802      	bhi.n	8003446 <HAL_SPI_Transmit+0x176>
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	3301      	adds	r3, #1
 8003444:	d102      	bne.n	800344c <HAL_SPI_Transmit+0x17c>
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d109      	bne.n	8003460 <HAL_SPI_Transmit+0x190>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2251      	movs	r2, #81	@ 0x51
 8003450:	2101      	movs	r1, #1
 8003452:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2250      	movs	r2, #80	@ 0x50
 8003458:	2100      	movs	r1, #0
 800345a:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	e083      	b.n	8003568 <HAL_SPI_Transmit+0x298>
    while (hspi->TxXferCount > 0U)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003464:	b29b      	uxth	r3, r3
 8003466:	2b00      	cmp	r3, #0
 8003468:	d1c8      	bne.n	80033fc <HAL_SPI_Transmit+0x12c>
 800346a:	e054      	b.n	8003516 <HAL_SPI_Transmit+0x246>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d004      	beq.n	800347e <HAL_SPI_Transmit+0x1ae>
 8003474:	231a      	movs	r3, #26
 8003476:	18fb      	adds	r3, r7, r3
 8003478:	881b      	ldrh	r3, [r3, #0]
 800347a:	2b01      	cmp	r3, #1
 800347c:	d146      	bne.n	800350c <HAL_SPI_Transmit+0x23c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	330c      	adds	r3, #12
 8003488:	7812      	ldrb	r2, [r2, #0]
 800348a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003490:	1c5a      	adds	r2, r3, #1
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800349a:	b29b      	uxth	r3, r3
 800349c:	3b01      	subs	r3, #1
 800349e:	b29a      	uxth	r2, r3
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80034a4:	e032      	b.n	800350c <HAL_SPI_Transmit+0x23c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	2202      	movs	r2, #2
 80034ae:	4013      	ands	r3, r2
 80034b0:	2b02      	cmp	r3, #2
 80034b2:	d113      	bne.n	80034dc <HAL_SPI_Transmit+0x20c>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	330c      	adds	r3, #12
 80034be:	7812      	ldrb	r2, [r2, #0]
 80034c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034c6:	1c5a      	adds	r2, r3, #1
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	3b01      	subs	r3, #1
 80034d4:	b29a      	uxth	r2, r3
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80034da:	e017      	b.n	800350c <HAL_SPI_Transmit+0x23c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034dc:	f7fe fb76 	bl	8001bcc <HAL_GetTick>
 80034e0:	0002      	movs	r2, r0
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	683a      	ldr	r2, [r7, #0]
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d802      	bhi.n	80034f2 <HAL_SPI_Transmit+0x222>
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	3301      	adds	r3, #1
 80034f0:	d102      	bne.n	80034f8 <HAL_SPI_Transmit+0x228>
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d109      	bne.n	800350c <HAL_SPI_Transmit+0x23c>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2251      	movs	r2, #81	@ 0x51
 80034fc:	2101      	movs	r1, #1
 80034fe:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2250      	movs	r2, #80	@ 0x50
 8003504:	2100      	movs	r1, #0
 8003506:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8003508:	2303      	movs	r3, #3
 800350a:	e02d      	b.n	8003568 <HAL_SPI_Transmit+0x298>
    while (hspi->TxXferCount > 0U)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003510:	b29b      	uxth	r3, r3
 8003512:	2b00      	cmp	r3, #0
 8003514:	d1c7      	bne.n	80034a6 <HAL_SPI_Transmit+0x1d6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003516:	69fa      	ldr	r2, [r7, #28]
 8003518:	6839      	ldr	r1, [r7, #0]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	0018      	movs	r0, r3
 800351e:	f000 fc01 	bl	8003d24 <SPI_EndRxTxTransaction>
 8003522:	1e03      	subs	r3, r0, #0
 8003524:	d002      	beq.n	800352c <HAL_SPI_Transmit+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2220      	movs	r2, #32
 800352a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d10a      	bne.n	800354a <HAL_SPI_Transmit+0x27a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003534:	2300      	movs	r3, #0
 8003536:	617b      	str	r3, [r7, #20]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	617b      	str	r3, [r7, #20]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	617b      	str	r3, [r7, #20]
 8003548:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2251      	movs	r2, #81	@ 0x51
 800354e:	2101      	movs	r1, #1
 8003550:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2250      	movs	r2, #80	@ 0x50
 8003556:	2100      	movs	r1, #0
 8003558:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800355e:	2b00      	cmp	r3, #0
 8003560:	d001      	beq.n	8003566 <HAL_SPI_Transmit+0x296>
  {
    return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e000      	b.n	8003568 <HAL_SPI_Transmit+0x298>
  }
  else
  {
    return HAL_OK;
 8003566:	2300      	movs	r3, #0
  }
}
 8003568:	0018      	movs	r0, r3
 800356a:	46bd      	mov	sp, r7
 800356c:	b008      	add	sp, #32
 800356e:	bd80      	pop	{r7, pc}

08003570 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003570:	b590      	push	{r4, r7, lr}
 8003572:	b089      	sub	sp, #36	@ 0x24
 8003574:	af02      	add	r7, sp, #8
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	60b9      	str	r1, [r7, #8]
 800357a:	603b      	str	r3, [r7, #0]
 800357c:	1dbb      	adds	r3, r7, #6
 800357e:	801a      	strh	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2251      	movs	r2, #81	@ 0x51
 8003584:	5c9b      	ldrb	r3, [r3, r2]
 8003586:	b2db      	uxtb	r3, r3
 8003588:	2b01      	cmp	r3, #1
 800358a:	d001      	beq.n	8003590 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800358c:	2302      	movs	r3, #2
 800358e:	e10a      	b.n	80037a6 <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d003      	beq.n	800359e <HAL_SPI_Receive+0x2e>
 8003596:	1dbb      	adds	r3, r7, #6
 8003598:	881b      	ldrh	r3, [r3, #0]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d101      	bne.n	80035a2 <HAL_SPI_Receive+0x32>
  {
    return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e101      	b.n	80037a6 <HAL_SPI_Receive+0x236>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	685a      	ldr	r2, [r3, #4]
 80035a6:	2382      	movs	r3, #130	@ 0x82
 80035a8:	005b      	lsls	r3, r3, #1
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d113      	bne.n	80035d6 <HAL_SPI_Receive+0x66>
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d10f      	bne.n	80035d6 <HAL_SPI_Receive+0x66>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2251      	movs	r2, #81	@ 0x51
 80035ba:	2104      	movs	r1, #4
 80035bc:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80035be:	1dbb      	adds	r3, r7, #6
 80035c0:	881c      	ldrh	r4, [r3, #0]
 80035c2:	68ba      	ldr	r2, [r7, #8]
 80035c4:	68b9      	ldr	r1, [r7, #8]
 80035c6:	68f8      	ldr	r0, [r7, #12]
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	9300      	str	r3, [sp, #0]
 80035cc:	0023      	movs	r3, r4
 80035ce:	f000 f8f1 	bl	80037b4 <HAL_SPI_TransmitReceive>
 80035d2:	0003      	movs	r3, r0
 80035d4:	e0e7      	b.n	80037a6 <HAL_SPI_Receive+0x236>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035d6:	f7fe faf9 	bl	8001bcc <HAL_GetTick>
 80035da:	0003      	movs	r3, r0
 80035dc:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2250      	movs	r2, #80	@ 0x50
 80035e2:	5c9b      	ldrb	r3, [r3, r2]
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d101      	bne.n	80035ec <HAL_SPI_Receive+0x7c>
 80035e8:	2302      	movs	r3, #2
 80035ea:	e0dc      	b.n	80037a6 <HAL_SPI_Receive+0x236>
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2250      	movs	r2, #80	@ 0x50
 80035f0:	2101      	movs	r1, #1
 80035f2:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2251      	movs	r2, #81	@ 0x51
 80035f8:	2104      	movs	r1, #4
 80035fa:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2200      	movs	r2, #0
 8003600:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	68ba      	ldr	r2, [r7, #8]
 8003606:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	1dba      	adds	r2, r7, #6
 800360c:	8812      	ldrh	r2, [r2, #0]
 800360e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	1dba      	adds	r2, r7, #6
 8003614:	8812      	ldrh	r2, [r2, #0]
 8003616:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2200      	movs	r2, #0
 800361c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2200      	movs	r2, #0
 8003622:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2200      	movs	r2, #0
 800362e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2200      	movs	r2, #0
 8003634:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	689a      	ldr	r2, [r3, #8]
 800363a:	2380      	movs	r3, #128	@ 0x80
 800363c:	021b      	lsls	r3, r3, #8
 800363e:	429a      	cmp	r2, r3
 8003640:	d10f      	bne.n	8003662 <HAL_SPI_Receive+0xf2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	2140      	movs	r1, #64	@ 0x40
 800364e:	438a      	bics	r2, r1
 8003650:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4954      	ldr	r1, [pc, #336]	@ (80037b0 <HAL_SPI_Receive+0x240>)
 800365e:	400a      	ands	r2, r1
 8003660:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	2240      	movs	r2, #64	@ 0x40
 800366a:	4013      	ands	r3, r2
 800366c:	2b40      	cmp	r3, #64	@ 0x40
 800366e:	d007      	beq.n	8003680 <HAL_SPI_Receive+0x110>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2140      	movs	r1, #64	@ 0x40
 800367c:	430a      	orrs	r2, r1
 800367e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d000      	beq.n	800368a <HAL_SPI_Receive+0x11a>
 8003688:	e06e      	b.n	8003768 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800368a:	e034      	b.n	80036f6 <HAL_SPI_Receive+0x186>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	2201      	movs	r2, #1
 8003694:	4013      	ands	r3, r2
 8003696:	2b01      	cmp	r3, #1
 8003698:	d115      	bne.n	80036c6 <HAL_SPI_Receive+0x156>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	330c      	adds	r3, #12
 80036a0:	001a      	movs	r2, r3
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036a6:	7812      	ldrb	r2, [r2, #0]
 80036a8:	b2d2      	uxtb	r2, r2
 80036aa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036b0:	1c5a      	adds	r2, r3, #1
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036ba:	b29b      	uxth	r3, r3
 80036bc:	3b01      	subs	r3, #1
 80036be:	b29a      	uxth	r2, r3
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80036c4:	e017      	b.n	80036f6 <HAL_SPI_Receive+0x186>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80036c6:	f7fe fa81 	bl	8001bcc <HAL_GetTick>
 80036ca:	0002      	movs	r2, r0
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	1ad3      	subs	r3, r2, r3
 80036d0:	683a      	ldr	r2, [r7, #0]
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d802      	bhi.n	80036dc <HAL_SPI_Receive+0x16c>
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	3301      	adds	r3, #1
 80036da:	d102      	bne.n	80036e2 <HAL_SPI_Receive+0x172>
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d109      	bne.n	80036f6 <HAL_SPI_Receive+0x186>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2251      	movs	r2, #81	@ 0x51
 80036e6:	2101      	movs	r1, #1
 80036e8:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2250      	movs	r2, #80	@ 0x50
 80036ee:	2100      	movs	r1, #0
 80036f0:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e057      	b.n	80037a6 <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036fa:	b29b      	uxth	r3, r3
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d1c5      	bne.n	800368c <HAL_SPI_Receive+0x11c>
 8003700:	e037      	b.n	8003772 <HAL_SPI_Receive+0x202>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	2201      	movs	r2, #1
 800370a:	4013      	ands	r3, r2
 800370c:	2b01      	cmp	r3, #1
 800370e:	d113      	bne.n	8003738 <HAL_SPI_Receive+0x1c8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	68da      	ldr	r2, [r3, #12]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800371a:	b292      	uxth	r2, r2
 800371c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003722:	1c9a      	adds	r2, r3, #2
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800372c:	b29b      	uxth	r3, r3
 800372e:	3b01      	subs	r3, #1
 8003730:	b29a      	uxth	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003736:	e017      	b.n	8003768 <HAL_SPI_Receive+0x1f8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003738:	f7fe fa48 	bl	8001bcc <HAL_GetTick>
 800373c:	0002      	movs	r2, r0
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	683a      	ldr	r2, [r7, #0]
 8003744:	429a      	cmp	r2, r3
 8003746:	d802      	bhi.n	800374e <HAL_SPI_Receive+0x1de>
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	3301      	adds	r3, #1
 800374c:	d102      	bne.n	8003754 <HAL_SPI_Receive+0x1e4>
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d109      	bne.n	8003768 <HAL_SPI_Receive+0x1f8>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2251      	movs	r2, #81	@ 0x51
 8003758:	2101      	movs	r1, #1
 800375a:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2250      	movs	r2, #80	@ 0x50
 8003760:	2100      	movs	r1, #0
 8003762:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8003764:	2303      	movs	r3, #3
 8003766:	e01e      	b.n	80037a6 <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800376c:	b29b      	uxth	r3, r3
 800376e:	2b00      	cmp	r3, #0
 8003770:	d1c7      	bne.n	8003702 <HAL_SPI_Receive+0x192>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003772:	697a      	ldr	r2, [r7, #20]
 8003774:	6839      	ldr	r1, [r7, #0]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	0018      	movs	r0, r3
 800377a:	f000 fa69 	bl	8003c50 <SPI_EndRxTransaction>
 800377e:	1e03      	subs	r3, r0, #0
 8003780:	d002      	beq.n	8003788 <HAL_SPI_Receive+0x218>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2220      	movs	r2, #32
 8003786:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2251      	movs	r2, #81	@ 0x51
 800378c:	2101      	movs	r1, #1
 800378e:	5499      	strb	r1, [r3, r2]
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2250      	movs	r2, #80	@ 0x50
 8003794:	2100      	movs	r1, #0
 8003796:	5499      	strb	r1, [r3, r2]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800379c:	2b00      	cmp	r3, #0
 800379e:	d001      	beq.n	80037a4 <HAL_SPI_Receive+0x234>
  {
    return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e000      	b.n	80037a6 <HAL_SPI_Receive+0x236>
  }
  else
  {
    return HAL_OK;
 80037a4:	2300      	movs	r3, #0
  }
}
 80037a6:	0018      	movs	r0, r3
 80037a8:	46bd      	mov	sp, r7
 80037aa:	b007      	add	sp, #28
 80037ac:	bd90      	pop	{r4, r7, pc}
 80037ae:	46c0      	nop			@ (mov r8, r8)
 80037b0:	ffffbfff 	.word	0xffffbfff

080037b4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b08a      	sub	sp, #40	@ 0x28
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	60f8      	str	r0, [r7, #12]
 80037bc:	60b9      	str	r1, [r7, #8]
 80037be:	607a      	str	r2, [r7, #4]
 80037c0:	001a      	movs	r2, r3
 80037c2:	1cbb      	adds	r3, r7, #2
 80037c4:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80037c6:	2301      	movs	r3, #1
 80037c8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80037ca:	f7fe f9ff 	bl	8001bcc <HAL_GetTick>
 80037ce:	0003      	movs	r3, r0
 80037d0:	623b      	str	r3, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80037d2:	201f      	movs	r0, #31
 80037d4:	183b      	adds	r3, r7, r0
 80037d6:	68fa      	ldr	r2, [r7, #12]
 80037d8:	2151      	movs	r1, #81	@ 0x51
 80037da:	5c52      	ldrb	r2, [r2, r1]
 80037dc:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80037e4:	2316      	movs	r3, #22
 80037e6:	18fb      	adds	r3, r7, r3
 80037e8:	1cba      	adds	r2, r7, #2
 80037ea:	8812      	ldrh	r2, [r2, #0]
 80037ec:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80037ee:	183b      	adds	r3, r7, r0
 80037f0:	781b      	ldrb	r3, [r3, #0]
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d00e      	beq.n	8003814 <HAL_SPI_TransmitReceive+0x60>
 80037f6:	69ba      	ldr	r2, [r7, #24]
 80037f8:	2382      	movs	r3, #130	@ 0x82
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d107      	bne.n	8003810 <HAL_SPI_TransmitReceive+0x5c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d103      	bne.n	8003810 <HAL_SPI_TransmitReceive+0x5c>
 8003808:	183b      	adds	r3, r7, r0
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	2b04      	cmp	r3, #4
 800380e:	d001      	beq.n	8003814 <HAL_SPI_TransmitReceive+0x60>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003810:	2302      	movs	r3, #2
 8003812:	e18a      	b.n	8003b2a <HAL_SPI_TransmitReceive+0x376>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d006      	beq.n	8003828 <HAL_SPI_TransmitReceive+0x74>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d003      	beq.n	8003828 <HAL_SPI_TransmitReceive+0x74>
 8003820:	1cbb      	adds	r3, r7, #2
 8003822:	881b      	ldrh	r3, [r3, #0]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d101      	bne.n	800382c <HAL_SPI_TransmitReceive+0x78>
  {
    return HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	e17e      	b.n	8003b2a <HAL_SPI_TransmitReceive+0x376>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2250      	movs	r2, #80	@ 0x50
 8003830:	5c9b      	ldrb	r3, [r3, r2]
 8003832:	2b01      	cmp	r3, #1
 8003834:	d101      	bne.n	800383a <HAL_SPI_TransmitReceive+0x86>
 8003836:	2302      	movs	r3, #2
 8003838:	e177      	b.n	8003b2a <HAL_SPI_TransmitReceive+0x376>
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2250      	movs	r2, #80	@ 0x50
 800383e:	2101      	movs	r1, #1
 8003840:	5499      	strb	r1, [r3, r2]

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2251      	movs	r2, #81	@ 0x51
 8003846:	5c9b      	ldrb	r3, [r3, r2]
 8003848:	b2db      	uxtb	r3, r3
 800384a:	2b04      	cmp	r3, #4
 800384c:	d003      	beq.n	8003856 <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2251      	movs	r2, #81	@ 0x51
 8003852:	2105      	movs	r1, #5
 8003854:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2200      	movs	r2, #0
 800385a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	687a      	ldr	r2, [r7, #4]
 8003860:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	1cba      	adds	r2, r7, #2
 8003866:	8812      	ldrh	r2, [r2, #0]
 8003868:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	1cba      	adds	r2, r7, #2
 800386e:	8812      	ldrh	r2, [r2, #0]
 8003870:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	68ba      	ldr	r2, [r7, #8]
 8003876:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	1cba      	adds	r2, r7, #2
 800387c:	8812      	ldrh	r2, [r2, #0]
 800387e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	1cba      	adds	r2, r7, #2
 8003884:	8812      	ldrh	r2, [r2, #0]
 8003886:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2200      	movs	r2, #0
 8003892:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	2240      	movs	r2, #64	@ 0x40
 800389c:	4013      	ands	r3, r2
 800389e:	2b40      	cmp	r3, #64	@ 0x40
 80038a0:	d007      	beq.n	80038b2 <HAL_SPI_TransmitReceive+0xfe>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2140      	movs	r1, #64	@ 0x40
 80038ae:	430a      	orrs	r2, r1
 80038b0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	68da      	ldr	r2, [r3, #12]
 80038b6:	2380      	movs	r3, #128	@ 0x80
 80038b8:	011b      	lsls	r3, r3, #4
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d000      	beq.n	80038c0 <HAL_SPI_TransmitReceive+0x10c>
 80038be:	e080      	b.n	80039c2 <HAL_SPI_TransmitReceive+0x20e>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d005      	beq.n	80038d4 <HAL_SPI_TransmitReceive+0x120>
 80038c8:	2316      	movs	r3, #22
 80038ca:	18fb      	adds	r3, r7, r3
 80038cc:	881b      	ldrh	r3, [r3, #0]
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d000      	beq.n	80038d4 <HAL_SPI_TransmitReceive+0x120>
 80038d2:	e06b      	b.n	80039ac <HAL_SPI_TransmitReceive+0x1f8>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038d8:	881a      	ldrh	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038e4:	1c9a      	adds	r2, r3, #2
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80038ee:	b29b      	uxth	r3, r3
 80038f0:	3b01      	subs	r3, #1
 80038f2:	b29a      	uxth	r2, r3
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80038f8:	e058      	b.n	80039ac <HAL_SPI_TransmitReceive+0x1f8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	2202      	movs	r2, #2
 8003902:	4013      	ands	r3, r2
 8003904:	2b02      	cmp	r3, #2
 8003906:	d11b      	bne.n	8003940 <HAL_SPI_TransmitReceive+0x18c>
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800390c:	b29b      	uxth	r3, r3
 800390e:	2b00      	cmp	r3, #0
 8003910:	d016      	beq.n	8003940 <HAL_SPI_TransmitReceive+0x18c>
 8003912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003914:	2b01      	cmp	r3, #1
 8003916:	d113      	bne.n	8003940 <HAL_SPI_TransmitReceive+0x18c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800391c:	881a      	ldrh	r2, [r3, #0]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003928:	1c9a      	adds	r2, r3, #2
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003932:	b29b      	uxth	r3, r3
 8003934:	3b01      	subs	r3, #1
 8003936:	b29a      	uxth	r2, r3
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800393c:	2300      	movs	r3, #0
 800393e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	2201      	movs	r2, #1
 8003948:	4013      	ands	r3, r2
 800394a:	2b01      	cmp	r3, #1
 800394c:	d119      	bne.n	8003982 <HAL_SPI_TransmitReceive+0x1ce>
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003952:	b29b      	uxth	r3, r3
 8003954:	2b00      	cmp	r3, #0
 8003956:	d014      	beq.n	8003982 <HAL_SPI_TransmitReceive+0x1ce>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	68da      	ldr	r2, [r3, #12]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003962:	b292      	uxth	r2, r2
 8003964:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800396a:	1c9a      	adds	r2, r3, #2
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003974:	b29b      	uxth	r3, r3
 8003976:	3b01      	subs	r3, #1
 8003978:	b29a      	uxth	r2, r3
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800397e:	2301      	movs	r3, #1
 8003980:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003982:	f7fe f923 	bl	8001bcc <HAL_GetTick>
 8003986:	0002      	movs	r2, r0
 8003988:	6a3b      	ldr	r3, [r7, #32]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800398e:	429a      	cmp	r2, r3
 8003990:	d80c      	bhi.n	80039ac <HAL_SPI_TransmitReceive+0x1f8>
 8003992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003994:	3301      	adds	r3, #1
 8003996:	d009      	beq.n	80039ac <HAL_SPI_TransmitReceive+0x1f8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2251      	movs	r2, #81	@ 0x51
 800399c:	2101      	movs	r1, #1
 800399e:	5499      	strb	r1, [r3, r2]
        __HAL_UNLOCK(hspi);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2250      	movs	r2, #80	@ 0x50
 80039a4:	2100      	movs	r1, #0
 80039a6:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 80039a8:	2303      	movs	r3, #3
 80039aa:	e0be      	b.n	8003b2a <HAL_SPI_TransmitReceive+0x376>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d1a1      	bne.n	80038fa <HAL_SPI_TransmitReceive+0x146>
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d19c      	bne.n	80038fa <HAL_SPI_TransmitReceive+0x146>
 80039c0:	e084      	b.n	8003acc <HAL_SPI_TransmitReceive+0x318>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d005      	beq.n	80039d6 <HAL_SPI_TransmitReceive+0x222>
 80039ca:	2316      	movs	r3, #22
 80039cc:	18fb      	adds	r3, r7, r3
 80039ce:	881b      	ldrh	r3, [r3, #0]
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d000      	beq.n	80039d6 <HAL_SPI_TransmitReceive+0x222>
 80039d4:	e070      	b.n	8003ab8 <HAL_SPI_TransmitReceive+0x304>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	330c      	adds	r3, #12
 80039e0:	7812      	ldrb	r2, [r2, #0]
 80039e2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e8:	1c5a      	adds	r2, r3, #1
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80039f2:	b29b      	uxth	r3, r3
 80039f4:	3b01      	subs	r3, #1
 80039f6:	b29a      	uxth	r2, r3
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039fc:	e05c      	b.n	8003ab8 <HAL_SPI_TransmitReceive+0x304>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	2202      	movs	r2, #2
 8003a06:	4013      	ands	r3, r2
 8003a08:	2b02      	cmp	r3, #2
 8003a0a:	d11c      	bne.n	8003a46 <HAL_SPI_TransmitReceive+0x292>
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a10:	b29b      	uxth	r3, r3
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d017      	beq.n	8003a46 <HAL_SPI_TransmitReceive+0x292>
 8003a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d114      	bne.n	8003a46 <HAL_SPI_TransmitReceive+0x292>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	330c      	adds	r3, #12
 8003a26:	7812      	ldrb	r2, [r2, #0]
 8003a28:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a2e:	1c5a      	adds	r2, r3, #1
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	3b01      	subs	r3, #1
 8003a3c:	b29a      	uxth	r2, r3
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003a42:	2300      	movs	r3, #0
 8003a44:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	4013      	ands	r3, r2
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d119      	bne.n	8003a88 <HAL_SPI_TransmitReceive+0x2d4>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a58:	b29b      	uxth	r3, r3
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d014      	beq.n	8003a88 <HAL_SPI_TransmitReceive+0x2d4>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	68da      	ldr	r2, [r3, #12]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a68:	b2d2      	uxtb	r2, r2
 8003a6a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a70:	1c5a      	adds	r2, r3, #1
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	3b01      	subs	r3, #1
 8003a7e:	b29a      	uxth	r2, r3
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003a84:	2301      	movs	r3, #1
 8003a86:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003a88:	f7fe f8a0 	bl	8001bcc <HAL_GetTick>
 8003a8c:	0002      	movs	r2, r0
 8003a8e:	6a3b      	ldr	r3, [r7, #32]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d802      	bhi.n	8003a9e <HAL_SPI_TransmitReceive+0x2ea>
 8003a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a9a:	3301      	adds	r3, #1
 8003a9c:	d102      	bne.n	8003aa4 <HAL_SPI_TransmitReceive+0x2f0>
 8003a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d109      	bne.n	8003ab8 <HAL_SPI_TransmitReceive+0x304>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2251      	movs	r2, #81	@ 0x51
 8003aa8:	2101      	movs	r1, #1
 8003aaa:	5499      	strb	r1, [r3, r2]
        __HAL_UNLOCK(hspi);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2250      	movs	r2, #80	@ 0x50
 8003ab0:	2100      	movs	r1, #0
 8003ab2:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e038      	b.n	8003b2a <HAL_SPI_TransmitReceive+0x376>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d19d      	bne.n	80039fe <HAL_SPI_TransmitReceive+0x24a>
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d198      	bne.n	80039fe <HAL_SPI_TransmitReceive+0x24a>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003acc:	6a3a      	ldr	r2, [r7, #32]
 8003ace:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	0018      	movs	r0, r3
 8003ad4:	f000 f926 	bl	8003d24 <SPI_EndRxTxTransaction>
 8003ad8:	1e03      	subs	r3, r0, #0
 8003ada:	d008      	beq.n	8003aee <HAL_SPI_TransmitReceive+0x33a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2220      	movs	r2, #32
 8003ae0:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2250      	movs	r2, #80	@ 0x50
 8003ae6:	2100      	movs	r1, #0
 8003ae8:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e01d      	b.n	8003b2a <HAL_SPI_TransmitReceive+0x376>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	689b      	ldr	r3, [r3, #8]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d10a      	bne.n	8003b0c <HAL_SPI_TransmitReceive+0x358>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003af6:	2300      	movs	r3, #0
 8003af8:	613b      	str	r3, [r7, #16]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	613b      	str	r3, [r7, #16]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	613b      	str	r3, [r7, #16]
 8003b0a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2251      	movs	r2, #81	@ 0x51
 8003b10:	2101      	movs	r1, #1
 8003b12:	5499      	strb	r1, [r3, r2]
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2250      	movs	r2, #80	@ 0x50
 8003b18:	2100      	movs	r1, #0
 8003b1a:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d001      	beq.n	8003b28 <HAL_SPI_TransmitReceive+0x374>
  {
    return HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e000      	b.n	8003b2a <HAL_SPI_TransmitReceive+0x376>
  }
  else
  {
    return HAL_OK;
 8003b28:	2300      	movs	r3, #0
  }
}
 8003b2a:	0018      	movs	r0, r3
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	b00a      	add	sp, #40	@ 0x28
 8003b30:	bd80      	pop	{r7, pc}
	...

08003b34 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b088      	sub	sp, #32
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	60f8      	str	r0, [r7, #12]
 8003b3c:	60b9      	str	r1, [r7, #8]
 8003b3e:	603b      	str	r3, [r7, #0]
 8003b40:	1dfb      	adds	r3, r7, #7
 8003b42:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003b44:	f7fe f842 	bl	8001bcc <HAL_GetTick>
 8003b48:	0002      	movs	r2, r0
 8003b4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b4c:	1a9b      	subs	r3, r3, r2
 8003b4e:	683a      	ldr	r2, [r7, #0]
 8003b50:	18d3      	adds	r3, r2, r3
 8003b52:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003b54:	f7fe f83a 	bl	8001bcc <HAL_GetTick>
 8003b58:	0003      	movs	r3, r0
 8003b5a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003b5c:	4b3a      	ldr	r3, [pc, #232]	@ (8003c48 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	015b      	lsls	r3, r3, #5
 8003b62:	0d1b      	lsrs	r3, r3, #20
 8003b64:	69fa      	ldr	r2, [r7, #28]
 8003b66:	4353      	muls	r3, r2
 8003b68:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b6a:	e059      	b.n	8003c20 <SPI_WaitFlagStateUntilTimeout+0xec>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	3301      	adds	r3, #1
 8003b70:	d056      	beq.n	8003c20 <SPI_WaitFlagStateUntilTimeout+0xec>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003b72:	f7fe f82b 	bl	8001bcc <HAL_GetTick>
 8003b76:	0002      	movs	r2, r0
 8003b78:	69bb      	ldr	r3, [r7, #24]
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	69fa      	ldr	r2, [r7, #28]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d902      	bls.n	8003b88 <SPI_WaitFlagStateUntilTimeout+0x54>
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d142      	bne.n	8003c0e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	685a      	ldr	r2, [r3, #4]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	21e0      	movs	r1, #224	@ 0xe0
 8003b94:	438a      	bics	r2, r1
 8003b96:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	685a      	ldr	r2, [r3, #4]
 8003b9c:	2382      	movs	r3, #130	@ 0x82
 8003b9e:	005b      	lsls	r3, r3, #1
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d113      	bne.n	8003bcc <SPI_WaitFlagStateUntilTimeout+0x98>
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	689a      	ldr	r2, [r3, #8]
 8003ba8:	2380      	movs	r3, #128	@ 0x80
 8003baa:	021b      	lsls	r3, r3, #8
 8003bac:	429a      	cmp	r2, r3
 8003bae:	d005      	beq.n	8003bbc <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	689a      	ldr	r2, [r3, #8]
 8003bb4:	2380      	movs	r3, #128	@ 0x80
 8003bb6:	00db      	lsls	r3, r3, #3
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d107      	bne.n	8003bcc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	2140      	movs	r1, #64	@ 0x40
 8003bc8:	438a      	bics	r2, r1
 8003bca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003bd0:	2380      	movs	r3, #128	@ 0x80
 8003bd2:	019b      	lsls	r3, r3, #6
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d110      	bne.n	8003bfa <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	491a      	ldr	r1, [pc, #104]	@ (8003c4c <SPI_WaitFlagStateUntilTimeout+0x118>)
 8003be4:	400a      	ands	r2, r1
 8003be6:	601a      	str	r2, [r3, #0]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2180      	movs	r1, #128	@ 0x80
 8003bf4:	0189      	lsls	r1, r1, #6
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2251      	movs	r2, #81	@ 0x51
 8003bfe:	2101      	movs	r1, #1
 8003c00:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2250      	movs	r2, #80	@ 0x50
 8003c06:	2100      	movs	r1, #0
 8003c08:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003c0a:	2303      	movs	r3, #3
 8003c0c:	e018      	b.n	8003c40 <SPI_WaitFlagStateUntilTimeout+0x10c>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d102      	bne.n	8003c1a <SPI_WaitFlagStateUntilTimeout+0xe6>
      {
        tmp_timeout = 0U;
 8003c14:	2300      	movs	r3, #0
 8003c16:	61fb      	str	r3, [r7, #28]
 8003c18:	e002      	b.n	8003c20 <SPI_WaitFlagStateUntilTimeout+0xec>
      }
      else
      {
        count--;
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	68ba      	ldr	r2, [r7, #8]
 8003c28:	4013      	ands	r3, r2
 8003c2a:	68ba      	ldr	r2, [r7, #8]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	425a      	negs	r2, r3
 8003c30:	4153      	adcs	r3, r2
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	001a      	movs	r2, r3
 8003c36:	1dfb      	adds	r3, r7, #7
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d196      	bne.n	8003b6c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003c3e:	2300      	movs	r3, #0
}
 8003c40:	0018      	movs	r0, r3
 8003c42:	46bd      	mov	sp, r7
 8003c44:	b008      	add	sp, #32
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	20000004 	.word	0x20000004
 8003c4c:	ffffdfff 	.word	0xffffdfff

08003c50 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b086      	sub	sp, #24
 8003c54:	af02      	add	r7, sp, #8
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	685a      	ldr	r2, [r3, #4]
 8003c60:	2382      	movs	r3, #130	@ 0x82
 8003c62:	005b      	lsls	r3, r3, #1
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d113      	bne.n	8003c90 <SPI_EndRxTransaction+0x40>
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	689a      	ldr	r2, [r3, #8]
 8003c6c:	2380      	movs	r3, #128	@ 0x80
 8003c6e:	021b      	lsls	r3, r3, #8
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d005      	beq.n	8003c80 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	689a      	ldr	r2, [r3, #8]
 8003c78:	2380      	movs	r3, #128	@ 0x80
 8003c7a:	00db      	lsls	r3, r3, #3
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d107      	bne.n	8003c90 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	2140      	movs	r1, #64	@ 0x40
 8003c8c:	438a      	bics	r2, r1
 8003c8e:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	685a      	ldr	r2, [r3, #4]
 8003c94:	2382      	movs	r3, #130	@ 0x82
 8003c96:	005b      	lsls	r3, r3, #1
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d12b      	bne.n	8003cf4 <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	689a      	ldr	r2, [r3, #8]
 8003ca0:	2380      	movs	r3, #128	@ 0x80
 8003ca2:	00db      	lsls	r3, r3, #3
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d012      	beq.n	8003cce <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ca8:	68ba      	ldr	r2, [r7, #8]
 8003caa:	68f8      	ldr	r0, [r7, #12]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	9300      	str	r3, [sp, #0]
 8003cb0:	0013      	movs	r3, r2
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	2180      	movs	r1, #128	@ 0x80
 8003cb6:	f7ff ff3d 	bl	8003b34 <SPI_WaitFlagStateUntilTimeout>
 8003cba:	1e03      	subs	r3, r0, #0
 8003cbc:	d02d      	beq.n	8003d1a <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cc2:	2220      	movs	r2, #32
 8003cc4:	431a      	orrs	r2, r3
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e026      	b.n	8003d1c <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003cce:	68ba      	ldr	r2, [r7, #8]
 8003cd0:	68f8      	ldr	r0, [r7, #12]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	9300      	str	r3, [sp, #0]
 8003cd6:	0013      	movs	r3, r2
 8003cd8:	2200      	movs	r2, #0
 8003cda:	2101      	movs	r1, #1
 8003cdc:	f7ff ff2a 	bl	8003b34 <SPI_WaitFlagStateUntilTimeout>
 8003ce0:	1e03      	subs	r3, r0, #0
 8003ce2:	d01a      	beq.n	8003d1a <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ce8:	2220      	movs	r2, #32
 8003cea:	431a      	orrs	r2, r3
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003cf0:	2303      	movs	r3, #3
 8003cf2:	e013      	b.n	8003d1c <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003cf4:	68ba      	ldr	r2, [r7, #8]
 8003cf6:	68f8      	ldr	r0, [r7, #12]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	9300      	str	r3, [sp, #0]
 8003cfc:	0013      	movs	r3, r2
 8003cfe:	2200      	movs	r2, #0
 8003d00:	2101      	movs	r1, #1
 8003d02:	f7ff ff17 	bl	8003b34 <SPI_WaitFlagStateUntilTimeout>
 8003d06:	1e03      	subs	r3, r0, #0
 8003d08:	d007      	beq.n	8003d1a <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d0e:	2220      	movs	r2, #32
 8003d10:	431a      	orrs	r2, r3
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e000      	b.n	8003d1c <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 8003d1a:	2300      	movs	r3, #0
}
 8003d1c:	0018      	movs	r0, r3
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	b004      	add	sp, #16
 8003d22:	bd80      	pop	{r7, pc}

08003d24 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b088      	sub	sp, #32
 8003d28:	af02      	add	r7, sp, #8
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003d30:	68ba      	ldr	r2, [r7, #8]
 8003d32:	68f8      	ldr	r0, [r7, #12]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	9300      	str	r3, [sp, #0]
 8003d38:	0013      	movs	r3, r2
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	2102      	movs	r1, #2
 8003d3e:	f7ff fef9 	bl	8003b34 <SPI_WaitFlagStateUntilTimeout>
 8003d42:	1e03      	subs	r3, r0, #0
 8003d44:	d007      	beq.n	8003d56 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d4a:	2220      	movs	r2, #32
 8003d4c:	431a      	orrs	r2, r3
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	e037      	b.n	8003dc6 <SPI_EndRxTxTransaction+0xa2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003d56:	4b1e      	ldr	r3, [pc, #120]	@ (8003dd0 <SPI_EndRxTxTransaction+0xac>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	491e      	ldr	r1, [pc, #120]	@ (8003dd4 <SPI_EndRxTxTransaction+0xb0>)
 8003d5c:	0018      	movs	r0, r3
 8003d5e:	f7fc f9ef 	bl	8000140 <__udivsi3>
 8003d62:	0003      	movs	r3, r0
 8003d64:	001a      	movs	r2, r3
 8003d66:	0013      	movs	r3, r2
 8003d68:	015b      	lsls	r3, r3, #5
 8003d6a:	1a9b      	subs	r3, r3, r2
 8003d6c:	009b      	lsls	r3, r3, #2
 8003d6e:	189b      	adds	r3, r3, r2
 8003d70:	00db      	lsls	r3, r3, #3
 8003d72:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	685a      	ldr	r2, [r3, #4]
 8003d78:	2382      	movs	r3, #130	@ 0x82
 8003d7a:	005b      	lsls	r3, r3, #1
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d112      	bne.n	8003da6 <SPI_EndRxTxTransaction+0x82>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003d80:	68ba      	ldr	r2, [r7, #8]
 8003d82:	68f8      	ldr	r0, [r7, #12]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	9300      	str	r3, [sp, #0]
 8003d88:	0013      	movs	r3, r2
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	2180      	movs	r1, #128	@ 0x80
 8003d8e:	f7ff fed1 	bl	8003b34 <SPI_WaitFlagStateUntilTimeout>
 8003d92:	1e03      	subs	r3, r0, #0
 8003d94:	d016      	beq.n	8003dc4 <SPI_EndRxTxTransaction+0xa0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d9a:	2220      	movs	r2, #32
 8003d9c:	431a      	orrs	r2, r3
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003da2:	2303      	movs	r3, #3
 8003da4:	e00f      	b.n	8003dc6 <SPI_EndRxTxTransaction+0xa2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d00a      	beq.n	8003dc2 <SPI_EndRxTxTransaction+0x9e>
      {
        break;
      }
      count--;
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	3b01      	subs	r3, #1
 8003db0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	2280      	movs	r2, #128	@ 0x80
 8003dba:	4013      	ands	r3, r2
 8003dbc:	2b80      	cmp	r3, #128	@ 0x80
 8003dbe:	d0f2      	beq.n	8003da6 <SPI_EndRxTxTransaction+0x82>
 8003dc0:	e000      	b.n	8003dc4 <SPI_EndRxTxTransaction+0xa0>
        break;
 8003dc2:	46c0      	nop			@ (mov r8, r8)
  }

  return HAL_OK;
 8003dc4:	2300      	movs	r3, #0
}
 8003dc6:	0018      	movs	r0, r3
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	b006      	add	sp, #24
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	46c0      	nop			@ (mov r8, r8)
 8003dd0:	20000004 	.word	0x20000004
 8003dd4:	016e3600 	.word	0x016e3600

08003dd8 <std>:
 8003dd8:	2300      	movs	r3, #0
 8003dda:	b510      	push	{r4, lr}
 8003ddc:	0004      	movs	r4, r0
 8003dde:	6003      	str	r3, [r0, #0]
 8003de0:	6043      	str	r3, [r0, #4]
 8003de2:	6083      	str	r3, [r0, #8]
 8003de4:	8181      	strh	r1, [r0, #12]
 8003de6:	6643      	str	r3, [r0, #100]	@ 0x64
 8003de8:	81c2      	strh	r2, [r0, #14]
 8003dea:	6103      	str	r3, [r0, #16]
 8003dec:	6143      	str	r3, [r0, #20]
 8003dee:	6183      	str	r3, [r0, #24]
 8003df0:	0019      	movs	r1, r3
 8003df2:	2208      	movs	r2, #8
 8003df4:	305c      	adds	r0, #92	@ 0x5c
 8003df6:	f000 fa0f 	bl	8004218 <memset>
 8003dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8003e28 <std+0x50>)
 8003dfc:	6224      	str	r4, [r4, #32]
 8003dfe:	6263      	str	r3, [r4, #36]	@ 0x24
 8003e00:	4b0a      	ldr	r3, [pc, #40]	@ (8003e2c <std+0x54>)
 8003e02:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003e04:	4b0a      	ldr	r3, [pc, #40]	@ (8003e30 <std+0x58>)
 8003e06:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003e08:	4b0a      	ldr	r3, [pc, #40]	@ (8003e34 <std+0x5c>)
 8003e0a:	6323      	str	r3, [r4, #48]	@ 0x30
 8003e0c:	4b0a      	ldr	r3, [pc, #40]	@ (8003e38 <std+0x60>)
 8003e0e:	429c      	cmp	r4, r3
 8003e10:	d005      	beq.n	8003e1e <std+0x46>
 8003e12:	4b0a      	ldr	r3, [pc, #40]	@ (8003e3c <std+0x64>)
 8003e14:	429c      	cmp	r4, r3
 8003e16:	d002      	beq.n	8003e1e <std+0x46>
 8003e18:	4b09      	ldr	r3, [pc, #36]	@ (8003e40 <std+0x68>)
 8003e1a:	429c      	cmp	r4, r3
 8003e1c:	d103      	bne.n	8003e26 <std+0x4e>
 8003e1e:	0020      	movs	r0, r4
 8003e20:	3058      	adds	r0, #88	@ 0x58
 8003e22:	f000 fa79 	bl	8004318 <__retarget_lock_init_recursive>
 8003e26:	bd10      	pop	{r4, pc}
 8003e28:	08004041 	.word	0x08004041
 8003e2c:	08004069 	.word	0x08004069
 8003e30:	080040a1 	.word	0x080040a1
 8003e34:	080040cd 	.word	0x080040cd
 8003e38:	200009b4 	.word	0x200009b4
 8003e3c:	20000a1c 	.word	0x20000a1c
 8003e40:	20000a84 	.word	0x20000a84

08003e44 <stdio_exit_handler>:
 8003e44:	b510      	push	{r4, lr}
 8003e46:	4a03      	ldr	r2, [pc, #12]	@ (8003e54 <stdio_exit_handler+0x10>)
 8003e48:	4903      	ldr	r1, [pc, #12]	@ (8003e58 <stdio_exit_handler+0x14>)
 8003e4a:	4804      	ldr	r0, [pc, #16]	@ (8003e5c <stdio_exit_handler+0x18>)
 8003e4c:	f000 f86c 	bl	8003f28 <_fwalk_sglue>
 8003e50:	bd10      	pop	{r4, pc}
 8003e52:	46c0      	nop			@ (mov r8, r8)
 8003e54:	20000010 	.word	0x20000010
 8003e58:	08004ba5 	.word	0x08004ba5
 8003e5c:	20000020 	.word	0x20000020

08003e60 <cleanup_stdio>:
 8003e60:	6841      	ldr	r1, [r0, #4]
 8003e62:	4b0b      	ldr	r3, [pc, #44]	@ (8003e90 <cleanup_stdio+0x30>)
 8003e64:	b510      	push	{r4, lr}
 8003e66:	0004      	movs	r4, r0
 8003e68:	4299      	cmp	r1, r3
 8003e6a:	d001      	beq.n	8003e70 <cleanup_stdio+0x10>
 8003e6c:	f000 fe9a 	bl	8004ba4 <_fflush_r>
 8003e70:	68a1      	ldr	r1, [r4, #8]
 8003e72:	4b08      	ldr	r3, [pc, #32]	@ (8003e94 <cleanup_stdio+0x34>)
 8003e74:	4299      	cmp	r1, r3
 8003e76:	d002      	beq.n	8003e7e <cleanup_stdio+0x1e>
 8003e78:	0020      	movs	r0, r4
 8003e7a:	f000 fe93 	bl	8004ba4 <_fflush_r>
 8003e7e:	68e1      	ldr	r1, [r4, #12]
 8003e80:	4b05      	ldr	r3, [pc, #20]	@ (8003e98 <cleanup_stdio+0x38>)
 8003e82:	4299      	cmp	r1, r3
 8003e84:	d002      	beq.n	8003e8c <cleanup_stdio+0x2c>
 8003e86:	0020      	movs	r0, r4
 8003e88:	f000 fe8c 	bl	8004ba4 <_fflush_r>
 8003e8c:	bd10      	pop	{r4, pc}
 8003e8e:	46c0      	nop			@ (mov r8, r8)
 8003e90:	200009b4 	.word	0x200009b4
 8003e94:	20000a1c 	.word	0x20000a1c
 8003e98:	20000a84 	.word	0x20000a84

08003e9c <global_stdio_init.part.0>:
 8003e9c:	b510      	push	{r4, lr}
 8003e9e:	4b09      	ldr	r3, [pc, #36]	@ (8003ec4 <global_stdio_init.part.0+0x28>)
 8003ea0:	4a09      	ldr	r2, [pc, #36]	@ (8003ec8 <global_stdio_init.part.0+0x2c>)
 8003ea2:	2104      	movs	r1, #4
 8003ea4:	601a      	str	r2, [r3, #0]
 8003ea6:	4809      	ldr	r0, [pc, #36]	@ (8003ecc <global_stdio_init.part.0+0x30>)
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f7ff ff95 	bl	8003dd8 <std>
 8003eae:	2201      	movs	r2, #1
 8003eb0:	2109      	movs	r1, #9
 8003eb2:	4807      	ldr	r0, [pc, #28]	@ (8003ed0 <global_stdio_init.part.0+0x34>)
 8003eb4:	f7ff ff90 	bl	8003dd8 <std>
 8003eb8:	2202      	movs	r2, #2
 8003eba:	2112      	movs	r1, #18
 8003ebc:	4805      	ldr	r0, [pc, #20]	@ (8003ed4 <global_stdio_init.part.0+0x38>)
 8003ebe:	f7ff ff8b 	bl	8003dd8 <std>
 8003ec2:	bd10      	pop	{r4, pc}
 8003ec4:	20000aec 	.word	0x20000aec
 8003ec8:	08003e45 	.word	0x08003e45
 8003ecc:	200009b4 	.word	0x200009b4
 8003ed0:	20000a1c 	.word	0x20000a1c
 8003ed4:	20000a84 	.word	0x20000a84

08003ed8 <__sfp_lock_acquire>:
 8003ed8:	b510      	push	{r4, lr}
 8003eda:	4802      	ldr	r0, [pc, #8]	@ (8003ee4 <__sfp_lock_acquire+0xc>)
 8003edc:	f000 fa1d 	bl	800431a <__retarget_lock_acquire_recursive>
 8003ee0:	bd10      	pop	{r4, pc}
 8003ee2:	46c0      	nop			@ (mov r8, r8)
 8003ee4:	20000af5 	.word	0x20000af5

08003ee8 <__sfp_lock_release>:
 8003ee8:	b510      	push	{r4, lr}
 8003eea:	4802      	ldr	r0, [pc, #8]	@ (8003ef4 <__sfp_lock_release+0xc>)
 8003eec:	f000 fa16 	bl	800431c <__retarget_lock_release_recursive>
 8003ef0:	bd10      	pop	{r4, pc}
 8003ef2:	46c0      	nop			@ (mov r8, r8)
 8003ef4:	20000af5 	.word	0x20000af5

08003ef8 <__sinit>:
 8003ef8:	b510      	push	{r4, lr}
 8003efa:	0004      	movs	r4, r0
 8003efc:	f7ff ffec 	bl	8003ed8 <__sfp_lock_acquire>
 8003f00:	6a23      	ldr	r3, [r4, #32]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d002      	beq.n	8003f0c <__sinit+0x14>
 8003f06:	f7ff ffef 	bl	8003ee8 <__sfp_lock_release>
 8003f0a:	bd10      	pop	{r4, pc}
 8003f0c:	4b04      	ldr	r3, [pc, #16]	@ (8003f20 <__sinit+0x28>)
 8003f0e:	6223      	str	r3, [r4, #32]
 8003f10:	4b04      	ldr	r3, [pc, #16]	@ (8003f24 <__sinit+0x2c>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d1f6      	bne.n	8003f06 <__sinit+0xe>
 8003f18:	f7ff ffc0 	bl	8003e9c <global_stdio_init.part.0>
 8003f1c:	e7f3      	b.n	8003f06 <__sinit+0xe>
 8003f1e:	46c0      	nop			@ (mov r8, r8)
 8003f20:	08003e61 	.word	0x08003e61
 8003f24:	20000aec 	.word	0x20000aec

08003f28 <_fwalk_sglue>:
 8003f28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f2a:	0014      	movs	r4, r2
 8003f2c:	2600      	movs	r6, #0
 8003f2e:	9000      	str	r0, [sp, #0]
 8003f30:	9101      	str	r1, [sp, #4]
 8003f32:	68a5      	ldr	r5, [r4, #8]
 8003f34:	6867      	ldr	r7, [r4, #4]
 8003f36:	3f01      	subs	r7, #1
 8003f38:	d504      	bpl.n	8003f44 <_fwalk_sglue+0x1c>
 8003f3a:	6824      	ldr	r4, [r4, #0]
 8003f3c:	2c00      	cmp	r4, #0
 8003f3e:	d1f8      	bne.n	8003f32 <_fwalk_sglue+0xa>
 8003f40:	0030      	movs	r0, r6
 8003f42:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003f44:	89ab      	ldrh	r3, [r5, #12]
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d908      	bls.n	8003f5c <_fwalk_sglue+0x34>
 8003f4a:	220e      	movs	r2, #14
 8003f4c:	5eab      	ldrsh	r3, [r5, r2]
 8003f4e:	3301      	adds	r3, #1
 8003f50:	d004      	beq.n	8003f5c <_fwalk_sglue+0x34>
 8003f52:	0029      	movs	r1, r5
 8003f54:	9800      	ldr	r0, [sp, #0]
 8003f56:	9b01      	ldr	r3, [sp, #4]
 8003f58:	4798      	blx	r3
 8003f5a:	4306      	orrs	r6, r0
 8003f5c:	3568      	adds	r5, #104	@ 0x68
 8003f5e:	e7ea      	b.n	8003f36 <_fwalk_sglue+0xe>

08003f60 <iprintf>:
 8003f60:	b40f      	push	{r0, r1, r2, r3}
 8003f62:	b507      	push	{r0, r1, r2, lr}
 8003f64:	4905      	ldr	r1, [pc, #20]	@ (8003f7c <iprintf+0x1c>)
 8003f66:	ab04      	add	r3, sp, #16
 8003f68:	6808      	ldr	r0, [r1, #0]
 8003f6a:	cb04      	ldmia	r3!, {r2}
 8003f6c:	6881      	ldr	r1, [r0, #8]
 8003f6e:	9301      	str	r3, [sp, #4]
 8003f70:	f000 fafa 	bl	8004568 <_vfiprintf_r>
 8003f74:	b003      	add	sp, #12
 8003f76:	bc08      	pop	{r3}
 8003f78:	b004      	add	sp, #16
 8003f7a:	4718      	bx	r3
 8003f7c:	2000001c 	.word	0x2000001c

08003f80 <_puts_r>:
 8003f80:	6a03      	ldr	r3, [r0, #32]
 8003f82:	b570      	push	{r4, r5, r6, lr}
 8003f84:	0005      	movs	r5, r0
 8003f86:	000e      	movs	r6, r1
 8003f88:	6884      	ldr	r4, [r0, #8]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d101      	bne.n	8003f92 <_puts_r+0x12>
 8003f8e:	f7ff ffb3 	bl	8003ef8 <__sinit>
 8003f92:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003f94:	07db      	lsls	r3, r3, #31
 8003f96:	d405      	bmi.n	8003fa4 <_puts_r+0x24>
 8003f98:	89a3      	ldrh	r3, [r4, #12]
 8003f9a:	059b      	lsls	r3, r3, #22
 8003f9c:	d402      	bmi.n	8003fa4 <_puts_r+0x24>
 8003f9e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003fa0:	f000 f9bb 	bl	800431a <__retarget_lock_acquire_recursive>
 8003fa4:	89a3      	ldrh	r3, [r4, #12]
 8003fa6:	071b      	lsls	r3, r3, #28
 8003fa8:	d502      	bpl.n	8003fb0 <_puts_r+0x30>
 8003faa:	6923      	ldr	r3, [r4, #16]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d11f      	bne.n	8003ff0 <_puts_r+0x70>
 8003fb0:	0021      	movs	r1, r4
 8003fb2:	0028      	movs	r0, r5
 8003fb4:	f000 f8d2 	bl	800415c <__swsetup_r>
 8003fb8:	2800      	cmp	r0, #0
 8003fba:	d019      	beq.n	8003ff0 <_puts_r+0x70>
 8003fbc:	2501      	movs	r5, #1
 8003fbe:	426d      	negs	r5, r5
 8003fc0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003fc2:	07db      	lsls	r3, r3, #31
 8003fc4:	d405      	bmi.n	8003fd2 <_puts_r+0x52>
 8003fc6:	89a3      	ldrh	r3, [r4, #12]
 8003fc8:	059b      	lsls	r3, r3, #22
 8003fca:	d402      	bmi.n	8003fd2 <_puts_r+0x52>
 8003fcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003fce:	f000 f9a5 	bl	800431c <__retarget_lock_release_recursive>
 8003fd2:	0028      	movs	r0, r5
 8003fd4:	bd70      	pop	{r4, r5, r6, pc}
 8003fd6:	3601      	adds	r6, #1
 8003fd8:	60a3      	str	r3, [r4, #8]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	da04      	bge.n	8003fe8 <_puts_r+0x68>
 8003fde:	69a2      	ldr	r2, [r4, #24]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	dc16      	bgt.n	8004012 <_puts_r+0x92>
 8003fe4:	290a      	cmp	r1, #10
 8003fe6:	d014      	beq.n	8004012 <_puts_r+0x92>
 8003fe8:	6823      	ldr	r3, [r4, #0]
 8003fea:	1c5a      	adds	r2, r3, #1
 8003fec:	6022      	str	r2, [r4, #0]
 8003fee:	7019      	strb	r1, [r3, #0]
 8003ff0:	68a3      	ldr	r3, [r4, #8]
 8003ff2:	7831      	ldrb	r1, [r6, #0]
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	2900      	cmp	r1, #0
 8003ff8:	d1ed      	bne.n	8003fd6 <_puts_r+0x56>
 8003ffa:	60a3      	str	r3, [r4, #8]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	da0f      	bge.n	8004020 <_puts_r+0xa0>
 8004000:	0022      	movs	r2, r4
 8004002:	0028      	movs	r0, r5
 8004004:	310a      	adds	r1, #10
 8004006:	f000 f867 	bl	80040d8 <__swbuf_r>
 800400a:	3001      	adds	r0, #1
 800400c:	d0d6      	beq.n	8003fbc <_puts_r+0x3c>
 800400e:	250a      	movs	r5, #10
 8004010:	e7d6      	b.n	8003fc0 <_puts_r+0x40>
 8004012:	0022      	movs	r2, r4
 8004014:	0028      	movs	r0, r5
 8004016:	f000 f85f 	bl	80040d8 <__swbuf_r>
 800401a:	3001      	adds	r0, #1
 800401c:	d1e8      	bne.n	8003ff0 <_puts_r+0x70>
 800401e:	e7cd      	b.n	8003fbc <_puts_r+0x3c>
 8004020:	6823      	ldr	r3, [r4, #0]
 8004022:	1c5a      	adds	r2, r3, #1
 8004024:	6022      	str	r2, [r4, #0]
 8004026:	220a      	movs	r2, #10
 8004028:	701a      	strb	r2, [r3, #0]
 800402a:	e7f0      	b.n	800400e <_puts_r+0x8e>

0800402c <puts>:
 800402c:	b510      	push	{r4, lr}
 800402e:	4b03      	ldr	r3, [pc, #12]	@ (800403c <puts+0x10>)
 8004030:	0001      	movs	r1, r0
 8004032:	6818      	ldr	r0, [r3, #0]
 8004034:	f7ff ffa4 	bl	8003f80 <_puts_r>
 8004038:	bd10      	pop	{r4, pc}
 800403a:	46c0      	nop			@ (mov r8, r8)
 800403c:	2000001c 	.word	0x2000001c

08004040 <__sread>:
 8004040:	b570      	push	{r4, r5, r6, lr}
 8004042:	000c      	movs	r4, r1
 8004044:	250e      	movs	r5, #14
 8004046:	5f49      	ldrsh	r1, [r1, r5]
 8004048:	f000 f914 	bl	8004274 <_read_r>
 800404c:	2800      	cmp	r0, #0
 800404e:	db03      	blt.n	8004058 <__sread+0x18>
 8004050:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004052:	181b      	adds	r3, r3, r0
 8004054:	6563      	str	r3, [r4, #84]	@ 0x54
 8004056:	bd70      	pop	{r4, r5, r6, pc}
 8004058:	89a3      	ldrh	r3, [r4, #12]
 800405a:	4a02      	ldr	r2, [pc, #8]	@ (8004064 <__sread+0x24>)
 800405c:	4013      	ands	r3, r2
 800405e:	81a3      	strh	r3, [r4, #12]
 8004060:	e7f9      	b.n	8004056 <__sread+0x16>
 8004062:	46c0      	nop			@ (mov r8, r8)
 8004064:	ffffefff 	.word	0xffffefff

08004068 <__swrite>:
 8004068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800406a:	001f      	movs	r7, r3
 800406c:	898b      	ldrh	r3, [r1, #12]
 800406e:	0005      	movs	r5, r0
 8004070:	000c      	movs	r4, r1
 8004072:	0016      	movs	r6, r2
 8004074:	05db      	lsls	r3, r3, #23
 8004076:	d505      	bpl.n	8004084 <__swrite+0x1c>
 8004078:	230e      	movs	r3, #14
 800407a:	5ec9      	ldrsh	r1, [r1, r3]
 800407c:	2200      	movs	r2, #0
 800407e:	2302      	movs	r3, #2
 8004080:	f000 f8e4 	bl	800424c <_lseek_r>
 8004084:	89a3      	ldrh	r3, [r4, #12]
 8004086:	4a05      	ldr	r2, [pc, #20]	@ (800409c <__swrite+0x34>)
 8004088:	0028      	movs	r0, r5
 800408a:	4013      	ands	r3, r2
 800408c:	81a3      	strh	r3, [r4, #12]
 800408e:	0032      	movs	r2, r6
 8004090:	230e      	movs	r3, #14
 8004092:	5ee1      	ldrsh	r1, [r4, r3]
 8004094:	003b      	movs	r3, r7
 8004096:	f000 f901 	bl	800429c <_write_r>
 800409a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800409c:	ffffefff 	.word	0xffffefff

080040a0 <__sseek>:
 80040a0:	b570      	push	{r4, r5, r6, lr}
 80040a2:	000c      	movs	r4, r1
 80040a4:	250e      	movs	r5, #14
 80040a6:	5f49      	ldrsh	r1, [r1, r5]
 80040a8:	f000 f8d0 	bl	800424c <_lseek_r>
 80040ac:	89a3      	ldrh	r3, [r4, #12]
 80040ae:	1c42      	adds	r2, r0, #1
 80040b0:	d103      	bne.n	80040ba <__sseek+0x1a>
 80040b2:	4a05      	ldr	r2, [pc, #20]	@ (80040c8 <__sseek+0x28>)
 80040b4:	4013      	ands	r3, r2
 80040b6:	81a3      	strh	r3, [r4, #12]
 80040b8:	bd70      	pop	{r4, r5, r6, pc}
 80040ba:	2280      	movs	r2, #128	@ 0x80
 80040bc:	0152      	lsls	r2, r2, #5
 80040be:	4313      	orrs	r3, r2
 80040c0:	81a3      	strh	r3, [r4, #12]
 80040c2:	6560      	str	r0, [r4, #84]	@ 0x54
 80040c4:	e7f8      	b.n	80040b8 <__sseek+0x18>
 80040c6:	46c0      	nop			@ (mov r8, r8)
 80040c8:	ffffefff 	.word	0xffffefff

080040cc <__sclose>:
 80040cc:	b510      	push	{r4, lr}
 80040ce:	230e      	movs	r3, #14
 80040d0:	5ec9      	ldrsh	r1, [r1, r3]
 80040d2:	f000 f8a9 	bl	8004228 <_close_r>
 80040d6:	bd10      	pop	{r4, pc}

080040d8 <__swbuf_r>:
 80040d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040da:	0006      	movs	r6, r0
 80040dc:	000d      	movs	r5, r1
 80040de:	0014      	movs	r4, r2
 80040e0:	2800      	cmp	r0, #0
 80040e2:	d004      	beq.n	80040ee <__swbuf_r+0x16>
 80040e4:	6a03      	ldr	r3, [r0, #32]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d101      	bne.n	80040ee <__swbuf_r+0x16>
 80040ea:	f7ff ff05 	bl	8003ef8 <__sinit>
 80040ee:	69a3      	ldr	r3, [r4, #24]
 80040f0:	60a3      	str	r3, [r4, #8]
 80040f2:	89a3      	ldrh	r3, [r4, #12]
 80040f4:	071b      	lsls	r3, r3, #28
 80040f6:	d502      	bpl.n	80040fe <__swbuf_r+0x26>
 80040f8:	6923      	ldr	r3, [r4, #16]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d109      	bne.n	8004112 <__swbuf_r+0x3a>
 80040fe:	0021      	movs	r1, r4
 8004100:	0030      	movs	r0, r6
 8004102:	f000 f82b 	bl	800415c <__swsetup_r>
 8004106:	2800      	cmp	r0, #0
 8004108:	d003      	beq.n	8004112 <__swbuf_r+0x3a>
 800410a:	2501      	movs	r5, #1
 800410c:	426d      	negs	r5, r5
 800410e:	0028      	movs	r0, r5
 8004110:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004112:	6923      	ldr	r3, [r4, #16]
 8004114:	6820      	ldr	r0, [r4, #0]
 8004116:	b2ef      	uxtb	r7, r5
 8004118:	1ac0      	subs	r0, r0, r3
 800411a:	6963      	ldr	r3, [r4, #20]
 800411c:	b2ed      	uxtb	r5, r5
 800411e:	4283      	cmp	r3, r0
 8004120:	dc05      	bgt.n	800412e <__swbuf_r+0x56>
 8004122:	0021      	movs	r1, r4
 8004124:	0030      	movs	r0, r6
 8004126:	f000 fd3d 	bl	8004ba4 <_fflush_r>
 800412a:	2800      	cmp	r0, #0
 800412c:	d1ed      	bne.n	800410a <__swbuf_r+0x32>
 800412e:	68a3      	ldr	r3, [r4, #8]
 8004130:	3001      	adds	r0, #1
 8004132:	3b01      	subs	r3, #1
 8004134:	60a3      	str	r3, [r4, #8]
 8004136:	6823      	ldr	r3, [r4, #0]
 8004138:	1c5a      	adds	r2, r3, #1
 800413a:	6022      	str	r2, [r4, #0]
 800413c:	701f      	strb	r7, [r3, #0]
 800413e:	6963      	ldr	r3, [r4, #20]
 8004140:	4283      	cmp	r3, r0
 8004142:	d004      	beq.n	800414e <__swbuf_r+0x76>
 8004144:	89a3      	ldrh	r3, [r4, #12]
 8004146:	07db      	lsls	r3, r3, #31
 8004148:	d5e1      	bpl.n	800410e <__swbuf_r+0x36>
 800414a:	2d0a      	cmp	r5, #10
 800414c:	d1df      	bne.n	800410e <__swbuf_r+0x36>
 800414e:	0021      	movs	r1, r4
 8004150:	0030      	movs	r0, r6
 8004152:	f000 fd27 	bl	8004ba4 <_fflush_r>
 8004156:	2800      	cmp	r0, #0
 8004158:	d0d9      	beq.n	800410e <__swbuf_r+0x36>
 800415a:	e7d6      	b.n	800410a <__swbuf_r+0x32>

0800415c <__swsetup_r>:
 800415c:	4b2d      	ldr	r3, [pc, #180]	@ (8004214 <__swsetup_r+0xb8>)
 800415e:	b570      	push	{r4, r5, r6, lr}
 8004160:	0005      	movs	r5, r0
 8004162:	6818      	ldr	r0, [r3, #0]
 8004164:	000c      	movs	r4, r1
 8004166:	2800      	cmp	r0, #0
 8004168:	d004      	beq.n	8004174 <__swsetup_r+0x18>
 800416a:	6a03      	ldr	r3, [r0, #32]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d101      	bne.n	8004174 <__swsetup_r+0x18>
 8004170:	f7ff fec2 	bl	8003ef8 <__sinit>
 8004174:	220c      	movs	r2, #12
 8004176:	5ea3      	ldrsh	r3, [r4, r2]
 8004178:	071a      	lsls	r2, r3, #28
 800417a:	d423      	bmi.n	80041c4 <__swsetup_r+0x68>
 800417c:	06da      	lsls	r2, r3, #27
 800417e:	d407      	bmi.n	8004190 <__swsetup_r+0x34>
 8004180:	2209      	movs	r2, #9
 8004182:	602a      	str	r2, [r5, #0]
 8004184:	2240      	movs	r2, #64	@ 0x40
 8004186:	2001      	movs	r0, #1
 8004188:	4313      	orrs	r3, r2
 800418a:	81a3      	strh	r3, [r4, #12]
 800418c:	4240      	negs	r0, r0
 800418e:	e03a      	b.n	8004206 <__swsetup_r+0xaa>
 8004190:	075b      	lsls	r3, r3, #29
 8004192:	d513      	bpl.n	80041bc <__swsetup_r+0x60>
 8004194:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004196:	2900      	cmp	r1, #0
 8004198:	d008      	beq.n	80041ac <__swsetup_r+0x50>
 800419a:	0023      	movs	r3, r4
 800419c:	3344      	adds	r3, #68	@ 0x44
 800419e:	4299      	cmp	r1, r3
 80041a0:	d002      	beq.n	80041a8 <__swsetup_r+0x4c>
 80041a2:	0028      	movs	r0, r5
 80041a4:	f000 f8bc 	bl	8004320 <_free_r>
 80041a8:	2300      	movs	r3, #0
 80041aa:	6363      	str	r3, [r4, #52]	@ 0x34
 80041ac:	2224      	movs	r2, #36	@ 0x24
 80041ae:	89a3      	ldrh	r3, [r4, #12]
 80041b0:	4393      	bics	r3, r2
 80041b2:	81a3      	strh	r3, [r4, #12]
 80041b4:	2300      	movs	r3, #0
 80041b6:	6063      	str	r3, [r4, #4]
 80041b8:	6923      	ldr	r3, [r4, #16]
 80041ba:	6023      	str	r3, [r4, #0]
 80041bc:	2308      	movs	r3, #8
 80041be:	89a2      	ldrh	r2, [r4, #12]
 80041c0:	4313      	orrs	r3, r2
 80041c2:	81a3      	strh	r3, [r4, #12]
 80041c4:	6923      	ldr	r3, [r4, #16]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d10b      	bne.n	80041e2 <__swsetup_r+0x86>
 80041ca:	21a0      	movs	r1, #160	@ 0xa0
 80041cc:	2280      	movs	r2, #128	@ 0x80
 80041ce:	89a3      	ldrh	r3, [r4, #12]
 80041d0:	0089      	lsls	r1, r1, #2
 80041d2:	0092      	lsls	r2, r2, #2
 80041d4:	400b      	ands	r3, r1
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d003      	beq.n	80041e2 <__swsetup_r+0x86>
 80041da:	0021      	movs	r1, r4
 80041dc:	0028      	movs	r0, r5
 80041de:	f000 fd37 	bl	8004c50 <__smakebuf_r>
 80041e2:	220c      	movs	r2, #12
 80041e4:	5ea3      	ldrsh	r3, [r4, r2]
 80041e6:	2101      	movs	r1, #1
 80041e8:	001a      	movs	r2, r3
 80041ea:	400a      	ands	r2, r1
 80041ec:	420b      	tst	r3, r1
 80041ee:	d00b      	beq.n	8004208 <__swsetup_r+0xac>
 80041f0:	2200      	movs	r2, #0
 80041f2:	60a2      	str	r2, [r4, #8]
 80041f4:	6962      	ldr	r2, [r4, #20]
 80041f6:	4252      	negs	r2, r2
 80041f8:	61a2      	str	r2, [r4, #24]
 80041fa:	2000      	movs	r0, #0
 80041fc:	6922      	ldr	r2, [r4, #16]
 80041fe:	4282      	cmp	r2, r0
 8004200:	d101      	bne.n	8004206 <__swsetup_r+0xaa>
 8004202:	061a      	lsls	r2, r3, #24
 8004204:	d4be      	bmi.n	8004184 <__swsetup_r+0x28>
 8004206:	bd70      	pop	{r4, r5, r6, pc}
 8004208:	0799      	lsls	r1, r3, #30
 800420a:	d400      	bmi.n	800420e <__swsetup_r+0xb2>
 800420c:	6962      	ldr	r2, [r4, #20]
 800420e:	60a2      	str	r2, [r4, #8]
 8004210:	e7f3      	b.n	80041fa <__swsetup_r+0x9e>
 8004212:	46c0      	nop			@ (mov r8, r8)
 8004214:	2000001c 	.word	0x2000001c

08004218 <memset>:
 8004218:	0003      	movs	r3, r0
 800421a:	1882      	adds	r2, r0, r2
 800421c:	4293      	cmp	r3, r2
 800421e:	d100      	bne.n	8004222 <memset+0xa>
 8004220:	4770      	bx	lr
 8004222:	7019      	strb	r1, [r3, #0]
 8004224:	3301      	adds	r3, #1
 8004226:	e7f9      	b.n	800421c <memset+0x4>

08004228 <_close_r>:
 8004228:	2300      	movs	r3, #0
 800422a:	b570      	push	{r4, r5, r6, lr}
 800422c:	4d06      	ldr	r5, [pc, #24]	@ (8004248 <_close_r+0x20>)
 800422e:	0004      	movs	r4, r0
 8004230:	0008      	movs	r0, r1
 8004232:	602b      	str	r3, [r5, #0]
 8004234:	f7fd fb39 	bl	80018aa <_close>
 8004238:	1c43      	adds	r3, r0, #1
 800423a:	d103      	bne.n	8004244 <_close_r+0x1c>
 800423c:	682b      	ldr	r3, [r5, #0]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d000      	beq.n	8004244 <_close_r+0x1c>
 8004242:	6023      	str	r3, [r4, #0]
 8004244:	bd70      	pop	{r4, r5, r6, pc}
 8004246:	46c0      	nop			@ (mov r8, r8)
 8004248:	20000af0 	.word	0x20000af0

0800424c <_lseek_r>:
 800424c:	b570      	push	{r4, r5, r6, lr}
 800424e:	0004      	movs	r4, r0
 8004250:	0008      	movs	r0, r1
 8004252:	0011      	movs	r1, r2
 8004254:	001a      	movs	r2, r3
 8004256:	2300      	movs	r3, #0
 8004258:	4d05      	ldr	r5, [pc, #20]	@ (8004270 <_lseek_r+0x24>)
 800425a:	602b      	str	r3, [r5, #0]
 800425c:	f7fd fb46 	bl	80018ec <_lseek>
 8004260:	1c43      	adds	r3, r0, #1
 8004262:	d103      	bne.n	800426c <_lseek_r+0x20>
 8004264:	682b      	ldr	r3, [r5, #0]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d000      	beq.n	800426c <_lseek_r+0x20>
 800426a:	6023      	str	r3, [r4, #0]
 800426c:	bd70      	pop	{r4, r5, r6, pc}
 800426e:	46c0      	nop			@ (mov r8, r8)
 8004270:	20000af0 	.word	0x20000af0

08004274 <_read_r>:
 8004274:	b570      	push	{r4, r5, r6, lr}
 8004276:	0004      	movs	r4, r0
 8004278:	0008      	movs	r0, r1
 800427a:	0011      	movs	r1, r2
 800427c:	001a      	movs	r2, r3
 800427e:	2300      	movs	r3, #0
 8004280:	4d05      	ldr	r5, [pc, #20]	@ (8004298 <_read_r+0x24>)
 8004282:	602b      	str	r3, [r5, #0]
 8004284:	f7fd fad8 	bl	8001838 <_read>
 8004288:	1c43      	adds	r3, r0, #1
 800428a:	d103      	bne.n	8004294 <_read_r+0x20>
 800428c:	682b      	ldr	r3, [r5, #0]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d000      	beq.n	8004294 <_read_r+0x20>
 8004292:	6023      	str	r3, [r4, #0]
 8004294:	bd70      	pop	{r4, r5, r6, pc}
 8004296:	46c0      	nop			@ (mov r8, r8)
 8004298:	20000af0 	.word	0x20000af0

0800429c <_write_r>:
 800429c:	b570      	push	{r4, r5, r6, lr}
 800429e:	0004      	movs	r4, r0
 80042a0:	0008      	movs	r0, r1
 80042a2:	0011      	movs	r1, r2
 80042a4:	001a      	movs	r2, r3
 80042a6:	2300      	movs	r3, #0
 80042a8:	4d05      	ldr	r5, [pc, #20]	@ (80042c0 <_write_r+0x24>)
 80042aa:	602b      	str	r3, [r5, #0]
 80042ac:	f7fd fae1 	bl	8001872 <_write>
 80042b0:	1c43      	adds	r3, r0, #1
 80042b2:	d103      	bne.n	80042bc <_write_r+0x20>
 80042b4:	682b      	ldr	r3, [r5, #0]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d000      	beq.n	80042bc <_write_r+0x20>
 80042ba:	6023      	str	r3, [r4, #0]
 80042bc:	bd70      	pop	{r4, r5, r6, pc}
 80042be:	46c0      	nop			@ (mov r8, r8)
 80042c0:	20000af0 	.word	0x20000af0

080042c4 <__errno>:
 80042c4:	4b01      	ldr	r3, [pc, #4]	@ (80042cc <__errno+0x8>)
 80042c6:	6818      	ldr	r0, [r3, #0]
 80042c8:	4770      	bx	lr
 80042ca:	46c0      	nop			@ (mov r8, r8)
 80042cc:	2000001c 	.word	0x2000001c

080042d0 <__libc_init_array>:
 80042d0:	b570      	push	{r4, r5, r6, lr}
 80042d2:	2600      	movs	r6, #0
 80042d4:	4c0c      	ldr	r4, [pc, #48]	@ (8004308 <__libc_init_array+0x38>)
 80042d6:	4d0d      	ldr	r5, [pc, #52]	@ (800430c <__libc_init_array+0x3c>)
 80042d8:	1b64      	subs	r4, r4, r5
 80042da:	10a4      	asrs	r4, r4, #2
 80042dc:	42a6      	cmp	r6, r4
 80042de:	d109      	bne.n	80042f4 <__libc_init_array+0x24>
 80042e0:	2600      	movs	r6, #0
 80042e2:	f000 fd39 	bl	8004d58 <_init>
 80042e6:	4c0a      	ldr	r4, [pc, #40]	@ (8004310 <__libc_init_array+0x40>)
 80042e8:	4d0a      	ldr	r5, [pc, #40]	@ (8004314 <__libc_init_array+0x44>)
 80042ea:	1b64      	subs	r4, r4, r5
 80042ec:	10a4      	asrs	r4, r4, #2
 80042ee:	42a6      	cmp	r6, r4
 80042f0:	d105      	bne.n	80042fe <__libc_init_array+0x2e>
 80042f2:	bd70      	pop	{r4, r5, r6, pc}
 80042f4:	00b3      	lsls	r3, r6, #2
 80042f6:	58eb      	ldr	r3, [r5, r3]
 80042f8:	4798      	blx	r3
 80042fa:	3601      	adds	r6, #1
 80042fc:	e7ee      	b.n	80042dc <__libc_init_array+0xc>
 80042fe:	00b3      	lsls	r3, r6, #2
 8004300:	58eb      	ldr	r3, [r5, r3]
 8004302:	4798      	blx	r3
 8004304:	3601      	adds	r6, #1
 8004306:	e7f2      	b.n	80042ee <__libc_init_array+0x1e>
 8004308:	08004dfc 	.word	0x08004dfc
 800430c:	08004dfc 	.word	0x08004dfc
 8004310:	08004e00 	.word	0x08004e00
 8004314:	08004dfc 	.word	0x08004dfc

08004318 <__retarget_lock_init_recursive>:
 8004318:	4770      	bx	lr

0800431a <__retarget_lock_acquire_recursive>:
 800431a:	4770      	bx	lr

0800431c <__retarget_lock_release_recursive>:
 800431c:	4770      	bx	lr
	...

08004320 <_free_r>:
 8004320:	b570      	push	{r4, r5, r6, lr}
 8004322:	0005      	movs	r5, r0
 8004324:	1e0c      	subs	r4, r1, #0
 8004326:	d010      	beq.n	800434a <_free_r+0x2a>
 8004328:	3c04      	subs	r4, #4
 800432a:	6823      	ldr	r3, [r4, #0]
 800432c:	2b00      	cmp	r3, #0
 800432e:	da00      	bge.n	8004332 <_free_r+0x12>
 8004330:	18e4      	adds	r4, r4, r3
 8004332:	0028      	movs	r0, r5
 8004334:	f000 f8e0 	bl	80044f8 <__malloc_lock>
 8004338:	4a1d      	ldr	r2, [pc, #116]	@ (80043b0 <_free_r+0x90>)
 800433a:	6813      	ldr	r3, [r2, #0]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d105      	bne.n	800434c <_free_r+0x2c>
 8004340:	6063      	str	r3, [r4, #4]
 8004342:	6014      	str	r4, [r2, #0]
 8004344:	0028      	movs	r0, r5
 8004346:	f000 f8df 	bl	8004508 <__malloc_unlock>
 800434a:	bd70      	pop	{r4, r5, r6, pc}
 800434c:	42a3      	cmp	r3, r4
 800434e:	d908      	bls.n	8004362 <_free_r+0x42>
 8004350:	6820      	ldr	r0, [r4, #0]
 8004352:	1821      	adds	r1, r4, r0
 8004354:	428b      	cmp	r3, r1
 8004356:	d1f3      	bne.n	8004340 <_free_r+0x20>
 8004358:	6819      	ldr	r1, [r3, #0]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	1809      	adds	r1, r1, r0
 800435e:	6021      	str	r1, [r4, #0]
 8004360:	e7ee      	b.n	8004340 <_free_r+0x20>
 8004362:	001a      	movs	r2, r3
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d001      	beq.n	800436e <_free_r+0x4e>
 800436a:	42a3      	cmp	r3, r4
 800436c:	d9f9      	bls.n	8004362 <_free_r+0x42>
 800436e:	6811      	ldr	r1, [r2, #0]
 8004370:	1850      	adds	r0, r2, r1
 8004372:	42a0      	cmp	r0, r4
 8004374:	d10b      	bne.n	800438e <_free_r+0x6e>
 8004376:	6820      	ldr	r0, [r4, #0]
 8004378:	1809      	adds	r1, r1, r0
 800437a:	1850      	adds	r0, r2, r1
 800437c:	6011      	str	r1, [r2, #0]
 800437e:	4283      	cmp	r3, r0
 8004380:	d1e0      	bne.n	8004344 <_free_r+0x24>
 8004382:	6818      	ldr	r0, [r3, #0]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	1841      	adds	r1, r0, r1
 8004388:	6011      	str	r1, [r2, #0]
 800438a:	6053      	str	r3, [r2, #4]
 800438c:	e7da      	b.n	8004344 <_free_r+0x24>
 800438e:	42a0      	cmp	r0, r4
 8004390:	d902      	bls.n	8004398 <_free_r+0x78>
 8004392:	230c      	movs	r3, #12
 8004394:	602b      	str	r3, [r5, #0]
 8004396:	e7d5      	b.n	8004344 <_free_r+0x24>
 8004398:	6820      	ldr	r0, [r4, #0]
 800439a:	1821      	adds	r1, r4, r0
 800439c:	428b      	cmp	r3, r1
 800439e:	d103      	bne.n	80043a8 <_free_r+0x88>
 80043a0:	6819      	ldr	r1, [r3, #0]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	1809      	adds	r1, r1, r0
 80043a6:	6021      	str	r1, [r4, #0]
 80043a8:	6063      	str	r3, [r4, #4]
 80043aa:	6054      	str	r4, [r2, #4]
 80043ac:	e7ca      	b.n	8004344 <_free_r+0x24>
 80043ae:	46c0      	nop			@ (mov r8, r8)
 80043b0:	20000afc 	.word	0x20000afc

080043b4 <sbrk_aligned>:
 80043b4:	b570      	push	{r4, r5, r6, lr}
 80043b6:	4e0f      	ldr	r6, [pc, #60]	@ (80043f4 <sbrk_aligned+0x40>)
 80043b8:	000d      	movs	r5, r1
 80043ba:	6831      	ldr	r1, [r6, #0]
 80043bc:	0004      	movs	r4, r0
 80043be:	2900      	cmp	r1, #0
 80043c0:	d102      	bne.n	80043c8 <sbrk_aligned+0x14>
 80043c2:	f000 fcab 	bl	8004d1c <_sbrk_r>
 80043c6:	6030      	str	r0, [r6, #0]
 80043c8:	0029      	movs	r1, r5
 80043ca:	0020      	movs	r0, r4
 80043cc:	f000 fca6 	bl	8004d1c <_sbrk_r>
 80043d0:	1c43      	adds	r3, r0, #1
 80043d2:	d103      	bne.n	80043dc <sbrk_aligned+0x28>
 80043d4:	2501      	movs	r5, #1
 80043d6:	426d      	negs	r5, r5
 80043d8:	0028      	movs	r0, r5
 80043da:	bd70      	pop	{r4, r5, r6, pc}
 80043dc:	2303      	movs	r3, #3
 80043de:	1cc5      	adds	r5, r0, #3
 80043e0:	439d      	bics	r5, r3
 80043e2:	42a8      	cmp	r0, r5
 80043e4:	d0f8      	beq.n	80043d8 <sbrk_aligned+0x24>
 80043e6:	1a29      	subs	r1, r5, r0
 80043e8:	0020      	movs	r0, r4
 80043ea:	f000 fc97 	bl	8004d1c <_sbrk_r>
 80043ee:	3001      	adds	r0, #1
 80043f0:	d1f2      	bne.n	80043d8 <sbrk_aligned+0x24>
 80043f2:	e7ef      	b.n	80043d4 <sbrk_aligned+0x20>
 80043f4:	20000af8 	.word	0x20000af8

080043f8 <_malloc_r>:
 80043f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043fa:	2203      	movs	r2, #3
 80043fc:	1ccb      	adds	r3, r1, #3
 80043fe:	4393      	bics	r3, r2
 8004400:	3308      	adds	r3, #8
 8004402:	0005      	movs	r5, r0
 8004404:	001f      	movs	r7, r3
 8004406:	2b0c      	cmp	r3, #12
 8004408:	d234      	bcs.n	8004474 <_malloc_r+0x7c>
 800440a:	270c      	movs	r7, #12
 800440c:	42b9      	cmp	r1, r7
 800440e:	d833      	bhi.n	8004478 <_malloc_r+0x80>
 8004410:	0028      	movs	r0, r5
 8004412:	f000 f871 	bl	80044f8 <__malloc_lock>
 8004416:	4e37      	ldr	r6, [pc, #220]	@ (80044f4 <_malloc_r+0xfc>)
 8004418:	6833      	ldr	r3, [r6, #0]
 800441a:	001c      	movs	r4, r3
 800441c:	2c00      	cmp	r4, #0
 800441e:	d12f      	bne.n	8004480 <_malloc_r+0x88>
 8004420:	0039      	movs	r1, r7
 8004422:	0028      	movs	r0, r5
 8004424:	f7ff ffc6 	bl	80043b4 <sbrk_aligned>
 8004428:	0004      	movs	r4, r0
 800442a:	1c43      	adds	r3, r0, #1
 800442c:	d15f      	bne.n	80044ee <_malloc_r+0xf6>
 800442e:	6834      	ldr	r4, [r6, #0]
 8004430:	9400      	str	r4, [sp, #0]
 8004432:	9b00      	ldr	r3, [sp, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d14a      	bne.n	80044ce <_malloc_r+0xd6>
 8004438:	2c00      	cmp	r4, #0
 800443a:	d052      	beq.n	80044e2 <_malloc_r+0xea>
 800443c:	6823      	ldr	r3, [r4, #0]
 800443e:	0028      	movs	r0, r5
 8004440:	18e3      	adds	r3, r4, r3
 8004442:	9900      	ldr	r1, [sp, #0]
 8004444:	9301      	str	r3, [sp, #4]
 8004446:	f000 fc69 	bl	8004d1c <_sbrk_r>
 800444a:	9b01      	ldr	r3, [sp, #4]
 800444c:	4283      	cmp	r3, r0
 800444e:	d148      	bne.n	80044e2 <_malloc_r+0xea>
 8004450:	6823      	ldr	r3, [r4, #0]
 8004452:	0028      	movs	r0, r5
 8004454:	1aff      	subs	r7, r7, r3
 8004456:	0039      	movs	r1, r7
 8004458:	f7ff ffac 	bl	80043b4 <sbrk_aligned>
 800445c:	3001      	adds	r0, #1
 800445e:	d040      	beq.n	80044e2 <_malloc_r+0xea>
 8004460:	6823      	ldr	r3, [r4, #0]
 8004462:	19db      	adds	r3, r3, r7
 8004464:	6023      	str	r3, [r4, #0]
 8004466:	6833      	ldr	r3, [r6, #0]
 8004468:	685a      	ldr	r2, [r3, #4]
 800446a:	2a00      	cmp	r2, #0
 800446c:	d133      	bne.n	80044d6 <_malloc_r+0xde>
 800446e:	9b00      	ldr	r3, [sp, #0]
 8004470:	6033      	str	r3, [r6, #0]
 8004472:	e019      	b.n	80044a8 <_malloc_r+0xb0>
 8004474:	2b00      	cmp	r3, #0
 8004476:	dac9      	bge.n	800440c <_malloc_r+0x14>
 8004478:	230c      	movs	r3, #12
 800447a:	602b      	str	r3, [r5, #0]
 800447c:	2000      	movs	r0, #0
 800447e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004480:	6821      	ldr	r1, [r4, #0]
 8004482:	1bc9      	subs	r1, r1, r7
 8004484:	d420      	bmi.n	80044c8 <_malloc_r+0xd0>
 8004486:	290b      	cmp	r1, #11
 8004488:	d90a      	bls.n	80044a0 <_malloc_r+0xa8>
 800448a:	19e2      	adds	r2, r4, r7
 800448c:	6027      	str	r7, [r4, #0]
 800448e:	42a3      	cmp	r3, r4
 8004490:	d104      	bne.n	800449c <_malloc_r+0xa4>
 8004492:	6032      	str	r2, [r6, #0]
 8004494:	6863      	ldr	r3, [r4, #4]
 8004496:	6011      	str	r1, [r2, #0]
 8004498:	6053      	str	r3, [r2, #4]
 800449a:	e005      	b.n	80044a8 <_malloc_r+0xb0>
 800449c:	605a      	str	r2, [r3, #4]
 800449e:	e7f9      	b.n	8004494 <_malloc_r+0x9c>
 80044a0:	6862      	ldr	r2, [r4, #4]
 80044a2:	42a3      	cmp	r3, r4
 80044a4:	d10e      	bne.n	80044c4 <_malloc_r+0xcc>
 80044a6:	6032      	str	r2, [r6, #0]
 80044a8:	0028      	movs	r0, r5
 80044aa:	f000 f82d 	bl	8004508 <__malloc_unlock>
 80044ae:	0020      	movs	r0, r4
 80044b0:	2207      	movs	r2, #7
 80044b2:	300b      	adds	r0, #11
 80044b4:	1d23      	adds	r3, r4, #4
 80044b6:	4390      	bics	r0, r2
 80044b8:	1ac2      	subs	r2, r0, r3
 80044ba:	4298      	cmp	r0, r3
 80044bc:	d0df      	beq.n	800447e <_malloc_r+0x86>
 80044be:	1a1b      	subs	r3, r3, r0
 80044c0:	50a3      	str	r3, [r4, r2]
 80044c2:	e7dc      	b.n	800447e <_malloc_r+0x86>
 80044c4:	605a      	str	r2, [r3, #4]
 80044c6:	e7ef      	b.n	80044a8 <_malloc_r+0xb0>
 80044c8:	0023      	movs	r3, r4
 80044ca:	6864      	ldr	r4, [r4, #4]
 80044cc:	e7a6      	b.n	800441c <_malloc_r+0x24>
 80044ce:	9c00      	ldr	r4, [sp, #0]
 80044d0:	6863      	ldr	r3, [r4, #4]
 80044d2:	9300      	str	r3, [sp, #0]
 80044d4:	e7ad      	b.n	8004432 <_malloc_r+0x3a>
 80044d6:	001a      	movs	r2, r3
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	42a3      	cmp	r3, r4
 80044dc:	d1fb      	bne.n	80044d6 <_malloc_r+0xde>
 80044de:	2300      	movs	r3, #0
 80044e0:	e7da      	b.n	8004498 <_malloc_r+0xa0>
 80044e2:	230c      	movs	r3, #12
 80044e4:	0028      	movs	r0, r5
 80044e6:	602b      	str	r3, [r5, #0]
 80044e8:	f000 f80e 	bl	8004508 <__malloc_unlock>
 80044ec:	e7c6      	b.n	800447c <_malloc_r+0x84>
 80044ee:	6007      	str	r7, [r0, #0]
 80044f0:	e7da      	b.n	80044a8 <_malloc_r+0xb0>
 80044f2:	46c0      	nop			@ (mov r8, r8)
 80044f4:	20000afc 	.word	0x20000afc

080044f8 <__malloc_lock>:
 80044f8:	b510      	push	{r4, lr}
 80044fa:	4802      	ldr	r0, [pc, #8]	@ (8004504 <__malloc_lock+0xc>)
 80044fc:	f7ff ff0d 	bl	800431a <__retarget_lock_acquire_recursive>
 8004500:	bd10      	pop	{r4, pc}
 8004502:	46c0      	nop			@ (mov r8, r8)
 8004504:	20000af4 	.word	0x20000af4

08004508 <__malloc_unlock>:
 8004508:	b510      	push	{r4, lr}
 800450a:	4802      	ldr	r0, [pc, #8]	@ (8004514 <__malloc_unlock+0xc>)
 800450c:	f7ff ff06 	bl	800431c <__retarget_lock_release_recursive>
 8004510:	bd10      	pop	{r4, pc}
 8004512:	46c0      	nop			@ (mov r8, r8)
 8004514:	20000af4 	.word	0x20000af4

08004518 <__sfputc_r>:
 8004518:	6893      	ldr	r3, [r2, #8]
 800451a:	b510      	push	{r4, lr}
 800451c:	3b01      	subs	r3, #1
 800451e:	6093      	str	r3, [r2, #8]
 8004520:	2b00      	cmp	r3, #0
 8004522:	da04      	bge.n	800452e <__sfputc_r+0x16>
 8004524:	6994      	ldr	r4, [r2, #24]
 8004526:	42a3      	cmp	r3, r4
 8004528:	db07      	blt.n	800453a <__sfputc_r+0x22>
 800452a:	290a      	cmp	r1, #10
 800452c:	d005      	beq.n	800453a <__sfputc_r+0x22>
 800452e:	6813      	ldr	r3, [r2, #0]
 8004530:	1c58      	adds	r0, r3, #1
 8004532:	6010      	str	r0, [r2, #0]
 8004534:	7019      	strb	r1, [r3, #0]
 8004536:	0008      	movs	r0, r1
 8004538:	bd10      	pop	{r4, pc}
 800453a:	f7ff fdcd 	bl	80040d8 <__swbuf_r>
 800453e:	0001      	movs	r1, r0
 8004540:	e7f9      	b.n	8004536 <__sfputc_r+0x1e>

08004542 <__sfputs_r>:
 8004542:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004544:	0006      	movs	r6, r0
 8004546:	000f      	movs	r7, r1
 8004548:	0014      	movs	r4, r2
 800454a:	18d5      	adds	r5, r2, r3
 800454c:	42ac      	cmp	r4, r5
 800454e:	d101      	bne.n	8004554 <__sfputs_r+0x12>
 8004550:	2000      	movs	r0, #0
 8004552:	e007      	b.n	8004564 <__sfputs_r+0x22>
 8004554:	7821      	ldrb	r1, [r4, #0]
 8004556:	003a      	movs	r2, r7
 8004558:	0030      	movs	r0, r6
 800455a:	f7ff ffdd 	bl	8004518 <__sfputc_r>
 800455e:	3401      	adds	r4, #1
 8004560:	1c43      	adds	r3, r0, #1
 8004562:	d1f3      	bne.n	800454c <__sfputs_r+0xa>
 8004564:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004568 <_vfiprintf_r>:
 8004568:	b5f0      	push	{r4, r5, r6, r7, lr}
 800456a:	b0a1      	sub	sp, #132	@ 0x84
 800456c:	000f      	movs	r7, r1
 800456e:	0015      	movs	r5, r2
 8004570:	001e      	movs	r6, r3
 8004572:	9003      	str	r0, [sp, #12]
 8004574:	2800      	cmp	r0, #0
 8004576:	d004      	beq.n	8004582 <_vfiprintf_r+0x1a>
 8004578:	6a03      	ldr	r3, [r0, #32]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d101      	bne.n	8004582 <_vfiprintf_r+0x1a>
 800457e:	f7ff fcbb 	bl	8003ef8 <__sinit>
 8004582:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004584:	07db      	lsls	r3, r3, #31
 8004586:	d405      	bmi.n	8004594 <_vfiprintf_r+0x2c>
 8004588:	89bb      	ldrh	r3, [r7, #12]
 800458a:	059b      	lsls	r3, r3, #22
 800458c:	d402      	bmi.n	8004594 <_vfiprintf_r+0x2c>
 800458e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004590:	f7ff fec3 	bl	800431a <__retarget_lock_acquire_recursive>
 8004594:	89bb      	ldrh	r3, [r7, #12]
 8004596:	071b      	lsls	r3, r3, #28
 8004598:	d502      	bpl.n	80045a0 <_vfiprintf_r+0x38>
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d113      	bne.n	80045c8 <_vfiprintf_r+0x60>
 80045a0:	0039      	movs	r1, r7
 80045a2:	9803      	ldr	r0, [sp, #12]
 80045a4:	f7ff fdda 	bl	800415c <__swsetup_r>
 80045a8:	2800      	cmp	r0, #0
 80045aa:	d00d      	beq.n	80045c8 <_vfiprintf_r+0x60>
 80045ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80045ae:	07db      	lsls	r3, r3, #31
 80045b0:	d503      	bpl.n	80045ba <_vfiprintf_r+0x52>
 80045b2:	2001      	movs	r0, #1
 80045b4:	4240      	negs	r0, r0
 80045b6:	b021      	add	sp, #132	@ 0x84
 80045b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045ba:	89bb      	ldrh	r3, [r7, #12]
 80045bc:	059b      	lsls	r3, r3, #22
 80045be:	d4f8      	bmi.n	80045b2 <_vfiprintf_r+0x4a>
 80045c0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80045c2:	f7ff feab 	bl	800431c <__retarget_lock_release_recursive>
 80045c6:	e7f4      	b.n	80045b2 <_vfiprintf_r+0x4a>
 80045c8:	2300      	movs	r3, #0
 80045ca:	ac08      	add	r4, sp, #32
 80045cc:	6163      	str	r3, [r4, #20]
 80045ce:	3320      	adds	r3, #32
 80045d0:	7663      	strb	r3, [r4, #25]
 80045d2:	3310      	adds	r3, #16
 80045d4:	76a3      	strb	r3, [r4, #26]
 80045d6:	9607      	str	r6, [sp, #28]
 80045d8:	002e      	movs	r6, r5
 80045da:	7833      	ldrb	r3, [r6, #0]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d001      	beq.n	80045e4 <_vfiprintf_r+0x7c>
 80045e0:	2b25      	cmp	r3, #37	@ 0x25
 80045e2:	d148      	bne.n	8004676 <_vfiprintf_r+0x10e>
 80045e4:	1b73      	subs	r3, r6, r5
 80045e6:	9305      	str	r3, [sp, #20]
 80045e8:	42ae      	cmp	r6, r5
 80045ea:	d00b      	beq.n	8004604 <_vfiprintf_r+0x9c>
 80045ec:	002a      	movs	r2, r5
 80045ee:	0039      	movs	r1, r7
 80045f0:	9803      	ldr	r0, [sp, #12]
 80045f2:	f7ff ffa6 	bl	8004542 <__sfputs_r>
 80045f6:	3001      	adds	r0, #1
 80045f8:	d100      	bne.n	80045fc <_vfiprintf_r+0x94>
 80045fa:	e0ae      	b.n	800475a <_vfiprintf_r+0x1f2>
 80045fc:	6963      	ldr	r3, [r4, #20]
 80045fe:	9a05      	ldr	r2, [sp, #20]
 8004600:	189b      	adds	r3, r3, r2
 8004602:	6163      	str	r3, [r4, #20]
 8004604:	7833      	ldrb	r3, [r6, #0]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d100      	bne.n	800460c <_vfiprintf_r+0xa4>
 800460a:	e0a6      	b.n	800475a <_vfiprintf_r+0x1f2>
 800460c:	2201      	movs	r2, #1
 800460e:	2300      	movs	r3, #0
 8004610:	4252      	negs	r2, r2
 8004612:	6062      	str	r2, [r4, #4]
 8004614:	a904      	add	r1, sp, #16
 8004616:	3254      	adds	r2, #84	@ 0x54
 8004618:	1852      	adds	r2, r2, r1
 800461a:	1c75      	adds	r5, r6, #1
 800461c:	6023      	str	r3, [r4, #0]
 800461e:	60e3      	str	r3, [r4, #12]
 8004620:	60a3      	str	r3, [r4, #8]
 8004622:	7013      	strb	r3, [r2, #0]
 8004624:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004626:	4b59      	ldr	r3, [pc, #356]	@ (800478c <_vfiprintf_r+0x224>)
 8004628:	2205      	movs	r2, #5
 800462a:	0018      	movs	r0, r3
 800462c:	7829      	ldrb	r1, [r5, #0]
 800462e:	9305      	str	r3, [sp, #20]
 8004630:	f000 fb86 	bl	8004d40 <memchr>
 8004634:	1c6e      	adds	r6, r5, #1
 8004636:	2800      	cmp	r0, #0
 8004638:	d11f      	bne.n	800467a <_vfiprintf_r+0x112>
 800463a:	6822      	ldr	r2, [r4, #0]
 800463c:	06d3      	lsls	r3, r2, #27
 800463e:	d504      	bpl.n	800464a <_vfiprintf_r+0xe2>
 8004640:	2353      	movs	r3, #83	@ 0x53
 8004642:	a904      	add	r1, sp, #16
 8004644:	185b      	adds	r3, r3, r1
 8004646:	2120      	movs	r1, #32
 8004648:	7019      	strb	r1, [r3, #0]
 800464a:	0713      	lsls	r3, r2, #28
 800464c:	d504      	bpl.n	8004658 <_vfiprintf_r+0xf0>
 800464e:	2353      	movs	r3, #83	@ 0x53
 8004650:	a904      	add	r1, sp, #16
 8004652:	185b      	adds	r3, r3, r1
 8004654:	212b      	movs	r1, #43	@ 0x2b
 8004656:	7019      	strb	r1, [r3, #0]
 8004658:	782b      	ldrb	r3, [r5, #0]
 800465a:	2b2a      	cmp	r3, #42	@ 0x2a
 800465c:	d016      	beq.n	800468c <_vfiprintf_r+0x124>
 800465e:	002e      	movs	r6, r5
 8004660:	2100      	movs	r1, #0
 8004662:	200a      	movs	r0, #10
 8004664:	68e3      	ldr	r3, [r4, #12]
 8004666:	7832      	ldrb	r2, [r6, #0]
 8004668:	1c75      	adds	r5, r6, #1
 800466a:	3a30      	subs	r2, #48	@ 0x30
 800466c:	2a09      	cmp	r2, #9
 800466e:	d950      	bls.n	8004712 <_vfiprintf_r+0x1aa>
 8004670:	2900      	cmp	r1, #0
 8004672:	d111      	bne.n	8004698 <_vfiprintf_r+0x130>
 8004674:	e017      	b.n	80046a6 <_vfiprintf_r+0x13e>
 8004676:	3601      	adds	r6, #1
 8004678:	e7af      	b.n	80045da <_vfiprintf_r+0x72>
 800467a:	9b05      	ldr	r3, [sp, #20]
 800467c:	6822      	ldr	r2, [r4, #0]
 800467e:	1ac0      	subs	r0, r0, r3
 8004680:	2301      	movs	r3, #1
 8004682:	4083      	lsls	r3, r0
 8004684:	4313      	orrs	r3, r2
 8004686:	0035      	movs	r5, r6
 8004688:	6023      	str	r3, [r4, #0]
 800468a:	e7cc      	b.n	8004626 <_vfiprintf_r+0xbe>
 800468c:	9b07      	ldr	r3, [sp, #28]
 800468e:	1d19      	adds	r1, r3, #4
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	9107      	str	r1, [sp, #28]
 8004694:	2b00      	cmp	r3, #0
 8004696:	db01      	blt.n	800469c <_vfiprintf_r+0x134>
 8004698:	930b      	str	r3, [sp, #44]	@ 0x2c
 800469a:	e004      	b.n	80046a6 <_vfiprintf_r+0x13e>
 800469c:	425b      	negs	r3, r3
 800469e:	60e3      	str	r3, [r4, #12]
 80046a0:	2302      	movs	r3, #2
 80046a2:	4313      	orrs	r3, r2
 80046a4:	6023      	str	r3, [r4, #0]
 80046a6:	7833      	ldrb	r3, [r6, #0]
 80046a8:	2b2e      	cmp	r3, #46	@ 0x2e
 80046aa:	d10c      	bne.n	80046c6 <_vfiprintf_r+0x15e>
 80046ac:	7873      	ldrb	r3, [r6, #1]
 80046ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80046b0:	d134      	bne.n	800471c <_vfiprintf_r+0x1b4>
 80046b2:	9b07      	ldr	r3, [sp, #28]
 80046b4:	3602      	adds	r6, #2
 80046b6:	1d1a      	adds	r2, r3, #4
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	9207      	str	r2, [sp, #28]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	da01      	bge.n	80046c4 <_vfiprintf_r+0x15c>
 80046c0:	2301      	movs	r3, #1
 80046c2:	425b      	negs	r3, r3
 80046c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80046c6:	4d32      	ldr	r5, [pc, #200]	@ (8004790 <_vfiprintf_r+0x228>)
 80046c8:	2203      	movs	r2, #3
 80046ca:	0028      	movs	r0, r5
 80046cc:	7831      	ldrb	r1, [r6, #0]
 80046ce:	f000 fb37 	bl	8004d40 <memchr>
 80046d2:	2800      	cmp	r0, #0
 80046d4:	d006      	beq.n	80046e4 <_vfiprintf_r+0x17c>
 80046d6:	2340      	movs	r3, #64	@ 0x40
 80046d8:	1b40      	subs	r0, r0, r5
 80046da:	4083      	lsls	r3, r0
 80046dc:	6822      	ldr	r2, [r4, #0]
 80046de:	3601      	adds	r6, #1
 80046e0:	4313      	orrs	r3, r2
 80046e2:	6023      	str	r3, [r4, #0]
 80046e4:	7831      	ldrb	r1, [r6, #0]
 80046e6:	2206      	movs	r2, #6
 80046e8:	482a      	ldr	r0, [pc, #168]	@ (8004794 <_vfiprintf_r+0x22c>)
 80046ea:	1c75      	adds	r5, r6, #1
 80046ec:	7621      	strb	r1, [r4, #24]
 80046ee:	f000 fb27 	bl	8004d40 <memchr>
 80046f2:	2800      	cmp	r0, #0
 80046f4:	d040      	beq.n	8004778 <_vfiprintf_r+0x210>
 80046f6:	4b28      	ldr	r3, [pc, #160]	@ (8004798 <_vfiprintf_r+0x230>)
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d122      	bne.n	8004742 <_vfiprintf_r+0x1da>
 80046fc:	2207      	movs	r2, #7
 80046fe:	9b07      	ldr	r3, [sp, #28]
 8004700:	3307      	adds	r3, #7
 8004702:	4393      	bics	r3, r2
 8004704:	3308      	adds	r3, #8
 8004706:	9307      	str	r3, [sp, #28]
 8004708:	6963      	ldr	r3, [r4, #20]
 800470a:	9a04      	ldr	r2, [sp, #16]
 800470c:	189b      	adds	r3, r3, r2
 800470e:	6163      	str	r3, [r4, #20]
 8004710:	e762      	b.n	80045d8 <_vfiprintf_r+0x70>
 8004712:	4343      	muls	r3, r0
 8004714:	002e      	movs	r6, r5
 8004716:	2101      	movs	r1, #1
 8004718:	189b      	adds	r3, r3, r2
 800471a:	e7a4      	b.n	8004666 <_vfiprintf_r+0xfe>
 800471c:	2300      	movs	r3, #0
 800471e:	200a      	movs	r0, #10
 8004720:	0019      	movs	r1, r3
 8004722:	3601      	adds	r6, #1
 8004724:	6063      	str	r3, [r4, #4]
 8004726:	7832      	ldrb	r2, [r6, #0]
 8004728:	1c75      	adds	r5, r6, #1
 800472a:	3a30      	subs	r2, #48	@ 0x30
 800472c:	2a09      	cmp	r2, #9
 800472e:	d903      	bls.n	8004738 <_vfiprintf_r+0x1d0>
 8004730:	2b00      	cmp	r3, #0
 8004732:	d0c8      	beq.n	80046c6 <_vfiprintf_r+0x15e>
 8004734:	9109      	str	r1, [sp, #36]	@ 0x24
 8004736:	e7c6      	b.n	80046c6 <_vfiprintf_r+0x15e>
 8004738:	4341      	muls	r1, r0
 800473a:	002e      	movs	r6, r5
 800473c:	2301      	movs	r3, #1
 800473e:	1889      	adds	r1, r1, r2
 8004740:	e7f1      	b.n	8004726 <_vfiprintf_r+0x1be>
 8004742:	aa07      	add	r2, sp, #28
 8004744:	9200      	str	r2, [sp, #0]
 8004746:	0021      	movs	r1, r4
 8004748:	003a      	movs	r2, r7
 800474a:	4b14      	ldr	r3, [pc, #80]	@ (800479c <_vfiprintf_r+0x234>)
 800474c:	9803      	ldr	r0, [sp, #12]
 800474e:	e000      	b.n	8004752 <_vfiprintf_r+0x1ea>
 8004750:	bf00      	nop
 8004752:	9004      	str	r0, [sp, #16]
 8004754:	9b04      	ldr	r3, [sp, #16]
 8004756:	3301      	adds	r3, #1
 8004758:	d1d6      	bne.n	8004708 <_vfiprintf_r+0x1a0>
 800475a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800475c:	07db      	lsls	r3, r3, #31
 800475e:	d405      	bmi.n	800476c <_vfiprintf_r+0x204>
 8004760:	89bb      	ldrh	r3, [r7, #12]
 8004762:	059b      	lsls	r3, r3, #22
 8004764:	d402      	bmi.n	800476c <_vfiprintf_r+0x204>
 8004766:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004768:	f7ff fdd8 	bl	800431c <__retarget_lock_release_recursive>
 800476c:	89bb      	ldrh	r3, [r7, #12]
 800476e:	065b      	lsls	r3, r3, #25
 8004770:	d500      	bpl.n	8004774 <_vfiprintf_r+0x20c>
 8004772:	e71e      	b.n	80045b2 <_vfiprintf_r+0x4a>
 8004774:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004776:	e71e      	b.n	80045b6 <_vfiprintf_r+0x4e>
 8004778:	aa07      	add	r2, sp, #28
 800477a:	9200      	str	r2, [sp, #0]
 800477c:	0021      	movs	r1, r4
 800477e:	003a      	movs	r2, r7
 8004780:	4b06      	ldr	r3, [pc, #24]	@ (800479c <_vfiprintf_r+0x234>)
 8004782:	9803      	ldr	r0, [sp, #12]
 8004784:	f000 f87c 	bl	8004880 <_printf_i>
 8004788:	e7e3      	b.n	8004752 <_vfiprintf_r+0x1ea>
 800478a:	46c0      	nop			@ (mov r8, r8)
 800478c:	08004dc9 	.word	0x08004dc9
 8004790:	08004dcf 	.word	0x08004dcf
 8004794:	08004dd3 	.word	0x08004dd3
 8004798:	00000000 	.word	0x00000000
 800479c:	08004543 	.word	0x08004543

080047a0 <_printf_common>:
 80047a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047a2:	0016      	movs	r6, r2
 80047a4:	9301      	str	r3, [sp, #4]
 80047a6:	688a      	ldr	r2, [r1, #8]
 80047a8:	690b      	ldr	r3, [r1, #16]
 80047aa:	000c      	movs	r4, r1
 80047ac:	9000      	str	r0, [sp, #0]
 80047ae:	4293      	cmp	r3, r2
 80047b0:	da00      	bge.n	80047b4 <_printf_common+0x14>
 80047b2:	0013      	movs	r3, r2
 80047b4:	0022      	movs	r2, r4
 80047b6:	6033      	str	r3, [r6, #0]
 80047b8:	3243      	adds	r2, #67	@ 0x43
 80047ba:	7812      	ldrb	r2, [r2, #0]
 80047bc:	2a00      	cmp	r2, #0
 80047be:	d001      	beq.n	80047c4 <_printf_common+0x24>
 80047c0:	3301      	adds	r3, #1
 80047c2:	6033      	str	r3, [r6, #0]
 80047c4:	6823      	ldr	r3, [r4, #0]
 80047c6:	069b      	lsls	r3, r3, #26
 80047c8:	d502      	bpl.n	80047d0 <_printf_common+0x30>
 80047ca:	6833      	ldr	r3, [r6, #0]
 80047cc:	3302      	adds	r3, #2
 80047ce:	6033      	str	r3, [r6, #0]
 80047d0:	6822      	ldr	r2, [r4, #0]
 80047d2:	2306      	movs	r3, #6
 80047d4:	0015      	movs	r5, r2
 80047d6:	401d      	ands	r5, r3
 80047d8:	421a      	tst	r2, r3
 80047da:	d027      	beq.n	800482c <_printf_common+0x8c>
 80047dc:	0023      	movs	r3, r4
 80047de:	3343      	adds	r3, #67	@ 0x43
 80047e0:	781b      	ldrb	r3, [r3, #0]
 80047e2:	1e5a      	subs	r2, r3, #1
 80047e4:	4193      	sbcs	r3, r2
 80047e6:	6822      	ldr	r2, [r4, #0]
 80047e8:	0692      	lsls	r2, r2, #26
 80047ea:	d430      	bmi.n	800484e <_printf_common+0xae>
 80047ec:	0022      	movs	r2, r4
 80047ee:	9901      	ldr	r1, [sp, #4]
 80047f0:	9800      	ldr	r0, [sp, #0]
 80047f2:	9d08      	ldr	r5, [sp, #32]
 80047f4:	3243      	adds	r2, #67	@ 0x43
 80047f6:	47a8      	blx	r5
 80047f8:	3001      	adds	r0, #1
 80047fa:	d025      	beq.n	8004848 <_printf_common+0xa8>
 80047fc:	2206      	movs	r2, #6
 80047fe:	6823      	ldr	r3, [r4, #0]
 8004800:	2500      	movs	r5, #0
 8004802:	4013      	ands	r3, r2
 8004804:	2b04      	cmp	r3, #4
 8004806:	d105      	bne.n	8004814 <_printf_common+0x74>
 8004808:	6833      	ldr	r3, [r6, #0]
 800480a:	68e5      	ldr	r5, [r4, #12]
 800480c:	1aed      	subs	r5, r5, r3
 800480e:	43eb      	mvns	r3, r5
 8004810:	17db      	asrs	r3, r3, #31
 8004812:	401d      	ands	r5, r3
 8004814:	68a3      	ldr	r3, [r4, #8]
 8004816:	6922      	ldr	r2, [r4, #16]
 8004818:	4293      	cmp	r3, r2
 800481a:	dd01      	ble.n	8004820 <_printf_common+0x80>
 800481c:	1a9b      	subs	r3, r3, r2
 800481e:	18ed      	adds	r5, r5, r3
 8004820:	2600      	movs	r6, #0
 8004822:	42b5      	cmp	r5, r6
 8004824:	d120      	bne.n	8004868 <_printf_common+0xc8>
 8004826:	2000      	movs	r0, #0
 8004828:	e010      	b.n	800484c <_printf_common+0xac>
 800482a:	3501      	adds	r5, #1
 800482c:	68e3      	ldr	r3, [r4, #12]
 800482e:	6832      	ldr	r2, [r6, #0]
 8004830:	1a9b      	subs	r3, r3, r2
 8004832:	42ab      	cmp	r3, r5
 8004834:	ddd2      	ble.n	80047dc <_printf_common+0x3c>
 8004836:	0022      	movs	r2, r4
 8004838:	2301      	movs	r3, #1
 800483a:	9901      	ldr	r1, [sp, #4]
 800483c:	9800      	ldr	r0, [sp, #0]
 800483e:	9f08      	ldr	r7, [sp, #32]
 8004840:	3219      	adds	r2, #25
 8004842:	47b8      	blx	r7
 8004844:	3001      	adds	r0, #1
 8004846:	d1f0      	bne.n	800482a <_printf_common+0x8a>
 8004848:	2001      	movs	r0, #1
 800484a:	4240      	negs	r0, r0
 800484c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800484e:	2030      	movs	r0, #48	@ 0x30
 8004850:	18e1      	adds	r1, r4, r3
 8004852:	3143      	adds	r1, #67	@ 0x43
 8004854:	7008      	strb	r0, [r1, #0]
 8004856:	0021      	movs	r1, r4
 8004858:	1c5a      	adds	r2, r3, #1
 800485a:	3145      	adds	r1, #69	@ 0x45
 800485c:	7809      	ldrb	r1, [r1, #0]
 800485e:	18a2      	adds	r2, r4, r2
 8004860:	3243      	adds	r2, #67	@ 0x43
 8004862:	3302      	adds	r3, #2
 8004864:	7011      	strb	r1, [r2, #0]
 8004866:	e7c1      	b.n	80047ec <_printf_common+0x4c>
 8004868:	0022      	movs	r2, r4
 800486a:	2301      	movs	r3, #1
 800486c:	9901      	ldr	r1, [sp, #4]
 800486e:	9800      	ldr	r0, [sp, #0]
 8004870:	9f08      	ldr	r7, [sp, #32]
 8004872:	321a      	adds	r2, #26
 8004874:	47b8      	blx	r7
 8004876:	3001      	adds	r0, #1
 8004878:	d0e6      	beq.n	8004848 <_printf_common+0xa8>
 800487a:	3601      	adds	r6, #1
 800487c:	e7d1      	b.n	8004822 <_printf_common+0x82>
	...

08004880 <_printf_i>:
 8004880:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004882:	b08b      	sub	sp, #44	@ 0x2c
 8004884:	9206      	str	r2, [sp, #24]
 8004886:	000a      	movs	r2, r1
 8004888:	3243      	adds	r2, #67	@ 0x43
 800488a:	9307      	str	r3, [sp, #28]
 800488c:	9005      	str	r0, [sp, #20]
 800488e:	9203      	str	r2, [sp, #12]
 8004890:	7e0a      	ldrb	r2, [r1, #24]
 8004892:	000c      	movs	r4, r1
 8004894:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004896:	2a78      	cmp	r2, #120	@ 0x78
 8004898:	d809      	bhi.n	80048ae <_printf_i+0x2e>
 800489a:	2a62      	cmp	r2, #98	@ 0x62
 800489c:	d80b      	bhi.n	80048b6 <_printf_i+0x36>
 800489e:	2a00      	cmp	r2, #0
 80048a0:	d100      	bne.n	80048a4 <_printf_i+0x24>
 80048a2:	e0ba      	b.n	8004a1a <_printf_i+0x19a>
 80048a4:	497a      	ldr	r1, [pc, #488]	@ (8004a90 <_printf_i+0x210>)
 80048a6:	9104      	str	r1, [sp, #16]
 80048a8:	2a58      	cmp	r2, #88	@ 0x58
 80048aa:	d100      	bne.n	80048ae <_printf_i+0x2e>
 80048ac:	e08e      	b.n	80049cc <_printf_i+0x14c>
 80048ae:	0025      	movs	r5, r4
 80048b0:	3542      	adds	r5, #66	@ 0x42
 80048b2:	702a      	strb	r2, [r5, #0]
 80048b4:	e022      	b.n	80048fc <_printf_i+0x7c>
 80048b6:	0010      	movs	r0, r2
 80048b8:	3863      	subs	r0, #99	@ 0x63
 80048ba:	2815      	cmp	r0, #21
 80048bc:	d8f7      	bhi.n	80048ae <_printf_i+0x2e>
 80048be:	f7fb fc35 	bl	800012c <__gnu_thumb1_case_shi>
 80048c2:	0016      	.short	0x0016
 80048c4:	fff6001f 	.word	0xfff6001f
 80048c8:	fff6fff6 	.word	0xfff6fff6
 80048cc:	001ffff6 	.word	0x001ffff6
 80048d0:	fff6fff6 	.word	0xfff6fff6
 80048d4:	fff6fff6 	.word	0xfff6fff6
 80048d8:	0036009f 	.word	0x0036009f
 80048dc:	fff6007e 	.word	0xfff6007e
 80048e0:	00b0fff6 	.word	0x00b0fff6
 80048e4:	0036fff6 	.word	0x0036fff6
 80048e8:	fff6fff6 	.word	0xfff6fff6
 80048ec:	0082      	.short	0x0082
 80048ee:	0025      	movs	r5, r4
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	3542      	adds	r5, #66	@ 0x42
 80048f4:	1d11      	adds	r1, r2, #4
 80048f6:	6019      	str	r1, [r3, #0]
 80048f8:	6813      	ldr	r3, [r2, #0]
 80048fa:	702b      	strb	r3, [r5, #0]
 80048fc:	2301      	movs	r3, #1
 80048fe:	e09e      	b.n	8004a3e <_printf_i+0x1be>
 8004900:	6818      	ldr	r0, [r3, #0]
 8004902:	6809      	ldr	r1, [r1, #0]
 8004904:	1d02      	adds	r2, r0, #4
 8004906:	060d      	lsls	r5, r1, #24
 8004908:	d50b      	bpl.n	8004922 <_printf_i+0xa2>
 800490a:	6806      	ldr	r6, [r0, #0]
 800490c:	601a      	str	r2, [r3, #0]
 800490e:	2e00      	cmp	r6, #0
 8004910:	da03      	bge.n	800491a <_printf_i+0x9a>
 8004912:	232d      	movs	r3, #45	@ 0x2d
 8004914:	9a03      	ldr	r2, [sp, #12]
 8004916:	4276      	negs	r6, r6
 8004918:	7013      	strb	r3, [r2, #0]
 800491a:	4b5d      	ldr	r3, [pc, #372]	@ (8004a90 <_printf_i+0x210>)
 800491c:	270a      	movs	r7, #10
 800491e:	9304      	str	r3, [sp, #16]
 8004920:	e018      	b.n	8004954 <_printf_i+0xd4>
 8004922:	6806      	ldr	r6, [r0, #0]
 8004924:	601a      	str	r2, [r3, #0]
 8004926:	0649      	lsls	r1, r1, #25
 8004928:	d5f1      	bpl.n	800490e <_printf_i+0x8e>
 800492a:	b236      	sxth	r6, r6
 800492c:	e7ef      	b.n	800490e <_printf_i+0x8e>
 800492e:	6808      	ldr	r0, [r1, #0]
 8004930:	6819      	ldr	r1, [r3, #0]
 8004932:	c940      	ldmia	r1!, {r6}
 8004934:	0605      	lsls	r5, r0, #24
 8004936:	d402      	bmi.n	800493e <_printf_i+0xbe>
 8004938:	0640      	lsls	r0, r0, #25
 800493a:	d500      	bpl.n	800493e <_printf_i+0xbe>
 800493c:	b2b6      	uxth	r6, r6
 800493e:	6019      	str	r1, [r3, #0]
 8004940:	4b53      	ldr	r3, [pc, #332]	@ (8004a90 <_printf_i+0x210>)
 8004942:	270a      	movs	r7, #10
 8004944:	9304      	str	r3, [sp, #16]
 8004946:	2a6f      	cmp	r2, #111	@ 0x6f
 8004948:	d100      	bne.n	800494c <_printf_i+0xcc>
 800494a:	3f02      	subs	r7, #2
 800494c:	0023      	movs	r3, r4
 800494e:	2200      	movs	r2, #0
 8004950:	3343      	adds	r3, #67	@ 0x43
 8004952:	701a      	strb	r2, [r3, #0]
 8004954:	6863      	ldr	r3, [r4, #4]
 8004956:	60a3      	str	r3, [r4, #8]
 8004958:	2b00      	cmp	r3, #0
 800495a:	db06      	blt.n	800496a <_printf_i+0xea>
 800495c:	2104      	movs	r1, #4
 800495e:	6822      	ldr	r2, [r4, #0]
 8004960:	9d03      	ldr	r5, [sp, #12]
 8004962:	438a      	bics	r2, r1
 8004964:	6022      	str	r2, [r4, #0]
 8004966:	4333      	orrs	r3, r6
 8004968:	d00c      	beq.n	8004984 <_printf_i+0x104>
 800496a:	9d03      	ldr	r5, [sp, #12]
 800496c:	0030      	movs	r0, r6
 800496e:	0039      	movs	r1, r7
 8004970:	f7fb fc6c 	bl	800024c <__aeabi_uidivmod>
 8004974:	9b04      	ldr	r3, [sp, #16]
 8004976:	3d01      	subs	r5, #1
 8004978:	5c5b      	ldrb	r3, [r3, r1]
 800497a:	702b      	strb	r3, [r5, #0]
 800497c:	0033      	movs	r3, r6
 800497e:	0006      	movs	r6, r0
 8004980:	429f      	cmp	r7, r3
 8004982:	d9f3      	bls.n	800496c <_printf_i+0xec>
 8004984:	2f08      	cmp	r7, #8
 8004986:	d109      	bne.n	800499c <_printf_i+0x11c>
 8004988:	6823      	ldr	r3, [r4, #0]
 800498a:	07db      	lsls	r3, r3, #31
 800498c:	d506      	bpl.n	800499c <_printf_i+0x11c>
 800498e:	6862      	ldr	r2, [r4, #4]
 8004990:	6923      	ldr	r3, [r4, #16]
 8004992:	429a      	cmp	r2, r3
 8004994:	dc02      	bgt.n	800499c <_printf_i+0x11c>
 8004996:	2330      	movs	r3, #48	@ 0x30
 8004998:	3d01      	subs	r5, #1
 800499a:	702b      	strb	r3, [r5, #0]
 800499c:	9b03      	ldr	r3, [sp, #12]
 800499e:	1b5b      	subs	r3, r3, r5
 80049a0:	6123      	str	r3, [r4, #16]
 80049a2:	9b07      	ldr	r3, [sp, #28]
 80049a4:	0021      	movs	r1, r4
 80049a6:	9300      	str	r3, [sp, #0]
 80049a8:	9805      	ldr	r0, [sp, #20]
 80049aa:	9b06      	ldr	r3, [sp, #24]
 80049ac:	aa09      	add	r2, sp, #36	@ 0x24
 80049ae:	f7ff fef7 	bl	80047a0 <_printf_common>
 80049b2:	3001      	adds	r0, #1
 80049b4:	d148      	bne.n	8004a48 <_printf_i+0x1c8>
 80049b6:	2001      	movs	r0, #1
 80049b8:	4240      	negs	r0, r0
 80049ba:	b00b      	add	sp, #44	@ 0x2c
 80049bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049be:	2220      	movs	r2, #32
 80049c0:	6809      	ldr	r1, [r1, #0]
 80049c2:	430a      	orrs	r2, r1
 80049c4:	6022      	str	r2, [r4, #0]
 80049c6:	2278      	movs	r2, #120	@ 0x78
 80049c8:	4932      	ldr	r1, [pc, #200]	@ (8004a94 <_printf_i+0x214>)
 80049ca:	9104      	str	r1, [sp, #16]
 80049cc:	0021      	movs	r1, r4
 80049ce:	3145      	adds	r1, #69	@ 0x45
 80049d0:	700a      	strb	r2, [r1, #0]
 80049d2:	6819      	ldr	r1, [r3, #0]
 80049d4:	6822      	ldr	r2, [r4, #0]
 80049d6:	c940      	ldmia	r1!, {r6}
 80049d8:	0610      	lsls	r0, r2, #24
 80049da:	d402      	bmi.n	80049e2 <_printf_i+0x162>
 80049dc:	0650      	lsls	r0, r2, #25
 80049de:	d500      	bpl.n	80049e2 <_printf_i+0x162>
 80049e0:	b2b6      	uxth	r6, r6
 80049e2:	6019      	str	r1, [r3, #0]
 80049e4:	07d3      	lsls	r3, r2, #31
 80049e6:	d502      	bpl.n	80049ee <_printf_i+0x16e>
 80049e8:	2320      	movs	r3, #32
 80049ea:	4313      	orrs	r3, r2
 80049ec:	6023      	str	r3, [r4, #0]
 80049ee:	2e00      	cmp	r6, #0
 80049f0:	d001      	beq.n	80049f6 <_printf_i+0x176>
 80049f2:	2710      	movs	r7, #16
 80049f4:	e7aa      	b.n	800494c <_printf_i+0xcc>
 80049f6:	2220      	movs	r2, #32
 80049f8:	6823      	ldr	r3, [r4, #0]
 80049fa:	4393      	bics	r3, r2
 80049fc:	6023      	str	r3, [r4, #0]
 80049fe:	e7f8      	b.n	80049f2 <_printf_i+0x172>
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	680d      	ldr	r5, [r1, #0]
 8004a04:	1d10      	adds	r0, r2, #4
 8004a06:	6949      	ldr	r1, [r1, #20]
 8004a08:	6018      	str	r0, [r3, #0]
 8004a0a:	6813      	ldr	r3, [r2, #0]
 8004a0c:	062e      	lsls	r6, r5, #24
 8004a0e:	d501      	bpl.n	8004a14 <_printf_i+0x194>
 8004a10:	6019      	str	r1, [r3, #0]
 8004a12:	e002      	b.n	8004a1a <_printf_i+0x19a>
 8004a14:	066d      	lsls	r5, r5, #25
 8004a16:	d5fb      	bpl.n	8004a10 <_printf_i+0x190>
 8004a18:	8019      	strh	r1, [r3, #0]
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	9d03      	ldr	r5, [sp, #12]
 8004a1e:	6123      	str	r3, [r4, #16]
 8004a20:	e7bf      	b.n	80049a2 <_printf_i+0x122>
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	1d11      	adds	r1, r2, #4
 8004a26:	6019      	str	r1, [r3, #0]
 8004a28:	6815      	ldr	r5, [r2, #0]
 8004a2a:	2100      	movs	r1, #0
 8004a2c:	0028      	movs	r0, r5
 8004a2e:	6862      	ldr	r2, [r4, #4]
 8004a30:	f000 f986 	bl	8004d40 <memchr>
 8004a34:	2800      	cmp	r0, #0
 8004a36:	d001      	beq.n	8004a3c <_printf_i+0x1bc>
 8004a38:	1b40      	subs	r0, r0, r5
 8004a3a:	6060      	str	r0, [r4, #4]
 8004a3c:	6863      	ldr	r3, [r4, #4]
 8004a3e:	6123      	str	r3, [r4, #16]
 8004a40:	2300      	movs	r3, #0
 8004a42:	9a03      	ldr	r2, [sp, #12]
 8004a44:	7013      	strb	r3, [r2, #0]
 8004a46:	e7ac      	b.n	80049a2 <_printf_i+0x122>
 8004a48:	002a      	movs	r2, r5
 8004a4a:	6923      	ldr	r3, [r4, #16]
 8004a4c:	9906      	ldr	r1, [sp, #24]
 8004a4e:	9805      	ldr	r0, [sp, #20]
 8004a50:	9d07      	ldr	r5, [sp, #28]
 8004a52:	47a8      	blx	r5
 8004a54:	3001      	adds	r0, #1
 8004a56:	d0ae      	beq.n	80049b6 <_printf_i+0x136>
 8004a58:	6823      	ldr	r3, [r4, #0]
 8004a5a:	079b      	lsls	r3, r3, #30
 8004a5c:	d415      	bmi.n	8004a8a <_printf_i+0x20a>
 8004a5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a60:	68e0      	ldr	r0, [r4, #12]
 8004a62:	4298      	cmp	r0, r3
 8004a64:	daa9      	bge.n	80049ba <_printf_i+0x13a>
 8004a66:	0018      	movs	r0, r3
 8004a68:	e7a7      	b.n	80049ba <_printf_i+0x13a>
 8004a6a:	0022      	movs	r2, r4
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	9906      	ldr	r1, [sp, #24]
 8004a70:	9805      	ldr	r0, [sp, #20]
 8004a72:	9e07      	ldr	r6, [sp, #28]
 8004a74:	3219      	adds	r2, #25
 8004a76:	47b0      	blx	r6
 8004a78:	3001      	adds	r0, #1
 8004a7a:	d09c      	beq.n	80049b6 <_printf_i+0x136>
 8004a7c:	3501      	adds	r5, #1
 8004a7e:	68e3      	ldr	r3, [r4, #12]
 8004a80:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004a82:	1a9b      	subs	r3, r3, r2
 8004a84:	42ab      	cmp	r3, r5
 8004a86:	dcf0      	bgt.n	8004a6a <_printf_i+0x1ea>
 8004a88:	e7e9      	b.n	8004a5e <_printf_i+0x1de>
 8004a8a:	2500      	movs	r5, #0
 8004a8c:	e7f7      	b.n	8004a7e <_printf_i+0x1fe>
 8004a8e:	46c0      	nop			@ (mov r8, r8)
 8004a90:	08004dda 	.word	0x08004dda
 8004a94:	08004deb 	.word	0x08004deb

08004a98 <__sflush_r>:
 8004a98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a9a:	220c      	movs	r2, #12
 8004a9c:	5e8b      	ldrsh	r3, [r1, r2]
 8004a9e:	0005      	movs	r5, r0
 8004aa0:	000c      	movs	r4, r1
 8004aa2:	071a      	lsls	r2, r3, #28
 8004aa4:	d456      	bmi.n	8004b54 <__sflush_r+0xbc>
 8004aa6:	684a      	ldr	r2, [r1, #4]
 8004aa8:	2a00      	cmp	r2, #0
 8004aaa:	dc02      	bgt.n	8004ab2 <__sflush_r+0x1a>
 8004aac:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8004aae:	2a00      	cmp	r2, #0
 8004ab0:	dd4e      	ble.n	8004b50 <__sflush_r+0xb8>
 8004ab2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004ab4:	2f00      	cmp	r7, #0
 8004ab6:	d04b      	beq.n	8004b50 <__sflush_r+0xb8>
 8004ab8:	2200      	movs	r2, #0
 8004aba:	2080      	movs	r0, #128	@ 0x80
 8004abc:	682e      	ldr	r6, [r5, #0]
 8004abe:	602a      	str	r2, [r5, #0]
 8004ac0:	001a      	movs	r2, r3
 8004ac2:	0140      	lsls	r0, r0, #5
 8004ac4:	6a21      	ldr	r1, [r4, #32]
 8004ac6:	4002      	ands	r2, r0
 8004ac8:	4203      	tst	r3, r0
 8004aca:	d033      	beq.n	8004b34 <__sflush_r+0x9c>
 8004acc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004ace:	89a3      	ldrh	r3, [r4, #12]
 8004ad0:	075b      	lsls	r3, r3, #29
 8004ad2:	d506      	bpl.n	8004ae2 <__sflush_r+0x4a>
 8004ad4:	6863      	ldr	r3, [r4, #4]
 8004ad6:	1ad2      	subs	r2, r2, r3
 8004ad8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d001      	beq.n	8004ae2 <__sflush_r+0x4a>
 8004ade:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004ae0:	1ad2      	subs	r2, r2, r3
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	0028      	movs	r0, r5
 8004ae6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004ae8:	6a21      	ldr	r1, [r4, #32]
 8004aea:	47b8      	blx	r7
 8004aec:	89a2      	ldrh	r2, [r4, #12]
 8004aee:	1c43      	adds	r3, r0, #1
 8004af0:	d106      	bne.n	8004b00 <__sflush_r+0x68>
 8004af2:	6829      	ldr	r1, [r5, #0]
 8004af4:	291d      	cmp	r1, #29
 8004af6:	d846      	bhi.n	8004b86 <__sflush_r+0xee>
 8004af8:	4b29      	ldr	r3, [pc, #164]	@ (8004ba0 <__sflush_r+0x108>)
 8004afa:	40cb      	lsrs	r3, r1
 8004afc:	07db      	lsls	r3, r3, #31
 8004afe:	d542      	bpl.n	8004b86 <__sflush_r+0xee>
 8004b00:	2300      	movs	r3, #0
 8004b02:	6063      	str	r3, [r4, #4]
 8004b04:	6923      	ldr	r3, [r4, #16]
 8004b06:	6023      	str	r3, [r4, #0]
 8004b08:	04d2      	lsls	r2, r2, #19
 8004b0a:	d505      	bpl.n	8004b18 <__sflush_r+0x80>
 8004b0c:	1c43      	adds	r3, r0, #1
 8004b0e:	d102      	bne.n	8004b16 <__sflush_r+0x7e>
 8004b10:	682b      	ldr	r3, [r5, #0]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d100      	bne.n	8004b18 <__sflush_r+0x80>
 8004b16:	6560      	str	r0, [r4, #84]	@ 0x54
 8004b18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004b1a:	602e      	str	r6, [r5, #0]
 8004b1c:	2900      	cmp	r1, #0
 8004b1e:	d017      	beq.n	8004b50 <__sflush_r+0xb8>
 8004b20:	0023      	movs	r3, r4
 8004b22:	3344      	adds	r3, #68	@ 0x44
 8004b24:	4299      	cmp	r1, r3
 8004b26:	d002      	beq.n	8004b2e <__sflush_r+0x96>
 8004b28:	0028      	movs	r0, r5
 8004b2a:	f7ff fbf9 	bl	8004320 <_free_r>
 8004b2e:	2300      	movs	r3, #0
 8004b30:	6363      	str	r3, [r4, #52]	@ 0x34
 8004b32:	e00d      	b.n	8004b50 <__sflush_r+0xb8>
 8004b34:	2301      	movs	r3, #1
 8004b36:	0028      	movs	r0, r5
 8004b38:	47b8      	blx	r7
 8004b3a:	0002      	movs	r2, r0
 8004b3c:	1c43      	adds	r3, r0, #1
 8004b3e:	d1c6      	bne.n	8004ace <__sflush_r+0x36>
 8004b40:	682b      	ldr	r3, [r5, #0]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d0c3      	beq.n	8004ace <__sflush_r+0x36>
 8004b46:	2b1d      	cmp	r3, #29
 8004b48:	d001      	beq.n	8004b4e <__sflush_r+0xb6>
 8004b4a:	2b16      	cmp	r3, #22
 8004b4c:	d11a      	bne.n	8004b84 <__sflush_r+0xec>
 8004b4e:	602e      	str	r6, [r5, #0]
 8004b50:	2000      	movs	r0, #0
 8004b52:	e01e      	b.n	8004b92 <__sflush_r+0xfa>
 8004b54:	690e      	ldr	r6, [r1, #16]
 8004b56:	2e00      	cmp	r6, #0
 8004b58:	d0fa      	beq.n	8004b50 <__sflush_r+0xb8>
 8004b5a:	680f      	ldr	r7, [r1, #0]
 8004b5c:	600e      	str	r6, [r1, #0]
 8004b5e:	1bba      	subs	r2, r7, r6
 8004b60:	9201      	str	r2, [sp, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	079b      	lsls	r3, r3, #30
 8004b66:	d100      	bne.n	8004b6a <__sflush_r+0xd2>
 8004b68:	694a      	ldr	r2, [r1, #20]
 8004b6a:	60a2      	str	r2, [r4, #8]
 8004b6c:	9b01      	ldr	r3, [sp, #4]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	ddee      	ble.n	8004b50 <__sflush_r+0xb8>
 8004b72:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004b74:	0032      	movs	r2, r6
 8004b76:	001f      	movs	r7, r3
 8004b78:	0028      	movs	r0, r5
 8004b7a:	9b01      	ldr	r3, [sp, #4]
 8004b7c:	6a21      	ldr	r1, [r4, #32]
 8004b7e:	47b8      	blx	r7
 8004b80:	2800      	cmp	r0, #0
 8004b82:	dc07      	bgt.n	8004b94 <__sflush_r+0xfc>
 8004b84:	89a2      	ldrh	r2, [r4, #12]
 8004b86:	2340      	movs	r3, #64	@ 0x40
 8004b88:	2001      	movs	r0, #1
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	b21b      	sxth	r3, r3
 8004b8e:	81a3      	strh	r3, [r4, #12]
 8004b90:	4240      	negs	r0, r0
 8004b92:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004b94:	9b01      	ldr	r3, [sp, #4]
 8004b96:	1836      	adds	r6, r6, r0
 8004b98:	1a1b      	subs	r3, r3, r0
 8004b9a:	9301      	str	r3, [sp, #4]
 8004b9c:	e7e6      	b.n	8004b6c <__sflush_r+0xd4>
 8004b9e:	46c0      	nop			@ (mov r8, r8)
 8004ba0:	20400001 	.word	0x20400001

08004ba4 <_fflush_r>:
 8004ba4:	690b      	ldr	r3, [r1, #16]
 8004ba6:	b570      	push	{r4, r5, r6, lr}
 8004ba8:	0005      	movs	r5, r0
 8004baa:	000c      	movs	r4, r1
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d102      	bne.n	8004bb6 <_fflush_r+0x12>
 8004bb0:	2500      	movs	r5, #0
 8004bb2:	0028      	movs	r0, r5
 8004bb4:	bd70      	pop	{r4, r5, r6, pc}
 8004bb6:	2800      	cmp	r0, #0
 8004bb8:	d004      	beq.n	8004bc4 <_fflush_r+0x20>
 8004bba:	6a03      	ldr	r3, [r0, #32]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d101      	bne.n	8004bc4 <_fflush_r+0x20>
 8004bc0:	f7ff f99a 	bl	8003ef8 <__sinit>
 8004bc4:	220c      	movs	r2, #12
 8004bc6:	5ea3      	ldrsh	r3, [r4, r2]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d0f1      	beq.n	8004bb0 <_fflush_r+0xc>
 8004bcc:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004bce:	07d2      	lsls	r2, r2, #31
 8004bd0:	d404      	bmi.n	8004bdc <_fflush_r+0x38>
 8004bd2:	059b      	lsls	r3, r3, #22
 8004bd4:	d402      	bmi.n	8004bdc <_fflush_r+0x38>
 8004bd6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004bd8:	f7ff fb9f 	bl	800431a <__retarget_lock_acquire_recursive>
 8004bdc:	0028      	movs	r0, r5
 8004bde:	0021      	movs	r1, r4
 8004be0:	f7ff ff5a 	bl	8004a98 <__sflush_r>
 8004be4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004be6:	0005      	movs	r5, r0
 8004be8:	07db      	lsls	r3, r3, #31
 8004bea:	d4e2      	bmi.n	8004bb2 <_fflush_r+0xe>
 8004bec:	89a3      	ldrh	r3, [r4, #12]
 8004bee:	059b      	lsls	r3, r3, #22
 8004bf0:	d4df      	bmi.n	8004bb2 <_fflush_r+0xe>
 8004bf2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004bf4:	f7ff fb92 	bl	800431c <__retarget_lock_release_recursive>
 8004bf8:	e7db      	b.n	8004bb2 <_fflush_r+0xe>
	...

08004bfc <__swhatbuf_r>:
 8004bfc:	b570      	push	{r4, r5, r6, lr}
 8004bfe:	000e      	movs	r6, r1
 8004c00:	001d      	movs	r5, r3
 8004c02:	230e      	movs	r3, #14
 8004c04:	5ec9      	ldrsh	r1, [r1, r3]
 8004c06:	0014      	movs	r4, r2
 8004c08:	b096      	sub	sp, #88	@ 0x58
 8004c0a:	2900      	cmp	r1, #0
 8004c0c:	da0c      	bge.n	8004c28 <__swhatbuf_r+0x2c>
 8004c0e:	89b2      	ldrh	r2, [r6, #12]
 8004c10:	2380      	movs	r3, #128	@ 0x80
 8004c12:	0011      	movs	r1, r2
 8004c14:	4019      	ands	r1, r3
 8004c16:	421a      	tst	r2, r3
 8004c18:	d114      	bne.n	8004c44 <__swhatbuf_r+0x48>
 8004c1a:	2380      	movs	r3, #128	@ 0x80
 8004c1c:	00db      	lsls	r3, r3, #3
 8004c1e:	2000      	movs	r0, #0
 8004c20:	6029      	str	r1, [r5, #0]
 8004c22:	6023      	str	r3, [r4, #0]
 8004c24:	b016      	add	sp, #88	@ 0x58
 8004c26:	bd70      	pop	{r4, r5, r6, pc}
 8004c28:	466a      	mov	r2, sp
 8004c2a:	f000 f853 	bl	8004cd4 <_fstat_r>
 8004c2e:	2800      	cmp	r0, #0
 8004c30:	dbed      	blt.n	8004c0e <__swhatbuf_r+0x12>
 8004c32:	23f0      	movs	r3, #240	@ 0xf0
 8004c34:	9901      	ldr	r1, [sp, #4]
 8004c36:	021b      	lsls	r3, r3, #8
 8004c38:	4019      	ands	r1, r3
 8004c3a:	4b04      	ldr	r3, [pc, #16]	@ (8004c4c <__swhatbuf_r+0x50>)
 8004c3c:	18c9      	adds	r1, r1, r3
 8004c3e:	424b      	negs	r3, r1
 8004c40:	4159      	adcs	r1, r3
 8004c42:	e7ea      	b.n	8004c1a <__swhatbuf_r+0x1e>
 8004c44:	2100      	movs	r1, #0
 8004c46:	2340      	movs	r3, #64	@ 0x40
 8004c48:	e7e9      	b.n	8004c1e <__swhatbuf_r+0x22>
 8004c4a:	46c0      	nop			@ (mov r8, r8)
 8004c4c:	ffffe000 	.word	0xffffe000

08004c50 <__smakebuf_r>:
 8004c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c52:	2602      	movs	r6, #2
 8004c54:	898b      	ldrh	r3, [r1, #12]
 8004c56:	0005      	movs	r5, r0
 8004c58:	000c      	movs	r4, r1
 8004c5a:	b085      	sub	sp, #20
 8004c5c:	4233      	tst	r3, r6
 8004c5e:	d007      	beq.n	8004c70 <__smakebuf_r+0x20>
 8004c60:	0023      	movs	r3, r4
 8004c62:	3347      	adds	r3, #71	@ 0x47
 8004c64:	6023      	str	r3, [r4, #0]
 8004c66:	6123      	str	r3, [r4, #16]
 8004c68:	2301      	movs	r3, #1
 8004c6a:	6163      	str	r3, [r4, #20]
 8004c6c:	b005      	add	sp, #20
 8004c6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c70:	ab03      	add	r3, sp, #12
 8004c72:	aa02      	add	r2, sp, #8
 8004c74:	f7ff ffc2 	bl	8004bfc <__swhatbuf_r>
 8004c78:	9f02      	ldr	r7, [sp, #8]
 8004c7a:	9001      	str	r0, [sp, #4]
 8004c7c:	0039      	movs	r1, r7
 8004c7e:	0028      	movs	r0, r5
 8004c80:	f7ff fbba 	bl	80043f8 <_malloc_r>
 8004c84:	2800      	cmp	r0, #0
 8004c86:	d108      	bne.n	8004c9a <__smakebuf_r+0x4a>
 8004c88:	220c      	movs	r2, #12
 8004c8a:	5ea3      	ldrsh	r3, [r4, r2]
 8004c8c:	059a      	lsls	r2, r3, #22
 8004c8e:	d4ed      	bmi.n	8004c6c <__smakebuf_r+0x1c>
 8004c90:	2203      	movs	r2, #3
 8004c92:	4393      	bics	r3, r2
 8004c94:	431e      	orrs	r6, r3
 8004c96:	81a6      	strh	r6, [r4, #12]
 8004c98:	e7e2      	b.n	8004c60 <__smakebuf_r+0x10>
 8004c9a:	2380      	movs	r3, #128	@ 0x80
 8004c9c:	89a2      	ldrh	r2, [r4, #12]
 8004c9e:	6020      	str	r0, [r4, #0]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	81a3      	strh	r3, [r4, #12]
 8004ca4:	9b03      	ldr	r3, [sp, #12]
 8004ca6:	6120      	str	r0, [r4, #16]
 8004ca8:	6167      	str	r7, [r4, #20]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d00c      	beq.n	8004cc8 <__smakebuf_r+0x78>
 8004cae:	0028      	movs	r0, r5
 8004cb0:	230e      	movs	r3, #14
 8004cb2:	5ee1      	ldrsh	r1, [r4, r3]
 8004cb4:	f000 f820 	bl	8004cf8 <_isatty_r>
 8004cb8:	2800      	cmp	r0, #0
 8004cba:	d005      	beq.n	8004cc8 <__smakebuf_r+0x78>
 8004cbc:	2303      	movs	r3, #3
 8004cbe:	89a2      	ldrh	r2, [r4, #12]
 8004cc0:	439a      	bics	r2, r3
 8004cc2:	3b02      	subs	r3, #2
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	81a3      	strh	r3, [r4, #12]
 8004cc8:	89a3      	ldrh	r3, [r4, #12]
 8004cca:	9a01      	ldr	r2, [sp, #4]
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	81a3      	strh	r3, [r4, #12]
 8004cd0:	e7cc      	b.n	8004c6c <__smakebuf_r+0x1c>
	...

08004cd4 <_fstat_r>:
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	b570      	push	{r4, r5, r6, lr}
 8004cd8:	4d06      	ldr	r5, [pc, #24]	@ (8004cf4 <_fstat_r+0x20>)
 8004cda:	0004      	movs	r4, r0
 8004cdc:	0008      	movs	r0, r1
 8004cde:	0011      	movs	r1, r2
 8004ce0:	602b      	str	r3, [r5, #0]
 8004ce2:	f7fc fdec 	bl	80018be <_fstat>
 8004ce6:	1c43      	adds	r3, r0, #1
 8004ce8:	d103      	bne.n	8004cf2 <_fstat_r+0x1e>
 8004cea:	682b      	ldr	r3, [r5, #0]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d000      	beq.n	8004cf2 <_fstat_r+0x1e>
 8004cf0:	6023      	str	r3, [r4, #0]
 8004cf2:	bd70      	pop	{r4, r5, r6, pc}
 8004cf4:	20000af0 	.word	0x20000af0

08004cf8 <_isatty_r>:
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	b570      	push	{r4, r5, r6, lr}
 8004cfc:	4d06      	ldr	r5, [pc, #24]	@ (8004d18 <_isatty_r+0x20>)
 8004cfe:	0004      	movs	r4, r0
 8004d00:	0008      	movs	r0, r1
 8004d02:	602b      	str	r3, [r5, #0]
 8004d04:	f7fc fde9 	bl	80018da <_isatty>
 8004d08:	1c43      	adds	r3, r0, #1
 8004d0a:	d103      	bne.n	8004d14 <_isatty_r+0x1c>
 8004d0c:	682b      	ldr	r3, [r5, #0]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d000      	beq.n	8004d14 <_isatty_r+0x1c>
 8004d12:	6023      	str	r3, [r4, #0]
 8004d14:	bd70      	pop	{r4, r5, r6, pc}
 8004d16:	46c0      	nop			@ (mov r8, r8)
 8004d18:	20000af0 	.word	0x20000af0

08004d1c <_sbrk_r>:
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	b570      	push	{r4, r5, r6, lr}
 8004d20:	4d06      	ldr	r5, [pc, #24]	@ (8004d3c <_sbrk_r+0x20>)
 8004d22:	0004      	movs	r4, r0
 8004d24:	0008      	movs	r0, r1
 8004d26:	602b      	str	r3, [r5, #0]
 8004d28:	f7fc fdec 	bl	8001904 <_sbrk>
 8004d2c:	1c43      	adds	r3, r0, #1
 8004d2e:	d103      	bne.n	8004d38 <_sbrk_r+0x1c>
 8004d30:	682b      	ldr	r3, [r5, #0]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d000      	beq.n	8004d38 <_sbrk_r+0x1c>
 8004d36:	6023      	str	r3, [r4, #0]
 8004d38:	bd70      	pop	{r4, r5, r6, pc}
 8004d3a:	46c0      	nop			@ (mov r8, r8)
 8004d3c:	20000af0 	.word	0x20000af0

08004d40 <memchr>:
 8004d40:	b2c9      	uxtb	r1, r1
 8004d42:	1882      	adds	r2, r0, r2
 8004d44:	4290      	cmp	r0, r2
 8004d46:	d101      	bne.n	8004d4c <memchr+0xc>
 8004d48:	2000      	movs	r0, #0
 8004d4a:	4770      	bx	lr
 8004d4c:	7803      	ldrb	r3, [r0, #0]
 8004d4e:	428b      	cmp	r3, r1
 8004d50:	d0fb      	beq.n	8004d4a <memchr+0xa>
 8004d52:	3001      	adds	r0, #1
 8004d54:	e7f6      	b.n	8004d44 <memchr+0x4>
	...

08004d58 <_init>:
 8004d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d5a:	46c0      	nop			@ (mov r8, r8)
 8004d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d5e:	bc08      	pop	{r3}
 8004d60:	469e      	mov	lr, r3
 8004d62:	4770      	bx	lr

08004d64 <_fini>:
 8004d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d66:	46c0      	nop			@ (mov r8, r8)
 8004d68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d6a:	bc08      	pop	{r3}
 8004d6c:	469e      	mov	lr, r3
 8004d6e:	4770      	bx	lr
