$date
	Wed Oct 06 14:30:14 2010
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testclock02 $end
$var wire 1 ! clk $end
$upscope $end
$scope module testclock02 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#18
1!
#36
1"
0!
#42
0"
#48
1"
#54
1!
#72
0!
#78
0"
#84
1"
#90
1!
#100
