{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 22:48:22 2019 " "Info: Processing started: Sat Nov 02 22:48:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3_8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder_3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_3_8-behavioral " "Info: Found design unit 1: Decoder_3_8-behavioral" {  } { { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3_8 " "Info: Found entity 1: Decoder_3_8" {  } { { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_8_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8_8-behavioral " "Info: Found design unit 1: MUX_8_8-behavioral" {  } { { "MUX_8_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/MUX_8_8.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8_8 " "Info: Found entity 1: MUX_8_8" {  } { { "MUX_8_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/MUX_8_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_8_8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file demux_8_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX_8_8-behavioral " "Info: Found design unit 1: DEMUX_8_8-behavioral" {  } { { "DEMUX_8_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/DEMUX_8_8.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_8_8 " "Info: Found entity 1: DEMUX_8_8" {  } { { "DEMUX_8_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/DEMUX_8_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_8-Behavioral " "Info: Found design unit 1: DFF_8-Behavioral" {  } { { "DFF_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/DFF_8.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DFF_8 " "Info: Found entity 1: DFF_8" {  } { { "DFF_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/DFF_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfiletoplevel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registerfiletoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFileTopLevel-behavioral " "Info: Found design unit 1: RegisterFileTopLevel-behavioral" {  } { { "RegisterFileTopLevel.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFileTopLevel " "Info: Found entity 1: RegisterFileTopLevel" {  } { { "RegisterFileTopLevel.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altdpram0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altdpram0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altdpram0-SYN " "Info: Found design unit 1: altdpram0-SYN" {  } { { "altdpram0.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/altdpram0.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altdpram0 " "Info: Found entity 1: altdpram0" {  } { { "altdpram0.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/altdpram0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TestRAM " "Info: Found entity 1: TestRAM" {  } { { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestRAM " "Info: Elaborating entity \"TestRAM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram0 altdpram0:inst " "Info: Elaborating entity \"altdpram0\" for hierarchy \"altdpram0:inst\"" {  } { { "TestRAM.bdf" "inst" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 56 264 520 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altdpram0:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"altdpram0:inst\|altsyncram:altsyncram_component\"" {  } { { "altdpram0.vhd" "altsyncram_component" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/altdpram0.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altdpram0:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"altdpram0:inst\|altsyncram:altsyncram_component\"" {  } { { "altdpram0.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/altdpram0.vhd" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altdpram0:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"altdpram0:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M512 " "Info: Parameter \"ram_block_type\" = \"M512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altdpram0.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/altdpram0.vhd" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_53q1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_53q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_53q1 " "Info: Found entity 1: altsyncram_53q1" {  } { { "db/altsyncram_53q1.tdf" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/db/altsyncram_53q1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_53q1 altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated " "Info: Elaborating entity \"altsyncram_53q1\" for hierarchy \"altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RegisterFile " "Warning: Ignored assignments for entity \"RegisterFile\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity RegisterFile -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity RegisterFile -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RegisterFile -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RegisterFile -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Info: Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 22:48:23 2019 " "Info: Processing ended: Sat Nov 02 22:48:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 22:48:24 2019 " "Info: Processing started: Sat Nov 02 22:48:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "RegisterFile EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design RegisterFile" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "Critical Warning: No exact pin location assignment(s) for 28 pins of 28 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[7\] " "Info: Pin q\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { q[7] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 136 520 696 152 "q\[7..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[6\] " "Info: Pin q\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { q[6] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 136 520 696 152 "q\[7..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[5\] " "Info: Pin q\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { q[5] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 136 520 696 152 "q\[7..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[4\] " "Info: Pin q\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { q[4] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 136 520 696 152 "q\[7..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Info: Pin q\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { q[3] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 136 520 696 152 "q\[7..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Info: Pin q\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { q[2] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 136 520 696 152 "q\[7..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Info: Pin q\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { q[1] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 136 520 696 152 "q\[7..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Info: Pin q\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { q[0] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 136 520 696 152 "q\[7..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wren " "Info: Pin wren not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { wren } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 112 96 264 128 "wren" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 160 96 264 176 "clock" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Info: Pin data\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { data[7] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 80 96 264 96 "data\[7..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wraddress\[0\] " "Info: Pin wraddress\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { wraddress[0] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 96 96 264 112 "wraddress\[4..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wraddress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wraddress\[1\] " "Info: Pin wraddress\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { wraddress[1] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 96 96 264 112 "wraddress\[4..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wraddress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wraddress\[2\] " "Info: Pin wraddress\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { wraddress[2] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 96 96 264 112 "wraddress\[4..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wraddress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wraddress\[3\] " "Info: Pin wraddress\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { wraddress[3] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 96 96 264 112 "wraddress\[4..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wraddress[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wraddress\[4\] " "Info: Pin wraddress\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { wraddress[4] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 96 96 264 112 "wraddress\[4..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wraddress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdaddress\[0\] " "Info: Pin rdaddress\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { rdaddress[0] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 136 96 264 152 "rdaddress\[4..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdaddress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdaddress\[1\] " "Info: Pin rdaddress\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { rdaddress[1] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 136 96 264 152 "rdaddress\[4..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdaddress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdaddress\[2\] " "Info: Pin rdaddress\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { rdaddress[2] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 136 96 264 152 "rdaddress\[4..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdaddress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdaddress\[3\] " "Info: Pin rdaddress\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { rdaddress[3] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 136 96 264 152 "rdaddress\[4..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdaddress[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdaddress\[4\] " "Info: Pin rdaddress\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { rdaddress[4] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 136 96 264 152 "rdaddress\[4..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdaddress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Info: Pin data\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { data[6] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 80 96 264 96 "data\[7..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Info: Pin data\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { data[5] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 80 96 264 96 "data\[7..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Info: Pin data\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { data[4] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 80 96 264 96 "data\[7..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Info: Pin data\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { data[3] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 80 96 264 96 "data\[7..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Info: Pin data\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { data[2] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 80 96 264 96 "data\[7..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Info: Pin data\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { data[1] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 80 96 264 96 "data\[7..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Info: Pin data\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { data[0] } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 80 96 264 96 "data\[7..0\]" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock } } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 160 96 264 176 "clock" "" } } } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "27 unused 3.3V 19 8 0 " "Info: Number of I/O pins in group: 27 (unused VREF, 3.3V VCCIO, 19 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.720 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|ram_block1a7~portb_address_reg4 1 MEM M512_X24_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X24_Y1; Fanout = 1; MEM Node = 'altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|ram_block1a7~portb_address_reg4'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a7~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_53q1.tdf" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/db/altsyncram_53q1.tdf" 247 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|q_b\[7\] 2 MEM M512_X24_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X24_Y1; Fanout = 1; MEM Node = 'altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|q_b\[7\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a7~portb_address_reg4 altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[7] } "NODE_NAME" } } { "db/altsyncram_53q1.tdf" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/db/altsyncram_53q1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a7~portb_address_reg4 altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[7\] 0 " "Info: Pin \"q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[6\] 0 " "Info: Pin \"q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[5\] 0 " "Info: Pin \"q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[4\] 0 " "Info: Pin \"q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[3\] 0 " "Info: Pin \"q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[2\] 0 " "Info: Pin \"q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[1\] 0 " "Info: Pin \"q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[0\] 0 " "Info: Pin \"q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 22:48:27 2019 " "Info: Processing ended: Sat Nov 02 22:48:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 22:48:28 2019 " "Info: Processing started: Sat Nov 02 22:48:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 22:48:30 2019 " "Info: Processing ended: Sat Nov 02 22:48:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 22:48:30 2019 " "Info: Processing started: Sat Nov 02 22:48:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 160 96 264 176 "clock" "" } } } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock memory memory altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|ram_block1a0~portb_address_reg0 altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|q_b\[0\] 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source memory \"altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination memory \"altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|q_b\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.720 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M512_X24_Y1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X24_Y1; Fanout = 8; MEM Node = 'altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_53q1.tdf" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/db/altsyncram_53q1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|q_b\[0\] 2 MEM M512_X24_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X24_Y1; Fanout = 1; MEM Node = 'altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|q_b\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~portb_address_reg0 altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[0] } "NODE_NAME" } } { "db/altsyncram_53q1.tdf" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/db/altsyncram_53q1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~portb_address_reg0 altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~portb_address_reg0 {} altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.058 ns - Smallest " "Info: - Smallest clock skew is -0.058 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.289 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 160 96 264 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 160 96 264 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.413 ns) 2.289 ns altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|q_b\[0\] 3 MEM M512_X24_Y1 1 " "Info: 3: + IC(0.679 ns) + CELL(0.413 ns) = 2.289 ns; Loc. = M512_X24_Y1; Fanout = 1; MEM Node = 'altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|q_b\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { clock~clkctrl altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[0] } "NODE_NAME" } } { "db/altsyncram_53q1.tdf" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/db/altsyncram_53q1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.35 % ) " "Info: Total cell delay = 1.267 ns ( 55.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 44.65 % ) " "Info: Total interconnect delay = 1.022 ns ( 44.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { clock clock~clkctrl altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { clock {} clock~combout {} clock~clkctrl {} altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[0] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.347 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 160 96 264 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 160 96 264 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.471 ns) 2.347 ns altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M512_X24_Y1 8 " "Info: 3: + IC(0.679 ns) + CELL(0.471 ns) = 2.347 ns; Loc. = M512_X24_Y1; Fanout = 8; MEM Node = 'altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { clock~clkctrl altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_53q1.tdf" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/db/altsyncram_53q1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.325 ns ( 56.46 % ) " "Info: Total cell delay = 1.325 ns ( 56.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 43.54 % ) " "Info: Total interconnect delay = 1.022 ns ( 43.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { clock clock~clkctrl altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { clock {} clock~combout {} clock~clkctrl {} altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { clock clock~clkctrl altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { clock {} clock~combout {} clock~clkctrl {} altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[0] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { clock clock~clkctrl altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { clock {} clock~combout {} clock~clkctrl {} altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_53q1.tdf" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/db/altsyncram_53q1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_53q1.tdf" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/db/altsyncram_53q1.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~portb_address_reg0 altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~portb_address_reg0 {} altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { clock clock~clkctrl altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { clock {} clock~combout {} clock~clkctrl {} altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[0] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { clock clock~clkctrl altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.347 ns" { clock {} clock~combout {} clock~clkctrl {} altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[0] {} } { 0.000ns } { 0.065ns } "" } } { "db/altsyncram_53q1.tdf" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/db/altsyncram_53q1.tdf" 33 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|ram_block1a0~porta_we_reg wren clock 3.294 ns memory " "Info: tsu for memory \"altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"wren\", clock pin = \"clock\") is 3.294 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.606 ns + Longest pin memory " "Info: + Longest pin to memory delay is 5.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns wren 1 PIN PIN_T9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T9; Fanout = 15; PIN Node = 'wren'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wren } "NODE_NAME" } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 112 96 264 128 "wren" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.349 ns) + CELL(0.440 ns) 5.606 ns altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|ram_block1a0~porta_we_reg 2 MEM M512_X24_Y1 0 " "Info: 2: + IC(4.349 ns) + CELL(0.440 ns) = 5.606 ns; Loc. = M512_X24_Y1; Fanout = 0; MEM Node = 'altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.789 ns" { wren altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_53q1.tdf" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/db/altsyncram_53q1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.257 ns ( 22.42 % ) " "Info: Total cell delay = 1.257 ns ( 22.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.349 ns ( 77.58 % ) " "Info: Total interconnect delay = 4.349 ns ( 77.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.606 ns" { wren altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.606 ns" { wren {} wren~combout {} altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 4.349ns } { 0.000ns 0.817ns 0.440ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_53q1.tdf" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/db/altsyncram_53q1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.334 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 160 96 264 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 160 96 264 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.458 ns) 2.334 ns altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M512_X24_Y1 0 " "Info: 3: + IC(0.679 ns) + CELL(0.458 ns) = 2.334 ns; Loc. = M512_X24_Y1; Fanout = 0; MEM Node = 'altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { clock~clkctrl altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_53q1.tdf" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/db/altsyncram_53q1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.21 % ) " "Info: Total cell delay = 1.312 ns ( 56.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 43.79 % ) " "Info: Total interconnect delay = 1.022 ns ( 43.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clock clock~clkctrl altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { clock {} clock~combout {} clock~clkctrl {} altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.606 ns" { wren altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.606 ns" { wren {} wren~combout {} altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 4.349ns } { 0.000ns 0.817ns 0.440ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clock clock~clkctrl altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { clock {} clock~combout {} clock~clkctrl {} altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock q\[7\] altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|q_b\[7\] 7.885 ns memory " "Info: tco from clock \"clock\" to destination pin \"q\[7\]\" through memory \"altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|q_b\[7\]\" is 7.885 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.289 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 160 96 264 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 160 96 264 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.413 ns) 2.289 ns altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|q_b\[7\] 3 MEM M512_X24_Y1 1 " "Info: 3: + IC(0.679 ns) + CELL(0.413 ns) = 2.289 ns; Loc. = M512_X24_Y1; Fanout = 1; MEM Node = 'altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|q_b\[7\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { clock~clkctrl altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[7] } "NODE_NAME" } } { "db/altsyncram_53q1.tdf" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/db/altsyncram_53q1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.35 % ) " "Info: Total cell delay = 1.267 ns ( 55.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 44.65 % ) " "Info: Total interconnect delay = 1.022 ns ( 44.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { clock clock~clkctrl altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[7] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { clock {} clock~combout {} clock~clkctrl {} altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[7] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_53q1.tdf" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/db/altsyncram_53q1.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.456 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|q_b\[7\] 1 MEM M512_X24_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y1; Fanout = 1; MEM Node = 'altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|q_b\[7\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[7] } "NODE_NAME" } } { "db/altsyncram_53q1.tdf" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/db/altsyncram_53q1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.449 ns) + CELL(1.942 ns) 5.456 ns q\[7\] 2 PIN PIN_F15 0 " "Info: 2: + IC(3.449 ns) + CELL(1.942 ns) = 5.456 ns; Loc. = PIN_F15; Fanout = 0; PIN Node = 'q\[7\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.391 ns" { altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[7] q[7] } "NODE_NAME" } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 136 520 696 152 "q\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.007 ns ( 36.79 % ) " "Info: Total cell delay = 2.007 ns ( 36.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.449 ns ( 63.21 % ) " "Info: Total interconnect delay = 3.449 ns ( 63.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.456 ns" { altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[7] q[7] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.456 ns" { altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[7] {} q[7] {} } { 0.000ns 3.449ns } { 0.065ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { clock clock~clkctrl altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[7] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { clock {} clock~combout {} clock~clkctrl {} altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[7] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.456 ns" { altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[7] q[7] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.456 ns" { altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|q_b[7] {} q[7] {} } { 0.000ns 3.449ns } { 0.065ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|ram_block1a0~porta_datain_reg4 data\[4\] clock -2.289 ns memory " "Info: th for memory \"altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|ram_block1a0~porta_datain_reg4\" (data pin = \"data\[4\]\", clock pin = \"clock\") is -2.289 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.335 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 160 96 264 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 160 96 264 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.459 ns) 2.335 ns altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|ram_block1a0~porta_datain_reg4 3 MEM M512_X24_Y1 1 " "Info: 3: + IC(0.679 ns) + CELL(0.459 ns) = 2.335 ns; Loc. = M512_X24_Y1; Fanout = 1; MEM Node = 'altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { clock~clkctrl altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_53q1.tdf" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/db/altsyncram_53q1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.23 % ) " "Info: Total cell delay = 1.313 ns ( 56.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 43.77 % ) " "Info: Total interconnect delay = 1.022 ns ( 43.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { clock clock~clkctrl altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { clock {} clock~combout {} clock~clkctrl {} altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_53q1.tdf" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/db/altsyncram_53q1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.827 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns data\[4\] 1 PIN PIN_W9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 1; PIN Node = 'data\[4\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "TestRAM.bdf" "" { Schematic "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/TestRAM.bdf" { { 80 96 264 96 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.894 ns) + CELL(0.134 ns) 4.827 ns altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|ram_block1a0~porta_datain_reg4 2 MEM M512_X24_Y1 1 " "Info: 2: + IC(3.894 ns) + CELL(0.134 ns) = 4.827 ns; Loc. = M512_X24_Y1; Fanout = 1; MEM Node = 'altdpram0:inst\|altsyncram:altsyncram_component\|altsyncram_53q1:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.028 ns" { data[4] altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_53q1.tdf" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/db/altsyncram_53q1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.933 ns ( 19.33 % ) " "Info: Total cell delay = 0.933 ns ( 19.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.894 ns ( 80.67 % ) " "Info: Total interconnect delay = 3.894 ns ( 80.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.827 ns" { data[4] altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.827 ns" { data[4] {} data[4]~combout {} altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 3.894ns } { 0.000ns 0.799ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { clock clock~clkctrl altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { clock {} clock~combout {} clock~clkctrl {} altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.827 ns" { data[4] altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.827 ns" { data[4] {} data[4]~combout {} altdpram0:inst|altsyncram:altsyncram_component|altsyncram_53q1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 3.894ns } { 0.000ns 0.799ns 0.134ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 22:48:31 2019 " "Info: Processing ended: Sat Nov 02 22:48:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 22:48:31 2019 " "Info: Processing started: Sat Nov 02 22:48:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "RegisterFile.vho RegisterFile_vhd.sdo E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/simulation/modelsim/ simulation " "Info: Generated files \"RegisterFile.vho\" and \"RegisterFile_vhd.sdo\" in directory \"E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 22:48:32 2019 " "Info: Processing ended: Sat Nov 02 22:48:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Info: Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
