Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=8,CLKIN...
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Registers(init_fp=32'b0100000000...
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPSRam
Compiling module xil_defaultlib.DatapathUnit
Compiling module xil_defaultlib.MIPS
Compiling module unisims_ver.FF18_INTERNAL_VLOG(DATA_WIDTH=36...
Compiling module unisims_ver.FIFO18E1(ALMOST_EMPTY_OFFSET=9'b...
Compiling module unimacro_ver.FIFO_DUALCLOCK_MACRO(DATA_WIDTH=...
Compiling module xil_defaultlib.getPixel_default
Compiling module xil_defaultlib.tmds_encoder
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.tmds_serializer
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.hdmi
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
