============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           May 06 2024  01:36:35 am
  Module:                 BIST
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5 ps) Setup Check with Pin fail_reg/CLK->D
          Group: clk
     Startpoint: (R) MEM_addr_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) fail_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     195            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     195            0     
                                              
             Setup:-       4                  
     Required Time:=     191                  
      Launch Clock:-       0                  
         Data Path:-     186                  
             Slack:=       5                  

#---------------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  MEM_addr_reg_reg[0]/CLK -       -       R     (arrival)                 268    -     0     0       0    (-,-) 
  MEM_addr_reg_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL       1  2.4    18    27      27    (-,-) 
  g93896/Y                -       A->Y    R     INVx3_ASAP7_75t_SL          7  8.8    19    12      38    (-,-) 
  g93894/Y                -       A->Y    F     INVx1_ASAP7_75t_SL          2  2.9    17    10      48    (-,-) 
  g100649/Y               -       A->Y    F     AND2x4_ASAP7_75t_SL         3  4.8     9    15      63    (-,-) 
  fopt100877/Y            -       A->Y    F     BUFx6f_ASAP7_75t_SL        10 15.7    15    15      77    (-,-) 
  fopt100333/Y            -       A->Y    F     BUFx6f_ASAP7_75t_SL        16 12.6    13    15      92    (-,-) 
  g90671__100345/Y        -       A1->Y   R     AOI221xp5_ASAP7_75t_SL      1  1.0    24    12     104    (-,-) 
  g643/Y                  -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       1  2.1    25    14     118    (-,-) 
  g98255/Y                -       A->Y    R     NOR4xp75_ASAP7_75t_SL       1  1.0    22    12     130    (-,-) 
  g590/Y                  -       A2->Y   R     AO21x1_ASAP7_75t_SL         1  2.1    14    14     144    (-,-) 
  g586/Y                  -       A->Y    F     NAND4xp75_ASAP7_75t_SL      2  1.8    19     9     153    (-,-) 
  g585/Y                  -       A->Y    F     XOR2xp5_ASAP7_75t_SL        1  2.1    23    14     167    (-,-) 
  g462/Y                  -       C->Y    R     NOR4xp75_ASAP7_75t_SL       1  1.5    24    13     181    (-,-) 
  g40021/Y                -       A2->Y   F     AOI21x1_ASAP7_75t_SL        1  1.0    13     6     186    (-,-) 
  fail_reg/D              -       -       F     DFFHQx4_ASAP7_75t_SL        1    -     -     0     186    (-,-) 
#---------------------------------------------------------------------------------------------------------------

