Revision, Part, Chapter, Section, Type, Sentence
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 VC-Status Control Symbol', 'Recommendation', 'The VC-status control symbol may be transmitted at any time and should be transmitted whenever the number of maximum length packet buffers available for reception on a VC has changed and has not been otherwise communicated to the connected port.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code', 'REQUIREMENT', 'The polynomial x13 + x10 + x8 + x5 + x2 + 1 shall be used to generate the 13-bit CRC  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code', 'REQUIREMENT', 'The 13-bit CRC shall be computed over control symbol bits 0 through 34 beginning with control symbol bit 0.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code', 'REQUIREMENT', 'Before the 13-bit CRC is computed, the CRC shall be set to all 0&#8217;s (0b0_0000_0000_0000).'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code', 'REQUIREMENT', 'The  CRC  check  bits  c[0:12]  shall  occupy  long  control  symbol  bits  [35:47]  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.3 CRC-13 Code', 'REQUIREMENT', 'The 13-bit CRC shall be generated by each transmitter and verified by each receiver using the long control symbol.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', 'REQUIREMENT', 'The IDLE sequence 2 shall be comprised of a continuous sequence of idle frames and clock compensation sequences.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', 'REQUIREMENT', 'The minimum clock compensation sequence density (clock compensation sequences per characters transmitted per lane) shall comply with the requirements specified in Section 4.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', 'REQUIREMENT', 'Each clock compensation sequence shall be followed by an idle frame.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', 'REQUIREMENT', 'Each idle frame shall be followed by either a clock compensation sequence or another idle frame.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', 'REQUIREMENT', 'When a port is operating in Nx mode, the sequence of clock compensation sequences and idle frames shall be the same for all N lanes.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', 'REQUIREMENT', 'Each M special character transmitted that is part of the idle frame random data field shall be followed by a minimum of four (4) random data field random data characters.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', 'REQUIREMENT', 'The sequence of four (4) M special characters at the beginning of a CS field marker shall not be truncated.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', 'REQUIREMENT', 'A port operating in Nx mode shall terminate an IDLE2 sequence at exactly the same character position in the sequence for each of the N lanes.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', 'REQUIREMENT', 'Each instance of IDLE2 shall be a new IDLE2 sequence that is unrelated to any previous IDLE2 sequence.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', 'REQUIREMENT', 'When a port transmitting IDLE2 is operating in Nx mode, the port shall transmit IDLE2 sequences in parallel on each of the N lanes.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)', 'REQUIREMENT', 'The IDLE2 sequences transmitted on each of the N lanes shall be aligned across the lanes such that the first character of the N idle sequences shall all occur in the same column and the last character of the N idle sequences shall all  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1 Idle Frame', 'REQUIREMENT', 'Each idle frame shall be composed of three parts, a random data field, a command and status (CS) field marker and an encoded CS field as shown in Figure 4-5.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', 'REQUIREMENT', 'The IDLE2 random data field shall contain pseudo-random data characters and the A and M special characters.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', 'REQUIREMENT', 'The total length of the random data field shall be no less than 509 and no more than 515 characters.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', 'REQUIREMENT', 'The idle field shall comply with the following requirements.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', 'REQUIREMENT', 'Unless otherwise specified, the characters comprising the random data field shall be pseudo-random data characters.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', 'REQUIREMENT', 'The random data field of an idle frame that immediately follows a clock compensation sequence shall begin with a M special character.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', 'REQUIREMENT', 'Otherwise, the random data field of an idle frame shall begin with a pseudo-random data character.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', 'REQUIREMENT', 'Unless otherwise specified, the pseudo-random data characters in the random data field shall occur in contiguous sequences of not less than 16 and no more than 31 pseudo-random characters.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', 'REQUIREMENT', 'The length of each contiguous sequence shall be pseudo-randomly selected.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', 'Recommendation', 'The lengths of the contiguous sequences should be uniformly distributed across the range of 16 to 31 characters.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', 'REQUIREMENT', 'Adjacent contiguous sequences shall be separated by a single A or M special character.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', 'REQUIREMENT', 'Each separator shall be pseudo-randomly selected.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', 'Recommendation', 'The probability of selecting the A or M special character for a given separator should be equal.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', 'REQUIREMENT', 'The last four (4) characters of the random data field shall be  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', 'REQUIREMENT', 'The length of the first contiguous sequence of pseudo-random characters in the random data field shall be no less than 16 and no more than 35 characters.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', 'REQUIREMENT', 'The length of the last contiguous sequence of pseudo-random characters in the random data field shall be no less than 4 and no more than 35 characters.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', 'REQUIREMENT', 'Each random data field that is transmitted on a given lane of a link shall be generated by first generating a prototype random data field using the above rules, but with a D0.0 character in the place of each pseudo-random data character, and then scrambling the prototype random data field with the transmit scrambler for that lane.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', 'REQUIREMENT', 'The scrambling shall be done in exactly the same manner as packet and control symbol data characters are scrambled.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field', 'REQUIREMENT', 'When a port is operating in Nx mode, the location A or M special characters in a random data field shall be identical for all N lanes.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', 'REQUIREMENT', 'The CS field marker shall be the 8 character sequence  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', 'REQUIREMENT', 'As shown above, the CS frame marker characters shall be transmitted from left to right.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', 'REQUIREMENT', 'The active_port_width field shall be encoded as specified in Table 4-5.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', 'REQUIREMENT', 'The lane_number field shall be encoded as specified in Table 4-6.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', 'REQUIREMENT', 'A CS field marker whose first four characters are not all M special characters, fifth and seventh characters are not both D21.5 or D10.2 or sixth and eight character are not the bit wise complements of each other shall be determined to be corrupted.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', 'REQUIREMENT', 'A received CS field marker that is determined to be truncated and/or corrupted shall be ignored and discarded.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker', 'REQUIREMENT', 'Any error detected in a truncated and/or corrupted CS field marker that is determined to be the result of a transmission error and not the result of truncation, such as an <quote>invalid<quote> or <quote>illegal<quote> character, shall be reported as an input error.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', 'REQUIREMENT', 'The CS field shall have 32 information bits, cs_field[0-31], and 32 check bits, cs_field[32-63].'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', 'REQUIREMENT', 'The check bits cs_field[32-63] shall be the bit wise complement of the information bits cs_field[0-31] respectively.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', 'REQUIREMENT', 'The 64 cs_field bits shall be encoded in pairs as specified in Table 4-8.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', 'REQUIREMENT', 'The characters encoding the CS channel shall be transmitted in the order of the bits they encode beginning with the character encoding CS field bits [0,1] and ending with the character encoding bits [62-63].'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', 'REQUIREMENT', 'A CS field whose bits [32-63] are not the bit wise complement of bits [0-31] respectively shall be  determined to be  corrupted.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', 'REQUIREMENT', 'A received CS field that is determined to be truncated and/or corrupted shall be ignored and discarded.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)', 'REQUIREMENT', 'Any error detected in a truncated and/or corrupted CS field that is determined to be the result of a transmission error and not the result of truncation, such as an <quote>invalid<quote> or <quote>illegal<quote> character, shall be reported as an input error.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', 'REQUIREMENT', 'CS field commands shall be issued and acknowledged using the following rules.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', 'REQUIREMENT', 'The assertion of ACK or NACK shall occur no more than 250usec after the assertion of CMD.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', 'REQUIREMENT', 'ACK and NACK shall never be asserted at the same time.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', 'REQUIREMENT', 'ACK or NACK, whichever is asserted, shall be de-asserted within  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', 'REQUIREMENT', 'Once deasserted, CMD shall remain deasserted for at least 250usec before being reasserted.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', 'REQUIREMENT', 'A CS field command to increase the emphasis of tap(n) by one step shall cause the tap(n) coefficient to be made more negative by one step.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use', 'REQUIREMENT', 'A command to decrease the emphasis of tap(n) by one step shall cause the tap(n) coefficient to be made more positive by one step.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', 'REQUIREMENT', 'LP-Serial links operating at greater than 5.5 GBaud per lane shall always use the IDLE2 sequence.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', 'REQUIREMENT', 'LP-Serial links operating a less than 5.5 GBaud per lane shall support use of the IDLE1 sequence and may support use of the IDLE2 sequence.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', 'REQUIREMENT', 'If a LP-Serial port is operating at less than 5.5 GBaud per lane and both ports on the link support both IDLE1 and IDLE2, the port shall determine which idle sequence to use on the link by using the following algorithm during the port initialization process.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', 'REQUIREMENT', 'If a LP-Serial port is operating at less than 5.5 GBaud per lane, supports the IDLE2 sequence and its configuration allows it to use the IDLE2 sequence, the port shall transmit the IDLE2 sequence when it enters the SEEK state of the port initialization process.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', 'REQUIREMENT', ')  Otherwise,  a LP-Serial port operating at less than 5.5 GBaud per lane shall transmit the IDLE1 sequence when entering the SEEK state and shall use the IDLE1 on the link until the port reenters the SEEK state.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', 'REQUIREMENT', 'A LP-Serial port transmitting the IDLE2 sequence shall monitor the idle sequence it is receiving from the connected port.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', 'REQUIREMENT', 'The port shall determine the idle sequence being received from the connected port using a lane for which lane_sync is asserted.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', 'REQUIREMENT', 'If the LP-Serial port that is transmitting the IDLE2 sequence receives IDLE2 from the connected port, IDLE2 shall be the idle sequence used on the link until the port reenters the SEEK state.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection', 'REQUIREMENT', 'If the port receives IDLE1 from the connected port, the port shall switch to transmitting IDLE1 and IDLE1 shall be the idle sequence used on the link until the port reenters the SEEK state.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', 'REQUIREMENT', ' has selected idle sequence 1 (IDLE1) for use on the link, no characters shall be scrambled before transmission on the link.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', 'REQUIREMENT', 'If the idle sequence selection process has selected idle sequence 2 (IDLE2), control symbol and packet data characters shall be scrambled by the transmitter before transmission on the link and descrambled in the receiver upon reception.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', 'REQUIREMENT', 'Special characters, CS field marker data characters, and CS field data characters shall not be scrambled before transmission.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', 'REQUIREMENT', 'Scrambling and descrambling of control symbol and packet data characters shall not be disabled for normal link operation.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', 'REQUIREMENT', 'Scrambling and descrambling shall be done at the lane level.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', 'REQUIREMENT', 'Nx ports shall have a transmit scrambling and receive descrambling function for each of the N lanes.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', 'REQUIREMENT', 'In the transmitter, scrambling shall occur before 8b/10b encoding, and if the port is operating in Nx mode, after lane striping.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', 'REQUIREMENT', 'In the receiver, descrambling shall occur after 8b/10b decoding, and if the port is operating in Nx mode, before lane destriping.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', 'REQUIREMENT', 'The polynomial x17+x8+1 shall be used to generate the pseudo-random sequences that are used for scrambling and descrambling.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', 'REQUIREMENT', 'The bit serial output of the pseudo-random sequence generator shall be taken from the output of the register holding x17.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', 'REQUIREMENT', 'Control symbol and packet data characters shall be scrambled and descrambled by XORing the bits of each character with the output of the pseudo-random sequence generator.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', 'REQUIREMENT', 'The transmitter and receiver scrambling sequence generators shall step during all characters except R special characters.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules', 'REQUIREMENT', 'To minimize any correlation between lanes when a port is transmitting on multiple lanes, the scrambling sequence applied to a given output lane of the port shall be offset from the scrambling sequence applied to any other output lane of the port by at least 64 bits.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', 'REQUIREMENT', 'Each lane descrambler shall synchronize itself to the scrambled data stream it is receiving by using the scrambling sequence extracted from the pseudo-random data characters received by the lane to re-initialize the state of the descrambler.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', 'REQUIREMENT', ', shall be used to verify descrambler synchronization.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', 'REQUIREMENT', 'If the result of both lane descrambler sync tests is <quote>pass<quote>, the descrambler shall be determined to be <quote>in sync<quote>.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', 'REQUIREMENT', 'Otherwise, the lane descrambler shall be determined to be <quote>out of sync<quote> and the resynchronization process shall be repeated.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', 'REQUIREMENT', 'To ensure that a port that may have lost descrambler sync is able to recover descrambler sync before it is sent a link maintenance protocol link-request control symbol, a LP-Serial port that is operating with IDLE2 shall transmit a SYNC sequence (described below) before transmitting any link-request control symbol.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', 'REQUIREMENT', 'The SYNC sequence shall be transmitted in parallel on each of the N active lanes of a link operating in Nx mode and shall immediately precede the link-request control symbol.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', 'REQUIREMENT', 'The SYNC sequence shall be comprised of four contiguous repetitions of a five character sequence that begins with a M special character immediately followed by  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization', 'REQUIREMENT', 'The pseudo-random data characters shall be generated in the same way as the pseudo-random data characters in the random data field of the IDLE2 idle frame are generated.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', 'REQUIREMENT', 'Each active lane of a LP-Serial port that is descrambling received control symbol and packet data characters shall, with the one exception stated below, perform a descrambler synchronization state check (descrambler sync check) whenever a descrambler sync check trigger event is detected in the received character stream of the lane.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', 'REQUIREMENT', 'The descrambler sync check shall consist of inspecting the descrambled values of the four contiguous characters following the trigger sequence.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', 'REQUIREMENT', 'The characters comprising the check field shall be determined as follows.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', 'REQUIREMENT', 'The check field for the first type of trigger event shall be the four characters immediately following the K, M or R special character.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', 'REQUIREMENT', 'The check field for the second type of trigger event that does not end with a M special character shall be the four characters immediately following the contiguous sequence of K and/or R special characters.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', 'REQUIREMENT', 'The check field for the second type of trigger event that ends with a M special character shall be the four characters immediately following the M special character.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', 'REQUIREMENT', 'The exception to the rule stated above that each descrambler sync check trigger sequence shall cause the receiving lane to execute a descrambler sync check is when the descrambler check trigger sequence begins in the four character check field of a previous trigger sequence.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', 'REQUIREMENT', 'When this occurs, the trigger sequence shall not trigger a descrambler sync check.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', 'REQUIREMENT', 'For example, the RM in the sequence KRXRMDDDD, where X is neither a K nor R, shall not trigger a descrambler sync check as it begins in the four character check field used by the descrambler sync check triggered by the KR sequence.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', 'REQUIREMENT', 'If the descrambled value of each of the four characters in a check field is D0.0, the result of the descrambler sync test shall be <quote>pass<quote>.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', 'REQUIREMENT', 'Otherwise, the result of the descrambler sync test shall be <quote>fail<quote> and the descrambler shall be determined to be <quote>out of sync<quote>.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', 'REQUIREMENT', 'If  a  descrambler  sync  test  fails,  the  port  shall  immediately  enter  the  Input Error-stopped state if it is not already in that state and resynchronize the descrambler.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', 'REQUIREMENT', 'All control symbols and packet received while a lane descrambler is out   of   sync   shall   be   ignored   and   discarded.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification', 'REQUIREMENT', 'The   cause   field   in   the packet-not-accepted control  symbol  issued  by  the  port  on  entering  the  Input Error-stopped state due to a sync check failure shall indicate <quote>loss of descrambler sync<quote>.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', 'REQUIREMENT', 'Ports that implement baud rate discovery shall use the following algorithm.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', 'REQUIREMENT', 'The idle sequence shall be transmitted at the highest lane baud rate that is supported by the port and that is enabled for use.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', 'REQUIREMENT', 'The port shall then look for an inbound signal on lane 0 or lane R of the link from a connected port.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', 'REQUIREMENT', 'Once an inbound signal is detected, the port shall determine the baud rate of the signal.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', 'REQUIREMENT', 'If the baud rate of the inbound signal is the same as the baud rate at which the port is transmitting, the link shall operate at that per lane baud rate until the port reenters the SEEK state and the baud rate discovery process is complete.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', 'REQUIREMENT', 'If the baud rate on the inbound signal is less than the baud rate of the idle sequence being transmitted by the port, the port shall reduce the baud rate at which it is transmitting to the next lowest baud rate that it supports and that is enabled for use and go to step 2.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery', 'REQUIREMENT', 'If the baud rate on the inbound signal is greater than the baud rate of the idle sequence being transmitted by the port, the port shall continue transmitting at the current baud rate go to step 2.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine', 'REQUIREMENT', 'A port that supports 2x mode shall have one 1x/2x_Mode_Detect state machine.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine', 'REQUIREMENT', 'The 1x/2x_Initialization state machine specified in this section shall be used by  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', 'The 1x/2x/Nx_Initialization state machine is specified in Figure 4-21 and shall be used by 1x/2x/Nx ports.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', 'de-asserted indicating that the port is no longer in the normal operational state and that the link must be re-initialized before packet transmission can be resumed.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)', 'REQUIREMENT', '-22 and shall be used by 1x/Mx/Nx ports.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1 Virtual channel 0 (VC0)', 'REQUIREMENT', 'VC0 shall be supported by all LP-Serial ports.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1 Virtual channel 0 (VC0)', 'REQUIREMENT', 'VC0 shall always be active, operate in RT mode and support packet priority rules.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Virtual Channels 1-8 (VC1-8)', 'REQUIREMENT', 'Any of VC1 through VC8 that are implemented shall support operation in RT mode and may optionally support and be configured for operation in CT mode.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Virtual Channels 1-8 (VC1-8)', 'REQUIREMENT', 'Implementations with fewer than the full number of VCs should ignore, but must not modify, any ignored VC bits.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Virtual Channel Utilization', 'REQUIREMENT', ' - 8 are equally weighted and must be kept in order.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.1 Control Symbol Selection', 'REQUIREMENT', 'If the link is operating with idle sequence 1 (IDLE1), the short control symbol shall be used.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.1 Control Symbol Selection', 'REQUIREMENT', 'If the link is operating with idle sequence 2 (IDLE2), the long control symbol shall be used.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.1 Reliable Traffic VC Receivers', 'REQUIREMENT', 'If multiple VCs are active, and the VC is in reliable traffic mode, the rejected packet shall be acknowledged with the packet-not-accepted control symbol.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.1 Reliable Traffic VC Receivers', 'Recommendation', 'The cause field of the control symbol should be set to <quote>packet not accepted due to lack of resources<quote>.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.2 IDLE2 Sequence Errors', 'REQUIREMENT', 'If an input port detects any of the following errors in an IDLE2 sequence and the port is not in the Input Error-stopped state, the port shall immediately enter the Input Error-stopped state and follow the Input Error-stopped recovery process specified in Section 5.13.2.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', 'REQUIREMENT', 'The port shall not allow this bit to be set unless it supports baudrate discovery.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', 'REQUIREMENT', 'The port shall not allow this bit to be set unless it supports 1.25 GBaud.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', 'REQUIREMENT', 'The port shall not allow this bit to be set unless it supports 2.5 GBaud.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', 'REQUIREMENT', 'The port shall not allow this bit to be set unless it supports 3.125 GBaud.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', 'REQUIREMENT', 'The port shall not allow this bit to be set unless it supports 5.0 GBaud.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', 'REQUIREMENT', 'The port shall not allow this bit to be set unless it supports 6.25 GBaud  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', 'REQUIREMENT', 'Use of the test mode enabled by the implementation of this bit to monitor the behavior of the inactive lanes requires that this bit must be set in both ports and that all link width modes wider than the desired Mx mode must be disabled in the Port n Control CSR of both ports.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', 'REQUIREMENT', '(Modes wider than the desired Mx mode must be disabled so that the Initialization state machine ignores the asserted lane_sync signals from the lanes with forced output enables and does not attempt to enter a mode wider than Mx).'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', 'REQUIREMENT', 'If implemented, this bit shall not be asserted when the port is connected to a link that includes retimers as defined in Section 4.11.1, &quot;Retimers&quot;.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', 'REQUIREMENT', 'A continuous IDLE sequence of the same type as is in use on the active lanes shall be transmitted on the inactive lanes when their transmitters are output enabled.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', 'REQUIREMENT', 'The IDLE sequences transmitted on the inactive lanes shall comply with all rules for that type of IDLE sequence including alignment across the inactive lanes, but they are not required to use the same bit sequences or be aligned in any way relative to the IDLE sequences transmitted on the active lanes.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', 'REQUIREMENT', 'If IDLE2 is being used on the active lanes of the port, the inactive lanes of the port shall report their lane number and port width in the CS Field Marker and handle commands carried in the CS Field as if they were active lanes.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', 'REQUIREMENT', 'This bit is for test use only and shall not be asserted during normal operation.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)', 'REQUIREMENT', 'The port shall not let this bit be set unless remote transmit emphasis control is supported and the link to which the port is connect is using idle sequence 2 (IDLE2).'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0)', 'REQUIREMENT', 'This register shall always be implemented.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0)', 'REQUIREMENT', 'If the lane supports the IDLE2 sequence, the value of this bit shall be the same as the value in the <quote>Receiver trained<quote> bit in the CS Field transmitted by the lane.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)', 'REQUIREMENT', 'This register shall be implemented if and only if the lane supports the IDLE2 sequence.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)', 'REQUIREMENT', 'Only information from error free CS markers and CS fields shall be reported in this register.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.6 Lane n Status 7 CSR (Block Offsets 0x2C, 4C, ..., 40C)', 'REQUIREMENT', 'The registers shall be implemented in increasing numerical order beginning with the Lane n Status 2 CSR.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.6 Lane n Status 7 CSR (Block Offsets 0x2C, 4C, ..., 40C)', 'REQUIREMENT', 'For example, if only one of the registers is implemented it shall be the Status 2 CSR.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4.6 Lane n Status 7 CSR (Block Offsets 0x2C, 4C, ..., 40C)', 'REQUIREMENT', 'If three registers are implemented they shall be the Status 2 through 4 CSRs, and if five of the registers are implemented, they shall be the Status 2 through 6 CSRs.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', 'REQUIREMENT', 'The number of 1024 code group intervals over which the VC status must be refreshed.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', 'REQUIREMENT', 'CT mode must be implemented in the highest VCs first to allow this simplified programming model.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))', 'REQUIREMENT', 'Note: Bits 24-27, and any bits associated with unimplemented VCs need not be writable, but must return 0 when read.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))', 'Recommendation', 'The total of all the allocations should not exceed 100%.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n VCx BW Allocation Registers (Block Offset ((((port number) + 1) * 0x20) +  . (offset based on VC #, see Table 6-23)))', 'Recommendation', 'It is recommended that the bandwidth allocations be made before enabling the VCs, but the actual implementation is beyond the scope of this specification.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4 Definitions', 'REQUIREMENT', 'In this specification Channel shall mean electrical differential channel.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4 Definitions', 'REQUIREMENT', 'The use of this definition shall be understood as being with reference to a Gaussian distribution  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4 Definitions', 'REQUIREMENT', 'In order to test the tolerance of a receiver a stressed signal or eye is defined which when applied to the receiver must be received with the defined Bit Error Rate.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4 Definitions', 'Recommendation', 'The ratio should be applied separately to deterministic components and Gaussian (random) jitter components.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.2 Transmitter (Near-End) Template', 'REQUIREMENT', 'For each baud rate at which the LP-Serial transmitter is specified to operate, the output eye pattern for transition symbols shall fall entirely within the unshaded portion  of  the  Transmitter  (near-end)  Output  Compliance  Mask  defined  in Figure 8-2.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.2 Transmitter (Near-End) Template', 'REQUIREMENT', 'This additional deterministic jitter must be accounted for as part of the high probability jitter.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.2 Transmitter (Near-End) Template', 'REQUIREMENT', 'Uncorrelated Unbounded Gaussian Jitter must be defined with respect to specified BER of 10-12, Q=7.03 for 1.25Gbaud,  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.2 Transmitter (Near-End) Template', 'REQUIREMENT', 'Uncorrelated Unbounded Gaussian Jitter must be defined with respect to specified BER of 10-15, Q=7.94 for 5GBaud and  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.2 Transmitter (Near-End) Template', 'REQUIREMENT', 'Uncorrelated Unbounded Gaussian Jitter must be defined with respect to specified BER of 10-12, Q=7.03 for 1.25Gbaud,  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.2 Transmitter (Near-End) Template', 'REQUIREMENT', 'Uncorrelated Unbounded Gaussian Jitter must be defined with respect to specified BER of 10-15, Q=7.94 for 5GBaud and  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.3.1 Level I Receiver Template', 'REQUIREMENT', 'Uncorrelated Unbounded Gaussian Jitter must be defined with respect to specified BER of 10-12, Q=7.03 for 1.25Gbaud,  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.3.2 Level II Receiver Template', 'REQUIREMENT', 'Uncorrelated Unbounded Gaussian Jitter must be defined with respect to specified BER of 10-15, Q=7.94 for 5Gbaud and  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.5 Total Wander Mask', 'Recommendation', 'Total wander specifications should be considered as accumulated low frequency jitter.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.5 Total Wander Mask', 'Recommendation', 'At lower frequencies the higher SJ should then be tracked by the CDR.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.7 Random Jitter Mask', 'REQUIREMENT', 'To ensure that the random jitter modulation of stressed signals is above the CDR bandwidth and therefore untracked, the filter mask shown in Figure 8-10 shall be applied where necessary.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.3 Signal Levels', 'REQUIREMENT', 'All devices must support load type 0 defined in Table 8-9.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.4.1 Level I Bit Error Ratio', 'Recommendation', 'It should be noted that most modern system are capable of achieving the improved  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.5 Ground Differences', 'REQUIREMENT', 'The maximum ground difference between the transmitter and the receiver shall be  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.7 Transmitter Test Load', 'Recommendation', 'All transmitter characteristics should be implemented and measured to a differential impedance of 100&#61527;&#61617;1% at DC with a return loss of better than 20dB from baud rate divided by 1667 to 1.5 times the baud rate, unless otherwise noted.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.10 Transmitter Short Circuit Current', 'REQUIREMENT', 'The max DC current into or out of the transmitter pins when either shorted to each other or to ground shall be 100mA when the device is fully powered up.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.11 Differential Resistance and Return Loss, Transmitter and Receiver', 'REQUIREMENT', 'The DC differential resistance shall be between 80 and &#61489;&#61490;&#61488;&#61527;, inclusive.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.11 Differential Resistance and Return Loss, Transmitter and Receiver', 'REQUIREMENT', 'The differential return loss shall be better than A0 from f0 to f1 and better than  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.11 Differential Resistance and Return Loss, Transmitter and Receiver', 'REQUIREMENT', 'Common mode return loss measurement shall be better than -6dB between a minimum frequency of 100MHz and a maximum frequency of 0.75 times the baud rate.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.13 Termination and DC Blocking', 'REQUIREMENT', 'The terminations shall provide both differential and common mode termination to effectively absorb differential or common mode noise and reflections.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.13 Termination and DC Blocking', 'REQUIREMENT', 'Receivers and transmitters shall support AC coupling and may also optionally support DC coupling.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.13 Termination and DC Blocking', 'REQUIREMENT', 'DC Coupled devices shall meet additional electrical parameters T_Vcm, R_Vrcm, R_Vtt, R_Zvtt.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6 Pulse Response Channel Modelling', 'REQUIREMENT', 'This section shall describe the theoretical background for channel modelling.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.4 Receiver Pulse Response', 'Recommendation', 'Given an emphasized transmitter the pulse response of the receiver should be recalculated using the emphasized transmit pulse as opposed to a simple NRZ pulse.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.5 Crosstalk Pulse Response', 'Recommendation', 'The transmit signal as seen in the system should be used for the calculation of the resulting crosstalk pulse response, e.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.9.1 Receiver Sample Point', 'REQUIREMENT', 'A receiver shall be allowed to either position the centre sampling point fully independently to the signal transitions or exactly in between the mean crossover of the receiver signal.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.9.2 Transmit Emphasis', 'REQUIREMENT', 'Transmit emphasis and receiver filter coefficients must be optimized with the defined resolution to give the best achievable results.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.9.2 Transmit Emphasis', 'REQUIREMENT', 'Unless otherwise stated it shall be assumed that the coefficients are defined using floating point variables.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.6 BathTub Curves', 'Recommendation', 'Initially the BER axis should be converted to Q as defined below, e.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.6 BathTub Curves', 'Recommendation', 'The use of the nomenclature BER in this reference should therefore be carefully used.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.6 BathTub Curves', 'Recommendation', 'Any accurate prediction of the BER towards the center of the eye should be done using Marcum&#8217;s Q function, and is outside the scope of this document.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.6 BathTub Curves', 'Recommendation', 'The conversion to a linearized bathtub from a measurement should be calculated using a polynomial fit algorithm for parts of the measurement made at low BERs or high Q.  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.8 Example of Bounded Gaussian', 'Recommendation', 'Assuming that the Cumulative Distribution Function of the jitter could be measured to the probabilities shown, Figure 8-26 shows an example of when a jitter should be classified as Correlated High Probability or Correlated Bounded Gaussian.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.5.1 Derivation of Cursors and Calculation of PDF', 'Recommendation', 'Given a DFE the post cursors should be adjusted by negating the measured post cursors by the appropriate static coefficient of the DFE, up to the maximum number of cursors specified.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.1 Common to Level II Short run, Medium run and Long run', 'REQUIREMENT', 'The electrical specifications shall support lane widths options of 1x, 2x, 4x, 8x and 16x.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.1 Common to Level II Short run, Medium run and Long run', 'REQUIREMENT', 'Both AC coupled and DC coupled links options shall be specified.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.1 Common to Level II Short run, Medium run and Long run', 'REQUIREMENT', 'A compliant device must implement AC coupling and may implement DC coupling as an option.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.1 Common to Level II Short run, Medium run and Long run', 'REQUIREMENT', 'The Bit Error Ratio (BER) shall be better than 10-15 per lane but the test requirements will be to verify 10-12 per lane.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.1 Common to Level II Short run, Medium run and Long run', 'REQUIREMENT', 'Transmitters and receivers used on short, medium and long run links shall inter-operate for path lengths up to 20cm.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.1 Common to Level II Short run, Medium run and Long run', 'REQUIREMENT', 'Transmitters and receivers used on medium and long run links shall inter-operate for path lengths up to 60cm.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.1 Common to Level II Short run, Medium run and Long run', 'REQUIREMENT', 'The transmitter pins shall be capable of surviving short circuit either to each other, to supply voltages, and to ground.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.2 Application Goals for Level II Short Run', 'REQUIREMENT', 'The short run interface shall be capable of spanning at least 20cm of PCB  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.3 Application Goals for Level II Medium Run', 'REQUIREMENT', 'The medium run interface shall be capable of spanning at least 60cm of PCB  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.3 Application Goals for Level II Medium Run', 'REQUIREMENT', 'An AC coupled receiver used for a medium run shall be inter-operable with an  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.3 Application Goals for Level II Medium Run', 'REQUIREMENT', 'An AC coupled transmitter used for a medium run shall be inter-operable with an AC coupled short run receiver, provided that the signal swing values are lowered.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.4 Application Goals for Long Run', 'REQUIREMENT', 'The long run interface shall be capable of spanning at least 100cm of PCB  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.4 Application Goals for Long Run', 'REQUIREMENT', 'An AC coupled long run receiver shall be inter-operable with an AC coupled short or medium run transmitter  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.1.4 Application Goals for Long Run', 'REQUIREMENT', 'An AC coupled long run transmitter shall be inter-operable with an AC coupled short run receiver provided that the signal swing values are lowered.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.2 Equalization', 'REQUIREMENT', 'Equalizers that can convert a single bit error into a multiple bit burst error, such as decision feedback equalizers (DFEs), shall not be used when IDLE1 has been selected for use on the link.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.2 Equalization', 'REQUIREMENT', 'The training algorithm for any adaptive equalization used by a Level II transmitter and/or receiver shall consistently train the equalizer and retain the equalizer&#8217;s training when IDLE1 is the training signal and shall consistently retain the equalizer&#8217;s training when IDLE1 has been selected for use on the link and the signal on the link is a continuous sequence of maximum length packets whose payload is either all ONES or all ZEROS.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3.4 Transmitter Compliance', 'REQUIREMENT', 'Using the shown setup, the following three conditions shall be met for compliant transmitters:  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3.4 Transmitter Compliance', 'REQUIREMENT', 'After optimally adjusting the transmitter amplitude and emphasis to produce the most open far-end eye (given the transmitter emphasis constraint), the measured far-end eye must be equal or better than the calculated far-end eye as produced by StatEye.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3.4 Transmitter Compliance', 'REQUIREMENT', 'The high frequency transmit jitter measured at the near-end must meet specification.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3.4 Transmitter Compliance', 'REQUIREMENT', 'The measured near-end transmit eye mask must meet the specified near-end eye mask.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3.4 Transmitter Compliance', 'REQUIREMENT', 'Channel must require  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3.5 Receiver Compliance', 'REQUIREMENT', 'To verify the receiver under test, the receiver must meet a BER  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3.5 Receiver Compliance', 'REQUIREMENT', 'It must be of amplitude such that the resulting receiver equalizer output eye, given the channel, jitter, and crosstalk, is as close as feasible in amplitude when compared to the defined minimum amplitude used for channel compliance.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3.5 Receiver Compliance', 'REQUIREMENT', 'Channel must be a compliant one  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.3.5 Receiver Compliance', 'REQUIREMENT', 'Receiver Under Test Measured BER must be better than 10-12  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.1 Level II SR Defined Test Patterns', 'REQUIREMENT', 'A free running PRBS31 polynomial [ITU-T 0.150] shall be used for the testing of jitter tolerance and output jitter compliance.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.2 Level II SR Channel Compliance', 'REQUIREMENT', 'The following steps shall be made to identify which channels are to be considered compliant:  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.2 Level II SR Channel Compliance', 'REQUIREMENT', 'The forward channel and significant crosstalk channels shall be measured using a network analyzer for the specified baud rate (see Section 10.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.2 Level II SR Channel Compliance', 'REQUIREMENT', 'The reference transmitter shall be a single post tap transmitter, with &#61603; 3dB of emphasis and infinite precision accuracy.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.2 Level II SR Channel Compliance', 'REQUIREMENT', 'A transmit amplitude of 400mVppd shall be used.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.2 Level II SR Channel Compliance', 'REQUIREMENT', 'The baud rate shall be 5Gbaud or 6.25Gbaud.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.2 Level II SR Channel Compliance', 'REQUIREMENT', 'The reference transmitter shall use the worst case transmitter return loss at the baud frequency.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.2 Level II SR Channel Compliance', 'Recommendation', 'In order to construct the worse case transmitter return loss, the reference transmitter should be considered to be a parallel R and C, where R is the defined maximum allowed DC resistance of the interface and C is increased until the defined maximum Return Loss at the baud frequency is reached.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.2 Level II SR Channel Compliance', 'REQUIREMENT', 'Additional parasitic zeros and poles must be considered part of the receiver vendor&#8217;s device and be dealt with as they are for the reference receiver.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.2 Level II SR Channel Compliance', 'REQUIREMENT', 'Maximum required gain/attenuation shall be less than or equal to 4dB.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.2 Level II SR Channel Compliance', 'REQUIREMENT', 'he reference receiver shall use a sampling point defined at the midpoint between the average zero crossings of the differential signal.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.2 Level II SR Channel Compliance', 'REQUIREMENT', 'The reference receiver shall use the worst case receiver return loss at the baud frequency.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.2 Level II SR Channel Compliance', 'Recommendation', 'In order to construct the worse case receiver return loss, the reference receiver should be considered to be a parallel R and C, where R is the defined maximum allowed DC resistance of the interface and C is increased until the defined maximum Return Loss at the baud frequency is reached.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.2 Level II SR Channel Compliance', 'REQUIREMENT', 'The opening of the eye shall be calculated using Statistical Eye Analysis methods, as per Section 8.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.3 Level II SR Transmitter Inter-operability', 'REQUIREMENT', 'The following step shall be made to identify which transmitters are to be considered compliant:  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.3 Level II SR Transmitter Inter-operability', 'REQUIREMENT', 'It shall be verified that the measured eye is equal or better than the calculated eye for the given measurement probability Q (see Annex B.3, <quote>Eye Mask Adjustment for Sampling Oscilloscopes&quot;) for a suggested method of calculating Q given a measurement population), given:  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.3 Level II SR Transmitter Inter-operability', 'REQUIREMENT', ' Using this channel the transmitter shall be then be optimally adjusted and the resulting eye measured (see Section 10.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.3 Level II SR Transmitter Inter-operability', 'REQUIREMENT', ' Using this channel the statistical eye shall then be calculated, as per CEI Section 8.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.3 Level II SR Transmitter Inter-operability', 'REQUIREMENT', 'The high frequency transmit jitter shall be within that specified (see  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.3 Level II SR Transmitter Inter-operability', 'REQUIREMENT', 'The specified transmit eye mask shall not be not violated (see  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.4 Level II SR Receiver Inter-operability', 'REQUIREMENT', 'The following step shall be made to identify which receivers are to be considered compliant:  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.1.4 Level II SR Receiver Inter-operability', 'REQUIREMENT', 'The DUT shall be measured to have a BER1 better than 10-12 for a stressed signal (see Section 10.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.1 Level II SR Transmitter Test Load', 'Recommendation', 'All transmitter characteristics should be implemented and measured to a differential impedance of 100W  1% at DC with a return loss of better than 20dB from baud rate divided by 1667 to 1.5 times the baud rate, unless otherwise noted.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.3 Level II SR Transmitter Amplitude and Swing', 'REQUIREMENT', 'Transmitter differential output amplitude shall be between 400 and 750mVppd, inclusive, either with or without any transmit emphasis.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.3 Level II SR Transmitter Amplitude and Swing', 'REQUIREMENT', 'Absolute transmitter output voltage shall be between -0.1V and 1.9V, inclusive, with respect to local ground.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.4 Level II SR Transmitter Rise and Fall Times', 'Recommendation', 'The recommended minimum differential rise and fall times are 30ps as measured between the 20% and 80% of the maximum measured levels; the maximum differential rise and fall times are defined by the Tx eye diagram Figure 8-2 and Table 10-5.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.5 Level II SR Transmitter Differential Pair Skew', 'REQUIREMENT', 'The timing skew at the output of a Level II SR transmitter between the two signals that comprise a differential pair shall not exceed 15 ps at 5.0 Gbaud and 6.25 Gbaud.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.7 Level II SR Transmitter Lane-to-Lane Skew', 'REQUIREMENT', 'The electrical level of lane-to-lane skew caused by the transmitter circuitry and associated routing must be less than 1000 ps for links of 4 lanes or less.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.7 Level II SR Transmitter Lane-to-Lane Skew', 'REQUIREMENT', 'Links with greater than 4 lanes must have lane-to-lane skew of less than 2UI + 1000 ps.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.8 Level II SR Transmitter Template and Jitter', 'REQUIREMENT', '.3, &quot;Level II SR Transmitter Inter-operability&quot; the transmitter shall satisfy both the near-end and far-end eye template and jitter requirements as  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.8 Level II SR Transmitter Template and Jitter', 'REQUIREMENT', 'The maximum near-end duty cycle distortion (T_DCD) shall be less than 0.05UIpp.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.1.8 Level II SR Transmitter Template and Jitter', 'Recommendation', 'It should be noted that it is assumed the Uncorrelated High Probability Jitter  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2 Level II SR Receiver Characteristics', 'REQUIREMENT', 'For floating load, input resistance must be &#61619;1k&#61527;.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2 Level II SR Receiver Characteristics', 'REQUIREMENT', 'For floating load, input resistance must be &#61619;1k&#61527;.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.1 Level II SR Receiver Input Baud Rate', 'REQUIREMENT', 'All devices shall work at 5Gbaud, 6.25Gbaud or both baud rates with the baud rate tolerance as per Section 8.5.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.2 Level II SR Receiver Reference Input Signals', 'REQUIREMENT', 'The  reference  input  signal  must  satisfy  the  transmitter near-end template and jitter given in Figure 8-2 and Table 10-5, as well as the  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.3 Level II SR Receiver Input Signal Amplitude', 'REQUIREMENT', 'The receiver shall accept differential input signal amplitudes produced by compliant transmitters connected without attenuation to the receiver.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.4 Level II SR Receiver Absolute Input Voltage', 'REQUIREMENT', 'The voltage levels at the input of a DC coupled receiver shall be consistent with the R_Vrcm and R_Vdiff values defined in Table 10-6.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.4 Level II SR Receiver Absolute Input Voltage', 'REQUIREMENT', 'The voltage levels at the input of an AC coupled receiver (if AC coupling is done within the receiver) or at the Tx side of the external AC coupling cap (if AC coupling is done externally) shall be between -0.15 and 1.95V, inclusive, with respect to local ground.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.5 Level II SR Receiver Input Common Mode Impedance', 'Recommendation', 'It should be noted that various methods for AC coupling are allowed (for example, internal to the chip or done externally).'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.6 Level II SR Receiver Input Lane-to-Lane Skew', 'REQUIREMENT', 'Lane-to-lane skew at the input to the receiver shall not exceed 70UI peak.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.2.2.8 Level II SR Receiver Input Jitter Tolerance', 'REQUIREMENT', '.4, &quot;Level II SR Receiver Inter-operability&quot;, the receiver shall tolerate  at  least  the  far-end  eye  template and  jitter  requirements as  given  in Figure 8-5 and Table 10-9 with an additional SJ with any frequency and amplitude defined by the mask of Figure 8-9 where the minimum and maximum total wander amplitude are 0.05UIpp and 5UIpp respectively.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.3 Level II SR StatEye.org Template', 'Recommendation', '% these are internal variables and should not be changed param.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.3 Level II SR StatEye.org Template', 'Recommendation', '% The number of DFE taps should be set, however, the initial  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.4.3 Level II SR StatEye.org Template', 'Recommendation', '% the following options are not yet implemented and should  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.1 Level II LR Channel Compliance', 'REQUIREMENT', 'The following steps shall be made to identify which channels are to be considered compliant:  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.1 Level II LR Channel Compliance', 'REQUIREMENT', 'The forward channel and significant crosstalk channels shall be measured using a network analyzer for the specified baud rate (see Section 10.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.1 Level II LR Channel Compliance', 'REQUIREMENT', 'The reference transmitter shall use the worst case transmitter return loss at the baud frequency.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.1 Level II LR Channel Compliance', 'Recommendation', 'In order to construct the worse case transmitter return loss, the reference transmitter should be considered to be a parallel R and C, where R is the defined maximum allowed DC resistance of the interface and C is increased until the defined maximum Return Loss at the baud frequency is reached.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.1 Level II LR Channel Compliance', 'REQUIREMENT', 'The reference receiver shall use the worst case receiver return loss at the baud frequency.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.1 Level II LR Channel Compliance', 'Recommendation', 'In order to construct the worse case receiver return loss, the reference receiver should be considered to be a parallel R and C, where R is the defined maximum allowed DC resistance of the interface and C is increased until the defined maximum Return Loss at the baud frequency is reached.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.1 Level II LR Channel Compliance', 'REQUIREMENT', 'filter coefficients or sampling point) shall be optimized against the amplitude, at the zero phase offset, as generated by the Statistical Eye Output, e.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.1 Level II LR Channel Compliance', 'REQUIREMENT', 'A receiver return loss, as defined by the reference receiver, shall be used.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.1 Level II LR Channel Compliance', 'REQUIREMENT', 'The opening of the eye shall be calculated using Statistical Eye Analysis methods, as per Section 8.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.2 Level II LR Transmitter Inter-operability', 'REQUIREMENT', 'The following step shall be made to identify which transmitters are to be considered compliant:  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.2 Level II LR Transmitter Inter-operability', 'REQUIREMENT', 'It shall be verified that the measured eye is equal or better than the calculated eye for the given measurement probability Q (see Annex B.3, <quote>Eye Mask Adjustment for Sampling Oscilloscopes&quot; for a suggested method of calculating Q given a measurement population), given:  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.2 Level II LR Transmitter Inter-operability', 'REQUIREMENT', ' Using this channel the transmitter shall be then optimally adjusted and the resulting near-end eye measured (see Section 10.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.2 Level II LR Transmitter Inter-operability', 'REQUIREMENT', ' Using this channel the statistical eye shall then be calculated, as per Section 8.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.2 Level II LR Transmitter Inter-operability', 'REQUIREMENT', 'If the transmit jitter or transmit eye mask is additionally defined then the following steps shall also be made to identify which transmitters are to be considered compliant:  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.2 Level II LR Transmitter Inter-operability', 'REQUIREMENT', 'The high frequency transmit jitter shall be within that specified (see  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.2 Level II LR Transmitter Inter-operability', 'REQUIREMENT', 'The specified transmit eye mask shall not be violated (see Section 10.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.3 Level II LR Receiver Inter-operability', 'REQUIREMENT', 'The following step shall be made to identify which receivers are to be considered compliant:  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.1.3 Level II LR Receiver Inter-operability', 'REQUIREMENT', 'The DUT shall be measured to have a BER1 better than specified for a stressed signal (see Section 10.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1 Level II LR Transmitter Characteristics', 'REQUIREMENT', 'The Transmitter must be capable of producing a minimum T_Vdiff greater than or equal to 800mVppd.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.1 Level II LR Transmitter Test Load', 'Recommendation', 'All transmitter characteristics should be implemented and measured to a differential impedance of &#61489;&#61488;&#61488;&#61527;&#61617;1% at DC with a return loss of better than 20dB from baud rate divided by 1667 to 1.5 times the baud rate, unless otherwise noted.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.3 Level II LR Transmitter Amplitude and Swing', 'REQUIREMENT', 'Transmitter differential output amplitude shall be able to drive between 800 and  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.3 Level II LR Transmitter Amplitude and Swing', 'REQUIREMENT', 'DC referenced logic levels are not defined since the receiver must have high common mode impedance at DC.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.3 Level II LR Transmitter Amplitude and Swing', 'REQUIREMENT', 'However, absolute transmitter output voltage shall be between  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.4 Level II LR Transmitter Rise and Fall Times', 'Recommendation', 'The recommended minimum differential rise and fall time is 30ps as measured between the 20% and 80% of the maximum measured levels; the maximum differential rise and fall times are defined by the Tx eye diagram (Figure 8-2 and Table 10-16).'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.5 Level II LR Transmitter Differential Pair Skew', 'REQUIREMENT', 'The timing skew at the output of a Level II LR transmitter between the two signals that comprise a differential pair shall not exceed 15 ps at 5.0 Gbaud and 6.25 Gbaud.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.7 Level II LR Transmitter Lane-to-Lane Skew', 'REQUIREMENT', 'The electrical level of lane-to-lane skew caused by the transmitter circuitry and associated routing must be less than 1000 ps for links of 4 lanes or less.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.7 Level II LR Transmitter Lane-to-Lane Skew', 'REQUIREMENT', 'Links with greater than 4 lanes must have lane-to-lane skew of less than 2UI + 1000 ps.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.8 Level II LR Transmitter Short Circuit Current', 'REQUIREMENT', 'The max DC current into or out of the transmitter pins when either shorted to each other or to ground shall be 100mA when the device is fully powered up.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.9 Level II LR Transmitter Template and Jitter', 'REQUIREMENT', 'The transmitter shall satisfy both the near-end eye template and jitter requirements as given in Figure 8-2 and Table 10-16 either with or without any transmit emphasis.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.9 Level II LR Transmitter Template and Jitter', 'REQUIREMENT', 'The maximum near-end duty cycle distortion (T_DCD) shall be less than 0.05UIpp.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.1.9 Level II LR Transmitter Template and Jitter', 'Recommendation', 'It should be noted that it is assumed the Uncorrelated High Probability Jitter  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2 Level II LR Receiver Characteristics', 'REQUIREMENT', 'For floating load, input resistance must be &#61619;1k&#61527;     .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.1 Level II LR Receiver Input Baud Rate', 'REQUIREMENT', 'All devices shall work at 5Gbaud, 6.25Gbaud or both baud rates with the baud rate tolerance as per Section 8.5.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.2 Level II LR Receiver Reference Input Signals', 'REQUIREMENT', 'The  reference  input  signal  must  satisfy  the  transmitter near-end template and jitter given in Figure 8-2 and Table 10-16, as well as the far-end eye jitter given in Table 10-20, with the differential load impedance of &#61489;&#61488;&#61488;&#61527;     .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.3 Level II LR Receiver Input Signal Amplitude', 'REQUIREMENT', 'The receiver shall accept differential input signal amplitudes produced by compliant transmitters connected without attenuation to the receiver.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.4 Level II LR Receiver Absolute Input Voltage', 'REQUIREMENT', 'The voltage levels at the input of an AC coupled receiver (if the effective AC coupling is done within the receiver) or at the Tx side of the external AC coupling cap (if AC coupling is done externally) shall be between -0.15 and 1.95V, inclusive, with respect to local ground.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.5 Level II LR Receiver Input Common Mode Impedance', 'Recommendation', 'It should be noted that various methods for AC coupling are allowed (for example, internal to the chip or done externally).'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.6 Level II LR Receiver Input Lane-to-Lane Skew', 'REQUIREMENT', 'Lane-to-lane skew at the input to the receiver shall not exceed 70UI peak.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.2.2.8 Level II LR Receiver Jitter Tolerance', 'REQUIREMENT', '.3, &quot;Level II LR Receiver Inter-operability&quot;, the receiver shall tolerate  at  least  the  far-end  jitter  requirements  as  given  in  Table 10-12  in combination with any compliant channel, as per Section 10.5.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.4 Level II LR StatEye.org Template', 'Recommendation', '% these are internal variables and should not be changed param.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.4 Level II LR StatEye.org Template', 'Recommendation', '% The number of DFE taps should be set, however, the initial  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.5.4 Level II LR StatEye.org Template', 'Recommendation', '% the following options are not yet implemented and should  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.1 Level II Medium Run Channel Compliance', 'REQUIREMENT', 'The following steps shall be made to identify which channels are to be considered compliant:  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.1 Level II Medium Run Channel Compliance', 'REQUIREMENT', 'The forward channel and significant crosstalk channels shall be measured using a network analyzer for the specified baud rate (see CEI  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.1 Level II Medium Run Channel Compliance', 'REQUIREMENT', 'The reference transmitter shall use the worst case transmitter return loss at the baud frequency.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.1 Level II Medium Run Channel Compliance', 'Recommendation', 'In order to construct the worse case transmitter return loss, the reference transmitter should be considered to be a parallel R and C, where R is the defined maximum allowed DC resistance of the interface and C is increased until the defined maximum Return Loss at the baud frequency is reached.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.1 Level II Medium Run Channel Compliance', 'REQUIREMENT', 'Additional parasitic zeros and poles must be considered part of the receiver vendor&#8217;s device and  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.1 Level II Medium Run Channel Compliance', 'REQUIREMENT', 'Maximum required gain/attenuation shall be less than or equal to 4dB.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.1 Level II Medium Run Channel Compliance', 'REQUIREMENT', 'The reference receiver shall use the worst case receiver return loss at the baud frequency.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.1 Level II Medium Run Channel Compliance', 'Recommendation', 'In order to construct the worse case receiver return loss, the reference receiver should be considered to be a parallel R and C, where R is the defined maximum allowed DC resistance of the interface and C is increased until the defined maximum Return Loss at the baud frequency is reached.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.1 Level II Medium Run Channel Compliance', 'REQUIREMENT', 'filter coefficients or sampling point) shall be optimized against the amplitude, at the zero phase offset, as generated by the Statistical Eye Output, e.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.1 Level II Medium Run Channel Compliance', 'REQUIREMENT', 'A receiver return loss, as defined by the reference receiver, shall be used.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.1 Level II Medium Run Channel Compliance', 'REQUIREMENT', 'The opening of the eye shall be calculated using Statistical Eye Analysis methods, as per Section 8.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.2 Level II MR Transmitter Inter-operability', 'REQUIREMENT', 'The following step shall be made to identify which transmitters are to be considered compliant:  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.2 Level II MR Transmitter Inter-operability', 'REQUIREMENT', 'It shall be verified that the measured eye is equal or better than the calculated eye for the given measurement probability Q (see Annex B.3, <quote>Eye Mask Adjustment for Sampling Oscilloscopes&quot; for a suggested method of calculating Q given a measurement population), given:  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.2 Level II MR Transmitter Inter-operability', 'REQUIREMENT', ' Using this channel the transmitter shall be then optimally adjusted and the resulting near-end eye measured (see Section 10.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.2 Level II MR Transmitter Inter-operability', 'REQUIREMENT', ' Using this channel the statistical eye shall then be calculated, as per Section 8.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.2 Level II MR Transmitter Inter-operability', 'REQUIREMENT', 'If the transmit jitter or transmit eye mask is additionally defined then the following steps shall also be made to identify which transmitters are to be considered compliant:  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.2 Level II MR Transmitter Inter-operability', 'REQUIREMENT', 'The high frequency transmit jitter shall be within that specified (see  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.2 Level II MR Transmitter Inter-operability', 'REQUIREMENT', 'The specified transmit eye mask shall not be violated (see Section 10.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.3 Medium Receiver Inter-operability', 'REQUIREMENT', 'The following step shall be made to identify which receivers are to be considered compliant:  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.1.3 Medium Receiver Inter-operability', 'REQUIREMENT', 'The DUT shall be measured to have a BER1 better than specified for a stressed signal (see Section 10.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1 Level II MR Transmitter Characteristics', 'REQUIREMENT', 'The Transmitter must be capable of producing a minimum T_Vdiff greater than or equal to 800mVppd.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.1 Level II MR Transmitter Test Load', 'Recommendation', 'All transmitter characteristics should be implemented and measured to a differential impedance of &#61489;&#61488;&#61488;&#61527;&#61617;1% at DC with a return loss of better than 20dB from baud rate divided by 1667 to 1.5 times the baud rate, unless otherwise noted.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.3 Level II MR Transmitter Amplitude and Swing', 'REQUIREMENT', 'Transmitter differential output amplitude shall be able to drive between 800 and  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.3 Level II MR Transmitter Amplitude and Swing', 'REQUIREMENT', 'DC referenced logic levels are not defined since the receiver must have high common mode impedance at DC.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.3 Level II MR Transmitter Amplitude and Swing', 'REQUIREMENT', 'However, absolute transmitter output voltage shall be between  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.4 Level II MR Transmitter Rise and Fall Times', 'Recommendation', 'The recommended minimum differential rise and fall time is 30ps as measured between the 20% and 80% of the maximum measured levels; the maximum differential rise and fall times are defined by the Tx eye diagram (Figure 8-2 and Table 10-16).'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.5 Level II MR Transmitter Differential Pair Skew', 'REQUIREMENT', 'The timing skew at the output of a Level II MR transmitter between the two signals that comprise a differential pair shall not exceed 15 ps at 5.0 Gbaud and 6.25 Gbaud.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.7 Level II MR Transmitter Lane-to-Lane Skew', 'REQUIREMENT', 'The electrical level of lane-to-lane skew caused by the transmitter circuitry and associated routing must be less than 1000 ps for links of 4 lanes or less.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.7 Level II MR Transmitter Lane-to-Lane Skew', 'REQUIREMENT', 'Links with greater than 4 lanes must have lane-to-lane skew of less than 2UI + 1000 ps.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.8 Level II MR Transmitter Short Circuit Current', 'REQUIREMENT', 'The max DC current into or out of the transmitter pins when either shorted to each other or to ground shall be 100mA when the device is fully powered up.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.9 Level II MR Transmitter Template and Jitter', 'REQUIREMENT', 'The transmitter shall satisfy both the near-end eye template and jitter requirements as given in Figure 8-2, Figure 8-3, and Table 10-16 either with or without any transmit emphasis.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.9 Level II MR Transmitter Template and Jitter', 'REQUIREMENT', 'The maximum near-end duty cycle distortion (T_DCD) shall be less than 0.05UIpp.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.1.9 Level II MR Transmitter Template and Jitter', 'Recommendation', 'It should be noted that it is assumed the Uncorrelated High Probability Jitter  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2 Level II MR Receiver Characteristics', 'REQUIREMENT', 'For floating load, input resistance must be &#61619;1k&#61527;     .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.1 Level II MR Receiver Input Baud Rate', 'REQUIREMENT', 'All devices shall work at 5Gbaud, 6.25Gbaud or both baud rates with the baud rate tolerance as per Section 8.5.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.2 Level II MR Receiver Reference Input Signals', 'REQUIREMENT', 'The  reference  input  signal  must  satisfy  the  transmitter near-end template and jitter given in Figure 8-2, Figure 8-3, and Table 10-16, as well as the far-end eye jitter given in Table 10-20, with the differential load impedance of  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.3 Level II MR Receiver Input Signal Amplitude', 'REQUIREMENT', 'The receiver shall accept differential input signal amplitudes produced by compliant transmitters connected without attenuation to the receiver.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.4 Level II MR Receiver Absolute Input Voltage', 'REQUIREMENT', 'The voltage levels at the input of an AC coupled receiver (if the effective AC coupling is done within the receiver) or at the Tx side of the external AC coupling cap (if AC coupling is done externally) shall be between -0.15 and 1.95V, inclusive, with respect to local ground.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.5 Level II MR Receiver Input Common Mode Impedance', 'Recommendation', 'It should be noted that various methods for AC coupling are allowed (for example, internal to the chip or done externally).'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.6 Level II MR Receiver Input Lane-to-Lane Skew', 'REQUIREMENT', 'Lane-to-lane skew at the input to the receiver shall not exceed 70UI peak.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.2.2.8 Level II MR Receiver Jitter Tolerance', 'REQUIREMENT', '.3, &quot;Level II LR Receiver Inter-operability&quot;, the receiver shall tolerate  at  least  the  far-end  jitter  requirements  as  given  in  Table 10-12  in combination with any compliant channel, as per Section 10.5.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.4 Level II MR StatEye.org Template', 'Recommendation', '% these are internal variables and should not be changed param.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.4 Level II MR StatEye.org Template', 'Recommendation', '% The number of DFE taps should be set, however, the initial  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.4 Level II MR StatEye.org Template', 'REQUIREMENT', '% The CTE shall be controlled.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.6.4 Level II MR StatEye.org Template', 'Recommendation', '% the following options are not yet implemented and should  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.1 BERT Implementation', 'REQUIREMENT', 'The transmitter under test shall transmit the specified data pattern, while all other signals are active.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.1 BERT Implementation', 'Recommendation', 'The data should be differentially analyzed using an external differential amp or differential input BERT and golden PLL.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.1 BERT Implementation', 'Recommendation', ' Use of single ended signals will give an inaccurate measurement and should not be used.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.1 BERT Implementation', 'Recommendation', ' The use of a balun will most likely degrade the signal integrity and is only recommended for 3Gbaud signalling when the balun is linear with a return loss of better than -15dB until three times the baud rate.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.1 BERT Implementation', 'Recommendation', 'Inherent bandwidth of clock reference inputs of the BERT should be verified, e.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.1 BERT Implementation', 'Recommendation', ' The golden PLL should have at maximum a bandwidth of baud rate over 1667, with a maximum of 20dB/dec rolloff, until at least baud rate over 16.67, with no peaking around the corner frequency.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.1 BERT Implementation', 'Recommendation', 'To this end, the reference clock of the DUT should be verified to have a performance similar to the real application.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.1 BERT Implementation', 'Recommendation', 'A confidence level of three sigma should be guaranteed in the measurement of BER for the Bathtub as per Annex B.2, <quote>Confidence Level of Errors Measurement&quot;.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.1 BERT Implementation', 'Recommendation', 'The High Probability and Gaussian Jitter components should be extracted from the bathtub measurement using the methodology defined in Section 8.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.2.1 Band Limited Unbounded Gaussian Noise', 'Recommendation', 'It should be noted that the measured Gaussian noise for a driver can usually be considered equivalent to that derived from a full bathtub jitter distribution.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.2.2 Band Limited 60 Second Total Jitter Measurements', 'Recommendation', 'The Gaussian Jitter, as measured above, should be multiplied by a Q of  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.2.2 Band Limited 60 Second Total Jitter Measurements', 'REQUIREMENT', 'If spurs are present in the spectrum then these must be converted to time jitter  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.2.2 Band Limited 60 Second Total Jitter Measurements', 'Recommendation', 'The spectral power should be measured using averaging  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.2.3 Uncorrelated High Probability Jitter', 'Recommendation', '.6, &quot;Eye Mask Measurement Setup&quot;, of the peak to peak jitter should be performed using a 101010 pattern.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.1.2.4 Total High Probability Jitter', 'Recommendation', '.6, &quot;Eye Mask Measurement Setup&quot;, of the peak to peak jitter should be performed using the standard pattern e.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.2 Total Transmit Wander Measurement', 'REQUIREMENT', 'The transmitter under test shall transmit the specified data pattern while all other signals are active.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.2 Total Transmit Wander Measurement', 'Recommendation', 'Temperature and supply voltage should be cycled with a rate slower than baud rate over 166700Hz during test to exercise any delay components in the DUT.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.2 Total Transmit Wander Measurement', 'REQUIREMENT', 'The inherent clock wander in signal shall be extracted using golden PLL and divided by the 1/n block, such as to limit the measured wander to 1UI at the divided frequency, and thus allowing it to be measured on an oscilloscope.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.2 Total Transmit Wander Measurement', 'Recommendation', ' The golden PLL should have at a minimum bandwidth of baud rate over 1667, with a maximum of 20dB/dec rolloff, until at least baud rate over 16.67, and is  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.2 Total Transmit Wander Measurement', 'Recommendation', 'The peak to peak total wander of the extracted clock should be measured using a scope triggered by the reference clock.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.2 Total Transmit Wander Measurement', 'Recommendation', 'The measured peak to peak wander should be verified to be bounded by repeating the measurement for ever increasing periods of time until the measurement is constant.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.3 Relative Transmit Wander Measurement', 'REQUIREMENT', 'The transmitter under test shall transmit the specified data pattern while all other signals are active.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.3 Relative Transmit Wander Measurement', 'Recommendation', ' Temperature and supply voltage should be cycled with a rate slower than baud rate over 166700Hz during test to exercise any delay components in the DUT.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.3 Relative Transmit Wander Measurement', 'REQUIREMENT', ' The inherent clock wander in each signal shall be extracted using golden PLL and divided by the 1/n block, such as to limit the measured wander to 1UI at the divided frequency, and thus allowing it to be measured on an oscilloscope.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.3 Relative Transmit Wander Measurement', 'Recommendation', ' The golden PLL should have at a minimum bandwidth of baud rate over 1667, with a maximum of 20dB/dec rolloff, until at least baud rate over 16.67, and is  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.3 Relative Transmit Wander Measurement', 'Recommendation', 'The peak to peak relative wander between the extracted clocks should be measured using a scope triggered by one of the extracted clocks.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.3 Relative Transmit Wander Measurement', 'Recommendation', 'The measured peak to peak wander should be verified to be bounded by repeating the measurement for ever increasing periods of time until the measurement is constant.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.1 General', 'REQUIREMENT', 'The transmitter under test shall transmit the specified data pattern while all other signals are active.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.1 General', 'REQUIREMENT', 'The DUT shall be tested using an internal BERT or loop to have the defined  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.1 General', 'Recommendation', 'The confidence level of the BER measurement should be at least three sigma as per Annex B.2, <quote>Confidence Level of Errors Measurement&quot;.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.2 Synchronization', 'Recommendation', 'All reference clocks should have the maximum offset frequency, with respect to each other, as defined in the CEI IA.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.3 Jitter', 'REQUIREMENT', 'The applied calibrated test signal shall have applied a calibrated amount of HF, GJ, and HPJ.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.3 Jitter', 'Recommendation', 'The jitter control signal for generating High Probability Jitter should be filtered using at least a first order low pass filter with a corner frequency between  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.3 Jitter', 'REQUIREMENT', 'The distribution of the jitter after the filter must be reasonably even, symmetrical, and large spikes should be avoided.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.3 Jitter', 'REQUIREMENT', 'The rate of the PRBS generator should be between 1/10 - 1/3 of the data rate of the DUT, and their rates must be not harmonically related.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.3 Jitter', 'Recommendation', 'The upper -3 dB frequency of the filtered HPJ should be at least 1/100 of the data rate of the DUT to represent transmitter jitter that is above the tracking frequencies of the DUT's CDR.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.3 Jitter', 'REQUIREMENT', 'Calibration of HPJ must be done with a golden PLL in place.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.3 Jitter', 'REQUIREMENT', 'The jitter control signal for generating Unbounded Gaussian Jitter shall be filtered as per Figure 8-10 using the <quote>Jitter Control Signal Filter<quote>.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.3 Jitter', 'Recommendation', 'The crest factor of the white noise generator should be better than 18dB.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.3 Jitter', 'REQUIREMENT', 'The calibrated test signal shall have a calibrated amount of Total Wander and Relative Wander as compared to the used clock by using the Common SJ Wander and Antiphase SJ Sources with 1% frequency offsets (note the use of the inverted input to the uppermost delay line) as per Section 8.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.3 Jitter', 'Recommendation', 'Wander should be applied  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.4 Amplitude', 'Recommendation', 'The calibrated data signals should be filtered using single pole low pass filter with a corner frequency of 0.7 times the baud rate to define the edge rate.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.4 Amplitude', 'Recommendation', 'The amplitude of the signal should be adjusted such that it just passes the defined receiver data eye sensitivity.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.4 Amplitude', 'Recommendation', 'For testing of DC coupled receivers either a pattern generator capable of generating differential signals and setting the common mode should be used, or a combined AC coupled signal together with a biased-T.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.1.4 Amplitude', 'Recommendation', 'Using this setup the common mode should be varied between the defined maximum and minimum.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.2 Jitter Tolerance with no Relative Wander Lab Setup', 'REQUIREMENT', 'Referring to  Figure 10-11, the  DUT shall  be  tested as  per  the  description in Section 10.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.3 Jitter Tolerance with Defined ISI and no Relative Wander', 'REQUIREMENT', ', and where receive equalization is implemented and the performance of the equalization must be verified.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.3 Jitter Tolerance with Defined ISI and no Relative Wander', 'REQUIREMENT', 'Referring to  Figure 10-12, the  DUT shall  be  tested as  per  the  description in Section 10.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.3 Jitter Tolerance with Defined ISI and no Relative Wander', 'REQUIREMENT', 'The transmit jitter and amplitude shall be initially calibrated as per  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.3 Jitter Tolerance with Defined ISI and no Relative Wander', 'REQUIREMENT', 'A compliance channel shall be added.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.3 Jitter Tolerance with Defined ISI and no Relative Wander', 'REQUIREMENT', 'The defined amount of uncorrelated additive noise shall be applied via a sinusoidal source differentially to the signal.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.3 Jitter Tolerance with Defined ISI and no Relative Wander', 'REQUIREMENT', 'The frequency used shall be between 100MHz and the lesser of 1/4 the data rate and 2GHz.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.4 Jitter Transfer', 'REQUIREMENT', 'The BERT shall generate a data pattern as defined by the CEI IA.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.4 Jitter Transfer', 'Recommendation', 'The jitter present before the delay line should be minimized so as to maximize any transfer bandwidth function of the DUT.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.4 Jitter Transfer', 'Recommendation', 'A sinusoidal jitter should be applied following the same defined SJ mask as used for jitter tolerance and with the same resolution as described in Section 10.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.4 Jitter Transfer', 'Recommendation', 'The peak to peak jitter for a 60 second period measured on the scope should be compared before and after the application of the sinusoidal jitter.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.5 Network Analysis Measurement', 'Recommendation', 'To enable accurate analysis of a channel the following methodology should be followed for the measurement and calculation of the effective channel transfer function.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.5 Network Analysis Measurement', 'Recommendation', 'The intermediate frequency (IF) bandwidth should be set to a maximum of  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.5 Network Analysis Measurement', 'REQUIREMENT', 'The launch power shall be specified to the highest available leveled output power not to exceed 0dBm.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.5 Network Analysis Measurement', 'Recommendation', 'Either direct differential measurements of the channel S21 and S11 should be performed or multiple single ended measurements from which the differential modes can be calculated.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.5 Network Analysis Measurement', 'REQUIREMENT', 'Linear frequency steps of the measurements shall be no larger than 12.5MHz.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.5 Network Analysis Measurement', 'Recommendation', 'A frequency range from no higher than 100MHz to no lower than three times the fundamental frequency should be measured.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.5 Network Analysis Measurement', 'Recommendation', 'Extrapolation towards DC should be performed linearly on magnitude part with the phase being extrapolated to zero at DC, i.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.5 Network Analysis Measurement', 'REQUIREMENT', 'Special care must be taken when performing multiple single ended measurements if the system is tightly coupled  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.5 Network Analysis Measurement', 'Recommendation', 'The channel response of the channel should be calculated by cascading the complete 4 port S-parameter matrix with a worst case transmitter and receiver.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.5 Network Analysis Measurement', 'Recommendation', 'The transmitter/receiver should be described as a parallel R and C, where R is the defined maximum allowed DC resistance of the interface and C is increased until the defined maximum Return Loss at the defined frequency is reached.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.5 Network Analysis Measurement', 'Recommendation', 'Any defined effective transmit or receiver filters should also be cascaded with the channel response.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.5 Network Analysis Measurement', 'Recommendation', 'The time resolution should be increased by resampling the impulse response in the time domain.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.5 Network Analysis Measurement', 'Recommendation', 'If required, interpolation of the frequency domain should be performed on the magnitude and unwrapped phase components of the channel response  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'REQUIREMENT', 'This polygon may have to be altered given that the sample population of the scope is limited and must be adjusted as per Annex B.3, <quote>Eye Mask Adjustment for Sampling Oscilloscopes&quot;.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'Recommendation', 'For the measurement of the signal the laboratory setup shown in Figure 10-15 should  be  used,  including  the  recommendations list  in  Section 10.7.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'REQUIREMENT', 'If the line is to be perfectly terminated, then we must create a  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'Recommendation', 'EMI arising from coupling into the printed circuit traces should be small, assuming that coupled stripline is used.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'Recommendation', 'Crosstalk between channels should be minimized by good design practices.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'Recommendation', 'For system budgeting it is recommended that the bathtub GJ should be assumed to be all UUGJ.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'Recommendation', 'For system budgeting it is recommended that this peak value is valid for the extrapolated Q of interest.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'REQUIREMENT', 'Given a low sample population and the requirements for mask verification to achieve a hit or no-hit result, X1 must be adjusted according to the sample population and the confidence level that a particular peak to peak is achieved.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'Recommendation', 'This value should be multiplied by 2 to give the full peak to peak value of the random jitter.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'Recommendation', 'The three sigma confidence level should be understood as ensuring that 99.96% of all good devices do not violate the eye mask.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'Recommendation', 'To limit the number of bad devices that also pass the eye mask it is strongly recommended that the sample population be chosen as to give a Q larger than 5.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'Recommendation', 'As the recommended Q value is 5 we should increase the sample population to 10k to give a Q of 5.2.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'Recommendation', 'They are included as examples and are believed to be correct, however, actual implementations should not use the examples directly.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'REQUIREMENT', 'An input port error shall cause a clean transition between the retry recovery state machine and the error recovery state machine.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'REQUIREMENT', 'The packet-retry control symbol shall be error free.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'REQUIREMENT', 'The packet sent with the ackID value returned in the packet-retry control symbol and all subsequent packets shall be retransmitted.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'REQUIREMENT', 'Output port state machines and the outstanding ackID scoreboard shall be updated with this information, then clear the &quot;Output Retry-stopped&quot; state and set the &quot;Port Normal&quot; state to restart the output port.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'REQUIREMENT', 'Receipt of a packet-not-accepted control symbol or other output port error   during   this   procedure   shall cause a clean transition between the retry recovery state machine and the error recovery state machine.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'REQUIREMENT', 'In the case where no ackID is outstanding the returned ackID value shall match the next expected/next assigned ackID value, indicating that the devices are synchronized.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'REQUIREMENT', 'The packet sent with the ackID value returned in the link-response and all subsequent packets shall be retransmitted.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'REQUIREMENT', 'Output port state machines and the outstanding  ackID  scoreboard  shall be  updated  with  this  information, then clear the &quot;Output Error-stopped&quot; state and set the &#8216;Port Normal&quot; state to restart the output port.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'REQUIREMENT', 'Each VC must carry some independent state:  .'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'REQUIREMENT', 'This implies that a packet acknowledgment must wait for an end-of-packet control symbol if packet transmission is in progress when the packet acknowledgment becomes available.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'Recommendation', 'It is recommended that component vendors support IEEE Std.'
'2.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links', '10.7.4.6 Eye Mask Measurement Setup', 'Recommendation', 'They are included as examples and are believed to be correct, however, actual implementations and system design should not use the examples directly.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 1 Flow Control Overview', '1.2.2 Dynamic Resource Allocation Protocol', 'REQUIREMENT', 'Endpoints must have the same understanding of PDU boundaries.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2.1 Arbitration Protocol', 'REQUIREMENT', 'When the transmitting endpoint sends a request pertaining to the transfer of multiple PDUs the receiving endpoint, similarly to the single PDU case, shall respond with either the XON(ARB) or the XOFF(ARB) protocol depending on the availability of buffering resources.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2.1 Arbitration Protocol', 'REQUIREMENT', 'The receiver shall de-allocate the resources only when it has received the RELEASE message.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2.2 Number Of Outstanding Requests', 'REQUIREMENT', 'The pipelined request shall not be honored until the current transaction has been completely received and resources are available for the next transaction.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2.2 Number Of Outstanding Requests', 'Recommendation', 'This pipelining also offers the destination an opportunity to use the pending requests to get a look at the incoming traffic and make better allocation decisions should there be limited resources.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2.2 Number Of Outstanding Requests', 'REQUIREMENT', 'flow may only have a single open context at a time, so the current context must complete before the flow can be used for another transaction.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.2.2 Number Of Outstanding Requests', 'REQUIREMENT', 'As a reminder, a <quote>context<quote> is a group of individual transactions that must remain ordered, and may not have intervening transactions from a different context in the same flow.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.7 Endpoint Rules for the Arbitration Protocol', 'REQUIREMENT', 'Transmitters shall not transmit on an arbitrated flow unless a resource is available for reception of the PDU.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.7 Endpoint Rules for the Arbitration Protocol', 'REQUIREMENT', 'If dynamically allocated, the protocol must obey the following rules:  .'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.7 Endpoint Rules for the Arbitration Protocol', 'REQUIREMENT', 'The transmitter shall issue a REQUEST when it wishes the receiver to allocate a resource to a particular flow.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.7 Endpoint Rules for the Arbitration Protocol', 'REQUIREMENT', 'he receiver shall respond to all REQUEST messages with a XOFF(ARB) or XON(ARB) depending on the availability of resources and the arbitration policy at the receiver.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.7 Endpoint Rules for the Arbitration Protocol', 'REQUIREMENT', 'Sequence numbers shall remain coherent for each individual flow.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.7 Endpoint Rules for the Arbitration Protocol', 'REQUIREMENT', 'The sequence number shall remain the same for REQUESTs reissued for a given flow, without having received a response.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.7 Endpoint Rules for the Arbitration Protocol', 'REQUIREMENT', 'The sequence number shall advance for any new REQUESTs on a given flow.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.7 Endpoint Rules for the Arbitration Protocol', 'REQUIREMENT', 'The transmitter shall assume the context is no longer available upon sending the last segment for the PDU.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.7 Endpoint Rules for the Arbitration Protocol', 'REQUIREMENT', 'The transmitter, upon receiving a XOFF(ARB) message during the multi-PDU transfer, shall complete transmission of the current PDU and send a RELEASE message to allow the receiver to de-allocate the resources.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.7 Endpoint Rules for the Arbitration Protocol', 'REQUIREMENT', 'Only a single instance of resources shall be allocated to a flow at any point in time.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.7 Endpoint Rules for the Arbitration Protocol', 'REQUIREMENT', 'However, the transmitter shall not have more than one outstanding REQUEST at any point in time.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.7 Endpoint Rules for the Arbitration Protocol', 'REQUIREMENT', 'RELEASE messages shall be sent in the same flow that the context is allocated for.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 2 Logical Layer Flow Control Operation', '2.4.8 Abnormal De-allocation of Resources', 'REQUIREMENT', '  If the receiver does not receive a packet from the transmitter before the idle counter for the session times out, the receiver shall first attempt to use the XOFF(ARB) / RELEASE handshake to deallocate the context.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.3 Flow Arbitration Message Fields (FAM)', 'Recommendation', 'It should be noted that a device which supports the flow arbitration protocol when communicating with an end point that does not support SAR protocol should default to the congestion management (XON/XOFF) functionality and not send other messages as they would be mis-interpreted.'
'2.2', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 3 Packet Format Descriptions', '3.3 Flow Arbitration Message Fields (FAM)', 'Recommendation', 'The release message should be used in conjunction with the request.'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.2 On/Off Traffic Management', 'REQUIREMENT', 'When traffic management is enabled and set to TM Type 0 (basic), the messages shall be supported by the egress and honored by the ingress according to the rules in Section 3.2.'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.5 Rules for Traffic Management', 'REQUIREMENT', 'Any endpoint advertising support for traffic management shall support the basic mode of operation.'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.5 Rules for Traffic Management', 'REQUIREMENT', 'Any supported modes shall be supported fully, incorporating all defined message formats (use of user defined fields is optional).'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.5 Rules for Traffic Management', 'REQUIREMENT', 'When wild cards are used, the don&#8217;t care fields shall be set to values that put the message in the same flow as the affected data.'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.5 Rules for Traffic Management', 'REQUIREMENT', 'Any rules used by the ingress to associate traffic with a specific VSID shall be used in reverse to associate the VSID in the message from the egress with the at least one queue.'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.5 Rules for Traffic Management', 'REQUIREMENT', 'Receiving endpoints shall support the full range of values by rounding to the desired precision.'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.5 Rules for Traffic Management', 'REQUIREMENT', 'An ingress shall not overrule a TM directive from the egress.'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.5 Rules for Traffic Management', 'Recommendation', 'The ingress may discard traffic should the egress not adequately permit that traffic onto the fabric.'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 3 Operation Descriptions', '3.4.5 Rules for Traffic Management', 'REQUIREMENT', 'Endpoints shall recognize duplicates as such and not behave inappropriately.'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.2 Basic Traffic Management', 'REQUIREMENT', 'Only 0x00 shall be assured to be XOFF, and 0xFF shall assured to be XON.'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Rate Based Traffic Management', 'REQUIREMENT', 'Only 0x00 shall be assured to be XOFF, and 0xFF shall assured to be XON.'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Rate Based Traffic Management', 'Recommendation', 'REDUCE values should be rounded UP to the nearest precision.'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Rate Based Traffic Management', 'Recommendation', 'INCREASE values should be rounded DOWN to the nearest precision.'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Rate Based Traffic Management', 'Recommendation', 'Q_STATUS values should be rounded UP to the nearest precision.'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Rate Based Traffic Management', 'REQUIREMENT', 'Whatever the minimum precision the ingress uses for rate scheduling, a decrease must never reduce the rate completely to zero.'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.3 Rate Based Traffic Management', 'REQUIREMENT', 'The egress must use XOFF to stop the flow completely.'
'2.2', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 4 Packet Format Descriptions', '4.3.4 Credit Based Traffic Management', 'REQUIREMENT', 'Only 0x00 shall be assured to be XOFF, and 0xFF shall assured to be XON.'
'2.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.2 Traffic Staging', 'REQUIREMENT', 'For the congestion message to be useful, the upstream device must segregate or stage traffic prior to committing it to the RapidIO link to the downstream device, or any critical resource (like a buffer) that could block other traffic.'
'2.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.2 Traffic Staging', 'REQUIREMENT', 'packets, the upstream device must have knowledge about the routing configuration of the downstream device.'
'2.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.2 Traffic Staging', 'REQUIREMENT', 'To support this backpressure method, that lookup must produce the egress port for the current device as well as the egress port for the next device.'
'2.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 2 Overview', '2.3 Adding Device Independence', 'REQUIREMENT', 'The only other requirement, when mapping multiple ports to a single queue, is that the queue must be shut down when any of those ports are congested.'
'2.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 3 Control Symbol Format', '3.2 VC_Status Symbol Linking', 'REQUIREMENT', 'If either device does not have a corresponding capability, the linking capability shall be disabled in the CSR.'
'2.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 3 Control Symbol Format', '3.2 VC_Status Symbol Linking', 'REQUIREMENT', 'A device with queueing within VCs shall flow control corresponding port queues in all VCs when linking is disabled.'
'2.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.1 Implementation Rules', 'REQUIREMENT', 'd ) Backpressure symbols use the stype2 region of the extended control symbol, therefore devices using this method must have the link initialize with the extended control symbol active.'
'2.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.2 Rules for Generating Backpressure Control Symbols', 'REQUIREMENT', 'a ) The VoQ backpressure symbol shall only be transmitted to an upstream device if generation is enabled for a given port.'
'2.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.2 Rules for Generating Backpressure Control Symbols', 'REQUIREMENT', 'If a congested port requests a symbol be sent to all upstream devices, only ports enabled for this feature shall actually transmit the symbol.'
'2.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.2 Rules for Generating Backpressure Control Symbols', 'REQUIREMENT', 'c ) The backpressure symbol shall only be included with a VC_status or Status control symbol to have the message linked to queues specific to VCs 0 through 8 (VC linking enabled).'
'2.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.2 Rules for Generating Backpressure Control Symbols', 'REQUIREMENT', 'd ) Ports shall be grouped in order, with the first 6 ports of the device occupying the first port group in the backpressure message (port group 0 encompasses ports 0 - 5, port group 1 covers ports 6 - 11, etc.'
'2.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.2 Rules for Generating Backpressure Control Symbols', 'REQUIREMENT', 'e ) The backpressure symbol shall be generated anytime the status of at least one of the ports in the group changes.'
'2.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.3 Rules for Interpreting Backpressure Control Symbols', 'REQUIREMENT', 'a ) Devices shall have a mechanism to associate traffic with the downstream device&#8217;s egress port.'
'2.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.3 Rules for Interpreting Backpressure Control Symbols', 'REQUIREMENT', 'b ) Devices shall have a mechanism to associate the incoming congestion message with traffic destined for the indicated port.'
'2.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.3 Rules for Interpreting Backpressure Control Symbols', 'REQUIREMENT', 'All traffic identified for that port shall not be committed to a critical resource when that port is identified as congested, allowing other traffic to pass.'
'2.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 4 Rules', '4.3 Rules for Interpreting Backpressure Control Symbols', 'REQUIREMENT', 'd ) Traffic that has been segregated shall be re-introduced to the data stream with the same ordering requirements that existed when it was segregated.'
'2.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.2 VoQ Backpressure Control Block Registers', 'REQUIREMENT', 'Multiport devices implementing VoQ backpressure shall implement one register per port, even if the port does not support backpressure.'
'2.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.2.2 Port n VoQ Control Status Register (Block Offset - Variable, see Section 5.1.1)', 'REQUIREMENT', 'Symbol Generation by a port must be enabled only when the device at the other end of the link supports reception.'
'2.2', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.2.2 Port n VoQ Control Status Register (Block Offset - Variable, see Section 5.1.1)', 'Recommendation', 'VC linking should only be enabled if both connected devices support it.'
