{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581482676822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581482676831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 12 12:44:35 2020 " "Processing started: Wed Feb 12 12:44:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581482676831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581482676831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581482676831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581482677578 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581482677578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fd-flow " "Found design unit 1: fd-flow" {  } { { "fd.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/fd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581482690598 ""} { "Info" "ISGN_ENTITY_NAME" "1 fd " "Found entity 1: fd" {  } { { "fd.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/fd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581482690598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581482690598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_tx-RTL " "Found design unit 1: UART_tx-RTL" {  } { { "uart_tx.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart_tx.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581482690603 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "uart_tx.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581482690603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581482690603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-RTL " "Found design unit 1: uart-RTL" {  } { { "uart.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581482690608 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "uart.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581482690608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581482690608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-RTL " "Found design unit 1: uart_rx-RTL" {  } { { "uart_rx.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart_rx.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581482690613 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart_rx.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581482690613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581482690613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581482690653 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp uart.vhd(19) " "Verilog HDL or VHDL warning at uart.vhd(19): object \"temp\" assigned a value but never read" {  } { { "uart.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581482690655 "|uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1 uart.vhd(20) " "Verilog HDL or VHDL warning at uart.vhd(20): object \"temp1\" assigned a value but never read" {  } { { "uart.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581482690655 "|uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2 uart.vhd(21) " "Verilog HDL or VHDL warning at uart.vhd(21): object \"temp2\" assigned a value but never read" {  } { { "uart.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581482690655 "|uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nouse uart.vhd(22) " "Verilog HDL or VHDL warning at uart.vhd(22): object \"nouse\" assigned a value but never read" {  } { { "uart.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581482690656 "|uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "text1 uart.vhd(14) " "Output port \"text1\" at uart.vhd(14) has no driver" {  } { { "uart.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart.vhd" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581482690656 "|uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:r1 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:r1\"" {  } { { "uart.vhd" "r1" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581482690657 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp uart_rx.vhd(22) " "Verilog HDL or VHDL warning at uart_rx.vhd(22): object \"temp\" assigned a value but never read" {  } { { "uart_rx.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart_rx.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581482690659 "|uart|uart_rx:r1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1 uart_rx.vhd(23) " "Verilog HDL or VHDL warning at uart_rx.vhd(23): object \"temp1\" assigned a value but never read" {  } { { "uart_rx.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart_rx.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581482690659 "|uart|uart_rx:r1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fd uart_rx:r1\|fd:f1 " "Elaborating entity \"fd\" for hierarchy \"uart_rx:r1\|fd:f1\"" {  } { { "uart_rx.vhd" "f1" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart_rx.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581482690660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx UART_tx:t1 " "Elaborating entity \"UART_tx\" for hierarchy \"UART_tx:t1\"" {  } { { "uart.vhd" "t1" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581482690682 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESet uart_tx.vhd(38) " "VHDL Process Statement warning at uart_tx.vhd(38): signal \"RESet\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_tx.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart_tx.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1581482690684 "|uart|UART_tx:t1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ReSend uart_tx.vhd(38) " "VHDL Process Statement warning at uart_tx.vhd(38): signal \"ReSend\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_tx.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart_tx.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1581482690684 "|uart|UART_tx:t1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1581482691259 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart_tx.vhd" 38 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1581482691315 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1581482691315 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "text1\[7\] GND " "Pin \"text1\[7\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581482691392 "|UART|text1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "text1\[6\] GND " "Pin \"text1\[6\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581482691392 "|UART|text1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "text1\[5\] GND " "Pin \"text1\[5\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581482691392 "|UART|text1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "text1\[4\] GND " "Pin \"text1\[4\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581482691392 "|UART|text1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "text1\[3\] GND " "Pin \"text1\[3\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581482691392 "|UART|text1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "text1\[2\] GND " "Pin \"text1\[2\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581482691392 "|UART|text1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "text1\[1\] GND " "Pin \"text1\[1\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581482691392 "|UART|text1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "text1\[0\] GND " "Pin \"text1\[0\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581482691392 "|UART|text1[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581482691392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581482691517 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_tx:t1\|n\[0\] High " "Register UART_tx:t1\|n\[0\] will power up to High" {  } { { "uart_tx.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/uart2.0/uart_tx.vhd" 38 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1581482691742 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1581482691742 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581482692522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581482692522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "375 " "Implemented 375 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581482692610 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581482692610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "363 " "Implemented 363 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581482692610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581482692610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581482692649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 12 12:44:52 2020 " "Processing ended: Wed Feb 12 12:44:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581482692649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581482692649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581482692649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581482692649 ""}
