# LDX (0xA2)

## LDX (0xA2), T02 (PHI1)

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 1, /T0: 0, /T1X: 1, 0/IR: 0, FETCH: 1, /ready: 0, WR: 0, ACRL1: 1, ACRL2: 0, T5: 0, T6: 0, ENDS: 0, ENDX: 1, TRES1: 0, TRESX: 1|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 0, TRES2: 0, /T2: 0, /T3: 1, /T4: 1, /T5: 1|
|Decoder|7: LDX STX A<->X S<->X (TX), 14: LDX TAX TSX (T0), 28: T2, 33: LEFT_ALL (T2), 34: T0 ANY, 121: /IR6|
|Commands|S_S, DB_ADD, SB_ADD, SUMS, ADD_SB7, ADD_SB06, ADH_PCH, PCH_ADH, ADL_PCL, PCL_ADL, ADH_ABH, ADL_ABL, SB_DB|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|1|
|Regs||
|IR|0xA2|
|PD|0xA2|
|Y|0x00|
|X|0x00|
|S|0xFD|
|AI|0xBF|
|BI|0xBF|
|ADD|0xBF|
|AC|0xAA|
|PCL|0x01|
|PCH|0xC0|
|ABL|0x01|
|ABH|0xC0|
|DL|0xA2|
|DOR|0xBF|
|Flags|C: 1, Z: 1, I: 1, D: 0, B: 1, V: 0, N: 0|
|Buses||
|SB|0xBF|
|DB|0xBF|
|ADL|0x01|
|ADH|0xC0|

![A2_LDX_T02_PHI1](/BreakingNESWiki/imgstore/ops/A2_LDX_T02_PHI1.jpg)

## LDX (0xA2), T02 (PHI2)

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 1, /T0: 0, /T1X: 1, 0/IR: 1, FETCH: 0, /ready: 0, WR: 0, ACRL1: 1, ACRL2: 1, T5: 0, T6: 0, ENDS: 1, ENDX: 1, TRES1: 1, TRESX: 0|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 0, TRES2: 0, /T2: 0, /T3: 1, /T4: 1, /T5: 1|
|Decoder|7: LDX STX A<->X S<->X (TX), 14: LDX TAX TSX (T0), 28: T2, 33: LEFT_ALL (T2), 34: T0 ANY, 121: /IR6|
|Commands|SUMS, PCH_ADH, PCL_ADL, ADH_ABH, ADL_ABL, SB_DB, DL_DB, DBZ_Z, DB_N|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|1|
|Regs||
|IR|0xA2|
|PD|0x00|
|Y|0x00|
|X|0x00|
|S|0xFD|
|AI|0xBF|
|BI|0xBF|
|ADD|0x7E|
|AC|0xAA|
|PCL|0x02|
|PCH|0xC0|
|ABL|0x01|
|ABH|0xC0|
|DL|0x05|
|DOR|0xBF|
|Flags|C: 1, Z: 1, I: 1, D: 0, B: 1, V: 0, N: 0|
|Buses||
|SB|0xFF|
|DB|0xFF|
|ADL|0x02|
|ADH|0xC0|

![A2_LDX_T02_PHI2](/BreakingNESWiki/imgstore/ops/A2_LDX_T02_PHI2.jpg)

## LDX (0xA2), T1 (PHI1)

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 0, /T0: 1, /T1X: 0, 0/IR: 1, FETCH: 0, /ready: 0, WR: 0, ACRL1: 1, ACRL2: 1, T5: 0, T6: 0, ENDS: 1, ENDX: 1, TRES1: 1, TRESX: 0|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 1, TRES2: 1, /T2: 1, /T3: 1, /T4: 1, /T5: 1|
|Decoder|7: LDX STX A<->X S<->X (TX), 121: /IR6|
|Commands|SB_X, S_S, DB_ADD, SB_ADD, SUMS, ADH_PCH, PCH_ADH, ADL_PCL, PCL_ADL, ADH_ABH, ADL_ABL, SB_DB, DL_DB, DBZ_Z, DB_N|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|1|
|Regs||
|IR|0xA2|
|PD|0x00|
|Y|0x00|
|X|0x05|
|S|0xFD|
|AI|0xFF|
|BI|0x05|
|ADD|0x7E|
|AC|0xAA|
|PCL|0x02|
|PCH|0xC0|
|ABL|0x02|
|ABH|0xC0|
|DL|0x05|
|DOR|0x05|
|Flags|C: 1, Z: 0, I: 1, D: 0, B: 1, V: 1, N: 0|
|Buses||
|SB|0x05|
|DB|0x05|
|ADL|0x02|
|ADH|0xC0|

![A2_LDX_T1_PHI1](/BreakingNESWiki/imgstore/ops/A2_LDX_T1_PHI1.jpg)

## LDX (0xA2), T1 (PHI2)

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 0, /T0: 1, /T1X: 0, 0/IR: 0, FETCH: 1, /ready: 0, WR: 0, ACRL1: 1, ACRL2: 1, T5: 0, T6: 0, ENDS: 0, ENDX: 1, TRES1: 0, TRESX: 1|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 1, TRES2: 1, /T2: 1, /T3: 1, /T4: 1, /T5: 1|
|Decoder|7: LDX STX A<->X S<->X (TX), 121: /IR6|
|Commands|SUMS, ADD_SB7, ADD_SB06, PCH_ADH, PCL_ADL, ADH_ABH, ADL_ABL, SB_DB|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|1|
|Regs||
|IR|0xA2|
|PD|0xEA|
|Y|0x00|
|X|0x05|
|S|0xFD|
|AI|0xFF|
|BI|0x05|
|ADD|0x04|
|AC|0xAA|
|PCL|0x03|
|PCH|0xC0|
|ABL|0x02|
|ABH|0xC0|
|DL|0xEA|
|DOR|0x05|
|Flags|C: 1, Z: 0, I: 1, D: 0, B: 1, V: 1, N: 0|
|Buses||
|SB|0x04|
|DB|0x04|
|ADL|0x03|
|ADH|0xC0|

![A2_LDX_T1_PHI2](/BreakingNESWiki/imgstore/ops/A2_LDX_T1_PHI2.jpg)
