<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 3 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr3112073a.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3112073a.v</a>
defines: 
time_elapsed: 0.528s
ram usage: 30480 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp2a2nkzov/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr3112073a.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3112073a.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[SNT:PA0207] <a href="../../../../third_party/tests/ivtest/ivltests/pr3112073a.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr3112073a.v:2</a>:6: Syntax error: mismatched input &#39;real&#39; expecting {&#39;this&#39;, &#39;randomize&#39;, &#39;sample&#39;, Escaped_identifier, Simple_identifier},
  reg real [1:0] a;
      ^-- ./slpp_all/work/.<a href="../../../../third_party/tests/ivtest/ivltests/pr3112073a.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr3112073a.v:2</a>:6:.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr3112073a.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr3112073a.v:1</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr3112073a.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr3112073a.v:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr3112073a.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr3112073a.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

</pre>
</body>