// megafunction wizard: %ROM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: ImageROM.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 20.1.1 Build 720 11/11/2020 SJ Lite Edition
// ************************************************************


//Copyright (C) 2020  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and any partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors.  Please
//refer to the applicable agreement for further details, at
//https://fpgasoftware.intel.com/eula.


//altsyncram ADDRESS_ACLR_A="NONE" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone V" ENABLE_RUNTIME_MOD="NO" INIT_FILE="D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif" NUMWORDS_A=130400 OPERATION_MODE="ROM" OUTDATA_ACLR_A="NONE" OUTDATA_REG_A="CLOCK0" WIDTH_A=24 WIDTH_BYTEENA_A=1 WIDTHAD_A=17 address_a clock0 q_a
//VERSION_BEGIN 20.1 cbx_altera_syncram_nd_impl 2020:11:11:17:06:45:SJ cbx_altsyncram 2020:11:11:17:06:45:SJ cbx_cycloneii 2020:11:11:17:06:45:SJ cbx_lpm_add_sub 2020:11:11:17:06:45:SJ cbx_lpm_compare 2020:11:11:17:06:45:SJ cbx_lpm_decode 2020:11:11:17:06:45:SJ cbx_lpm_mux 2020:11:11:17:06:45:SJ cbx_mgl 2020:11:11:17:08:38:SJ cbx_nadder 2020:11:11:17:06:46:SJ cbx_stratix 2020:11:11:17:06:46:SJ cbx_stratixii 2020:11:11:17:06:46:SJ cbx_stratixiii 2020:11:11:17:06:46:SJ cbx_stratixv 2020:11:11:17:06:46:SJ cbx_util_mgl 2020:11:11:17:06:46:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//lpm_decode DEVICE_FAMILY="Cyclone V" LPM_DECODES=16 LPM_WIDTH=4 data eq
//VERSION_BEGIN 20.1 cbx_cycloneii 2020:11:11:17:06:45:SJ cbx_lpm_add_sub 2020:11:11:17:06:45:SJ cbx_lpm_compare 2020:11:11:17:06:45:SJ cbx_lpm_decode 2020:11:11:17:06:45:SJ cbx_mgl 2020:11:11:17:08:38:SJ cbx_nadder 2020:11:11:17:06:46:SJ cbx_stratix 2020:11:11:17:06:46:SJ cbx_stratixii 2020:11:11:17:06:46:SJ  VERSION_END

//synthesis_resources = lut 16 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  ImageROM_decode
	( 
	data,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [3:0]  data;
	output   [15:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [3:0]  data;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [2:0]  data_wire;
	wire  enable_wire1;
	wire  enable_wire2;
	wire  [15:0]  eq_node;
	wire  [7:0]  eq_wire1;
	wire  [7:0]  eq_wire2;
	wire  [3:0]  w_anode1561w;
	wire  [3:0]  w_anode1578w;
	wire  [3:0]  w_anode1588w;
	wire  [3:0]  w_anode1598w;
	wire  [3:0]  w_anode1608w;
	wire  [3:0]  w_anode1618w;
	wire  [3:0]  w_anode1628w;
	wire  [3:0]  w_anode1638w;
	wire  [3:0]  w_anode1648w;
	wire  [3:0]  w_anode1659w;
	wire  [3:0]  w_anode1669w;
	wire  [3:0]  w_anode1679w;
	wire  [3:0]  w_anode1689w;
	wire  [3:0]  w_anode1699w;
	wire  [3:0]  w_anode1709w;
	wire  [3:0]  w_anode1719w;

	assign
		data_wire = data[2:0],
		enable_wire1 = (~ data[3]),
		enable_wire2 = data[3],
		eq = eq_node,
		eq_node = {eq_wire2[7:0], eq_wire1},
		eq_wire1 = {w_anode1638w[3], w_anode1628w[3], w_anode1618w[3], w_anode1608w[3], w_anode1598w[3], w_anode1588w[3], w_anode1578w[3], w_anode1561w[3]},
		eq_wire2 = {w_anode1719w[3], w_anode1709w[3], w_anode1699w[3], w_anode1689w[3], w_anode1679w[3], w_anode1669w[3], w_anode1659w[3], w_anode1648w[3]},
		w_anode1561w = {(w_anode1561w[2] & (~ data_wire[2])), (w_anode1561w[1] & (~ data_wire[1])), (w_anode1561w[0] & (~ data_wire[0])), enable_wire1},
		w_anode1578w = {(w_anode1578w[2] & (~ data_wire[2])), (w_anode1578w[1] & (~ data_wire[1])), (w_anode1578w[0] & data_wire[0]), enable_wire1},
		w_anode1588w = {(w_anode1588w[2] & (~ data_wire[2])), (w_anode1588w[1] & data_wire[1]), (w_anode1588w[0] & (~ data_wire[0])), enable_wire1},
		w_anode1598w = {(w_anode1598w[2] & (~ data_wire[2])), (w_anode1598w[1] & data_wire[1]), (w_anode1598w[0] & data_wire[0]), enable_wire1},
		w_anode1608w = {(w_anode1608w[2] & data_wire[2]), (w_anode1608w[1] & (~ data_wire[1])), (w_anode1608w[0] & (~ data_wire[0])), enable_wire1},
		w_anode1618w = {(w_anode1618w[2] & data_wire[2]), (w_anode1618w[1] & (~ data_wire[1])), (w_anode1618w[0] & data_wire[0]), enable_wire1},
		w_anode1628w = {(w_anode1628w[2] & data_wire[2]), (w_anode1628w[1] & data_wire[1]), (w_anode1628w[0] & (~ data_wire[0])), enable_wire1},
		w_anode1638w = {(w_anode1638w[2] & data_wire[2]), (w_anode1638w[1] & data_wire[1]), (w_anode1638w[0] & data_wire[0]), enable_wire1},
		w_anode1648w = {(w_anode1648w[2] & (~ data_wire[2])), (w_anode1648w[1] & (~ data_wire[1])), (w_anode1648w[0] & (~ data_wire[0])), enable_wire2},
		w_anode1659w = {(w_anode1659w[2] & (~ data_wire[2])), (w_anode1659w[1] & (~ data_wire[1])), (w_anode1659w[0] & data_wire[0]), enable_wire2},
		w_anode1669w = {(w_anode1669w[2] & (~ data_wire[2])), (w_anode1669w[1] & data_wire[1]), (w_anode1669w[0] & (~ data_wire[0])), enable_wire2},
		w_anode1679w = {(w_anode1679w[2] & (~ data_wire[2])), (w_anode1679w[1] & data_wire[1]), (w_anode1679w[0] & data_wire[0]), enable_wire2},
		w_anode1689w = {(w_anode1689w[2] & data_wire[2]), (w_anode1689w[1] & (~ data_wire[1])), (w_anode1689w[0] & (~ data_wire[0])), enable_wire2},
		w_anode1699w = {(w_anode1699w[2] & data_wire[2]), (w_anode1699w[1] & (~ data_wire[1])), (w_anode1699w[0] & data_wire[0]), enable_wire2},
		w_anode1709w = {(w_anode1709w[2] & data_wire[2]), (w_anode1709w[1] & data_wire[1]), (w_anode1709w[0] & (~ data_wire[0])), enable_wire2},
		w_anode1719w = {(w_anode1719w[2] & data_wire[2]), (w_anode1719w[1] & data_wire[1]), (w_anode1719w[0] & data_wire[0]), enable_wire2};
endmodule //ImageROM_decode


//lpm_mux DEVICE_FAMILY="Cyclone V" LPM_SIZE=16 LPM_WIDTH=24 LPM_WIDTHS=4 data result sel
//VERSION_BEGIN 20.1 cbx_lpm_mux 2020:11:11:17:06:45:SJ cbx_mgl 2020:11:11:17:08:38:SJ  VERSION_END

//synthesis_resources = lut 120 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  ImageROM_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [383:0]  data;
	output   [23:0]  result;
	input   [3:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [383:0]  data;
	tri0   [3:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	wire_l1_w0_n0_mux_dataout;
	wire	wire_l1_w0_n1_mux_dataout;
	wire	wire_l1_w0_n2_mux_dataout;
	wire	wire_l1_w0_n3_mux_dataout;
	wire	wire_l1_w0_n4_mux_dataout;
	wire	wire_l1_w0_n5_mux_dataout;
	wire	wire_l1_w0_n6_mux_dataout;
	wire	wire_l1_w0_n7_mux_dataout;
	wire	wire_l1_w10_n0_mux_dataout;
	wire	wire_l1_w10_n1_mux_dataout;
	wire	wire_l1_w10_n2_mux_dataout;
	wire	wire_l1_w10_n3_mux_dataout;
	wire	wire_l1_w10_n4_mux_dataout;
	wire	wire_l1_w10_n5_mux_dataout;
	wire	wire_l1_w10_n6_mux_dataout;
	wire	wire_l1_w10_n7_mux_dataout;
	wire	wire_l1_w11_n0_mux_dataout;
	wire	wire_l1_w11_n1_mux_dataout;
	wire	wire_l1_w11_n2_mux_dataout;
	wire	wire_l1_w11_n3_mux_dataout;
	wire	wire_l1_w11_n4_mux_dataout;
	wire	wire_l1_w11_n5_mux_dataout;
	wire	wire_l1_w11_n6_mux_dataout;
	wire	wire_l1_w11_n7_mux_dataout;
	wire	wire_l1_w12_n0_mux_dataout;
	wire	wire_l1_w12_n1_mux_dataout;
	wire	wire_l1_w12_n2_mux_dataout;
	wire	wire_l1_w12_n3_mux_dataout;
	wire	wire_l1_w12_n4_mux_dataout;
	wire	wire_l1_w12_n5_mux_dataout;
	wire	wire_l1_w12_n6_mux_dataout;
	wire	wire_l1_w12_n7_mux_dataout;
	wire	wire_l1_w13_n0_mux_dataout;
	wire	wire_l1_w13_n1_mux_dataout;
	wire	wire_l1_w13_n2_mux_dataout;
	wire	wire_l1_w13_n3_mux_dataout;
	wire	wire_l1_w13_n4_mux_dataout;
	wire	wire_l1_w13_n5_mux_dataout;
	wire	wire_l1_w13_n6_mux_dataout;
	wire	wire_l1_w13_n7_mux_dataout;
	wire	wire_l1_w14_n0_mux_dataout;
	wire	wire_l1_w14_n1_mux_dataout;
	wire	wire_l1_w14_n2_mux_dataout;
	wire	wire_l1_w14_n3_mux_dataout;
	wire	wire_l1_w14_n4_mux_dataout;
	wire	wire_l1_w14_n5_mux_dataout;
	wire	wire_l1_w14_n6_mux_dataout;
	wire	wire_l1_w14_n7_mux_dataout;
	wire	wire_l1_w15_n0_mux_dataout;
	wire	wire_l1_w15_n1_mux_dataout;
	wire	wire_l1_w15_n2_mux_dataout;
	wire	wire_l1_w15_n3_mux_dataout;
	wire	wire_l1_w15_n4_mux_dataout;
	wire	wire_l1_w15_n5_mux_dataout;
	wire	wire_l1_w15_n6_mux_dataout;
	wire	wire_l1_w15_n7_mux_dataout;
	wire	wire_l1_w16_n0_mux_dataout;
	wire	wire_l1_w16_n1_mux_dataout;
	wire	wire_l1_w16_n2_mux_dataout;
	wire	wire_l1_w16_n3_mux_dataout;
	wire	wire_l1_w16_n4_mux_dataout;
	wire	wire_l1_w16_n5_mux_dataout;
	wire	wire_l1_w16_n6_mux_dataout;
	wire	wire_l1_w16_n7_mux_dataout;
	wire	wire_l1_w17_n0_mux_dataout;
	wire	wire_l1_w17_n1_mux_dataout;
	wire	wire_l1_w17_n2_mux_dataout;
	wire	wire_l1_w17_n3_mux_dataout;
	wire	wire_l1_w17_n4_mux_dataout;
	wire	wire_l1_w17_n5_mux_dataout;
	wire	wire_l1_w17_n6_mux_dataout;
	wire	wire_l1_w17_n7_mux_dataout;
	wire	wire_l1_w18_n0_mux_dataout;
	wire	wire_l1_w18_n1_mux_dataout;
	wire	wire_l1_w18_n2_mux_dataout;
	wire	wire_l1_w18_n3_mux_dataout;
	wire	wire_l1_w18_n4_mux_dataout;
	wire	wire_l1_w18_n5_mux_dataout;
	wire	wire_l1_w18_n6_mux_dataout;
	wire	wire_l1_w18_n7_mux_dataout;
	wire	wire_l1_w19_n0_mux_dataout;
	wire	wire_l1_w19_n1_mux_dataout;
	wire	wire_l1_w19_n2_mux_dataout;
	wire	wire_l1_w19_n3_mux_dataout;
	wire	wire_l1_w19_n4_mux_dataout;
	wire	wire_l1_w19_n5_mux_dataout;
	wire	wire_l1_w19_n6_mux_dataout;
	wire	wire_l1_w19_n7_mux_dataout;
	wire	wire_l1_w1_n0_mux_dataout;
	wire	wire_l1_w1_n1_mux_dataout;
	wire	wire_l1_w1_n2_mux_dataout;
	wire	wire_l1_w1_n3_mux_dataout;
	wire	wire_l1_w1_n4_mux_dataout;
	wire	wire_l1_w1_n5_mux_dataout;
	wire	wire_l1_w1_n6_mux_dataout;
	wire	wire_l1_w1_n7_mux_dataout;
	wire	wire_l1_w20_n0_mux_dataout;
	wire	wire_l1_w20_n1_mux_dataout;
	wire	wire_l1_w20_n2_mux_dataout;
	wire	wire_l1_w20_n3_mux_dataout;
	wire	wire_l1_w20_n4_mux_dataout;
	wire	wire_l1_w20_n5_mux_dataout;
	wire	wire_l1_w20_n6_mux_dataout;
	wire	wire_l1_w20_n7_mux_dataout;
	wire	wire_l1_w21_n0_mux_dataout;
	wire	wire_l1_w21_n1_mux_dataout;
	wire	wire_l1_w21_n2_mux_dataout;
	wire	wire_l1_w21_n3_mux_dataout;
	wire	wire_l1_w21_n4_mux_dataout;
	wire	wire_l1_w21_n5_mux_dataout;
	wire	wire_l1_w21_n6_mux_dataout;
	wire	wire_l1_w21_n7_mux_dataout;
	wire	wire_l1_w22_n0_mux_dataout;
	wire	wire_l1_w22_n1_mux_dataout;
	wire	wire_l1_w22_n2_mux_dataout;
	wire	wire_l1_w22_n3_mux_dataout;
	wire	wire_l1_w22_n4_mux_dataout;
	wire	wire_l1_w22_n5_mux_dataout;
	wire	wire_l1_w22_n6_mux_dataout;
	wire	wire_l1_w22_n7_mux_dataout;
	wire	wire_l1_w23_n0_mux_dataout;
	wire	wire_l1_w23_n1_mux_dataout;
	wire	wire_l1_w23_n2_mux_dataout;
	wire	wire_l1_w23_n3_mux_dataout;
	wire	wire_l1_w23_n4_mux_dataout;
	wire	wire_l1_w23_n5_mux_dataout;
	wire	wire_l1_w23_n6_mux_dataout;
	wire	wire_l1_w23_n7_mux_dataout;
	wire	wire_l1_w2_n0_mux_dataout;
	wire	wire_l1_w2_n1_mux_dataout;
	wire	wire_l1_w2_n2_mux_dataout;
	wire	wire_l1_w2_n3_mux_dataout;
	wire	wire_l1_w2_n4_mux_dataout;
	wire	wire_l1_w2_n5_mux_dataout;
	wire	wire_l1_w2_n6_mux_dataout;
	wire	wire_l1_w2_n7_mux_dataout;
	wire	wire_l1_w3_n0_mux_dataout;
	wire	wire_l1_w3_n1_mux_dataout;
	wire	wire_l1_w3_n2_mux_dataout;
	wire	wire_l1_w3_n3_mux_dataout;
	wire	wire_l1_w3_n4_mux_dataout;
	wire	wire_l1_w3_n5_mux_dataout;
	wire	wire_l1_w3_n6_mux_dataout;
	wire	wire_l1_w3_n7_mux_dataout;
	wire	wire_l1_w4_n0_mux_dataout;
	wire	wire_l1_w4_n1_mux_dataout;
	wire	wire_l1_w4_n2_mux_dataout;
	wire	wire_l1_w4_n3_mux_dataout;
	wire	wire_l1_w4_n4_mux_dataout;
	wire	wire_l1_w4_n5_mux_dataout;
	wire	wire_l1_w4_n6_mux_dataout;
	wire	wire_l1_w4_n7_mux_dataout;
	wire	wire_l1_w5_n0_mux_dataout;
	wire	wire_l1_w5_n1_mux_dataout;
	wire	wire_l1_w5_n2_mux_dataout;
	wire	wire_l1_w5_n3_mux_dataout;
	wire	wire_l1_w5_n4_mux_dataout;
	wire	wire_l1_w5_n5_mux_dataout;
	wire	wire_l1_w5_n6_mux_dataout;
	wire	wire_l1_w5_n7_mux_dataout;
	wire	wire_l1_w6_n0_mux_dataout;
	wire	wire_l1_w6_n1_mux_dataout;
	wire	wire_l1_w6_n2_mux_dataout;
	wire	wire_l1_w6_n3_mux_dataout;
	wire	wire_l1_w6_n4_mux_dataout;
	wire	wire_l1_w6_n5_mux_dataout;
	wire	wire_l1_w6_n6_mux_dataout;
	wire	wire_l1_w6_n7_mux_dataout;
	wire	wire_l1_w7_n0_mux_dataout;
	wire	wire_l1_w7_n1_mux_dataout;
	wire	wire_l1_w7_n2_mux_dataout;
	wire	wire_l1_w7_n3_mux_dataout;
	wire	wire_l1_w7_n4_mux_dataout;
	wire	wire_l1_w7_n5_mux_dataout;
	wire	wire_l1_w7_n6_mux_dataout;
	wire	wire_l1_w7_n7_mux_dataout;
	wire	wire_l1_w8_n0_mux_dataout;
	wire	wire_l1_w8_n1_mux_dataout;
	wire	wire_l1_w8_n2_mux_dataout;
	wire	wire_l1_w8_n3_mux_dataout;
	wire	wire_l1_w8_n4_mux_dataout;
	wire	wire_l1_w8_n5_mux_dataout;
	wire	wire_l1_w8_n6_mux_dataout;
	wire	wire_l1_w8_n7_mux_dataout;
	wire	wire_l1_w9_n0_mux_dataout;
	wire	wire_l1_w9_n1_mux_dataout;
	wire	wire_l1_w9_n2_mux_dataout;
	wire	wire_l1_w9_n3_mux_dataout;
	wire	wire_l1_w9_n4_mux_dataout;
	wire	wire_l1_w9_n5_mux_dataout;
	wire	wire_l1_w9_n6_mux_dataout;
	wire	wire_l1_w9_n7_mux_dataout;
	wire	wire_l2_w0_n0_mux_dataout;
	wire	wire_l2_w0_n1_mux_dataout;
	wire	wire_l2_w0_n2_mux_dataout;
	wire	wire_l2_w0_n3_mux_dataout;
	wire	wire_l2_w10_n0_mux_dataout;
	wire	wire_l2_w10_n1_mux_dataout;
	wire	wire_l2_w10_n2_mux_dataout;
	wire	wire_l2_w10_n3_mux_dataout;
	wire	wire_l2_w11_n0_mux_dataout;
	wire	wire_l2_w11_n1_mux_dataout;
	wire	wire_l2_w11_n2_mux_dataout;
	wire	wire_l2_w11_n3_mux_dataout;
	wire	wire_l2_w12_n0_mux_dataout;
	wire	wire_l2_w12_n1_mux_dataout;
	wire	wire_l2_w12_n2_mux_dataout;
	wire	wire_l2_w12_n3_mux_dataout;
	wire	wire_l2_w13_n0_mux_dataout;
	wire	wire_l2_w13_n1_mux_dataout;
	wire	wire_l2_w13_n2_mux_dataout;
	wire	wire_l2_w13_n3_mux_dataout;
	wire	wire_l2_w14_n0_mux_dataout;
	wire	wire_l2_w14_n1_mux_dataout;
	wire	wire_l2_w14_n2_mux_dataout;
	wire	wire_l2_w14_n3_mux_dataout;
	wire	wire_l2_w15_n0_mux_dataout;
	wire	wire_l2_w15_n1_mux_dataout;
	wire	wire_l2_w15_n2_mux_dataout;
	wire	wire_l2_w15_n3_mux_dataout;
	wire	wire_l2_w16_n0_mux_dataout;
	wire	wire_l2_w16_n1_mux_dataout;
	wire	wire_l2_w16_n2_mux_dataout;
	wire	wire_l2_w16_n3_mux_dataout;
	wire	wire_l2_w17_n0_mux_dataout;
	wire	wire_l2_w17_n1_mux_dataout;
	wire	wire_l2_w17_n2_mux_dataout;
	wire	wire_l2_w17_n3_mux_dataout;
	wire	wire_l2_w18_n0_mux_dataout;
	wire	wire_l2_w18_n1_mux_dataout;
	wire	wire_l2_w18_n2_mux_dataout;
	wire	wire_l2_w18_n3_mux_dataout;
	wire	wire_l2_w19_n0_mux_dataout;
	wire	wire_l2_w19_n1_mux_dataout;
	wire	wire_l2_w19_n2_mux_dataout;
	wire	wire_l2_w19_n3_mux_dataout;
	wire	wire_l2_w1_n0_mux_dataout;
	wire	wire_l2_w1_n1_mux_dataout;
	wire	wire_l2_w1_n2_mux_dataout;
	wire	wire_l2_w1_n3_mux_dataout;
	wire	wire_l2_w20_n0_mux_dataout;
	wire	wire_l2_w20_n1_mux_dataout;
	wire	wire_l2_w20_n2_mux_dataout;
	wire	wire_l2_w20_n3_mux_dataout;
	wire	wire_l2_w21_n0_mux_dataout;
	wire	wire_l2_w21_n1_mux_dataout;
	wire	wire_l2_w21_n2_mux_dataout;
	wire	wire_l2_w21_n3_mux_dataout;
	wire	wire_l2_w22_n0_mux_dataout;
	wire	wire_l2_w22_n1_mux_dataout;
	wire	wire_l2_w22_n2_mux_dataout;
	wire	wire_l2_w22_n3_mux_dataout;
	wire	wire_l2_w23_n0_mux_dataout;
	wire	wire_l2_w23_n1_mux_dataout;
	wire	wire_l2_w23_n2_mux_dataout;
	wire	wire_l2_w23_n3_mux_dataout;
	wire	wire_l2_w2_n0_mux_dataout;
	wire	wire_l2_w2_n1_mux_dataout;
	wire	wire_l2_w2_n2_mux_dataout;
	wire	wire_l2_w2_n3_mux_dataout;
	wire	wire_l2_w3_n0_mux_dataout;
	wire	wire_l2_w3_n1_mux_dataout;
	wire	wire_l2_w3_n2_mux_dataout;
	wire	wire_l2_w3_n3_mux_dataout;
	wire	wire_l2_w4_n0_mux_dataout;
	wire	wire_l2_w4_n1_mux_dataout;
	wire	wire_l2_w4_n2_mux_dataout;
	wire	wire_l2_w4_n3_mux_dataout;
	wire	wire_l2_w5_n0_mux_dataout;
	wire	wire_l2_w5_n1_mux_dataout;
	wire	wire_l2_w5_n2_mux_dataout;
	wire	wire_l2_w5_n3_mux_dataout;
	wire	wire_l2_w6_n0_mux_dataout;
	wire	wire_l2_w6_n1_mux_dataout;
	wire	wire_l2_w6_n2_mux_dataout;
	wire	wire_l2_w6_n3_mux_dataout;
	wire	wire_l2_w7_n0_mux_dataout;
	wire	wire_l2_w7_n1_mux_dataout;
	wire	wire_l2_w7_n2_mux_dataout;
	wire	wire_l2_w7_n3_mux_dataout;
	wire	wire_l2_w8_n0_mux_dataout;
	wire	wire_l2_w8_n1_mux_dataout;
	wire	wire_l2_w8_n2_mux_dataout;
	wire	wire_l2_w8_n3_mux_dataout;
	wire	wire_l2_w9_n0_mux_dataout;
	wire	wire_l2_w9_n1_mux_dataout;
	wire	wire_l2_w9_n2_mux_dataout;
	wire	wire_l2_w9_n3_mux_dataout;
	wire	wire_l3_w0_n0_mux_dataout;
	wire	wire_l3_w0_n1_mux_dataout;
	wire	wire_l3_w10_n0_mux_dataout;
	wire	wire_l3_w10_n1_mux_dataout;
	wire	wire_l3_w11_n0_mux_dataout;
	wire	wire_l3_w11_n1_mux_dataout;
	wire	wire_l3_w12_n0_mux_dataout;
	wire	wire_l3_w12_n1_mux_dataout;
	wire	wire_l3_w13_n0_mux_dataout;
	wire	wire_l3_w13_n1_mux_dataout;
	wire	wire_l3_w14_n0_mux_dataout;
	wire	wire_l3_w14_n1_mux_dataout;
	wire	wire_l3_w15_n0_mux_dataout;
	wire	wire_l3_w15_n1_mux_dataout;
	wire	wire_l3_w16_n0_mux_dataout;
	wire	wire_l3_w16_n1_mux_dataout;
	wire	wire_l3_w17_n0_mux_dataout;
	wire	wire_l3_w17_n1_mux_dataout;
	wire	wire_l3_w18_n0_mux_dataout;
	wire	wire_l3_w18_n1_mux_dataout;
	wire	wire_l3_w19_n0_mux_dataout;
	wire	wire_l3_w19_n1_mux_dataout;
	wire	wire_l3_w1_n0_mux_dataout;
	wire	wire_l3_w1_n1_mux_dataout;
	wire	wire_l3_w20_n0_mux_dataout;
	wire	wire_l3_w20_n1_mux_dataout;
	wire	wire_l3_w21_n0_mux_dataout;
	wire	wire_l3_w21_n1_mux_dataout;
	wire	wire_l3_w22_n0_mux_dataout;
	wire	wire_l3_w22_n1_mux_dataout;
	wire	wire_l3_w23_n0_mux_dataout;
	wire	wire_l3_w23_n1_mux_dataout;
	wire	wire_l3_w2_n0_mux_dataout;
	wire	wire_l3_w2_n1_mux_dataout;
	wire	wire_l3_w3_n0_mux_dataout;
	wire	wire_l3_w3_n1_mux_dataout;
	wire	wire_l3_w4_n0_mux_dataout;
	wire	wire_l3_w4_n1_mux_dataout;
	wire	wire_l3_w5_n0_mux_dataout;
	wire	wire_l3_w5_n1_mux_dataout;
	wire	wire_l3_w6_n0_mux_dataout;
	wire	wire_l3_w6_n1_mux_dataout;
	wire	wire_l3_w7_n0_mux_dataout;
	wire	wire_l3_w7_n1_mux_dataout;
	wire	wire_l3_w8_n0_mux_dataout;
	wire	wire_l3_w8_n1_mux_dataout;
	wire	wire_l3_w9_n0_mux_dataout;
	wire	wire_l3_w9_n1_mux_dataout;
	wire	wire_l4_w0_n0_mux_dataout;
	wire	wire_l4_w10_n0_mux_dataout;
	wire	wire_l4_w11_n0_mux_dataout;
	wire	wire_l4_w12_n0_mux_dataout;
	wire	wire_l4_w13_n0_mux_dataout;
	wire	wire_l4_w14_n0_mux_dataout;
	wire	wire_l4_w15_n0_mux_dataout;
	wire	wire_l4_w16_n0_mux_dataout;
	wire	wire_l4_w17_n0_mux_dataout;
	wire	wire_l4_w18_n0_mux_dataout;
	wire	wire_l4_w19_n0_mux_dataout;
	wire	wire_l4_w1_n0_mux_dataout;
	wire	wire_l4_w20_n0_mux_dataout;
	wire	wire_l4_w21_n0_mux_dataout;
	wire	wire_l4_w22_n0_mux_dataout;
	wire	wire_l4_w23_n0_mux_dataout;
	wire	wire_l4_w2_n0_mux_dataout;
	wire	wire_l4_w3_n0_mux_dataout;
	wire	wire_l4_w4_n0_mux_dataout;
	wire	wire_l4_w5_n0_mux_dataout;
	wire	wire_l4_w6_n0_mux_dataout;
	wire	wire_l4_w7_n0_mux_dataout;
	wire	wire_l4_w8_n0_mux_dataout;
	wire	wire_l4_w9_n0_mux_dataout;
	wire  [719:0]  data_wire;
	wire  [23:0]  result_wire_ext;
	wire  [15:0]  sel_wire;

	assign		wire_l1_w0_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[24] : data_wire[0];
	assign		wire_l1_w0_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[72] : data_wire[48];
	assign		wire_l1_w0_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[120] : data_wire[96];
	assign		wire_l1_w0_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[168] : data_wire[144];
	assign		wire_l1_w0_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[216] : data_wire[192];
	assign		wire_l1_w0_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[264] : data_wire[240];
	assign		wire_l1_w0_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[312] : data_wire[288];
	assign		wire_l1_w0_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[360] : data_wire[336];
	assign		wire_l1_w10_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[34] : data_wire[10];
	assign		wire_l1_w10_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[82] : data_wire[58];
	assign		wire_l1_w10_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[130] : data_wire[106];
	assign		wire_l1_w10_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[178] : data_wire[154];
	assign		wire_l1_w10_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[226] : data_wire[202];
	assign		wire_l1_w10_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[274] : data_wire[250];
	assign		wire_l1_w10_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[322] : data_wire[298];
	assign		wire_l1_w10_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[370] : data_wire[346];
	assign		wire_l1_w11_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[35] : data_wire[11];
	assign		wire_l1_w11_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[83] : data_wire[59];
	assign		wire_l1_w11_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[131] : data_wire[107];
	assign		wire_l1_w11_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[179] : data_wire[155];
	assign		wire_l1_w11_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[227] : data_wire[203];
	assign		wire_l1_w11_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[275] : data_wire[251];
	assign		wire_l1_w11_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[323] : data_wire[299];
	assign		wire_l1_w11_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[371] : data_wire[347];
	assign		wire_l1_w12_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[36] : data_wire[12];
	assign		wire_l1_w12_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[84] : data_wire[60];
	assign		wire_l1_w12_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[132] : data_wire[108];
	assign		wire_l1_w12_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[180] : data_wire[156];
	assign		wire_l1_w12_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[228] : data_wire[204];
	assign		wire_l1_w12_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[276] : data_wire[252];
	assign		wire_l1_w12_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[324] : data_wire[300];
	assign		wire_l1_w12_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[372] : data_wire[348];
	assign		wire_l1_w13_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[37] : data_wire[13];
	assign		wire_l1_w13_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[85] : data_wire[61];
	assign		wire_l1_w13_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[133] : data_wire[109];
	assign		wire_l1_w13_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[181] : data_wire[157];
	assign		wire_l1_w13_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[229] : data_wire[205];
	assign		wire_l1_w13_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[277] : data_wire[253];
	assign		wire_l1_w13_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[325] : data_wire[301];
	assign		wire_l1_w13_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[373] : data_wire[349];
	assign		wire_l1_w14_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[38] : data_wire[14];
	assign		wire_l1_w14_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[86] : data_wire[62];
	assign		wire_l1_w14_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[134] : data_wire[110];
	assign		wire_l1_w14_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[182] : data_wire[158];
	assign		wire_l1_w14_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[230] : data_wire[206];
	assign		wire_l1_w14_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[278] : data_wire[254];
	assign		wire_l1_w14_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[326] : data_wire[302];
	assign		wire_l1_w14_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[374] : data_wire[350];
	assign		wire_l1_w15_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[39] : data_wire[15];
	assign		wire_l1_w15_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[87] : data_wire[63];
	assign		wire_l1_w15_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[135] : data_wire[111];
	assign		wire_l1_w15_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[183] : data_wire[159];
	assign		wire_l1_w15_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[231] : data_wire[207];
	assign		wire_l1_w15_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[279] : data_wire[255];
	assign		wire_l1_w15_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[327] : data_wire[303];
	assign		wire_l1_w15_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[375] : data_wire[351];
	assign		wire_l1_w16_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[40] : data_wire[16];
	assign		wire_l1_w16_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[88] : data_wire[64];
	assign		wire_l1_w16_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[136] : data_wire[112];
	assign		wire_l1_w16_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[184] : data_wire[160];
	assign		wire_l1_w16_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[232] : data_wire[208];
	assign		wire_l1_w16_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[280] : data_wire[256];
	assign		wire_l1_w16_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[328] : data_wire[304];
	assign		wire_l1_w16_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[376] : data_wire[352];
	assign		wire_l1_w17_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[41] : data_wire[17];
	assign		wire_l1_w17_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[89] : data_wire[65];
	assign		wire_l1_w17_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[137] : data_wire[113];
	assign		wire_l1_w17_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[185] : data_wire[161];
	assign		wire_l1_w17_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[233] : data_wire[209];
	assign		wire_l1_w17_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[281] : data_wire[257];
	assign		wire_l1_w17_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[329] : data_wire[305];
	assign		wire_l1_w17_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[377] : data_wire[353];
	assign		wire_l1_w18_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[42] : data_wire[18];
	assign		wire_l1_w18_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[90] : data_wire[66];
	assign		wire_l1_w18_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[138] : data_wire[114];
	assign		wire_l1_w18_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[186] : data_wire[162];
	assign		wire_l1_w18_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[234] : data_wire[210];
	assign		wire_l1_w18_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[282] : data_wire[258];
	assign		wire_l1_w18_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[330] : data_wire[306];
	assign		wire_l1_w18_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[378] : data_wire[354];
	assign		wire_l1_w19_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[43] : data_wire[19];
	assign		wire_l1_w19_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[91] : data_wire[67];
	assign		wire_l1_w19_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[139] : data_wire[115];
	assign		wire_l1_w19_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[187] : data_wire[163];
	assign		wire_l1_w19_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[235] : data_wire[211];
	assign		wire_l1_w19_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[283] : data_wire[259];
	assign		wire_l1_w19_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[331] : data_wire[307];
	assign		wire_l1_w19_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[379] : data_wire[355];
	assign		wire_l1_w1_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[25] : data_wire[1];
	assign		wire_l1_w1_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[73] : data_wire[49];
	assign		wire_l1_w1_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[121] : data_wire[97];
	assign		wire_l1_w1_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[169] : data_wire[145];
	assign		wire_l1_w1_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[217] : data_wire[193];
	assign		wire_l1_w1_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[265] : data_wire[241];
	assign		wire_l1_w1_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[313] : data_wire[289];
	assign		wire_l1_w1_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[361] : data_wire[337];
	assign		wire_l1_w20_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[44] : data_wire[20];
	assign		wire_l1_w20_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[92] : data_wire[68];
	assign		wire_l1_w20_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[140] : data_wire[116];
	assign		wire_l1_w20_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[188] : data_wire[164];
	assign		wire_l1_w20_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[236] : data_wire[212];
	assign		wire_l1_w20_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[284] : data_wire[260];
	assign		wire_l1_w20_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[332] : data_wire[308];
	assign		wire_l1_w20_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[380] : data_wire[356];
	assign		wire_l1_w21_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[45] : data_wire[21];
	assign		wire_l1_w21_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[93] : data_wire[69];
	assign		wire_l1_w21_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[141] : data_wire[117];
	assign		wire_l1_w21_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[189] : data_wire[165];
	assign		wire_l1_w21_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[237] : data_wire[213];
	assign		wire_l1_w21_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[285] : data_wire[261];
	assign		wire_l1_w21_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[333] : data_wire[309];
	assign		wire_l1_w21_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[381] : data_wire[357];
	assign		wire_l1_w22_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[46] : data_wire[22];
	assign		wire_l1_w22_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[94] : data_wire[70];
	assign		wire_l1_w22_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[142] : data_wire[118];
	assign		wire_l1_w22_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[190] : data_wire[166];
	assign		wire_l1_w22_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[238] : data_wire[214];
	assign		wire_l1_w22_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[286] : data_wire[262];
	assign		wire_l1_w22_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[334] : data_wire[310];
	assign		wire_l1_w22_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[382] : data_wire[358];
	assign		wire_l1_w23_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[47] : data_wire[23];
	assign		wire_l1_w23_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[95] : data_wire[71];
	assign		wire_l1_w23_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[143] : data_wire[119];
	assign		wire_l1_w23_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[191] : data_wire[167];
	assign		wire_l1_w23_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[239] : data_wire[215];
	assign		wire_l1_w23_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[287] : data_wire[263];
	assign		wire_l1_w23_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[335] : data_wire[311];
	assign		wire_l1_w23_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[383] : data_wire[359];
	assign		wire_l1_w2_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[26] : data_wire[2];
	assign		wire_l1_w2_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[74] : data_wire[50];
	assign		wire_l1_w2_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[122] : data_wire[98];
	assign		wire_l1_w2_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[170] : data_wire[146];
	assign		wire_l1_w2_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[218] : data_wire[194];
	assign		wire_l1_w2_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[266] : data_wire[242];
	assign		wire_l1_w2_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[314] : data_wire[290];
	assign		wire_l1_w2_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[362] : data_wire[338];
	assign		wire_l1_w3_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[27] : data_wire[3];
	assign		wire_l1_w3_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[75] : data_wire[51];
	assign		wire_l1_w3_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[123] : data_wire[99];
	assign		wire_l1_w3_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[171] : data_wire[147];
	assign		wire_l1_w3_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[219] : data_wire[195];
	assign		wire_l1_w3_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[267] : data_wire[243];
	assign		wire_l1_w3_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[315] : data_wire[291];
	assign		wire_l1_w3_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[363] : data_wire[339];
	assign		wire_l1_w4_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[28] : data_wire[4];
	assign		wire_l1_w4_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[76] : data_wire[52];
	assign		wire_l1_w4_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[124] : data_wire[100];
	assign		wire_l1_w4_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[172] : data_wire[148];
	assign		wire_l1_w4_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[220] : data_wire[196];
	assign		wire_l1_w4_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[268] : data_wire[244];
	assign		wire_l1_w4_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[316] : data_wire[292];
	assign		wire_l1_w4_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[364] : data_wire[340];
	assign		wire_l1_w5_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[29] : data_wire[5];
	assign		wire_l1_w5_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[77] : data_wire[53];
	assign		wire_l1_w5_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[125] : data_wire[101];
	assign		wire_l1_w5_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[173] : data_wire[149];
	assign		wire_l1_w5_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[221] : data_wire[197];
	assign		wire_l1_w5_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[269] : data_wire[245];
	assign		wire_l1_w5_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[317] : data_wire[293];
	assign		wire_l1_w5_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[365] : data_wire[341];
	assign		wire_l1_w6_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[30] : data_wire[6];
	assign		wire_l1_w6_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[78] : data_wire[54];
	assign		wire_l1_w6_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[126] : data_wire[102];
	assign		wire_l1_w6_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[174] : data_wire[150];
	assign		wire_l1_w6_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[222] : data_wire[198];
	assign		wire_l1_w6_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[270] : data_wire[246];
	assign		wire_l1_w6_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[318] : data_wire[294];
	assign		wire_l1_w6_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[366] : data_wire[342];
	assign		wire_l1_w7_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[31] : data_wire[7];
	assign		wire_l1_w7_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[79] : data_wire[55];
	assign		wire_l1_w7_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[127] : data_wire[103];
	assign		wire_l1_w7_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[175] : data_wire[151];
	assign		wire_l1_w7_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[223] : data_wire[199];
	assign		wire_l1_w7_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[271] : data_wire[247];
	assign		wire_l1_w7_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[319] : data_wire[295];
	assign		wire_l1_w7_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[367] : data_wire[343];
	assign		wire_l1_w8_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[32] : data_wire[8];
	assign		wire_l1_w8_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[80] : data_wire[56];
	assign		wire_l1_w8_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[128] : data_wire[104];
	assign		wire_l1_w8_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[176] : data_wire[152];
	assign		wire_l1_w8_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[224] : data_wire[200];
	assign		wire_l1_w8_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[272] : data_wire[248];
	assign		wire_l1_w8_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[320] : data_wire[296];
	assign		wire_l1_w8_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[368] : data_wire[344];
	assign		wire_l1_w9_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[33] : data_wire[9];
	assign		wire_l1_w9_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[81] : data_wire[57];
	assign		wire_l1_w9_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[129] : data_wire[105];
	assign		wire_l1_w9_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[177] : data_wire[153];
	assign		wire_l1_w9_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[225] : data_wire[201];
	assign		wire_l1_w9_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[273] : data_wire[249];
	assign		wire_l1_w9_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[321] : data_wire[297];
	assign		wire_l1_w9_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[369] : data_wire[345];
	assign		wire_l2_w0_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[385] : data_wire[384];
	assign		wire_l2_w0_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[387] : data_wire[386];
	assign		wire_l2_w0_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[389] : data_wire[388];
	assign		wire_l2_w0_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[391] : data_wire[390];
	assign		wire_l2_w10_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[465] : data_wire[464];
	assign		wire_l2_w10_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[467] : data_wire[466];
	assign		wire_l2_w10_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[469] : data_wire[468];
	assign		wire_l2_w10_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[471] : data_wire[470];
	assign		wire_l2_w11_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[473] : data_wire[472];
	assign		wire_l2_w11_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[475] : data_wire[474];
	assign		wire_l2_w11_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[477] : data_wire[476];
	assign		wire_l2_w11_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[479] : data_wire[478];
	assign		wire_l2_w12_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[481] : data_wire[480];
	assign		wire_l2_w12_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[483] : data_wire[482];
	assign		wire_l2_w12_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[485] : data_wire[484];
	assign		wire_l2_w12_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[487] : data_wire[486];
	assign		wire_l2_w13_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[489] : data_wire[488];
	assign		wire_l2_w13_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[491] : data_wire[490];
	assign		wire_l2_w13_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[493] : data_wire[492];
	assign		wire_l2_w13_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[495] : data_wire[494];
	assign		wire_l2_w14_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[497] : data_wire[496];
	assign		wire_l2_w14_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[499] : data_wire[498];
	assign		wire_l2_w14_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[501] : data_wire[500];
	assign		wire_l2_w14_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[503] : data_wire[502];
	assign		wire_l2_w15_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[505] : data_wire[504];
	assign		wire_l2_w15_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[507] : data_wire[506];
	assign		wire_l2_w15_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[509] : data_wire[508];
	assign		wire_l2_w15_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[511] : data_wire[510];
	assign		wire_l2_w16_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[513] : data_wire[512];
	assign		wire_l2_w16_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[515] : data_wire[514];
	assign		wire_l2_w16_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[517] : data_wire[516];
	assign		wire_l2_w16_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[519] : data_wire[518];
	assign		wire_l2_w17_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[521] : data_wire[520];
	assign		wire_l2_w17_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[523] : data_wire[522];
	assign		wire_l2_w17_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[525] : data_wire[524];
	assign		wire_l2_w17_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[527] : data_wire[526];
	assign		wire_l2_w18_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[529] : data_wire[528];
	assign		wire_l2_w18_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[531] : data_wire[530];
	assign		wire_l2_w18_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[533] : data_wire[532];
	assign		wire_l2_w18_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[535] : data_wire[534];
	assign		wire_l2_w19_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[537] : data_wire[536];
	assign		wire_l2_w19_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[539] : data_wire[538];
	assign		wire_l2_w19_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[541] : data_wire[540];
	assign		wire_l2_w19_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[543] : data_wire[542];
	assign		wire_l2_w1_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[393] : data_wire[392];
	assign		wire_l2_w1_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[395] : data_wire[394];
	assign		wire_l2_w1_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[397] : data_wire[396];
	assign		wire_l2_w1_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[399] : data_wire[398];
	assign		wire_l2_w20_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[545] : data_wire[544];
	assign		wire_l2_w20_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[547] : data_wire[546];
	assign		wire_l2_w20_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[549] : data_wire[548];
	assign		wire_l2_w20_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[551] : data_wire[550];
	assign		wire_l2_w21_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[553] : data_wire[552];
	assign		wire_l2_w21_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[555] : data_wire[554];
	assign		wire_l2_w21_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[557] : data_wire[556];
	assign		wire_l2_w21_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[559] : data_wire[558];
	assign		wire_l2_w22_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[561] : data_wire[560];
	assign		wire_l2_w22_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[563] : data_wire[562];
	assign		wire_l2_w22_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[565] : data_wire[564];
	assign		wire_l2_w22_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[567] : data_wire[566];
	assign		wire_l2_w23_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[569] : data_wire[568];
	assign		wire_l2_w23_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[571] : data_wire[570];
	assign		wire_l2_w23_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[573] : data_wire[572];
	assign		wire_l2_w23_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[575] : data_wire[574];
	assign		wire_l2_w2_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[401] : data_wire[400];
	assign		wire_l2_w2_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[403] : data_wire[402];
	assign		wire_l2_w2_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[405] : data_wire[404];
	assign		wire_l2_w2_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[407] : data_wire[406];
	assign		wire_l2_w3_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[409] : data_wire[408];
	assign		wire_l2_w3_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[411] : data_wire[410];
	assign		wire_l2_w3_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[413] : data_wire[412];
	assign		wire_l2_w3_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[415] : data_wire[414];
	assign		wire_l2_w4_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[417] : data_wire[416];
	assign		wire_l2_w4_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[419] : data_wire[418];
	assign		wire_l2_w4_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[421] : data_wire[420];
	assign		wire_l2_w4_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[423] : data_wire[422];
	assign		wire_l2_w5_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[425] : data_wire[424];
	assign		wire_l2_w5_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[427] : data_wire[426];
	assign		wire_l2_w5_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[429] : data_wire[428];
	assign		wire_l2_w5_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[431] : data_wire[430];
	assign		wire_l2_w6_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[433] : data_wire[432];
	assign		wire_l2_w6_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[435] : data_wire[434];
	assign		wire_l2_w6_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[437] : data_wire[436];
	assign		wire_l2_w6_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[439] : data_wire[438];
	assign		wire_l2_w7_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[441] : data_wire[440];
	assign		wire_l2_w7_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[443] : data_wire[442];
	assign		wire_l2_w7_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[445] : data_wire[444];
	assign		wire_l2_w7_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[447] : data_wire[446];
	assign		wire_l2_w8_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[449] : data_wire[448];
	assign		wire_l2_w8_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[451] : data_wire[450];
	assign		wire_l2_w8_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[453] : data_wire[452];
	assign		wire_l2_w8_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[455] : data_wire[454];
	assign		wire_l2_w9_n0_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[457] : data_wire[456];
	assign		wire_l2_w9_n1_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[459] : data_wire[458];
	assign		wire_l2_w9_n2_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[461] : data_wire[460];
	assign		wire_l2_w9_n3_mux_dataout = (sel_wire[5] === 1'b1) ? data_wire[463] : data_wire[462];
	assign		wire_l3_w0_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[577] : data_wire[576];
	assign		wire_l3_w0_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[579] : data_wire[578];
	assign		wire_l3_w10_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[617] : data_wire[616];
	assign		wire_l3_w10_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[619] : data_wire[618];
	assign		wire_l3_w11_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[621] : data_wire[620];
	assign		wire_l3_w11_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[623] : data_wire[622];
	assign		wire_l3_w12_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[625] : data_wire[624];
	assign		wire_l3_w12_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[627] : data_wire[626];
	assign		wire_l3_w13_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[629] : data_wire[628];
	assign		wire_l3_w13_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[631] : data_wire[630];
	assign		wire_l3_w14_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[633] : data_wire[632];
	assign		wire_l3_w14_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[635] : data_wire[634];
	assign		wire_l3_w15_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[637] : data_wire[636];
	assign		wire_l3_w15_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[639] : data_wire[638];
	assign		wire_l3_w16_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[641] : data_wire[640];
	assign		wire_l3_w16_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[643] : data_wire[642];
	assign		wire_l3_w17_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[645] : data_wire[644];
	assign		wire_l3_w17_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[647] : data_wire[646];
	assign		wire_l3_w18_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[649] : data_wire[648];
	assign		wire_l3_w18_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[651] : data_wire[650];
	assign		wire_l3_w19_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[653] : data_wire[652];
	assign		wire_l3_w19_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[655] : data_wire[654];
	assign		wire_l3_w1_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[581] : data_wire[580];
	assign		wire_l3_w1_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[583] : data_wire[582];
	assign		wire_l3_w20_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[657] : data_wire[656];
	assign		wire_l3_w20_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[659] : data_wire[658];
	assign		wire_l3_w21_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[661] : data_wire[660];
	assign		wire_l3_w21_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[663] : data_wire[662];
	assign		wire_l3_w22_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[665] : data_wire[664];
	assign		wire_l3_w22_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[667] : data_wire[666];
	assign		wire_l3_w23_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[669] : data_wire[668];
	assign		wire_l3_w23_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[671] : data_wire[670];
	assign		wire_l3_w2_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[585] : data_wire[584];
	assign		wire_l3_w2_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[587] : data_wire[586];
	assign		wire_l3_w3_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[589] : data_wire[588];
	assign		wire_l3_w3_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[591] : data_wire[590];
	assign		wire_l3_w4_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[593] : data_wire[592];
	assign		wire_l3_w4_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[595] : data_wire[594];
	assign		wire_l3_w5_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[597] : data_wire[596];
	assign		wire_l3_w5_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[599] : data_wire[598];
	assign		wire_l3_w6_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[601] : data_wire[600];
	assign		wire_l3_w6_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[603] : data_wire[602];
	assign		wire_l3_w7_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[605] : data_wire[604];
	assign		wire_l3_w7_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[607] : data_wire[606];
	assign		wire_l3_w8_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[609] : data_wire[608];
	assign		wire_l3_w8_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[611] : data_wire[610];
	assign		wire_l3_w9_n0_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[613] : data_wire[612];
	assign		wire_l3_w9_n1_mux_dataout = (sel_wire[10] === 1'b1) ? data_wire[615] : data_wire[614];
	assign		wire_l4_w0_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[673] : data_wire[672];
	assign		wire_l4_w10_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[693] : data_wire[692];
	assign		wire_l4_w11_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[695] : data_wire[694];
	assign		wire_l4_w12_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[697] : data_wire[696];
	assign		wire_l4_w13_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[699] : data_wire[698];
	assign		wire_l4_w14_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[701] : data_wire[700];
	assign		wire_l4_w15_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[703] : data_wire[702];
	assign		wire_l4_w16_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[705] : data_wire[704];
	assign		wire_l4_w17_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[707] : data_wire[706];
	assign		wire_l4_w18_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[709] : data_wire[708];
	assign		wire_l4_w19_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[711] : data_wire[710];
	assign		wire_l4_w1_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[675] : data_wire[674];
	assign		wire_l4_w20_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[713] : data_wire[712];
	assign		wire_l4_w21_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[715] : data_wire[714];
	assign		wire_l4_w22_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[717] : data_wire[716];
	assign		wire_l4_w23_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[719] : data_wire[718];
	assign		wire_l4_w2_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[677] : data_wire[676];
	assign		wire_l4_w3_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[679] : data_wire[678];
	assign		wire_l4_w4_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[681] : data_wire[680];
	assign		wire_l4_w5_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[683] : data_wire[682];
	assign		wire_l4_w6_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[685] : data_wire[684];
	assign		wire_l4_w7_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[687] : data_wire[686];
	assign		wire_l4_w8_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[689] : data_wire[688];
	assign		wire_l4_w9_n0_mux_dataout = (sel_wire[15] === 1'b1) ? data_wire[691] : data_wire[690];
	assign
		data_wire = {wire_l3_w23_n1_mux_dataout, wire_l3_w23_n0_mux_dataout, wire_l3_w22_n1_mux_dataout, wire_l3_w22_n0_mux_dataout, wire_l3_w21_n1_mux_dataout, wire_l3_w21_n0_mux_dataout, wire_l3_w20_n1_mux_dataout, wire_l3_w20_n0_mux_dataout, wire_l3_w19_n1_mux_dataout, wire_l3_w19_n0_mux_dataout, wire_l3_w18_n1_mux_dataout, wire_l3_w18_n0_mux_dataout, wire_l3_w17_n1_mux_dataout, wire_l3_w17_n0_mux_dataout, wire_l3_w16_n1_mux_dataout, wire_l3_w16_n0_mux_dataout, wire_l3_w15_n1_mux_dataout, wire_l3_w15_n0_mux_dataout, wire_l3_w14_n1_mux_dataout, wire_l3_w14_n0_mux_dataout, wire_l3_w13_n1_mux_dataout, wire_l3_w13_n0_mux_dataout, wire_l3_w12_n1_mux_dataout, wire_l3_w12_n0_mux_dataout, wire_l3_w11_n1_mux_dataout, wire_l3_w11_n0_mux_dataout, wire_l3_w10_n1_mux_dataout, wire_l3_w10_n0_mux_dataout, wire_l3_w9_n1_mux_dataout, wire_l3_w9_n0_mux_dataout, wire_l3_w8_n1_mux_dataout, wire_l3_w8_n0_mux_dataout, wire_l3_w7_n1_mux_dataout, wire_l3_w7_n0_mux_dataout, wire_l3_w6_n1_mux_dataout, wire_l3_w6_n0_mux_dataout, wire_l3_w5_n1_mux_dataout, wire_l3_w5_n0_mux_dataout, wire_l3_w4_n1_mux_dataout, wire_l3_w4_n0_mux_dataout, wire_l3_w3_n1_mux_dataout, wire_l3_w3_n0_mux_dataout, wire_l3_w2_n1_mux_dataout, wire_l3_w2_n0_mux_dataout, wire_l3_w1_n1_mux_dataout, wire_l3_w1_n0_mux_dataout, wire_l3_w0_n1_mux_dataout, wire_l3_w0_n0_mux_dataout, wire_l2_w23_n3_mux_dataout, wire_l2_w23_n2_mux_dataout, wire_l2_w23_n1_mux_dataout, wire_l2_w23_n0_mux_dataout, wire_l2_w22_n3_mux_dataout, wire_l2_w22_n2_mux_dataout, wire_l2_w22_n1_mux_dataout, wire_l2_w22_n0_mux_dataout, wire_l2_w21_n3_mux_dataout, wire_l2_w21_n2_mux_dataout, wire_l2_w21_n1_mux_dataout, wire_l2_w21_n0_mux_dataout, wire_l2_w20_n3_mux_dataout, wire_l2_w20_n2_mux_dataout, wire_l2_w20_n1_mux_dataout, wire_l2_w20_n0_mux_dataout, wire_l2_w19_n3_mux_dataout, wire_l2_w19_n2_mux_dataout, wire_l2_w19_n1_mux_dataout, wire_l2_w19_n0_mux_dataout, wire_l2_w18_n3_mux_dataout, wire_l2_w18_n2_mux_dataout, wire_l2_w18_n1_mux_dataout, wire_l2_w18_n0_mux_dataout, wire_l2_w17_n3_mux_dataout, wire_l2_w17_n2_mux_dataout
, wire_l2_w17_n1_mux_dataout, wire_l2_w17_n0_mux_dataout, wire_l2_w16_n3_mux_dataout, wire_l2_w16_n2_mux_dataout, wire_l2_w16_n1_mux_dataout, wire_l2_w16_n0_mux_dataout, wire_l2_w15_n3_mux_dataout, wire_l2_w15_n2_mux_dataout, wire_l2_w15_n1_mux_dataout, wire_l2_w15_n0_mux_dataout, wire_l2_w14_n3_mux_dataout, wire_l2_w14_n2_mux_dataout, wire_l2_w14_n1_mux_dataout, wire_l2_w14_n0_mux_dataout, wire_l2_w13_n3_mux_dataout, wire_l2_w13_n2_mux_dataout, wire_l2_w13_n1_mux_dataout, wire_l2_w13_n0_mux_dataout, wire_l2_w12_n3_mux_dataout, wire_l2_w12_n2_mux_dataout, wire_l2_w12_n1_mux_dataout, wire_l2_w12_n0_mux_dataout, wire_l2_w11_n3_mux_dataout, wire_l2_w11_n2_mux_dataout, wire_l2_w11_n1_mux_dataout, wire_l2_w11_n0_mux_dataout, wire_l2_w10_n3_mux_dataout, wire_l2_w10_n2_mux_dataout, wire_l2_w10_n1_mux_dataout, wire_l2_w10_n0_mux_dataout, wire_l2_w9_n3_mux_dataout, wire_l2_w9_n2_mux_dataout, wire_l2_w9_n1_mux_dataout, wire_l2_w9_n0_mux_dataout, wire_l2_w8_n3_mux_dataout, wire_l2_w8_n2_mux_dataout, wire_l2_w8_n1_mux_dataout, wire_l2_w8_n0_mux_dataout, wire_l2_w7_n3_mux_dataout, wire_l2_w7_n2_mux_dataout, wire_l2_w7_n1_mux_dataout, wire_l2_w7_n0_mux_dataout, wire_l2_w6_n3_mux_dataout, wire_l2_w6_n2_mux_dataout, wire_l2_w6_n1_mux_dataout, wire_l2_w6_n0_mux_dataout, wire_l2_w5_n3_mux_dataout, wire_l2_w5_n2_mux_dataout, wire_l2_w5_n1_mux_dataout, wire_l2_w5_n0_mux_dataout, wire_l2_w4_n3_mux_dataout, wire_l2_w4_n2_mux_dataout, wire_l2_w4_n1_mux_dataout, wire_l2_w4_n0_mux_dataout, wire_l2_w3_n3_mux_dataout, wire_l2_w3_n2_mux_dataout, wire_l2_w3_n1_mux_dataout, wire_l2_w3_n0_mux_dataout, wire_l2_w2_n3_mux_dataout, wire_l2_w2_n2_mux_dataout, wire_l2_w2_n1_mux_dataout, wire_l2_w2_n0_mux_dataout, wire_l2_w1_n3_mux_dataout, wire_l2_w1_n2_mux_dataout, wire_l2_w1_n1_mux_dataout, wire_l2_w1_n0_mux_dataout, wire_l2_w0_n3_mux_dataout, wire_l2_w0_n2_mux_dataout, wire_l2_w0_n1_mux_dataout, wire_l2_w0_n0_mux_dataout, wire_l1_w23_n7_mux_dataout, wire_l1_w23_n6_mux_dataout, wire_l1_w23_n5_mux_dataout, wire_l1_w23_n4_mux_dataout, wire_l1_w23_n3_mux_dataout
, wire_l1_w23_n2_mux_dataout, wire_l1_w23_n1_mux_dataout, wire_l1_w23_n0_mux_dataout, wire_l1_w22_n7_mux_dataout, wire_l1_w22_n6_mux_dataout, wire_l1_w22_n5_mux_dataout, wire_l1_w22_n4_mux_dataout, wire_l1_w22_n3_mux_dataout, wire_l1_w22_n2_mux_dataout, wire_l1_w22_n1_mux_dataout, wire_l1_w22_n0_mux_dataout, wire_l1_w21_n7_mux_dataout, wire_l1_w21_n6_mux_dataout, wire_l1_w21_n5_mux_dataout, wire_l1_w21_n4_mux_dataout, wire_l1_w21_n3_mux_dataout, wire_l1_w21_n2_mux_dataout, wire_l1_w21_n1_mux_dataout, wire_l1_w21_n0_mux_dataout, wire_l1_w20_n7_mux_dataout, wire_l1_w20_n6_mux_dataout, wire_l1_w20_n5_mux_dataout, wire_l1_w20_n4_mux_dataout, wire_l1_w20_n3_mux_dataout, wire_l1_w20_n2_mux_dataout, wire_l1_w20_n1_mux_dataout, wire_l1_w20_n0_mux_dataout, wire_l1_w19_n7_mux_dataout, wire_l1_w19_n6_mux_dataout, wire_l1_w19_n5_mux_dataout, wire_l1_w19_n4_mux_dataout, wire_l1_w19_n3_mux_dataout, wire_l1_w19_n2_mux_dataout, wire_l1_w19_n1_mux_dataout, wire_l1_w19_n0_mux_dataout, wire_l1_w18_n7_mux_dataout, wire_l1_w18_n6_mux_dataout, wire_l1_w18_n5_mux_dataout, wire_l1_w18_n4_mux_dataout, wire_l1_w18_n3_mux_dataout, wire_l1_w18_n2_mux_dataout, wire_l1_w18_n1_mux_dataout, wire_l1_w18_n0_mux_dataout, wire_l1_w17_n7_mux_dataout, wire_l1_w17_n6_mux_dataout, wire_l1_w17_n5_mux_dataout, wire_l1_w17_n4_mux_dataout, wire_l1_w17_n3_mux_dataout, wire_l1_w17_n2_mux_dataout, wire_l1_w17_n1_mux_dataout, wire_l1_w17_n0_mux_dataout, wire_l1_w16_n7_mux_dataout, wire_l1_w16_n6_mux_dataout, wire_l1_w16_n5_mux_dataout, wire_l1_w16_n4_mux_dataout, wire_l1_w16_n3_mux_dataout, wire_l1_w16_n2_mux_dataout, wire_l1_w16_n1_mux_dataout, wire_l1_w16_n0_mux_dataout, wire_l1_w15_n7_mux_dataout, wire_l1_w15_n6_mux_dataout, wire_l1_w15_n5_mux_dataout, wire_l1_w15_n4_mux_dataout, wire_l1_w15_n3_mux_dataout, wire_l1_w15_n2_mux_dataout, wire_l1_w15_n1_mux_dataout, wire_l1_w15_n0_mux_dataout, wire_l1_w14_n7_mux_dataout, wire_l1_w14_n6_mux_dataout, wire_l1_w14_n5_mux_dataout, wire_l1_w14_n4_mux_dataout, wire_l1_w14_n3_mux_dataout, wire_l1_w14_n2_mux_dataout, wire_l1_w14_n1_mux_dataout
, wire_l1_w14_n0_mux_dataout, wire_l1_w13_n7_mux_dataout, wire_l1_w13_n6_mux_dataout, wire_l1_w13_n5_mux_dataout, wire_l1_w13_n4_mux_dataout, wire_l1_w13_n3_mux_dataout, wire_l1_w13_n2_mux_dataout, wire_l1_w13_n1_mux_dataout, wire_l1_w13_n0_mux_dataout, wire_l1_w12_n7_mux_dataout, wire_l1_w12_n6_mux_dataout, wire_l1_w12_n5_mux_dataout, wire_l1_w12_n4_mux_dataout, wire_l1_w12_n3_mux_dataout, wire_l1_w12_n2_mux_dataout, wire_l1_w12_n1_mux_dataout, wire_l1_w12_n0_mux_dataout, wire_l1_w11_n7_mux_dataout, wire_l1_w11_n6_mux_dataout, wire_l1_w11_n5_mux_dataout, wire_l1_w11_n4_mux_dataout, wire_l1_w11_n3_mux_dataout, wire_l1_w11_n2_mux_dataout, wire_l1_w11_n1_mux_dataout, wire_l1_w11_n0_mux_dataout, wire_l1_w10_n7_mux_dataout, wire_l1_w10_n6_mux_dataout, wire_l1_w10_n5_mux_dataout, wire_l1_w10_n4_mux_dataout, wire_l1_w10_n3_mux_dataout, wire_l1_w10_n2_mux_dataout, wire_l1_w10_n1_mux_dataout, wire_l1_w10_n0_mux_dataout, wire_l1_w9_n7_mux_dataout, wire_l1_w9_n6_mux_dataout, wire_l1_w9_n5_mux_dataout, wire_l1_w9_n4_mux_dataout, wire_l1_w9_n3_mux_dataout, wire_l1_w9_n2_mux_dataout, wire_l1_w9_n1_mux_dataout, wire_l1_w9_n0_mux_dataout, wire_l1_w8_n7_mux_dataout, wire_l1_w8_n6_mux_dataout, wire_l1_w8_n5_mux_dataout, wire_l1_w8_n4_mux_dataout, wire_l1_w8_n3_mux_dataout, wire_l1_w8_n2_mux_dataout, wire_l1_w8_n1_mux_dataout, wire_l1_w8_n0_mux_dataout, wire_l1_w7_n7_mux_dataout, wire_l1_w7_n6_mux_dataout, wire_l1_w7_n5_mux_dataout, wire_l1_w7_n4_mux_dataout, wire_l1_w7_n3_mux_dataout, wire_l1_w7_n2_mux_dataout, wire_l1_w7_n1_mux_dataout, wire_l1_w7_n0_mux_dataout, wire_l1_w6_n7_mux_dataout, wire_l1_w6_n6_mux_dataout, wire_l1_w6_n5_mux_dataout, wire_l1_w6_n4_mux_dataout, wire_l1_w6_n3_mux_dataout, wire_l1_w6_n2_mux_dataout, wire_l1_w6_n1_mux_dataout, wire_l1_w6_n0_mux_dataout, wire_l1_w5_n7_mux_dataout, wire_l1_w5_n6_mux_dataout, wire_l1_w5_n5_mux_dataout, wire_l1_w5_n4_mux_dataout, wire_l1_w5_n3_mux_dataout, wire_l1_w5_n2_mux_dataout, wire_l1_w5_n1_mux_dataout, wire_l1_w5_n0_mux_dataout, wire_l1_w4_n7_mux_dataout, wire_l1_w4_n6_mux_dataout
, wire_l1_w4_n5_mux_dataout, wire_l1_w4_n4_mux_dataout, wire_l1_w4_n3_mux_dataout, wire_l1_w4_n2_mux_dataout, wire_l1_w4_n1_mux_dataout, wire_l1_w4_n0_mux_dataout, wire_l1_w3_n7_mux_dataout, wire_l1_w3_n6_mux_dataout, wire_l1_w3_n5_mux_dataout, wire_l1_w3_n4_mux_dataout, wire_l1_w3_n3_mux_dataout, wire_l1_w3_n2_mux_dataout, wire_l1_w3_n1_mux_dataout, wire_l1_w3_n0_mux_dataout, wire_l1_w2_n7_mux_dataout, wire_l1_w2_n6_mux_dataout, wire_l1_w2_n5_mux_dataout, wire_l1_w2_n4_mux_dataout, wire_l1_w2_n3_mux_dataout, wire_l1_w2_n2_mux_dataout, wire_l1_w2_n1_mux_dataout, wire_l1_w2_n0_mux_dataout, wire_l1_w1_n7_mux_dataout, wire_l1_w1_n6_mux_dataout, wire_l1_w1_n5_mux_dataout, wire_l1_w1_n4_mux_dataout, wire_l1_w1_n3_mux_dataout, wire_l1_w1_n2_mux_dataout, wire_l1_w1_n1_mux_dataout, wire_l1_w1_n0_mux_dataout, wire_l1_w0_n7_mux_dataout, wire_l1_w0_n6_mux_dataout, wire_l1_w0_n5_mux_dataout, wire_l1_w0_n4_mux_dataout, wire_l1_w0_n3_mux_dataout, wire_l1_w0_n2_mux_dataout, wire_l1_w0_n1_mux_dataout, wire_l1_w0_n0_mux_dataout, data},
		result = result_wire_ext,
		result_wire_ext = {wire_l4_w23_n0_mux_dataout, wire_l4_w22_n0_mux_dataout, wire_l4_w21_n0_mux_dataout, wire_l4_w20_n0_mux_dataout, wire_l4_w19_n0_mux_dataout, wire_l4_w18_n0_mux_dataout, wire_l4_w17_n0_mux_dataout, wire_l4_w16_n0_mux_dataout, wire_l4_w15_n0_mux_dataout, wire_l4_w14_n0_mux_dataout, wire_l4_w13_n0_mux_dataout, wire_l4_w12_n0_mux_dataout, wire_l4_w11_n0_mux_dataout, wire_l4_w10_n0_mux_dataout, wire_l4_w9_n0_mux_dataout, wire_l4_w8_n0_mux_dataout, wire_l4_w7_n0_mux_dataout, wire_l4_w6_n0_mux_dataout, wire_l4_w5_n0_mux_dataout, wire_l4_w4_n0_mux_dataout, wire_l4_w3_n0_mux_dataout, wire_l4_w2_n0_mux_dataout, wire_l4_w1_n0_mux_dataout, wire_l4_w0_n0_mux_dataout},
		sel_wire = {sel[3], {4{1'b0}}, sel[2], {4{1'b0}}, sel[1], {4{1'b0}}, sel[0]};
endmodule //ImageROM_mux

//synthesis_resources = lut 136 M10K 384 reg 8 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  ImageROM_altsyncram
	( 
	address_a,
	clock0,
	q_a) /* synthesis synthesis_clearbox=1 */;
	input   [16:0]  address_a;
	input   clock0;
	output   [23:0]  q_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   clock0;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[3:0]	address_reg_a;
	reg	[3:0]	out_address_reg_a;
	wire  [15:0]   wire_rden_decode_eq;
	wire  [23:0]   wire_mux2_result;
	wire  [0:0]   wire_ram_block1a_0portadataout;
	wire  [0:0]   wire_ram_block1a_1portadataout;
	wire  [0:0]   wire_ram_block1a_2portadataout;
	wire  [0:0]   wire_ram_block1a_3portadataout;
	wire  [0:0]   wire_ram_block1a_4portadataout;
	wire  [0:0]   wire_ram_block1a_5portadataout;
	wire  [0:0]   wire_ram_block1a_6portadataout;
	wire  [0:0]   wire_ram_block1a_7portadataout;
	wire  [0:0]   wire_ram_block1a_8portadataout;
	wire  [0:0]   wire_ram_block1a_9portadataout;
	wire  [0:0]   wire_ram_block1a_10portadataout;
	wire  [0:0]   wire_ram_block1a_11portadataout;
	wire  [0:0]   wire_ram_block1a_12portadataout;
	wire  [0:0]   wire_ram_block1a_13portadataout;
	wire  [0:0]   wire_ram_block1a_14portadataout;
	wire  [0:0]   wire_ram_block1a_15portadataout;
	wire  [0:0]   wire_ram_block1a_16portadataout;
	wire  [0:0]   wire_ram_block1a_17portadataout;
	wire  [0:0]   wire_ram_block1a_18portadataout;
	wire  [0:0]   wire_ram_block1a_19portadataout;
	wire  [0:0]   wire_ram_block1a_20portadataout;
	wire  [0:0]   wire_ram_block1a_21portadataout;
	wire  [0:0]   wire_ram_block1a_22portadataout;
	wire  [0:0]   wire_ram_block1a_23portadataout;
	wire  [0:0]   wire_ram_block1a_24portadataout;
	wire  [0:0]   wire_ram_block1a_25portadataout;
	wire  [0:0]   wire_ram_block1a_26portadataout;
	wire  [0:0]   wire_ram_block1a_27portadataout;
	wire  [0:0]   wire_ram_block1a_28portadataout;
	wire  [0:0]   wire_ram_block1a_29portadataout;
	wire  [0:0]   wire_ram_block1a_30portadataout;
	wire  [0:0]   wire_ram_block1a_31portadataout;
	wire  [0:0]   wire_ram_block1a_32portadataout;
	wire  [0:0]   wire_ram_block1a_33portadataout;
	wire  [0:0]   wire_ram_block1a_34portadataout;
	wire  [0:0]   wire_ram_block1a_35portadataout;
	wire  [0:0]   wire_ram_block1a_36portadataout;
	wire  [0:0]   wire_ram_block1a_37portadataout;
	wire  [0:0]   wire_ram_block1a_38portadataout;
	wire  [0:0]   wire_ram_block1a_39portadataout;
	wire  [0:0]   wire_ram_block1a_40portadataout;
	wire  [0:0]   wire_ram_block1a_41portadataout;
	wire  [0:0]   wire_ram_block1a_42portadataout;
	wire  [0:0]   wire_ram_block1a_43portadataout;
	wire  [0:0]   wire_ram_block1a_44portadataout;
	wire  [0:0]   wire_ram_block1a_45portadataout;
	wire  [0:0]   wire_ram_block1a_46portadataout;
	wire  [0:0]   wire_ram_block1a_47portadataout;
	wire  [0:0]   wire_ram_block1a_48portadataout;
	wire  [0:0]   wire_ram_block1a_49portadataout;
	wire  [0:0]   wire_ram_block1a_50portadataout;
	wire  [0:0]   wire_ram_block1a_51portadataout;
	wire  [0:0]   wire_ram_block1a_52portadataout;
	wire  [0:0]   wire_ram_block1a_53portadataout;
	wire  [0:0]   wire_ram_block1a_54portadataout;
	wire  [0:0]   wire_ram_block1a_55portadataout;
	wire  [0:0]   wire_ram_block1a_56portadataout;
	wire  [0:0]   wire_ram_block1a_57portadataout;
	wire  [0:0]   wire_ram_block1a_58portadataout;
	wire  [0:0]   wire_ram_block1a_59portadataout;
	wire  [0:0]   wire_ram_block1a_60portadataout;
	wire  [0:0]   wire_ram_block1a_61portadataout;
	wire  [0:0]   wire_ram_block1a_62portadataout;
	wire  [0:0]   wire_ram_block1a_63portadataout;
	wire  [0:0]   wire_ram_block1a_64portadataout;
	wire  [0:0]   wire_ram_block1a_65portadataout;
	wire  [0:0]   wire_ram_block1a_66portadataout;
	wire  [0:0]   wire_ram_block1a_67portadataout;
	wire  [0:0]   wire_ram_block1a_68portadataout;
	wire  [0:0]   wire_ram_block1a_69portadataout;
	wire  [0:0]   wire_ram_block1a_70portadataout;
	wire  [0:0]   wire_ram_block1a_71portadataout;
	wire  [0:0]   wire_ram_block1a_72portadataout;
	wire  [0:0]   wire_ram_block1a_73portadataout;
	wire  [0:0]   wire_ram_block1a_74portadataout;
	wire  [0:0]   wire_ram_block1a_75portadataout;
	wire  [0:0]   wire_ram_block1a_76portadataout;
	wire  [0:0]   wire_ram_block1a_77portadataout;
	wire  [0:0]   wire_ram_block1a_78portadataout;
	wire  [0:0]   wire_ram_block1a_79portadataout;
	wire  [0:0]   wire_ram_block1a_80portadataout;
	wire  [0:0]   wire_ram_block1a_81portadataout;
	wire  [0:0]   wire_ram_block1a_82portadataout;
	wire  [0:0]   wire_ram_block1a_83portadataout;
	wire  [0:0]   wire_ram_block1a_84portadataout;
	wire  [0:0]   wire_ram_block1a_85portadataout;
	wire  [0:0]   wire_ram_block1a_86portadataout;
	wire  [0:0]   wire_ram_block1a_87portadataout;
	wire  [0:0]   wire_ram_block1a_88portadataout;
	wire  [0:0]   wire_ram_block1a_89portadataout;
	wire  [0:0]   wire_ram_block1a_90portadataout;
	wire  [0:0]   wire_ram_block1a_91portadataout;
	wire  [0:0]   wire_ram_block1a_92portadataout;
	wire  [0:0]   wire_ram_block1a_93portadataout;
	wire  [0:0]   wire_ram_block1a_94portadataout;
	wire  [0:0]   wire_ram_block1a_95portadataout;
	wire  [0:0]   wire_ram_block1a_96portadataout;
	wire  [0:0]   wire_ram_block1a_97portadataout;
	wire  [0:0]   wire_ram_block1a_98portadataout;
	wire  [0:0]   wire_ram_block1a_99portadataout;
	wire  [0:0]   wire_ram_block1a_100portadataout;
	wire  [0:0]   wire_ram_block1a_101portadataout;
	wire  [0:0]   wire_ram_block1a_102portadataout;
	wire  [0:0]   wire_ram_block1a_103portadataout;
	wire  [0:0]   wire_ram_block1a_104portadataout;
	wire  [0:0]   wire_ram_block1a_105portadataout;
	wire  [0:0]   wire_ram_block1a_106portadataout;
	wire  [0:0]   wire_ram_block1a_107portadataout;
	wire  [0:0]   wire_ram_block1a_108portadataout;
	wire  [0:0]   wire_ram_block1a_109portadataout;
	wire  [0:0]   wire_ram_block1a_110portadataout;
	wire  [0:0]   wire_ram_block1a_111portadataout;
	wire  [0:0]   wire_ram_block1a_112portadataout;
	wire  [0:0]   wire_ram_block1a_113portadataout;
	wire  [0:0]   wire_ram_block1a_114portadataout;
	wire  [0:0]   wire_ram_block1a_115portadataout;
	wire  [0:0]   wire_ram_block1a_116portadataout;
	wire  [0:0]   wire_ram_block1a_117portadataout;
	wire  [0:0]   wire_ram_block1a_118portadataout;
	wire  [0:0]   wire_ram_block1a_119portadataout;
	wire  [0:0]   wire_ram_block1a_120portadataout;
	wire  [0:0]   wire_ram_block1a_121portadataout;
	wire  [0:0]   wire_ram_block1a_122portadataout;
	wire  [0:0]   wire_ram_block1a_123portadataout;
	wire  [0:0]   wire_ram_block1a_124portadataout;
	wire  [0:0]   wire_ram_block1a_125portadataout;
	wire  [0:0]   wire_ram_block1a_126portadataout;
	wire  [0:0]   wire_ram_block1a_127portadataout;
	wire  [0:0]   wire_ram_block1a_128portadataout;
	wire  [0:0]   wire_ram_block1a_129portadataout;
	wire  [0:0]   wire_ram_block1a_130portadataout;
	wire  [0:0]   wire_ram_block1a_131portadataout;
	wire  [0:0]   wire_ram_block1a_132portadataout;
	wire  [0:0]   wire_ram_block1a_133portadataout;
	wire  [0:0]   wire_ram_block1a_134portadataout;
	wire  [0:0]   wire_ram_block1a_135portadataout;
	wire  [0:0]   wire_ram_block1a_136portadataout;
	wire  [0:0]   wire_ram_block1a_137portadataout;
	wire  [0:0]   wire_ram_block1a_138portadataout;
	wire  [0:0]   wire_ram_block1a_139portadataout;
	wire  [0:0]   wire_ram_block1a_140portadataout;
	wire  [0:0]   wire_ram_block1a_141portadataout;
	wire  [0:0]   wire_ram_block1a_142portadataout;
	wire  [0:0]   wire_ram_block1a_143portadataout;
	wire  [0:0]   wire_ram_block1a_144portadataout;
	wire  [0:0]   wire_ram_block1a_145portadataout;
	wire  [0:0]   wire_ram_block1a_146portadataout;
	wire  [0:0]   wire_ram_block1a_147portadataout;
	wire  [0:0]   wire_ram_block1a_148portadataout;
	wire  [0:0]   wire_ram_block1a_149portadataout;
	wire  [0:0]   wire_ram_block1a_150portadataout;
	wire  [0:0]   wire_ram_block1a_151portadataout;
	wire  [0:0]   wire_ram_block1a_152portadataout;
	wire  [0:0]   wire_ram_block1a_153portadataout;
	wire  [0:0]   wire_ram_block1a_154portadataout;
	wire  [0:0]   wire_ram_block1a_155portadataout;
	wire  [0:0]   wire_ram_block1a_156portadataout;
	wire  [0:0]   wire_ram_block1a_157portadataout;
	wire  [0:0]   wire_ram_block1a_158portadataout;
	wire  [0:0]   wire_ram_block1a_159portadataout;
	wire  [0:0]   wire_ram_block1a_160portadataout;
	wire  [0:0]   wire_ram_block1a_161portadataout;
	wire  [0:0]   wire_ram_block1a_162portadataout;
	wire  [0:0]   wire_ram_block1a_163portadataout;
	wire  [0:0]   wire_ram_block1a_164portadataout;
	wire  [0:0]   wire_ram_block1a_165portadataout;
	wire  [0:0]   wire_ram_block1a_166portadataout;
	wire  [0:0]   wire_ram_block1a_167portadataout;
	wire  [0:0]   wire_ram_block1a_168portadataout;
	wire  [0:0]   wire_ram_block1a_169portadataout;
	wire  [0:0]   wire_ram_block1a_170portadataout;
	wire  [0:0]   wire_ram_block1a_171portadataout;
	wire  [0:0]   wire_ram_block1a_172portadataout;
	wire  [0:0]   wire_ram_block1a_173portadataout;
	wire  [0:0]   wire_ram_block1a_174portadataout;
	wire  [0:0]   wire_ram_block1a_175portadataout;
	wire  [0:0]   wire_ram_block1a_176portadataout;
	wire  [0:0]   wire_ram_block1a_177portadataout;
	wire  [0:0]   wire_ram_block1a_178portadataout;
	wire  [0:0]   wire_ram_block1a_179portadataout;
	wire  [0:0]   wire_ram_block1a_180portadataout;
	wire  [0:0]   wire_ram_block1a_181portadataout;
	wire  [0:0]   wire_ram_block1a_182portadataout;
	wire  [0:0]   wire_ram_block1a_183portadataout;
	wire  [0:0]   wire_ram_block1a_184portadataout;
	wire  [0:0]   wire_ram_block1a_185portadataout;
	wire  [0:0]   wire_ram_block1a_186portadataout;
	wire  [0:0]   wire_ram_block1a_187portadataout;
	wire  [0:0]   wire_ram_block1a_188portadataout;
	wire  [0:0]   wire_ram_block1a_189portadataout;
	wire  [0:0]   wire_ram_block1a_190portadataout;
	wire  [0:0]   wire_ram_block1a_191portadataout;
	wire  [0:0]   wire_ram_block1a_192portadataout;
	wire  [0:0]   wire_ram_block1a_193portadataout;
	wire  [0:0]   wire_ram_block1a_194portadataout;
	wire  [0:0]   wire_ram_block1a_195portadataout;
	wire  [0:0]   wire_ram_block1a_196portadataout;
	wire  [0:0]   wire_ram_block1a_197portadataout;
	wire  [0:0]   wire_ram_block1a_198portadataout;
	wire  [0:0]   wire_ram_block1a_199portadataout;
	wire  [0:0]   wire_ram_block1a_200portadataout;
	wire  [0:0]   wire_ram_block1a_201portadataout;
	wire  [0:0]   wire_ram_block1a_202portadataout;
	wire  [0:0]   wire_ram_block1a_203portadataout;
	wire  [0:0]   wire_ram_block1a_204portadataout;
	wire  [0:0]   wire_ram_block1a_205portadataout;
	wire  [0:0]   wire_ram_block1a_206portadataout;
	wire  [0:0]   wire_ram_block1a_207portadataout;
	wire  [0:0]   wire_ram_block1a_208portadataout;
	wire  [0:0]   wire_ram_block1a_209portadataout;
	wire  [0:0]   wire_ram_block1a_210portadataout;
	wire  [0:0]   wire_ram_block1a_211portadataout;
	wire  [0:0]   wire_ram_block1a_212portadataout;
	wire  [0:0]   wire_ram_block1a_213portadataout;
	wire  [0:0]   wire_ram_block1a_214portadataout;
	wire  [0:0]   wire_ram_block1a_215portadataout;
	wire  [0:0]   wire_ram_block1a_216portadataout;
	wire  [0:0]   wire_ram_block1a_217portadataout;
	wire  [0:0]   wire_ram_block1a_218portadataout;
	wire  [0:0]   wire_ram_block1a_219portadataout;
	wire  [0:0]   wire_ram_block1a_220portadataout;
	wire  [0:0]   wire_ram_block1a_221portadataout;
	wire  [0:0]   wire_ram_block1a_222portadataout;
	wire  [0:0]   wire_ram_block1a_223portadataout;
	wire  [0:0]   wire_ram_block1a_224portadataout;
	wire  [0:0]   wire_ram_block1a_225portadataout;
	wire  [0:0]   wire_ram_block1a_226portadataout;
	wire  [0:0]   wire_ram_block1a_227portadataout;
	wire  [0:0]   wire_ram_block1a_228portadataout;
	wire  [0:0]   wire_ram_block1a_229portadataout;
	wire  [0:0]   wire_ram_block1a_230portadataout;
	wire  [0:0]   wire_ram_block1a_231portadataout;
	wire  [0:0]   wire_ram_block1a_232portadataout;
	wire  [0:0]   wire_ram_block1a_233portadataout;
	wire  [0:0]   wire_ram_block1a_234portadataout;
	wire  [0:0]   wire_ram_block1a_235portadataout;
	wire  [0:0]   wire_ram_block1a_236portadataout;
	wire  [0:0]   wire_ram_block1a_237portadataout;
	wire  [0:0]   wire_ram_block1a_238portadataout;
	wire  [0:0]   wire_ram_block1a_239portadataout;
	wire  [0:0]   wire_ram_block1a_240portadataout;
	wire  [0:0]   wire_ram_block1a_241portadataout;
	wire  [0:0]   wire_ram_block1a_242portadataout;
	wire  [0:0]   wire_ram_block1a_243portadataout;
	wire  [0:0]   wire_ram_block1a_244portadataout;
	wire  [0:0]   wire_ram_block1a_245portadataout;
	wire  [0:0]   wire_ram_block1a_246portadataout;
	wire  [0:0]   wire_ram_block1a_247portadataout;
	wire  [0:0]   wire_ram_block1a_248portadataout;
	wire  [0:0]   wire_ram_block1a_249portadataout;
	wire  [0:0]   wire_ram_block1a_250portadataout;
	wire  [0:0]   wire_ram_block1a_251portadataout;
	wire  [0:0]   wire_ram_block1a_252portadataout;
	wire  [0:0]   wire_ram_block1a_253portadataout;
	wire  [0:0]   wire_ram_block1a_254portadataout;
	wire  [0:0]   wire_ram_block1a_255portadataout;
	wire  [0:0]   wire_ram_block1a_256portadataout;
	wire  [0:0]   wire_ram_block1a_257portadataout;
	wire  [0:0]   wire_ram_block1a_258portadataout;
	wire  [0:0]   wire_ram_block1a_259portadataout;
	wire  [0:0]   wire_ram_block1a_260portadataout;
	wire  [0:0]   wire_ram_block1a_261portadataout;
	wire  [0:0]   wire_ram_block1a_262portadataout;
	wire  [0:0]   wire_ram_block1a_263portadataout;
	wire  [0:0]   wire_ram_block1a_264portadataout;
	wire  [0:0]   wire_ram_block1a_265portadataout;
	wire  [0:0]   wire_ram_block1a_266portadataout;
	wire  [0:0]   wire_ram_block1a_267portadataout;
	wire  [0:0]   wire_ram_block1a_268portadataout;
	wire  [0:0]   wire_ram_block1a_269portadataout;
	wire  [0:0]   wire_ram_block1a_270portadataout;
	wire  [0:0]   wire_ram_block1a_271portadataout;
	wire  [0:0]   wire_ram_block1a_272portadataout;
	wire  [0:0]   wire_ram_block1a_273portadataout;
	wire  [0:0]   wire_ram_block1a_274portadataout;
	wire  [0:0]   wire_ram_block1a_275portadataout;
	wire  [0:0]   wire_ram_block1a_276portadataout;
	wire  [0:0]   wire_ram_block1a_277portadataout;
	wire  [0:0]   wire_ram_block1a_278portadataout;
	wire  [0:0]   wire_ram_block1a_279portadataout;
	wire  [0:0]   wire_ram_block1a_280portadataout;
	wire  [0:0]   wire_ram_block1a_281portadataout;
	wire  [0:0]   wire_ram_block1a_282portadataout;
	wire  [0:0]   wire_ram_block1a_283portadataout;
	wire  [0:0]   wire_ram_block1a_284portadataout;
	wire  [0:0]   wire_ram_block1a_285portadataout;
	wire  [0:0]   wire_ram_block1a_286portadataout;
	wire  [0:0]   wire_ram_block1a_287portadataout;
	wire  [0:0]   wire_ram_block1a_288portadataout;
	wire  [0:0]   wire_ram_block1a_289portadataout;
	wire  [0:0]   wire_ram_block1a_290portadataout;
	wire  [0:0]   wire_ram_block1a_291portadataout;
	wire  [0:0]   wire_ram_block1a_292portadataout;
	wire  [0:0]   wire_ram_block1a_293portadataout;
	wire  [0:0]   wire_ram_block1a_294portadataout;
	wire  [0:0]   wire_ram_block1a_295portadataout;
	wire  [0:0]   wire_ram_block1a_296portadataout;
	wire  [0:0]   wire_ram_block1a_297portadataout;
	wire  [0:0]   wire_ram_block1a_298portadataout;
	wire  [0:0]   wire_ram_block1a_299portadataout;
	wire  [0:0]   wire_ram_block1a_300portadataout;
	wire  [0:0]   wire_ram_block1a_301portadataout;
	wire  [0:0]   wire_ram_block1a_302portadataout;
	wire  [0:0]   wire_ram_block1a_303portadataout;
	wire  [0:0]   wire_ram_block1a_304portadataout;
	wire  [0:0]   wire_ram_block1a_305portadataout;
	wire  [0:0]   wire_ram_block1a_306portadataout;
	wire  [0:0]   wire_ram_block1a_307portadataout;
	wire  [0:0]   wire_ram_block1a_308portadataout;
	wire  [0:0]   wire_ram_block1a_309portadataout;
	wire  [0:0]   wire_ram_block1a_310portadataout;
	wire  [0:0]   wire_ram_block1a_311portadataout;
	wire  [0:0]   wire_ram_block1a_312portadataout;
	wire  [0:0]   wire_ram_block1a_313portadataout;
	wire  [0:0]   wire_ram_block1a_314portadataout;
	wire  [0:0]   wire_ram_block1a_315portadataout;
	wire  [0:0]   wire_ram_block1a_316portadataout;
	wire  [0:0]   wire_ram_block1a_317portadataout;
	wire  [0:0]   wire_ram_block1a_318portadataout;
	wire  [0:0]   wire_ram_block1a_319portadataout;
	wire  [0:0]   wire_ram_block1a_320portadataout;
	wire  [0:0]   wire_ram_block1a_321portadataout;
	wire  [0:0]   wire_ram_block1a_322portadataout;
	wire  [0:0]   wire_ram_block1a_323portadataout;
	wire  [0:0]   wire_ram_block1a_324portadataout;
	wire  [0:0]   wire_ram_block1a_325portadataout;
	wire  [0:0]   wire_ram_block1a_326portadataout;
	wire  [0:0]   wire_ram_block1a_327portadataout;
	wire  [0:0]   wire_ram_block1a_328portadataout;
	wire  [0:0]   wire_ram_block1a_329portadataout;
	wire  [0:0]   wire_ram_block1a_330portadataout;
	wire  [0:0]   wire_ram_block1a_331portadataout;
	wire  [0:0]   wire_ram_block1a_332portadataout;
	wire  [0:0]   wire_ram_block1a_333portadataout;
	wire  [0:0]   wire_ram_block1a_334portadataout;
	wire  [0:0]   wire_ram_block1a_335portadataout;
	wire  [0:0]   wire_ram_block1a_336portadataout;
	wire  [0:0]   wire_ram_block1a_337portadataout;
	wire  [0:0]   wire_ram_block1a_338portadataout;
	wire  [0:0]   wire_ram_block1a_339portadataout;
	wire  [0:0]   wire_ram_block1a_340portadataout;
	wire  [0:0]   wire_ram_block1a_341portadataout;
	wire  [0:0]   wire_ram_block1a_342portadataout;
	wire  [0:0]   wire_ram_block1a_343portadataout;
	wire  [0:0]   wire_ram_block1a_344portadataout;
	wire  [0:0]   wire_ram_block1a_345portadataout;
	wire  [0:0]   wire_ram_block1a_346portadataout;
	wire  [0:0]   wire_ram_block1a_347portadataout;
	wire  [0:0]   wire_ram_block1a_348portadataout;
	wire  [0:0]   wire_ram_block1a_349portadataout;
	wire  [0:0]   wire_ram_block1a_350portadataout;
	wire  [0:0]   wire_ram_block1a_351portadataout;
	wire  [0:0]   wire_ram_block1a_352portadataout;
	wire  [0:0]   wire_ram_block1a_353portadataout;
	wire  [0:0]   wire_ram_block1a_354portadataout;
	wire  [0:0]   wire_ram_block1a_355portadataout;
	wire  [0:0]   wire_ram_block1a_356portadataout;
	wire  [0:0]   wire_ram_block1a_357portadataout;
	wire  [0:0]   wire_ram_block1a_358portadataout;
	wire  [0:0]   wire_ram_block1a_359portadataout;
	wire  [0:0]   wire_ram_block1a_360portadataout;
	wire  [0:0]   wire_ram_block1a_361portadataout;
	wire  [0:0]   wire_ram_block1a_362portadataout;
	wire  [0:0]   wire_ram_block1a_363portadataout;
	wire  [0:0]   wire_ram_block1a_364portadataout;
	wire  [0:0]   wire_ram_block1a_365portadataout;
	wire  [0:0]   wire_ram_block1a_366portadataout;
	wire  [0:0]   wire_ram_block1a_367portadataout;
	wire  [0:0]   wire_ram_block1a_368portadataout;
	wire  [0:0]   wire_ram_block1a_369portadataout;
	wire  [0:0]   wire_ram_block1a_370portadataout;
	wire  [0:0]   wire_ram_block1a_371portadataout;
	wire  [0:0]   wire_ram_block1a_372portadataout;
	wire  [0:0]   wire_ram_block1a_373portadataout;
	wire  [0:0]   wire_ram_block1a_374portadataout;
	wire  [0:0]   wire_ram_block1a_375portadataout;
	wire  [0:0]   wire_ram_block1a_376portadataout;
	wire  [0:0]   wire_ram_block1a_377portadataout;
	wire  [0:0]   wire_ram_block1a_378portadataout;
	wire  [0:0]   wire_ram_block1a_379portadataout;
	wire  [0:0]   wire_ram_block1a_380portadataout;
	wire  [0:0]   wire_ram_block1a_381portadataout;
	wire  [0:0]   wire_ram_block1a_382portadataout;
	wire  [0:0]   wire_ram_block1a_383portadataout;
	wire  [3:0]  address_a_sel;
	wire  [16:0]  address_a_wire;
	wire  [3:0]  rden_decode_addr_sel_a;

	// synopsys translate_off
	initial
		address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  address_reg_a <= address_a_sel;
	// synopsys translate_off
	initial
		out_address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  out_address_reg_a <= address_reg_a;
	ImageROM_decode   rden_decode
	( 
	.data(rden_decode_addr_sel_a),
	.eq(wire_rden_decode_eq));
	ImageROM_mux   mux2
	( 
	.data({wire_ram_block1a_383portadataout[0], wire_ram_block1a_382portadataout[0], wire_ram_block1a_381portadataout[0], wire_ram_block1a_380portadataout[0], wire_ram_block1a_379portadataout[0], wire_ram_block1a_378portadataout[0], wire_ram_block1a_377portadataout[0], wire_ram_block1a_376portadataout[0], wire_ram_block1a_375portadataout[0], wire_ram_block1a_374portadataout[0], wire_ram_block1a_373portadataout[0], wire_ram_block1a_372portadataout[0], wire_ram_block1a_371portadataout[0], wire_ram_block1a_370portadataout[0], wire_ram_block1a_369portadataout[0], wire_ram_block1a_368portadataout[0], wire_ram_block1a_367portadataout[0], wire_ram_block1a_366portadataout[0], wire_ram_block1a_365portadataout[0], wire_ram_block1a_364portadataout[0], wire_ram_block1a_363portadataout[0], wire_ram_block1a_362portadataout[0], wire_ram_block1a_361portadataout[0], wire_ram_block1a_360portadataout[0], wire_ram_block1a_359portadataout[0], wire_ram_block1a_358portadataout[0], wire_ram_block1a_357portadataout[0], wire_ram_block1a_356portadataout[0], wire_ram_block1a_355portadataout[0], wire_ram_block1a_354portadataout[0], wire_ram_block1a_353portadataout[0], wire_ram_block1a_352portadataout[0], wire_ram_block1a_351portadataout[0], wire_ram_block1a_350portadataout[0], wire_ram_block1a_349portadataout[0], wire_ram_block1a_348portadataout[0], wire_ram_block1a_347portadataout[0], wire_ram_block1a_346portadataout[0], wire_ram_block1a_345portadataout[0], wire_ram_block1a_344portadataout[0], wire_ram_block1a_343portadataout[0], wire_ram_block1a_342portadataout[0], wire_ram_block1a_341portadataout[0], wire_ram_block1a_340portadataout[0], wire_ram_block1a_339portadataout[0], wire_ram_block1a_338portadataout[0], wire_ram_block1a_337portadataout[0], wire_ram_block1a_336portadataout[0], wire_ram_block1a_335portadataout[0], wire_ram_block1a_334portadataout[0], wire_ram_block1a_333portadataout[0], wire_ram_block1a_332portadataout[0], wire_ram_block1a_331portadataout[0], wire_ram_block1a_330portadataout[0], wire_ram_block1a_329portadataout[0], wire_ram_block1a_328portadataout[0]
, wire_ram_block1a_327portadataout[0], wire_ram_block1a_326portadataout[0], wire_ram_block1a_325portadataout[0], wire_ram_block1a_324portadataout[0], wire_ram_block1a_323portadataout[0], wire_ram_block1a_322portadataout[0], wire_ram_block1a_321portadataout[0], wire_ram_block1a_320portadataout[0], wire_ram_block1a_319portadataout[0], wire_ram_block1a_318portadataout[0], wire_ram_block1a_317portadataout[0], wire_ram_block1a_316portadataout[0], wire_ram_block1a_315portadataout[0], wire_ram_block1a_314portadataout[0], wire_ram_block1a_313portadataout[0], wire_ram_block1a_312portadataout[0], wire_ram_block1a_311portadataout[0], wire_ram_block1a_310portadataout[0], wire_ram_block1a_309portadataout[0], wire_ram_block1a_308portadataout[0], wire_ram_block1a_307portadataout[0], wire_ram_block1a_306portadataout[0], wire_ram_block1a_305portadataout[0], wire_ram_block1a_304portadataout[0], wire_ram_block1a_303portadataout[0], wire_ram_block1a_302portadataout[0], wire_ram_block1a_301portadataout[0], wire_ram_block1a_300portadataout[0], wire_ram_block1a_299portadataout[0], wire_ram_block1a_298portadataout[0], wire_ram_block1a_297portadataout[0], wire_ram_block1a_296portadataout[0], wire_ram_block1a_295portadataout[0], wire_ram_block1a_294portadataout[0], wire_ram_block1a_293portadataout[0], wire_ram_block1a_292portadataout[0], wire_ram_block1a_291portadataout[0], wire_ram_block1a_290portadataout[0], wire_ram_block1a_289portadataout[0], wire_ram_block1a_288portadataout[0], wire_ram_block1a_287portadataout[0], wire_ram_block1a_286portadataout[0], wire_ram_block1a_285portadataout[0], wire_ram_block1a_284portadataout[0], wire_ram_block1a_283portadataout[0], wire_ram_block1a_282portadataout[0], wire_ram_block1a_281portadataout[0], wire_ram_block1a_280portadataout[0], wire_ram_block1a_279portadataout[0], wire_ram_block1a_278portadataout[0], wire_ram_block1a_277portadataout[0], wire_ram_block1a_276portadataout[0], wire_ram_block1a_275portadataout[0], wire_ram_block1a_274portadataout[0], wire_ram_block1a_273portadataout[0], wire_ram_block1a_272portadataout[0]
, wire_ram_block1a_271portadataout[0], wire_ram_block1a_270portadataout[0], wire_ram_block1a_269portadataout[0], wire_ram_block1a_268portadataout[0], wire_ram_block1a_267portadataout[0], wire_ram_block1a_266portadataout[0], wire_ram_block1a_265portadataout[0], wire_ram_block1a_264portadataout[0], wire_ram_block1a_263portadataout[0], wire_ram_block1a_262portadataout[0], wire_ram_block1a_261portadataout[0], wire_ram_block1a_260portadataout[0], wire_ram_block1a_259portadataout[0], wire_ram_block1a_258portadataout[0], wire_ram_block1a_257portadataout[0], wire_ram_block1a_256portadataout[0], wire_ram_block1a_255portadataout[0], wire_ram_block1a_254portadataout[0], wire_ram_block1a_253portadataout[0], wire_ram_block1a_252portadataout[0], wire_ram_block1a_251portadataout[0], wire_ram_block1a_250portadataout[0], wire_ram_block1a_249portadataout[0], wire_ram_block1a_248portadataout[0], wire_ram_block1a_247portadataout[0], wire_ram_block1a_246portadataout[0], wire_ram_block1a_245portadataout[0], wire_ram_block1a_244portadataout[0], wire_ram_block1a_243portadataout[0], wire_ram_block1a_242portadataout[0], wire_ram_block1a_241portadataout[0], wire_ram_block1a_240portadataout[0], wire_ram_block1a_239portadataout[0], wire_ram_block1a_238portadataout[0], wire_ram_block1a_237portadataout[0], wire_ram_block1a_236portadataout[0], wire_ram_block1a_235portadataout[0], wire_ram_block1a_234portadataout[0], wire_ram_block1a_233portadataout[0], wire_ram_block1a_232portadataout[0], wire_ram_block1a_231portadataout[0], wire_ram_block1a_230portadataout[0], wire_ram_block1a_229portadataout[0], wire_ram_block1a_228portadataout[0], wire_ram_block1a_227portadataout[0], wire_ram_block1a_226portadataout[0], wire_ram_block1a_225portadataout[0], wire_ram_block1a_224portadataout[0], wire_ram_block1a_223portadataout[0], wire_ram_block1a_222portadataout[0], wire_ram_block1a_221portadataout[0], wire_ram_block1a_220portadataout[0], wire_ram_block1a_219portadataout[0], wire_ram_block1a_218portadataout[0], wire_ram_block1a_217portadataout[0], wire_ram_block1a_216portadataout[0]
, wire_ram_block1a_215portadataout[0], wire_ram_block1a_214portadataout[0], wire_ram_block1a_213portadataout[0], wire_ram_block1a_212portadataout[0], wire_ram_block1a_211portadataout[0], wire_ram_block1a_210portadataout[0], wire_ram_block1a_209portadataout[0], wire_ram_block1a_208portadataout[0], wire_ram_block1a_207portadataout[0], wire_ram_block1a_206portadataout[0], wire_ram_block1a_205portadataout[0], wire_ram_block1a_204portadataout[0], wire_ram_block1a_203portadataout[0], wire_ram_block1a_202portadataout[0], wire_ram_block1a_201portadataout[0], wire_ram_block1a_200portadataout[0], wire_ram_block1a_199portadataout[0], wire_ram_block1a_198portadataout[0], wire_ram_block1a_197portadataout[0], wire_ram_block1a_196portadataout[0], wire_ram_block1a_195portadataout[0], wire_ram_block1a_194portadataout[0], wire_ram_block1a_193portadataout[0], wire_ram_block1a_192portadataout[0], wire_ram_block1a_191portadataout[0], wire_ram_block1a_190portadataout[0], wire_ram_block1a_189portadataout[0], wire_ram_block1a_188portadataout[0], wire_ram_block1a_187portadataout[0], wire_ram_block1a_186portadataout[0], wire_ram_block1a_185portadataout[0], wire_ram_block1a_184portadataout[0], wire_ram_block1a_183portadataout[0], wire_ram_block1a_182portadataout[0], wire_ram_block1a_181portadataout[0], wire_ram_block1a_180portadataout[0], wire_ram_block1a_179portadataout[0], wire_ram_block1a_178portadataout[0], wire_ram_block1a_177portadataout[0], wire_ram_block1a_176portadataout[0], wire_ram_block1a_175portadataout[0], wire_ram_block1a_174portadataout[0], wire_ram_block1a_173portadataout[0], wire_ram_block1a_172portadataout[0], wire_ram_block1a_171portadataout[0], wire_ram_block1a_170portadataout[0], wire_ram_block1a_169portadataout[0], wire_ram_block1a_168portadataout[0], wire_ram_block1a_167portadataout[0], wire_ram_block1a_166portadataout[0], wire_ram_block1a_165portadataout[0], wire_ram_block1a_164portadataout[0], wire_ram_block1a_163portadataout[0], wire_ram_block1a_162portadataout[0], wire_ram_block1a_161portadataout[0], wire_ram_block1a_160portadataout[0]
, wire_ram_block1a_159portadataout[0], wire_ram_block1a_158portadataout[0], wire_ram_block1a_157portadataout[0], wire_ram_block1a_156portadataout[0], wire_ram_block1a_155portadataout[0], wire_ram_block1a_154portadataout[0], wire_ram_block1a_153portadataout[0], wire_ram_block1a_152portadataout[0], wire_ram_block1a_151portadataout[0], wire_ram_block1a_150portadataout[0], wire_ram_block1a_149portadataout[0], wire_ram_block1a_148portadataout[0], wire_ram_block1a_147portadataout[0], wire_ram_block1a_146portadataout[0], wire_ram_block1a_145portadataout[0], wire_ram_block1a_144portadataout[0], wire_ram_block1a_143portadataout[0], wire_ram_block1a_142portadataout[0], wire_ram_block1a_141portadataout[0], wire_ram_block1a_140portadataout[0], wire_ram_block1a_139portadataout[0], wire_ram_block1a_138portadataout[0], wire_ram_block1a_137portadataout[0], wire_ram_block1a_136portadataout[0], wire_ram_block1a_135portadataout[0], wire_ram_block1a_134portadataout[0], wire_ram_block1a_133portadataout[0], wire_ram_block1a_132portadataout[0], wire_ram_block1a_131portadataout[0], wire_ram_block1a_130portadataout[0], wire_ram_block1a_129portadataout[0], wire_ram_block1a_128portadataout[0], wire_ram_block1a_127portadataout[0], wire_ram_block1a_126portadataout[0], wire_ram_block1a_125portadataout[0], wire_ram_block1a_124portadataout[0], wire_ram_block1a_123portadataout[0], wire_ram_block1a_122portadataout[0], wire_ram_block1a_121portadataout[0], wire_ram_block1a_120portadataout[0], wire_ram_block1a_119portadataout[0], wire_ram_block1a_118portadataout[0], wire_ram_block1a_117portadataout[0], wire_ram_block1a_116portadataout[0], wire_ram_block1a_115portadataout[0], wire_ram_block1a_114portadataout[0], wire_ram_block1a_113portadataout[0], wire_ram_block1a_112portadataout[0], wire_ram_block1a_111portadataout[0], wire_ram_block1a_110portadataout[0], wire_ram_block1a_109portadataout[0], wire_ram_block1a_108portadataout[0], wire_ram_block1a_107portadataout[0], wire_ram_block1a_106portadataout[0], wire_ram_block1a_105portadataout[0], wire_ram_block1a_104portadataout[0]
, wire_ram_block1a_103portadataout[0], wire_ram_block1a_102portadataout[0], wire_ram_block1a_101portadataout[0], wire_ram_block1a_100portadataout[0], wire_ram_block1a_99portadataout[0], wire_ram_block1a_98portadataout[0], wire_ram_block1a_97portadataout[0], wire_ram_block1a_96portadataout[0], wire_ram_block1a_95portadataout[0], wire_ram_block1a_94portadataout[0], wire_ram_block1a_93portadataout[0], wire_ram_block1a_92portadataout[0], wire_ram_block1a_91portadataout[0], wire_ram_block1a_90portadataout[0], wire_ram_block1a_89portadataout[0], wire_ram_block1a_88portadataout[0], wire_ram_block1a_87portadataout[0], wire_ram_block1a_86portadataout[0], wire_ram_block1a_85portadataout[0], wire_ram_block1a_84portadataout[0], wire_ram_block1a_83portadataout[0], wire_ram_block1a_82portadataout[0], wire_ram_block1a_81portadataout[0], wire_ram_block1a_80portadataout[0], wire_ram_block1a_79portadataout[0], wire_ram_block1a_78portadataout[0], wire_ram_block1a_77portadataout[0], wire_ram_block1a_76portadataout[0], wire_ram_block1a_75portadataout[0], wire_ram_block1a_74portadataout[0], wire_ram_block1a_73portadataout[0], wire_ram_block1a_72portadataout[0], wire_ram_block1a_71portadataout[0], wire_ram_block1a_70portadataout[0], wire_ram_block1a_69portadataout[0], wire_ram_block1a_68portadataout[0], wire_ram_block1a_67portadataout[0], wire_ram_block1a_66portadataout[0], wire_ram_block1a_65portadataout[0], wire_ram_block1a_64portadataout[0], wire_ram_block1a_63portadataout[0], wire_ram_block1a_62portadataout[0], wire_ram_block1a_61portadataout[0], wire_ram_block1a_60portadataout[0], wire_ram_block1a_59portadataout[0], wire_ram_block1a_58portadataout[0], wire_ram_block1a_57portadataout[0], wire_ram_block1a_56portadataout[0], wire_ram_block1a_55portadataout[0], wire_ram_block1a_54portadataout[0], wire_ram_block1a_53portadataout[0], wire_ram_block1a_52portadataout[0], wire_ram_block1a_51portadataout[0], wire_ram_block1a_50portadataout[0], wire_ram_block1a_49portadataout[0], wire_ram_block1a_48portadataout[0], wire_ram_block1a_47portadataout[0]
, wire_ram_block1a_46portadataout[0], wire_ram_block1a_45portadataout[0], wire_ram_block1a_44portadataout[0], wire_ram_block1a_43portadataout[0], wire_ram_block1a_42portadataout[0], wire_ram_block1a_41portadataout[0], wire_ram_block1a_40portadataout[0], wire_ram_block1a_39portadataout[0], wire_ram_block1a_38portadataout[0], wire_ram_block1a_37portadataout[0], wire_ram_block1a_36portadataout[0], wire_ram_block1a_35portadataout[0], wire_ram_block1a_34portadataout[0], wire_ram_block1a_33portadataout[0], wire_ram_block1a_32portadataout[0], wire_ram_block1a_31portadataout[0], wire_ram_block1a_30portadataout[0], wire_ram_block1a_29portadataout[0], wire_ram_block1a_28portadataout[0], wire_ram_block1a_27portadataout[0], wire_ram_block1a_26portadataout[0], wire_ram_block1a_25portadataout[0], wire_ram_block1a_24portadataout[0], wire_ram_block1a_23portadataout[0], wire_ram_block1a_22portadataout[0], wire_ram_block1a_21portadataout[0], wire_ram_block1a_20portadataout[0], wire_ram_block1a_19portadataout[0], wire_ram_block1a_18portadataout[0], wire_ram_block1a_17portadataout[0], wire_ram_block1a_16portadataout[0], wire_ram_block1a_15portadataout[0], wire_ram_block1a_14portadataout[0], wire_ram_block1a_13portadataout[0], wire_ram_block1a_12portadataout[0], wire_ram_block1a_11portadataout[0], wire_ram_block1a_10portadataout[0], wire_ram_block1a_9portadataout[0], wire_ram_block1a_8portadataout[0], wire_ram_block1a_7portadataout[0], wire_ram_block1a_6portadataout[0], wire_ram_block1a_5portadataout[0], wire_ram_block1a_4portadataout[0], wire_ram_block1a_3portadataout[0], wire_ram_block1a_2portadataout[0], wire_ram_block1a_1portadataout[0], wire_ram_block1a_0portadataout[0]}),
	.result(wire_mux2_result),
	.sel(out_address_reg_a));
	cyclonev_ram_block   ram_block1a_0
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_0portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_0.clk0_core_clock_enable = "ena0",
		ram_block1a_0.clk0_input_clock_enable = "none",
		ram_block1a_0.clk0_output_clock_enable = "none",
		ram_block1a_0.connectivity_checking = "OFF",
		ram_block1a_0.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_0.init_file_layout = "port_a",
		ram_block1a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_0.mem_init0 = 2048'hFFFFFFFFFFFFA7F7CFFFFFFFFFFFFFFFFFFFFBEC7C7FFFFFFFFFFFFFFFFFFFCFFFC7FFFFFFFFFFFFFFFFFFFF7CFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_0.mem_init1 = 2048'h011F310FFFFFFFFF0FBDFF53FDBE2FFFFFFFFFFFFE01FFEFCFCAA3BFFFFFFFFFFFE01FE93FFAC775FFCFFFFFFFFE03FE41FFC20F9FFCFFFFFFFF07FFE3DFFF0FF9FFFFFFFFFFE0FFCCFEFFBF3FFC3FFFFFFFFF1FFCCFC3FECFEF81FFFFFFFFFFFFFEFFBFB775F81FFFFFFFFFFC0FEFBBFDA75FC3FFFFFFFFFFFFFFFC379C7EFFFFFFFFFFFFFFFFFFFFF88FFFFFFFFFFFFFFFFFFFFFFF85FFFFFFFFFFFFFFFFFFFFFFFE79DFFFFFFFFFFFFFFFFFFFFF55FFFFFFFFFFFFFFFFFFFFFFFBB1FFFFFFFFFFFFFFFFFFFFFC671FFFFFFFFFFFFFFFFFFFFFC961FFFFFFFFFFFFFFFFFFFFFC873FFFFFFFFFFFFFFFFFFFFF9163EFFFFFFFFFFFFFFFFFFFFFEE3EFFFFFFFF,
		ram_block1a_0.mem_init2 = 2048'h42109DC73D6F7CFE95E36D4B83199EB4A3F8FFDE4F70085C53FB0E2EAC0B8FF9EEB6D8256A00402E1E1869FB99B0C80AA280068D97FF1EFFFC3CA708C779E501DA5B03BFF699B0972783D6A6640E6567FF5665FFA75282CC382242E99BFBB0C174B168B1BABD7E8E0ACF81FCFDE6CB7DBF8758662E69FA294F93B4FFFFE19CD5A3AB6F7203A01C3F61AAFC784F1A2EF067E1BCFEECFFCFFCF08AACFF859EA7FFFC3FFFFFF5485DD7F836F1F3FFFFFFFFFDF09975F20CD76FFAFFFFFFFF67CCA5574C8F46BFFFFFFFFFFFFFAE1F141CFDF7BFFFFFFFFFFEF6ED6BD42D5FE83FFFFFFFFBEFEE50334E36DE0FFFFFFFFFF7FFDC1CBBD047D43FFFFFFFF5BDDF6FCF,
		ram_block1a_0.mem_init3 = 2048'hFFFFFFF00FFC007FFFFFFFFF3FFFFFFF07FF0183FFFFFFFFE1FFFE76C4FE73BCA96FCFC0FE1FDFCD1A47A5F27981FCFC0FF3C8D69E483C57389A45BFFFFFF00B4C1C3BCC50F55F37FFFFFF20014B3929001DC87A40FFFFE07D4DB65A36D5CB822A4FFFFE1FF8180D879318323CFCFFFFE3FD2F09EEAE58435F21CFFFFFFF85DB6DB8A7EB78FEB2BFFFFFF1FBAEA9FFF53777756FFFFFFD8F584D44D5ABB1299F7FFFFE77889F298925692C57FEFFFFCFFEA2B27805EADBB83FF0FFFCBCA25CB80BC6B86AA2FA0FF7C32BD5296185FC4FD01EF0FF3CE7CDD5D7A050BC102BBD1FEB8E795CDA6F0FA5C162BFCFDE3F13A1FBD800C2020AFFC77FF2EC54394D285F,
		ram_block1a_0.operation_mode = "rom",
		ram_block1a_0.port_a_address_clear = "none",
		ram_block1a_0.port_a_address_width = 13,
		ram_block1a_0.port_a_data_out_clear = "none",
		ram_block1a_0.port_a_data_out_clock = "clock0",
		ram_block1a_0.port_a_data_width = 1,
		ram_block1a_0.port_a_first_address = 0,
		ram_block1a_0.port_a_first_bit_number = 0,
		ram_block1a_0.port_a_last_address = 8191,
		ram_block1a_0.port_a_logical_ram_depth = 130400,
		ram_block1a_0.port_a_logical_ram_width = 24,
		ram_block1a_0.ram_block_type = "AUTO",
		ram_block1a_0.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_1
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_1portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_1.clk0_core_clock_enable = "ena0",
		ram_block1a_1.clk0_input_clock_enable = "none",
		ram_block1a_1.clk0_output_clock_enable = "none",
		ram_block1a_1.connectivity_checking = "OFF",
		ram_block1a_1.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_1.init_file_layout = "port_a",
		ram_block1a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_1.mem_init0 = 2048'hFFFFFFFFFFFF7FEFFFFFFFFFFFFFFFFFFFFFFB99FFFFFFFFFFFFFFFFFFFFFFEFCFFFFFFFFFFFFFFFFFFFFFF76DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_1.mem_init1 = 2048'h8E693E1FFFFFFFFFF7F3FF5DF4066FFFFFFFFFFFFF83FE1FFF0D63FFFFFFFFFFFFF83FFFFFFD4A7BFFFFFFFFFFFFFFFF5FFFAF073FFFFFFFFFFFFFFFF7FFFD22B7FFFFFFFFFFF3FFFFFFFF9D9DFFFFFFFFFFFFFFFFFFE7FAF24FC3FFFFFFFFFFFFFFFEBFD1FBFC3FFFFFFFFFFFFFFFEBF88FEFFFFFFFFFFFFFFFFFFFFF9CFFFFFFFFFFFFFFFFFFFFFFFA3FFFFFFFFFFFFFFFFFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFF8DFFFFFFFFFFFFFFFFFFFFFFFC9FFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFF23FEFFFFFFFFFFFFFFFFFFFFE83FFFFFFFFFFFFFFFFFFFFFFC9E7FFFFFFFFFFFFFFFFFFFFF5137FFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFF,
		ram_block1a_1.mem_init2 = 2048'h7EF32E7B3B5FED9813A059070C09D3389571F7A232CC089FCC0F0B13296B4FFCA5ACC0357F03F27255C8FEFBA2CE2124C00FC0CCBACFEFBF7B84868391DF1CB782F4FC7FFCB7C1F78D6C3689D66842CFFFEED51FDB201E1C0F250070BFF80008830D706C41CFBEF630DFFFF483F6D927EB5055624567FCF5285317FFFFD82307AA9EFF8CCB1154FE81077A2352B216F63ACDE4FFFFFFFFFE1C6F16BF50A39AAFF9FFFFFFF5C9689BB5F31017FFFFFFFFF3CC4B169D23C5DFFEFFFFFFFFEFF12023C630EADF7FFFFFFFFF7E25929DE302FFFEFFFFFFFFFEF1751F31BEFCF1FFFFFFFFFCFFE0EDFBAFF7DDD7FFFFFFFFFFFF9AEFF02AF3FDFFFFFFFFF3FEFF5EDF,
		ram_block1a_1.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFF3FFFCECFB7FC37E7F17FFFFFF3FFFEE8FCF96B155B87FFFFFFFF50C110F83CC7FA3C2CFFFFFFC137F7D7736C2B88E9AFFFFFFA7D9EB8E2B12C1020ECFFFFFF0FDD63684896981B218BFFFFF3FE2A1892084E274CEA7FFFFFFFEAF16E6DC3BC2178E7FFFFFFF77FC3498BE337B5EDDEFFFFFEAF09318E0F83DF071FDFFFFFD2FBADBD2015240F7C7FFFFFF6F939AE880C689D92FFFFFFFE7F09711CFEA5C37C97EDFFFFE9AEF698408CB8973C5FEFFFFF786615820FB7F0E8416FBFFFFE82613D75F8024558B3FFFFFDE43AA2B7FF62FAE862EE5FF5FE1075F8E00C7EE1B54CFEFFAFFEAF4C8F82F,
		ram_block1a_1.operation_mode = "rom",
		ram_block1a_1.port_a_address_clear = "none",
		ram_block1a_1.port_a_address_width = 13,
		ram_block1a_1.port_a_data_out_clear = "none",
		ram_block1a_1.port_a_data_out_clock = "clock0",
		ram_block1a_1.port_a_data_width = 1,
		ram_block1a_1.port_a_first_address = 0,
		ram_block1a_1.port_a_first_bit_number = 1,
		ram_block1a_1.port_a_last_address = 8191,
		ram_block1a_1.port_a_logical_ram_depth = 130400,
		ram_block1a_1.port_a_logical_ram_width = 24,
		ram_block1a_1.ram_block_type = "AUTO",
		ram_block1a_1.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_2
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_2portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_2.clk0_core_clock_enable = "ena0",
		ram_block1a_2.clk0_input_clock_enable = "none",
		ram_block1a_2.clk0_output_clock_enable = "none",
		ram_block1a_2.connectivity_checking = "OFF",
		ram_block1a_2.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_2.init_file_layout = "port_a",
		ram_block1a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_2.mem_init0 = 2048'hFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_2.mem_init1 = 2048'h0C46FFFFFFFFFFFFFFFFFFFDFFFB1FFFFFFFFFFFFFFFFFFFFF8A03FFFFFFFFFFFFFFFFF0FFFA8C7FFFFFFFFFFFFFFFFFBFFFA32FFFFFFFFFFFFFFFFFFFFFFF54FFFFFFFFFFFFFFFFFFFFFFB9B5FFFFFFFFFFFFFFFFFFFFFD73BFFFFFFFFFFFFFFFFFFC7FC1F3FFFFFFFFFFFFFFFFFFC7FA7BFFFFFFFFFFFFFFFFFFFFFFC6FFFFFFFFFFFFFFFFFFFFFFFA5FFFFFFFFFFFFFFFFFFFFFFF9DFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFF27FFFFFFFFFFFFFFFFFFFFFFF65FFFFFFFFFFFFFFFFFFFFFFC7BFFFFFFFFFFFFFFFFFFFFFFF63FFFFFFFFFFFFFFFFFFFFFFEA3FFFFFFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFFFFFC5FFFFFFFFFF,
		ram_block1a_2.mem_init2 = 2048'h7EF3CF85FBEFFE6F7060870000091C3F47DEFDA98E3C04003FF30423D0BEBFFD8DA2C0C88103820398C777FFB951E0201FFFC0F25C8D3EFF65E866038FC1FC7824E4A66FF7F3CFF7F51006803848F551FF7A36FFF8801E1C00DEBDBA5FF9CFCFFFA12010000BFE2727FFE800FF50D8E0333093F126CEFF522FC90FFFFFF260078D0F6F2137F3E5FFFE1FFFE361E41BF351F3665FFFFFFFF8949C96BFB41068FFFFFFFFFFF977D51FF6797177FFFFFFFFFFEA3889DF773361F1FFFFFFFF1F130209EB7FAD1FFFFFFFFFFFFEB3887E27FAB7FFFFFFFFFFFF7390ABF95073FFFFFFFFFFFFFFC2DB3F7137FF3FFFFFFFFFFFFF806BF513FBE3FFFFFFFFFFFFDF18FF,
		ram_block1a_2.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF0890788FCEC7FFFFFFFFFFFF38A8A03C2AEA903FFFFFFFFC6A972302CA013D89FFFFFFDFE379CAB70CA341A4BFFFFFFFFE7722317F7C527EAFFFFFFFFFFCC1009F87FC84AA7BFFFFFFFFA7EEDEA0FBBB9A7FBFFFFFFFADD4E3874E3C91BF8FFFFFFFEEFF3E781F00C1CF7ABFFFFFFA2C69C83E01F3F52DFFFFFFFFAFA649E87FF8F6115FFFFFFFF0FB628FFFE070180F7FDFFFFF7FA3DB800833467CDCFFFFFFFB84ECC7DF7F8F0F09F7FFFFFFEEC330D7FFFF2396501FFFF7EF48867B6FFE2F9F14C6FBFFFF7560C7FE00C7EE1C67277FFFFD49F3C0180F,
		ram_block1a_2.operation_mode = "rom",
		ram_block1a_2.port_a_address_clear = "none",
		ram_block1a_2.port_a_address_width = 13,
		ram_block1a_2.port_a_data_out_clear = "none",
		ram_block1a_2.port_a_data_out_clock = "clock0",
		ram_block1a_2.port_a_data_width = 1,
		ram_block1a_2.port_a_first_address = 0,
		ram_block1a_2.port_a_first_bit_number = 2,
		ram_block1a_2.port_a_last_address = 8191,
		ram_block1a_2.port_a_logical_ram_depth = 130400,
		ram_block1a_2.port_a_logical_ram_width = 24,
		ram_block1a_2.ram_block_type = "AUTO",
		ram_block1a_2.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_3
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_3portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_3.clk0_core_clock_enable = "ena0",
		ram_block1a_3.clk0_input_clock_enable = "none",
		ram_block1a_3.clk0_output_clock_enable = "none",
		ram_block1a_3.connectivity_checking = "OFF",
		ram_block1a_3.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_3.init_file_layout = "port_a",
		ram_block1a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_3.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_3.mem_init1 = 2048'hD3807FFFFFFFFFFFFFFFFFDEF7022FFFFFFFFFFFFFFFFFFFFF2811FFFFFFFFFFFFFFFFFFFFFC8F3FFFFFFFFFFFFFFFFFFFFFBEC7FFFFFFFFFFFFFFFFFFFFF8BBFFFFFFFFFFFFFFFFFFFFFFF1BFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFBB7FFFFFFFFFFFFFFFFFFFFFF947FFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFB0FFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFECBFFFFFFFFFFFFFFFFFFFFFFC4BFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFF833FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFF,
		ram_block1a_3.mem_init2 = 2048'h7EF3F00D3FFFFE5B0FE0FF0000091FC073FFFF8101FC00000003003C033FFFFF905EC00000FC0203E0D97FFF47AFE02000003F001F0E4FFFEC6FE603803E03FFC0F8D1BFFECFFFF7F4FFF97FFF888625FFFDF7FFF87FE1E3FFFF3EF11FFC7FCFFF9EC00FFFF7FCC7C5FFEFFCFFCF2F1FC30FEFFA08F7FCFFEFC6097FFFFC1FF8404E7F19FFF0867FFFFFFC1C80440FFD5FFF18FFFFFFFFFC6301E57F14F3E74FFFFFFFFFF4804EAFF1FF409BFFFFFFFFFFD0081EDF5FF4D1FFFFFFFFFFFF110281F5FFD93FFFFFFFFFFFFCFF961F5FFDB7FFFFFFFFFFFFF90E7BFEFF8EFFFFFFFFFFFFFFF130BF8FC81FFFFFFFFFFFFFFFB83EF4FC0FFFFFFFFFFFFFFFFF74CF,
		ram_block1a_3.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11FFF7FC07FFFFFFFFFFFFFDFC2BFFC199A0FFFFFFFFFFF8CE66901C6AB7B87FFFFFFFFF27D5A90FF3595627FFFFFFFFF67C410008190E667FFFFFFFFF0F80F807800F519FFFFFFFFFF5FB53E9F04034DFFFFFFFFFFFFC9EF800E3FE3BFFFFFFFFFFDF68107FFFF01357FFFFFFFFFDE37C7FE01FC09C5FFFFFFFFDFCCC7E80000FFE1BFFFFFFFFFE31180001F801FFABFFFFFFFF99E387FF7FC007FA9FFFFFFFF5E1C3FFFFFF0F00F3FFFFFFFF29F0FD7FFFFDFE80C5FFFFFFCC781FB6FFE2F8FF8F6FFFFFF69E03FFE00C7EE1F87C7FFFFE0B80FCFF80F,
		ram_block1a_3.operation_mode = "rom",
		ram_block1a_3.port_a_address_clear = "none",
		ram_block1a_3.port_a_address_width = 13,
		ram_block1a_3.port_a_data_out_clear = "none",
		ram_block1a_3.port_a_data_out_clock = "clock0",
		ram_block1a_3.port_a_data_width = 1,
		ram_block1a_3.port_a_first_address = 0,
		ram_block1a_3.port_a_first_bit_number = 3,
		ram_block1a_3.port_a_last_address = 8191,
		ram_block1a_3.port_a_logical_ram_depth = 130400,
		ram_block1a_3.port_a_logical_ram_width = 24,
		ram_block1a_3.ram_block_type = "AUTO",
		ram_block1a_3.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_4
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_4portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_4.clk0_core_clock_enable = "ena0",
		ram_block1a_4.clk0_input_clock_enable = "none",
		ram_block1a_4.clk0_output_clock_enable = "none",
		ram_block1a_4.connectivity_checking = "OFF",
		ram_block1a_4.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_4.init_file_layout = "port_a",
		ram_block1a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_4.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_4.mem_init1 = 2048'hC0007FFFFFFFFFFFFFFFFF9FF3022FFFFFFFFFFFFFFFFFFFFFA815FFFFFFFFFFFFFFFFFFFFFE8FBFFFFFFFFFFFFFFFFFFFFF9DF7FFFFFFFFFFFFFFFFFFFFF834FFFFFFFFFFFFFFFFFFFFFFBE9FFFFFFFFFFFFFFFFFFFFFFB8FFFFFFFFFFFFFFFFFFFFFFFBC7FFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFDCFFFFFFFFFFFFFFFFFFFFFFFADFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF9DFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFC2BFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF,
		ram_block1a_4.mem_init2 = 2048'h810C000E3FFFFCBB001F00FFFFF6E0007BFFFFD90003FFFFFFFCFFC003EFFFFF80013FFFFFFFFDFC00DFFFFF60001FDFFFFFFFFFE00FEFFFE41019FC7FFFFFFFFF00FF3FFEC000080BFFFFFFFFF707FDFFF8080007FFFFFFFFFFC0FFFFFE0030007FFFFFFFFFFF07F8FFE003003FF0FFFCFFFFFC0F1FF800103FF0FFFFFFFFFFF0707FC6000FF8FFFFFFFFFFFF87E7FCA000FF3FFFFFFFFFFFFEF8FF0B0C1F9FFFFFFFFFFBFFB74FF0008FE7FFFFFFFFFFE7F7C0BF80083CFFFFFFFFFFFF8EFC0FF80006BFFFFFFFFFFFFE806DDF800047FFFFFFFFFFFFFB0017F00000FFFFFFFFFFFFFFEFFFBF00001FFFFFFFFFFFFFFFE7A7FC000BFFFFFFFFFFFFFFFFDDFF,
		ram_block1a_4.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFE00CBFFC0785FFFFFFFFFFFFF0F8B2FFC198F87FFFFFFFFFFC7E6F70003CB3E1FFFFFFFFFF87FAF00001EA1E1FFFFFFFFFFF07807FFFFF0607FFFFFFFFFFFFB3FE800003AFFFFFFFFFFFFFFBE07FF1C0021FFFFFFFFFFFF380FFFFFFFE067FFFFFFFFFFD703FFE01FFFE0DFFFFFFFFFFDC3FE80000FFFEB7FFFFFFFFF70F800000001FF4BFFFFFFFFE81F8000000007FF0FFFFFFFF81FC00000000000FD7FFFFFFF97F0028000000001F7FFFFFFE3F80049001D07000FBFFFFFF9EE00001FF3811E007E7FFFFEBF8003007F0,
		ram_block1a_4.operation_mode = "rom",
		ram_block1a_4.port_a_address_clear = "none",
		ram_block1a_4.port_a_address_width = 13,
		ram_block1a_4.port_a_data_out_clear = "none",
		ram_block1a_4.port_a_data_out_clock = "clock0",
		ram_block1a_4.port_a_data_width = 1,
		ram_block1a_4.port_a_first_address = 0,
		ram_block1a_4.port_a_first_bit_number = 4,
		ram_block1a_4.port_a_last_address = 8191,
		ram_block1a_4.port_a_logical_ram_depth = 130400,
		ram_block1a_4.port_a_logical_ram_width = 24,
		ram_block1a_4.ram_block_type = "AUTO",
		ram_block1a_4.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_5
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_5portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_5.clk0_core_clock_enable = "ena0",
		ram_block1a_5.clk0_input_clock_enable = "none",
		ram_block1a_5.clk0_output_clock_enable = "none",
		ram_block1a_5.connectivity_checking = "OFF",
		ram_block1a_5.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_5.init_file_layout = "port_a",
		ram_block1a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_5.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_5.mem_init1 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFF8FDDFFFFFFFFFFFFFFFFFFFFF97EBFFFFFFFFFFFFFFFFFFFFFD707FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFF831FFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFBF7FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF,
		ram_block1a_5.mem_init2 = 2048'hFFFFFFF07FFFFE04FFFFFFFFFFFFFFFF81FFFFC6FFFFFFFFFFFFFFFFFC3FFFFC7FFFFFFFFFFFFFFFFF21FFFF1FFFFFFFFFFFFFFFFFF00FFFF3FFFFFFFFFFFFFFFFFF003FFE3FFFFFFFFFFFFFFFFFF807FFC7FFFFFFFFFFFFFFFFFF003FFDFFFFFFFFFFFFFFFFFFF800FF9FFFFFFFFFFFFFFFFFFFF01FFBFFFFFFFFFFFFFFFFFFFF807FBFFFFFFFFFFFFFFFFFFFF80FF3FFFFFFFFFFFFFFFFFFFF00BF7FFFFFFFFFFFFFFFFFFFF80FF7FFFFFFFFFFFFFFFFFFFFE0FF7FFFFFFFFFFFFFFFFFFFFF0DF7FFFFFFFFFFFFFFFFFF7FF7BF7FFFFFFFFFFFFFFFFFFCFFA7F7FFFFFFFFFFFFFFFFFFF002FF7FFFFFFFFFFFFFFFFFFFC033F3FFF7FFFFFFFFFFFFFFFF9EFF,
		ram_block1a_5.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0BFFC007FFFFFFFFFFFFFFF00C3FFC07807FFFFFFFFFFFF8073F0003C701FFFFFFFFFFFF8030FFFFE0601FFFFFFFFFFFFFEFFFFFFFFF3FFFFFFFFFFFFFF8FFE800003EFFFFFFFFFFFFFF7E000000003BFFFFFFFFFFFFD800000000007FFFFFFFFFFFFF00001FE00000FFFFFFFFFFFFC0017FFFF00003FFFFFFFFFEF007FFFFFFFE000BFFFFFFFFF8007FFFFFFFF8001FFFFFFFF4003FFFFFFFFFFF017FFFFFFF800FFFFFFFFFFFFE07FFFFFFE007FFFFFFFFFFFFF03FFFFFFC01FFFFFFFFFFFFFF80FFFFFF807FFFFFFFF,
		ram_block1a_5.operation_mode = "rom",
		ram_block1a_5.port_a_address_clear = "none",
		ram_block1a_5.port_a_address_width = 13,
		ram_block1a_5.port_a_data_out_clear = "none",
		ram_block1a_5.port_a_data_out_clock = "clock0",
		ram_block1a_5.port_a_data_width = 1,
		ram_block1a_5.port_a_first_address = 0,
		ram_block1a_5.port_a_first_bit_number = 5,
		ram_block1a_5.port_a_last_address = 8191,
		ram_block1a_5.port_a_logical_ram_depth = 130400,
		ram_block1a_5.port_a_logical_ram_width = 24,
		ram_block1a_5.ram_block_type = "AUTO",
		ram_block1a_5.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_6
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_6portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_6.clk0_core_clock_enable = "ena0",
		ram_block1a_6.clk0_input_clock_enable = "none",
		ram_block1a_6.clk0_output_clock_enable = "none",
		ram_block1a_6.connectivity_checking = "OFF",
		ram_block1a_6.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_6.init_file_layout = "port_a",
		ram_block1a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_6.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_6.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFF,
		ram_block1a_6.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFBFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFE0FF,
		ram_block1a_6.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4003FFFFFFFFFFFFFFFFFFFF03FFC007FFFFFFFFFFFFFFFF83F0003C0FFFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFC0017FFFFC1FFFFFFFFFFFFFE01FFFFFFFFC7FFFFFFFFFFFF87FFFFFFFFFF8FFFFFFFFFFFE0FFFFFFFFFFFF3FFFFFFFFFF83FFFFFFFFFFFFCFFFFFFFFFF0FFFFFFFFFFFFFF7FFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFEFFFFFFFE7FFFFFFFFFFFFFFFFBFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF,
		ram_block1a_6.operation_mode = "rom",
		ram_block1a_6.port_a_address_clear = "none",
		ram_block1a_6.port_a_address_width = 13,
		ram_block1a_6.port_a_data_out_clear = "none",
		ram_block1a_6.port_a_data_out_clock = "clock0",
		ram_block1a_6.port_a_data_width = 1,
		ram_block1a_6.port_a_first_address = 0,
		ram_block1a_6.port_a_first_bit_number = 6,
		ram_block1a_6.port_a_last_address = 8191,
		ram_block1a_6.port_a_logical_ram_depth = 130400,
		ram_block1a_6.port_a_logical_ram_width = 24,
		ram_block1a_6.ram_block_type = "AUTO",
		ram_block1a_6.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_7
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_7portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_7.clk0_core_clock_enable = "ena0",
		ram_block1a_7.clk0_input_clock_enable = "none",
		ram_block1a_7.clk0_output_clock_enable = "none",
		ram_block1a_7.connectivity_checking = "OFF",
		ram_block1a_7.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_7.init_file_layout = "port_a",
		ram_block1a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_7.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_7.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_7.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_7.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFC0FFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_7.operation_mode = "rom",
		ram_block1a_7.port_a_address_clear = "none",
		ram_block1a_7.port_a_address_width = 13,
		ram_block1a_7.port_a_data_out_clear = "none",
		ram_block1a_7.port_a_data_out_clock = "clock0",
		ram_block1a_7.port_a_data_width = 1,
		ram_block1a_7.port_a_first_address = 0,
		ram_block1a_7.port_a_first_bit_number = 7,
		ram_block1a_7.port_a_last_address = 8191,
		ram_block1a_7.port_a_logical_ram_depth = 130400,
		ram_block1a_7.port_a_logical_ram_width = 24,
		ram_block1a_7.ram_block_type = "AUTO",
		ram_block1a_7.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_8
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_8portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_8.clk0_core_clock_enable = "ena0",
		ram_block1a_8.clk0_input_clock_enable = "none",
		ram_block1a_8.clk0_output_clock_enable = "none",
		ram_block1a_8.connectivity_checking = "OFF",
		ram_block1a_8.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_8.init_file_layout = "port_a",
		ram_block1a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_8.mem_init0 = 2048'hFFFFFFFFFFFFCF89BFFFFFFFFFFFFFFFFFFFFE65DBFFFFFFFFFFFFFFFFFFFFCF297FFFFFFFFFFFFFFFFFFFF761C7FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_8.mem_init1 = 2048'h6D3183FCFFFFFFFFFF8B2787F9FD5AFFFFFFFFFFF3FE80FF8F14774BF3FFFFFFFF3FF0BFFAF02099083FFFFFFFFFFFCBFE5FECD69F0FFFFFFFFFFBF87CCCFF22E7CDFFFFFFFFFF893F770FA87D7FEFFFFFFFFFF82FF4FFFFE6E87E3FFFFFFFFF8FE32FCFE4F727E1FFFFFFFFEBFF38FFFCA2BFFFFFFFFFFFFFFFFFDFEFCDABFFFFFFFFFFFFFFFFFFFFFFED0FFFFFFFFFFFFFFFFFFFF999D8FFFFFFFFFFFFFFFFFFFF9A5BDFFFFFFFFFFFFFFFFFFFFF37BFFFFFFFFFFFFFFFFFFFFFC6EFFFFFFFFFFFFFFFFFFFFFFF22FBFFFFFFFFFFFFFFFFFFFFED2FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFCEBF3FFFFFFFFFFFFFFFFFFFFE9DFBFFFFFFFF,
		ram_block1a_8.mem_init2 = 2048'h421EA6BB5B7FDD325BE294BA036E91B15157F4B2C0718BA3B2369FE9E00DBFF2C806E04AA403C9E1EDC9EFFF9BECD7055D047975179C1CAFFD82A4EBFA8BFCFFF64BFD45F25A7894CEA3AE919F1FBD19AF27A87F5A715C154F5E971F0AF736C1683EA53D64341FE07FCF9AF8FE69B3A17F87BAAF5AF7FEFAEF8863B7FFED0F30EAD1EFA636A324F96EC8B8318FB5D2F47E4489BCEC21BE7091C95D6F2C831BEF3DF1FB1CF2A77FEEE714E621DFFFE0FFF5E4497B9C54D12DFAFFFFFFFF6EB385F7413FEAFF3FFFFFFFF0BB8E10940DA107A2FFFFFFFF8ECCC152DD32A7878FFFFFFFF8F2D6CB831E8DD17CFFFFFFFFF887A416BA10823FFFFFFFFFFBA1FF48DF,
		ram_block1a_8.mem_init3 = 2048'hFFFFFFF00FFC007FFFFFFFFFFBFCFFFF07030183FF87FFFFFF930E72F49DB5BCA354F0FFFFF8FFB91D4655F279BE0F8FFFFFFFAFFA383F5B375FBB4FDFCF3FFC95B3273390826CD9FCFCF8FF9480FC7FEEF0945597DC3FCFCE11EB60783C5F06D1BFC3FFE79C17E4409CFDF95347DDBFFE85D23D56B55076D1647DE3FFF0ED0129D1E99B04FEBF9FFFFD4EB260261F0AC8CD7FBEFFFF8FE1CA4AA7E5D5B619C5EFFFF9FFC4A596912A67FE1FD79FFFFF3BD97547EA34B7EE5EFDFFFFE37DA2BBFBF2F7A2C543C7FCFB593E595D397CB02E4EBC4FCF62F3F7AF809EABE9C167E8FCEDE8F0D59F0022399E5DDD9FF7335C7A67C3022D8990DBECF8A2E98946F1D7,
		ram_block1a_8.operation_mode = "rom",
		ram_block1a_8.port_a_address_clear = "none",
		ram_block1a_8.port_a_address_width = 13,
		ram_block1a_8.port_a_data_out_clear = "none",
		ram_block1a_8.port_a_data_out_clock = "clock0",
		ram_block1a_8.port_a_data_width = 1,
		ram_block1a_8.port_a_first_address = 0,
		ram_block1a_8.port_a_first_bit_number = 8,
		ram_block1a_8.port_a_last_address = 8191,
		ram_block1a_8.port_a_logical_ram_depth = 130400,
		ram_block1a_8.port_a_logical_ram_width = 24,
		ram_block1a_8.ram_block_type = "AUTO",
		ram_block1a_8.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_9
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_9portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_9.clk0_core_clock_enable = "ena0",
		ram_block1a_9.clk0_input_clock_enable = "none",
		ram_block1a_9.clk0_output_clock_enable = "none",
		ram_block1a_9.connectivity_checking = "OFF",
		ram_block1a_9.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_9.init_file_layout = "port_a",
		ram_block1a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_9.mem_init0 = 2048'hFFFFFFFFFFFF17DE7FFFFFFFFFFFFFFFFFFFFC55E7FFFFFFFFFFFFFFFFFFFFEFDEFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_9.mem_init1 = 2048'h42936FFFFFFFFFFFFFF7AF0FF00F3C3FFFFFFFFFFFFFF3FFFFCBA537FFFFFFFFFFFFFF7FFCF9B0A7FFFFFFFFFFFFFFF7FF9FAEAE7CFFFFFFFFFFFFFFFFF0FE24DFFFFFFFFFFFFFFFFF83FF8E3DFFFFFFFFFFFFFFFFF83FF8F2EFFFFFFFFFFFFFFFFFDFFFD173DFFFFFFFFFFFFFFFFFFEF88F7FFFFFFFFFFFFFFFFFFFFFDEF7FFFFFFFFFFFFFFFFFFFFD83EFFFFFFFFFFFFFFFFFFFFFDF9DFFFFFFFFFFFFFFFFFFFFF3ABFFFFFFFFFFFFFFFFFFFFFF3ABFFFFFFFFFFFFFFFFFFFFFF33CFFFFFFFFFFFFFFFFFFFFFF8EFFEFFFFFFFFFFFFFFFFFFFFDB3F3FFFFFFFFFFFFFFFFFFFF61FF3FFFFFFFFFFFFFFFFFFFF6DBFFFFFFFFFFFFFFFFFFFFFFDC7F7FFFFFFFF,
		ram_block1a_9.mem_init2 = 2048'h4008D388EF7FFDA016A1B7C57C60126DA35BFC7FCD2A0B3C81F8EFEB362BFFF8425C18F32CFF8033AEAE97FFD4C5C93FD4FF86677B5389BFBC0A798466DC03B73C89C738F74421F6D28C118F40D7FD48CFCB4B9F4C197C0C2046AF6EFCFEA0FF7CCFF6F35DC7852F34DF9003FD3907916750765FF95AF3543077FC9FFFB5ADCD2CC6EF90C817B43C00BFF5DBF3B317FBCF2A801E7FFE4FF5EBA5807F6A7356ACFBFE07FFFC796456B7A98595BFFFFFFFFFCA8B7FFF28092665FFFFFFFF07148359CE8451FE7FFFFFFFFF7DB5710D66437EFFFFFFFFFF7DDDC7BF26EBA0CF7FFFFFFFFFEFDF253B5277B7FFFFFFFFFFFFB3C5FFFCDBE7FFCFFFFFFFF7FDFF5B7E,
		ram_block1a_9.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFE7FFFFFFFFFFFEFFC14C8FE718189307FFFFFFFF8D9FE89C9BEA88807FFFFFFFFC78FF9FF38770DBB3FFFFFFFF8E8256A353B23728CFFFFFFFFB8C0BD95FB5D9A5F9FFFFFFFF4DB68F13FADE08C5B7FFFFFF9FF92891F77E76F99BFFE7FFF04FC6AB056C4C55EE8FFFFFFE96F47A326F9D30DBABFFFFFFE3DECDAEF0013F8254FBFFFFFFBD8DB618CF968B3D5B37FFFFFCF8C8571714491B48F4EFFFFFE278C0337FCD674045BDFFFFFC055EE88001F8C0CD266FFFFFD69A0BCCF3E247157077FFFFFF9D09CE7BF143744B751FFFFA99505209F0FB3607B60E74FFF99EE2F29CCF4FCDA24BF63FFD7D6ECDDCE00,
		ram_block1a_9.operation_mode = "rom",
		ram_block1a_9.port_a_address_clear = "none",
		ram_block1a_9.port_a_address_width = 13,
		ram_block1a_9.port_a_data_out_clear = "none",
		ram_block1a_9.port_a_data_out_clock = "clock0",
		ram_block1a_9.port_a_data_width = 1,
		ram_block1a_9.port_a_first_address = 0,
		ram_block1a_9.port_a_first_bit_number = 9,
		ram_block1a_9.port_a_last_address = 8191,
		ram_block1a_9.port_a_logical_ram_depth = 130400,
		ram_block1a_9.port_a_logical_ram_width = 24,
		ram_block1a_9.ram_block_type = "AUTO",
		ram_block1a_9.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_10
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_10portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_10.clk0_core_clock_enable = "ena0",
		ram_block1a_10.clk0_input_clock_enable = "none",
		ram_block1a_10.clk0_output_clock_enable = "none",
		ram_block1a_10.connectivity_checking = "OFF",
		ram_block1a_10.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_10.init_file_layout = "port_a",
		ram_block1a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_10.mem_init0 = 2048'hFFFFFFFFFFFFE7BFFFFFFFFFFFFFFFFFFFFFFF0BFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_10.mem_init1 = 2048'hB3B837FFFFFFFFFFFFFFDFB7F7BF0FFFFFFFFFFFFFFFFFFFFF35ABFFFFFFFFFFFFFFFFFFFFFAC2FFFFFFFFFFFFFFFFFFFFEFDF8EFFFFFFFFFFFFFFFFFFFFFA48BFFFFFFFFFFFFFFFFFFFFFB7D5FFFFFFFFFFFFFFFFFFFFFB77FFFFFFFFFFFFFFFFFFFFFFB2BFFFFFFFFFFFFFFFFFFFFFFD4BFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFF86FFFFFFFFFFFFFFFFFFFFFFF9BBFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF49FFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFFFFF5BBFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFCDFFFFFFFFFFFFFFFFFFFFFFFE83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_10.mem_init2 = 2048'h8000E4C07BFFE9DB319FB600FF9FECB667FFFFD37CE7FB207FFFF00DBA7EFFFC2BBDFFF2DC00010DC82BFFFBB0043F3F33F00076DC6E16FF78A99FE010BFFF879EF29AEFFC301FF6C06FFF80CD474FF9DF4AF7FF455963FCE09B7A79DBF8D0FF7B9F580F3C03017A27FFDA03FC4E0E718730B100F90FFA20302BDFBFFFC86C0E18CAFFB4000DD63EFF7F7C33DF2DC2F99011D15FFFFFFFF578E52D2F6E00BA36FFFFFFFF73BF1A4FF7A015D7FFFFFFFFFFA9173A9F8800ACF3FFFFFFFFFFC97EF4E080512FFFFFFFFFFFFF5301DE1E01977FFFFFFFFFFEAEACA2E8CB83FFFFFFFFFFFFF9FDF05FDCF2B9FFFFFFFFFFFF7F9CA2F63B56FFFFFFFFFFFFFEDE07FF,
		ram_block1a_10.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF000E7E7FFFFFFFFFFFFFE608D1C1816607FFFFFFFFFFFA739120F82242E8FFFFFFFFFFD12C33330D1D51BBFFFFFFFFD1A5209C039121932FFFFFFFF8097ABFFFDE43BE30FFFFFFFE0D16B0C0080665288FFFFFFFFB25927037C77892E7FFFFFFF7BCFC90F7061CFDBFDFEFFFFFEFF269E0FFE3078EF3FDFFFFFFEC492F8C018FB41BFFFFFFFFFFE2530FF1770E87B7DFFFFFFEE4690F080099F7F7D15FFFFFEC7E4187FFE4FCCFE4FBFFFFFB9C7583C0C04BF189263FFFFFFC2AB3E07FE730865BF7FFFF7AECAC807F0FC3117C66FBFFCF312518DFC00703EC388B7FFEF302643FE00F,
		ram_block1a_10.operation_mode = "rom",
		ram_block1a_10.port_a_address_clear = "none",
		ram_block1a_10.port_a_address_width = 13,
		ram_block1a_10.port_a_data_out_clear = "none",
		ram_block1a_10.port_a_data_out_clock = "clock0",
		ram_block1a_10.port_a_data_width = 1,
		ram_block1a_10.port_a_first_address = 0,
		ram_block1a_10.port_a_first_bit_number = 10,
		ram_block1a_10.port_a_last_address = 8191,
		ram_block1a_10.port_a_logical_ram_depth = 130400,
		ram_block1a_10.port_a_logical_ram_width = 24,
		ram_block1a_10.ram_block_type = "AUTO",
		ram_block1a_10.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_11
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_11portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_11.clk0_core_clock_enable = "ena0",
		ram_block1a_11.clk0_input_clock_enable = "none",
		ram_block1a_11.clk0_output_clock_enable = "none",
		ram_block1a_11.connectivity_checking = "OFF",
		ram_block1a_11.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_11.init_file_layout = "port_a",
		ram_block1a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_11.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_11.mem_init1 = 2048'h5FB77FFFFFFFFFFFFFFFFF7FF0FEDFFFFFFFFFFFFFFFFFFFFF5D8FFFFFFFFFFFFFFFFFFFFFF481BFFFFFFFFFFFFFFFFFFFFF9D87FFFFFFFFFFFFFFFFFFFFFA53FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFB77FFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFF91FFFFFFFFFFFFFFFFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFFA3FFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFE8BFFFFFFFFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFFFFFFFFFFE5BFFFFFFFFFFFFFFFFFFFFFF98FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFF,
		ram_block1a_11.mem_init2 = 2048'h0000F8F4FFFFFE44F07FB600000000C797FFFFF6BC1FFB200000000E3D1FFFFBEA03FFF203FFFE01F0F07FFFD03BFF3F0FF000781F8F4FFFFC57FFE00E80007820FCF2BFFF4FFFF6CE10007FCE678E1BFFEDFFFF43268003E01CBC709FFF70FF7840E000FC000443C7FFEE03FC27F6F1F8F03015160FF7E0301836FFFFF1EC0FDFB07FFC0003087FFFFFF9F3E07623F3D0004E1FFFFFFFFEF718B0DF0E0009BFFFFFFFFFE9C08F0EF9A00B27FFFFFFFFFFEE00A3BE680073FFFFFFFFFFFFE10203EE8049FFFFFFFFFFFFFE5F10BEFE008FFFFFFFFFFFFF7A1E89F7EB91FFFFFFFFFFFFFFD3F4BF2EF1BFFFFFFFFFFFFFFFC2B3FDFB3BFFFFFFFFFFFFFFFF8CFF,
		ram_block1a_11.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11E3E7FE07FFFFFFFFFFFFC03DC3FF8113E27FFFFFFFFFF1E366930FBAB3787FFFFFFFFE13960B3FC19D54F7FFFFFFFFF1272EFFFFF8F65F7FFFFFFFFF1EDC03FFFF86EF87FFFFFFFFFC369F008387F1D1FFFFFFFFFFFF98FF7FFE0003FFFFFFFFFFFF227E00003FF777FFFFFFFFFFF68E073FE0FB7EDFFFFFFFFFFC330FFF178008757BFFFFFFFC0E4FF0000E0080F3EFFFFFFFF4DDF80000703F047DFFFFFFF8713803FFF8FF1F036FFFFFFF7A6701FFFF83007F25FFFFFFD839C7FFF0FFCFE7F99FFFFFF0EE307FFC007FFF03F4FFFFFE7C1E3FFE000,
		ram_block1a_11.operation_mode = "rom",
		ram_block1a_11.port_a_address_clear = "none",
		ram_block1a_11.port_a_address_width = 13,
		ram_block1a_11.port_a_data_out_clear = "none",
		ram_block1a_11.port_a_data_out_clock = "clock0",
		ram_block1a_11.port_a_data_width = 1,
		ram_block1a_11.port_a_first_address = 0,
		ram_block1a_11.port_a_first_bit_number = 11,
		ram_block1a_11.port_a_last_address = 8191,
		ram_block1a_11.port_a_logical_ram_depth = 130400,
		ram_block1a_11.port_a_logical_ram_width = 24,
		ram_block1a_11.ram_block_type = "AUTO",
		ram_block1a_11.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_12
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_12portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_12.clk0_core_clock_enable = "ena0",
		ram_block1a_12.clk0_input_clock_enable = "none",
		ram_block1a_12.clk0_output_clock_enable = "none",
		ram_block1a_12.connectivity_checking = "OFF",
		ram_block1a_12.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_12.init_file_layout = "port_a",
		ram_block1a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_12.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_12.mem_init1 = 2048'h404F7FFFFFFFFFFFFFFFFFBFFC01FFFFFFFFFFFFFFFFFFFFFF027BFFFFFFFFFFFFFFFFFFFFF97F3FFFFFFFFFFFFFFFFFFFFFC077FFFFFFFFFFFFFFFFFFFFFA74FFFFFFFFFFFFFFFFFFFFFFB8DFFFFFFFFFFFFFFFFFFFFFFB8FFFFFFFFFFFFFFFFFFFFFFFBD7FFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFA9FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF99FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFD8BFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF,
		ram_block1a_12.mem_init2 = 2048'hFFFF00FF3FFFFEBFF00049FFFFFFFF07F9FFFFCFFC0004DFFFFFFFF03FDFFFF3EA00000DFFFFFFFE00FE7FFF700000C0FFF0007FE00FE7FFE400001FFE8000003F00FD7FFC4000093E00000030780FE3FFC80000BF0000001FE0C07F5FFA0F0087C0000003FFF983F9FF81FC03E0060E000FCFE61FE7FC1FCFF8067FFFFE13F010FFFFC3FFFF00FFFFFFFE0C0047F7F02FFFC03FFFFFFFF800013F3F91FFF82FFFFFFFFFF0000BF3F05FFF03FFFFFFFFFFC8001C1F97FFE2FFFFFFFFFFFF610381F97FB95FFFFFFFFFFFFDDF13BF81FF8FFFFFFFFFFFFFF5FF6BF81471FFFFFFFFFFFFFFF0047F810FBFFFFFFFFFFFFFFFA0D7FC04FBFFFFFFFFFFFFFFFF52FF,
		ram_block1a_12.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFC1E3FF80F01DFFFFFFFFFFFE038B2CFF898F07FFFFFFFFFFE3E4A8FFFE4B3C0FFFFFFFFFFE381E00000051C0FFFFFFFFFFE008FFFFFFF9007FFFFFFFFFFFFC7F000007FDFFFFFFFFFFFFFFB8008000001FFFFFFFFFFFFFFE01FFFFC0007FFFFFFFFFFFF381FFFFFF0480BFFFFFFFFFF5F0FFFF17FFF7887FFFFFFFFE3E3FF0000FFFFF07FFFFFFFFEBC3F800007FFFFB9FFFFFFFFBF0F8000000FF1FFC7FFFFFFFFA1F00000003007ED9FFFFFFB807C0000F000007FFDFFFFFF401F00003FF800003FE7FFFFF03FE0001FFF,
		ram_block1a_12.operation_mode = "rom",
		ram_block1a_12.port_a_address_clear = "none",
		ram_block1a_12.port_a_address_width = 13,
		ram_block1a_12.port_a_data_out_clear = "none",
		ram_block1a_12.port_a_data_out_clock = "clock0",
		ram_block1a_12.port_a_data_width = 1,
		ram_block1a_12.port_a_first_address = 0,
		ram_block1a_12.port_a_first_bit_number = 12,
		ram_block1a_12.port_a_last_address = 8191,
		ram_block1a_12.port_a_logical_ram_depth = 130400,
		ram_block1a_12.port_a_logical_ram_width = 24,
		ram_block1a_12.ram_block_type = "AUTO",
		ram_block1a_12.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_13
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_13portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_13.clk0_core_clock_enable = "ena0",
		ram_block1a_13.clk0_input_clock_enable = "none",
		ram_block1a_13.clk0_output_clock_enable = "none",
		ram_block1a_13.connectivity_checking = "OFF",
		ram_block1a_13.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_13.init_file_layout = "port_a",
		ram_block1a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_13.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_13.mem_init1 = 2048'h4000FFFFFFFFFFFFFFFFFFDFF4000FFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFA71FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFBF7FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF,
		ram_block1a_13.mem_init2 = 2048'h000000FFBFFFFDFFF000000000000007FDFFFFBFFC000000000000003FEFFFFFEA0000000000000000FFFFFFF0000000000FFF80000FFFFFEC000000017FFFFFC000FFFFFF40000001FFFFFFFF800FFDFFC8000000FFFFFFFFFF007FFFFE0000003FFFFFFFFFFE03FFFF8000001FF9FFFFFFFFF81FFFFC000007F9FFFFFFFFFFE0FFFF400000FFFFFFFFFFFFFF87FFF000003FFFFFFFFFFFFFFE3FBF800007DFFFFFFFFFFFFFF3FFF80000FFFFFFFFFFFFF7FFDFFF80001DFFFFFFFFFFFF9EFCFDF80006BFFFFFFFFFFFFE20E41F800077FFFFFFFFFFFFF8004FF8000EFFFFFFFFFFFFFFE006BF80005FFFFFFFFFFFFFFFC0E3FC0007FFFFFFFFFFFFFFFF9CFF,
		ram_block1a_13.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FF800FFFFFFFFFFFFFFFFC0C3FFF8780FFFFFFFFFFFFFC0737FFFFC703FFFFFFFFFFFFC02E000000303FFFFFFFFFFFFFE000000000BFFFFFFFFFFFFFFC00FFFFF803FFFFFFFFFFFFFC87FFFFFFFFE5FFFFFFFFFFFF21FFFFFFFFFF87FFFFFFFFFFC07FFFFFFFFFFF5FFFFFFFFFF80FFFFF17FFFFFFFFFFFFFFFE01FFF0000FFFFFFFFFFFFFFF803FF800007FFFFFEFFFFFFFF80FF8000000FF1FFF7FFFFFFE05FF00000003007FFFFFFFFFC7FFC00000000007FFEFFFFFFBFFF0000000000003FF7FFFFEFFFE0000000,
		ram_block1a_13.operation_mode = "rom",
		ram_block1a_13.port_a_address_clear = "none",
		ram_block1a_13.port_a_address_width = 13,
		ram_block1a_13.port_a_data_out_clear = "none",
		ram_block1a_13.port_a_data_out_clock = "clock0",
		ram_block1a_13.port_a_data_width = 1,
		ram_block1a_13.port_a_first_address = 0,
		ram_block1a_13.port_a_first_bit_number = 13,
		ram_block1a_13.port_a_last_address = 8191,
		ram_block1a_13.port_a_logical_ram_depth = 130400,
		ram_block1a_13.port_a_logical_ram_width = 24,
		ram_block1a_13.ram_block_type = "AUTO",
		ram_block1a_13.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_14
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_14portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_14.clk0_core_clock_enable = "ena0",
		ram_block1a_14.clk0_input_clock_enable = "none",
		ram_block1a_14.clk0_output_clock_enable = "none",
		ram_block1a_14.connectivity_checking = "OFF",
		ram_block1a_14.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_14.init_file_layout = "port_a",
		ram_block1a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_14.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_14.mem_init1 = 2048'hBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFD8FFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFF,
		ram_block1a_14.mem_init2 = 2048'hFFFFFF007FFFFE000FFFFFFFFFFFFFF803FFFFC003FFFFFFFFFFFFFFC01FFFF815FFFFFFFFFFFFFFFF00FFFF0FFFFFFFFFFFFFFFFFF007FFF3FFFFFFFFFFFFFFFFFF003FFEBFFFFFFFFFFFFFFFFFF003FFF7FFFFFFFFFFFFFFFFFF801FFDFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFE00FFBFFFFFFFFFFFFFFFFFFFF007FBFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFC07F7FFFFFFFFFFFFFFFFFFFFC03F7FFFFFFFFFFFFFFFFFFFFE03F7FFFFFFFFFFFFFFFFFFFFF03F7FFFFFFFFFFFFFFFFFFFFF81F7FFFFFFFFFFFFFFFFFFFFF8FF7FFFFFFFFFFFFFFFFFFFFF8BF7FFFFFFFFFFFFFFFFFFFFF07F3FFFFFFFFFFFFFFFFFFFFE0FF,
		ram_block1a_14.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFF03FFF807FFFFFFFFFFFFFFFF83FFFFFC0FFFFFFFFFFFFFFFFCE0000000FFFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFE800000000003FFFFFFFFFFFFA000000000000FFFFFFFFFFFE00000000000003FFFFFFFFFF8000000E8000000FFFFFFFFFF00000FFFF0000003FFFFFFFFC00007FFFF8000001FFFFFFFF00007FFFFFF00E000FFFFFFFE0000FFFFFFFCFF8003FFFFFFC0003FFFFFFFFFF8001FFFFFF8000FFFFFFFFFFFFC00FFFFFF0001FFFFFFF,
		ram_block1a_14.operation_mode = "rom",
		ram_block1a_14.port_a_address_clear = "none",
		ram_block1a_14.port_a_address_width = 13,
		ram_block1a_14.port_a_data_out_clear = "none",
		ram_block1a_14.port_a_data_out_clock = "clock0",
		ram_block1a_14.port_a_data_width = 1,
		ram_block1a_14.port_a_first_address = 0,
		ram_block1a_14.port_a_first_bit_number = 14,
		ram_block1a_14.port_a_last_address = 8191,
		ram_block1a_14.port_a_logical_ram_depth = 130400,
		ram_block1a_14.port_a_logical_ram_width = 24,
		ram_block1a_14.ram_block_type = "AUTO",
		ram_block1a_14.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_15
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_15portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_15.clk0_core_clock_enable = "ena0",
		ram_block1a_15.clk0_input_clock_enable = "none",
		ram_block1a_15.clk0_output_clock_enable = "none",
		ram_block1a_15.connectivity_checking = "OFF",
		ram_block1a_15.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_15.init_file_layout = "port_a",
		ram_block1a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_15.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_15.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_15.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_15.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_15.operation_mode = "rom",
		ram_block1a_15.port_a_address_clear = "none",
		ram_block1a_15.port_a_address_width = 13,
		ram_block1a_15.port_a_data_out_clear = "none",
		ram_block1a_15.port_a_data_out_clock = "clock0",
		ram_block1a_15.port_a_data_width = 1,
		ram_block1a_15.port_a_first_address = 0,
		ram_block1a_15.port_a_first_bit_number = 15,
		ram_block1a_15.port_a_last_address = 8191,
		ram_block1a_15.port_a_logical_ram_depth = 130400,
		ram_block1a_15.port_a_logical_ram_width = 24,
		ram_block1a_15.ram_block_type = "AUTO",
		ram_block1a_15.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_16
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_16portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_16.clk0_core_clock_enable = "ena0",
		ram_block1a_16.clk0_input_clock_enable = "none",
		ram_block1a_16.clk0_output_clock_enable = "none",
		ram_block1a_16.connectivity_checking = "OFF",
		ram_block1a_16.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_16.init_file_layout = "port_a",
		ram_block1a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_16.mem_init0 = 2048'hFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFBD9FFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_16.mem_init1 = 2048'hDED80AE7FFFFFFFFF7FFEDB2E5B0A9F3FFFFFFFFFFFFFC6A9EF9FC4E3FFFFFFFFFFFFFF03FF9FEDDE7FFFFFFFFFFFFFFFFFF6E72DCFFFFFFFFFFFFFFFFFFF3EDB80FCFFFFFFFFFF7FFFFEFB39D73FCFFFFFFFFFFFFFFFEF1E3CFFFFFFFFFFFFFFFFFF3FF578BFFFFFFFFFFFFFFFFFF3F63B0EFFFFFFFFFFFFFFFFFFFFF9DFFFFFFFFFFFFFFFFFFFFFFE5F4FFFFFFFFFFFFFFFFFFFFFF8F1FFFFFFFFFFFFFFFFFFFFFC814DFFFFFFFFFFFFFFFFFFFFE37CFFFFFFFFFFFFFFFFFFFFFFA7E7FFFFFFFFFFFFFFFFFFFF029CFFFFFFFFFFFFFFFFFFFFFB26DFFFFFFFFFFFFFFFFFFFFF28E1FFFFFFFFFFFFFFFFFFFFFCADCFFFFFFFFFFFFFFFFFFFFF74FDFFFFFFFFF,
		ram_block1a_16.mem_init2 = 2048'h831ABE73915F66666422EDC5FCE1A6050EBEFF97FF8B8824A0F5E5D05C1D6FF52D4E20CA8A003A919AD9D7F8AEC4B7F4E50F3959A99CE1BF2A0AA0F3E4F11DFE5B993E49FF97E76914CCDEC6423E654DFF4D9880A4B545F67881802DAFE0F1C97712AED123C76B4AC69F239D7FAF544BB478D5C68A46FA69C9EEB424111FB50E18AC1E7103DD2B92E15269976EF525E44FE715A32C3E23AF874F5ABFE31F42D0BFFFF71FAD90543BFABF92B81FFFFFFFF05AE92012E8E40761FFFFFFFF8A9726A55EF48743EFFFFFFFFF801AFF55E7431C7FFFFFFFFFFF72335FCD95307FCFFFFFFFFB7F0541539CB9DFF7FFFFFFFFFC74B2EBB0D804761FFFFFFFFFBED9AE8F,
		ram_block1a_16.mem_init3 = 2048'hFFFFFFF00FFC007FFFFFFFFFFFFFFFFF00FF01C3FFFFFFFFFFFFFEEAF71DC37F5F637FFFFFFFF8B669005AFD847377FFFFFFEF7ABFF1C0AB38B49AF9FFFFFE73A62C260DD70DA2ED8FFFFFFE60F73B953EA1C4324FFFFF7FC77102CF48DA35FB07FFFFF3FFE008CD9F931521AC1FF3FF3FFF1DE697D558443EFFBF3EFCFFF57D03C6E86B6E4AC2ABEFCFF0F47857E0EAC46742DDFFFCFBD429A4BA3A474ACFBFAFFFEFEBBF9AB678DD89562CF9FFFFFCAF9B2287F6556465026FFFFFF70587B7FC194B9DB9DDFFFFF805E1EB91F8383FD36AEFFFFFBA30DA34BFACB3113C14FFFF7DCF4FDA10081CCEED6BDF7FC92F170B28F00DFD09EC98C7FFB2B2D7B120A8,
		ram_block1a_16.operation_mode = "rom",
		ram_block1a_16.port_a_address_clear = "none",
		ram_block1a_16.port_a_address_width = 13,
		ram_block1a_16.port_a_data_out_clear = "none",
		ram_block1a_16.port_a_data_out_clock = "clock0",
		ram_block1a_16.port_a_data_width = 1,
		ram_block1a_16.port_a_first_address = 0,
		ram_block1a_16.port_a_first_bit_number = 16,
		ram_block1a_16.port_a_last_address = 8191,
		ram_block1a_16.port_a_logical_ram_depth = 130400,
		ram_block1a_16.port_a_logical_ram_width = 24,
		ram_block1a_16.ram_block_type = "AUTO",
		ram_block1a_16.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_17
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_17portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_17.clk0_core_clock_enable = "ena0",
		ram_block1a_17.clk0_input_clock_enable = "none",
		ram_block1a_17.clk0_output_clock_enable = "none",
		ram_block1a_17.connectivity_checking = "OFF",
		ram_block1a_17.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_17.init_file_layout = "port_a",
		ram_block1a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_17.mem_init0 = 2048'hFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBD9FFFFFFFFFFFFFFFFFFFFFFAEFF0FFFFFFFFFFFFFFFFFFFF79F82FFFFFFFFFFFFFFFFFFFF0FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_17.mem_init1 = 2048'h9D2AD7FFFFFFFFFFF9FFEF1DE2869EFDFFFFFFFFFEFFFC3CBEB18ECDDFFFFFFFFFE77DDA27E67B67FFEFFFFFFFFFF703F3FF19ABF3FC7FFFFFFFFEF73FFEF974F763B7FFFFFFFFFEFFFFEECC2EDC7F7FFFFFFFFCDFDEFFE23567D7C7FFFFFFFDFC1CF7F2247FFD7EFFFFFFFEDFE2CD3FD1DAD7EFFFFFFFFFF3FFDFE3F7D33EFFFFFFFFFFFFFFFFFFFF79C5FFFFFFFFFFFFFFFFFFFFFF8627FFFFFFFFFFFFFFFFFFFFD94F0FFFFFFFFFFFFFFFFFFFFE33EF7FFFFFFFFFFFFFFFFFFFFE6DBFFFFFFFFFFFFFFFFFFFFD7BC7FFFFFFFFFFFFFFFFFFFFDA6FEFFFFFFFFFFFFFFFFFFFF357CF7FFFFFFFFFFFFFFFFFFFBDF9D7FFFFFFFFFFFFFFFFFFFBE1FCFFFFFFFF,
		ram_block1a_17.mem_init2 = 2048'h43D2E716E7FFBA1E44587C079F795B5315FDF31EE1DA7ABF8D3F83F580DDBFC1EFEBCC8337BF85EA3A6E52FDFCE286BAF27A8968926541EE86ACFC074BAD0D7885D312D8EBD9D903F982689BF16D9C989F5A1E5CE1717374202BB3456BE21618AF49D8D48A0DA4CF835F030B9853EB2F60F635876A50EB101583A5E40DE2D64A7CA63E8AAEF1D95E313002993081E5ED025FC4415F1F86A797FB07D4AD9DCE20E1FFFDE32724BA3FE912108061FFFFE1E970F424ED5B2905E27FFFFFFF4F6B58B83C0E7871F7FFFFFFFF223EAC43C09D6BFE7FFFFFFFFFECD8D4DB27A05FCFFFFFFFFCD49BE37519B9D7CFFFFFFFFFB234C6D3F10AC1FB7FFFFFFFFF1FB083BE,
		ram_block1a_17.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFF9E7FFCFBFFFFF07FF37303FF7A3EEA5F4FE3CFC7FC2066B1C24C333B4F3F1CFEF7B29EA923834FBFB8FB78FFFE7313B932468D0A0C4ED78FF7E1B2EF386A0273B68BFCF3FEFFD7677967F09C036695FFFEE7FFED8DA43B8AD6BED6FFEFFEDFFD335050162C2B457FAEDDFB9E653C63F7F842F5C0D86EFFEBEE6C57001F33FE6A7BC973FF7A77613533A48410D83E6E0FF7814FB25A2AE9C80F89FEF3FD76F97D6677D824C16A775FFFC74CB739699BA894D1AE9CFFFFDAB89CF7CDBC81A679CAEFFFFCA2601790992ADEAEDF04FFFE25D910C4E7F6C7A87854D5FFE9E3BBF6EECC32C0B7A8AE2FF35AB36D99E64B,
		ram_block1a_17.operation_mode = "rom",
		ram_block1a_17.port_a_address_clear = "none",
		ram_block1a_17.port_a_address_width = 13,
		ram_block1a_17.port_a_data_out_clear = "none",
		ram_block1a_17.port_a_data_out_clock = "clock0",
		ram_block1a_17.port_a_data_width = 1,
		ram_block1a_17.port_a_first_address = 0,
		ram_block1a_17.port_a_first_bit_number = 17,
		ram_block1a_17.port_a_last_address = 8191,
		ram_block1a_17.port_a_logical_ram_depth = 130400,
		ram_block1a_17.port_a_logical_ram_width = 24,
		ram_block1a_17.ram_block_type = "AUTO",
		ram_block1a_17.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_18
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_18portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_18.clk0_core_clock_enable = "ena0",
		ram_block1a_18.clk0_input_clock_enable = "none",
		ram_block1a_18.clk0_output_clock_enable = "none",
		ram_block1a_18.connectivity_checking = "OFF",
		ram_block1a_18.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_18.init_file_layout = "port_a",
		ram_block1a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_18.mem_init0 = 2048'hFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFF79FFFFFFFFFFFFFFFFFFFFFFF06FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_18.mem_init1 = 2048'hF1A21703FFFFFFFFFFFFE078EFF13AE3FFFFFFFFFF0FFEA0FFC95AFE3FFFFFFFFFF8FFE71FF2A6C7C3FFFFFFFFFFF8FFFFFFABE73C3FFFFFFFFFFF0FFFFFFF6FE01FCFFFFFFFFFC1FFFFCE8EAF23FCFFFFFFFFFF3FFFFCECE97FEFFFFFFFFFF3FFFFE3FE0D57FEFFFFFFFFFF3FFDFE3F2B9DEFFFFFFFFFFFFFFFFFFFF22FDFFFFFFFFFFFFFFFFFFFFFF91BFFFFFFFFFFFFFFFFFFFFFEEFDFFFFFFFFFFFFFFFFFFFFFE71CFFFFFFFFFFFFFFFFFFFFFD79C0FFFFFFFFFFFFFFFFFFFFF7DD7FFFFFFFFFFFFFFFFFFFF78DCFFFFFFFFFFFFFFFFFFFFF0290FFFFFFFFFFFFFFFFFFFFF3581EFFFFFFFFFFFFFFFFFFFF321CEFFFFFFFFFFFFFFFFFFFF7D7CFFFFFFFFF,
		ram_block1a_18.mem_init2 = 2048'h7FDD346449EF7D3052C61FF3E0199C65F3FEF7E5FCB93BDF9E3F7D16A896CF3E572623FD014000EC28F15CF6B98196C9EEFE467CDCC7198F853D6204A96DE7306B174AB7FC13F8E0034DD9B6C7B9B08D7E47F93C14B28E0D7765D9404BE71647E49A65BF988298C4D4BEDF04E5EAB4B8381057929F91FA97CE7C24DC025C6799D0EA0E006E36D5B2C10DABD5857BE7F262784277BFFFC4BA7E3F6A9E34BF5AC11FFFFE1E4EE8654E1241E9DA5FFFFFFFFEB52022F0741DDADCFFFFFFFF37453C52CE01041FCFFFFFFFFFDCC9665CB272CC7CFFFFFFFFFEAB26AD220E819FFFFFFFFFFC2EDC6EFAB23A07FFFFFFFFFFC1F6CE6BF5CD2C7C3FFFFFFFFFFFF4F73E,
		ram_block1a_18.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFCCFFFF2FFFD87BFFFFFFFFFCF6FDE3CC38CBB3FFFFFFFC3B42F712394251FD6F0FFFFFC3BCC5B178279D80E270FFFFFFE7C7A8680FDED69369FFFFF3FEFB6C16E8F0A46754DFF3FF3FFF4E66FC383CD92327FF3EF3FFED7E8D037F06068BBDF3EFC7F825DA3F7F782100B82F1CFC7FEF49000000301EE18478CFCFF770F8483EF080DB91F1FFFCFDBB581B6320EF7B9A5F0FFFEF3F764A60800B43C07A78FFFFFBB149AFE783D0C2A74B9FFFF390169E00381AF6771A8C7FFF3634B6D90870409C1148C7FFF25DBB541E7F0979B8582B8FFF2E096A9E103C4FF8A8FF0CFFFA6812B88D9BC,
		ram_block1a_18.operation_mode = "rom",
		ram_block1a_18.port_a_address_clear = "none",
		ram_block1a_18.port_a_address_width = 13,
		ram_block1a_18.port_a_data_out_clear = "none",
		ram_block1a_18.port_a_data_out_clock = "clock0",
		ram_block1a_18.port_a_data_width = 1,
		ram_block1a_18.port_a_first_address = 0,
		ram_block1a_18.port_a_first_bit_number = 18,
		ram_block1a_18.port_a_last_address = 8191,
		ram_block1a_18.port_a_logical_ram_depth = 130400,
		ram_block1a_18.port_a_logical_ram_width = 24,
		ram_block1a_18.ram_block_type = "AUTO",
		ram_block1a_18.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_19
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_19portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_19.clk0_core_clock_enable = "ena0",
		ram_block1a_19.clk0_input_clock_enable = "none",
		ram_block1a_19.clk0_output_clock_enable = "none",
		ram_block1a_19.connectivity_checking = "OFF",
		ram_block1a_19.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_19.init_file_layout = "port_a",
		ram_block1a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_19.mem_init0 = 2048'hFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_19.mem_init1 = 2048'h8E665FFFFFFFFFFFFFFFFB3FFD0E29FFFFFFFFFFFFFFFF327F6AD97FFFFFFFFFFFFFFFFFFFF39F2FFFFFFFFFFFFFFFFFFFFFAA5AFFFFFFFFFFFFFFFFFFFFFCA4DFFFFFFFFFFFFFFFFFFFFE8F7DFFFFFFFFFFFFFFFFFFFFE0E4FFFFFFFFFFFFFFFFFFFFFEC7CFFFFFFFFFFFFFFFFFFFFFEFC5FFFFFFFFFFFFFFFFFFFFFEAE3FFFFFFFFFFFFFFFFFFFFFE087FFFFFFFFFFFFFFFFFFFFFE8EFFFFFFFFFFFFFFFFFFFFFFF417FFFFFFFFFFFFFFFFFFFFFE55FFFFFFFFFFFFFFFFFFFFFFFB1EFFFFFFFFFFFFFFFFFFFFF939FFFFFFFFFFFFFFFFFFFFFF315FFFFFFFFFFFFFFFFFFFFFF069FFFFFFFFFFFFFFFFFFFFFF627FFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFF,
		ram_block1a_19.mem_init2 = 2048'h80203871E3FFF777B1C1FFF0FFF9E0798F1FFE01FC78FBFF803F01E8CC33FFFF131E1FFF00FFFF0FCC9D3FF9240F8907E1FE3F8EE08589FF0390E1F867E21CFF521B4B6FF3E0081FF1303871CA913E9B7F170703F38FFEFCEFB45DB7C7FA99C01C4BFC70798F2868ECFE9FFC03A57A983FF06931EC6FF87FC02B3FE3FF957812B851DF97EE0D3099FEFEC6E6292A0FE7BE7AC3EF7FFFF8BD50BC0F1E5B7F15F7FFFFFFFF44B07ACBFDFFEAF93FFFFFFFF0FBEC68DE1FFC9B5FFFFFFFFFF876FCFCFCFF143BFFFFFFFFFFEE5804DF5DF143FFFFFFFFFFFF08BF28E5DF97BFFFFFFFFFFFF862951F4DB937FFFFFFFFFFFFF99BD7FCF40BFFFFFFFFFFFFFFC71D5E,
		ram_block1a_19.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF961FFF3F8044FFFFFFFFFFCF3FBC3C701C8FF1FFFFFFFFFC17ED8E01046D75EFFFFFFFFFF57C8BFFFFE30A918FFFFFFFFF676AEB0006DDCB3CFFFFFFFFF6F6C7FC7C3C6F8E3FFFFFFFFF1A4F2FF7FF9ECD87FFFFFFFF3F5FD3F7FFFDF15FFDFFFFFFE16BCF000003FF1657BFFFFFFF9BE0847C200FFF8FFFFFFFFFFFE9770E3DF0FF82DEFFFFFFFFC56C660000C403B657DFFFFFD2B5860007CE03F37ADEFFFFFE6F1BEFFF8130E78058FFFFFFEBE7209080C8F801FA67FFFFE6D88CC0180F1877F6068FFFFC2071981FFFF8FF83309B7FFFB340E787FF8F,
		ram_block1a_19.operation_mode = "rom",
		ram_block1a_19.port_a_address_clear = "none",
		ram_block1a_19.port_a_address_width = 13,
		ram_block1a_19.port_a_data_out_clear = "none",
		ram_block1a_19.port_a_data_out_clock = "clock0",
		ram_block1a_19.port_a_data_width = 1,
		ram_block1a_19.port_a_first_address = 0,
		ram_block1a_19.port_a_first_bit_number = 19,
		ram_block1a_19.port_a_last_address = 8191,
		ram_block1a_19.port_a_logical_ram_depth = 130400,
		ram_block1a_19.port_a_logical_ram_width = 24,
		ram_block1a_19.ram_block_type = "AUTO",
		ram_block1a_19.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_20
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_20portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_20.clk0_core_clock_enable = "ena0",
		ram_block1a_20.clk0_input_clock_enable = "none",
		ram_block1a_20.clk0_output_clock_enable = "none",
		ram_block1a_20.connectivity_checking = "OFF",
		ram_block1a_20.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_20.init_file_layout = "port_a",
		ram_block1a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_20.mem_init0 = 2048'hFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_20.mem_init1 = 2048'h001FBFFFFFFFFFFFFFFFF297E1019FFFFFFFFFFFFFFFFFC1FE082BFFFFFFFFFFFFFFFFFFFFE4817FFFFFFFFFFFFFFFFFFFFE0A2DFFFFFFFFFFFFFFFFFFFFE1D8BFFFFFFFFFFFFFFFFFFFFF50B7FFFFFFFFFFFFFFFFFFFFFD16FFFFFFFFFFFFFFFFFFFFFFD95FFFFFFFFFFFFFFFFFFFFFFE2FFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFF977FFFFFFFFFFFFFFFFFFFFFF567FFFFFFFFFFFFFFFFFFFFFE53FFFFFFFFFFFFFFFFFFFFFFEE2FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFDC9FFFFFFFFFFFFFFFFFFFFFFA55FFFFFFFFFFFFFFFFFFFFFF9D5FFFFFFFFFFFFFFFFFFFFFFBE9FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFF,
		ram_block1a_20.mem_init2 = 2048'hFFFFC07FFFFFFE0FF03FFFF0FFF9FF81F57FFF1EFC07FBFF803F01FF0F67FFEAF301FFFF0000000FF0E3BFFF9C007FFFE001FFF0FF0673FFD7801FFFE01FFC0063E375FFF84007FFF0FFF80FCCDE3F67FFE000FFF07FFE03E03961F847F4603FFC3BFC0FF870328F02FFB003FF9F0187C00F81DAF01BEA003FE7D2A00019801CD0817EE011FCF037FFFF0B07CE4C19E801863E80FFFFFF4A60C1725E8000CFCBFFFFFFFF9F3F8B0BF00019F6FFFFFFFFFF721390AF8003BB7FFFFFFFFFFDB8017EE500F337FFFFFFFFFFF798052E400F21FFFFFFFFFFFFD03FC9F40072FFFFFFFFFFFFFF4B067F40474FFFFFFFFFFFFFFE0C7BFC03E6FFFFFFFFFFFFFFF9F07E,
		ram_block1a_20.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E000007FFFFFFFFFFFFFFFC03E3FF003800FFFFFFFFFFFE7F12BFF0324FC1FFFFFFFFFF980D900001A59707FFFFFFFFFB8706C0001C92703FFFFFFFFF8FBF8000003E681FFFFFFFFFFE35000080001E47FFFFFFFFFFFCC0C0800000ED7FFFFFFFFFF84C0FFFFFC00034FFFFFFFFFE6007BFFDFF000707FFFFFFFFDCD0FFE3FFF007C35FFFFFFFF9563E60000FBFFC1FFFFFFFFE4F47E00000FFFFC853FFFFFFD8F07E0007E3FE7FFF9FFFFFF93E0E06F7FF0F801ED8FFFFFF2D87C3FFFFFE00007FFFFFFFE400F87FFFFFF007C3F75FFFFF43FE07FFF8F,
		ram_block1a_20.operation_mode = "rom",
		ram_block1a_20.port_a_address_clear = "none",
		ram_block1a_20.port_a_address_width = 13,
		ram_block1a_20.port_a_data_out_clear = "none",
		ram_block1a_20.port_a_data_out_clock = "clock0",
		ram_block1a_20.port_a_data_width = 1,
		ram_block1a_20.port_a_first_address = 0,
		ram_block1a_20.port_a_first_bit_number = 20,
		ram_block1a_20.port_a_last_address = 8191,
		ram_block1a_20.port_a_logical_ram_depth = 130400,
		ram_block1a_20.port_a_logical_ram_width = 24,
		ram_block1a_20.ram_block_type = "AUTO",
		ram_block1a_20.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_21
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_21portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_21.clk0_core_clock_enable = "ena0",
		ram_block1a_21.clk0_input_clock_enable = "none",
		ram_block1a_21.clk0_output_clock_enable = "none",
		ram_block1a_21.connectivity_checking = "OFF",
		ram_block1a_21.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_21.init_file_layout = "port_a",
		ram_block1a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_21.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_21.mem_init1 = 2048'h80013FFFFFFFFFFFFFFFFCEFF10067FFFFFFFFFFFFFFFFFFFF8804FFFFFFFFFFFFFFFFFFFFF0809FFFFFFFFFFFFFFFFFFFFF4A13FFFFFFFFFFFFFFFFFFFFF5FB7FFFFFFFFFFFFFFFFFFFFF5F8FFFFFFFFFFFFFFFFFFFFFF5F5FFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFF7EBFFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFF5CFFFFFFFFFFFFFFFFFFFFFFF1CFFFFFFFFFFFFFFFFFFFFFFF58FFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFFFFE79FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFE6FFFFFFFFFFFFFFFFFFFFFFFE6BFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFB3FFFFFFFFFF,
		ram_block1a_21.mem_init2 = 2048'h0000007FDFFFF87FF000000F00060001FCFFFFDFFC0004007FC0FE000FEFFFFBF3000000FFFFFFF000FFFFFE3C0000001FFFFFFF0007F3FFE78000001FFFFC007C037F9FFE4000000FFFF80030E03FFCFFA000000FFFFE001FC181FFCFFC000003FBFC0007FFC30FFF7F1000007F007FFFFFFE1CFFFFFC00001FF19FFFE1FFE0E0FFBF000003F08FFFFFF3F80F8FFFF80001FE5FFFFFFFF380FE7DFF00003FD7FFFFFFFFE83FF3F1E00007F5FFFFFFFFFFA3FFDF7E00007A3FFFFFFFFFFEBFFE85E4000F2FFFFFFFFFFFFAE7F0FE4000E3FFFFFFFFFFFFEBC047E4000E7FFFFFFFFFFFFF9C04FE4000CFFFFFFFFFFFFFFF5073E40019FFFFFFFFFFFFFFFEA0FF,
		ram_block1a_21.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FF0007FFFFFFFFFFFFFF801CC00FF1C03FFFFFFFFFFFE00EDFFFFF9380FFFFFFFFFFFC07D6FFFFFC4E0FFFFFFFFFFFF027FFFFFFFEA7FFFFFFFFFFFFC5FFFFFFFFFC3FFFFFFFFFFFFA3FFFFFFFFFFAFFFFFFFFFFFFB3FFFFFFFFFFEBFFFFFFFFFF8FFFFFFFFFFFFF8FFFFFFFFFEB2FFFE3FFFFFFFEBFFFFFFFFDA9FE60000FFFFFFAFFFFFFFFD0BFE00000FFFFFFC7FFFFFFEF0FFE000003FE7FFF3FFFFFFCC1FE0000000F801FFBFFFFFFF27FC000000000007FE7FFFFFFFFF8000000000003FF3FFFFC7FFE0000070,
		ram_block1a_21.operation_mode = "rom",
		ram_block1a_21.port_a_address_clear = "none",
		ram_block1a_21.port_a_address_width = 13,
		ram_block1a_21.port_a_data_out_clear = "none",
		ram_block1a_21.port_a_data_out_clock = "clock0",
		ram_block1a_21.port_a_data_width = 1,
		ram_block1a_21.port_a_first_address = 0,
		ram_block1a_21.port_a_first_bit_number = 21,
		ram_block1a_21.port_a_last_address = 8191,
		ram_block1a_21.port_a_logical_ram_depth = 130400,
		ram_block1a_21.port_a_logical_ram_width = 24,
		ram_block1a_21.ram_block_type = "AUTO",
		ram_block1a_21.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_22
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_22portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_22.clk0_core_clock_enable = "ena0",
		ram_block1a_22.clk0_input_clock_enable = "none",
		ram_block1a_22.clk0_output_clock_enable = "none",
		ram_block1a_22.connectivity_checking = "OFF",
		ram_block1a_22.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_22.init_file_layout = "port_a",
		ram_block1a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_22.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_22.mem_init1 = 2048'hFFFF7FFFFFFFFFFFFFFFFF1FF6FFEFFFFFFFFFFFFFFFFFFFFF77FDFFFFFFFFFFFFFFFFFFFFFF7FBFFFFFFFFFFFFFFFFFFFFFF5F7FFFFFFFFFFFFFFFFFFFFFE06FFFFFFFFFFFFFFFFFFFFFFE05FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE0BFFFFFFFFFFFFFFFFFFFFFFC17FFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFE2FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFA5FFFFFFFFFFFFFFFFFFFFFFF05FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFD87FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF43FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF,
		ram_block1a_22.mem_init2 = 2048'hFFFFFF807FFFFD800FFFFFFFFFFFFFFE01FFFFA003FFFFFFFFFFFFFFF00FFFF40CFFFFFFFFFFFFFFFF007FFFC3FFFFFFFFFFFFFFFFF80FFFE87FFFFFFFFFFC007FFC807FFDBFFFFFFFFFF80000FFC001FFFFFFFFFFFFFE000001FE003FFBFFFFFFFBFC00000003F001FFAFFFFFFF00000000001F0007F7FFFFFFF07FFFFE0000FF00FF7FFFFFF07FFFFFFC000FF003FFFFFFFE3FFFFFFFFC00FF807FFFFFFFCFFFFFFFFFF03FFC07FFFFFFF3FFFFFFFFFFC3FFE01FFFFFFAFFFFFFFFFFFF3FFF01FBFFFF1FFFFFFFFFFFFCFFF83FBFFFE7FFFFFFFFFFFFF3FF83FBFFFEFFFFFFFFFFFFFFEFF87FBFFFDFFFFFFFFFFFFFFF9F8FFBFFFBFFFFFFFFFFFFFFFF3FFF,
		ram_block1a_22.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFE0FFFFF03FFFFFFFFFFFFFFFF0E00000707FFFFFFFFFFFFFF819000003C1FFFFFFFFFFFFFFC8000000019FFFFFFFFFFFFFFE0000000002FFFFFFFFFFFFFD000000000005FFFFFFFFFFFF40000000000017FFFFFFFFFFD00000000000005FFFFFFFFFF400001C000000017FFFFFFFFF00019FFFF0000005FFFFFFFFA0001FFFFF0000002FFFFFFFF80001FFFFFC018000FFFFFFFF0001FFFFFFF07FE005FFFFFF80003FFFFFFFFFFF800FFFFFF00007FFFFFFFFFFFC007FFFFE8001FFFFFFF,
		ram_block1a_22.operation_mode = "rom",
		ram_block1a_22.port_a_address_clear = "none",
		ram_block1a_22.port_a_address_width = 13,
		ram_block1a_22.port_a_data_out_clear = "none",
		ram_block1a_22.port_a_data_out_clock = "clock0",
		ram_block1a_22.port_a_data_width = 1,
		ram_block1a_22.port_a_first_address = 0,
		ram_block1a_22.port_a_first_bit_number = 22,
		ram_block1a_22.port_a_last_address = 8191,
		ram_block1a_22.port_a_logical_ram_depth = 130400,
		ram_block1a_22.port_a_logical_ram_width = 24,
		ram_block1a_22.ram_block_type = "AUTO",
		ram_block1a_22.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_23
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_23portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_23.clk0_core_clock_enable = "ena0",
		ram_block1a_23.clk0_input_clock_enable = "none",
		ram_block1a_23.clk0_output_clock_enable = "none",
		ram_block1a_23.connectivity_checking = "OFF",
		ram_block1a_23.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_23.init_file_layout = "port_a",
		ram_block1a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_23.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_23.mem_init1 = 2048'h0000FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFF,
		ram_block1a_23.mem_init2 = 2048'h000000003FFFFE00000000000000000003FFFFC00000000000000000001FFFF800000000000000000000FFFF0000000000000000000007FFF0000000000003FF8000003FFE000000000007FFFF000003FFC00000000001FFFFFE00001FFC0000000403FFFFFFFC0000FFC0000000FFFFFFFFFFE0000FF80000000FFFFFFFFFFF00007F8000000FFFFFFFFFFFF00007F0000001FFFFFFFFFFFF00003F0000003FFFFFFFFFFFC00003F000000FFFFFFFFFFFFC00003F000005FFFFFFFFFFFFC00003F00000FFFFFFFFFFFFFF00001F00001FFFFFFFFFFFFFFC0003F00001FFFFFFFFFFFFFFF0003F00003FFFFFFFFFFFFFFFE007F00007FFFFFFFFFFFFFFFFC0FF,
		ram_block1a_23.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFE000000000003FFFFFFFFFFFF8000000000000FFFFFFFFFFFE00000000000003FFFFFFFFFF800000000000000FFFFFFFFFE0000000000000003FFFFFFFFC0000000000000001FFFFFFFF000000000000000007FFFFFFE000000000000000003FFFFFFC000000000000000001FFFFFF8000000000000000000FFFFFF00000000000,
		ram_block1a_23.operation_mode = "rom",
		ram_block1a_23.port_a_address_clear = "none",
		ram_block1a_23.port_a_address_width = 13,
		ram_block1a_23.port_a_data_out_clear = "none",
		ram_block1a_23.port_a_data_out_clock = "clock0",
		ram_block1a_23.port_a_data_width = 1,
		ram_block1a_23.port_a_first_address = 0,
		ram_block1a_23.port_a_first_bit_number = 23,
		ram_block1a_23.port_a_last_address = 8191,
		ram_block1a_23.port_a_logical_ram_depth = 130400,
		ram_block1a_23.port_a_logical_ram_width = 24,
		ram_block1a_23.ram_block_type = "AUTO",
		ram_block1a_23.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_24
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_24portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_24.clk0_core_clock_enable = "ena0",
		ram_block1a_24.clk0_input_clock_enable = "none",
		ram_block1a_24.clk0_output_clock_enable = "none",
		ram_block1a_24.connectivity_checking = "OFF",
		ram_block1a_24.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_24.init_file_layout = "port_a",
		ram_block1a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_24.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF81FFFFFFFFFFF,
		ram_block1a_24.mem_init1 = 2048'h00CD6C8B0017FFFFFFFFFFFFC00A4AD387F93FFFFFFFFFFFFA8052AB66D847FFFFFFFFFFFFE80295A601D27FFFFFFFFFFFFC001556877FFFFFFFFFFFFFFFE900D56EC00DFFFFFFFFFFFFFF7806B45FFFFFFFFFFFFFFFFFFAC019680023FFFFFFFFFFFFFFCD8066F405FFFFFFFFFFFFFFFF2401C3193FFFFFFFFFFFFFFFFE2803E267FFFFFFFFFFFFFFFFE407FE0A7FFFFFFFFFFFFFFFFF5039333FFFFFFFFFFFFFFFFFFC8A051FFFFFFFFFFFFFFFFFFFFC6CEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_24.mem_init2 = 2048'h33402BFFFFEC08961B4DB3500CD9013FFFF800CF6AB0D8DBFF1924E3FFFFC00DB65B6F16990E6EB9FFFFFD00DB6F77CCA907DA9ADFFFFFF80DB6D9E728BF41C3F7FFFFF980DB6C21C94003A5D27FFFFFC00DB6E73355FFE681FFFFFFF000DB7CE9974683828FFFFFFF000DBE4964AEA5E3D7FFFFFFF000DF27FCAA5FD0E25FFFFFFF800F91E718E801E59FFFFFFFFD80C9019D52FFF8B1FFFFFFFFE80C9E86D541E05D7FFFFFFFFE008F1795973D7FBFFFFFFFFFA807CC95AD37F4E7FFFFFFFFF88063982AB20056FFFFFFFFFFF804E6C8E97FFCBFFFFFFFFFFC40333939A0707FFFFFFFFFFFFA02ECE1FBCFB97FFFFFFFFFFE4019264F1BFEFFFFFFFFFFFFEF,
		ram_block1a_24.mem_init3 = 2048'hF1101B6D372380BA6619FFFFFD23824FA448E3D2B07D8FFFFF8C3B01369133C1A636D3FFFFF785F806DB6C60019B6D8FFFFED087F01369B0FD4FB6D9FFFFCC181F800DA2605BDB6CDFFFFC41F87F01369CEA65B6F5FFFF9423E07C06FA34B05B797FFFF20387C1FC136C4B21BCB1FFFFD07F0783F03DBF10DE1ABFFFE20C1E0783C03C486F0F6FFFFF78F81E0F03C0DC3C87817FFFD6C87C3D0F87C09E1F0B8FFFFBABF83E1E93C2303E0F0AFFFFF7587A4F09E124C07C1EEFFFF03C3C2D87B4917201FC1BFFFFE2DE1EC3D848406007F1FFFFEA0B4F09EC241BF9001BCBFFFF406784F6D20EB464007FFFFFC407C27B4107321CD0016FFFFD80693DB483E57E,
		ram_block1a_24.operation_mode = "rom",
		ram_block1a_24.port_a_address_clear = "none",
		ram_block1a_24.port_a_address_width = 13,
		ram_block1a_24.port_a_data_out_clear = "none",
		ram_block1a_24.port_a_data_out_clock = "clock0",
		ram_block1a_24.port_a_data_width = 1,
		ram_block1a_24.port_a_first_address = 8192,
		ram_block1a_24.port_a_first_bit_number = 0,
		ram_block1a_24.port_a_last_address = 16383,
		ram_block1a_24.port_a_logical_ram_depth = 130400,
		ram_block1a_24.port_a_logical_ram_width = 24,
		ram_block1a_24.ram_block_type = "AUTO",
		ram_block1a_24.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_25
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_25portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_25.clk0_core_clock_enable = "ena0",
		ram_block1a_25.clk0_input_clock_enable = "none",
		ram_block1a_25.clk0_output_clock_enable = "none",
		ram_block1a_25.connectivity_checking = "OFF",
		ram_block1a_25.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_25.init_file_layout = "port_a",
		ram_block1a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_25.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_25.mem_init1 = 2048'h009746190027FFFFFFFFFFFF6008BA3D17F9FFFFFFFFFFFFFE8045E804FFAFFFFFFFFFFFFF9C022FA0BE267FFFFFFFFFFFFDE010BE80800FFFFFFFFFFFFFEF00C2FEC019FFFFFFFFFFFFFFAC060BFFFF1FFFFFFFFFFFFFFF201817FFE7FFFFFFFFFFFFFFC700600BF1FFFFFFFFFFFFFFFF3C01C0058FFFFFFFFFFFFFFFFED003E1BFFFFFFFFFFFFFFFFFE2D8018DFFFFFFFFFFFFFFFFFFDE29869FFFFFFFFFFFFFFFFFFE99F98FFFFFFFFFFFFFFFFFFFFCFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_25.mem_init2 = 2048'h3C78EBFFFFD809C22AEAA5D00F1E1B7FFFFF009EA1AEAC2FFFE1C723FFFFF808AA1AA8D17FF1B0EAFFFFF880AAAD2B9686F826187FFFFFD00AAABE34F80003E36BFFFFFB00AAAAA7C7C003EE4B7FFFFFB00AAA8FDA2FFFF9311FFFFFFE00AAB9A6D0BFFC015FFFFFFF600AA310DE815A0387FFFFFFFE00AE74737A0000E27FFFFFFFB008C4CA47E801FCBFFFFFFFFB009D207A2FFFFF45FFFFFFFFD0095281D0BFFFB57FFFFFFFFE80970C2F80C2844FFFFFFFFF90046B207D0000AFFFFFFFFFFD004F9005F2005D7FFFFFFFFFEC0434F217FFFFDFFFFFFFFFFF8025A4F45FFF9BFFFFFFFFFFE8021C2E403042FFFFFFFFFFFF6012E13C80009FFFFFFFFFFFEC,
		ram_block1a_25.mem_init3 = 2048'hF713871CF0E07F42D1E3FFFFFCA371C39C381FFD172A2FFFFF942738F18F0FC1F86AA0FFFFFB84771E38E3E0034AAA1FFFFED09E338F18700058AAA3FFFFDA1B8771C39E1FA3AAABFFFFFFC119E338F183FD2AAA93FFFFE82798F31E39F4E8EABD5FFFFB8261DC3B8F1C0A8EA1C7FFFFF047708F11E38038AF17BFFFF60DC23C47B8F3A3A8778FFFFC8888F11EE1DC3E21C43E7FFFFC0BC47A8770CEEF11EA4FFFFC0719E23D47B8FC478879FFFFFB570AE11C238B0E61DD7FFFF6227B8570AA3803C670FBFFFFD0023D47A8E3C078E63D3FFFF61AE11C2B8E2FFE1C6363FFFEE04F71EAB8E97F878E6E7FFFDC04470AA38B0DE0E1C76FFFFD40547AAE3A3400,
		ram_block1a_25.operation_mode = "rom",
		ram_block1a_25.port_a_address_clear = "none",
		ram_block1a_25.port_a_address_width = 13,
		ram_block1a_25.port_a_data_out_clear = "none",
		ram_block1a_25.port_a_data_out_clock = "clock0",
		ram_block1a_25.port_a_data_width = 1,
		ram_block1a_25.port_a_first_address = 8192,
		ram_block1a_25.port_a_first_bit_number = 1,
		ram_block1a_25.port_a_last_address = 16383,
		ram_block1a_25.port_a_logical_ram_depth = 130400,
		ram_block1a_25.port_a_logical_ram_width = 24,
		ram_block1a_25.ram_block_type = "AUTO",
		ram_block1a_25.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_26
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_26portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_26.clk0_core_clock_enable = "ena0",
		ram_block1a_26.clk0_input_clock_enable = "none",
		ram_block1a_26.clk0_output_clock_enable = "none",
		ram_block1a_26.connectivity_checking = "OFF",
		ram_block1a_26.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_26.init_file_layout = "port_a",
		ram_block1a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_26.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_26.mem_init1 = 2048'hFF7F4DBEFFE1FFFFFFFFFFFF5FF7FA3C8805BFFFFFFFFFFFF8FFBFE8B3804FFFFFFFFFFFFF8FFDFFA1980B7FFFFFFFFFFFFF3FEFFE8000DFFFFFFFFFFFFFFBFF3FFEC00DFFFFFFFFFFFFFFDFF9FFFFFCBFFFFFFFFFFFFFFE7FE7FFFFBBFFFFFFFFFFFFFFCAFF9FFFF7FFFFFFFFFFFFFFFF07FE3FFDEFFFFFFFFFFFFFFFF87FFC1FE5FFFFFFFFFFFFFFFFE1FFFFF07FFFFFFFFFFFFFFFFF5166288FFFFFFFFFFFFFFFFFFDB801D7FFFFFFFFFFFFFFFFFFFD393FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_26.mem_init2 = 2048'hC07F17FFFFCFF7C1FA17A02FF01FE4DFFFF87F7E1DA17C000001F8D7FFFFAFF7A19A17D000003F1DFFFFF8FF7A14207E80002AE4DFFFFF9FF7A16C0BF8000314D3FFFFFCFF7A17B03FC003E1A57FFFFF9FF7A16585FFFFFF9EFFFFFFF0FF7A07242FFFFFFF6FFFFFFF0FF7A0FCA17FFFFC68FFFFFFF0FF7E0BC405FFFF15BFFFFFFF9FF7C33E5017FE0267FFFFFFFCFF7D77FC000000B1FFFFFFFFDFF7D07FD000000AFFFFFFFFFEFF7F1FFF800003EFFFFFFFFFEFFBE957FD000053FFFFFFFFFCFFBF9D7FF20048FFFFFFFFFFE7FBF460FFFFFC5FFFFFFFFFFD7FDFA36FFFFF83FFFFFFFFFFE3FDFC00DFFFF07FFFFFFFFFFE3FEFE0EBFFFE0FFFFFFFFFFFE9,
		ram_block1a_26.mem_init3 = 2048'hE9EF80FC0FE00002FE07FFFFFF7CF03F83F8000017D06FFFFFAFDF07F07F003E007D07FFFFF0FBF0FE07E01FFC0BD0FFFFFE9F7E0F80F80FFFA0BD05FFFFE7E780F03F81FFFC0BD03FFFFE3EF81F07F07FFFD0BD0BFFFFAFDF87F0FE07F4FF0BC0DFFFF1FDE03C0780FC0BF0BE09FFFF3FBF0F80F01F803F0FE17FFFE1F3C1FC3F87F003D0781FFFFE37780F01E03C003E07C1FFFFCFB7C3F87F0FC10FE1F42FFFFE6EF81E03C07800780F82FFFF8F8F05E0FC1F800F81E0BFFFF5C5F87D0FA1F803F87F0DFFFF3E9E03C0781FC07F07C3BFFFE9F9E0FC1781FFFFE07C3FFFFF3FBF0FE17817FFF80F807FFFE7FBC0FA1F80FFFF01F89FFFFDFFBC07A1FA0BFF,
		ram_block1a_26.operation_mode = "rom",
		ram_block1a_26.port_a_address_clear = "none",
		ram_block1a_26.port_a_address_width = 13,
		ram_block1a_26.port_a_data_out_clear = "none",
		ram_block1a_26.port_a_data_out_clock = "clock0",
		ram_block1a_26.port_a_data_width = 1,
		ram_block1a_26.port_a_first_address = 8192,
		ram_block1a_26.port_a_first_bit_number = 2,
		ram_block1a_26.port_a_last_address = 16383,
		ram_block1a_26.port_a_logical_ram_depth = 130400,
		ram_block1a_26.port_a_logical_ram_width = 24,
		ram_block1a_26.ram_block_type = "AUTO",
		ram_block1a_26.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_27
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_27portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_27.clk0_core_clock_enable = "ena0",
		ram_block1a_27.clk0_input_clock_enable = "none",
		ram_block1a_27.clk0_output_clock_enable = "none",
		ram_block1a_27.connectivity_checking = "OFF",
		ram_block1a_27.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_27.init_file_layout = "port_a",
		ram_block1a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_27.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_27.mem_init1 = 2048'h0000BDABFFE5FFFFFFFFFFFFA00005FF2FFFBFFFFFFFFFFFFA000017A47FCFFFFFFFFFFFFFD000005F87FE7FFFFFFFFFFFFCC000017FFF6FFFFFFFFFFFFFE40000013FFDFFFFFFFFFFFFFF38000000029FFFFFFFFFFFFFFF8000000053FFFFFFFFFFFFFFC60000000A7FFFFFFFFFFFFFFF38000003CFFFFFFFFFFFFFFFF9E000007DFFFFFFFFFFFFFFFFE740002E7FFFFFFFFFFFFFFFFF8F1FCF2FFFFFFFFFFFFFFFFFFC87FE0BFFFFFFFFFFFFFFFFFFFE10BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_27.mem_init2 = 2048'hFF8013FFFFF0003FFA005FFFFFE0027FFFF90001FDA003FFFFFE0007FFFF90005FAA002FFFFFC008FFFFFE0005FFA0017FFFD5015FFFFFA0005FC00007FFFD000FFFFFFB0005FEA0003FFC0009FFFFFFB0005FEA00000000605FFFFFFA0005FF10000000008FFFFFFFA0005FF90000000032FFFFFFFA0001FFD0000000049FFFFFFFB0003FFEC00000003FFFFFFFFB0002F7F800000041FFFFFFFFA0002E3FD0000009FFFFFFFFFC0000C5FF8000027FFFFFFFFFD00016F7FD00000BFFFFFFFFFD800075BFF200487FFFFFFFFFD0000B6CFFFFFD5FFFFFFFFFFC80005B77FFFFABFFFFFFFFFFEC0003D95FFFF5FFFFFFFFFFFFC0001E6EFFFEBFFFFFFFFFFFFE,
		ram_block1a_27.mem_init3 = 2048'hE4007FFC001FFFFD0002FFFFFC800FFF8007FFFFE8003FFFFF9000FFF000FFFFFF8003FFFFF2000FFE001FFFFFF400AFFFFFC001FF8007FFFFFF400BFFFFEC007FF0007FFFFFF4001FFFFF8007FF000FFFFFFF400BFFFFD8007FF001FFF4FFF4007FFFF2001FFC007FFC0BFF4017FFFF6000FF800FFF803FF0017FFFEC003FFC007FF003FF800BFFFCC807FF001FFC003FF800FFFFF8403FF800FFC00FFE0007FFFD3C07FE003FF8007FF001FFFFA120FFE003FF800FFE00BFFFFA3607FD005FF803FF8001FFFF4021FFC007FFC07FF8017FFFE4041FFC007FFFFFFF800FFFFF8000FFE007FFFFFFF0047FFFEC003FFA007FFFFFFE008FFFFC8003FFA005FFFF,
		ram_block1a_27.operation_mode = "rom",
		ram_block1a_27.port_a_address_clear = "none",
		ram_block1a_27.port_a_address_width = 13,
		ram_block1a_27.port_a_data_out_clear = "none",
		ram_block1a_27.port_a_data_out_clock = "clock0",
		ram_block1a_27.port_a_data_width = 1,
		ram_block1a_27.port_a_first_address = 8192,
		ram_block1a_27.port_a_first_bit_number = 3,
		ram_block1a_27.port_a_last_address = 16383,
		ram_block1a_27.port_a_logical_ram_depth = 130400,
		ram_block1a_27.port_a_logical_ram_width = 24,
		ram_block1a_27.ram_block_type = "AUTO",
		ram_block1a_27.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_28
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_28portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_28.clk0_core_clock_enable = "ena0",
		ram_block1a_28.clk0_input_clock_enable = "none",
		ram_block1a_28.clk0_output_clock_enable = "none",
		ram_block1a_28.connectivity_checking = "OFF",
		ram_block1a_28.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_28.init_file_layout = "port_a",
		ram_block1a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_28.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_28.mem_init1 = 2048'hFFFFFE53FFF5FFFFFFFFFFFFFFFFFFFC2FFFFFFFFFFFFFFFFEFFFFFFACFFCFFFFFFFFFFFFFF7FFFFFF97FBFFFFFFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFFFFEDFFFFFFFFFDFFFFFFFFFFFFFF77FFFFFFFEFFFFFFFFFFFFFFFDBFFFFFFFDFFFFFFFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFFFF77FFFFFEFFFFFFFFFFFFFFFFFBDFFFFFB9FFFFFFFFFFFFFFFFFF3FFFCF3FFFFFFFFFFFFFFFFF3F000FCFFFFFFFFFFFFFFFFFFEFFFFE7FFFFFFFFFFFFFFFFFFFD5F93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_28.mem_init2 = 2048'h000013FFFFF7FFFFFA0000000000027FFFFFFFFFF9A0000000000047FFFFFFFFFF8A000000000000FFFFFEFFFFFD200000001C007FFFFFAFFFFFC800000001104BFFFFFEFFFFFE6000000000017FFFFFEFFFFFE900000000627FFFFFFFFFFFFF48000000008FFFFFFFFFFFFFFA4000000022FFFFFFFFFFFFFFD800000000FFFFFFFFEFFFFFFE2000000127FFFFFFFEFFFFE7F800000041FFFFFFFFAFFFFE3FD00000017FFFFFFFFEFFFFC1FF8000025FFFFFFFFFFFFFFF37FD00004FFFFFFFFFFF7FFFFA3FF20040FFFFFFFFFFD7FFFF50FFFFFC7FFFFFFFFFFFFFFFFA87FFFF8BFFFFFFFFFFFBFFFFC65FFFF17FFFFFFFFFFFFFFFFE12FFFE2FFFFFFFFFFFF5,
		ram_block1a_28.mem_init3 = 2048'hFDFFFFFC000000000002FFFFFFBFFFFF8000000000002FFFFFB7FFFFF0000000000002FFFFFEFFFFFE000000000000BFFFFE5FFFFF8000000000000BFFFFFFFFFFF00000000000009FFFFFFFFFFF00000000000003FFFFF7FFFFF000000B0000007FFFF6FFFFFC000003F4000017FFFFFFFFFF8000007FC000003FFFFFFFFFFC00000FFC00000FFFFDBFFFFF000003FFC00002FFFFFF7FFFF800003FF0000007FFFBE7FFFE000007FF800005FFFFECFFFFE000007FF00000AFFFF7EFFFFD000007FC000001FFFFDF7FFFC000003F8000005FFFFFFFFFFC0000000000002BFFFFBFFFFFE0000000000004FFFFDBFFFFFA0000000000008FFFFDFFFFFFA0000000,
		ram_block1a_28.operation_mode = "rom",
		ram_block1a_28.port_a_address_clear = "none",
		ram_block1a_28.port_a_address_width = 13,
		ram_block1a_28.port_a_data_out_clear = "none",
		ram_block1a_28.port_a_data_out_clock = "clock0",
		ram_block1a_28.port_a_data_width = 1,
		ram_block1a_28.port_a_first_address = 8192,
		ram_block1a_28.port_a_first_bit_number = 4,
		ram_block1a_28.port_a_last_address = 16383,
		ram_block1a_28.port_a_logical_ram_depth = 130400,
		ram_block1a_28.port_a_logical_ram_width = 24,
		ram_block1a_28.ram_block_type = "AUTO",
		ram_block1a_28.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_29
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_29portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_29.clk0_core_clock_enable = "ena0",
		ram_block1a_29.clk0_input_clock_enable = "none",
		ram_block1a_29.clk0_output_clock_enable = "none",
		ram_block1a_29.connectivity_checking = "OFF",
		ram_block1a_29.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_29.init_file_layout = "port_a",
		ram_block1a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_29.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_29.mem_init1 = 2048'hFFFFFDFBFFF9FFFFFFFFFFFF9FFFFFF7AFFE7FFFFFFFFFFFF9FFFFFFB6FFF7FFFFFFFFFFFF8FFFFFFF9FFCFFFFFFFFFFFFFE7FFFFFFFFF8FFFFFFFFFFFFFF3FFFFFFFFF3FFFFFFFFFFFFFF8FFFFFFFFF3FFFFFFFFFFFFFFC7FFFFFFFE3FFFFFFFFFFFFFFF1FFFFFFFCFFFFFFFFFFFFFFFF0FFFFFFF1FFFFFFFFFFFFFFFFC3FFFFFC1FFFFFFFFFFFFFFFFF0FFFFF0FFFFFFFFFFFFFFFFFFC0FFF03FFFFFFFFFFFFFFFFFFE000017FFFFFFFFFFFFFFFFFFFE6077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_29.mem_init2 = 2048'h00001DFFFFCFFFFFFA000000000003BFFFFCFFFFFDA000000000007FFFFF8FFFFF8A00000000000FFFFFFDFFFFFF200000001C01BFFFFFDFFFFFC800000000F073FFFFF9FFFFFEE00000000F0EFFFFFF9FFFFFEF0000000063BFFFFFF9FFFFFF7800000000F3FFFFFF9FFFFFFBC00000003CFFFFFFF9FFFFFFDC000000077FFFFFFF9FFFFFFE00000001DFFFFFFFF9FFFFD7F80000007FFFFFFFFFDFFFFFBFD000000E7FFFFFFFFDFFFFC9FF800003BFFFFFFFFF8FFFFFF7FD000073FFFFFFFFFCFFFFF7BFF2004FFFFFFFFFFFEFFFFF78FFFFFDBFFFFFFFFFFC7FFFFBF7FFFFB3FFFFFFFFFFE7FFFFCF5FFFF67FFFFFFFFFFF3FFFFEFCFFFECFFFFFFFFFFFF3,
		ram_block1a_29.mem_init3 = 2048'hF3FFFFFC000000000005FFFFFE7FFFFF8000000000005FFFFF8FFFFFF0000000000005FFFFF1FFFFFE000000000000DFFFFF3FFFFF8000000000000DFFFFE3FFFFF0000000000000FFFFFC7FFFFF0000000000000FFFFFCFFFFFF00000000000009FFFF9FFFFFC0000000000001BFFFF1FFFFF80000000000001FFFFF3FFFFFC00000000000013FFFE7FFFFF000000000000037FFFC7FFFFF800000000000037FFF8F3FFFE00000000000006FFFF9E3FFFE0000000000000CFFFF1E7FFFD0000000000000FFFFF3F3FFFC0000000000001BFFFE3FFFFFC00000000000033FFFE7FFFFFE0000000000007FFFFE7FFFFFA000000000000FFFFFC7FFFFFA0000000,
		ram_block1a_29.operation_mode = "rom",
		ram_block1a_29.port_a_address_clear = "none",
		ram_block1a_29.port_a_address_width = 13,
		ram_block1a_29.port_a_data_out_clear = "none",
		ram_block1a_29.port_a_data_out_clock = "clock0",
		ram_block1a_29.port_a_data_width = 1,
		ram_block1a_29.port_a_first_address = 8192,
		ram_block1a_29.port_a_first_bit_number = 5,
		ram_block1a_29.port_a_last_address = 16383,
		ram_block1a_29.port_a_logical_ram_depth = 130400,
		ram_block1a_29.port_a_logical_ram_width = 24,
		ram_block1a_29.ram_block_type = "AUTO",
		ram_block1a_29.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_30
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_30portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_30.clk0_core_clock_enable = "ena0",
		ram_block1a_30.clk0_input_clock_enable = "none",
		ram_block1a_30.clk0_output_clock_enable = "none",
		ram_block1a_30.connectivity_checking = "OFF",
		ram_block1a_30.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_30.init_file_layout = "port_a",
		ram_block1a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_30.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_30.mem_init1 = 2048'h000001F40003FFFFFFFFFFFF0000000790003FFFFFFFFFFFF8000000460007FFFFFFFFFFFFC00000006000FFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFE0000000007FFFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_30.mem_init2 = 2048'hFFFFE1FFFFC0000005FFFFFFFFFFFC3FFFFC0000025FFFFFFFFFFF87FFFFC0000055FFFFFFFFFFF0FFFFF8000001DFFFFFFFE3FE1FFFFF8000002FFFFFFFFE0F87FFFFF8000001DFFFFFFFF0F0FFFFFF80000016FFFFFFFF9C1FFFFFF8000000B7FFFFFFFF07FFFFFF80000005BFFFFFFFC1FFFFFFF80000002FFFFFFFF83FFFFFFF800000019FFFFFFE0FFFFFFFF800000807FFFFFF83FFFFFFFF800001402FFFFFF0FFFFFFFFF800002A007FFFFC1FFFFFFFFFC00000E802FFFF87FFFFFFFFFC000007400DFFB0FFFFFFFFFFC00000FB0000021FFFFFFFFFFE000007E8000047FFFFFFFFFFE000002F200008FFFFFFFFFFFE0000017D00011FFFFFFFFFFFF0,
		ram_block1a_30.mem_init3 = 2048'hE0000003FFFFFFFFFFF9FFFFFC0000007FFFFFFFFFFF9FFFFFC000000FFFFFFFFFFFF9FFFFF8000001FFFFFFFFFFFF1FFFFF0000007FFFFFFFFFFFF1FFFFE000000FFFFFFFFFFFFF1FFFFC000000FFFFFFFFFFFFF1FFFF8000000FFFFFFFFFFFFF3FFFF8000003FFFFFFFFFFFFE3FFFF0000007FFFFFFFFFFFFE3FFFE0000003FFFFFFFFFFFFE7FFFE000000FFFFFFFFFFFFFC7FFFC0800007FFFFFFFFFFFFCFFFFC180001FFFFFFFFFFFFF8FFFF8180001FFFFFFFFFFFFF1FFFF80C0002FFFFFFFFFFFFF1FFFF0080003FFFFFFFFFFFFE3FFFF0000003FFFFFFFFFFFFC7FFFE0000001FFFFFFFFFFFF87FFFE0000005FFFFFFFFFFFF0FFFFE0000005FFFFFFF,
		ram_block1a_30.operation_mode = "rom",
		ram_block1a_30.port_a_address_clear = "none",
		ram_block1a_30.port_a_address_width = 13,
		ram_block1a_30.port_a_data_out_clear = "none",
		ram_block1a_30.port_a_data_out_clock = "clock0",
		ram_block1a_30.port_a_data_width = 1,
		ram_block1a_30.port_a_first_address = 8192,
		ram_block1a_30.port_a_first_bit_number = 6,
		ram_block1a_30.port_a_last_address = 16383,
		ram_block1a_30.port_a_logical_ram_depth = 130400,
		ram_block1a_30.port_a_logical_ram_width = 24,
		ram_block1a_30.ram_block_type = "AUTO",
		ram_block1a_30.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_31
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_31portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_31.clk0_core_clock_enable = "ena0",
		ram_block1a_31.clk0_input_clock_enable = "none",
		ram_block1a_31.clk0_output_clock_enable = "none",
		ram_block1a_31.connectivity_checking = "OFF",
		ram_block1a_31.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_31.init_file_layout = "port_a",
		ram_block1a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_31.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_31.mem_init1 = 2048'hFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_31.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFF,
		ram_block1a_31.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_31.operation_mode = "rom",
		ram_block1a_31.port_a_address_clear = "none",
		ram_block1a_31.port_a_address_width = 13,
		ram_block1a_31.port_a_data_out_clear = "none",
		ram_block1a_31.port_a_data_out_clock = "clock0",
		ram_block1a_31.port_a_data_width = 1,
		ram_block1a_31.port_a_first_address = 8192,
		ram_block1a_31.port_a_first_bit_number = 7,
		ram_block1a_31.port_a_last_address = 16383,
		ram_block1a_31.port_a_logical_ram_depth = 130400,
		ram_block1a_31.port_a_logical_ram_width = 24,
		ram_block1a_31.ram_block_type = "AUTO",
		ram_block1a_31.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_32
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_32portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_32.clk0_core_clock_enable = "ena0",
		ram_block1a_32.clk0_input_clock_enable = "none",
		ram_block1a_32.clk0_output_clock_enable = "none",
		ram_block1a_32.connectivity_checking = "OFF",
		ram_block1a_32.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_32.init_file_layout = "port_a",
		ram_block1a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_32.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF81FFFFFFFFFFF,
		ram_block1a_32.mem_init1 = 2048'h014FA1C63FB9FFFFFFFFFFFF200BE9AEF73AFFFFFFFFFFFFFE805A667F400FFFFFFFFFFFFFBC02999CAFF57FFFFFFFFFFFFDA016661E80BFFFFFFFFFFFFFFD00BB9E001DFFFFFFFFFFFFFFBC06E70FFF3FFFFFFFFFFFFFF9E0338F0027FFFFFFFFFFFFFFCF00C783F67FFFFFFFFFFFFFFF7403C7FA6FFFFFFFFFFFFFFFF8D007C31FFFFFFFFFFFFFFFFFFE1C01B47FFFFFFFFFFFFFFFFF5ECF776FFFFFFFFFFFFFFFFFFC5EF4B3FFFFFFFFFFFFFFFFFFFEA6D3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_32.mem_init2 = 2048'h4AAA91FFFFE00D32AF5527303255541FFFFF80DCAED524D8F196AADFFFFFF80CAA99259F7FE69573FFFFFD80BAACB5A7D80320AE9FFFFFA00EAA98AC363F1F9F23FFFFFB00AAAAC98D1C3CDDD57FFFFFB00AAAB5B3460072811FFFFFF300AAABAA131FF19E77FFFFFF200AA968644F01CC9AFFFFFFF300DDE913330F866FDFFFFFFFA00AA267DDC7FF1F9FFFFFFFFB00D520C073801C9DFFFFFFFFE00D48780DC3F859FFFFFFFFFC80DB5F9263E1F71FFFFFFFFF980B6FFC99C003E3FFFFFFFFFB0049860463FF827FFFFFFFFFF407730DB1F01FBFFFFFFFFFFD80667500E07803FFFFFFFFFFEC03879118FFFFFFFFFFFFFFFE2019FD4170012FFFFFFFFFFFF6,
		ram_block1a_32.mem_init3 = 2048'hED152AAAAA5B0033DB21FFFFFEE2AD555556DC1CD24E9FFFFFDC552AAA8AB67E767B8AFFFFF084AF556AB5B01DC954DFFFFFB0AD42A9552DEF795507FFFFFC15EA556AAB479255575FFFFFC12E52A9555304D5563DFFFFB02142854AAA9F95559B9FFFF6853AF5EB1554C35556ADFFFFD07A162850AAA06559A2FFFFE60A132E4E9D55CA53645FFFFEB8B2264E8D0AC274CCDDFFFFEFD62E4E8D8912448D9B87FFF915ECCCD911668A850B13FFFFADCDD9132650A755EB97FFFFFA3B133668952C9AAB50A1FFFFF2666CDB7551C0D54AA5FFFFE408DD32CD5573E4AA54B3FFFF20734CA35556432D4AA2FFFFDC04D32B5555B00D5354BFFFFCC094EA85553CFE,
		ram_block1a_32.operation_mode = "rom",
		ram_block1a_32.port_a_address_clear = "none",
		ram_block1a_32.port_a_address_width = 13,
		ram_block1a_32.port_a_data_out_clear = "none",
		ram_block1a_32.port_a_data_out_clock = "clock0",
		ram_block1a_32.port_a_data_width = 1,
		ram_block1a_32.port_a_first_address = 8192,
		ram_block1a_32.port_a_first_bit_number = 8,
		ram_block1a_32.port_a_last_address = 16383,
		ram_block1a_32.port_a_logical_ram_depth = 130400,
		ram_block1a_32.port_a_logical_ram_width = 24,
		ram_block1a_32.ram_block_type = "AUTO",
		ram_block1a_32.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_33
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_33portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_33.clk0_core_clock_enable = "ena0",
		ram_block1a_33.clk0_input_clock_enable = "none",
		ram_block1a_33.clk0_output_clock_enable = "none",
		ram_block1a_33.connectivity_checking = "OFF",
		ram_block1a_33.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_33.init_file_layout = "port_a",
		ram_block1a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_33.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_33.mem_init1 = 2048'hFEC395AFFFF3FFFFFFFFFFFF7FF71859E8C6FFFFFFFFFFFFFBFFB9E15E805FFFFFFFFFFFFFDFFD87826FF2FFFFFFFFFFFFFFBFEE1E01FF9FFFFFFFFFFFFFF7FF787E0007FFFFFFFFFFFFFF6FF9E0FFFD5FFFFFFFFFFFFFFABFCF80FF97FFFFFFFFFFFFFFFCFF3F800CFFFFFFFFFFFFFFFFF7FC3FF89FFFFFFFFFFFFFFFFBBFF83F73FFFFFFFFFFFFFFFFEAFFFFC53FFFFFFFFFFFFFFFFFC6A0564FFFFFFFFFFFFFFFFFFC55F9ABFFFFFFFFFFFFFFFFFFFF34C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_33.mem_init2 = 2048'h73331BFFFFFFF4E99D331CF03C66633FFFF9FF459BF31DC7FE18CC7FFFFFBFF419D89C870006D98DFFFFFBFF69980C9E3803E4339FFFFFDFF599A39CF1FFE21CBBFFFFFAFF1999884303C0D9B77FFFFFBFF199976F3E007D4FDFFFFFF7FF19986E70FFFE1FA7FFFFFF6FF198E683C0FE0F5BFFFFFFF7FF4464EF0F00079A3FFFFFFFBFF66DE22C3FFFE0CFFFFFFFFEFF4CA633F07FE059FFFFFFFFDFF4C4FB83C00055FFFFFFFFFBFF472F8E1FE1FF9FFFFFFFFFFFF72274783FFC8FFFFFFFFFFFFFA7BD83E00011FFFFFFFFFFE7FB10568FF01C3FFFFFFFFFFDFF91CD801FFF83FFFFFFFFFFEFFD9E5EB8000E7FFFFFFFFFFFBFE873D570005FFFFFFFFFFFEF,
		ram_block1a_33.mem_init3 = 2048'hE5EC999999C7003CE238FFFFFDBD9B333331C3E0E3779FFFFFD7B366664671FF876333FFFFF0FA66CCD98C701E719BBFFFFF3F64D99B331C106199B3FFFFEBECD93326673FE399975FFFFEBE993664CCCF07199B39FFFFFFD3264CD999801999237FFFFFFB766CD93333FB998725FFFFFFB6CD9B366661999236FFFFFDF6C8992244CC0D9A7667FFFEB76991224499BCB976EC7FFFD7ED9922449B369936EDE7FFFF60DBA2448B1273366DD5FFFFEEFBB74E9D326066CDDB9FFFF3CF376ED9B3239CCD9921FFFFDF122448D333BF1993341FFFEFE634E9DB3310073366A3FFFEBFB6C5993331C3CE6CC4FFFFCFFA4E98B3338FF19D98EFFFFF7F4C5993330C00,
		ram_block1a_33.operation_mode = "rom",
		ram_block1a_33.port_a_address_clear = "none",
		ram_block1a_33.port_a_address_width = 13,
		ram_block1a_33.port_a_data_out_clear = "none",
		ram_block1a_33.port_a_data_out_clock = "clock0",
		ram_block1a_33.port_a_data_width = 1,
		ram_block1a_33.port_a_first_address = 8192,
		ram_block1a_33.port_a_first_bit_number = 9,
		ram_block1a_33.port_a_last_address = 16383,
		ram_block1a_33.port_a_logical_ram_depth = 130400,
		ram_block1a_33.port_a_logical_ram_width = 24,
		ram_block1a_33.ram_block_type = "AUTO",
		ram_block1a_33.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_34
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_34portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_34.clk0_core_clock_enable = "ena0",
		ram_block1a_34.clk0_input_clock_enable = "none",
		ram_block1a_34.clk0_output_clock_enable = "none",
		ram_block1a_34.connectivity_checking = "OFF",
		ram_block1a_34.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_34.init_file_layout = "port_a",
		ram_block1a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_34.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_34.mem_init1 = 2048'h003F8FBBFFFDFFFFFFFFFFFFC000F8330FFDBFFFFFFFFFFFFD0007E0F57FEFFFFFFFFFFFFFA0007F81E8087FFFFFFFFFFFFE4001FE00009FFFFFFFFFFFFFF80007FE0005FFFFFFFFFFFFFF18001FFFFC5FFFFFFFFFFFFFFC00007FFFB7FFFFFFFFFFFFFFC200007FFB7FFFFFFFFFFFFFFF88000006CFFFFFFFFFFFFFFFFB600000E1FFFFFFFFFFFFFFFFE1400029BFFFFFFFFFFFFFFFFF319F98AFFFFFFFFFFFFFFFFFFF0C010FFFFFFFFFFFFFFFFFFFFE5EAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_34.mem_init2 = 2048'h7C3C01FFFFE003E7830F03F03F87801FFFFE803C7C30FC3FFFE0F053FFFF800387978380FFF91E02FFFFFF00187A7C7E07FC28C33FFFFFC00387BB83F000030807FFFFF9007879A83F0000D8137FFFFFD007878360FE007FD25FFFFFF5007878920FFFFFE053FFFFFFC00787E5403FFFF030FFFFFFF5003C1C2300FFF808DFFFFFFFD001E3E16C00000107FFFFFFF9003C560BF0000027FFFFFFFF8003C2B87FC00050FFFFFFFFFF003F3181FFE1FC3FFFFFFFFFC000E0F407FFFFC3FFFFFFFFFC801F9D401FFFF37FFFFFFFFFC000F00C800FE31FFFFFFFFFFC000FC51800006BFFFFFFFFFFF0007E19980002FFFFFFFFFFFFC007F1C67000DFFFFFFFFFFFF0,
		ram_block1a_34.mem_init3 = 2048'hF003878787C0FFC0FC39FFFFFE0078F0F0F03FFF03879FFFFFC00F1E1E3E0FFFF87C3BFFFFF601E1C3C783F01F81E32FFFFF601C3878F0FC007E1E31FFFFD403C70F1E1F0003E1E7FFFFFE0078F1E3C3C0F81E1C3FFFFFC80F1E3C38787FE1E1C31FFFF800F1E3C70F0FFC1E1821FFFFA00E3C78F1E1E1E1E3C6BFFFE801C7871E3C3C0E1C7867FFFD401870E1C38780C1870EFFFFC8C3871E3C78F11E38F1D7FFF8063861C3870E03C78E10FFFFC2A78F3E7CF1E078F1E30FFFF406F0E1C78F1F9F0E1E29FFFF812E1C3830F07FE1E3C41FFFE01DF3E7C70F0FF83C78A3FFFF000E3C78F0F03C0F8F017FFFF401C1878F0F8001E1E02FFFFF803C3870F0FC00,
		ram_block1a_34.operation_mode = "rom",
		ram_block1a_34.port_a_address_clear = "none",
		ram_block1a_34.port_a_address_width = 13,
		ram_block1a_34.port_a_data_out_clear = "none",
		ram_block1a_34.port_a_data_out_clock = "clock0",
		ram_block1a_34.port_a_data_width = 1,
		ram_block1a_34.port_a_first_address = 8192,
		ram_block1a_34.port_a_first_bit_number = 10,
		ram_block1a_34.port_a_last_address = 16383,
		ram_block1a_34.port_a_logical_ram_depth = 130400,
		ram_block1a_34.port_a_logical_ram_width = 24,
		ram_block1a_34.ram_block_type = "AUTO",
		ram_block1a_34.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_35
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_35portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_35.clk0_core_clock_enable = "ena0",
		ram_block1a_35.clk0_input_clock_enable = "none",
		ram_block1a_35.clk0_output_clock_enable = "none",
		ram_block1a_35.connectivity_checking = "OFF",
		ram_block1a_35.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_35.init_file_layout = "port_a",
		ram_block1a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_35.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_35.mem_init1 = 2048'h00007DA3FFEBFFFFFFFFFFFFC00007FFEFFF3FFFFFFFFFFFF800001FF3FFF7FFFFFFFFFFFFC800007FFFFBFFFFFFFFFFFFFD400001FFFF5FFFFFFFFFFFFFFA000001FFFBFFFFFFFFFFFFFF48000000039FFFFFFFFFFFFFF8400000006FFFFFFFFFFFFFFFF800000005FFFFFFFFFFFFFFFF080000002FFFFFFFFFFFFFFFFD20000043FFFFFFFFFFFFFFFFE0C00030FFFFFFFFFFFFFFFFFF107FE09FFFFFFFFFFFFFFFFFFFBC01C3FFFFFFFFFFFFFFFFFFFE89EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_35.mem_init2 = 2048'h803FE3FFFFE8001F80FF000FC007FC7FFFFC8003F80FFC000000FFDFFFFFA0007F807F8000001FFAFFFFFE0007F983FE000028FC5FFFFFD0007F947FF00002F783FFFFFD0007F897FF0000C7EA7FFFFF90007F879FFE007FDE3FFFFFF90007F87DFFFFFFFF1BFFFFFF00007FE3FFFFFFFFC1FFFFFFF90003FC04FFFFFFF41FFFFFFF90001FE093FFFFFF37FFFFFFFD0003E6040FFFFF8DFFFFFFFF90003FB8003FFFA87FFFFFFFFA0000F980001E006FFFFFFFFFE0001FD400000043FFFFFFFFFC8000750000000B7FFFFFFFFFC8000F4C8000005FFFFFFFFFFD00003F00000007FFFFFFFFFFE40001D99800027FFFFFFFFFFF80000FC670004FFFFFFFFFFFE2,
		ram_block1a_35.mem_init3 = 2048'hEA007F807FC00000FFC3FFFFFD4007F00FF0000003F83FFFFFA800FE01FE0000007FC0FFFFF1001FC03F800FE001FC0FFFFF0003F807F003FF801FC1FFFFE0003F00FE00FFFC01F8DFFFFC0007F01FC03FFFE01FC5FFFFE800FE03F807FFFE01FC7FFFF1000FE03F00FFFFE01FC3FFFF0001FC07F01FE1FE03F9FFFFE8003F80FE03FC0FE07F8BFFFE4807F01FC07F80FE07F27FFFC0007F01FC07F01FC0FE17FFFE3407E03F80FE03F80FECFFFF90007F01FC0FE07F01FC3FFFF4340FE03F80FF9FF01FD1FFFF2181FC07F00FFFFE03FB3FFFE8000FE03F00FFFFC07F6FFFFE4001FC07F00FFFF00FF97FFFC4003F807F007FFE01FF2FFFFD0003F80FF003FF,
		ram_block1a_35.operation_mode = "rom",
		ram_block1a_35.port_a_address_clear = "none",
		ram_block1a_35.port_a_address_width = 13,
		ram_block1a_35.port_a_data_out_clear = "none",
		ram_block1a_35.port_a_data_out_clock = "clock0",
		ram_block1a_35.port_a_data_width = 1,
		ram_block1a_35.port_a_first_address = 8192,
		ram_block1a_35.port_a_first_bit_number = 11,
		ram_block1a_35.port_a_last_address = 16383,
		ram_block1a_35.port_a_logical_ram_depth = 130400,
		ram_block1a_35.port_a_logical_ram_width = 24,
		ram_block1a_35.ram_block_type = "AUTO",
		ram_block1a_35.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_36
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_36portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_36.clk0_core_clock_enable = "ena0",
		ram_block1a_36.clk0_input_clock_enable = "none",
		ram_block1a_36.clk0_output_clock_enable = "none",
		ram_block1a_36.connectivity_checking = "OFF",
		ram_block1a_36.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_36.init_file_layout = "port_a",
		ram_block1a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_36.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_36.mem_init1 = 2048'h000003A4000DFFFFFFFFFFFFA000000B9001FFFFFFFFFFFFFB0000001A003FFFFFFFFFFFFF9800000008027FFFFFFFFFFFFEC0000000006FFFFFFFFFFFFFF6000000000FFFFFFFFFFFFFFF3800000001BFFFFFFFFFFFFFF9C000000037FFFFFFFFFFFFFFD600000006FFFFFFFFFFFFFFFF38000000DFFFFFFFFFFFFFFFFCE0000079FFFFFFFFFFFFFFFFF7C0003EBFFFFFFFFFFFFFFFFF0FFFFF1FFFFFFFFFFFFFFFFFFC83FE0FFFFFFFFFFFFFFFFFFFFE504FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_36.mem_init2 = 2048'h003FF3FFFFD800007FFF00000007FE7FFFF9800003FFFC000000FF9FFFFF9000007FFF8000001FF2FFFFFD000004FFFE000034FE7FFFFFF0000067FFF00003EFCFFFFFFB000007BFFF0000DFF37FFFFFB000007EFFFE007FBC7FFFFFFB000007B7FFFFFFFF9FFFFFFFA000001DBFFFFFFFE2FFFFFFFB000003F7FFFFFFF8FFFFFFFFB000001FFFFFFFFE27FFFFFFFB000029FFFFFFFFCFFFFFFFFFB00001C7FFFFFFF1FFFFFFFFF900000E7FFFFFFE5FFFFFFFFF900000CBFFFFFF8BFFFFFFFFFD80000D7FFFFFF3FFFFFFFFFFD800008B7FFFFE7FFFFFFFFFFC8000010FFFFFCBFFFFFFFFFFEC00002967FFFBFFFFFFFFFFFF400000C78FFF7FFFFFFFFFFFF6,
		ram_block1a_36.mem_init3 = 2048'hF600007FFFC00000FFFBFFFFFEC0000FFFF0000003FFBFFFFF980001FFFE0000007FFAFFFFF300003FFF80000001FFBFFFFF600007FFF00000001FFBFFFFEC0000FFFE00000001FF5FFFFF80000FFFC00000001FF5FFFFD80001FFF800000001FF5FFFFB00001FFF000000001FF7FFFF600003FFF0001E0003FEBFFFF400007FFE0003F0007FEBFFFEC0000FFFC0007F0007FCFFFFF88000FFFC000FE000FFDFFFFD10001FFF8001FC000FF9FFFFB20000FFFC001F8001FFBFFFFA10001FFF800060001FF1FFFF618003FFF000000003FE5FFFE400001FFF000000007FCFFFFFC00003FFF00000000FFDFFFFCC00007FFF00000001FFAFFFFC800007FFF00000,
		ram_block1a_36.operation_mode = "rom",
		ram_block1a_36.port_a_address_clear = "none",
		ram_block1a_36.port_a_address_width = 13,
		ram_block1a_36.port_a_data_out_clear = "none",
		ram_block1a_36.port_a_data_out_clock = "clock0",
		ram_block1a_36.port_a_data_width = 1,
		ram_block1a_36.port_a_first_address = 8192,
		ram_block1a_36.port_a_first_bit_number = 12,
		ram_block1a_36.port_a_last_address = 16383,
		ram_block1a_36.port_a_logical_ram_depth = 130400,
		ram_block1a_36.port_a_logical_ram_width = 24,
		ram_block1a_36.ram_block_type = "AUTO",
		ram_block1a_36.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_37
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_37portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_37.clk0_core_clock_enable = "ena0",
		ram_block1a_37.clk0_input_clock_enable = "none",
		ram_block1a_37.clk0_output_clock_enable = "none",
		ram_block1a_37.connectivity_checking = "OFF",
		ram_block1a_37.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_37.init_file_layout = "port_a",
		ram_block1a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_37.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_37.mem_init1 = 2048'h00000250000FFFFFFFFFFFFF6000000C4001BFFFFFFFFFFFFF0000001D003FFFFFFFFFFFFFB80000000803FFFFFFFFFFFFFDC0000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFF7800000001FFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFE000000077FFFFFFFFFFFFFFFF8000000EFFFFFFFFFFFFFFFFBE000007FFFFFFFFFFFFFFFFFEFC0003FFFFFFFFFFFFFFFFFFFBFFFFFCFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFC9FDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_37.mem_init2 = 2048'hFFC003FFFFF800000000FFFFFFF8007FFFFF8000000003FFFFFF001FFFFFB0000020007FFFFFE002FFFFFB0000010001FFFFC3005FFFFFF0000018000FFFFDE00FFFFFFF0000004000FFFF2F03FFFFFFF00000000001FF80005FFFFFFF00000000000000001BFFFFFFE00000000000000003FFFFFFFF0000000800000000BFFFFFFFF0000000600000002FFFFFFFFF000020000000000DFFFFFFFFB000008000000001FFFFFFFFFF000014000000005FFFFFFFFFB00000200000000BFFFFFFFFFF80000A00000003FFFFFFFFFFD80000740000005FFFFFFFFFFD800002E000000FFFFFFFFFFFFC000016800003FFFFFFFFFFFEC00000BA00007FFFFFFFFFFFFE,
		ram_block1a_37.mem_init3 = 2048'hEE000000003FFFFF0002FFFFFDC00000000FFFFFFC002FFFFFF800000001FFFFFF8003FFFFF7000000007FFFFFFE003FFFFEE00000000FFFFFFFE003FFFFFC00000001FFFFFFFE005FFFFF800000003FFFFFFFE007FFFFB800000007FFFFFFFE005FFFF700000000FFFFFFFFE007FFFFE00000000FFFFFFFFC00BFFFEC00000001FFFFFFFF800BFFFDC00000003FFFFFFFF800FFFFF880000003FFFFFFFF001FFFFF1C0000007FFFFFFFF001FFFFF3C0000003FFFFFFFE003FFFFE080000007FFFFFFFE001FFFFE14000000FFFFFFFFC007FFFEC00000000FFFFFFFF800FFFFFC00000000FFFFFFFF0017FFFFC00000000FFFFFFFE002FFFFF800000000FFFFF,
		ram_block1a_37.operation_mode = "rom",
		ram_block1a_37.port_a_address_clear = "none",
		ram_block1a_37.port_a_address_width = 13,
		ram_block1a_37.port_a_data_out_clear = "none",
		ram_block1a_37.port_a_data_out_clock = "clock0",
		ram_block1a_37.port_a_data_width = 1,
		ram_block1a_37.port_a_first_address = 8192,
		ram_block1a_37.port_a_first_bit_number = 13,
		ram_block1a_37.port_a_last_address = 16383,
		ram_block1a_37.port_a_logical_ram_depth = 130400,
		ram_block1a_37.port_a_logical_ram_width = 24,
		ram_block1a_37.ram_block_type = "AUTO",
		ram_block1a_37.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_38
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_38portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_38.clk0_core_clock_enable = "ena0",
		ram_block1a_38.clk0_input_clock_enable = "none",
		ram_block1a_38.clk0_output_clock_enable = "none",
		ram_block1a_38.connectivity_checking = "OFF",
		ram_block1a_38.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_38.init_file_layout = "port_a",
		ram_block1a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_38.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_38.mem_init1 = 2048'h000003F0000DFFFFFFFFFFFF6000000FC001BFFFFFFFFFFFFF0000001F003FFFFFFFFFFFFFF80000000803FFFFFFFFFFFFFDC0000000006FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFF7800000001FFFFFFFFFFFFFFFBC00000003BFFFFFFFFFFFFFFFE000000077FFFFFFFFFFFFFFF78000000EFFFFFFFFFFFFFFFFFE000007DFFFFFFFFFFFFFFFFEFC0003FFFFFFFFFFFFFFFFFFFBFFFFFDFFFFFFFFFFFFFFFFFFEFFFFE7FFFFFFFFFFFFFFFFFFFF1FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_38.mem_init2 = 2048'h000003FFFFF80000000000000000007FFFFF8000000000000000001FFFFFF0000020000000000002FFFFFB0000010000000000005FFFFFF000001800000001E00BFFFFFF000000C00000000F03FFFFFFF000000600000000005FFFFFFF00000030000000001FFFFFFFE00000018000000002FFFFFFFF0000000C00000000BFFFFFFFF0000000600000002FFFFFFFFF000020000000000FFFFFFFFFB0000180000000017FFFFFFFFB00001C000000005FFFFFFFFFF00000E00000000FFFFFFFFFFF80000F00000003FFFFFFFFFFD800007C0000005FFFFFFFFFFF800003E000000BFFFFFFFFFFFC00001F8000037FFFFFFFFFFEC00000FE00006FFFFFFFFFFFFE,
		ram_block1a_38.mem_init3 = 2048'hEE000000000000000003FFFFFDC000000000000000003FFFFFB8000000000000000003FFFFFF0000000000000000003FFFFFE0000000000000000003FFFFFC0000000000000000005FFFFF80000000000000000005FFFFB80000000000000000007FFFFF00000000000000000007FFFFE0000000000000000000BFFFEC0000000000000000000FFFFFC0000000000000000000FFFFF800000000000000000017FFFB04000000000000000001FFFFF24000000000000000002FFFF614000000000000000001FFFFE14000000000000000007FFFFC0000000000000000000BFFFFC00000000000000000017FFFFC0000000000000000002FFFFD80000000000000,
		ram_block1a_38.operation_mode = "rom",
		ram_block1a_38.port_a_address_clear = "none",
		ram_block1a_38.port_a_address_width = 13,
		ram_block1a_38.port_a_data_out_clear = "none",
		ram_block1a_38.port_a_data_out_clock = "clock0",
		ram_block1a_38.port_a_data_width = 1,
		ram_block1a_38.port_a_first_address = 8192,
		ram_block1a_38.port_a_first_bit_number = 14,
		ram_block1a_38.port_a_last_address = 16383,
		ram_block1a_38.port_a_logical_ram_depth = 130400,
		ram_block1a_38.port_a_logical_ram_width = 24,
		ram_block1a_38.ram_block_type = "AUTO",
		ram_block1a_38.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_39
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_39portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_39.clk0_core_clock_enable = "ena0",
		ram_block1a_39.clk0_input_clock_enable = "none",
		ram_block1a_39.clk0_output_clock_enable = "none",
		ram_block1a_39.connectivity_checking = "OFF",
		ram_block1a_39.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_39.init_file_layout = "port_a",
		ram_block1a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_39.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_39.mem_init1 = 2048'hFFFFFC0FFFF3FFFFFFFFFFFF9FFFFFF03FFE7FFFFFFFFFFFF8FFFFFFE0FFC7FFFFFFFFFFFFC7FFFFFFF7FCFFFFFFFFFFFFFE3FFFFFFFFF9FFFFFFFFFFFFFE1FFFFFFFFF1FFFFFFFFFFFFFF87FFFFFFFE3FFFFFFFFFFFFFFC3FFFFFFFC7FFFFFFFFFFFFFFE1FFFFFFF8FFFFFFFFFFFFFFFF87FFFFFF1FFFFFFFFFFFFFFFFC1FFFFF83FFFFFFFFFFFFFFFFF03FFFC07FFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_39.mem_init2 = 2048'hFFFFFDFFFFC7FFFFFFFFFFFFFFFFFFBFFFFC7FFFFFFFFFFFFFFFFFE7FFFFCFFFFFDFFFFFFFFFFFFDFFFFFCFFFFFEFFFFFFFFFFFFBFFFFF8FFFFFE7FFFFFFFE1FF7FFFFF8FFFFFF3FFFFFFFF0FCFFFFFF8FFFFFF9FFFFFFFFFFBFFFFFF8FFFFFFCFFFFFFFFFE7FFFFFF9FFFFFFE7FFFFFFFFDFFFFFFF8FFFFFFF3FFFFFFFF7FFFFFFF8FFFFFFF9FFFFFFFDFFFFFFFF8FFFFDFFFFFFFFFF3FFFFFFFFCFFFFE7FFFFFFFFEFFFFFFFFFCFFFFE3FFFFFFFFBFFFFFFFFFCFFFFF1FFFFFFFF7FFFFFFFFFC7FFFF0FFFFFFFCFFFFFFFFFFE7FFFF83FFFFFFBFFFFFFFFFFE7FFFFC1FFFFFF7FFFFFFFFFFE3FFFFE07FFFFCFFFFFFFFFFFF3FFFFF01FFFF9FFFFFFFFFFFF1,
		ram_block1a_39.mem_init3 = 2048'hF1FFFFFFFFFFFFFFFFFDFFFFFE3FFFFFFFFFFFFFFFFFDFFFFFC7FFFFFFFFFFFFFFFFFDFFFFF8FFFFFFFFFFFFFFFFFFDFFFFF1FFFFFFFFFFFFFFFFFFDFFFFE3FFFFFFFFFFFFFFFFFFBFFFFC7FFFFFFFFFFFFFFFFFFBFFFFC7FFFFFFFFFFFFFFFFFFBFFFF8FFFFFFFFFFFFFFFFFFFBFFFF1FFFFFFFFFFFFFFFFFFF7FFFF3FFFFFFFFFFFFFFFFFFF7FFFE3FFFFFFFFFFFFFFFFFFF7FFFC77FFFFFFFFFFFFFFFFFEFFFFCE3FFFFFFFFFFFFFFFFFEFFFF8C3FFFFFFFFFFFFFFFFFDFFFF9E3FFFFFFFFFFFFFFFFFFFFFF1E3FFFFFFFFFFFFFFFFFBFFFF3FFFFFFFFFFFFFFFFFFF7FFFE3FFFFFFFFFFFFFFFFFFEFFFFE3FFFFFFFFFFFFFFFFFFDFFFFE7FFFFFFFFFFFFF,
		ram_block1a_39.operation_mode = "rom",
		ram_block1a_39.port_a_address_clear = "none",
		ram_block1a_39.port_a_address_width = 13,
		ram_block1a_39.port_a_data_out_clear = "none",
		ram_block1a_39.port_a_data_out_clock = "clock0",
		ram_block1a_39.port_a_data_width = 1,
		ram_block1a_39.port_a_first_address = 8192,
		ram_block1a_39.port_a_first_bit_number = 15,
		ram_block1a_39.port_a_last_address = 16383,
		ram_block1a_39.port_a_logical_ram_depth = 130400,
		ram_block1a_39.port_a_logical_ram_width = 24,
		ram_block1a_39.ram_block_type = "AUTO",
		ram_block1a_39.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_40
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_40portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_40.clk0_core_clock_enable = "ena0",
		ram_block1a_40.clk0_input_clock_enable = "none",
		ram_block1a_40.clk0_output_clock_enable = "none",
		ram_block1a_40.connectivity_checking = "OFF",
		ram_block1a_40.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_40.init_file_layout = "port_a",
		ram_block1a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_40.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF81FFFFFFFFFFF,
		ram_block1a_40.mem_init1 = 2048'h0154B0BD8029FFFFFFFFFFFF380A94C21000BFFFFFFFFFFFFAC075B35F3F1FFFFFFFFFFFFFF403B6CF77F8FFFFFFFFFFFFFDB0149B8F833FFFFFFFFFFFFFE580B663800BFFFFFFFFFFFFFFF60498E053BFFFFFFFFFFFFFFCF033387FB7FFFFFFFFFFFFFFF5C0CE3FFAFFFFFFFFFFFFFFFFF7038F830FFFFFFFFFFFFFFFFBBF07C097FFFFFFFFFFFFFFFFEF5FFFFF3FFFFFFFFFFFFFFFFFFF4F2E2FFFFFFFFFFFFFFFFFFE04AF9FFFFFFFFFFFFFFFFFFFFE3523FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_40.mem_init2 = 2048'hAAB49BFFFFD40E01C4909ACFCD5AD27FFFF940A7DF4865538ED54B4BFFFF980FEDBCB9726065756BFFFFFD80B6DC8A6AD8A367B59FFFFFE80B2D9BD7533F1202D3FFFFF98110DD74A2CFF9B2CBFFFFFFB8196F10AADB81C8263FFFFFFA8186865252600CD553FFFFFFE81B6BD432D87C65B3FFFFFFFA813CA698933FE26CBFFFFFFFF80A5A2B62C79F3727FFFFFFFD80EE5D5E99C03927FFFFFFFFD809916A92700198FFFFFFFFFA80EEA596DC7F8CFFFFFFFFFF9C0927C2931FF8C7FFFFFFFFF9C06B4196C701C47FFFFFFFFFCC06D17399C00F5FFFFFFFFFFCE0555D8270784BFFFFFFFFFFF2035AFE8C7FE67FFFFFFFFFFFF03316F79FBFDFFFFFFFFFFFE5,
		ram_block1a_40.mem_init3 = 2048'hFF92492D2AAB1F36A4F4FFFFFEF2C924B4AAD80695307FFFFF9E536C9694A581954424FFFFF3864DB6DA554E76BBD25FFFFFD89B26DB69567C946D21FFFFFF126D926D28231516C27FFFFDA3D126C924AA066F6DF1FFFFF426CD936C96B1B3B7F83FFFF6859326C9B6D5F45BE0F1FFFFD86EDDB364DB5CA781E1BFFFFD0B276E999368820F8F0FFFFCA0F8D1236689241E1A75FFFFC4970EDC3972E374E1CBB7FFFD677923C3878F4DBB34CBFFFFFBE78F1E3E2EF8B4C9922FFFF79C3C787C3F686A9364D9FFFF7031F1F07DB75E5A49B21FFFEF0FC7C1F0DB9BF54B24D3FFFEE04787D821A7636D6DB27FFFEA078FE092D1581AA5B6CFFFFEC08F82492F5A78,
		ram_block1a_40.operation_mode = "rom",
		ram_block1a_40.port_a_address_clear = "none",
		ram_block1a_40.port_a_address_width = 13,
		ram_block1a_40.port_a_data_out_clear = "none",
		ram_block1a_40.port_a_data_out_clock = "clock0",
		ram_block1a_40.port_a_data_width = 1,
		ram_block1a_40.port_a_first_address = 8192,
		ram_block1a_40.port_a_first_bit_number = 16,
		ram_block1a_40.port_a_last_address = 16383,
		ram_block1a_40.port_a_logical_ram_depth = 130400,
		ram_block1a_40.port_a_logical_ram_width = 24,
		ram_block1a_40.ram_block_type = "AUTO",
		ram_block1a_40.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_41
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_41portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_41.clk0_core_clock_enable = "ena0",
		ram_block1a_41.clk0_input_clock_enable = "none",
		ram_block1a_41.clk0_output_clock_enable = "none",
		ram_block1a_41.connectivity_checking = "OFF",
		ram_block1a_41.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_41.init_file_layout = "port_a",
		ram_block1a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_41.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_41.mem_init1 = 2048'hFECC7D007FDFFFFFFFFFFFFFA7F673FF0001FFFFFFFFFFFFF93FB38F957FCFFFFFFFFFFFFFF3FD8E3F9806FFFFFFFFFFFFFC8FEC787F836FFFFFFFFFFFFFF47F71E07FF1FFFFFFFFFFFFFF79FB87E003DFFFFFFFFFFFFFFB8FCF07FFD7FFFFFFFFFFFFFFF63F3E0000FFFFFFFFFFFFFFFF50FC7F820FFFFFFFFFFFFFFFF8E0F83F39FFFFFFFFFFFFFFFFE360002CFFFFFFFFFFFFFFFFFF9F8F1FAFFFFFFFFFFFFFFFFFFF067407FFFFFFFFFFFFFFFFFFFEC99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_41.mem_init2 = 2048'h3326D1FFFFE3F7B65B6D89C00E6C9B7FFFF9BF590236ECCF8F19927BFFFFD7F4807B74EE1F86664FFFFFFE7F0004BE26380385D93FFFFFA7F00025B330FFE3FB7BFFFFFB7E92054391C001CFEDFFFFFFF7E902C419C781F1BB1FFFFFF37E906E6DCE1FF0E673FFFFFFB7E81749EE380079DAFFFFFFF37E8BE26E70FFFC77BFFFFFFFB7F1B967F1C06039B7FFFFFFFF7F5D633D87C03E35FFFFFFFFA7F489998E0FFE1C7FFFFFFFF97F65948E3C000F7FFFFFFFFFB3F4EF8670FFFF0BFFFFFFFFFDBFA6DC71C0FE06FFFFFFFFFFD3FA371E87C00FFFFFFFFFFFFC9FB33A8E0FFFB7FFFFFFFFFFE9FD39CF9C0001FFFFFFFFFFFE4FC88E907FBFFFFFFFFFFFFFEC,
		ram_block1a_41.mem_init3 = 2048'hE469249B66670038C8BAFFFFFF8DA4926D99C7F8E65D8FFFFFD1B6DA4DB26381E666D8FFFFF67ADB6DB6CCC18722EDAFFFFF67496DB6DB31FF197EDBFFFFD4E924B6DB64E0199FEF9FFFFEDCB4925B6D99F88BFFB3FFFF9BD25B4925B271C5FED95FFFFA7B496DA4924C067F6425FFFFA7A5B496D2493F25929ABFFFF6F692DA4B492412426B23FFFD974A4B692DA49929ACA77FFFCBAD65B594D653A6B292CFFFFF8A949653594D36D2596FFFFF8533594D6527D8D96D249FFFFA496535909BF9F325B693FFFF8E34D6426FFEC06C92DB3FFFECFF5909BDFF47F992496FFFFE9FACA6FEDBE31C7649257FFFEDFA1B7B6DF3381CC924AFFFFCBF4DEDB6DD39FF,
		ram_block1a_41.operation_mode = "rom",
		ram_block1a_41.port_a_address_clear = "none",
		ram_block1a_41.port_a_address_width = 13,
		ram_block1a_41.port_a_data_out_clear = "none",
		ram_block1a_41.port_a_data_out_clock = "clock0",
		ram_block1a_41.port_a_data_width = 1,
		ram_block1a_41.port_a_first_address = 8192,
		ram_block1a_41.port_a_first_bit_number = 17,
		ram_block1a_41.port_a_last_address = 16383,
		ram_block1a_41.port_a_logical_ram_depth = 130400,
		ram_block1a_41.port_a_logical_ram_width = 24,
		ram_block1a_41.ram_block_type = "AUTO",
		ram_block1a_41.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_42
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_42portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_42.clk0_core_clock_enable = "ena0",
		ram_block1a_42.clk0_input_clock_enable = "none",
		ram_block1a_42.clk0_output_clock_enable = "none",
		ram_block1a_42.connectivity_checking = "OFF",
		ram_block1a_42.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_42.init_file_layout = "port_a",
		ram_block1a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_42.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_42.mem_init1 = 2048'h003C001C0003FFFFFFFFFFFF6001F0009000BFFFFFFFFFFFFB000F80337FDFFFFFFFFFFFFFF8007E001FFFFFFFFFFFFFFFFCC003F8007CFFFFFFFFFFFFFFFE000FE0000BFFFFFFFFFFFFFF70007FE0025FFFFFFFFFFFFFFCC000FFFFCFFFFFFFFFFFFFFFF60001FFF8FFFFFFFFFFFFFFFF3800007D2FFFFFFFFFFFFFFFFDC0000071FFFFFFFFFFFFFFFFEB80001C7FFFFFFFFFFFFFFFFF67F0FE7FFFFFFFFFFFFFFFFFFCEDF967FFFFFFFFFFFFFFFFFFFFE083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_42.mem_init2 = 2048'h3C38E5FFFFF8018E38E387C00F8F1CFFFFFD0038C10E1C3F8FE1E383FFFF90039C28F3E1FFF87873FFFFFB0071C3061E07FC061E1FFFFFD0071C4C70F00002139FFFFFFE0071C24F8FC001F0F1FFFFFFE0071E31783F81FE5C5FFFFFFA0071E18BC1FFFF0797FFFFFFA0070F3E5E07FF81E7FFFFFFFA007861E9F00000795FFFFFFFE007871FEFC0003E2FFFFFFFFE003C98FC7FC03FCFFFFFFFFFD003874781FFFFE27FFFFFFFFB001C5A7E03FFF06FFFFFFFFFF003E121F000001BFFFFFFFFFF001E284FC000067FFFFFFFFFE801F0167FC00FDFFFFFFFFFFC800F0089FFFFF3FFFFFFFFFFFC00F81683FFFFFFFFFFFFFFFFC007809300403FFFFFFFFFFFE6,
		ram_block1a_42.mem_init3 = 2048'hFE071C78E1E0FFC0F0C3FFFFFFC0638E1C783FFF079E3FFFFFB80E39C38E1F81F878E2FFFFF701C71C71C3C007C30E1FFFFF6038E38E38F0001E70E3FFFFDC071C71C71C1FE1E70C5FFFFC80738E38E387FF0C71C1FFFFD00E38C71C71F1F9C71E3FFFF700C71C638E3C079C78C7FFFF601C738E31C70039E31C7FFFEC018E39C738E3E38C73C3FFFDC839C718E39C7E31CF397FFFD8431C738C31CFC73CE31FFFFF30738E30C73CF8E39E73FFFFB2CF38C31CE1C71E71C71FFFF226E30C73871803C638E5FFFF604C31CE1C71C070E31C7FFFEC00C73873C73FFE1C718BFFFE401C61C63860FF878E397FFFE8018718E3CF07E0F1C71FFFFD803C638E3CF800,
		ram_block1a_42.operation_mode = "rom",
		ram_block1a_42.port_a_address_clear = "none",
		ram_block1a_42.port_a_address_width = 13,
		ram_block1a_42.port_a_data_out_clear = "none",
		ram_block1a_42.port_a_data_out_clock = "clock0",
		ram_block1a_42.port_a_data_width = 1,
		ram_block1a_42.port_a_first_address = 8192,
		ram_block1a_42.port_a_first_bit_number = 18,
		ram_block1a_42.port_a_last_address = 16383,
		ram_block1a_42.port_a_logical_ram_depth = 130400,
		ram_block1a_42.port_a_logical_ram_width = 24,
		ram_block1a_42.ram_block_type = "AUTO",
		ram_block1a_42.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_43
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_43portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_43.clk0_core_clock_enable = "ena0",
		ram_block1a_43.clk0_input_clock_enable = "none",
		ram_block1a_43.clk0_output_clock_enable = "none",
		ram_block1a_43.connectivity_checking = "OFF",
		ram_block1a_43.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_43.init_file_layout = "port_a",
		ram_block1a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_43.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_43.mem_init1 = 2048'hFFFC03EBFFFFFFFFFFFFFFFFBFFFF003AFFFFFFFFFFFFFFFFFFFFF801B802FFFFFFFFFFFFFDFFFFE000801FFFFFFFFFFFFFCFFFFF800000FFFFFFFFFFFFFF7FFFFE00001FFFFFFFFFFFFFF7FFFFFE0023FFFFFFFFFFFFFF9FFFFFFFFCFFFFFFFFFFFFFFFE7FFFFFFF87FFFFFFFFFFFFFFFBFFFFFFF3FFFFFFFFFFFFFFFFAFFFFFFF9FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF0FFFFF0FFFFFFFFFFFFFFFFFFC23FE47FFFFFFFFFFFFFFFFFFFEC74FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_43.mem_init2 = 2048'hC03F05FFFFDFFF81F81F803FF00FE0DFFFFBFFF83B01FC007001FC17FFFF9FFF83F80FE000007F81FFFFFDFFF03C81FE000007E03FFFFFFFFF03E40FF000021C17FFFFFFFFF03F807FC001F003FFFFFFBFFF01F607FF81FFE05FFFFFF7FFF01FB03FFFFFF807FFFFFFFFFF00FD81FFFFFE05FFFFFFF7FFF81FE40FFFFF81FFFFFFFFBFFF80FFE03FFFC037FFFFFFFFFFFC17FC003FC003FFFFFFFFBFFF813F800000037FFFFFFFFDFFFC1DFE0000006FFFFFFFFFBFFFE0DFF0000013FFFFFFFFFDFFFE073FC00005FFFFFFFFFFDFFFF02DFFC00FFFFFFFFFFFFCFFFF0167FFFFFFFFFFFFFFFFEFFFF819FFFFFEFFFFFFFFFFFF7FFF80ECFFFFDFFFFFFFFFFFE7,
		ram_block1a_43.mem_init3 = 2048'hFFFF03F81FE00000FF03FFFFFFFFE07E03F8000007E03FFFFFFFFE07C07E007E007F03FFFFF3FFC0FC0FC03FF803F03FFFFF7FF81F81F80FFFE07F01FFFFEFFF03F03F03FFFE07F05FFFFDFFF07E07E07FFFF07E05FFFFDFFE07C0FC0FF1FE07E03FFFF3FFC0FC1F81FC07E07F01FFFFFFFC0F81F03F003E03E0FFFFF7FF81F83F07E003F07C07FFFEFFF83F07E07C003E0FC1FFFFFFFF03F07C0FC007C0FC07FFFBF3F07E0FC0FC00FC1F82FFFFFC7F07C0FC1FC01F81F80FFFFBF3E0FC0F80F803F83F07FFFFFF7C0FC1FC0FC07F03E03FFFEFFFC0F80FC0FFFFE07E0BFFFEFFFC1FC1F81FFFF80FC0FFFFDFFF80F81FC0FFFF01F83FFFFEFFFC1F81FC07FF,
		ram_block1a_43.operation_mode = "rom",
		ram_block1a_43.port_a_address_clear = "none",
		ram_block1a_43.port_a_address_width = 13,
		ram_block1a_43.port_a_data_out_clear = "none",
		ram_block1a_43.port_a_data_out_clock = "clock0",
		ram_block1a_43.port_a_data_width = 1,
		ram_block1a_43.port_a_first_address = 8192,
		ram_block1a_43.port_a_first_bit_number = 19,
		ram_block1a_43.port_a_last_address = 16383,
		ram_block1a_43.port_a_logical_ram_depth = 130400,
		ram_block1a_43.port_a_logical_ram_width = 24,
		ram_block1a_43.ram_block_type = "AUTO",
		ram_block1a_43.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_44
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_44portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_44.clk0_core_clock_enable = "ena0",
		ram_block1a_44.clk0_input_clock_enable = "none",
		ram_block1a_44.clk0_output_clock_enable = "none",
		ram_block1a_44.connectivity_checking = "OFF",
		ram_block1a_44.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_44.init_file_layout = "port_a",
		ram_block1a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_44.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_44.mem_init1 = 2048'h0003FDFFFFFBFFFFFFFFFFFF00000FF7FFFF7FFFFFFFFFFFFC00007FF6FFF7FFFFFFFFFFFFA00001FFFFFFFFFFFFFFFFFFFC000007FFFFCFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFF4000001FFDDFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFF0000000067FFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFA00000005FFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFA000004FFFFFFFFFFFFFFFFFFCE0006BFFFFFFFFFFFFFFFFFFFCD77BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_44.mem_init2 = 2048'hFFC007FFFFC0007FF8007FFFFFF000BFFFFA0007FB0003FFFFFE001FFFFF80007FD8001FFFFF8003FFFFF8000FFD8001FFFFF8007FFFFFC000FFFC000FFFFDE013FFFFFC000FFFC0003FFE0F027FFFFFC000FFF600007E00001FFFFFFC000FFFB0000000001FFFFFFF4000FFFD8000000005FFFFFFFC0007FFEC000000015FFFFFFFC0007FFF800000000FFFFFFFFC0003DFFC0000000FFFFFFFFF80007F7F80000002FFFFFFFFFC0003EBFE0000001FFFFFFFFFE0001FFFF0000013FFFFFFFFFE0001F77FC000077FFFFFFFFFC0000FFBFFC00FBFFFFFFFFFFC0000FFEFFFFFF7FFFFFFFFFFF00007EF7FFFFE7FFFFFFFFFFE00007FFDFFFFCFFFFFFFFFFFF8,
		ram_block1a_44.mem_init3 = 2048'hF800FFF8001FFFFF0000FFFFFF001FFE0007FFFFF8000FFFFFE001FFC001FFFFFF8001FFFFF4003FFC003FFFFFFC000FFFFE8007FF8007FFFFFF8001FFFFF000FFF000FFFFFFF8005FFFFE000FFE001FFFFFFF8007FFFF8001FFC003FFF1FFF8005FFFF4003FFC007FFC07FF8003FFFF8003FF800FFF003FFC00BFFFF0007FF800FFE003FF800BFFFD0007FF001FFC003FF0017FFFC000FFF003FFC007FF0017FFFE000FFE003FFC00FFE002FFFFC040FFC003FFC01FFE003FFFF0141FFC007FF803FFC007FFFF8043FFC003FFC07FFC003FFFE8003FF8003FFFFFFF8007FFFF0003FFC007FFFFFFF001FFFFF0007FF8003FFFFFFE003FFFFE0003FF8003FFFF,
		ram_block1a_44.operation_mode = "rom",
		ram_block1a_44.port_a_address_clear = "none",
		ram_block1a_44.port_a_address_width = 13,
		ram_block1a_44.port_a_data_out_clear = "none",
		ram_block1a_44.port_a_data_out_clock = "clock0",
		ram_block1a_44.port_a_data_width = 1,
		ram_block1a_44.port_a_first_address = 8192,
		ram_block1a_44.port_a_first_bit_number = 20,
		ram_block1a_44.port_a_last_address = 16383,
		ram_block1a_44.port_a_logical_ram_depth = 130400,
		ram_block1a_44.port_a_logical_ram_width = 24,
		ram_block1a_44.ram_block_type = "AUTO",
		ram_block1a_44.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_45
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_45portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_45.clk0_core_clock_enable = "ena0",
		ram_block1a_45.clk0_input_clock_enable = "none",
		ram_block1a_45.clk0_output_clock_enable = "none",
		ram_block1a_45.connectivity_checking = "OFF",
		ram_block1a_45.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_45.init_file_layout = "port_a",
		ram_block1a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_45.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_45.mem_init1 = 2048'hFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFF03FFFBFFFFFFFFFFFFBFFFFFFF0FFFFFFFFFFFFFFFFDFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFF3FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFCFFFFFFFFFFFFFFFF9FFFFFFF9FFFFFFFFFFFFFFFFE7FFFFFEBFFFFFFFFFFFFFFFFF1FFFFF8FFFFFFFFFFFFFFFFFFE9FFF87FFFFFFFFFFFFFFFFFFFD98D3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_45.mem_init2 = 2048'h000007FFFFFFFFFFF8000000000000FFFFFDFFFFFB0000000000001FFFFFFFFFFFD8000000000003FFFFFFFFFFFC8000000000005FFFFFFFFFFFE400000000001BFFFFFBFFFFFF0000000000037FFFFFBFFFFFF000000000007FFFFFFBFFFFFF80000000001FFFFFFFBFFFFFFC0000000007FFFFFFFBFFFFFFE000000001BFFFFFFFBFFFFFFF8000000027FFFFFFFBFFFFDFFC0000000FFFFFFFFFBFFFFE7F800000037FFFFFFFFFFFFFE3FE0000005FFFFFFFFFDFFFFF1FF000001FFFFFFFFFFDFFFFF07FC00007FFFFFFFFFFDFFFFF83FFC00FDFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFEFFFFFE07FFFFF7FFFFFFFFFFFFFFFFF81FFFFEFFFFFFFFFFFF7,
		ram_block1a_45.mem_init3 = 2048'hE7FFFFF8000000000002FFFFFCFFFFFE0000000000002FFFFFDFFFFFC0000000000002FFFFFBFFFFFC0000000000003FFFFE7FFFFF80000000000003FFFFEFFFFFF00000000000005FFFFFFFFFFE00000000000007FFFFFFFFFFC000000E0000007FFFF3FFFFFC000003F8000007FFFF7FFFFF800000FFC00000BFFFEFFFFFF800001FFC00000FFFFCFFFFFF000003FFC00001FFFFFF7FFFF000003FF8000017FFF9E7FFFE000003FF000003FFFFBE3FFFC000003FE000002FFFF7E3FFFC000007FC000007FFFF7F3FFFC000003F8000005FFFF7FFFFF80000000000000BFFFFFFFFFFC00000000000017FFFCFFFFFF80000000000003FFFFFFFFFFF80000000,
		ram_block1a_45.operation_mode = "rom",
		ram_block1a_45.port_a_address_clear = "none",
		ram_block1a_45.port_a_address_width = 13,
		ram_block1a_45.port_a_data_out_clear = "none",
		ram_block1a_45.port_a_data_out_clock = "clock0",
		ram_block1a_45.port_a_data_width = 1,
		ram_block1a_45.port_a_first_address = 8192,
		ram_block1a_45.port_a_first_bit_number = 21,
		ram_block1a_45.port_a_last_address = 16383,
		ram_block1a_45.port_a_logical_ram_depth = 130400,
		ram_block1a_45.port_a_logical_ram_width = 24,
		ram_block1a_45.ram_block_type = "AUTO",
		ram_block1a_45.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_46
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_46portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_46.clk0_core_clock_enable = "ena0",
		ram_block1a_46.clk0_input_clock_enable = "none",
		ram_block1a_46.clk0_output_clock_enable = "none",
		ram_block1a_46.connectivity_checking = "OFF",
		ram_block1a_46.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_46.init_file_layout = "port_a",
		ram_block1a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_46.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_46.mem_init1 = 2048'h000003F00003FFFFFFFFFFFF8000000FC0007FFFFFFFFFFFF80000000F0007FFFFFFFFFFFF800000000000FFFFFFFFFFFFFE00000000000FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFE000017FFFFFFFFFFFFFFFFFFFEE037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_46.mem_init2 = 2048'hFFFFF9FFFFC0000007FFFFFFFFFFFF3FFFFC000004FFFFFFFFFFFFE7FFFF80000027FFFFFFFFFFFCFFFFFC0000037FFFFFFFFFFFBFFFFF8000001BFFFFFFFFFFE3FFFFF8000000FFFFFFFFFFFCFFFFFF8000000FFFFFFFFFFFBFFFFFF80000007FFFFFFFFFE3FFFFFF80000003FFFFFFFFF9FFFFFFF80000001FFFFFFFFE7FFFFFFF800000007FFFFFFFDFFFFFFFF800002003FFFFFFF1FFFFFFFFC00001807FFFFFFC7FFFFFFFFC00001C01FFFFFFBFFFFFFFFF800000E00FFFFFE3FFFFFFFFFC00000F803FFFF8FFFFFFFFFFE000007C003FF03FFFFFFFFFFC000003F0000007FFFFFFFFFFE000001F8000007FFFFFFFFFFF0000007E00000FFFFFFFFFFFF0,
		ram_block1a_46.mem_init3 = 2048'hF0000007FFFFFFFFFFFDFFFFFE000001FFFFFFFFFFFFDFFFFFC000003FFFFFFFFFFFFDFFFFF0000003FFFFFFFFFFFFDFFFFF0000007FFFFFFFFFFFFDFFFFE000000FFFFFFFFFFFFFBFFFFC000001FFFFFFFFFFFFFBFFFFC000003FFFFFFFFFFFFF9FFFF8000003FFFFFFFFFFFFFBFFFF0000007FFFFFFFFFFFFF7FFFF0000007FFFFFFFFFFFFF3FFFE000000FFFFFFFFFFFFFE7FFFC000000FFFFFFFFFFFFFE7FFF8000001FFFFFFFFFFFFFCFFFF8000003FFFFFFFFFFFFFCFFFF0000003FFFFFFFFFFFFF9FFFF0000003FFFFFFFFFFFFFBFFFE0000007FFFFFFFFFFFFF3FFFE0000003FFFFFFFFFFFFEFFFFE0000007FFFFFFFFFFFFCFFFFE0000007FFFFFFF,
		ram_block1a_46.operation_mode = "rom",
		ram_block1a_46.port_a_address_clear = "none",
		ram_block1a_46.port_a_address_width = 13,
		ram_block1a_46.port_a_data_out_clear = "none",
		ram_block1a_46.port_a_data_out_clock = "clock0",
		ram_block1a_46.port_a_data_width = 1,
		ram_block1a_46.port_a_first_address = 8192,
		ram_block1a_46.port_a_first_bit_number = 22,
		ram_block1a_46.port_a_last_address = 16383,
		ram_block1a_46.port_a_logical_ram_depth = 130400,
		ram_block1a_46.port_a_logical_ram_width = 24,
		ram_block1a_46.ram_block_type = "AUTO",
		ram_block1a_46.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_47
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_47portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_47.clk0_core_clock_enable = "ena0",
		ram_block1a_47.clk0_input_clock_enable = "none",
		ram_block1a_47.clk0_output_clock_enable = "none",
		ram_block1a_47.connectivity_checking = "OFF",
		ram_block1a_47.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_47.init_file_layout = "port_a",
		ram_block1a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_47.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_47.mem_init1 = 2048'h000000000001FFFFFFFFFFFF0000000000003FFFFFFFFFFFF8000000000007FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFE0000000007FFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_47.mem_init2 = 2048'h000001FFFFC00000000000000000003FFFFC00000000000000000007FFFFC0000000000000000000FFFFF80000000000000000001FFFFF80000000000000000007FFFFF8000000000000000000FFFFFF8000000000000000001FFFFFF8000000000000000007FFFFFF800000000000000000FFFFFFF800000000000000003FFFFFFF80000000000000000FFFFFFFF80000000000000003FFFFFFFF8000000000000000FFFFFFFFF8000000000000001FFFFFFFFFC000000000000007FFFFFFFFFC00000000000000FFFFFFFFFFC00000000000001FFFFFFFFFFE00000000000003FFFFFFFFFFE0000000000000FFFFFFFFFFFE0000000000001FFFFFFFFFFFF0,
		ram_block1a_47.mem_init3 = 2048'hE0000000000000000001FFFFFC0000000000000000001FFFFF80000000000000000001FFFFF80000000000000000001FFFFF00000000000000000001FFFFE00000000000000000001FFFFC00000000000000000001FFFF800000000000000000003FFFF800000000000000000003FFFF000000000000000000003FFFE000000000000000000007FFFE000000000000000000007FFFC00000000000000000000FFFFC00000000000000000000FFFF800000000000000000001FFFF800000000000000000001FFFF000000000000000000003FFFF000000000000000000007FFFE000000000000000000007FFFE00000000000000000000FFFFC00000000000000,
		ram_block1a_47.operation_mode = "rom",
		ram_block1a_47.port_a_address_clear = "none",
		ram_block1a_47.port_a_address_width = 13,
		ram_block1a_47.port_a_data_out_clear = "none",
		ram_block1a_47.port_a_data_out_clock = "clock0",
		ram_block1a_47.port_a_data_width = 1,
		ram_block1a_47.port_a_first_address = 8192,
		ram_block1a_47.port_a_first_bit_number = 23,
		ram_block1a_47.port_a_last_address = 16383,
		ram_block1a_47.port_a_logical_ram_depth = 130400,
		ram_block1a_47.port_a_logical_ram_width = 24,
		ram_block1a_47.ram_block_type = "AUTO",
		ram_block1a_47.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_48
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_48portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_48.clk0_core_clock_enable = "ena0",
		ram_block1a_48.clk0_input_clock_enable = "none",
		ram_block1a_48.clk0_output_clock_enable = "none",
		ram_block1a_48.connectivity_checking = "OFF",
		ram_block1a_48.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_48.init_file_layout = "port_a",
		ram_block1a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_48.mem_init0 = 2048'h03FF5FFFFFFFFFFFFF601DC787902CFFFFFFFFFFFFDC07F38F010E6FFFFFFFFFFFE500EAE78FFEFEBFFFFFFFFFFF803F11C32030BBFFFFFFFFFF740684718CFDB0DFFFFFFFFFEC01B394C1902DCAFFFFFFFFFFA0366731E2828B2FFFFFFFFF9C05D98070FDFE9FFFFFFFFFFF81B26691E9F05A3FFFFFFFFF40344CCA30B4EC297FFFFFFFF405D93398F862E6DFFFFFFFFC20974E663825C616BFFFFFFFF8165D9B8C7EAF519BFFFFFFFA028B22621E002D2D3FFFFFFF68522CDC8E3FF205FBFFFFFFF00B48BB739F016A39BFFFFFFEE16D22ECC61B22B435FFFFFFF42DB4CB1B8F87D5896FFFFFF9453693266780156356FFFFFFF084DB45D987FA49B7AFFFFF,
		ram_block1a_48.mem_init1 = 2048'hB99B9F9FBBD7F3F3B7369F9BD7BB73F3B76AF67E76F6EBF372F77E7E7EFF5ECFCEFEDC7F6F5DCFCFCEDEC9D9F99BDBDEF989DBD9FBDB11BB7B7B7B63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF533FFFFFFFFFFFFFFFFFFFFD74397FFFFFFFFFFFFFFFFFFE606818FFFFFFFFFFFFFFFFFE9163C3BBFFFFFFFFFFFFFFFF8948039F1FFFFFFFFFFFFFFFF22803C087FFFFFFFFFFFFFFF91401C3E7F7FFFFFFFFFFFFFE6000E1C07A7FFFFFFFFFFFFFC90031C0FFF9FFFFFFFFFFFFF0400CF1F8003FFFFFFFFFFFFEA00730E,
		ram_block1a_48.mem_init2 = 2048'hDCEBD9F5ECFCCF661291B559BBFD7B3FBDBD99DE3BAD3B3342FBAF6FE3B7F73FC411AE2188B6F4ECFD76F6E7788A57423312BEBD9F96CEDCDB1172EDEDE22FD7B3F3DBDB9AE2B64C38AB45FAF67E7B7B33D86BD7C7292681DECFCE67FE7E0843EBEBF8047BD9F9FCFDCFCC17DDADC5F89DFB3F3F9DF9FEE3BBBFF77BE9AFE7E7E7B73F67EF77135F6FE9ECFCFFF6E7E73DEEF587ECCF3D9F9FFFFCFCFCBDDA7FFDBBDFF3F3FFFF9F9B97336EE2777AF67E76FFF3F372FF6FD136EF5ECFCEDE7E7E7F5CCDF43BDDCBD9F9FB9FCFCDEBFDBA403B9D7B3F3BF3F9F9BD3BBF31D773AFE7E7FE673F37A6F6E690EF75ECFCCDEDE7E6F5FEFCFFFDC89D9F9DBDBCFCDE,
		ram_block1a_48.mem_init3 = 2048'hE7FE7E76E7C42DCE2CCFF6E4FFE1EDCEFCFE33FBE3BFFEDF89802BBBDBF6777B3F77AB9B393AA0FF7B7F48A6F766EE737767D14DFFEFFB7D5CED5FE66F9ECCA214EFD8D31B9D8D9DEDF09DF447D3F5E854F3FFFFBDBDEBF37877BF7B899F7F1E74B72D6F789918D9B10BCEEBDEBEE57BFDF922F064683BDEFBD7DEAFFFFDA04400CD0FFFD77AFBD73A70F9089259A69655EE5FFB67B974B912DB35FEF9DCEBD655E96AF7B30D635B2E679D7FEFBDE5D52EA76C0E7338FBAF6D53B66BFA34300EDF791E44ED2E76F49EE40697D0F80DDEBF9F5EDFC8ADA7AC741FB0FB57B3ABDBFEE9182D2DFEB43FFAF67F7B3B7BB73226C70446F64ECE276FEE7B3474D8766F,
		ram_block1a_48.operation_mode = "rom",
		ram_block1a_48.port_a_address_clear = "none",
		ram_block1a_48.port_a_address_width = 13,
		ram_block1a_48.port_a_data_out_clear = "none",
		ram_block1a_48.port_a_data_out_clock = "clock0",
		ram_block1a_48.port_a_data_width = 1,
		ram_block1a_48.port_a_first_address = 16384,
		ram_block1a_48.port_a_first_bit_number = 0,
		ram_block1a_48.port_a_last_address = 24575,
		ram_block1a_48.port_a_logical_ram_depth = 130400,
		ram_block1a_48.port_a_logical_ram_width = 24,
		ram_block1a_48.ram_block_type = "AUTO",
		ram_block1a_48.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_49
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_49portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_49.clk0_core_clock_enable = "ena0",
		ram_block1a_49.clk0_input_clock_enable = "none",
		ram_block1a_49.clk0_output_clock_enable = "none",
		ram_block1a_49.connectivity_checking = "OFF",
		ram_block1a_49.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_49.init_file_layout = "port_a",
		ram_block1a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_49.mem_init0 = 2048'h0000EFFFFFFFFFFFFDA0343F806FDE7FFFFFFFFFFEF807CF80FFFFA7FFFFFFFFFFE900BBE07BFF3E3FFFFFFFFFFFA035503FC02697FFFFFFFFFFA006500F8103E15FFFFFFFFFED018E0FC04FE01BFFFFFFFFFFE031E1D01F3EB42FFFFFFFFFBC04386A0FFFFFEDFFFFFFFFF6818E1EAFE8205FBFFFFFFFFE7033C3C5F00D0039FFFFFFFFEC0438F07807C50CE3FFFFFFFEC08F3E1E07FDF9E57FFFFFFFFC11C38783FEAFCC8FFFFFFFFB0278E1E1FE002CBD9FFFFFFFE04E1C3C7E000039B9FFFFFFFD08C7870F80FE8230DFFFFFFFA11CE1E3C1FFFD1F8FFFFFFFDE238C38F87F87E89CFFFFFFFBC4F18F1E1F801786CDFFFFFF689C38C3C780005E0C1FFFFF,
		ram_block1a_49.mem_init1 = 2048'hDFBBD9BFDDBB37FB77BBBFDDBB777B37BBB76EFF6EF777FBBF6EFF66FF66EDDFEDFEEFFF76EEDFECDEEDFFBBFDBBDDBEEEFFBBDD9BDDFF777BB77BBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1A3FFFFFFFFFFFFFFFFFFFFEAC313FFFFFFFFFFFFFFFFFFF0FA269FFFFFFFFFFFFFFFFFF3E3C38CBFFFFFFFFFFFFFFFFCEF0038B9FFFFFFFFFFFFFFFE15003C052FFFFFFFFFFFFFFFCC801C019DFFFFFFFFFFFFFFFB600E03FFEFFFFFFFFFFFFFFED80303FFFF3FFFFFFFFFFFFFBE00C0FF8006FFFFFFFFFFFFCC8070FE,
		ram_block1a_49.mem_init2 = 2048'hEFDDBBFEDDFEDE22321A27405D9BB77FDBBDDBD58017CE0033B776EFFF77FB7EB366B00666076FDDFEEEF76F5664961ECCCE0DDBBFDDDEEDCACCA296041983BB77FBBBDDBBD9072C4C2832B76EFF677BB7FB091B99C68061EDDFEDEFE6FC609BDF3270A1BDBBFD9DFEDFF0BFFB8607F5C7B77FB3BD9BFC4FB779C07B758E6FF667BB7FF7F6EFF7EF76C1DDFECFF76FF73EDDFC02EEFFBBBFD9FFCDFECFDBBA534DDDBB37FB3FF9BFDDFBF772CA7BB76EFF6EFF37FBBF66EE811776EDDFEDDE66FF66EFDDF839EEFDBBFD9BDCDFEEDD9BBEB51DFBB77FB7FB9BFDDBF77FB613BF766FF67F7B7FBB7F6EF7B9F6EEDDFEDDEE6FF76ECDFECFFEFFFBBFDBBDDDFEED,
		ram_block1a_49.mem_init3 = 2048'h5DFE77E66FF57FCF6EF7F4EED6CBCCFCCDFBC3B9AFD9FEDADDE7339F99BA0BF73FBB7BDEFBBC34DFF33CDE97E7C7777BB37690467EE68FFB7CFCECDF77DCCEC1E2CCD316AF9FFDFBEED3D9D80D4FB8D0D7F3BCB36DDBAB37B008B6B79B5E7717EFBBF2E7E601B6D8B356CFE5EDDF7EC6EFA8327FE665B9FFFDBBEDDF7FF8826F90CC5FFF87B76DBBF4DF2C4CD8598DC99DF7EDB7FFBC0AB9984B34C41C6FDDB7EED92C9C731966207967FBB3DDDBE8631460C4AA7C807776EBBF764CC8881956599A4FFFDDF7EEF5899244F6E536B9EDD9B6EDDFEEA22A804A876BFDBB77DDBBFE70015947054773376EFBB77BBAD083A86DDEEF6FFDDEFEEFF6E1DD0118BAEF,
		ram_block1a_49.operation_mode = "rom",
		ram_block1a_49.port_a_address_clear = "none",
		ram_block1a_49.port_a_address_width = 13,
		ram_block1a_49.port_a_data_out_clear = "none",
		ram_block1a_49.port_a_data_out_clock = "clock0",
		ram_block1a_49.port_a_data_width = 1,
		ram_block1a_49.port_a_first_address = 16384,
		ram_block1a_49.port_a_first_bit_number = 1,
		ram_block1a_49.port_a_last_address = 24575,
		ram_block1a_49.port_a_logical_ram_depth = 130400,
		ram_block1a_49.port_a_logical_ram_width = 24,
		ram_block1a_49.ram_block_type = "AUTO",
		ram_block1a_49.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_50
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_50portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_50.clk0_core_clock_enable = "ena0",
		ram_block1a_50.clk0_input_clock_enable = "none",
		ram_block1a_50.clk0_output_clock_enable = "none",
		ram_block1a_50.connectivity_checking = "OFF",
		ram_block1a_50.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_50.init_file_layout = "port_a",
		ram_block1a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_50.mem_init0 = 2048'h00006FFFFFFFFFFFFC3FFBFF8000027FFFFFFFFFFE57FC7F80000067FFFFFFFFFFC1FFFBE00800C0BFFFFFFFFFFE3FC81000DFC377FFFFFFFFFF1FF9F8007FFF7F7FFFFFFFFFF1FE7E003FAFEBF2FFFFFFFFFE3FCFE06FFFFEFF7FFFFFFFFFC7FBF813FFCDFFF9FFFFFFFFF4FE7E017FE8205F97FFFFFFFE3FCFC03FF00000387FFFFFFFE3FBF80FF8003818EFFFFFFFFD7F7F01FE000002447FFFFFFFC7EFC07F8001501293FFFFFFFEFDF81FE001FFD0657FFFFFFF4FBE03FC01FFFFF229FFFFFFFBF7C07F007FFFFC509FFFFFFFBEFC1FE03FFFFFEE0BFFFFFFC7DF83F807FF87FF601FFFFFF87BF07F01FF8017FC8AFFFFFF0F7C07C03F80005FD46FFFFF,
		ram_block1a_50.mem_init1 = 2048'hFFFF999DFFFFFF7333FF9DFFFFFFF333FFFFFFEE667FF3BFFFFFEE6677FFFFFDCCEFFF77FFFFFDCCCFFFFFFFB999FFFFFFFFFF9999FFFFFFF3333FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE85BFFFFFFFFFFFFFFFFFFFFE9C3C7FFFFFFFFFFFFFFFFFFCA09C89FFFFFFFFFFFFFFFFFF905FFF0BFFFFFFFFFFFFFFFFC9FFFC7E3FFFFFFFFFFFFFFFE4DFFC3FDCFFFFFFFFFFFFFFFF1FFE3FFFB7FFFFFFFFFFFFFFCBFF1FFFFBBFFFFFFFFFFFFFB2FFCFFFFFDFFFFFFFFFFFFFF83FF3FFF801CFFFFFFFFFFFFDAFF8FFE,
		ram_block1a_50.mem_init2 = 2048'hFFFFFFBFFFDCCF5DCDCD58BF9FFFFFF7FFF999EBFFF8B9FFFCFFFFFEEFFF733B7FFF4F9FFFF7FFFFDCFFE667EFFFE96BFFFDFFFFFB9FFCCCEDFFDEC1DBFFF7FFFF73FF999BBFF96E37B7FF1FFFEE6FF333E7F48FBE382FFFFFFDCCFEE674FFFFF948F2BFDFFFB99FDCCEEF3FFFF1C5F33AFFF733F999DC93BFF8BDFF7C5FFEE66F333BECFFFF039FFED5FFDCCEE6677F7FFFD217FFFFFFFB99DDCCEFFFFFFD9E1FFFFBFF733BB99DFFFFFFFC47BFFFFFEE667733BFFFFFFEFB1FFFFFFDCCCF6677FFFFFFF1D9FFFFFFB999FCCEFFFFFFFA1D3FFFFFF733BF99DFFFFFF731E3FFFFFEE677F33BFFFFFFE6D8FFFFFFDCCCFF677FFFFFDCCFFFFFFFFB999FFCEFFF,
		ram_block1a_50.mem_init3 = 2048'hD66E777FFFBF3DCFBFF77C7FFF0DCCEFFFEA7BB9B3FFEFFBFF408F9DFFF225B73DBFF9FFBFF8BADFBFFD83DEE77FFF3FEBFFCAD6B77F3BD3DCED7FF7FF5FFECE35FFC11BFB9DEFFFFFFDFFED9C1BF47376F3B3FFFFFFFBFE9321DF86ED1E769FFFFFFB7EFA6738FCDDC6CEFDFFF7FFDFDDBCEEBF1BBAB9DDBFFFFFFEDFFF59DED377C7FFD7FFFFFFFCCD953BC62EF60CB4FFFFFFFF29F8677655DD87F26FFFFFFFFDD1CBAEFDBB84C33DFFFFFFFFF3670ED94F107CB77FFFFFFFFF57325736E08E6ACFFFFFFFFFFC9649A85CA1CF1DFFFFFFFFFDF89D42568239077FFFFFFFFFBA627D68930BCD9FFFFFEFFFF33E04856611942FFFFFFCFFFEE6761A0CEA0615,
		ram_block1a_50.operation_mode = "rom",
		ram_block1a_50.port_a_address_clear = "none",
		ram_block1a_50.port_a_address_width = 13,
		ram_block1a_50.port_a_data_out_clear = "none",
		ram_block1a_50.port_a_data_out_clock = "clock0",
		ram_block1a_50.port_a_data_width = 1,
		ram_block1a_50.port_a_first_address = 16384,
		ram_block1a_50.port_a_first_bit_number = 2,
		ram_block1a_50.port_a_last_address = 24575,
		ram_block1a_50.port_a_logical_ram_depth = 130400,
		ram_block1a_50.port_a_logical_ram_width = 24,
		ram_block1a_50.ram_block_type = "AUTO",
		ram_block1a_50.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_51
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_51portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_51.clk0_core_clock_enable = "ena0",
		ram_block1a_51.clk0_input_clock_enable = "none",
		ram_block1a_51.clk0_output_clock_enable = "none",
		ram_block1a_51.connectivity_checking = "OFF",
		ram_block1a_51.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_51.init_file_layout = "port_a",
		ram_block1a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_51.mem_init0 = 2048'hFFFFFFFFFFFFFFFFF9C000007FFFFBFFFFFFFFFFFFB000807FFFFFCFFFFFFFFFFFCE00101FF7FE7EBFFFFFFFFFFF8001AFFFDFC7F1FFFFFFFFFF300027FFFCFC1F5FFFFFFFFFF40001FFFF87EDF0FFFFFFFFFE80001FBFFC3E3F2FFFFFFFFFD00007FBFFD9FFF87FFFFFFFF60001FFBFE9C05F97FFFFFFFF60003FFFF00D0038FFFFFFFFEC0007FFF8007008EFFFFFFFFCC000FFFE000201253FFFFFFFD0003FFF8000003F87FFFFFFFD0007FFE0000002D55FFFFFFF7001FFFC0000000523FFFFFFFE003FFF00000001E09FFFFFFE6003FFE00000000003FFFFFFC8007FF80000780010BFFFFFF9000FFF00007FE8018AFFFFFFA003FFC0007FFFA0283FFFFF,
		ram_block1a_51.mem_init1 = 2048'hDDDDFFFBBBBBBBBFFF77FBBBBBBBBFFF77777777FFEEEF77777777FFEEEEEEEEFFDDDDEEEEEEEEFFFDDDDDDDDFFFBBBDDDDDDDFFFFBBBBBBBFFFF777FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA27FFFFFFFFFFFFFFFFFFFF983C0BFFFFFFFFFFFFFFFFFFE9F80F2FFFFFFFFFFFFFFFFFE4EC002E7FFFFFFFFFFFFFFFFE74000079FFFFFFFFFFFFFFFEB8000003DFFFFFFFFFFFFFFFCD000000027FFFFFFFFFFFFFE30000000057FFFFFFFFFFFFFEC0000000029FFFFFFFFFFFFF300000007FF5FFFFFFFFFFFFC6000001,
		ram_block1a_51.mem_init2 = 2048'hDDDDDDDEEEEFFE00000F00007BBBBBBBDDDFFFF00001F80001F777777BBBBFFC00000F800016EEEEEF777FFF4000017E0000BDDDDDFEEFFFE8000357C00007BBBBBFDDFFFE8001EF7CE000577777FBBFFF400133AF9C6003EEEEFF777FEE0143EE797BE02DDDDFFEEFFDC07FDDB7DFFF82BBBBFFDFFFBD03FBB8F877EA0F777FFBFFF76DF7771FD6EFC5EEEFFD7FFEEF7EEEFC1FDDDF7DDDFFBEFFDDDDDDDF1E2BBBBFBBBFF7DFFBBBBBBBBD63F7777777FFEBFF77777777F93EEEEEEEFFFDFFEEEEEEEEF20FDDDDDDDFFFBFFDDDDDDDDE393BBBBBBBFF77FFBBBBBBBBF7E77777777FEEEFF77777777FDFEEEEEEEFFFDDFEEEEEEEEFFFFDDDDDDDFFFBBFDDDD,
		ram_block1a_51.mem_init3 = 2048'hE677EEEEEFFD6EFEFDDEED6EF423FFDDDDE73BDFEFBBDDF3DD3387FBBBB555FBF4B77FBBFBB86A7F777EDD177EFEEEF76377F39E3EEFDC63EFDC5DDEEFDEEC3E73DDCA5DEDFBFBBBDDD8DDEDFDC3BAC7AEBF71F77BBBAFBADFE3D7AB75D7EF3EEE777FF778FE89CAEEF7FDFDDDDEEEE6EFA7DCF9BDD8FFBE3BBBDDDEDFFB3FBCCFBB57FF97777BBBBD0C4BF752F764ED35EEEE777779F86EED5EED87F65DDDDEEEED5FA39DEFDD057EBFBBBBDDDDE26748BE7BCC7C80F7777BBBBB5FF87812049FFC5EEEEE77777ADFC1C49867FF1BDDDDDEEEEED9BF4206033F46FBBBBBDDDDDFE07CE0D16FCD9F77777BBBBFFC06820E118C36EEEEEF77777FF81781F07A03,
		ram_block1a_51.operation_mode = "rom",
		ram_block1a_51.port_a_address_clear = "none",
		ram_block1a_51.port_a_address_width = 13,
		ram_block1a_51.port_a_data_out_clear = "none",
		ram_block1a_51.port_a_data_out_clock = "clock0",
		ram_block1a_51.port_a_data_width = 1,
		ram_block1a_51.port_a_first_address = 16384,
		ram_block1a_51.port_a_first_bit_number = 3,
		ram_block1a_51.port_a_last_address = 24575,
		ram_block1a_51.port_a_logical_ram_depth = 130400,
		ram_block1a_51.port_a_logical_ram_width = 24,
		ram_block1a_51.ram_block_type = "AUTO",
		ram_block1a_51.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_52
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_52portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_52.clk0_core_clock_enable = "ena0",
		ram_block1a_52.clk0_input_clock_enable = "none",
		ram_block1a_52.clk0_output_clock_enable = "none",
		ram_block1a_52.connectivity_checking = "OFF",
		ram_block1a_52.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_52.init_file_layout = "port_a",
		ram_block1a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_52.mem_init0 = 2048'hFFFFEFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFCFFFFFFFFFFFDDFFC7FFFFFE7EBFFFFFFFFFF9FFFE7FFFDFC7E7FFFFFFFFFF7FFFEFFFFCFC5F7FFFFFFFFFFDFFFFFFFFB7E1FBFFFFFFFFFFBFFFFF3FFC3E3F3FFFFFFFFFB7FFFFF3FFCDFFFDFFFFFFFFF2FFFFFFFFE8005F97FFFFFFFFFFFFFFFFF004003AFFFFFFFFEFFFFFFFF8000008EFFFFFFFFFBFFFFFFE000000247FFFFFFFF7FFFFFF8000000097FFFFFFFFFFFFFFE0000001055FFFFFFFAFFFFFFC0000001021FFFFFFFFFFFFFF00000000C03FFFFFFFDFFFFFE0000000000BFFFFFFDBFFFFF80000000000BFFFFFFB7FFFFF00000000028BFFFFFFEFFFFFC000000000002FFFFF,
		ram_block1a_52.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3EBFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFCFF80FCFFFFFFFFFFFFFFFFFF7E3FFCF7FFFFFFFFFFFFFFFFDF3FFFFBFFFFFFFFFFFFFFFFFFBFFFFFEFFFFFFFFFFFFFFFFBCFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFFBDFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFF7FFFFFFFFFFFFDFFFFFFF,
		ram_block1a_52.mem_init2 = 2048'hFFFFFFFFFFFFFF00000080007FFFFFFFFFFFFFF00001040002FFFFFFFFFFFFFE00001000000FFFFFFFFFFFFF8000008200003FFFFFFFFFFFF0000388000007FFFFFFFFFFFF80018E80E0005FFFFFFFFFFFF001E7A059E001FFFFFFFFFFFC01ABFE85FE603FFFFFFFFFFFE04FFFA817FA82FFFFFFFFFFFF13FFF9017FF62FFFFFFFFFFFF1FFFF504FFFDBFFFFFFFFFFFF7FFFF402FFFFBFFFFFFFFFFFFFFFFF9E3FFFFFFFFFFFFFFFFFFFFFFF40FFFFFFFFFFFFFFFFFFFFFE993FFFFFFFFFFFFFFFFFFFFFE61FFFFFFFFFFFFFFFFFFFFFFFAD7FFFFFFFFFFFFFFFFFFFFFF3F3FFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_52.mem_init3 = 2048'h777FFFFFFF997FFEBFFFFFFFFC2BFFFFFFEFBBFFFBFFFFEFFFE0A7FFFFFB777FFF3FFFFEBFFD6A8FFFFF519FFFD7FFFFFDFFF38F7FFFFE767FFBFFFFFFFFFE3EB6FFFADFFFFFBFFFFFF7FFD9FD57FE87ECFFFEFFFFFFBFFFFFE1BE33FDDFFF9FFFFFFDFFE0FF9BF8FFF7FFFBFFFFFFDBFF77FEABBFF87FFDBFFFFFFF9FFB3FFCD7FF1FFFBFFFFFFFFFE289FFF2FFEC50B1FFFFFFFFF9F86FFD7FFC87F7FFFFFFFFFD2062BFFDFF41813FFFFFFFFFF3988CFD4FC48371FFFFFFFFFFC00658728690007FFFFFFFFFF2E021B41B600091FFFFFFFFFFC940C2180240A4FFFFFFFFFFFEA5829320D0257FFFFFFFFFFFFB0D7D118E6807FFFFFFFFFFFFF81000000203,
		ram_block1a_52.operation_mode = "rom",
		ram_block1a_52.port_a_address_clear = "none",
		ram_block1a_52.port_a_address_width = 13,
		ram_block1a_52.port_a_data_out_clear = "none",
		ram_block1a_52.port_a_data_out_clock = "clock0",
		ram_block1a_52.port_a_data_width = 1,
		ram_block1a_52.port_a_first_address = 16384,
		ram_block1a_52.port_a_first_bit_number = 4,
		ram_block1a_52.port_a_last_address = 24575,
		ram_block1a_52.port_a_logical_ram_depth = 130400,
		ram_block1a_52.port_a_logical_ram_width = 24,
		ram_block1a_52.ram_block_type = "AUTO",
		ram_block1a_52.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_53
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_53portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_53.clk0_core_clock_enable = "ena0",
		ram_block1a_53.clk0_input_clock_enable = "none",
		ram_block1a_53.clk0_output_clock_enable = "none",
		ram_block1a_53.connectivity_checking = "OFF",
		ram_block1a_53.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_53.init_file_layout = "port_a",
		ram_block1a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_53.mem_init0 = 2048'hFFFF9FFFFFFFFFFFFC7FFFFFFFFFFC7FFFFFFFFFFF0FFEFFFFFFFFF7FFFFFFFFFFE3FFBFFFFFFE7F3FFFFFFFFFF87FFFFFFF9FCFFBFFFFFFFFFF0FFFFFFFFCFD1FBFFFFFFFFFF3FFFFFFFF87E9FDFFFFFFFFFE7FFFFFFFFDBE3F5FFFFFFFFF8FFFFFFFFFD5FFFEFFFFFFFFF9FFFFFFFFE8405FA7FFFFFFFF1FFFFFFFF004003B7FFFFFFFF3FFFFFFF8001008F3FFFFFFFC7FFFFFFE00000125FFFFFFFFCFFFFFFF800000009BFFFFFFFCFFFFFFE000000015BFFFFFFF9FFFFFFC000000112DFFFFFFF1FFFFFF00000000A0FFFFFFFF3FFFFFE0000000000DFFFFFFC7FFFFF80000000000DFFFFFF8FFFFFF00000000038DFFFFFF9FFFFFC000000000105FFFFF,
		ram_block1a_53.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3E7FFFFFFFFFFFFFFFFFFFFD00017FFFFFFFFFFFFFFFFFFE007F03FFFFFFFFFFFFFFFFFF01FFFF0FFFFFFFFFFFFFFFFFA0FFFFFC1FFFFFFFFFFFFFFFE07FFFFFF1FFFFFFFFFFFFFFF83FFFFFFFCFFFFFFFFFFFFFFE0FFFFFFFFE7FFFFFFFFFFFFFC3FFFFFFFFF1FFFFFFFFFFFFF8FFFFFFFFFF9FFFFFFFFFFFFE1FFFFFF,
		ram_block1a_53.mem_init2 = 2048'hFFFFFFFFFFFFFE00001F80007FFFFFFFFFFFFFD00000F80002FFFFFFFFFFFFFE00000FC0001FFFFFFFFFFFFFC00000FE0000FFFFFFFFFFFFF800038FC00007FFFFFFFFFFFE8001DEFCE0005FFFFFFFFFFFF001FFAFDFE002FFFFFFFFFFFC01CFFEFD76E03FFFFFFFFFFFE07FFFEFDFFD83FFFFFFFFFFFF17FFF8FD7FF63FFFFFFFFFFFEDFFFFCF9FFFFFFFFFFFFFFFFFBFFFF40AFFFF7FFFFFFFFFFFFFFFFF9E2FFFFFFFFFFFFFFFFFFFFFED63FFFFFFFFFFFFFFFFFFFFFFE61FFFFFFFFFFFFFFFFFFFFFF1FDFFFFFFFFFFFFFFFFFFFFFEA17FFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_53.mem_init3 = 2048'hE7FFFFFFFFBA7FFFBFFFFDFFF5EBFFFFFFFFDBFFFBFFFFDFFFECAFFFFFFB4BBFFFFFFFFEBFFC9AEFFFFED257FFD7FFFFFDFFB44F7FFF7C8F7FFBFFFFFFDFFE4177FFDAA06FFFBFFFFFFFFFFE0353FE9817FFFFFFFFFFBFFEC019DFA403DFFF9FFFFFFB7FF9007BD90017FFEDFFFFFFDBFFE8013B4004BFFDBFFFFFFEFFFBC000C8009FFFF7FFFFFFFE5F0E001300143EFDFFFFFFFFF9F85002600287F4FFFFFFFFFD0012401C0082003FFFFFFFFFF1FF8F02703C7FE17FFFFFFFFECFFC57937A8FFC6FFFFFFFFFFABFF1841863FF1FFFFFFFFFFFD8FF820C02FFC77FFFFFFFFFFF63FF01F03FF5FFFFFFFFFFFFF903FE1F1FF03FFFFFFFFFFFFFE81001F80203,
		ram_block1a_53.operation_mode = "rom",
		ram_block1a_53.port_a_address_clear = "none",
		ram_block1a_53.port_a_address_width = 13,
		ram_block1a_53.port_a_data_out_clear = "none",
		ram_block1a_53.port_a_data_out_clock = "clock0",
		ram_block1a_53.port_a_data_width = 1,
		ram_block1a_53.port_a_first_address = 16384,
		ram_block1a_53.port_a_first_bit_number = 5,
		ram_block1a_53.port_a_last_address = 24575,
		ram_block1a_53.port_a_logical_ram_depth = 130400,
		ram_block1a_53.port_a_logical_ram_width = 24,
		ram_block1a_53.ram_block_type = "AUTO",
		ram_block1a_53.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_54
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_54portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_54.clk0_core_clock_enable = "ena0",
		ram_block1a_54.clk0_input_clock_enable = "none",
		ram_block1a_54.clk0_output_clock_enable = "none",
		ram_block1a_54.connectivity_checking = "OFF",
		ram_block1a_54.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_54.init_file_layout = "port_a",
		ram_block1a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_54.mem_init0 = 2048'h00000FFFFFFFFFFFF8000000000000FFFFFFFFFFFF00000000000007FFFFFFFFFFE00038000001807FFFFFFFFFFC00038000202803FFFFFFFFFF800000000103E01FFFFFFFFFE000000000481A01FFFFFFFFFC000000000341C08FFFFFFFFFC0000000002A0000FFFFFFFFF800000000177FA04FFFFFFFFF000000000FFDFFC47FFFFFFFE000000007FFCFF707FFFFFFFE00000001FFFFFE1A3FFFFFFFC00000007FFFFFE163FFFFFFF80000001FFFFFFE0A3FFFFFFF80000003FFFFFFE0D3FFFFFFF0000000FFFFFFFF1F1FFFFFFE0000001FFFFFFFFFF1FFFFFFE0000007FFFFFFFFFF1FFFFFFC000000FFFFFFFFFD71FFFFFF0000003FFFFFFFFFF79FFFFF,
		ram_block1a_54.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFC00000000003FFFFFFFFFFFFF000000000001FFFFFFFFFFFFE0000000,
		ram_block1a_54.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFFFFFFFFFCFFFFFFFFFFFFFDFFFFFFFFFFE7FFFFFFFFFFFF3FFFFFFDFFFF7FFFFFFFFFFFF7FFFC7FFFFFFBFFFFFFFFFFFF7FFE2DFF1FFF9FFFFFFFFFFFCFFE179FEA1FFDFFFFFFFFFFFFFE27FDFE7B1FDFFFFFFFFFFFDF97FFDFE7FA7DFFFFFFFFFFFEEBFFFFFEFFF1CFFFFFFFFFFFF2FFFFBFEFFFC3FFFFFFFFFFFFFFFFF3FDFFFFFFFFFFFFFFFFFFFFFF61CFFFFFFFFFFFFFFFFFFFFFF37DFFFFFFFFFFFFFFFFFFFFFE40FFFFFFFFFFFFFFFFFFFFFFEC11FFFFFFFFFFFFFFFFFFFFFE5EBFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_54.mem_init3 = 2048'h287FFFFFFF85BFFF7FFFFC7FFA55FFFFFFE083FFE3FFFFE3FF0157FFFFF8A27FFC7FFFFF7FFB0D3FFFFD282FFFEFFFFFE3FF8010BFFF0204FFFC7FFFFF3FFD8048FFC5801FFFCFFFFFF0FFC401AFF14009FFF0FFFFFFCFFF00021F50011FFF7FFFFFFCFFF60015E4000BFFF3FFFFFFC3FF10004080037FFC3FFFFFFF1FF88003300067FF8FFFFFFFF0BFF4000C000BFF72FFFFFFFF8607A001A001780A1FFFFFFFFEFFFD0010003FFFC3FFFFFFFFEFFFF401A00BFFFEFFFFFFFFFF3FFFB02D037FFF8FFFFFFFFFFD7FFE7BE79FFFE7FFFFFFFFFFC7FFFDFFFDFFF9FFFFFFFFFFFF9FFFFFFFFFFA7FFFFFFFFFFFFEFFFFFFFFFFDFFFFFFFFFFFFFF7EFFFFFFDFF,
		ram_block1a_54.operation_mode = "rom",
		ram_block1a_54.port_a_address_clear = "none",
		ram_block1a_54.port_a_address_width = 13,
		ram_block1a_54.port_a_data_out_clear = "none",
		ram_block1a_54.port_a_data_out_clock = "clock0",
		ram_block1a_54.port_a_data_width = 1,
		ram_block1a_54.port_a_first_address = 16384,
		ram_block1a_54.port_a_first_bit_number = 6,
		ram_block1a_54.port_a_last_address = 24575,
		ram_block1a_54.port_a_logical_ram_depth = 130400,
		ram_block1a_54.port_a_logical_ram_width = 24,
		ram_block1a_54.ram_block_type = "AUTO",
		ram_block1a_54.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_55
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_55portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_55.clk0_core_clock_enable = "ena0",
		ram_block1a_55.clk0_input_clock_enable = "none",
		ram_block1a_55.clk0_output_clock_enable = "none",
		ram_block1a_55.connectivity_checking = "OFF",
		ram_block1a_55.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_55.init_file_layout = "port_a",
		ram_block1a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_55.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF,
		ram_block1a_55.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_55.mem_init2 = 2048'hFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFC00000000001FFFFFFFFFFFFF800000000000FFFFFFFFFFFFF8000000000007FFFFFFFFFFFF0000000000003FFFFFFFFFFFE0000180000003FFFFFFFFFFFE0000FC0040001FFFFFFFFFFFC001FF800FC000FFFFFFFFFFFC00FFF800FFC00FFFFFFFFFFFC07FFF800FFF81FFFFFFFFFFFE1FFFF800FFFE1FFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFE081FFFFFFFFFFFFFFFFFFFFFE3F1FFFFFFFFFFFFFFFFFFFFFE3E3FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_55.mem_init3 = 2048'h10FFFFFFFFC23FFE3FFFFE7FF183FFFFFFF067FFE7FFFFE7FF9E0FFFFFFC1C7FFE7FFFFE3FF8F01FFFFE07C7FFC7FFFFF3FFCFE07FFF81F8FFFCFFFFFF1FFC7F81FFE07F8FFF8FFFFFF9FFE3FE07F83FF1FFF9FFFFFF8FFE3FFC3E0FFE3FFF1FFFFFFC7FF1FFE0C3FFE3FFE3FFFFFFE7FF8FFF8C7FFC7FFE7FFFFFFE3FFC7FFC0FFF8FFFC7FFFFFFF10003FFE1FFF00038FFFFFFFF80001FFE1FFE00011FFFFFFFFC0000FFE3FFC00003FFFFFFFFE00003FE1FF000007FFFFFFFFF00000FC0FC00001FFFFFFFFFF800000000000003FFFFFFFFFFE0000000000000FFFFFFFFFFFF0000000000003FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFF00000000003,
		ram_block1a_55.operation_mode = "rom",
		ram_block1a_55.port_a_address_clear = "none",
		ram_block1a_55.port_a_address_width = 13,
		ram_block1a_55.port_a_data_out_clear = "none",
		ram_block1a_55.port_a_data_out_clock = "clock0",
		ram_block1a_55.port_a_data_width = 1,
		ram_block1a_55.port_a_first_address = 16384,
		ram_block1a_55.port_a_first_bit_number = 7,
		ram_block1a_55.port_a_last_address = 24575,
		ram_block1a_55.port_a_logical_ram_depth = 130400,
		ram_block1a_55.port_a_logical_ram_width = 24,
		ram_block1a_55.ram_block_type = "AUTO",
		ram_block1a_55.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_56
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_56portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_56.clk0_core_clock_enable = "ena0",
		ram_block1a_56.clk0_input_clock_enable = "none",
		ram_block1a_56.clk0_output_clock_enable = "none",
		ram_block1a_56.connectivity_checking = "OFF",
		ram_block1a_56.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_56.init_file_layout = "port_a",
		ram_block1a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_56.mem_init0 = 2048'h3C00CFFFFFFFFFFFFDE0313330FFF6FFFFFFFFFFFE2C060999E0700FFFFFFFFFFFDF00EC4CE3C07F3FFFFFFFFFF9E030B263AFE029FFFFFFFFFF5004D89B9E00FE1FFFFFFFFFFB01AC28CC241B0DFFFFFFFFFFA02D48A6713E0E5FFFFFFFFFF40D4A4D31D407107FFFFFFFF981AA52ADC7AF864FFFFFFFFE702B56B6671883BFFFFFFFFFF80552A5B31C1BD8D3FFFFFFFEC0AAB52D987FE021BFFFFFFFD4355529646001D387FFFFFFFB06AAAB5B33C1E130DFFFFFFFB8EA5552D98FF1C495FFFFFFF10D554A96CE00E232BFFFFFFE612AAA54B63FF1B2DDFFFFFFCA3D5555ADB8786DB8CFFFFFFD44AAAAAD6CE03BE26DFFFFFFF8A555554B67FCFE1EAFFFFF,
		ram_block1a_56.mem_init1 = 2048'hB99B9F9FBBD7F3F3B7369F9BD7BB73F3B76AF67E76F6EBF372F77E7E7EFF5ECFCEFEDC7F6F5DCFCFCEDEC9D9F99BDBDEF989DBD9FBDB11BB7B7B7B63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7BFFFFFFFFFFFFFFFFFFFFF9A5DA7FFFFFFFFFFFFFFFFFFC27DC74FFFFFFFFFFFFFFFFFE97BFF95BFFFFFFFFFFFFFFFFDB700798DFFFFFFFFFFFFFFFE91007C7A3FFFFFFFFFFFFFFFA6803CE0E4FFFFFFFFFFFFFFEB200E63C03BFFFFFFFFFFFFFEF807338FFE3FFFFFFFFFFFFFDE01D98E0FEDFFFFFFFFFFFFFE8076CE,
		ram_block1a_56.mem_init2 = 2048'hDCEBD9F5ECFCCF35DB6105FEFBFD7B3FBDBD99CAC5890760BEFBAF6FE3B7F739A78F79E26086F4ECFD76F6E74C8E0F9442067EBD9F96CEDCD21C446E85040FD7B3F3DBDB9A46CC4C236DB1FAF67E7B7B33E5BA4B81E97B0BDECFCE67FE7D686FECB9F1A8ABD9F9FCFDCFF4B7DD8165FB5DFB3F3F9DF9FE03BBBA0DFB62AFE7E7E7B73F6EEF776E476FD9ECFCFFF6E7E77DEEF73CECCFFD9F9FFFFCFCFCBDDB7E5DBBDFF3F3FFFF9F9B97337511777AF67E76FFF3F372FF6F66F6EF5ECFCEDE7E7E7F5CCDE945DDCBD9F9FB9FCFCDEBFDBB843B9D7B3F3BF3F9F9BD3BBF353F73AFE7E7FE673F37A6F6E6BBEF75ECFCCDEDE7E6F5FEFCFFFDC89D9F9DBDBCFCDE,
		ram_block1a_56.mem_init3 = 2048'h26D00099B9DD40022CCFF6DB3FA30003372414002BBFFED3673C470666EC01E000F7AB9B2EC6B270CCC7DEE40006EE736FD90745A99918C1C00FDFE66FAB3133CAF3563800000D9DEDFA666C46886153340005FFBDBDA2C9E83D1AC8F580011E74B72B19A701FEE87C8E0019DEBEE56332F83AF0BFD2A002BBD7DEAEEFDAC715EFB3D3F0BF7AFBD73FA2CAE3B67E122A6CEE5FFB67B5D6B47C0FC83BD6ECEBD655E89B844DC3F99D21D79D7FEFBDFA4C8CBABFFAE564FBAF6D53B7595A413B0ECE6C2E44ED2E76F08B47F52DB1FD65DEBF9F5EDFF3518FAAB8FF797B57B3ABDBFF4B7AC2BE329BBFFAF67F7B3B7A8F4AC0F13386F64ECE276FEE7AE019289649,
		ram_block1a_56.operation_mode = "rom",
		ram_block1a_56.port_a_address_clear = "none",
		ram_block1a_56.port_a_address_width = 13,
		ram_block1a_56.port_a_data_out_clear = "none",
		ram_block1a_56.port_a_data_out_clock = "clock0",
		ram_block1a_56.port_a_data_width = 1,
		ram_block1a_56.port_a_first_address = 16384,
		ram_block1a_56.port_a_first_bit_number = 8,
		ram_block1a_56.port_a_last_address = 24575,
		ram_block1a_56.port_a_logical_ram_depth = 130400,
		ram_block1a_56.port_a_logical_ram_width = 24,
		ram_block1a_56.ram_block_type = "AUTO",
		ram_block1a_56.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_57
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_57portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_57.clk0_core_clock_enable = "ena0",
		ram_block1a_57.clk0_input_clock_enable = "none",
		ram_block1a_57.clk0_output_clock_enable = "none",
		ram_block1a_57.connectivity_checking = "OFF",
		ram_block1a_57.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_57.init_file_layout = "port_a",
		ram_block1a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_57.mem_init0 = 2048'h03FFBFFFFFFFFFFFF9FFFF0F0FFFF57FFFFFFFFFFFB7FD8787E0005FFFFFFFFFFFD7FFC3C3E83F41FFFFFFFFFFFBFFCF31E09FF5F1FFFFFFFFFF0FFB80787D02BEFFFFFFFFFFEBFE62183C3BF002FFFFFFFFFDBFDCC6BE0DFE70FFFFFFFFFFD7F339DD0FFE07EF7FFFFFFFF5FE663103C11007DFFFFFFFFFDFD8CE71E0F0FC3DFFFFFFFFF3FB319C70FC43EAFBFFFFFFFCFF66731C780002303FFFFFFFF7CCCCE71C1FFE3207FFFFFFF9F99998C70FC1FF507FFFFFFF7F263331C78001C645FFFFFFFDF4CCC671C1FF03CD7FFFFFFE7E9999CC71FFFE36E1FFFFFFCFDB33339C780071E71FFFFFFF7A6666631C1FC382BAFFFFFF7F6CCCCCC71FFF1C2F3FFFFF,
		ram_block1a_57.mem_init1 = 2048'hDFBBD9BFDDBB37FB77BBBFDDBB777B37BBB76EFF6EF777FBBF6EFF66FF66EDDFEDFEEFFF76EEDFECDEEDFFBBFDBBDDBEEEFFBBDD9BDDFF777BB77BBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6EFFFFFFFFFFFFFFFFFFFFFAB3EBBFFFFFFFFFFFFFFFFFFF3F4164FFFFFFFFFFFFFFFFFF6FDFFE4FFFFFFFFFFFFFFFFF96FFF87E7FFFFFFFFFFFFFFFF95FF83F8EFFFFFFFFFFFFFFFDFFFC3E01AFFFFFFFFFFFFFFFF3FF1E03F93FFFFFFFFFFFFFECFF8F07FFD7FFFFFFFFFFFFF7BFE387E0011FFFFFFFFFFFFC4FF8E3E,
		ram_block1a_57.mem_init2 = 2048'hEFDDBBFEDDFEDE380633E817FD9BB77FDBBDDBD961EF781CDEB776EFFF77FB7A89B1175FA89F6FDDFEEEF76FD993AFF9C6394DDBBFDDDEEDCDBD12B7E81A63BB77FBBBDDBBE2A63AFF9815176EFF677BB7D2A583EECAE18BEDDFEDEFE6FDC287DE5AF61D6DBBFD9DFEDFF5A7FBA56FF0CDB77FB3BD9BFE0BB77E56FBF6DE6FF667BB7FF7F6EFA5B776E1DDFECFF76FF77EDDF5A5EEFF7BBFD9FFCDFECFDBBB6F3DDDBB37FB3FF9BFDDFBF77C9B7BB76EFF6EFF37FBBF66EE775776EDDFEDDE66FF66EFDDE8EDEEFDBBFD9BDCDFEEDD9BBE381DFBB77FB7FB9BFDDBF77FBFF3BF766FF67F7B7FBB7F6EF7A8F6EEDDFEDDEE6FF76ECDFECFFEFFFBBFDBBDDDFEED,
		ram_block1a_57.mem_init3 = 2048'h6B0666775692CCCF6EF7F775DA294CCEEA9ECF999BD9FED8BB6B2B9DDD7B1C7335BB7BDE55725CA7BBB96AD26667777BB1AEBF46177461904CC86CDF77E5DAF0376E6E6BA999FDFBEED83BFA0115DFF370B321B36DDBD973B04EAC2F6F466697EFBBF16EF089ED394D9ECCCDEDDF7EFDDDA93A0A59BC5999FDBBEDDE12636750DF7694C3C7B76DBBF5F18EEB0666B4A980F7EDB7FFB3DA0D66FCDD97ED6FDDB7EED81E31EEDC9AC62ED7FBB3DDDBF36F585EB3300090F776EBBF77713111454356776FFFDDF7EEF57FFF6E0B51C9D9EDD9B6EDDFEDDE0F03FF78B3FDBB77DDBBFFF9BE3F1CF35033376EFBB77BBAECCC0F8D91FF6FFDDEFEEFF6E11F217111B9,
		ram_block1a_57.operation_mode = "rom",
		ram_block1a_57.port_a_address_clear = "none",
		ram_block1a_57.port_a_address_width = 13,
		ram_block1a_57.port_a_data_out_clear = "none",
		ram_block1a_57.port_a_data_out_clock = "clock0",
		ram_block1a_57.port_a_data_width = 1,
		ram_block1a_57.port_a_first_address = 16384,
		ram_block1a_57.port_a_first_bit_number = 9,
		ram_block1a_57.port_a_last_address = 24575,
		ram_block1a_57.port_a_logical_ram_depth = 130400,
		ram_block1a_57.port_a_logical_ram_width = 24,
		ram_block1a_57.ram_block_type = "AUTO",
		ram_block1a_57.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_58
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_58portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_58.clk0_core_clock_enable = "ena0",
		ram_block1a_58.clk0_input_clock_enable = "none",
		ram_block1a_58.clk0_output_clock_enable = "none",
		ram_block1a_58.connectivity_checking = "OFF",
		ram_block1a_58.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_58.init_file_layout = "port_a",
		ram_block1a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_58.mem_init0 = 2048'h00003FFFFFFFFFFFFA0000FF00000D7FFFFFFFFFFF5000FF801FFFCFFFFFFFFFFFC0002BC017FEFEFFFFFFFFFFFC4001F01FDFD5FFFFFFFFFFFF70005807FF033EBFFFFFFFFFEE001E07FC780607FFFFFFFFFF0003C1FE0041405FFFFFFFFFE000F83D003FF803FFFFFFFFFB001E0F803E5FF807FFFFFFFF2007C1F01FFBFFC17FFFFFFFE400F07C0FFC63E31BFFFFFFFC401E0F03F802007FBFFFFFFFE003C3E0FC000021F3FFFFFFFA0078783F003E03375FFFFFFF801E0F0FC07FFE347BFFFFFFFA03C3C1F03FFFFD9F5FFFFFFEA078783C0FFFFFCCF9FFFFFFC0070F0F83F8007E173FFFFFFE01E1E1E0FC0003FFB3FFFFFFD01C3C3C3F00001FE3AFFFFF,
		ram_block1a_58.mem_init1 = 2048'hFFFF999DFFFFFF7333FF9DFFFFFFF333FFFFFFEE667FF3BFFFFFEE6677FFFFFDCCEFFF77FFFFFDCCCFFFFFFFB999FFFFFFFFFF9999FFFFFFF3333FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF577FFFFFFFFFFFFFFFFFFFFFEFF13FFFFFFFFFFFFFFFFFFCD0C18BFFFFFFFFFFFFFFFFFEF1400297FFFFFFFFFFFFFFFFA94000071FFFFFFFFFFFFFFFF88000006FFFFFFFFFFFFFFFF8300001FFB7FFFFFFFFFFFFFF000001FFFBBFFFFFFFFFFFFFA00000FFFFD3FFFFFFFFFFFFF080007FE0009FFFFFFFFFFFFEA0001FE,
		ram_block1a_58.mem_init2 = 2048'hFFFFFFBFFFDCCE84034FA01F7FFFFFF7FFF999DADBC6FD7482FFFFFEEFFF7338430DD6F5A9AFFFFFDCFFE6673087345419173FFFFB9FFCCCE716D91BA6CE7BFFFF73FF999A17FC9F774DFDDFFFEE6FF333F5996FEEC3A66FFFFDCCFEE676A41BFFDF7547BFFFB99FDCCEC15FFFB95DF0BDFFF733F999DFABBFFE187F79EFFEE66F333BF2FFFF69E7FEEBFFDCCEE6677F3FFFD51CFFFFBFFB99DDCCEFFFFFFC52EFFFFBFF733BB99DFFFFFFE358BFFFFFEE667733BFFFFFFF783FFFFFFDCCCF6677FFFFFFF219FFFFFFB999FCCEFFFFFFFBEDFFFFFFF733BF99DFFFFFF73FFBFFFFFEE677F33BFFFFFFE6F6FFFFFFDCCCFF677FFFFFDCCFFFFFFFFB999FFCEFFF,
		ram_block1a_58.mem_init3 = 2048'hEF60001110756001FFF77F91075A8002224D68001BFFEFEC22F06004445FDF80033FF9FEA44C9DE88886DB1C0057FF3FE48839EF61127E8300027FF7FFD117EE2EA2BB41B800BFFFFFF3A211F2325EFC13001CFFFFFFB042CFFCFAFC02F000FFFFFFF9C89DFEB2DB003C0039FFF7FFEF106FD5DF000D80073FFFFFFE5D96BA83C8015F3C2FFFFFFFF3510B5035806C6AD6FFFFFFFF5423A2027002F00F8FFFFFFFFF9D62C02A016F5CD1FFFFFFFFF9712786386EAFF0FFFFFFFFFE853796DCE896630FFFFFFFFFFA07602D4EE4CA61FFFFFFFFFDC4AE8F8BDF99E07FFFFFFFFFBB937D01AEF2601FFFFFEFFFF33D9DABDE1D9A5FFFFFFCFFFEE67A4EC940289F,
		ram_block1a_58.operation_mode = "rom",
		ram_block1a_58.port_a_address_clear = "none",
		ram_block1a_58.port_a_address_width = 13,
		ram_block1a_58.port_a_data_out_clear = "none",
		ram_block1a_58.port_a_data_out_clock = "clock0",
		ram_block1a_58.port_a_data_width = 1,
		ram_block1a_58.port_a_first_address = 16384,
		ram_block1a_58.port_a_first_bit_number = 10,
		ram_block1a_58.port_a_last_address = 24575,
		ram_block1a_58.port_a_logical_ram_depth = 130400,
		ram_block1a_58.port_a_logical_ram_width = 24,
		ram_block1a_58.ram_block_type = "AUTO",
		ram_block1a_58.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_59
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_59portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_59.clk0_core_clock_enable = "ena0",
		ram_block1a_59.clk0_input_clock_enable = "none",
		ram_block1a_59.clk0_output_clock_enable = "none",
		ram_block1a_59.connectivity_checking = "OFF",
		ram_block1a_59.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_59.init_file_layout = "port_a",
		ram_block1a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_59.mem_init0 = 2048'hFFFFCFFFFFFFFFFFFC400000FFFFFBFFFFFFFFFFFE4002807FFFFFDFFFFFFFFFFFE200283FFFFE7F3FFFFFFFFFFC40018FFFDFC5EDFFFFFFFFFF800037FFFE00DEDFFFFFFFFFE00001FFFC000C0FFFFFFFFFFC40003FFE0300806FFFFFFFFF880007F9000400077FFFFFFFF00001FFC00160001FFFFFFFFE00003FF0000F00037FFFFFFFF0000FFC0003DC1413FFFFFFFD4001FF0007FFFEE0FFFFFFFFC8003FE003FFFFE113FFFFFFFA0007F800FFFFFE383FFFFFFF9001FF003FFFFFFE85FFFFFFF0003FC00FFFFFFF90DFFFFFFFA007F803FFFFFFFF0BFFFFFFF400FF007FF8007FF81FFFFFF8801FE01FFC0003FF41FFFFFF8003FC03FF00001FF40FFFFF,
		ram_block1a_59.mem_init1 = 2048'hDDDDFFFBBBBBBBBFFF77FBBBBBBBBFFF77777777FFEEEF77777777FFEEEEEEEEFFDDDDEEEEEEEEFFFDDDDDDDDFFFBBBDDDDDDDFFFFBBBBBBBFFFF777FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA37FFFFFFFFFFFFFFFFFFFF91FFD3FFFFFFFFFFFFFFFFFFD303E09FFFFFFFFFFFFFFFFFED0C00303FFFFFFFFFFFFFFFF88C000041FFFFFFFFFFFFFFFFC40000001FFFFFFFFFFFFFFFF1000000057FFFFFFFFFFFFFEC800000006BFFFFFFFFFFFFF92000000003DFFFFFFFFFFFFF80000001FFFEFFFFFFFFFFFFD8000001,
		ram_block1a_59.mem_init2 = 2048'hDDDDDDDEEEEFFEEBFCCA2FE79BBBBBBBDDDFFFE3E4F0CB4A7FF777777BBBBFFDC874E80E497EEEEEEF777FFF7990AE1D2333BDDDDDFEEFFFEE31E6624A764FBBBBBFDDFFFE85937D47B1AE177777FBBFFF5A3653D89F98D5EEEEFF777FED3B43E9127EB14DDDDFFEEFFDD8BFDD9087FF5FBBBBFFDFFFBEEBFBBD2477E96F777FFBFFF77FF777559EEFEFEEEFFD7FFEEF7EEEF817DDDF7DDDFFBEFFDDDDDDDF614BBBBFBBBFF7DFFBBBBBBBBAABF7777777FFEBFF77777776FADEEEEEEEFFFDFFEEEEEEEEFDE3DDDDDDDFFFBFFDDDDDDDDFEAFBBBBBBBFF77FFBBBBBBBBF81F7777777FEEEFF77777777FF9EEEEEEEFFFDDFEEEEEEEEFFFFDDDDDDDFFFBBFDDDD,
		ram_block1a_59.mem_init3 = 2048'h8B0000111072C000BDDEEE9105F80002220FEC0017BBDDF822676004444FC6C001B77FBB84479DD08880FF70001EEEF766883ACB011074AD80065DDEEF41134FCE223E8DA0002BBBDDDA221191B447B3BF0005F77BBBB040E322E9F574E000DEEE777F089C6627106E9C000DDDDEEECD104CCCF6FDD9C0033BBBDDDEC00ED9B1EBBBB0003F777BBBBF4E0B371477781487EEEE777737FC9EEF9EE84FFDDDDDDEEEEFB1EC9DE0DDB7A0DFBBBBDDDDFEE712BADB9EAC9877777BBBBBD603BF0DF740007EEEEE77777951027EBB53067BDDDDDEEEEEDB8340B7E3814EFBBBBBDDDDDE6001CF05C9D39F77777BBBBFFDDE92E86FD4E6EEEEEF77777FF3839980B07B,
		ram_block1a_59.operation_mode = "rom",
		ram_block1a_59.port_a_address_clear = "none",
		ram_block1a_59.port_a_address_width = 13,
		ram_block1a_59.port_a_data_out_clear = "none",
		ram_block1a_59.port_a_data_out_clock = "clock0",
		ram_block1a_59.port_a_data_width = 1,
		ram_block1a_59.port_a_first_address = 16384,
		ram_block1a_59.port_a_first_bit_number = 11,
		ram_block1a_59.port_a_last_address = 24575,
		ram_block1a_59.port_a_logical_ram_depth = 130400,
		ram_block1a_59.port_a_logical_ram_width = 24,
		ram_block1a_59.ram_block_type = "AUTO",
		ram_block1a_59.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_60
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_60portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_60.clk0_core_clock_enable = "ena0",
		ram_block1a_60.clk0_input_clock_enable = "none",
		ram_block1a_60.clk0_output_clock_enable = "none",
		ram_block1a_60.connectivity_checking = "OFF",
		ram_block1a_60.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_60.init_file_layout = "port_a",
		ram_block1a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_60.mem_init0 = 2048'h00006FFFFFFFFFFFFDC000000000027FFFFFFFFFFFB0038000000017FFFFFFFFFFEE006800000181BFFFFFFFFFFDC0018000602A0BFFFFFFFFFF3000100001FFA1FFFFFFFFFFE600000003FFFBF4FFFFFFFFFCC00000C1FF7FFFFFFFFFFFFFD800000EFFEBFFFAFFFFFFFFFB0000003FFFFFFFD7FFFFFFFF6000000FFFF9FFFDFFFFFFFFFC000003FFFFEFFFFFFFFFFFFCC00000FFFFFFFEDEFFFFFFFFD800001FFFFFFFE1E7FFFFFFF9000007FFFFFFFE3F7FFFFFFF300000FFFFFFFFEEF7FFFFFFFE00003FFFFFFFFF5F7FFFFFFF600007FFFFFFFFFFF3FFFFFFCC0000FFFFF8007FFFBFFFFFF980001FFFFC0003FDFAFFFFFFB00003FFFF00001FFFAFFFFF,
		ram_block1a_60.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBE7FFFFFFFFFFFFFFFFFFFFD8001FFFFFFFFFFFFFFFFFFFC8FFFF1FFFFFFFFFFFFFFFFFF0FC003E7FFFFFFFFFFFFFFFFC7C000079FFFFFFFFFFFFFFFF3C000000DFFFFFFFFFFFFFFFCF00000006FFFFFFFFFFFFFFE38000000033FFFFFFFFFFFFFAE0000000019FFFFFFFFFFFFFB8000000000DFFFFFFFFFFFFE6000000,
		ram_block1a_60.mem_init2 = 2048'hFFFFFFFFFFFFFFEFFFFD2FFCFFFFFFFFFFFFFFFBD797BFFB74FFFFFFFFFFFFFFF7FCFFB7F6A7FFFFFFFFFFFFAE6F1E6BFCCF3FFFFFFFFFFFF7CF0FB5EDB99FFFFFFFFFFFFFDBFF9E3FFDB2DFFFFFFFFFFFEF9FA7EF1A7D7DFFFFFFFFFFFD27ABFE6BFA7FFFFFFFFFFFFFF5CFFFB7F7FAEBFFFFFFFFFFFDFBFFFF7F7FF7CFFFFFFFFFFFE3FFFF31EFFFF1FFFFFFFFFFFF7FFFF5F6FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED8FFFFFFFFFFFFFFFFFFFFFEA7FFFFFFFFFFFFFFFFFFFFFFEDEFFFFFFFFFFFFFFFFFFFFFFE53BFFFFFFFFFFFFFFFFFFFFFFBEBFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_60.mem_init3 = 2048'hCF800011103FC000BFFFFD9105DA0002221ED8001BFFFFEC22CCE804444B8BC0033FFFFE8447B7D08882E2700017FFFFFE886C774110F8CF8007FFFFFFC11341BF221CB060003FFFFFF7223E0E744F7817000EFFFFFFB040B01DC8D6034000DFFFFFFD089D006E19804C000BFFFFFFD910E8013B4005C001BFFFFFFFE003C00DE800F80077FFFFFFFE40020067001C008FFFFFFFFFF7FFF002E007FFFCFFFFFFFFFFBF57400D00FCBC5FFFFFFFFFEF677B02D0332CB9FFFFFFFFFF7FFAC7DFFBF7F15FFFFFFFFFF39ED7BBB33DFFB1FFFFFFFFFFCEBD5FB6FC3F3CFFFFFFFFFFFEBE7D14DC0FC77FFFFFFFFFFFFAF484C6F19BC7FFFFFFFFFFFFFBF77AF5FBFB,
		ram_block1a_60.operation_mode = "rom",
		ram_block1a_60.port_a_address_clear = "none",
		ram_block1a_60.port_a_address_width = 13,
		ram_block1a_60.port_a_data_out_clear = "none",
		ram_block1a_60.port_a_data_out_clock = "clock0",
		ram_block1a_60.port_a_data_width = 1,
		ram_block1a_60.port_a_first_address = 16384,
		ram_block1a_60.port_a_first_bit_number = 12,
		ram_block1a_60.port_a_last_address = 24575,
		ram_block1a_60.port_a_logical_ram_depth = 130400,
		ram_block1a_60.port_a_logical_ram_width = 24,
		ram_block1a_60.ram_block_type = "AUTO",
		ram_block1a_60.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_61
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_61portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_61.clk0_core_clock_enable = "ena0",
		ram_block1a_61.clk0_input_clock_enable = "none",
		ram_block1a_61.clk0_output_clock_enable = "none",
		ram_block1a_61.connectivity_checking = "OFF",
		ram_block1a_61.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_61.init_file_layout = "port_a",
		ram_block1a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_61.mem_init0 = 2048'h00006FFFFFFFFFFFFBC000000000037FFFFFFFFFFFF003800000001FFFFFFFFFFFDE005000000001FFFFFFFFFFFFC002000040100FFFFFFFFFFFF0001000020080DFFFFFFFFFFE00000000300407FFFFFFFFFFC00000C00000006FFFFFFFFFF800000C00000003FFFFFFFFF7000000000080001FFFFFFFFFE000000000060001FFFFFFFFFC000000000020001BFFFFFFFDC000000000000000BFFFFFFFF80000000000001E07FFFFFFFF00000000000001D05FFFFFFFF00000000000000007FFFFFFFE00000000000000405FFFFFFEE00000000000000003FFFFFFFC0000000007FF80003FFFFFFF8000000003FFFC0003FFFFFF7000000000FFFFE0083FFFFF,
		ram_block1a_61.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC13FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFC003F7FFFFFFFFFFFFFFFF9FC00007DFFFFFFFFFFFFFFFFFC000000EFFFFFFFFFFFFFFFFF000000077FFFFFFFFFFFFFEF800000003FFFFFFFFFFFFFFFE000000001DFFFFFFFFFFFFF78000000000FFFFFFFFFFFFFDE000000,
		ram_block1a_61.mem_init2 = 2048'hFFFFFFFFFFFFFEDFFF70AFFEFFFFFFFFFFFFFFDF98560786F6FFFFFFFFFFFFFF7FFD707FFFBFFFFFFFFFFFFFEFFF9F83FFFFFFFFFFFFFFFFFFFFAFA82D7FFFFFFFFFFFFFFEFF5FCE83FCFEDFFFFFFFFFFFFFFFFFE05DFDF6FFFFFFFFFFFD27CFFE8776F9FFFFFFFFFFFFF9FFFFE83FFDE2FFFFFFFFFFFFFFFFFF877FF7FFFFFFFFFFFFEFFFFFE23FFFDFFFFFFFFFFFFFBFFFF5E2FFFF7FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFEDDBFFFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_61.mem_init3 = 2048'hFF7FFFEEEFBBFFFEBFFFFDEEF5F9FFFDDDEF7BFFFBFFFFDBDD6CE7FBBBB3FDBFFDFFFFFEBBBEFFCF777CF3F7FFD7FFFFFD77BFEF3EEF7EFB7FFBFFFFFFDEEF7F3EDDDE7FEFFFBFFFFFFEDDDBFF73B7BFFEFFF7FFFFFFBFBEDFFDD6E7FFDFFFDFFFFFFB776DFFFED9FFFFFFEDFFFFFFDAEF7FFFB3FFFDBFFDBFFFFFFEDFFBFFFDFFFFB7FFB7FFFFFFFE400BFFD7FFF400B7FFFFFFFFF7FFFFFFDFFEFFFCFFFFFFFFFFE0D6FFFDFFBAC25FFFFFFFFFFD98BFFFDFF7D3797FFFFFFFFEE007DFBF7DE8096FFFFFFFFFFBA0378F387800FFFFFFFFFFFFDE409FB9FEC0BF7FFFFFFFFFFF7F83772D903FFFFFFFFFFFFFF9F97CD1EE77FFFFFFFFFFFFFFEBF07A0583FB,
		ram_block1a_61.operation_mode = "rom",
		ram_block1a_61.port_a_address_clear = "none",
		ram_block1a_61.port_a_address_width = 13,
		ram_block1a_61.port_a_data_out_clear = "none",
		ram_block1a_61.port_a_data_out_clock = "clock0",
		ram_block1a_61.port_a_data_width = 1,
		ram_block1a_61.port_a_first_address = 16384,
		ram_block1a_61.port_a_first_bit_number = 13,
		ram_block1a_61.port_a_last_address = 24575,
		ram_block1a_61.port_a_logical_ram_depth = 130400,
		ram_block1a_61.port_a_logical_ram_width = 24,
		ram_block1a_61.ram_block_type = "AUTO",
		ram_block1a_61.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_62
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_62portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_62.clk0_core_clock_enable = "ena0",
		ram_block1a_62.clk0_input_clock_enable = "none",
		ram_block1a_62.clk0_output_clock_enable = "none",
		ram_block1a_62.connectivity_checking = "OFF",
		ram_block1a_62.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_62.init_file_layout = "port_a",
		ram_block1a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_62.mem_init0 = 2048'h00006FFFFFFFFFFFFBC00000000003FFFFFFFFFFFFF003800000001FFFFFFFFFFFFE007800000001BFFFFFFFFFFBC003800040180FFFFFFFFFFF70001000020140DFFFFFFFFFEE00000000300C07FFFFFFFFFDC00000C00100006FFFFFFFFFB800000C00080003FFFFFFFFFF0000000000C00017FFFFFFFFE000000000060001FFFFFFFFFC000000000020001FFFFFFFFFC0000000000000C0BFFFFFFFF80000000000001E07FFFFFFFB00000000000001F07FFFFFFFF00000000000000E05FFFFFFFE00000000000000405FFFFFFEE00000000000000003FFFFFFDC00000000000000003FFFFFFB800000000000000103FFFFFF7000000000000000183FFFFF,
		ram_block1a_62.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFEFFFFFDFFFFFFFFFFFFFFFFFF7FC003F7FFFFFFFFFFFFFFFFDFC00007FFFFFFFFFFFFFFFFEFC000000EFFFFFFFFFFFFFFFBF000000077FFFFFFFFFFFFFFF800000003BFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFF78000000000FFFFFFFFFFFFFFE000000,
		ram_block1a_62.mem_init2 = 2048'hFFFFFFFFFFFFFF30008FD0033FFFFFFFFFFFFFE41FC8FCFE08FFFFFFFFFFFFFC80029F800047FFFFFFFFFFFF100021FC80007FFFFFFFFFFFF000305FD30003FFFFFFFFFFFF00602DFC03801FFFFFFFFFFFC42017DFEA0309FFFFFFFFFFFEC827FDFC7B041FFFFFFFFFFFCA17FFDFC7FA15FFFFFFFFFFFE03FFF9F8FFF00FFFFFFFFFFFF0FFFF8F8FFFC3FFFFFFFFFFFFFFFFF21DFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF205FFFFFFFFFFFFFFFFFFFFFE3F3FFFFFFFFFFFFFFFFFFFFFE7E1FFFFFFFFFFFFFFFFFFFFFE1C3FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_62.mem_init3 = 2048'h10FFFFFFFFC73FFF7FFFFC7FFBC7FFFFFFF067FFE3FFFFE7FF9F1FFFFFFC3C7FFE7FFFFF7FF9F03FFFFF0FCFFFEFFFFFE3FFC7D0FFFF83F8FFFC7FFFFF3FFCFF81FFE17F9FFFCFFFFFF1FFE3FE8FF85FF9FFF8FFFFFFCFFF3FFA3F1FFE3FFF3FFFFFFCFFF3FFE1E7FFE3FFF3FFFFFFC7FF9FFFCCFFFE7FFE3FFFFFFF3FFCFFFE1FFFCFFFCFFFFFFFF1BFF3FFE9FFFBFF78FFFFFFFF88003FFF1FFF00031FFFFFFFFC7FC9FFE3FFC4FEA3FFFFFFFFE1FFC3FF1FF0FFF6FFFFFFFFFF1FFE2FE1FC0FFE8FFFFFFFFFFC3FE870C787FF87FFFFFFFFFFC0FFA05E017FE1FFFFFFFFFFFF85FE7BF3BFE87FFFFFFFFFFFFE0BFE3F9FE41FFFFFFFFFFFFFF40F85FA7C07,
		ram_block1a_62.operation_mode = "rom",
		ram_block1a_62.port_a_address_clear = "none",
		ram_block1a_62.port_a_address_width = 13,
		ram_block1a_62.port_a_data_out_clear = "none",
		ram_block1a_62.port_a_data_out_clock = "clock0",
		ram_block1a_62.port_a_data_width = 1,
		ram_block1a_62.port_a_first_address = 16384,
		ram_block1a_62.port_a_first_bit_number = 14,
		ram_block1a_62.port_a_last_address = 24575,
		ram_block1a_62.port_a_logical_ram_depth = 130400,
		ram_block1a_62.port_a_logical_ram_width = 24,
		ram_block1a_62.ram_block_type = "AUTO",
		ram_block1a_62.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_63
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_63portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_63.clk0_core_clock_enable = "ena0",
		ram_block1a_63.clk0_input_clock_enable = "none",
		ram_block1a_63.clk0_output_clock_enable = "none",
		ram_block1a_63.connectivity_checking = "OFF",
		ram_block1a_63.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_63.init_file_layout = "port_a",
		ram_block1a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_63.mem_init0 = 2048'hFFFF9FFFFFFFFFFFFC3FFFFFFFFFFCFFFFFFFFFFFF0FFC7FFFFFFFE7FFFFFFFFFFE1FF87FFFFFFFE7FFFFFFFFFFC3FFC7FFFBFE7F3FFFFFFFFFF8FFFEFFFFDFE3F3FFFFFFFFFF1FFFFFFFFCFF3F9FFFFFFFFFE3FFFFF3FFEFFFF9FFFFFFFFFC7FFFFF3FFF7FFFCFFFFFFFFF8FFFFFFFFFF3FFFEFFFFFFFFF1FFFFFFFFFF9FFFE7FFFFFFFE3FFFFFFFFFFDFFFE7FFFFFFFE3FFFFFFFFFFFFF3F7FFFFFFFC7FFFFFFFFFFFFE1FBFFFFFFFCFFFFFFFFFFFFFE0FBFFFFFFF8FFFFFFFFFFFFFF1FBFFFFFFF1FFFFFFFFFFFFFFBFBFFFFFFF1FFFFFFFFFFFFFFFFDFFFFFFE3FFFFFFFFFFFFFFFFDFFFFFFC7FFFFFFFFFFFFFFEFDFFFFFF8FFFFFFFFFFFFFFFE7DFFFFF,
		ram_block1a_63.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFF803FFC0FFFFFFFFFFFFFFFFFE03FFFF83FFFFFFFFFFFFFFFF03FFFFFF1FFFFFFFFFFFFFFFC0FFFFFFF8FFFFFFFFFFFFFFF07FFFFFFFC7FFFFFFFFFFFFFC1FFFFFFFFE3FFFFFFFFFFFFF87FFFFFFFFF1FFFFFFFFFFFFE1FFFFFF,
		ram_block1a_63.mem_init2 = 2048'hFFFFFFFFFFFFFE00001F80001FFFFFFFFFFFFFC3E039F801F1FFFFFFFFFFFFF87FFF0FCFFF8FFFFFFFFFFFFF8FFFC0FC7FFC7FFFFFFFFFFFF1FFC00FC0FFE3FFFFFFFFFFFE3F8018FC007F3FFFFFFFFFFFE3C00F8FC400F1FFFFFFFFFFFC701FF8FCFC038FFFFFFFFFFFC40FFF8FCFFC08FFFFFFFFFFFC07FFF8FCFFF81FFFFFFFFFFFE1FFFF9FCFFFE1FFFFFFFFFFFFFFFFF808FFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFE1E1FFFFFFFFFFFFFFFFFFFFFE7F1FFFFFFFFFFFFFFFFFFFFFE3F3FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_63.mem_init3 = 2048'h30000000000200003FFFFE00018000000000E00007FFFFE0001E000000001E00007FFFFE0000F800000007C00007FFFFF0000FE0000001FC0000FFFFFF00007FC00000FF80000FFFFFF80007FF00003FF00001FFFFFF80003FFC000FFF00001FFFFFFC0001FFF003FFE00003FFFFFFE0000FFF807FFC00007FFFFFFE00007FFC0FFF800007FFFFFFF00007FFE1FFF00000FFFFFFFF80001FFE3FFE00001FFFFFFFFC0030FFF3FFC30103FFFFFFFFE3FF87FE3FF87FE07FFFFFFFFF0FFC1FC0FE1FFC1FFFFFFFFFF87FF0000003FF03FFFFFFFFFFE1FFC00C00FFC0FFFFFFFFFFFF03FF81F07FF03FFFFFFFFFFFFC07FF1F1FF80FFFFFFFFFFFFFF00001F80003,
		ram_block1a_63.operation_mode = "rom",
		ram_block1a_63.port_a_address_clear = "none",
		ram_block1a_63.port_a_address_width = 13,
		ram_block1a_63.port_a_data_out_clear = "none",
		ram_block1a_63.port_a_data_out_clock = "clock0",
		ram_block1a_63.port_a_data_width = 1,
		ram_block1a_63.port_a_first_address = 16384,
		ram_block1a_63.port_a_first_bit_number = 15,
		ram_block1a_63.port_a_last_address = 24575,
		ram_block1a_63.port_a_logical_ram_depth = 130400,
		ram_block1a_63.port_a_logical_ram_width = 24,
		ram_block1a_63.ram_block_type = "AUTO",
		ram_block1a_63.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_64
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_64portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_64.clk0_core_clock_enable = "ena0",
		ram_block1a_64.clk0_input_clock_enable = "none",
		ram_block1a_64.clk0_output_clock_enable = "none",
		ram_block1a_64.connectivity_checking = "OFF",
		ram_block1a_64.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_64.init_file_layout = "port_a",
		ram_block1a_64.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_64.mem_init0 = 2048'h1E009FFFFFFFFFFFFBB0514919F47FFFFFFFFFFFFEA60E56D9C7FF07FFFFFFFFFFF580E3A4CA1E07BFFFFFFFFFF8B039EB6CF001D7FFFFFFFFFFAC0D0EB260C0B9FFFFFFFFFFF581AB2D2627F432FFFFFFFFFCF02AABFB337F0C8FFFFFFFFF9E0D6A5699A58310FFFFFFFFFAC19555CD9FC0E6F7FFFFFFFE182AD55E4CFE79DA7FFFFFFFEF052AAAB6C7EE2247FFFFFFFEE0B5AAAD261D0FE23FFFFFFFFC32D56F5B3003B297FFFFFFFDC74A5555B380E44F3FFFFFFF68ED6A55699FF88329FFFFFFF79DA5AAAAD8FF3387FFFFFFFF53B695AAA4C38EDAA3FFFFFFDA72D2D4A94E0192BB8FFFFFFBC6DA4A555270E6EA06FFFFFFECD3696A55B3FC97FD7FFFFF,
		ram_block1a_64.mem_init1 = 2048'hB99B9F9FBBD7F3F3B7369F9BD7BB73F3B76AF67E76F6EBF372F77E7E7EFF5ECFCEFEDC7F6F5DCFCFCEDEC9D9F99BDBDEF989DBD9FBDB11BB7B7B7B63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF753FFFFFFFFFFFFFFFFFFFFE71D3BFFFFFFFFFFFFFFFFFFC073EE0FFFFFFFFFFFFFFFFFEE75FFFF3FFFFFFFFFFFFFFFFAA3F07FD3FFFFFFFFFFFFFFFE39E078F32FFFFFFFFFFFFFFFB5E038C7CD7FFFFFFFFFFFFFE7B81CC61FDBFFFFFFFFFFFFFCFC072670FD3FFFFFFFFFFFFFBB01D3638009FFFFFFFFFFFFD4C065B3,
		ram_block1a_64.mem_init2 = 2048'hDCEBD9F5ECFCCFB904E440737BFD7B3FBDBD99D80AC68B0587FBAF6FE3B7F73E800021F80116F4ECFD76F6E7400099B183005EBD9F96CEDCDA0093B628442BD7B3F3DBDB9B40C2A8CEA8897AF67E7B7B33C417C3E9989208DECFCE67FE7D995BEC317E3A7BD9F9FCFDCFC567DDB635FB95FB3F3F9DF9FF23BBB8C1FB68BFE7E7E7B73F60EF773BAF6FCBECFCFFF6E7E7BDEEF12DECCF7D9F9FFFFCFCFCBDDB9C8DBBDFF3F3FFFF9F9B973367AF777AF67E76FFF3F372FF6E8776EF5ECFCEDE7E7E7F5CCDE4CBDDCBD9F9FB9FCFCDEBFDBA1DFB9D7B3F3BF3F9F9BD3BBF3D3773AFE7E7FE673F37A6F6E6E6EF75ECFCCDEDE7E6F5FEFCFFFDC89D9F9DBDBCFCDE,
		ram_block1a_64.mem_init3 = 2048'hFF119888893363326CCFF788B7BF3311112D2E4677BFFEED14CC7666220FC388CFB7AB9BCA84E5EC444AC85108C6EE736C51B49B58897E732313DFE66F5AA3207F1138762662399DEDFF445A0CBC2E00C3CC46FFBDBDD088D000E5C399D989BE74B727111D01CB1BBB4F3329DEBEE55823C0111B6761A667FBD7DEAF466E4669D4CC98CCAF7AFBD7325F36CCFD19951CF7EE5FFB67D80709984337B0048CEBD655EB5B7F332B66ED12B99D7FEFBDEE69E2623496FC8AFBAF6D53B648CA3FF02E999FAE44ED2E76F0699F1961A63315DEBF9F5EDFD7F26BA27427417B57B3ABDBFEBEC4B35AA459BFFAF67F7B3B7B88C0016DA30EF64ECE276FEE64DA5938E8F1,
		ram_block1a_64.operation_mode = "rom",
		ram_block1a_64.port_a_address_clear = "none",
		ram_block1a_64.port_a_address_width = 13,
		ram_block1a_64.port_a_data_out_clear = "none",
		ram_block1a_64.port_a_data_out_clock = "clock0",
		ram_block1a_64.port_a_data_width = 1,
		ram_block1a_64.port_a_first_address = 16384,
		ram_block1a_64.port_a_first_bit_number = 16,
		ram_block1a_64.port_a_last_address = 24575,
		ram_block1a_64.port_a_logical_ram_depth = 130400,
		ram_block1a_64.port_a_logical_ram_width = 24,
		ram_block1a_64.ram_block_type = "AUTO",
		ram_block1a_64.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_65
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_65portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_65.clk0_core_clock_enable = "ena0",
		ram_block1a_65.clk0_input_clock_enable = "none",
		ram_block1a_65.clk0_output_clock_enable = "none",
		ram_block1a_65.connectivity_checking = "OFF",
		ram_block1a_65.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_65.init_file_layout = "port_a",
		ram_block1a_65.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_65.mem_init0 = 2048'hFE00DFFFFFFFFFFFFC8F9738F80B837FFFFFFFFFFFF9F40E383FFFD7FFFFFFFFFFCC7FF99C3200063FFFFFFFFFFFCFC1271CAFF60FFFFFFFFFFF73F3258E1CC03EFFFFFFFFFFEE7E676F1E68043DFFFFFFFFFD8FD999870FBFF08FFFFFFFFFD1F3262787B403E1FFFFFFFFFF3E4CCCE3811F071FFFFFFFFF67D9B33DC3F37E1C7FFFFFFFE4FB666671C0502C7FFFFFFFFCDF6C999CE1FFF1D37FFFFFFFC3C9B32338F003E01FFFFFFFF93926CCCC707F0519FFFFFFFF6724D933187FFF0B49FFFFFFF66493666638003C149FFFFFFFEC924C999C3FF0E337FFFFFFD99649B2673E01E3221FFFFFFD3A4926CCCE0F073296FFFFFFF34924D9338FFF19A5DFFFFF,
		ram_block1a_65.mem_init1 = 2048'hDFBBD9BFDDBB37FB77BBBFDDBB777B37BBB76EFF6EF777FBBF6EFF66FF66EDDFEDFEEFFF76EEDFECDEEDFFBBFDBBDDBEEEFFBBDD9BDDFF777BB77BBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD527FFFFFFFFFFFFFFFFFFFFCBBF0FFFFFFFFFFFFFFFFFFFDD7C1FBFFFFFFFFFFFFFFFFFE866002DFFFFFFFFFFFFFFFFFEB40F8077FFFFFFFFFFFFFFFF9A1F87F21FFFFFFFFFFFFFFF971FC7C0327FFFFFFFFFFFFFF547E3C1FFF3FFFFFFFFFFFFFA43F8E1F0011FFFFFFFFFFFFF34FE30E07FF3FFFFFFFFFFFFC73F9C70,
		ram_block1a_65.mem_init2 = 2048'hEFDDBBFEDDFEDE8DFD8D4FEABD9BB77FDBBDDBC404C0308E8CB776EFFF77FB7808004F8800276FDDFEEEF76F2110D57B0022EDDBBFDDDEEDC0206927CF8013BB77FBBBDDBAE0598D7A34C0D76EFF677BB7E40D6BF78E548FEDDFEDEFE6FC0E4FDD787E786DBBFD9DFEDFECCFFBB7D7F527B77FB3BD9BFF97B77A7F7BF23E6FF667BB7FF6F6EF900F76CDDDFECFF76FF7FEDDF4C4EEFF7BBFD9FFCDFECFDBBBE20DDDBB37FB3FF9BFDDFBF7703D7BB76EFF6EFF37FBBF66EE22D776EDDFEDDE66FF66EFDDFBE5EEFDBBFD9BDCDFEEDD9BBF56DDFBB77FB7FB9BFDDBF77FB8E3BF766FF67F7B7FBB7F6EF7CCF6EEDDFEDDEE6FF76ECDFECFFEFFFBBFDBBDDDFEED,
		ram_block1a_65.mem_init3 = 2048'h8BE6666666F3CCCC2EF7F6E645BECCCCCCDFA9999BD9FEFCC9C5799999B3FAB3333B7BDEF13E8DC33336E8F66647777BAD26799F6666F72D4CCBECDF77844F314FCCDCC4299989FBEED799B0633F9F2C86333EB36DDB9B32CCDAF2D113E666B7EFBBFF666C9886D22A2CCCC9EDDF7ECECCF3327E654599997DBBEDDF799A6221F088BF3367B76DBBF74030443C9119008FF7EDB7FFF8003888A2210005EFDDB7EEDB51D9512244F4433FFBB3DDDBF3061325E0F70033F776EBBF77EFFB1F603737F29FFFDDF7EEF69FDA6A5209FD41EDD9B6EDDFD83F7387733E51FDBB77DDBBFF627D69D30F8CB3376EFBB77BBFA405261C14576FFDDEFEEFF6E72AA3F5232D,
		ram_block1a_65.operation_mode = "rom",
		ram_block1a_65.port_a_address_clear = "none",
		ram_block1a_65.port_a_address_width = 13,
		ram_block1a_65.port_a_data_out_clear = "none",
		ram_block1a_65.port_a_data_out_clock = "clock0",
		ram_block1a_65.port_a_data_width = 1,
		ram_block1a_65.port_a_first_address = 16384,
		ram_block1a_65.port_a_first_bit_number = 17,
		ram_block1a_65.port_a_last_address = 24575,
		ram_block1a_65.port_a_logical_ram_depth = 130400,
		ram_block1a_65.port_a_logical_ram_width = 24,
		ram_block1a_65.ram_block_type = "AUTO",
		ram_block1a_65.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_66
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_66portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_66.clk0_core_clock_enable = "ena0",
		ram_block1a_66.clk0_input_clock_enable = "none",
		ram_block1a_66.clk0_output_clock_enable = "none",
		ram_block1a_66.connectivity_checking = "OFF",
		ram_block1a_66.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_66.init_file_layout = "port_a",
		ram_block1a_66.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_66.mem_init0 = 2048'h01FF5FFFFFFFFFFFFFC010F807FFFEFFFFFFFFFFFE30063E07FFFFDFFFFFFFFFFFF600EB83F20006BFFFFFFFFFF98004A0FCE01007FFFFFFFFFFF000C47E003E003FFFFFFFFFE6001F130197F7C0FFFFFFFFFCC0078620FCFFFF6FFFFFFFFF9800E1FE7FB803FEFFFFFFFFFB003C3C1F810007EFFFFFFFFEE0078F03C004801F7FFFFFFFE400E1E1F03F8FD07FFFFFFFFD801C787C1FFFFFC33FFFFFFFD8078F1F07F003E11FFFFFFFFB00E1C3C3F0000411FFFFFFFFB01C38F0F800001B8FFFFFFFF2038F1E1E07FFC0D89FFFFFFE4071C38783FFFF03C7FFFFFFEC0E3871E0FE01FC3C1FFFFFF981C71E3C3E0007C0E5FFFFFF3038E3C70F80001E226FFFFF,
		ram_block1a_66.mem_init1 = 2048'hFFFF999DFFFFFF7333FF9DFFFFFFF333FFFFFFEE667FF3BFFFFFEE6677FFFFFDCCEFFF77FFFFFDCCCFFFFFFFB999FFFFFFFFFF9999FFFFFFF3333FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9BFFFFFFFFFFFFFFFFFFFFFD57E73FFFFFFFFFFFFFFFFFFFDFFFE6FFFFFFFFFFFFFFFFFF5F8001DBFFFFFFFFFFFFFFFFB78000031FFFFFFFFFFFFFFFFDC00000D0FFFFFFFFFFFFFFFBE00003FF8FFFFFFFFFFFFFFE780003FFFC3FFFFFFFFFFFFFDE0001FF000DFFFFFFFFFFFFFD8000FE0000CFFFFFFFFFFFFDE0003F0,
		ram_block1a_66.mem_init2 = 2048'hFFFFFFBFFFDCCFA9FCFDBFE59FFFFFF7FFF999E02422BF4E0DFFFFFEEFFF733E8001FFE0003FFFFFDCFFE66770002BFB00033FFFFB9FFCCCEE0021CFFA8027FFFF73FF999BA053FAFDB3417FFFEE6FF333C434F78FFC600DFFFDCCFEE6741BA3FAFE7AF24FFFB99FDCCEFE67FFFFFDF652FFF733F999DD87BFF9FA7F777FFEE66F333BECFFFF33BFFEF9FFDCCEE6677FBFFFDBE5FFFFBFFB99DDCCEFFFFFFC01CFFFFBFF733BB99DFFFFFFF8C2BFFFFFEE667733BFFFFFFE605FFFFFFDCCCF6677FFFFFFF207FFFFFFB999FCCEFFFFFFFA18FFFFFFF733BF99DFFFFFF731C3FFFFFEE677F33BFFFFFFE6ACFFFFFFDCCCFF677FFFFFDCCFFFFFFFFB999FFCEFFF,
		ram_block1a_66.mem_init3 = 2048'h10800000004100013FF77C000A2200000011E40007FFEFD4008108000004520002BFF9FF8000502000030A88002FFF3FE00059F8C00085B40000FFF7FF2000F0810021C610004BFFFFF1002460840834D80008FFFFFFC0016CC6210598A0003FFFFFFC800299A1263B200015FFF7FFF4008B324CA7620002FFFFFFFEA00426620CCC080057FFFFFFFDBFC2CC909982FF4AFFFFFFFF67FFA99B23317FFB6FFFFFFFFFF1853322660EC245FFFFFFFFE6FFA06614CDFFCC7FFFFFFFFEEFFDA80CC67FF97FFFFFFFFFFFBFE4412499FFFDFFFFFFFFFDCEFFDC7F8EFFFF7FFFFFFFFFBB7DFE76FD9FFF5FFFFFEFFFF33B7DF8D7F3E7AFFFFFFCFFFEE673F27FF7A7F7,
		ram_block1a_66.operation_mode = "rom",
		ram_block1a_66.port_a_address_clear = "none",
		ram_block1a_66.port_a_address_width = 13,
		ram_block1a_66.port_a_data_out_clear = "none",
		ram_block1a_66.port_a_data_out_clock = "clock0",
		ram_block1a_66.port_a_data_width = 1,
		ram_block1a_66.port_a_first_address = 16384,
		ram_block1a_66.port_a_first_bit_number = 18,
		ram_block1a_66.port_a_last_address = 24575,
		ram_block1a_66.port_a_logical_ram_depth = 130400,
		ram_block1a_66.port_a_logical_ram_width = 24,
		ram_block1a_66.ram_block_type = "AUTO",
		ram_block1a_66.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_67
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_67portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_67.clk0_core_clock_enable = "ena0",
		ram_block1a_67.clk0_input_clock_enable = "none",
		ram_block1a_67.clk0_output_clock_enable = "none",
		ram_block1a_67.connectivity_checking = "OFF",
		ram_block1a_67.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_67.init_file_layout = "port_a",
		ram_block1a_67.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_67.mem_init0 = 2048'h00000FFFFFFFFFFFF9FFEFF8000000FFFFFFFFFFFEBFF87E00000027FFFFFFFFFFCFFF7B800DFFF9FFFFFFFFFFFDFFFFA0031FF7FFFFFFFFFFFFBFFFF401FDFE3FBFFFFFFFFFEFFFFF00FFFFF7FCFFFFFFFFFFFFFF809FFF7FFFCFFFFFFFFFBFFFE009FFA803FEFFFFFFFFFBFFFC03BF814007EFFFFFFFFE7FFF80FFC000001FFFFFFFFFFFFFE01FF00010007BFFFFFFFDFFFC07FC00000103BFFFFFFFFFFF80FF000FFC1E1BFFFFFFF9FFE03FC00FFFFBF1DFFFFFFF3FFC07F007FFFFE50BFFFFFFF7FF80FE01FFFFFF40FFFFFFFE7FF03F807FFFFFFC07FFFFFFFFFE07F01FFE01FFC03FFFFFFFFFC0FE03FE0007FF06FFFFFFFFF81FC0FF80001FD06FFFFF,
		ram_block1a_67.mem_init1 = 2048'hDDDDFFFBBBBBBBBFFF77FBBBBBBBBFFF77777777FFEEEF77777777FFEEEEEEEEFFDDDDEEEEEEEEFFFDDDDDDDDFFFBBBDDDDDDDFFFFBBBBBBBFFFF777FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7A7FFFFFFFFFFFFFFFFFFFFF3005FFFFFFFFFFFFFFFFFFFD8FFFF1FFFFFFFFFFFFFFFFFF2FFFFFE3FFFFFFFFFFFFFFFFC7FFFFFF9FFFFFFFFFFFFFFFF7FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFF7FFFFFFFFC3FFFFFFFFFFFFF9FFFFFFF0007FFFFFFFFFFFFF3FFFFFE00002FFFFFFFFFFFFD7FFFFF0,
		ram_block1a_67.mem_init2 = 2048'hDDDDDDDEEEEFFF39FCF27FE49BBBBBBBDDDFFFC44C82434A06F777777BBBBFFA8000E060006EEEEEEF777FFF20004E0700033DDDDDFEEFFFE60013B038800BBBBBBFDDFFFF00D29D031380777777FBBFFF5456A3D023D20DEEEEFF777FED82A3E90274524DDDDFFEEFFDF6DFDDC037F849BBBBFFDFFFBFBFFBBE0777EF5F777FFBFFF773F7777C26EFF3EEEFFD7FFEEFFEEEF3FADDDF7DDDFFBEFFDDDDDDDFFFCBBBBFBBBFF7DFFBBBBBBBA43DF7777777FFEBFF77777776C09EEEEEEEFFFDFFEEEEEEEEEA0DDDDDDDDFFFBFFDDDDDDDDFF33BBBBBBBFF77FFBBBBBBBBF81F7777777FEEEFF77777777FF5EEEEEEEFFFDDFEEEEEEEEFFFFDDDDDDDFFFBBFDDDD,
		ram_block1a_67.mem_init3 = 2048'hDF8000000078C001BDDEEE800E5E0000001EBC0013BBDDEC00F3F8000007938003377FBA400647E00003FCB80036EEF76C006197C000F8370003DDDEEF6003B0FF003FC670006FBBDDDF003C60FC0F84C6000FF77BBBF001ACC3E1E9986000FEEE7779800E998F3C3B3C0019DDDEEEDC00E3327F27638003FBBBDDDF6007A663E4CC38006F777BBBB3FFFCCCAE9987FFCCEEEE77775FFFC998E331FFFFBDDDDEEEEC8E1F332C667A3CF3BBBBDDDDFE007864E4CB000F77777BBBBB3001E85F87F0078EEEEE77777F801FCFFCFE0067DDDDDEEEEEC6007FE1FF8019FBBBBBDDDDDE1A010C0E20165F77777BBBBFFEF602E86013C6EEEEEF77777FF7FDFE0FDFFF,
		ram_block1a_67.operation_mode = "rom",
		ram_block1a_67.port_a_address_clear = "none",
		ram_block1a_67.port_a_address_width = 13,
		ram_block1a_67.port_a_data_out_clear = "none",
		ram_block1a_67.port_a_data_out_clock = "clock0",
		ram_block1a_67.port_a_data_width = 1,
		ram_block1a_67.port_a_first_address = 16384,
		ram_block1a_67.port_a_first_bit_number = 19,
		ram_block1a_67.port_a_last_address = 24575,
		ram_block1a_67.port_a_logical_ram_depth = 130400,
		ram_block1a_67.port_a_logical_ram_width = 24,
		ram_block1a_67.ram_block_type = "AUTO",
		ram_block1a_67.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_68
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_68portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_68.clk0_core_clock_enable = "ena0",
		ram_block1a_68.clk0_input_clock_enable = "none",
		ram_block1a_68.clk0_output_clock_enable = "none",
		ram_block1a_68.connectivity_checking = "OFF",
		ram_block1a_68.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_68.init_file_layout = "port_a",
		ram_block1a_68.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_68.mem_init0 = 2048'hFFFFEFFFFFFFFFFFFA000007FFFFFE7FFFFFFFFFFF000281FFFFFFF7FFFFFFFFFFD0007C7FFFFFFF7FFFFFFFFFFE0003DFFFBFF7FDFFFFFFFFFFC0001BFFFFFE3FFFFFFFFFFFF80000FFFFCFF7FCFFFFFFFFFF00007F7FFF7FFFEFFFFFFFFFE0001FF7FFA803FE7FFFFFFFFC0003FFBF81C007FFFFFFFFFF80007FFFC006001F7FFFFFFFF0001FFFF000200077FFFFFFFD0003FFFC000001C3BFFFFFFFE0007FFF0000001E1BFFFFFFFC001FFFC0000001F19FFFFFFF4003FFF00000000F0DFFFFFFF8007FFE0000000040FFFFFFFE000FFF800000000005FFFFFFF001FFF00001FE00001FFFFFFE003FFE0001FFF80104FFFFFF4007FFC0007FFFE0185FFFFF,
		ram_block1a_68.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD83FFFFFFFFFFFFFFFFFFFF8F0073FFFFFFFFFFFFFFFFFFF400004FFFFFFFFFFFFFFFFFE20000017FFFFFFFFFFFFFFFFD00000005FFFFFFFFFFFFFFFF40000000EFFFFFFFFFFFFFFFF000000006FFFFFFFFFFFFFFE40000000037FFFFFFFFFFFFFF0000000FFFDFFFFFFFFFFFFF4000001FFFFFFFFFFFFFFFFFD000000F,
		ram_block1a_68.mem_init2 = 2048'hFFFFFFFFFFFFFE89FC607FE5FFFFFFFFFFFFFFF0232307330CFFFFFFFFFFFFFC000070200067FFFFFFFFFFFFB0006F0300033FFFFFFFFFFFF60052303A000FFFFFFFFFFFFE80731F03F2813FFFFFFFFFFFE41707F03A3205FFFFFFFFFFFD9B0BFF03FA347FFFFFFFFFFFD28FFFF027FAD7FFFFFFFFFFFCAFFFFF027FF15FFFFFFFFFFFE3FFFF206FFFE1FFFFFFFFFFFFFFFFF7F6FFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFDDCFFFFFFFFFFFFFFFFFFFFFE80FFFFFFFFFFFFFFFFFFFFFFEA1BFFFFFFFFFFFFFFFFFFFFFE73BFFFFFFFFFFFFFFFFFFFFFFBEBFFFFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_68.mem_init3 = 2048'hFF8000000078C001BFFFFD800E3E0000001F3C001BFFFFEC00F3F8000007D180033FFFFEC0064FE00003FCB80037FFFFF40079BFC000FD3300027FFFFFE003B0BF003F4670007FFFFFF3003861FC0FA4C6000CFFFFFFF001ECC7E1E999E000FFFFFFFD800E999F3E3B3C001BFFFFFFCC00E3327F276380037FFFFFFEE0072663E4CC380077FFFFFFFFFFF8CCBE9987FFCFFFFFFFFFBFFFC998C331FFFFDFFFFFFFFFFFEF333E667DFFFFFFFFFFFFEC007C64C4C7801EFFFFFFFFFF7003F85E85E003DFFFFFFFFFF5C00FCFFCFC00F5FFFFFFFFFFCF003FF3FF003DFFFFFFFFFFFEBC00FE0FC00F3FFFFFFFFFFFF8F801E0E00FC7FFFFFFFFFFFFFFFFFE07FFFF,
		ram_block1a_68.operation_mode = "rom",
		ram_block1a_68.port_a_address_clear = "none",
		ram_block1a_68.port_a_address_width = 13,
		ram_block1a_68.port_a_data_out_clear = "none",
		ram_block1a_68.port_a_data_out_clock = "clock0",
		ram_block1a_68.port_a_data_width = 1,
		ram_block1a_68.port_a_first_address = 16384,
		ram_block1a_68.port_a_first_bit_number = 20,
		ram_block1a_68.port_a_last_address = 24575,
		ram_block1a_68.port_a_logical_ram_depth = 130400,
		ram_block1a_68.port_a_logical_ram_width = 24,
		ram_block1a_68.ram_block_type = "AUTO",
		ram_block1a_68.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_69
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_69portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_69.clk0_core_clock_enable = "ena0",
		ram_block1a_69.clk0_input_clock_enable = "none",
		ram_block1a_69.clk0_output_clock_enable = "none",
		ram_block1a_69.connectivity_checking = "OFF",
		ram_block1a_69.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_69.init_file_layout = "port_a",
		ram_block1a_69.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_69.mem_init0 = 2048'hFFFFEFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFCFFFC7FFFFFFFFFFFFFFFFFFF9FFFC7FFFBFF7FBFFFFFFFFFFBFFFFFFFFDFE3FDFFFFFFFFFF7FFFFFFFFCFF7FFFFFFFFFFFEFFFFFF3FFE7FFFFFFFFFFFFF9FFFFFF3FFA003FFFFFFFFFFFBFFFFFFBF810007FFFFFFFFFF7FFFFFFFC000001FFFFFFFFFFFFFFFFFF00000007FFFFFFFFEFFFFFFFC000001C3FFFFFFFFDFFFFFFF0000001E1FFFFFFFFFFFFFFFC0000001F1DFFFFFFFBFFFFFF00000000F0DFFFFFFFFFFFFFE0000000040DFFFFFFFFFFFFF800000000007FFFFFFEFFFFFF000000000003FFFFFFDFFFFFE000000000007FFFFFFBFFFFFC000000000006FFFFF,
		ram_block1a_69.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD66BFFFFFFFFFFFFFFFFFFFFF8FF97FFFFFFFFFFFFFFFFFFDBFFFF8FFFFFFFFFFFFFFFFFF5FFFFFE7FFFFFFFFFFFFFFFFCFFFFFFFBFFFFFFFFFFFFFFFEBFFFFFFFDFFFFFFFFFFFFFFF8FFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFBFFFFFFFFFFFFFBFFFFFFFFFFDFFFFFFFFFFFFCFFFFFFF,
		ram_block1a_69.mem_init2 = 2048'hFFFFFFFFFFFFFEB9FCFFFFE7FFFFFFFFFFFFFFD41FC3FFFC0EFFFFFFFFFFFFFE8000FFE0007FFFFFFFFFFFFFF0002FFF8003FFFFFFFFFFFFFE0033BFFB000FFFFFFFFFFFFE8033CFFFF3007FFFFFFFFFFFF037FFFFFDF30EFFFFFFFFFFFD8BCFFFFF76F47FFFFFFFFFFFFAFFFFBFFFFDD6FFFFFFFFFFFFBBFFFFFF7FF76FFFFFFFFFFFEFFFFFFFFFFFDFFFFFFFFFFFFF3FFFF7FEFFFF7FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFEC1FFFFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFF9EDFFFFFFFFFFFFFFFFFFFFFEF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_69.mem_init3 = 2048'hCF800000007AC001BFFFFD800FBE0000001F5C001BFFFFDC00EDF8000007CD8003FFFFFEC006B7E00003FB780037FFFFFC00765FC000FCCB0003FFFFFFE003CF3F003F39F0007FFFFFFF003B9EFC0F9B36000FFFFFFFF001D33BE1E666E000FFFFFFFB800F666F3DC4DC001DFFFFFFDC00ECCDFF589F8003FFFFFFFEE007599FEB33B80077FFFFFFFFFFFB335F6677FFCFFFFFFFFFFFFFD666DCCFFFFFFFFFFFFFFFFFFFCCCD99BFFFFFFFFFFFFFFFFFFB9ADB37FFFF7FFFFFFFFEFFFFE79E79FFFFEFFFFFFFFFFFFFFFCFFCFFFFFBFFFFFFFFFFDFFFFFFFFFFFFE7FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF,
		ram_block1a_69.operation_mode = "rom",
		ram_block1a_69.port_a_address_clear = "none",
		ram_block1a_69.port_a_address_width = 13,
		ram_block1a_69.port_a_data_out_clear = "none",
		ram_block1a_69.port_a_data_out_clock = "clock0",
		ram_block1a_69.port_a_data_width = 1,
		ram_block1a_69.port_a_first_address = 16384,
		ram_block1a_69.port_a_first_bit_number = 21,
		ram_block1a_69.port_a_last_address = 24575,
		ram_block1a_69.port_a_logical_ram_depth = 130400,
		ram_block1a_69.port_a_logical_ram_width = 24,
		ram_block1a_69.ram_block_type = "AUTO",
		ram_block1a_69.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_70
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_70portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_70.clk0_core_clock_enable = "ena0",
		ram_block1a_70.clk0_input_clock_enable = "none",
		ram_block1a_70.clk0_output_clock_enable = "none",
		ram_block1a_70.connectivity_checking = "OFF",
		ram_block1a_70.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_70.init_file_layout = "port_a",
		ram_block1a_70.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_70.mem_init0 = 2048'h00001FFFFFFFFFFFFC0000000000007FFFFFFFFFFF00010000000007FFFFFFFFFFE00038000000007FFFFFFFFFF800038000400803FFFFFFFFFF800000000201C03FFFFFFFFFF000000000300801FFFFFFFFFE000000C00180001FFFFFFFFF8000000C005FFC00FFFFFFFFF0000000407EFFF80FFFFFFFFF000000003FFFFFE07FFFFFFFE00000000FFFFFFF83FFFFFFFC00000003FFFFFE3C7FFFFFFFC0000000FFFFFFE1E3FFFFFFFC0000003FFFFFFE0E3FFFFFFF8000000FFFFFFFF0F1FFFFFFF0000001FFFFFFFFBF3FFFFFFF0000007FFFFFFFFFF9FFFFFFE000000FFFFFFFFFFFDFFFFFFC000001FFFFFFFFFFF9FFFFFF8000003FFFFFFFFFFF9FFFFF,
		ram_block1a_70.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7E7FFFFFFFFFFFFFFFFFFFFD00007FFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFA00000001FFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC00000000001FFFFFFFFFFFFF800000000001FFFFFFFFFFFFE0000000,
		ram_block1a_70.mem_init2 = 2048'hFFFFFFFFFFFFFF46030000183FFFFFFFFFFFFFE80004000000FFFFFFFFFFFFFD000000100007FFFFFFFFFFFF0000100000007FFFFFFFFFFFF0000C40040013FFFFFFFFFFFF400C2C000C00BFFFFFFFFFFFC80817C00A0C01FFFFFFFFFFFE0427FC007B081FFFFFFFFFFFC117FFC007FA21FFFFFFFFFFFE43FFF800FFF08FFFFFFFFFFFF0FFFF800FFFC3FFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF3E1FFFFFFFFFFFFFFFFFFFFFE7F3FFFFFFFFFFFFFFFFFFFFFE7F1FFFFFFFFFFFFFFFFFFFFFE0C3FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_70.mem_init3 = 2048'h307FFFFFFF873FFE7FFFFC7FF1C1FFFFFFE0E3FFE3FFFFE3FF1E07FFFFF83E7FFC7FFFFF3FF9F81FFFFC07C7FFCFFFFFE3FF8FE03FFF03FCFFFC7FFFFF1FFC7FC0FFC0FF8FFF8FFFFFF0FFC7FF03F07FF9FFF0FFFFFF8FFE3FFC1E1FFF1FFF1FFFFFFC7FF1FFF0C3FFE3FFE3FFFFFFC3FF1FFF80FFFC7FFC7FFFFFFF1FF8FFFC1FFFC7FF8FFFFFFFF00007FFE1FFF80030FFFFFFFF80003FFF3FFE00001FFFFFFFFC0000FFF3FFC00003FFFFFFFFE00007FF3FF80000FFFFFFFFFF00001FE1FE00000FFFFFFFFFF800003003000007FFFFFFFFFFC0000000000001FFFFFFFFFFFF8000000000007FFFFFFFFFFFFE00000000001FFFFFFFFFFFFFF00000000003,
		ram_block1a_70.operation_mode = "rom",
		ram_block1a_70.port_a_address_clear = "none",
		ram_block1a_70.port_a_address_width = 13,
		ram_block1a_70.port_a_data_out_clear = "none",
		ram_block1a_70.port_a_data_out_clock = "clock0",
		ram_block1a_70.port_a_data_width = 1,
		ram_block1a_70.port_a_first_address = 16384,
		ram_block1a_70.port_a_first_bit_number = 22,
		ram_block1a_70.port_a_last_address = 24575,
		ram_block1a_70.port_a_logical_ram_depth = 130400,
		ram_block1a_70.port_a_logical_ram_width = 24,
		ram_block1a_70.ram_block_type = "AUTO",
		ram_block1a_70.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_71
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_71portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_71.clk0_core_clock_enable = "ena0",
		ram_block1a_71.clk0_input_clock_enable = "none",
		ram_block1a_71.clk0_output_clock_enable = "none",
		ram_block1a_71.connectivity_checking = "OFF",
		ram_block1a_71.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_71.init_file_layout = "port_a",
		ram_block1a_71.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_71.mem_init0 = 2048'h00000FFFFFFFFFFFF8000000000000FFFFFFFFFFFF00000000000007FFFFFFFFFFE00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFF000000000000001FFFFFFFFFE000000000000001FFFFFFFFFC000000000000000FFFFFFFFFC000000000000000FFFFFFFFF80000000000000007FFFFFFFF00000000000000007FFFFFFFE00000000000000007FFFFFFFE00000000000000003FFFFFFFC00000000000000003FFFFFFF800000000000000003FFFFFFF800000000000000003FFFFFFF000000000000000001FFFFFFE000000000000000001FFFFFFC000000000000000001FFFFFF8000000000000000001FFFFFF0000000000000000001FFFFF,
		ram_block1a_71.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFC00000000003FFFFFFFFFFFFF000000000001FFFFFFFFFFFFE0000000,
		ram_block1a_71.mem_init2 = 2048'hFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFC00000000001FFFFFFFFFFFFF800000000000FFFFFFFFFFFFF8000000000007FFFFFFFFFFFF0000000000003FFFFFFFFFFFE0000180000001FFFFFFFFFFFE0000F80040001FFFFFFFFFFFC001FF800FC000FFFFFFFFFFFC00FFF800FFC00FFFFFFFFFFFC07FFF800FFF81FFFFFFFFFFFE1FFFF800FFFE1FFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_71.mem_init3 = 2048'h00000000000000003FFFFE00000000000000000007FFFFE00000000000000000007FFFFE00000000000000000007FFFFF0000000000000000000FFFFFF0000000000000000000FFFFFF8000000000000000001FFFFFF8000000000000000001FFFFFFC000000000000000003FFFFFFE000000000000000003FFFFFFE000000000000000007FFFFFFF00000000000000000FFFFFFFF80000000000000001FFFFFFFFC0000000000000003FFFFFFFFE0000000000000007FFFFFFFFF000000000000001FFFFFFFFFF800000000000003FFFFFFFFFFE0000000000000FFFFFFFFFFFF0000000000003FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFF00000000003,
		ram_block1a_71.operation_mode = "rom",
		ram_block1a_71.port_a_address_clear = "none",
		ram_block1a_71.port_a_address_width = 13,
		ram_block1a_71.port_a_data_out_clear = "none",
		ram_block1a_71.port_a_data_out_clock = "clock0",
		ram_block1a_71.port_a_data_width = 1,
		ram_block1a_71.port_a_first_address = 16384,
		ram_block1a_71.port_a_first_bit_number = 23,
		ram_block1a_71.port_a_last_address = 24575,
		ram_block1a_71.port_a_logical_ram_depth = 130400,
		ram_block1a_71.port_a_logical_ram_width = 24,
		ram_block1a_71.ram_block_type = "AUTO",
		ram_block1a_71.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_72
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_72portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_72.clk0_core_clock_enable = "ena0",
		ram_block1a_72.clk0_input_clock_enable = "none",
		ram_block1a_72.clk0_output_clock_enable = "none",
		ram_block1a_72.connectivity_checking = "OFF",
		ram_block1a_72.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_72.init_file_layout = "port_a",
		ram_block1a_72.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_72.mem_init0 = 2048'h73326E7FE5B7BBF2367E7EF77E730DD76846E77E44EDCEDDEFC93DF96CC8CCFEFC9F9BDFBDB93DFF3F9B59DBD9137B73F7B72317E733A77B3F27EFE66E67E4FE5CE6792E76E44FDCEDCEDC9F959FCFD5CFCD89FBBDFBDB93B6F3F9F4FDBF993FF73B7B7266F3FEBF8BBBF276FE6FE77E4EDD3FDFF0E77E46FDCEDDEFC9DBD5F9FC5CFCDC9FB9DFBDF93B7B2F3F9EDBD913FB7BF7B7237F7F6773737F236F667E67E4EDEDECEE7BFFE46FDCEDCEFC9FBDFE9FCC9EED89FB9DFBDB93B3B7BBB99ABDBB3FF73F7B723EFEF1F6BBDFF3DEF6F7E77E4F5EDD1ED76AFE6F7DCFFCEFC9F3DFB3F9FFEFDA3FF9DFBDF9315FF27F6FFCDB343F7BB7B726DF6E686EFFCF23,
		ram_block1a_72.mem_init1 = 2048'hC34AC206EC15FF3F369FBBDAD86B49409D81D5E7E6EBB773150D69281930223CFCFE76E7722B2D650376042EFF9BDEDCEEE525AC206CC0A433F37BDBDD8C86A5FC4C2814A0BE6F477232D0D5B058136A1ACDCDEBEEF76A1B95EEDDF873520DBD7DDAB54303BBF91BB32857F7AFBFD0285F33FF237EFDBB32E5EFB2F50B6E776C4FDCCF616EBB675E210DEDEDC9FFB9A4B3D7FFEB8D219DFF93B7B7BB855AE6DD7D00773BF236EE7FF88BCDF7A77036E77EC4FFCEFDE1FFFDF5E505CCDED89FDBDDBA851BBEBE91BBDBF9137B73F3B03777D7CEEF73BF2767E76E76DE2EE2F44D6E77EC4FDCEDDEDB6BDBDECF1ECFEDC9FBBDFBDBCEFB7BDEA79DFF933FB7BF3F,
		ram_block1a_72.mem_init2 = 2048'h1FFFFFFFFFFC8A6FFFE5FFFFAFFFFFFFFFFFFCE3FFFF9BFFCCFFFFFFFFFFFFFFFFFFFC7C363FFFFFFFFFFFFFFFFFFFFB311FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7E6F6E467DEFDFFDC8DBDBDDCFCFCEEBDBF9DB9BDD7B7B33F9F9FBBD3B3F3FFB7AA76FEE773F3B77AF67E7FF6F5CEDEDCEE7E76675ECFCFFEDCE9D9DB9FCFCFDFEBDFFFFFFB957B7B73F9F9DBD97FFCF3ED7FEF6F667FBF3F772FEA39B881FCECFFCFD7E76FF5FEAA25DA9DFD9FB9F9FCECCEB1783660F443F3BF3F3F9DBFDEA7AE5843D1D2F6E7E673B33BBB4D4B081B8C7EDCFCCE76EF6B11A5610376BF5F9F9FCFDDEE9,
		ram_block1a_72.mem_init3 = 2048'hFEDFFFFF8FFFFFFFFFFFFFFFFFEEFFFFB31FFFFFFFFFFFFFFFFEF5FFF8F43FFFFFFFFFFFFFFFFF8FF5FFE67FFFFFFFFFFFFFFFFEFF3FFFF0FFFFFFFFFFFFFFFE7FA7FFFF9BFFFFFFFFFFFFFFEFFBFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFF7FFFFFFF7FFFFFFFFFFFFFFF8FFFFFFFFCDFFFFFFFF7FFFFDDFFFFFFFFF1FFFFFFF5A67E613FFFFFFFFFCBFFFFFFE47FAF0FFFFFFFFFFF7FFFFFA8000001FFFFFFFFFFDFFFFFF200000075FFFFFFFFF8FFFFFFC000000BBFFFFFFFFFDFFFFFFF8000003FFFFFFFFFFFFFFFFFFC000017C7FFFFFFFBFFFFFFFFB00000FE7FFFFFFEDFFFFFFFFFE000CFFFFFFFFF9FFFFFFFFFF3C04BFFB7FFFFF,
		ram_block1a_72.operation_mode = "rom",
		ram_block1a_72.port_a_address_clear = "none",
		ram_block1a_72.port_a_address_width = 13,
		ram_block1a_72.port_a_data_out_clear = "none",
		ram_block1a_72.port_a_data_out_clock = "clock0",
		ram_block1a_72.port_a_data_width = 1,
		ram_block1a_72.port_a_first_address = 24576,
		ram_block1a_72.port_a_first_bit_number = 0,
		ram_block1a_72.port_a_last_address = 32767,
		ram_block1a_72.port_a_logical_ram_depth = 130400,
		ram_block1a_72.port_a_logical_ram_width = 24,
		ram_block1a_72.ram_block_type = "AUTO",
		ram_block1a_72.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_73
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_73portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_73.clk0_core_clock_enable = "ena0",
		ram_block1a_73.clk0_input_clock_enable = "none",
		ram_block1a_73.clk0_output_clock_enable = "none",
		ram_block1a_73.connectivity_checking = "OFF",
		ram_block1a_73.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_73.init_file_layout = "port_a",
		ram_block1a_73.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_73.mem_init0 = 2048'h36BBEFB3ACB3F3376677EE7E66F16DEEE8EE7E66EECCFCCFCCDD87FDDDB3CFDCCDD9BF9DF99BB89FB9B899FF9BBB3FF3BF3376FDF6F7BB3FB376677E67F66ECDDEDEEF67E66EECCFCCFCCDD9D1D9DF94FDCCDD99F9DF99BB325B3BFA5FF9BBB3BF3FF337766A667F6FF3376677EF7E66ECCC7CDFFAFE66ECCCFCCFCCDD99FA9BFFCFDCCDD99F9DF99BB33FBB7FDBFF9BBB3FF3BF337667FAEF7B8FF37667FE77F66ECCFF1DEF7BEE6ECCCFCCFCCDD99FBABFEDDCCCDD99F9DF99BB33FFB7BDB9F99FB3BF3BF3377677FFF7B7EF379E7FE77E66EEEFFDDEE6E9E6F8CCFDEFCCDD97FB91FDCF8CCD2FDF9DF99BBA7B721FB9FA59AC9FF3FF337D3BFE7D773FE776,
		ram_block1a_73.mem_init1 = 2048'h40660026ECAA737FBBBFDDBAB00CC004DD90FDEFF777BBBF980198009932003DFECDF77EF400330013764000FFDDBEEFDDB00660026CC80073FBB6DDBB9200CC7FF3F9001E3F76F7BFF0C01851DE3BB80312EEDDF76F0002CDDFFFFDD06709DBBEEDFD006FBF9BB3786CC3FB76D9BF6019FF73766661081F7EDB7FD201E7E666ECCFD1063DDD7EECC0FCFFCCDD9DF99039BB3CDDB0059FB9BB33FF3F005F7EBBB80373F3376667EF641AFEDB7FE0367E666ECEFCEFE1DD9B6EF707CFFCCDD9FF9FFCAF777DDB01F9FF9BBB3FF3BF3C4EEFBB2A1F3F3376677E67E79D7DEF6FC167E666ECCFCCFCCF4BBB6DF0DEFDCCDD99F9DF99DDF77DBE8B9FB9BBB3FF3BF7,
		ram_block1a_73.mem_init2 = 2048'h5FFFFFFFFFFDC77FFFFBFFFFF3FFFFFFFFFFFBAFFFFFB7FFECFFFFFFFFFFFFFFFFFFFDCBD2FFFFFFFFFFFFFFFFFFFFFED8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF66EF77FDDDECDFEEFFBBDDBDECDFEDDDBBFDBBDDBBB77BB7FD9BFDDBF77FB3FBB77EEFF6F7B37BBB76EFF67F76EFDDEEDEF66F77EEDDFECFEEFDFBBDDBFECDFECDDB9FFFFF9FBB77BB7FD9BDDBFB7E99D48FF76EF76FFB37FBBF7DD06664C3FDDFCDFE66F766EE693473AF77BBFDBFDCDEEFDFB4741DC5E8DF7B37FB9BDD9BE481CC0054383F76FF7B7BBF784F198009B7F9EEDFEF6F776F400330013761059BFD9DFEEDD6,
		ram_block1a_73.mem_init3 = 2048'hF807FFFF5FFFFFFFFFFFFFFFFFF03FFF457FFFFFFFFFFFFFFFFE83FFFFF93FFFFFFFFFFFFFFFF41FFCFFF93FFFFFFFFFFFFFFFA0FFBFFFEDFFFFFFFFFFFFFFFF5FFFFFFFEBFFFFFFFFFFFFFFEDFBFFFFFF27FFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFA7FFFFFFFFFFFFFFDFFFFFFFFF9FFFFFFFFFFFFFCFFFFFFFFFFE7FFFFFFB5479497FFFFFFFFFF3FFFFFD27D065F7FFFFFFFFFF1FFFFFF8000005BFFFFFFFFFE7FFFFFA0000007BFFFFFFFFFDFFFFFFC00000099FFFFFFFFF3FFFFFFD8000007EFFFFFFFFE3FFFFFFF800001FEFFFFFFFFDFFFFFFFF7000007E3FFFFFFF5FFFFFFFFD2000FFF7FFFFFFDBFFFFFFFFFF406BFFEFFFFFF,
		ram_block1a_73.operation_mode = "rom",
		ram_block1a_73.port_a_address_clear = "none",
		ram_block1a_73.port_a_address_width = 13,
		ram_block1a_73.port_a_data_out_clear = "none",
		ram_block1a_73.port_a_data_out_clock = "clock0",
		ram_block1a_73.port_a_data_width = 1,
		ram_block1a_73.port_a_first_address = 24576,
		ram_block1a_73.port_a_first_bit_number = 1,
		ram_block1a_73.port_a_last_address = 32767,
		ram_block1a_73.port_a_logical_ram_depth = 130400,
		ram_block1a_73.port_a_logical_ram_width = 24,
		ram_block1a_73.ram_block_type = "AUTO",
		ram_block1a_73.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_74
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_74portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_74.clk0_core_clock_enable = "ena0",
		ram_block1a_74.clk0_input_clock_enable = "none",
		ram_block1a_74.clk0_output_clock_enable = "none",
		ram_block1a_74.connectivity_checking = "OFF",
		ram_block1a_74.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_74.init_file_layout = "port_a",
		ram_block1a_74.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_74.mem_init0 = 2048'hFE87FEFFC5B3BFFFFFEEEE77FFEB1FCFFD2677FFFFFFDCCEFFFFCFB9FFD0CEEFFFFFFB9DDFFFFCB73FF8B9DDFFFFF773BBFFFFA9E6FF9B3BFFFFFEEE677FFFFE9CCFFD277FFFFFFDCCEFFFFFDB99FC0CEEFFFFFFB9DDFFFFFFCB3FBA1DDFFFFF773BBFFFFFF0E6F72BBFFFFFEEEF77FFFFFF5CCEFFF7FFFFFFDCCEFFFFFFB599DDAEEFFFFFFB9DDFFFFFF75B3B90DDFFFFF773BBFFFFFEF5E7F3BBBFFFFEEE777FFFFFDDDCFE6AF7FFFFFDCCEFFFFFFBB79DCCCFFFFFFFB9DDFFFFFF7733F99DDFFFFF773BBFFFFFEEF37F338BFF37EEE777FFFF7DDD1FF668FFF67FDDEEFFFFB7BB9BDFCEE7FEEBBB9DDFFFFC97737BF9DA7FFF1F73BBFFFF99EE7CFF3BDFFF,
		ram_block1a_74.mem_init1 = 2048'hC4002226EC98B33BFF9DFFFC88800444DD9139677FF3FFFFA1100088993223FCEFFF7FFFE2A2001113764454DDFFFFFFFD044002226CC888CFBFFFFFFFD888003BBFF9110197FFF3FFF511007C5821DA2039FFFF7FFFAA20CEDFFFFBB4015BFFFFFFF044299DFFFFF9E0087FFFFFFD88993BBFFFFFF100EBFFFFFFF112E77FFFFFFDF4107FFFFFFBA2ACEEFFFFFBB9F23DFFFFFFBC559DDFFFFF773BC5DFFFFFFF8AF3BFFFFFFEEF6C96FFFFFFC12677FFFFFDDCEEF13FFFFFFF25CEEFFFFFBB9DDEAAFFFFFF85B9DDFFFFF773BBFC57FEFFA4B73BFFFFFEEE677F587FCFFD74677FFFFFFDCCEFFD1BFFFFC2FEEEFFFFFFB9DDFFFC7FFFFD079DDFFFFF773BBB,
		ram_block1a_74.mem_init2 = 2048'h8FFFFFFFFFFDA02FFFEBFFFFCBFFFFFFFFFFFD2BFFFF7FFFFEFFFFFFFFFFFFFFFFFFFFE7E6FFFFFFFFFFFFFFFFFFFFFCE75FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6667FFFFFFCCCEFFFFFF999FCCCEFFFFFFB999FFFFFFF333B999DFFFFFF733BFFFFFFEE67F333FFFFFFEE677FFFFFFCCCFE667FFFFFFDCCEFFFFFFF999DCCCEFFFFFDFFFFFBFFFFF333B999FFFFFFE5B4A77FFFFE6677333BFFFFCC8000107FFFDCCEF667FFFFF45FCC4982FFFB99DFCCFFFFDBB8A1DE25FDBF333BF99FFFFFBAD80444E573E6677F33FFFFF53000889B4EFCCCEFF67FFFE37200111376FCD99DFFCEFFFD0,
		ram_block1a_74.mem_init3 = 2048'hF9EFFFFE47FFFFFFFFFFFFFFFFEF7FFFCE6FFFFFFFFFFFFFFFFE79FFF3FCBFFFFFFFFFFFFFFFFBCFFBFFF8BFFFFFFFFFFFFFFFDDFFFFFFFCFFFFFFFFFFFFFFFE9FFFFFFFCBFFFFFFFFFFFFFFE5F9FFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFBFFFFFFFFEDFFFFFFFFBFFFFCBFFFFFFFFFBFFFFFFF31AF945FFFFFFFFFFE9FFFFFC19601C97FFFFFFFFFF5FFFFFF7FFFFFBFFFFFFFFFFFFFFFFF5FFFFFFB3FFFFFFFFFCFFFFFFBFFFFFF39FFFFFFFFFDFFFFFFF7FFFFF7DFFFFFFFFEBFFFFFFFBFFFFF7DFFFFFFFFCFFFFFFFF6FFFFDFFFFFFFFFF7FFFFFFFFC1FFF0FF5FFFFFFFFFFFFFFFFF43F9FFFFFFFFFF,
		ram_block1a_74.operation_mode = "rom",
		ram_block1a_74.port_a_address_clear = "none",
		ram_block1a_74.port_a_address_width = 13,
		ram_block1a_74.port_a_data_out_clear = "none",
		ram_block1a_74.port_a_data_out_clock = "clock0",
		ram_block1a_74.port_a_data_width = 1,
		ram_block1a_74.port_a_first_address = 24576,
		ram_block1a_74.port_a_first_bit_number = 2,
		ram_block1a_74.port_a_last_address = 32767,
		ram_block1a_74.port_a_logical_ram_depth = 130400,
		ram_block1a_74.port_a_logical_ram_width = 24,
		ram_block1a_74.ram_block_type = "AUTO",
		ram_block1a_74.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_75
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_75portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_75.clk0_core_clock_enable = "ena0",
		ram_block1a_75.clk0_input_clock_enable = "none",
		ram_block1a_75.clk0_output_clock_enable = "none",
		ram_block1a_75.connectivity_checking = "OFF",
		ram_block1a_75.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_75.init_file_layout = "port_a",
		ram_block1a_75.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_75.mem_init0 = 2048'h762B77BB957F7777777777EEEEE9BEF77EBFEEEEEEEEEFFDDDDDE1DFEEE3FDDDDDDDDDFBBBBBB87BFDDFFFBBBBBBBBBF777777377FBBE7F777777777FEEEEEEE7FF77E3EEEEEEEEEFFDDDDDDEFFFEF37DDDDDDDDDFBBBBBBBA8FFDD17BBBBBBBBBF777777774FFBB877777777776EEEEEEEE0FF771EEEEEEEEEFFDDDDDDDD1FFEF9DDDDDDDDDFBBBBBBBBB9FFDF0BBBBBBBBBF7777777779FEBF1F77777777EEEEEEEEEF8FD7F0EEEEEEEEFFDDDDDDDDDBFBFFEDDDDDDDDFBBBBBBBBBB7F7FFABBBFBBBBF777777F7775EEFFAF77FF777EEEEEEDEEEF5DDFFBEEF9EEEEDDDDDDE7DDFFBBFDCDDE2BDDFBBBBBBC5BBF377FBB7BA53BBF7777771977F7EEF77776,
		ram_block1a_75.mem_init1 = 2048'hE6666662A8DCBFF777FBBBBC0CCCCCCC551989FEEEEF7777FD999999882331DFDDDDEEEEEF333333315466677BBBBDDDDEA6666666288CCCD77777BBBB94CCCCF777719998BEEEEF777C1999EAC92CEB3323DDDDEEEF8333E9FDDDDF56669FBBBDDDEB664BFBBBBBBFACC57777BBBDCCD3F77777777E99BAEEE7775D9A7EEEEEEEEEEF313DDDEEEC739FDDDDDDDDDFB643BBBDDDF677FBBBBBBBBBF74CF777BBB14FBF7777777776F598EEE777C9BFEEEEEEEEEFDDD33DDDEEF336FDDDDDDDDDFBBAE47BBDDEA7DFBBBBBBBBBF7774D777BBEAFBF777777777FEEECF6EF7745FFEEEEEEEEEFFDDD923DDEEFBEDDDDDDDDDDFBBBBB9BBBDDD65FBBBBBBBBBF777,
		ram_block1a_75.mem_init2 = 2048'h7FFFFFFFFFFEE077FFF0000017FFFFFFFFFFFFBBFFFF100008FFFFFFFFFFFFFFFFFFFD2005FFFFFFFFFFFFFFFFFFFFFC3C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFEEEEEEEFFFDDDDDDDFFFEFFFDDDDDDDDFFFBBBBBBBFFFDFFFBBBBBBBBFF777777777FEBFFF77777777FEEEEEEEEFFFD7FFEEEEEEEEFFDDDDDDDDFFFBFFFDDDDDDFFFFFFFBBBBBFFF7FFFBBBBBBE25BB2FF7777FFEEFFF77777D47FFFE1BEEEEFFDDFFEEEEEFDE05FA47B7DDDFFBBFFDDDDF6C727BA4A36FBFFF77FFBBBBCE3ACCCCCA4777FFEEEFF7777FAD999998A31FFFFDDDFEEEEFEB333333154677FFBBBFDDDDD2,
		ram_block1a_75.mem_init3 = 2048'hFBFFFFFEC7FFFFFFFFFFFFFFFFDFFFFFFF9FFFFFFFFFFFFFFFFEFFFFF801BFFFFFFFFFFFFFFFFFFFFA00027FFFFFFFFFFFFFFFFEFF000009FFFFFFFFFFFFFFFFFF90000013FFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFF000000017FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFC0000000007FFFFFFFEFFFFFE40000000001FFFFFFF652FC9B000000000003FFFFFCFE7FFC5000000000003FFFFF8FFFFFFD800000000017FFFFFFFFFFFF9C0000000003FFFFFFDFFFFFFDC0000000003FFFFFFFFFFFFF3E000000000BFFFFFFE7FFFFEFE000000003FFFFFFFFBFFFFF7F000000001FFFFFFFFF7FFF8FF00000000FFFFFFFFFFAFFE3FF9000000,
		ram_block1a_75.operation_mode = "rom",
		ram_block1a_75.port_a_address_clear = "none",
		ram_block1a_75.port_a_address_width = 13,
		ram_block1a_75.port_a_data_out_clear = "none",
		ram_block1a_75.port_a_data_out_clock = "clock0",
		ram_block1a_75.port_a_data_width = 1,
		ram_block1a_75.port_a_first_address = 24576,
		ram_block1a_75.port_a_first_bit_number = 3,
		ram_block1a_75.port_a_last_address = 32767,
		ram_block1a_75.port_a_logical_ram_depth = 130400,
		ram_block1a_75.port_a_logical_ram_width = 24,
		ram_block1a_75.ram_block_type = "AUTO",
		ram_block1a_75.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_76
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_76portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_76.clk0_core_clock_enable = "ena0",
		ram_block1a_76.clk0_input_clock_enable = "none",
		ram_block1a_76.clk0_output_clock_enable = "none",
		ram_block1a_76.connectivity_checking = "OFF",
		ram_block1a_76.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_76.init_file_layout = "port_a",
		ram_block1a_76.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_76.mem_init0 = 2048'hFE8FFFFFFDFFFFFFFFFFFFFFFFF8FFFFFBAFFFFFFFFFFFFFFFFF6DFFFFEBFFFFFFFFFFFFFFFFFD7FFFFE5FFFFFFFFFFFFFFFFFE7FFFFE7FFFFFFFFFFFFFFFFFE7FFFFB7FFFFFFFFFFFFFFFFFCDFFFFE7FFFFFFFFFFFFFFFFFE7FFFF7FFFFFFFFFFFFFFFFFFEEFFFFEFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFEFFFFFFFFFFFFFFFFFFF7FFFF7FFFFFFFFFFFFFFFFFFF7FFFF6FFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFDFFFFAFFFFFFFFFFFFFFFFFFF5FFFFAFFFFFFFFFFFFFFFFFFF5FFFFAFFF9FFFFFFFFFFFFFFF5FFFFFFFFF7FFFFFFFFF9FFFFDFFFFF7FFA7FFFFFFFFF01FFEFFFFFDFFFF5FFFFFFFFC8DFFEBFFFFD7FF,
		ram_block1a_76.mem_init1 = 2048'h66666666ECCA7FFFFFFFFFFAECCCCCCCDD99FFFFFFFFFFFFE99999999933317FFFFFFFFFEE3333333376666F7FFFFFFFFF866666666CCCCC9FFFFFFFFFB8CCCCFFFFF9999BDFFFFFFFF81999F826C1FB3321FFFFFFFFB333E7FFFFFC7666DFFFFFFFFC6667FFFFFFFEECC3FFFFFFFEACDBFFFFFFFFFD99D7FFFFFFD99AFFFFFFFFFFF7313FFFFFFB33BFFFFFFFFFFFF64DFFFFFFEE7FFFFFFFFFFFFECD7FFFFFF74FFFFFFFFFFFFFFD9EFFFFFFF9BFFFFFFFFFFFFFF3FFFFFFFD37FFFFFFFFFFFFFEE37FFFFE87FFFFFFFFFFFFFFFC97FFFFF8FFFFFFFFFFFFFFFFD9FFFFFF9FFFFFFFFFFFFFFFFF1FFFFFD7BFFFFFFFFFFFFFFFDEBFFFFF27FFFFFFFFFFFFFF,
		ram_block1a_76.mem_init2 = 2048'hBFFFFFFFFFFF9F87FFE7FFFFEBFFFFFFFFFFFF2BFFFFCFFFF1FFFFFFFFFFFFFFFFFFFE9FF93FFFFFFFFFFFFFFFFFFFF8423FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE29F94FFFFFFFFFFFFFFFFFFF7FFFFFCFFFFFFFFFFFFFFFFE3FEC037FCFFFFFFFFFFFFFFF5FF98019FFAFFFFFFFFFFFFFC720CCCCC94E3FFFFFFFFFFFFDE1999999B07BFFFFFFFFFFFEF13333333762FFFFFFFFFFFFE4,
		ram_block1a_76.mem_init3 = 2048'hFFF7FFFE5FFFFFFFFFFFFFFFFFDFBFFF005FFFFFFFFFFFFFFFFEFDFFE7FE3FFFFFFFFFFFFFFFFFFFFDFFFDFFFFFFFFFFFFFFFFFFFF7FFFF3FFFFFFFFFFFFFFFFFFEFFFFFEBFFFFFFFFFFFFFFEFFBFFFFFF8FFFFFFFFFFFFFFFFE7FFFFFFE5FFFFFFFFFFFFFFFCFFFFFFFFD7FFFFFFFFFFFFFF9FFFFFFFFF1FFFFFFFC3FFFFE3FFFFFFFFFC7FFFFFFDB3FEBCFFFFFFFFFFF5FFFFFF7F8003FFFFFFFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFE7FFFFFBFFFFFFF3FFFFFFFFFDFFFFFFFFFFFFFBBFFFFFFFFFBFFFFFFCFFFFFFFDFFFFFFFFF3FFFFFFF7FFFFFFCFFFFFFFFCFFFFFFFFDFFFFEFF7FFFFFFF9FFFFFFFFCFFFFFFF3FFFFFFE7FFFFFFFFF5FFF3FFEFFFFFF,
		ram_block1a_76.operation_mode = "rom",
		ram_block1a_76.port_a_address_clear = "none",
		ram_block1a_76.port_a_address_width = 13,
		ram_block1a_76.port_a_data_out_clear = "none",
		ram_block1a_76.port_a_data_out_clock = "clock0",
		ram_block1a_76.port_a_data_width = 1,
		ram_block1a_76.port_a_first_address = 24576,
		ram_block1a_76.port_a_first_bit_number = 4,
		ram_block1a_76.port_a_last_address = 32767,
		ram_block1a_76.port_a_logical_ram_depth = 130400,
		ram_block1a_76.port_a_logical_ram_width = 24,
		ram_block1a_76.ram_block_type = "AUTO",
		ram_block1a_76.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_77
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_77portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_77.clk0_core_clock_enable = "ena0",
		ram_block1a_77.clk0_input_clock_enable = "none",
		ram_block1a_77.clk0_output_clock_enable = "none",
		ram_block1a_77.connectivity_checking = "OFF",
		ram_block1a_77.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_77.init_file_layout = "port_a",
		ram_block1a_77.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_77.mem_init0 = 2048'hFF6FFFFFBAFFFFFFFFFFFFFFFFF7DFFFFF5FFFFFFFFFFFFFFFFF9FFFFFEDFFFFFFFFFFFFFFFFFB7FFFFBBFFFFFFFFFFFFFFFFFDDFFFFEBFFFFFFFFFFFFFFFFFD7FFFFEFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFF6FFFF7FFFFFFFFFFFFFFFFFFF6FFFF6FFFFFFFFFFFFFFFFFFF6FFFFEFFFFFFFFFFFFFFFFFFF6FFFFEFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFBBFFFDFFFFFFFFAFFFFFFFFFF47FFFFFFFFFFFFF7FFFFFFFFE9FFFFFFFFFDFFF,
		ram_block1a_77.mem_init1 = 2048'h999999991336BFFFFFFFFFFEF333333322667FFFFFFFFFFF6666666666CCCE6FFFFFFFFFFDCCCCCCCC89999BFFFFFFFFFFF99999999333337FFFFFFFFFF733330000066666FFFFFFFFF4E66607FFFE04CCD2FFFFFFFFACCC1FFFFFFF89995FFFFFFFFF999FFFFFFFFF133FFFFFFFFDF327FFFFFFFFFE667BFFFFFFDE65FFFFFFFFFFF8CF3FFFFFFFCC7FFFFFFFFFFFC9BFFFFFFFE98FFFFFFFFFFFFF337FFFFFFFB1FFFFFFFFFFFFFA6FFFFFFFD67FFFFFFFFFFFFFCCBFFFFFFECFFFFFFFFFFFFFFF1F7FFFFFB8FFFFFFFFFFFFFFF35FFFFFFB1FFFFFFFFFFFFFFFA5FFFFFFA3FFFFFFFFFFFFFFFCDFFFFFF47FFFFFFFFFFFFFFFE2FFFFFF5FFFFFFFFFFFFFFF,
		ram_block1a_77.mem_init2 = 2048'hEFFFFFFFFFFC000FFFFFFFFFFBFFFFFFFFFFFDDFFFFFBFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4E0727FFFFFFFFFFFFFFFFFCFFFFFFD3FFFFFFFFFFFFFFFFFFE3FC7FFFFFFFFFFFFFFFFFFF57FFFEAFFFFFFFFFFFFFFFFF3F333337CFFFFFFFFFFFFFFFEE6666664F7FFFFFFFFFFFFEF6CCCCCCC89CF7FFFFFFFFFFD7,
		ram_block1a_77.mem_init3 = 2048'hFC0FFFFF4FFFFFFFFFFFFFFFFFE07FFF3FEFFFFFFFFFFFFFFFFF03FFFFFFDFFFFFFFFFFFFFFFF01FF7FFFFFFFFFFFFFFFFFFFF81FEFFFFFCFFFFFFFFFFFFFFFC1FFFFFFFFBFFFFFFFFFFFFFFF3F7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFE7FFFFFFFFFEFFFFFFF019FF28FFFFFFFFFFFBFFFFFF0000000FFFFFFFFFFFFFFFFF80000001FFFFFFFFFFF7FFFFF000000017FFFFFFFFFEFFFFFF80000003BFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFE0000007FFFFFFFFFEFFFFFFFF000000FEFFFFFFFFDFFFFFFFFE00001FFFFFFFFFF7FFFFFFFFF80003FFFFFFFFF,
		ram_block1a_77.operation_mode = "rom",
		ram_block1a_77.port_a_address_clear = "none",
		ram_block1a_77.port_a_address_width = 13,
		ram_block1a_77.port_a_data_out_clear = "none",
		ram_block1a_77.port_a_data_out_clock = "clock0",
		ram_block1a_77.port_a_data_width = 1,
		ram_block1a_77.port_a_first_address = 24576,
		ram_block1a_77.port_a_first_bit_number = 5,
		ram_block1a_77.port_a_last_address = 32767,
		ram_block1a_77.port_a_logical_ram_depth = 130400,
		ram_block1a_77.port_a_logical_ram_width = 24,
		ram_block1a_77.ram_block_type = "AUTO",
		ram_block1a_77.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_78
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_78portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_78.clk0_core_clock_enable = "ena0",
		ram_block1a_78.clk0_input_clock_enable = "none",
		ram_block1a_78.clk0_output_clock_enable = "none",
		ram_block1a_78.connectivity_checking = "OFF",
		ram_block1a_78.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_78.init_file_layout = "port_a",
		ram_block1a_78.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_78.mem_init0 = 2048'hFFE3FFFFC7FFFFFFFFFFFFFFFFFE3FFFF8FFFFFFFFFFFFFFFFFFF1FFFFDFFFFFFFFFFFFFFFFFFFBFFFFDFFFFFFFFFFFFFFFFFFFBFFFF8FFFFFFFFFFFFFFFFFFF1FFFF8FFFFFFFFFFFFFFFFFFF1FFFF8FFFFFFFFFFFFFFFFFFF1FFFF8FFFFFFFFFFFFFFFFFFF1FFFF9FFFFFFFFFFFFFFFFFFF9FFFF8FFFFFFFFFFFFFFFFFFF9FFFF9FFFFFFFFFFFFFFFFFFF9FFFF9FFFFFFFFFFFFFFFFFFF9FFFF9FFFFFFFFFFFFFFFFFFF9FFFF8FFFFFFFFFFFFFFFFFFF1FFFF8FFFFFFFFFFFFFFFFFFF1FFFFCFFFFFFFFFFFFFFFFFFF3FFFFDFFF9FFFFFFFFFFE7FFFBFFFF8FFF0FFFFFFFFFFC7FFF1FFFF8FFE53FFFFFFFFF3BFFF1FFFFC7FE2BFFFFFFFFF73FFE3FFFFEFFF,
		ram_block1a_78.mem_init1 = 2048'hFFFFFFFFFFFD3FFFFFFFFFFD3FFFFFFFFFFFC3FFFFFFFFFF9FFFFFFFFFFFFF9FFFFFFFFFF3FFFFFFFFFFFFFCFFFFFFFFFE7FFFFFFFFFFFFFE7FFFFFFFF8FFFFFFFFFFFFFFF1FFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFFF5FFFFFFFFFFFFFFFAFFFFFFFF1FFFFFFFFFFFFFFF8FFFFFFFE7FFFFFFFFFFFFFFFE7FFFFFFE7FFFFFFFFFFFFFFFEFFFFFFF87FFFFFFFFFFFFFFFE1FFFFFF9FFFFFFFFFFFFFFFFF9FFFFFF0FFFFFFFFFFFFFFFFF0FFFFFF3FFFFFFFFFFFFFFFFFCFFFFFE1FFFFFFFFFFFFFFFFF8FFFFFF7FFFFFFFFFFFFFFFFFEFFFFFE3FFFFFFFFFFFFFFFFFC7FFFFC7FFFFFFFFFFFFFFFFFE3FFFFEFFFFFFFFFFFFFFFFFFF7FFFFC7FFFFFFFFFFFFFFF,
		ram_block1a_78.mem_init2 = 2048'hFFFFFFFFFFFEFFEFFFEFFFFFFFFFFFFFFFFFFE07FFFFBFFFFDFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFE7E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFF1FFFFFFFFFFFFFFFFFFE80000037FFFFFFFFFFFFFFFE801FFF8017FFFFFFFFFFFFFFC0CFFFFF303FFFFFFFFFFFFFF09FFFFFFF90FFFFFFFFFFFFFC3FFFFFFFFFC3FFFFFFFFFFFF07FFFFFFFFFE0FFFFFFFFFFFCB,
		ram_block1a_78.mem_init3 = 2048'hFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFDFFFBFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFEFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFD7FFFFF7FFFFFFFFFEFFFFFFFFF7FFCFFFFFFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFDFFFFFFFFFFEFFFFFFFFFFFFFFBFFFFFFFFFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFF7FFFBFFFFFFFFF,
		ram_block1a_78.operation_mode = "rom",
		ram_block1a_78.port_a_address_clear = "none",
		ram_block1a_78.port_a_address_width = 13,
		ram_block1a_78.port_a_data_out_clear = "none",
		ram_block1a_78.port_a_data_out_clock = "clock0",
		ram_block1a_78.port_a_data_width = 1,
		ram_block1a_78.port_a_first_address = 24576,
		ram_block1a_78.port_a_first_bit_number = 6,
		ram_block1a_78.port_a_last_address = 32767,
		ram_block1a_78.port_a_logical_ram_depth = 130400,
		ram_block1a_78.port_a_logical_ram_width = 24,
		ram_block1a_78.ram_block_type = "AUTO",
		ram_block1a_78.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_79
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_79portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_79.clk0_core_clock_enable = "ena0",
		ram_block1a_79.clk0_input_clock_enable = "none",
		ram_block1a_79.clk0_output_clock_enable = "none",
		ram_block1a_79.connectivity_checking = "OFF",
		ram_block1a_79.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_79.init_file_layout = "port_a",
		ram_block1a_79.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_79.mem_init0 = 2048'hFFF3FFFFCFFFFFFFFFFFFFFFFFFF3FFFFCFFFFFFFFFFFFFFFFFFF3FFFF8FFFFFFFFFFFFFFFFFFF1FFFF8FFFFFFFFFFFFFFFFFFF1FFFF9FFFFFFFFFFFFFFFFFFF9FFFF9FFFFFFFFFFFFFFFFFFF9FFFF9FFFFFFFFFFFFFFFFFFF9FFFF9FFFFFFFFFFFFFFFFFFF9FFFF9FFFFFFFFFFFFFFFFFFF9FFFF9FFFFFFFFFFFFFFFFFFF9FFFF9FFFFFFFFFFFFFFFFFFF9FFFF9FFFFFFFFFFFFFFFFFFF9FFFF9FFFFFFFFFFFFFFFFFFF9FFFF9FFFFFFFFFFFFFFFFFFF9FFFF9FFFFFFFFFFFFFFFFFFF9FFFF9FFFFFFFFFFFFFFFFFFF9FFFF8FFFFFFFFFFFFFFFFFFF1FFFFCFFF0FFFFFFFFFFC3FFF3FFFFCFFF07FFFFFFFFF83FFF3FFFFCFFF01FFFFFFFFE03FFF3FFFFC7FF,
		ram_block1a_79.mem_init1 = 2048'hFFFFFFFFFFF87FFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFF0FFFFFFFFFFFFF0FFFFFFFFFE1FFFFFFFFFFFFF87FFFFFFFFC3FFFFFFFFFFFFFC3FFFFFFFFC7FFFFFFFFFFFFFE3FFFFFFFF8FFFFFFFFFFFFFFF1FFFFFFFF1FFFFFFFFFFFFFFF8FFFFFFFE3FFFFFFFFFFFFFFFC7FFFFFFE3FFFFFFFFFFFFFFFC7FFFFFFC7FFFFFFFFFFFFFFFE3FFFFFFCFFFFFFFFFFFFFFFFF3FFFFFF8FFFFFFFFFFFFFFFFF1FFFFFF9FFFFFFFFFFFFFFFFF9FFFFFF1FFFFFFFFFFFFFFFFF8FFFFFF3FFFFFFFFFFFFFFFFFCFFFFFE3FFFFFFFFFFFFFFFFFC7FFFFE7FFFFFFFFFFFFFFFFFE7FFFFE7FFFFFFFFFFFFFFFFFE7FFFFC7FFFFFFFFFFFFFFFFFE3FFFFCFFFFFFFFFFFFFFFF,
		ram_block1a_79.mem_init2 = 2048'h1FFFFFFFFFFF001FFFF0000007FFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFF803FFFFFC01FFFFFFFFFFFFFE07FFFFFFFE07FFFFFFFFFFFF81FFFFFFFFF81FFFFFFFFFFFF0FFFFFFFFFFF0FFFFFFFFFFFE1,
		ram_block1a_79.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFF80000001FFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFC0000000007FFFFFFFEFFFFFF80000000001FFFFFFF80FFFF0000000000007FFFFFE0000001000000000003FFFFFC000000100000000000FFFFFF0000000380000000001FFFFFF80000003C0000000003FFFFFFC0000007C0000000007FFFFFFF0000007E000000001FFFFFFFF800000FF000000003FFFFFFFFE00001FF80000000FFFFFFFFFF80007FFC000000,
		ram_block1a_79.operation_mode = "rom",
		ram_block1a_79.port_a_address_clear = "none",
		ram_block1a_79.port_a_address_width = 13,
		ram_block1a_79.port_a_data_out_clear = "none",
		ram_block1a_79.port_a_data_out_clock = "clock0",
		ram_block1a_79.port_a_data_width = 1,
		ram_block1a_79.port_a_first_address = 24576,
		ram_block1a_79.port_a_first_bit_number = 7,
		ram_block1a_79.port_a_last_address = 32767,
		ram_block1a_79.port_a_logical_ram_depth = 130400,
		ram_block1a_79.port_a_logical_ram_width = 24,
		ram_block1a_79.ram_block_type = "AUTO",
		ram_block1a_79.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_80
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_80portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_80.clk0_core_clock_enable = "ena0",
		ram_block1a_80.clk0_input_clock_enable = "none",
		ram_block1a_80.clk0_output_clock_enable = "none",
		ram_block1a_80.connectivity_checking = "OFF",
		ram_block1a_80.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_80.init_file_layout = "port_a",
		ram_block1a_80.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_80.mem_init0 = 2048'hCD766E7FDD400CCDD99900019993ADD769D809999B3330013336B9F96C9B013373766000266EE59F3F9D80066EEECC000CCDDD9BE733F200CDD9D9900099BB34DCE67941999B3332003337666B9FCFA0133376660006666CC843F9F340666ECCC0004CCD99BDFEBFF40CCDD999000199BB30BFDFFD01999B33300033376652F9FCE1137376600026E66CCC7F3F91A66E6ECC000CCDCD9980677358CDD9D9900099BB3B318CEE78199B3B2200033767645A9FCC93336666000666ECCC809BB99C6666CCC000CCCD99981DF6BB8CCCB198000999B8F3013ED76D199133200033378C601BF9FF97721A600026E6C31C02BF6FFC6E61E8000CCDD40C80146EFFC1D8,
		ram_block1a_80.mem_init1 = 2048'hFFFFFFFFFFFEBF3F369FBBDAFFFFFFFFFFFFF7E7E6EBB7735FFFFFFFFFFFFFACFCFE76E767FFFFFFFFFFFFFE7F9BDEDCECFFFFFFFFFFFFFFFBF37BDBDD9FFFFE3C03C7FFFFFE6F47723DFFFDA5189E5BFFFBCDEBEEF7BFFED0D3723837FFCDBD7DDAA7FF77666ECEA26FFEF7AFBFD27FDB40CCD9D93DBFE6E5EFB2FFFBE0999B333055FFEEBB675BFE50033376660087FDD7FFEBBFCE00666ECCC0043FDAE6DD7BF8800CCCD9990019FECDF7A73FA0089B9B3300015FDFFDF5EFFC013373766000617F9BBEBEFD40066ECECC8004E3FF77D7D7B000CDD9D9100018DEAEE2F4F201999B3330003334FBDBDEEF00133376660006664F7B7BDDEC00666ECCC0004C,
		ram_block1a_80.mem_init2 = 2048'h5FFFFFFFFFFE404FFFE6000043FFFFFFFFFFFF8FFFFF94002EFFFFFFFFFFFFFFFFFFFCC7E2FFFFFFFFFFFFFFFFFFFFFD5D3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7E6F6E467DEFDFFDC8DBDBDDCFCFCEEBDBF9DB9BDD7B7B33F9F9FBBD3B3F3FFB7AA76FEE773F3B77AF67E7FF6F5CEDEDCEE7E76675ECFCFFEDCE9D9DB9FCFCFDFEBDFFFFFFB957B7B73F9F9DBD97FE1DC987FEF6F667FBF3F772FCE9B0D16BCECFFCFD7E76FF5E74FFFFF0E7D9FB9F9FCECCEBB1FFFFFFF84F3BF3F3F9DBFDD9FFFFFFFFF96F6E7E673B33B87FFFFFFFFFE1EDCFCCE76EF69FFFFFFFFFFF9DF9F9FCFDDED7,
		ram_block1a_80.mem_init3 = 2048'h0F28001C3C80027FFFFE80000031A0078921003FFFFFEC0000008A016C01AE01FFFFFFA000003050360005E87FFFFFF80000000381800005F7FFFFFFC400000118A0000026FFFFFFFF0000007F0A0000007FFFFFFFF80000010380000000DFFFFFFFFB00000070000000097FFFFFFFCE00003A0000000039FFFFFFFDFFFFF84000000000C7FFFFFF4F6715C000000000037FFFFFE5FF87FD800000000003FFFFFBFFFFFFFC00000000007FFFFF9FFFFFFF20000000005FFFFFFBFFFFFF5C000000000BFFFFFFC7FFFFFBE0000000007FFFFFFFFFFFFEFD800000005FFFFFFFFCFFFFC7FC0000001DFFFFFFFFDDFFF4FF00000005BFFFFFFFFF5BF8BFFC800000,
		ram_block1a_80.operation_mode = "rom",
		ram_block1a_80.port_a_address_clear = "none",
		ram_block1a_80.port_a_address_width = 13,
		ram_block1a_80.port_a_data_out_clear = "none",
		ram_block1a_80.port_a_data_out_clock = "clock0",
		ram_block1a_80.port_a_data_width = 1,
		ram_block1a_80.port_a_first_address = 24576,
		ram_block1a_80.port_a_first_bit_number = 8,
		ram_block1a_80.port_a_last_address = 32767,
		ram_block1a_80.port_a_logical_ram_depth = 130400,
		ram_block1a_80.port_a_logical_ram_width = 24,
		ram_block1a_80.ram_block_type = "AUTO",
		ram_block1a_80.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_81
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_81portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_81.clk0_core_clock_enable = "ena0",
		ram_block1a_81.clk0_input_clock_enable = "none",
		ram_block1a_81.clk0_output_clock_enable = "none",
		ram_block1a_81.connectivity_checking = "OFF",
		ram_block1a_81.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_81.init_file_layout = "port_a",
		ram_block1a_81.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_81.mem_init0 = 2048'hBB07EFB3A0B33BBAAEEE666777604DEEEC2E677775DDDCCCEEEAC1FDDDC3CCEEAEABB9999DD5543FB9B8499DD55577333BBAAA21F6F7A133BAAEAEE6667755D85EDEECC77775DDDCCCEEEABBD1D9DF88CEEEABBB999DDDD7711B3BFD59DDD57773333BBAEEDA667F4B3BBAAEEE66677755DF3CDFF5677775DDDCCCEEEABB829BFF64CEAEABB9999D5DD7766B7FDF9DD5D577333BBABAEEFEEF7BA3BAAEAEE6667755D5DC7DEF7AF775D5CCCCCEEABAB996BFEDE6EEBBBB999DDD57773277BDB85DDB777333BBBAF6EE7BF7B7BBBB76EE666777501DCDDEE6EB776F9DCCCCEEEA13B98FFDCFAEAC93B9999D5D7A17337FB9FB15EB3B333BBAA3C1E659773FEAAE,
		ram_block1a_81.mem_init1 = 2048'h000000000001337FBBBFDDBE00000000000005EFF777BBBF400000000000002DFECDF77EE0000000000000007FDDBEEFDD0000000000000007FBB6DDBBC000003FFFC000005F76F7BFFC0001D1A9C8B80002EEDDF76FC000B131502ED00029DBBEEDE8004A1DD5752720017B76D9BD0012B3BBAEAE7C800B7EDB7FC000A67775DDDCD8003DDD7EE800DCCEEEABBB993001BB3CDDA00199DDD5777332005F7EBBB402B33BBBAEEE667C02FEDB7FC096667575DDCCCC103D9B6EF816CCEEAEABB999DA01F77DDB81999DD575773333B81EEFBB301B33BAAEAE66667680FDEF6D01677775DDDCCCEEE00FBB6DF0CCCEEEABBB999DDDF0B77DBD0999DDD57773333B,
		ram_block1a_81.mem_init2 = 2048'h7FFFFFFFFFFCAF0FFFF5FFFF93FFFFFFFFFFF9AFFFFFC3FFC0FFFFFFFFFFFFFFFFFFFC10093FFFFFFFFFFFFFFFFFFFF89CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF66EF77FDDDECDFEEFFBBDDBDECDFEDDDBBFDBBDDBBB77BB7FD9BFDDBF77FB3FBB77EEFF6F7B37BBB76EFF67F76EFDDEEDEF66F77EEDDFECFEEFDFBBDDBFECDFECDDB9FFFFF9FBB77BB7FD9BDDBFB7EB7EA6FF76EF76FFB37FBBF7C1370E4BBFDDFCDFE66F766EEEC00000367BBFDBFDCDEEFDF7800000001FF7B37FB9BDD9BE00000000000FF76FF7B7BBF7D00000000000BEEDFEF6F776F4000000000002D9BFD9DFEEDC8,
		ram_block1a_81.mem_init3 = 2048'h0EC400162D80037FFFFC8000005EA005F0F3003FFFFFF40000027201E7FC1605FFFFFF20000017983DFFFFB8BFFFFFFD0000017D84FFFFF7A7FFFFFFEC00000B404FFFFFFCFFFFFFFF6000003107FFFFFFA7FFFFFFFD80000123FFFFFFFF3FFFFFFFE50000005FFFFFFFF4FFFFFFFF8E00003BFFFFFFFFD7FFFFFFFEBFFFFC7FFFFFFFFF57FFFFFF41470C8FFFFFFFFFFD7FFFFFC4007802FFFFFFFFFFFBFFFFFA00000073FFFFFFFFFEFFFFFFC00000055FFFFFFFFFAFFFFFFA0000005FFFFFFFFFF3FFFFFFC0000003EFFFFFFFFF3FFFFFFEC00001FF7FFFFFFFAFFFFFFFF0000037FBFFFFFFEBFFFFFFFFC40007FF9FFFFFF8FFFFFFFFFFB800BFFA7FFFFF,
		ram_block1a_81.operation_mode = "rom",
		ram_block1a_81.port_a_address_clear = "none",
		ram_block1a_81.port_a_address_width = 13,
		ram_block1a_81.port_a_data_out_clear = "none",
		ram_block1a_81.port_a_data_out_clock = "clock0",
		ram_block1a_81.port_a_data_width = 1,
		ram_block1a_81.port_a_first_address = 24576,
		ram_block1a_81.port_a_first_bit_number = 9,
		ram_block1a_81.port_a_last_address = 32767,
		ram_block1a_81.port_a_logical_ram_depth = 130400,
		ram_block1a_81.port_a_logical_ram_width = 24,
		ram_block1a_81.ram_block_type = "AUTO",
		ram_block1a_81.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_82
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_82portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_82.clk0_core_clock_enable = "ena0",
		ram_block1a_82.clk0_input_clock_enable = "none",
		ram_block1a_82.clk0_output_clock_enable = "none",
		ram_block1a_82.connectivity_checking = "OFF",
		ram_block1a_82.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_82.init_file_layout = "port_a",
		ram_block1a_82.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_82.mem_init0 = 2048'h8A07FEFFE18008888888000111185FCFFA300111111110002223C7B9FF8200222222200004444C173FFE70044444440008888867E6FFE20088888880001111147CCFF8A111111110002222221199FC4C0222222200044444432B3FBD804444444000088888AAE6F750088888880001111110BCCEFD8111111110002222221399DDF8022222200004444445FB3B970444444400088888888FE7F3E08888888000111111107CFE6F1111110000022222200D9DCCAA22222200044444440153F99BC44044400088888088057F339088008800011114D100BFF66F910FD100002222BC201DDFCEDA219C200004445E64019BF9D9845BE000088886B68028FF3BFC88,
		ram_block1a_82.mem_init1 = 2048'h000000000001333BFF9DFFFA00000000000007677FF3FFFF800000000000001CEFFF7FFFE800000000000001DDFFFFFFFC0000000000000003BFFFFFFFA000003FFFC0000017FFF3FFFC0001F48612F80003FFFF7FFFC000F2CC8DD6F0002BFFFFFFF800698444441960017FFFFFFC001900888888018003FFFFFFD002C0111111103400BFFFFFF800A00222222200D001FFFFFFE014004444444002807FFFFFF8030008888888000400FFFFFF4080001111110000902FFFFFF81000222222200040017FFFFE0100044444440000880FFEFFA03000888888000010C07FCFFC04011111111000222A07FFFFE0E002222222000444307FFFFD0400444444400008,
		ram_block1a_82.mem_init2 = 2048'h0FFFFFFFFFFE604FFFF4000003FFFFFFFFFFFEB3FFFF900009FFFFFFFFFFFFFFFFFFFC300C7FFFFFFFFFFFFFFFFFFFFE207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6667FFFFFFCCCEFFFFFF999FCCCEFFFFFFB999FFFFFFF333B999DFFFFFF733BFFFFFFEE67F333FFFFFFEE677FFFFFFCCCFE667FFFFFFDCCEFFFFFFF999DCCCEFFFFFDFFFFFBFFFFF333B999FFFFFFE6CA117FFFFE6677333BFFFFCB70F06DFFFFDCCEF667FFFFFB4000002CFFFB99DFCCFFFFDC0000000003BF333BF99FFFFE00000000000FE6677F33FFFF8000000000001CCCEFF67FFFEC000000000003599DFFCEFFFC8,
		ram_block1a_82.mem_init3 = 2048'h09F0001A5380027FFFFE8000001F0006BF8F003FFFFFF40000007E019803CE01FFFFFFA0000013C0220002983FFFFFF9000000DE0780000C6FFFFFFFC4000005A090000010FFFFFFFF20000024140000007FFFFFFFFB80000101800000017FFFFFFFF700000010000000047FFFFFFF9E0000320000000015FFFFFFFF3FFFFC40000000005FFFFFFF4187039800000000015FFFFFEC000001800000000009FFFFF90000005800000000017FFFFFC000000100000000001FFFFFF80000001A0000000003FFFFFFE0000003C000000001FFFFFFFE400001FD000000001FFFFFFFFC000037E80000000BFFFFFFFFF40001FF80000000FFFFFFFFFFE8017FF9000000,
		ram_block1a_82.operation_mode = "rom",
		ram_block1a_82.port_a_address_clear = "none",
		ram_block1a_82.port_a_address_width = 13,
		ram_block1a_82.port_a_data_out_clear = "none",
		ram_block1a_82.port_a_data_out_clock = "clock0",
		ram_block1a_82.port_a_data_width = 1,
		ram_block1a_82.port_a_first_address = 24576,
		ram_block1a_82.port_a_first_bit_number = 10,
		ram_block1a_82.port_a_last_address = 32767,
		ram_block1a_82.port_a_logical_ram_depth = 130400,
		ram_block1a_82.port_a_logical_ram_width = 24,
		ram_block1a_82.ram_block_type = "AUTO",
		ram_block1a_82.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_83
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_83portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_83.clk0_core_clock_enable = "ena0",
		ram_block1a_83.clk0_input_clock_enable = "none",
		ram_block1a_83.clk0_output_clock_enable = "none",
		ram_block1a_83.connectivity_checking = "OFF",
		ram_block1a_83.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_83.init_file_layout = "port_a",
		ram_block1a_83.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_83.mem_init0 = 2048'h880777BBA18008888888000111187EF77C300111111110002222C1DFEEE20022222220000444447BFDDA400444444400088888257FBBA00088888880001111105FF77C81111111100022222213FFEF480222222200044444412FFDD58044444440000888889AFFBBD8088888880001111111AFF77501111111100022222203FFEFF0022222200004444444FFFDF604444444000888888887FEBF70888888800011111110EFD7F611111100000222222007FBFFE22222220004444444007F7FFB4440444000888880880DEEFFA08800880001111011007DDFFD110F910000222278200BBBFDDA20B8200004444F6401B77FBB044FC000088882EE800FEEF75088,
		ram_block1a_83.mem_init1 = 2048'h000000000001BFF777FBBBBE00000000000007FEEEEF7777800000000000001FDDDDEEEEE0000000000000007BBBBDDDDE00000000000000077777BBBBA000003FFFC000007EEEEF77700001F3801CF80001DDDDEEEF4000E600000470003FBBBDDDE0006C0444440360007777BBBD001E0088888807800AEEE777500380111111101C00BDDDEEEC00A002222222005003BBBDDDA010004444444000805777BBB0030008888888000C00EEE777C080001111110000103DDDEEF81000222222200040017BBDDE8100044444440000881F77BBF03000888888000010C0EEF77406011111111000222607DDEED0C00222222200044430BBBDDD0000444444400008,
		ram_block1a_83.mem_init2 = 2048'h5FFFFFFFFFFD1FAFFFFC000013FFFFFFFFFFFC27FFFF30000EFFFFFFFFFFFFFFFFFFFE700E3FFFFFFFFFFFFFFFFFFFFBBDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFEEEEEEEFFFDDDDDDDFFFEFFFDDDDDDDDFFFBBBBBBBFFFDFFFBBBBBBBBFF777777777FEBFFF77777777FEEEEEEEEFFFD7FFEEEEEEEEFFDDDDDDDDFFFBFFFDDDDDDFFFFFFFBBBBBFFF7FFFBBBBBBE011A2FF7777FFEEFFF77777D70FFF8E3EEEEFFDDFFEEEEEF6C00000377DDDFFBBFFDDDDF28000000014FBFFF77FFBBBBCC0000000003B7FFEEEFF7777F00000000000FFFFDDDFEEEEF00000000000007FFBBBFDDDDD8,
		ram_block1a_83.mem_init3 = 2048'hF9EBFFE0E87FFD7FFFFD7FFFFFAF5FF84000FFEFFFFFEBFFFFFDFAFE200001F9FFFFFF5FFFFFF7DFC00000C77FFFFFFAFFFFFFFDF80000020FFFFFFFE3FFFFFCDF40000004FFFFFFFF5FFFFFFBE00000002FFFFFFFFD7FFFFF3C000000019FFFFFFFE4FFFFFFA0000000067FFFFFFFA1FFFFC4000000001DFFFFFFFDC00003800000000077FFFFFF61F8FF800000000001DFFFFFC400000280000000000BFFFFFD000000780000000001FFFFFF8000000740000000002FFFFFFA0000003E0000000005FFFFFFF000000FE000000001FFFFFFFF400001FC000000003FFFFFFFF600002FF00000000FFFFFFFFFCC0006FFC0000001FFFFFFFFFF58017FFD000000,
		ram_block1a_83.operation_mode = "rom",
		ram_block1a_83.port_a_address_clear = "none",
		ram_block1a_83.port_a_address_width = 13,
		ram_block1a_83.port_a_data_out_clear = "none",
		ram_block1a_83.port_a_data_out_clock = "clock0",
		ram_block1a_83.port_a_data_width = 1,
		ram_block1a_83.port_a_first_address = 24576,
		ram_block1a_83.port_a_first_bit_number = 11,
		ram_block1a_83.port_a_last_address = 32767,
		ram_block1a_83.port_a_logical_ram_depth = 130400,
		ram_block1a_83.port_a_logical_ram_width = 24,
		ram_block1a_83.ram_block_type = "AUTO",
		ram_block1a_83.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_84
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_84portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_84.clk0_core_clock_enable = "ena0",
		ram_block1a_84.clk0_input_clock_enable = "none",
		ram_block1a_84.clk0_output_clock_enable = "none",
		ram_block1a_84.connectivity_checking = "OFF",
		ram_block1a_84.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_84.init_file_layout = "port_a",
		ram_block1a_84.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_84.mem_init0 = 2048'h8803FFFFC18008888888000111183FFFFA20011111111000222245FFFFE20022222220000444447FFFFE60044444440008888867FFFFE00088888880001111107FFFF8C1111111100022222231FFFF880222222200044444411FFFF100444444400008888888FFFF980888888800011111119FFFF901111111100022222201FFFFA00222222000044444445FFFF30444444400088888888DFFFF30888888800011111110CFFFFB1111110000022222200DFFFFB2222222000444444400DFFFFA44404440008888808805FFFFA08860880001111191007FFFFB110F910000222278200DFFFFFA21BC20000444476401FFFFFD845EC000088882FE801BFFFFD088,
		ram_block1a_84.mem_init1 = 2048'h0000000000017FFFFFFFFFF800000000000001FFFFFFFFFFC00000000000003FFFFFFFFFE8000000000000017FFFFFFFFF000000000000000FFFFFFFFF8000003FFFC000001FFFFFFFF80001F07FE0F80001FFFFFFFFC000EE00000770003FFFFFFFF80064044444026001FFFFFFFE001A00888888058007FFFFFFD00280111111101400BFFFFFFA00A002222222005005FFFFFFE018004444444001807FFFFFF4030008888888000C02FFFFFFC080001111110000103FFFFFF01000222222200040007FFFFE8100044444440000881FFFFFE03000888888000010C07FFFFF0601111111100022260BFFFFD0800222222200044410BFFFFF0000444444400008,
		ram_block1a_84.mem_init2 = 2048'hAFFFFFFFFFFD8017FFE3FFFFEBFFFFFFFFFFFD2BFFFF8FFFF2FFFFFFFFFFFFFFFFFFFF8FF1FFFFFFFFFFFFFFFFFFFFFEC37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE29F94FFFFFFFFFFFFFFFFFFF4FFFFF2FFFFFFFFFFFFFFFFE1C0000038FFFFFFFFFFFFFFF5800000001AFFFFFFFFFFFFFC40000000002BFFFFFFFFFFFFD00000000000BFFFFFFFFFFFEC000000000003FFFFFFFFFFFE8,
		ram_block1a_84.mem_init3 = 2048'h000C0001F00001FFFFFF000000406000BFD0002FFFFFE800000301003FFFA003FFFFFF40000008100FFFFF803FFFFFFE0000000000FFFFFD07FFFFFFC0000002003FFFFFFCFFFFFFFF400000060FFFFFFFDFFFFFFFFD000000C1FFFFFFFE3FFFFFFFE40000003FFFFFFFF8FFFFFFFFE0000007FFFFFFFFE7FFFFFFFE000000FFFFFFFFFF9FFFFFFF1E00007FFFFFFFFFFE7FFFFFE3FFFFFC7FFFFFFFFFF7FFFFFCFFFFFF97FFFFFFFFFEFFFFFF3FFFFFFB3FFFFFFFFFCFFFFFFDFFFFFFBDFFFFFFFFFBFFFFFFEFFFFFF7DFFFFFFFFE3FFFFFFF3FFFFE7EFFFFFFFFDFFFFFFFF1FFFFCFE7FFFFFFF3FFFFFFFFC3FFF9FF3FFFFFFEFFFFFFFFFF07FE3FFEFFFFFF,
		ram_block1a_84.operation_mode = "rom",
		ram_block1a_84.port_a_address_clear = "none",
		ram_block1a_84.port_a_address_width = 13,
		ram_block1a_84.port_a_data_out_clear = "none",
		ram_block1a_84.port_a_data_out_clock = "clock0",
		ram_block1a_84.port_a_data_width = 1,
		ram_block1a_84.port_a_first_address = 24576,
		ram_block1a_84.port_a_first_bit_number = 12,
		ram_block1a_84.port_a_last_address = 32767,
		ram_block1a_84.port_a_logical_ram_depth = 130400,
		ram_block1a_84.port_a_logical_ram_width = 24,
		ram_block1a_84.ram_block_type = "AUTO",
		ram_block1a_84.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_85
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_85portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_85.clk0_core_clock_enable = "ena0",
		ram_block1a_85.clk0_input_clock_enable = "none",
		ram_block1a_85.clk0_output_clock_enable = "none",
		ram_block1a_85.connectivity_checking = "OFF",
		ram_block1a_85.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_85.init_file_layout = "port_a",
		ram_block1a_85.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_85.mem_init0 = 2048'h7607FFFFA17FF7777777FFFEEEE85FFFFE2FFEEEEEEEEFFFDDDD47FFFFE3FFDDDDDDDFFFFBBBBC7FFFFA5FFBBBBBBBFFF77777A5FFFFE3FF7777777FFFEEEEEC7FFFFCBEEEEEEEEFFFDDDDDDD3FFFFCFFDDDDDDDFFFBBBBBBF3FFFFD7FBBBBBBBFFFF777776BFFFF57F7777777FFFEEEEEEEAFFFF5FEEEEEEEEFFFDDDDDDF2FFFF6FFDDDDDDFFFFBBBBBBB6FFFFEFBBBBBBBFFF777777776FFFFEF7777777FFFEEEEEEEF7FFFFEEEEEEEFFFFFDDDDDDFF7FFFFEDDDDDDDFFFBBBBBBBFF7FFFFABBBFBBBFFF77777F77F5FFFFEF779F77FFFEEEEE6EFF5FFFFBEEFF6EFFFFDDDDBBDFFDFFFFF5DEBBDFFFFBBBB75BFEFFFFFF7BADDFFFF7777CED7FEFFFFFD777,
		ram_block1a_85.mem_init1 = 2048'h000000000001BFFFFFFFFFFE00000000000007FFFFFFFFFF400000000000002FFFFFFFFFF800000000000001FFFFFFFFFF000000000000000FFFFFFFFFE000003FFFC000007FFFFFFFF40001F00000F80002FFFFFFFFC000E1FFFFF870003FFFFFFFF80063FBBBBBFC6001FFFFFFFD0019FF777777F9800BFFFFFFD0027FEEEEEEEFE400BFFFFFFE009FFDDDDDDDFF9007FFFFFFE017FFBBBBBBBFFE807FFFFFFC02FFF7777777FFF403FFFFFFC0BFFFEEEEEEFFFFD03FFFFFF817FFDDDDDDDFFFBE017FFFFF81FFFBBBBBBBFFFF7817FFFFF02FFF777777FFFFEF40FFFFFF05FEEEEEEEEFFFDDDA0FFFFFF0BFFDDDDDDDFFFBBBD0FFFFFF07FFBBBBBBBFFFF7,
		ram_block1a_85.mem_init2 = 2048'hFFFFFFFFFFFF001FFFEFFFFFFFFFFFFFFFFFFE27FFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFCFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4E0727FFFFFFFFFFFFFFFFFCFFFFFFF3FFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFC00000000037FFFFFFFFFFFFF00000000000FFFFFFFFFFFFEC0000000000037FFFFFFFFFFD8,
		ram_block1a_85.mem_init3 = 2048'h07F000000000017FFFFD0000001F80007FE0003FFFFFE8000001FC001FFFC001FFFFFF4000000FF007FFFF003FFFFFFA0000007F01FFFFFE07FFFFFFE0000003E03FFFFFF9FFFFFFFFC000000E07FFFFFFEFFFFFFFF900000000FFFFFFFFBFFFFFFFE40000001FFFFFFFFEFFFFFFFF80000003FFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFEFFFFFF80000003FFFFFFFFFFDFFFFFFC0000007FFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFF800000FFFFFFFFFFDFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFF00007FFFFFFFFF,
		ram_block1a_85.operation_mode = "rom",
		ram_block1a_85.port_a_address_clear = "none",
		ram_block1a_85.port_a_address_width = 13,
		ram_block1a_85.port_a_data_out_clear = "none",
		ram_block1a_85.port_a_data_out_clock = "clock0",
		ram_block1a_85.port_a_data_width = 1,
		ram_block1a_85.port_a_first_address = 24576,
		ram_block1a_85.port_a_first_bit_number = 13,
		ram_block1a_85.port_a_last_address = 32767,
		ram_block1a_85.port_a_logical_ram_depth = 130400,
		ram_block1a_85.port_a_logical_ram_width = 24,
		ram_block1a_85.ram_block_type = "AUTO",
		ram_block1a_85.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_86
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_86portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_86.clk0_core_clock_enable = "ena0",
		ram_block1a_86.clk0_input_clock_enable = "none",
		ram_block1a_86.clk0_output_clock_enable = "none",
		ram_block1a_86.connectivity_checking = "OFF",
		ram_block1a_86.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_86.init_file_layout = "port_a",
		ram_block1a_86.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_86.mem_init0 = 2048'hFFFBFFFFDEFFFFFFFFFFFFFFFFF7BFFFF9DFFFFFFFFFFFFFFFFFB9FFFFDDFFFFFFFFFFFFFFFFFBBFFFFDBFFFFFFFFFFFFFFFFFDBFFFF9FFFFFFFFFFFFFFFFFFF9FFFFB7FFFFFFFFFFFFFFFFFEDFFFFB7FFFFFFFFFFFFFFFFFEDFFFFAFFFFFFFFFFFFFFFFFFF5FFFFAFFFFFFFFFFFFFFFFFFF5FFFFAFFFFFFFFFFFFFFFFFFFDFFFF9FFFFFFFFFFFFFFFFFFF9FFFF9FFFFFFFFFFFFFFFFFFF9FFFF9FFFFFFFFFFFFFFFFFFF9FFFF9FFFFFFFFFFFFFFFFFFF9FFFF9FFFFFFFFFFFFFFFFFFF9FFFFDFFFFFFFFFFFFFFFFFFFBFFFFDFFFFFFFFFFFFFFFFFFFBFFFF8FFF0FFFFFFFFFFC7FFF1FFFF8FFF47FFFFFFFFF8BFFF1FFFFCFFF03FFFFFFFFF03FFF3FFFFEFFF,
		ram_block1a_86.mem_init1 = 2048'hFFFFFFFFFFFE3FFFFFFFFFFDFFFFFFFFFFFFFBFFFFFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFF7FFFFFFFFFFFFFEFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFF9FFFFFC0003FFFFF9FFFFFFFFBFFFE0FFFFF07FFFDFFFFFFFF3FFF1FFFFFFF8FFFCFFFFFFFF7FF9FFFFFFFFF9FFEFFFFFFFEFFE7FFFFFFFFFE7FF7FFFFFFEFFDFFFFFFFFFFFBFF7FFFFFF9FF7FFFFFFFFFFFEFF9FFFFFF9FEFFFFFFFFFFFFF7F9FFFFFF3FDFFFFFFFFFFFFFBFCFFFFFF3F7FFFFFFFFFFFFFEFCFFFFFE7EFFFFFFFFFFFFFFFFEFFFFFF7EFFFFFFFFFFFFFFF7EFFFFFEFDFFFFFFFFFFFFFFFBF7FFFFCFBFFFFFFFFFFFFFFFDF3FFFFEF7FFFFFFFFFFFFFFFEF7FFFFCFFFFFFFFFFFFFFFF,
		ram_block1a_86.mem_init2 = 2048'h1FFFFFFFFFFE000FFFF0000007FFFFFFFFFFFFDFFFFFC00001FFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFF1FFFFFFFFFFFFFFFFFFE80000017FFFFFFFFFFFFFFFE83FFFFFC17FFFFFFFFFFFFFFC7FFFFFFFE3FFFFFFFFFFFFFF3FFFFFFFFFCFFFFFFFFFFFFFCFFFFFFFFFFF3FFFFFFFFFFFF3FFFFFFFFFFFCFFFFFFFFFFFC7,
		ram_block1a_86.mem_init3 = 2048'h04080000000001FFFFFF0000002040000000002FFFFFF8000000020000000001FFFFFFC000000010000000003FFFFFFE000000010000000007FFFFFFE00000000000000000FFFFFFFF40000012000000001FFFFFFFFD00000000000000007FFFFFFFF40000000000000001FFFFFFFFC00000000000000003FFFFFFFE00000000000000000FFFFFFF8000000000000000003FFFFFE0000001000000000003FFFFF80000001000000000007FFFFF0000000180000000001FFFFFF8000000380000000003FFFFFFC0000003C0000000007FFFFFFE0000007E000000000FFFFFFFF800000FF000000003FFFFFFFFE00001FF800000007FFFFFFFFF80003FFC000000,
		ram_block1a_86.operation_mode = "rom",
		ram_block1a_86.port_a_address_clear = "none",
		ram_block1a_86.port_a_address_width = 13,
		ram_block1a_86.port_a_data_out_clear = "none",
		ram_block1a_86.port_a_data_out_clock = "clock0",
		ram_block1a_86.port_a_data_width = 1,
		ram_block1a_86.port_a_first_address = 24576,
		ram_block1a_86.port_a_first_bit_number = 14,
		ram_block1a_86.port_a_last_address = 32767,
		ram_block1a_86.port_a_logical_ram_depth = 130400,
		ram_block1a_86.port_a_logical_ram_width = 24,
		ram_block1a_86.ram_block_type = "AUTO",
		ram_block1a_86.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_87
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_87portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_87.clk0_core_clock_enable = "ena0",
		ram_block1a_87.clk0_input_clock_enable = "none",
		ram_block1a_87.clk0_output_clock_enable = "none",
		ram_block1a_87.connectivity_checking = "OFF",
		ram_block1a_87.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_87.init_file_layout = "port_a",
		ram_block1a_87.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_87.mem_init0 = 2048'h0003FFFFC00000000000000000003FFFFC00000000000000000003FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFFC00000000000000000003FFFFC00000000000000000003FFFFC00020000000000100003FFFFC000,
		ram_block1a_87.mem_init1 = 2048'h0000000000007FFFFFFFFFF800000000000001FFFFFFFFFF000000000000000FFFFFFFFFE0000000000000007FFFFFFFFC0000000000000003FFFFFFFFC0000000000000003FFFFFFFF80000000000000001FFFFFFFF00000000000000000FFFFFFFE000000000000000007FFFFFFE000000000000000007FFFFFFC000000000000000003FFFFFFC000000000000000003FFFFFF8000000000000000001FFFFFF8000000000000000001FFFFFF0000000000000000000FFFFFF0000000000000000000FFFFFE00000000000000000007FFFFE00000000000000000007FFFFE00000000000000000007FFFFC00000000000000000003FFFFC0000000000000000,
		ram_block1a_87.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFE000000000007FFFFFFFFFFFF8000000000001FFFFFFFFFFFF0000000000000FFFFFFFFFFFE0,
		ram_block1a_87.mem_init3 = 2048'hF807FFFFFFFFFEFFFFFEFFFFFFC03FFFFFFFFFDFFFFFF7FFFFFE01FFFFFFFFFFFFFFFFBFFFFFF00FFFFFFFFFFFFFFFFDFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFBFFFFFE1FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_87.operation_mode = "rom",
		ram_block1a_87.port_a_address_clear = "none",
		ram_block1a_87.port_a_address_width = 13,
		ram_block1a_87.port_a_data_out_clear = "none",
		ram_block1a_87.port_a_data_out_clock = "clock0",
		ram_block1a_87.port_a_data_width = 1,
		ram_block1a_87.port_a_first_address = 24576,
		ram_block1a_87.port_a_first_bit_number = 15,
		ram_block1a_87.port_a_last_address = 32767,
		ram_block1a_87.port_a_logical_ram_depth = 130400,
		ram_block1a_87.port_a_logical_ram_width = 24,
		ram_block1a_87.ram_block_type = "AUTO",
		ram_block1a_87.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_88
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_88portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_88.clk0_core_clock_enable = "ena0",
		ram_block1a_88.clk0_input_clock_enable = "none",
		ram_block1a_88.clk0_output_clock_enable = "none",
		ram_block1a_88.connectivity_checking = "OFF",
		ram_block1a_88.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_88.init_file_layout = "port_a",
		ram_block1a_88.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_88.mem_init0 = 2048'h50526E7FEECC444555119888889D0DD768798888A22233311104E5F96CF5311110444666222286BF3F9CE6222208888CC4445173E733C2CC44411111988888263CE67AD98888A222331111046F9FCFCF31155444466222AA8A23F9F8E2222A8888844455510AFEBF4044455111108888AA208FDFF08888A222331111044442F9FC491114444666222288892F3F93222208888CC44451111EE773AC4441111198888822235CEE7B8888A22233111104444C9FCCB1155444466222AA88885BB99B2228888884445551111FF6BBCC45E111108888AAA2233ED76B88BFA2331111143A466FF9FF9915DE4666222086C8CDBF6FF9A21AE8CCC44452B519986EFFC041,
		ram_block1a_88.mem_init1 = 2048'hD9999DFFFFF5BF3F369FBBDA533333BBFEEE07E7E6EBB77322E666777FDDCC4CFCFE76E77EDCCCCEEFFFBB9EFF9BDEDCECFB99999DFFF77353F37BDBDDDB73334BFCBEEE65BE6F477230EEE74A9196B5CCC2CDEBEEF744CC02F1D83AE999ADBD7DDABE99FB02220867D339F7AFBFD0D3238C44451136E732E5EFB2CAE4F988AAA22242CF2EBB675A9CE11111544444D9D5D7FFEBC39E22222A8888813A1AE6DD7DF64C44455511988F6BCDF7A72EE98888A2223331EF4FFDF5E3DD31111044466624719BBEBF5826222208888CC46FC777D7D704CC444511119889B96EE2F527198888A222333117EBDBDEFCC111115444462222BF3B7BDC9E22222A88888444,
		ram_block1a_88.mem_init2 = 2048'h5FFFFFFFFFFF0147FFF1FFFF97FFFFFFFFFFF913FFFF53FFCEFFFFFFFFFFFFFFFFFFFCF02BBFFFFFFFFFFFFFFFFFFFFA8D1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7E6F6E467DEFDFFDC8DBDBDDCFCFCEEBDBF9DB9BDD7B7B33F9F9FBBD3B3F3FFB7AA76FEE773F3B77AF67E7FF6F5CEDEDCEE7E76675ECFCFFEDCE9D9DB9FCFCFDFEBDFFFFFFB957B7B73F9F9DBD97FFADF40FFEF6F667FBF3F772FEA730CC97CECFFCFD7E76FF5F461DB9864FD9FB9F9FCECCEB30AF99B051FF3BF3F3F9DBFDCCEC3333B3F2EF6E7E673B33BBA6E6667FFE5DEDCFCCE76EF6C6CCCCCFFFFD25F9F9FCFDDEEB,
		ram_block1a_88.mem_init3 = 2048'h0F3800096A0003FFFFFC80000031C0028F10000FFFFFEC0000000F0019F2C807FFFFFFE00000104802FFF080BFFFFFFF0000000183BFFFEB5FFFFFFFE4000009B0BFFFFF85FFFFFFFF6000002701FFFFFF4FFFFFFFFA000001E1BFFFFFFCFFFFFFFFED00000017FFFFFFF77FFFFFFF94000006FFFFFFFFCBFFFFFFFFEB03925FFFFFFFFF57FFFFFF3F3F2597FFFFFFFFFDBFFFFFED95FE69FFFFFFFFFFF7FFFFFC7FFFFFFFFFFFFFFFFDFFFFFF9FFFFFF9DFFFFFFFFFBFFFFFFBFFFFFF79FFFFFFFFF7FFFFFFF7FFFFFFCFFFFFFFFF3FFFFFFF3FFFFFFCFFFFFFFFBFFFFFFFF1FFFFCFE7FFFFFFE5FFFFFFFFE9FFF2FF5FFFFFFBFFFFFFFFFFBBFA7FFC7FFFFF,
		ram_block1a_88.operation_mode = "rom",
		ram_block1a_88.port_a_address_clear = "none",
		ram_block1a_88.port_a_address_width = 13,
		ram_block1a_88.port_a_data_out_clear = "none",
		ram_block1a_88.port_a_data_out_clock = "clock0",
		ram_block1a_88.port_a_data_width = 1,
		ram_block1a_88.port_a_first_address = 24576,
		ram_block1a_88.port_a_first_bit_number = 16,
		ram_block1a_88.port_a_last_address = 32767,
		ram_block1a_88.port_a_logical_ram_depth = 130400,
		ram_block1a_88.port_a_logical_ram_width = 24,
		ram_block1a_88.ram_block_type = "AUTO",
		ram_block1a_88.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_89
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_89portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_89.clk0_core_clock_enable = "ena0",
		ram_block1a_89.clk0_input_clock_enable = "none",
		ram_block1a_89.clk0_output_clock_enable = "none",
		ram_block1a_89.connectivity_checking = "OFF",
		ram_block1a_89.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_89.init_file_layout = "port_a",
		ram_block1a_89.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_89.mem_init0 = 2048'h2687EFB3D1B333322266666666708DEEEBBE66664CCCCCCCCCD8FFFDDDF9CCCCCD999999999931BFB9B9C99999B33333333326B9F6F7C53333366666666666C83EDEE9C666664CCCCCCCCCD9F3D9DFF4CCC889999999991133FB3BF3D999913333333322264C667F2F3332266666666644CFFCDFF7E6664CCCCCCCCCD9998D9BFF1CCCC9999999999933338B7FDA9999B333333333266664EF7B2333366666666666CCCC4DEF7F66664CCCCCCCCCD9999EBFEDBCC88999999999113333D7BDB899933333333322266661F7B7E332766666666645CCCC5EE6ED664F4CCCCCCCC9B99999FDCFD4C9FD9999999B3FD3329FB9F999BED333333324EC6679773FE736,
		ram_block1a_89.mem_init1 = 2048'hA6666644445AF37FBBBFDDBCACCCCCCC8999D1EFF777BBBF59999999913331ADFECDF77EEA3333333222666DFFDDBEEFDC66666666444CCCE7FBB6DDBBA0CCCC837409999A7F76F7BFFC199864B1D1E33320EEDDF76FA3334133FA2EE666D9DBBEEDE6662E7999B3A74CC67B76D9BC2CCEF33332667519C37EDB7FC19BA666444CCCCD303DDD7EEFB3CCCCCC899999165FBB3CDDFE61999991333336CDFF7EBBBB4A3333322266666D9CFEDB7FD91666664CCCCCCC82BD9B6EEC26CCCCCD9999999B46777DDB86D99999B333333330D6EFBB22EB33333266666666D0BDEF6E996666664CCCCCCCC213BB6DEFCCCCCC899999999937B77DBE2999999133333333,
		ram_block1a_89.mem_init2 = 2048'hBFFFFFFFFFFCC95FFFE400000BFFFFFFFFFFFAD3FFFF180018FFFFFFFFFFFFFFFFFFFF8421FFFFFFFFFFFFFFFFFFFFFF973FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF66EF77FDDDECDFEEFFBBDDBDECDFEDDDBBFDBBDDBBB77BB7FD9BFDDBF77FB3FBB77EEFF6F7B37BBB76EFF67F76EFDDEEDEF66F77EEDDFECFEEFDFBBDDBFECDFECDDB9FFFFF9FBB77BB7FD9BDDBFB7F67DF97F76EF76FFB37FBBF7F2570EA37FDDFCDFE66F766EFADF604FB27BBFDBFDCDEEFDF4B4B99B82C2F7B37FB9BDD9BEDA8CCCCCB5A7F76FF7B7BBF7E7599999112E7EEDFEF6F776E9333333222268D9BFD9DFEEDC4,
		ram_block1a_89.mem_init3 = 2048'h0F3800058400037FFFFC80000021C001BF8C003FFFFFE40000008F005803F003FFFFFFA0000014701A0002E07FFFFFFC000000A10100000C97FFFFFFD4000006E050000011FFFFFFFFC000002C1C00000047FFFFFFFE800001C3000000003FFFFFFFED00000060000000007FFFFFFFC80000140000000013FFFFFFFF8C0074400000000047FFFFFF2A5864880000000001BFFFFFF7E601E5000000000007FFFFFAFFFFFF9C0000000000FFFFFF3FFFFFFB40000000002FFFFFFDFFFFFFFE000000000DFFFFFFFFFFFFF3F0000000007FFFFFFFBFFFFE7D800000003FFFFFFFF8FFFFEFEC0000000BFFFFFFFFF3FFFAFF80000000BFFFFFFFFF2FFDFFFE000000,
		ram_block1a_89.operation_mode = "rom",
		ram_block1a_89.port_a_address_clear = "none",
		ram_block1a_89.port_a_address_width = 13,
		ram_block1a_89.port_a_data_out_clear = "none",
		ram_block1a_89.port_a_data_out_clock = "clock0",
		ram_block1a_89.port_a_data_width = 1,
		ram_block1a_89.port_a_first_address = 24576,
		ram_block1a_89.port_a_first_bit_number = 17,
		ram_block1a_89.port_a_last_address = 32767,
		ram_block1a_89.port_a_logical_ram_depth = 130400,
		ram_block1a_89.port_a_logical_ram_width = 24,
		ram_block1a_89.ram_block_type = "AUTO",
		ram_block1a_89.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_90
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_90portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_90.clk0_core_clock_enable = "ena0",
		ram_block1a_90.clk0_input_clock_enable = "none",
		ram_block1a_90.clk0_output_clock_enable = "none",
		ram_block1a_90.connectivity_checking = "OFF",
		ram_block1a_90.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_90.init_file_layout = "port_a",
		ram_block1a_90.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_90.mem_init0 = 2048'h030BFEFF918000000000000000189FCFFB300000000000000001CDB9FFC8000000000000000009773FF9F0000000000000000079E6FFE20000000000000000047CCFFFA000000000000000001D99FC680000000000000000016B3FBB0000000000000000003CE6F7300000000000000000005CCEFB0000000000000000001C99DDA00000000000000000005B3B9100000000000000000009E7F3800000000000000000001CFE6D0000000000000000000B9DCCD0000000000000000000B3F99D0000000000000000000B7F33B0006000000000018000DFF66800000000000000040001DFCEA00104000000000800005BF9DA80122000000001100014FF3BC800,
		ram_block1a_90.mem_init1 = 2048'h800000000016733BFF9DFFFDA0000000000059677FF3FFFF600000000000006CEFFF7FFFFE0000000000000FDDFFFFFFFFE00000000000007FBFFFFFFFB000000374000002F7FFF3FFFB0000658E1AE0000DFFFF7FFF300042CC05D6E0004BFFFFFFE40029800000194002FFFFFFFDE0090000000009007BFFFFFFE802C00000000024017FFFFFFD00B00000000000F00BFFFFFFC814000000000002813FFFFFF703800000000000140FFFFFFF9000000000000000009FFFFFF40000000000000000027FFFFFC000000000000000007FFEFFBA2000000000000000C1FFCFFFC4000000000000000A3FFFFFD4E00000000000000072BFFFFD0400000000000000,
		ram_block1a_90.mem_init2 = 2048'h6FFFFFFFFFFCD9E7FFF7FFFFD7FFFFFFFFFFFC77FFFF07FFE3FFFFFFFFFFFFFFFFFFFC13C93FFFFFFFFFFFFFFFFFFFF8DDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6667FFFFFFCCCEFFFFFF999FCCCEFFFFFFB999FFFFFFF333B999DFFFFFF733BFFFFFFEE67F333FFFFFFEE677FFFFFFCCCFE667FFFFFFDCCEFFFFFFF999DCCCEFFFFFDFFFFFBFFFFF333B999FFFFFFF034A87FFFFE6677333BFFFFF6CF0F32BFFFDCCEF667FFFFE4BE7FC7D37FFB99DFCCFFFFDBF2399B94FDBF333BF99FFFFF3280000034D7E6677F33FFFFDD400000002BBCCCEFF67FFFEB20000000004C599DFFCEFFFF6,
		ram_block1a_90.mem_init3 = 2048'hFADBFFFF17FFFCFFFFFE7FFFFFAEDFFF007FFFCFFFFFE3FFFFFC75FFC7FC3FFFFFFFFF9FFFFFFBBFFDFFFDBFFFFFFFFCFFFFFFDDFE7FFFF1E7FFFFFFEBFFFFFE3FAFFFFFE9FFFFFFFF1FFFFFE7FBFFFFFFB7FFFFFFFA7FFFFFFE7FFFFFFF1FFFFFFFE4FFFFFFCFFFFFFFFDFFFFFFFFFFFFFFF1FFFFFFFFF1FFFFFFFE4FFFF0BFFFFFFFFFC7FFFFFF0F17B33FFFFFFFFFFFFFFFFFFC07FFE1FFFFFFFFFFFBFFFFF900000013FFFFFFFFFEFFFFFF00000001BFFFFFFFFFCFFFFFF80000001BFFFFFFFFF5FFFFFFE000000BEFFFFFFFFF3FFFFFFE0000017F7FFFFFFFDFFFFFFFF6000027FBFFFFFFFBFFFFFFFFF80002FF1FFFFFFC7FFFFFFFFF68003FFAFFFFFF,
		ram_block1a_90.operation_mode = "rom",
		ram_block1a_90.port_a_address_clear = "none",
		ram_block1a_90.port_a_address_width = 13,
		ram_block1a_90.port_a_data_out_clear = "none",
		ram_block1a_90.port_a_data_out_clock = "clock0",
		ram_block1a_90.port_a_data_width = 1,
		ram_block1a_90.port_a_first_address = 24576,
		ram_block1a_90.port_a_first_bit_number = 18,
		ram_block1a_90.port_a_last_address = 32767,
		ram_block1a_90.port_a_logical_ram_depth = 130400,
		ram_block1a_90.port_a_logical_ram_width = 24,
		ram_block1a_90.ram_block_type = "AUTO",
		ram_block1a_90.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_91
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_91portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_91.clk0_core_clock_enable = "ena0",
		ram_block1a_91.clk0_input_clock_enable = "none",
		ram_block1a_91.clk0_output_clock_enable = "none",
		ram_block1a_91.connectivity_checking = "OFF",
		ram_block1a_91.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_91.init_file_layout = "port_a",
		ram_block1a_91.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_91.mem_init0 = 2048'h000F77BBB9800000000000000019FEF77F300000000000000000CDDFEE980000000000000000019BFDDAC00000000000000000357FBBE00000000000000000007FF77B8000000000000000001DFFEF38000000000000000001CFFDD680000000000000000016FFBBE80000000000000000016FF77600000000000000000007FFEFE00000000000000000007FFDF70000000000000000000FFEBF600000000000000000006FD7F30000000000000000000DFBFFB0000000000000000000DF7FFF0000000000000000000FEEFFD0006000000000018000BDDFFD000F00000000003C000BBBFDF001FC000000000FC000F77FB9801FE000000001FC001BEEF75800,
		ram_block1a_91.mem_init1 = 2048'h8000000000137FF777FBBBBBE000000000007FFEEEEF7777F0000000000000FFDDDDEEEEFC0000000000000BFBBBBDDDDDA00000000000005B7777BBBB98000003740000039EEEEF7773000063801CE0000DDDDDEEEF60005600000460006FBBBDDDE6002C000000034006F777BBBCA00E00000000070052EEE777780380000000000C01FDDDEEEB80A00000000000501DBBBDDDF81000000000000081F777BBB6030000000000000C07EEE777700000000000000000EDDDEEFE0000000000000000077BBDDF4000000000000000006F77BBEA2000000000000000C16EF7778600000000000000061FDDEECCC000000000000000333BBDDF0000000000000000,
		ram_block1a_91.mem_init2 = 2048'h0FFFFFFFFFFCB9A7FFE4000007FFFFFFFFFFFCE7FFFF500008FFFFFFFFFFFFFFFFFFFD300CFFFFFFFFFFFFFFFFFFFFFD20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFEEEEEEEFFFDDDDDDDFFFEFFFDDDDDDDDFFFBBBBBBBFFFDFFFBBBBBBBBFF777777777FEBFFF77777777FEEEEEEEEFFFD7FFEEEEEEEEFFDDDDDDDDFFFBFFFDDDDDDFFFFFFFBBBBBFFF7FFFBBBBBBF0244AFF7777FFEEFFF77777E1C0F03C3EEEEFFDDFFEEEEEF27F803FE47DDDFFBBFFDDDDF17B399B8DE8FBFFF77FFBBBBD3880000031CB7FFEEEFF77778C40000000231FFFDDDFEEEEFB20000000004C7FFBBBFDDDDEC,
		ram_block1a_91.mem_init3 = 2048'hFE13FFFE0FFFFF7FFFFFFFFFFFA09FFF402FFFCFFFFFFFFFFFFD05FFC0005FF9FFFFFF7FFFFFF02FF00000FF7FFFFFFBFFFFFF81FF000002E7FFFFFFC7FFFFFC3FC0000003FFFFFFFFFFFFFFE1F00000003FFFFFFFF8FFFFFFFE000000013FFFFFFFF7FFFFFFC0000000047FFFFFFF9FFFFFF00000000011FFFFFFFF0FFFF380000000004FFFFFFFF04FC54000000000019FFFFFE3F8001C800000000009FFFFF8FFFFFFD800000000017FFFFFFFFFFFF980000000000FFFFFFDFFFFFF9E0000000007FFFFFFFFFFFFFBC000000001FFFFFFFE7FFFFEFD000000001FFFFFFFF3FFFFD7E800000009FFFFFFFFCFFFFAFF800000007FFFFFFFFF87FE7FF9000000,
		ram_block1a_91.operation_mode = "rom",
		ram_block1a_91.port_a_address_clear = "none",
		ram_block1a_91.port_a_address_width = 13,
		ram_block1a_91.port_a_data_out_clear = "none",
		ram_block1a_91.port_a_data_out_clock = "clock0",
		ram_block1a_91.port_a_data_width = 1,
		ram_block1a_91.port_a_first_address = 24576,
		ram_block1a_91.port_a_first_bit_number = 19,
		ram_block1a_91.port_a_last_address = 32767,
		ram_block1a_91.port_a_logical_ram_depth = 130400,
		ram_block1a_91.port_a_logical_ram_width = 24,
		ram_block1a_91.ram_block_type = "AUTO",
		ram_block1a_91.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_92
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_92portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_92.clk0_core_clock_enable = "ena0",
		ram_block1a_92.clk0_input_clock_enable = "none",
		ram_block1a_92.clk0_output_clock_enable = "none",
		ram_block1a_92.connectivity_checking = "OFF",
		ram_block1a_92.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_92.init_file_layout = "port_a",
		ram_block1a_92.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_92.mem_init0 = 2048'h001BFFFFD1800000000000000018BFFFF920000000000000000049FFFFF8000000000000000001FFFFFFE000000000000000007FFFFFB0000000000000000000DFFFFAC0000000000000000035FFFFA80000000000000000015FFFF200000000000000000004FFFFA80000000000000000015FFFFA00000000000000000005FFFFB0000000000000000000DFFFF30000000000000000000DFFFF200000000000000000004FFFFB0000000000000000000DFFFFB0000000000000000000DFFFFF0000000000000000000FFFFFF0006000000000018000FFFFFB000F00000000003C000DFFFFD001FC000000000FC000BFFFFD801DE000000001EC001BFFFFD800,
		ram_block1a_92.mem_init1 = 2048'h8000000000173FFFFFFFFFF9A0000000000059FFFFFFFFFFB0000000000000DFFFFFFFFFF60000000000000EFFFFFFFFFEE000000000000077FFFFFFFF98000003740000039FFFFFFFFB0000607FE0E0000DFFFFFFFFE0004E00000760007FFFFFFFFC00240000000240037FFFFFFEE00A00000000050077FFFFFFF80280000000000401FFFFFFF900A000000000005009FFFFFFB81800000000000181DFFFFFF2030000000000000C05FFFFFFF00000000000000000FFFFFFF40000000000000000027FFFFFC000000000000000007FFFFFEE2000000000000000C37FFFFC86000000000000000613FFFFDC800000000000000013BFFFFD8000000000000000,
		ram_block1a_92.mem_init2 = 2048'hBFFFFFFFFFFE8617FFF3FFFFEFFFFFFFFFFFFF9FFFFFCFFFF0FFFFFFFFFFFFFFFFFFFF8FF1BFFFFFFFFFFFFFFFFFFFFA425FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2BBDCFFFFFFFFFFFFFFFFFFD43FFFC2FFFFFFFFFFFFFFFFE1FFFFFFF8FFFFFFFFFFFFFFF4FC399B83F2FFFFFFFFFFFFFD7C80000033EBFFFFFFFFFFFFDE4000000027BFFFFFFFFFFFE7A0000000005FFFFFFFFFFFFCE,
		ram_block1a_92.mem_init3 = 2048'h061C00000000017FFFFD00000040E0007FE0001FFFFFF800000206001FFFC003FFFFFFC00000002007FFFF803FFFFFFA0000000101FFFFFE0FFFFFFFC0000000203FFFFFF8FFFFFFFF4000001007FFFFFFDFFFFFFFFC00000000FFFFFFFE1FFFFFFFF40000001FFFFFFFF97FFFFFFF8000000BFFFFFFFFE5FFFFFFFDB0000D7FFFFFFFFF97FFFFFF5EC0067FFFFFFFFFFEDFFFFFD7FFFFFE7FFFFFFFFFF7FFFFF9FFFFFFF7FFFFFFFFFE7FFFFFBFFFFFFDBFFFFFFFFFCFFFFFFFFFFFFFB9FFFFFFFFFDFFFFFFCFFFFFF3DFFFFFFFFE7FFFFFFE7FFFFFFDFFFFFFFFCFFFFFFFFDFFFFEFFFFFFFFFF3FFFFFFFFE7FFFDFFBFFFFFFEFFFFFFFFFFDFFF3FFEFFFFFF,
		ram_block1a_92.operation_mode = "rom",
		ram_block1a_92.port_a_address_clear = "none",
		ram_block1a_92.port_a_address_width = 13,
		ram_block1a_92.port_a_data_out_clear = "none",
		ram_block1a_92.port_a_data_out_clock = "clock0",
		ram_block1a_92.port_a_data_width = 1,
		ram_block1a_92.port_a_first_address = 24576,
		ram_block1a_92.port_a_first_bit_number = 20,
		ram_block1a_92.port_a_last_address = 32767,
		ram_block1a_92.port_a_logical_ram_depth = 130400,
		ram_block1a_92.port_a_logical_ram_width = 24,
		ram_block1a_92.ram_block_type = "AUTO",
		ram_block1a_92.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_93
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_93portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_93.clk0_core_clock_enable = "ena0",
		ram_block1a_93.clk0_input_clock_enable = "none",
		ram_block1a_93.clk0_output_clock_enable = "none",
		ram_block1a_93.connectivity_checking = "OFF",
		ram_block1a_93.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_93.init_file_layout = "port_a",
		ram_block1a_93.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_93.mem_init0 = 2048'h01FFFFFFBE800000000000000017DFFFFFD00000000000000000BFFFFFF6000000000000000006FFFFFB2000000000000000004DFFFFFC000000000000000003FFFFFF4000000000000000002FFFFFF0000000000000000000FFFFFF8000000000000000001FFFFF78000000000000000001EFFFF70000000000000000000EFFFF70000000000000000000EFFFFF0000000000000000000EFFFFE00000000000000000007FFFFF0000000000000000000FFFFFF0000000000000000000FFFFFF0000000000000000000FFFFFB0006000000000018000DFFFFB000F00000000003C000DFFFFF001FC000000000FC000FFFFFF801DE000000001EC001FFFFFD800,
		ram_block1a_93.mem_init1 = 2048'h7FFFFFFFFFEFBFFFFFFFFFFFDFFFFFFFFFFFBFFFFFFFFFFF7FFFFFFFFFFFFFEFFFFFFFFFEFFFFFFFFFFFFFF77FFFFFFFFFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFC8BFFFFFDFFFFFFFFF7FFFF9FFFFF1FFFFEFFFFFFFFFFFFBE0000079FFFFFFFFFFFFFFFDC00000003BFFFFFFFFFFDDFF60000000006FFBBFFFFFFFFFD80000000000BFFFFFFFFFFFF6000000000006FFFFFFFFFF7E80000000000017EFFFFFFFFFD0000000000000BFEFFFFFFEFC00000000000003F7FFFFFFFF800000000000001FF7FFFFEFF000000000000000FB7FFFFFDC000000000000000BFFFFFFFFA0000000000000005FFFFFFFB40000000000000002DFFFFFFF800000000000000,
		ram_block1a_93.mem_init2 = 2048'h0FFFFFFFFFFCFFFFFFE0000007FFFFFFFFFFFD0BFFFFC00002FFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFE817FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4C03A7FFFFFFFFFFFFFFFFFCFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6647FFFFFFFFFFFFFFFFEFF7FFFFFCFF7FFFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFEFDFFFFFFFFFBF7FFFFFFFFFFDF,
		ram_block1a_93.mem_init3 = 2048'hFA17FFFFFFFFFE7FFFFCFFFFFFC0BFFF801FFFEFFFFFF7FFFFFE05FFE0003FFFFFFFFFBFFFFFF03FF800007FFFFFFFF9FFFFFF80FE000001FFFFFFFFFFFFFFFC3FC0000006FFFFFFFF3FFFFFE3F80000000FFFFFFFFBFFFFFFFF000000003FFFFFFFFBFFFFFFE000000001FFFFFFFF9FFFFFFC0000000007FFFFFFFF7FFFFE00000000001FFFFFFF7E3FF8700000000000FFFFFFEFFFFFFE000000000003FFFFFBFFFFFFF00000000000FFFFFFFFFFFFFD80000000000FFFFFFFFFFFFFFC0000000007FFFFFFDFFFFFFBC0000000003FFFFFFEFFFFFFFF000000001FFFFFFFF7FFFFFFE800000003FFFFFFFFDFFFFFFF00000000FFFFFFFFFF7FFFFFFC000000,
		ram_block1a_93.operation_mode = "rom",
		ram_block1a_93.port_a_address_clear = "none",
		ram_block1a_93.port_a_address_width = 13,
		ram_block1a_93.port_a_data_out_clear = "none",
		ram_block1a_93.port_a_data_out_clock = "clock0",
		ram_block1a_93.port_a_data_width = 1,
		ram_block1a_93.port_a_first_address = 24576,
		ram_block1a_93.port_a_first_bit_number = 21,
		ram_block1a_93.port_a_last_address = 32767,
		ram_block1a_93.port_a_logical_ram_depth = 130400,
		ram_block1a_93.port_a_logical_ram_width = 24,
		ram_block1a_93.ram_block_type = "AUTO",
		ram_block1a_93.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_94
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_94portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_94.clk0_core_clock_enable = "ena0",
		ram_block1a_94.clk0_input_clock_enable = "none",
		ram_block1a_94.clk0_output_clock_enable = "none",
		ram_block1a_94.connectivity_checking = "OFF",
		ram_block1a_94.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_94.init_file_layout = "port_a",
		ram_block1a_94.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_94.mem_init0 = 2048'hFE03FFFFC07FFFFFFFFFFFFFFFE03FFFF80FFFFFFFFFFFFFFFFF01FFFFC1FFFFFFFFFFFFFFFFF83FFFFC1FFFFFFFFFFFFFFFFF83FFFF83FFFFFFFFFFFFFFFFFC1FFFF83FFFFFFFFFFFFFFFFFC1FFFF87FFFFFFFFFFFFFFFFFE1FFFF87FFFFFFFFFFFFFFFFFE1FFFF87FFFFFFFFFFFFFFFFFE1FFFF8FFFFFFFFFFFFFFFFFFF1FFFF8FFFFFFFFFFFFFFFFFFF1FFFF8FFFFFFFFFFFFFFFFFFF1FFFF9FFFFFFFFFFFFFFFFFFF9FFFF8FFFFFFFFFFFFFFFFFFF1FFFF8FFFFFFFFFFFFFFFFFFF1FFFF8FFFFFFFFFFFFFFFFFFF1FFFFCFFF9FFFFFFFFFFE7FFF3FFFF8FFF0FFFFFFFFFFC3FFF1FFFF8FFE03FFFFFFFFF03FFF1FFFFC7FE21FFFFFFFFE13FFE3FFFFE7FF,
		ram_block1a_94.mem_init1 = 2048'h0000000000003FFFFFFFFFFC00000000000003FFFFFFFFFF800000000000001FFFFFFFFFF000000000000000FFFFFFFFFE0000000000000007FFFFFFFF80000000000000001FFFFFFFF80000000000000001FFFFFFFF000001FFFFF800000FFFFFFFF00003FFFFFFFC0000FFFFFFFE0001FFFFFFFFF80007FFFFFFC0007FFFFFFFFFF0003FFFFFF8001FFFFFFFFFFF8001FFFFFF8007FFFFFFFFFFFE001FFFFFF000FFFFFFFFFFFFF000FFFFFF003FFFFFFFFFFFFFC00FFFFFE007FFFFFFFFFFFFFE00FFFFFF00FFFFFFFFFFFFFFF00FFFFFE01FFFFFFFFFFFFFFF007FFFFC01FFFFFFFFFFFFFFF803FFFFE03FFFFFFFFFFFFFFFC07FFFFC07FFFFFFFFFFFFFF,
		ram_block1a_94.mem_init2 = 2048'hFFFFFFFFFFFE001FFFEFFFFFFBFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFCFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFF9FFFFFFFFFFFFFFFFFFE80000017FFFFFFFFFFFFFFFE8000000017FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFC000000000003FFFFFFFFFFFF0000000000000FFFFFFFFFFFC0,
		ram_block1a_94.mem_init3 = 2048'hFDEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFEFFFFFEFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFEFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF81FFFF8FFFFFFFFFFF7FFFFFF0000000FFFFFFFFFFFFFFFFF80000001FFFFFFFFFFFFFFFFF000000017FFFFFFFFFEFFFFFF80000003FFFFFFFFFF9FFFFFFE0000003FFFFFFFFFFFFFFFFFE0000007EFFFFFFFFFFFFFFFFF800000FF7FFFFFFFDFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFF00007FFFFFFFFF,
		ram_block1a_94.operation_mode = "rom",
		ram_block1a_94.port_a_address_clear = "none",
		ram_block1a_94.port_a_address_width = 13,
		ram_block1a_94.port_a_data_out_clear = "none",
		ram_block1a_94.port_a_data_out_clock = "clock0",
		ram_block1a_94.port_a_data_width = 1,
		ram_block1a_94.port_a_first_address = 24576,
		ram_block1a_94.port_a_first_bit_number = 22,
		ram_block1a_94.port_a_last_address = 32767,
		ram_block1a_94.port_a_logical_ram_depth = 130400,
		ram_block1a_94.port_a_logical_ram_width = 24,
		ram_block1a_94.ram_block_type = "AUTO",
		ram_block1a_94.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_95
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_95portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_95.clk0_core_clock_enable = "ena0",
		ram_block1a_95.clk0_input_clock_enable = "none",
		ram_block1a_95.clk0_output_clock_enable = "none",
		ram_block1a_95.connectivity_checking = "OFF",
		ram_block1a_95.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_95.init_file_layout = "port_a",
		ram_block1a_95.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_95.mem_init0 = 2048'h0003FFFFC00000000000000000003FFFFC00000000000000000003FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFF800000000000000000001FFFFC00000000000000000003FFFFC00000000000000000003FFFFC00000000000000000003FFFFC000,
		ram_block1a_95.mem_init1 = 2048'h0000000000007FFFFFFFFFF800000000000001FFFFFFFFFF000000000000000FFFFFFFFFE0000000000000007FFFFFFFFC0000000000000003FFFFFFFFC0000000000000003FFFFFFFF80000000000000001FFFFFFFF00000000000000000FFFFFFFE000000000000000007FFFFFFE000000000000000007FFFFFFC000000000000000003FFFFFFC000000000000000003FFFFFF8000000000000000001FFFFFF8000000000000000001FFFFFF0000000000000000000FFFFFF0000000000000000000FFFFFE00000000000000000007FFFFE00000000000000000007FFFFE00000000000000000007FFFFC00000000000000000003FFFFC0000000000000000,
		ram_block1a_95.mem_init2 = 2048'h1FFFFFFFFFFF000FFFF0000007FFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFE000000000007FFFFFFFFFFFF8000000000001FFFFFFFFFFFF0000000000000FFFFFFFFFFFE0,
		ram_block1a_95.mem_init3 = 2048'h00000000000000FFFFFE0000000000000000001FFFFFF0000000000000000001FFFFFF8000000000000000003FFFFFFC000000000000000007FFFFFFE00000000000000001FFFFFFFF80000000000000001FFFFFFFFC00000000000000007FFFFFFFF00000000000000000FFFFFFFFE00000000000000003FFFFFFFE00000000000000000FFFFFFF8000000000000000003FFFFFE0000001000000000003FFFFFC0000001000000000007FFFFF0000000380000000001FFFFFF8000000380000000003FFFFFFC0000007C0000000007FFFFFFF0000007E000000000FFFFFFFF800000FF000000003FFFFFFFFE00001FF800000007FFFFFFFFF80003FFC000000,
		ram_block1a_95.operation_mode = "rom",
		ram_block1a_95.port_a_address_clear = "none",
		ram_block1a_95.port_a_address_width = 13,
		ram_block1a_95.port_a_data_out_clear = "none",
		ram_block1a_95.port_a_data_out_clock = "clock0",
		ram_block1a_95.port_a_data_width = 1,
		ram_block1a_95.port_a_first_address = 24576,
		ram_block1a_95.port_a_first_bit_number = 23,
		ram_block1a_95.port_a_last_address = 32767,
		ram_block1a_95.port_a_logical_ram_depth = 130400,
		ram_block1a_95.port_a_logical_ram_width = 24,
		ram_block1a_95.ram_block_type = "AUTO",
		ram_block1a_95.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_96
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_96portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_96.clk0_core_clock_enable = "ena0",
		ram_block1a_96.clk0_input_clock_enable = "none",
		ram_block1a_96.clk0_output_clock_enable = "none",
		ram_block1a_96.connectivity_checking = "OFF",
		ram_block1a_96.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_96.init_file_layout = "port_a",
		ram_block1a_96.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_96.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFCCFFFFFFFFFFFFFFFFFFFFFFFCEFFFFFFFFFFFFFFFFFFFFFFFCCFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE6FFFFFFFFFFFFFFFFFFFFFFFF3BFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFF8DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE63FFFFFFFFFFFFFFFFFFFFFFE77FFFFFFFFFFFFFFFFFFFFFFF3DFFFFFFFFFFFFFFFFFFFFFFF1EFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_96.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCDFFFFFFFFFFFFFFFFFFFFFFFAEFFFFFFFFFFFFFFFFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFF9DFFFFFFFFFFFFFFFFFFFFFFF9DFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFF9BFFFFFFFFFFFF,
		ram_block1a_96.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFFFFEE7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFCDFFFFFFFFFFFFFFFFFFFFFFFFD,
		ram_block1a_96.mem_init3 = 2048'hF07817FFF18FFFFFFFFFFFFFFE07C177FEC8FFFFFFFFFFFFFFE0FE0BBF9F87FFFFFFFFFFFFFA3FE039E2C07FFFFFFFFFFFFF83FF002A0003FFFFFFFFFFFFF03FFC000001FFFFFFFFFFFFFF07FFF400017FFFFFFFFFFFFFE1FFFFEC0F5FFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_96.operation_mode = "rom",
		ram_block1a_96.port_a_address_clear = "none",
		ram_block1a_96.port_a_address_width = 13,
		ram_block1a_96.port_a_data_out_clear = "none",
		ram_block1a_96.port_a_data_out_clock = "clock0",
		ram_block1a_96.port_a_data_width = 1,
		ram_block1a_96.port_a_first_address = 32768,
		ram_block1a_96.port_a_first_bit_number = 0,
		ram_block1a_96.port_a_last_address = 40959,
		ram_block1a_96.port_a_logical_ram_depth = 130400,
		ram_block1a_96.port_a_logical_ram_width = 24,
		ram_block1a_96.ram_block_type = "AUTO",
		ram_block1a_96.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_97
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_97portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_97.clk0_core_clock_enable = "ena0",
		ram_block1a_97.clk0_input_clock_enable = "none",
		ram_block1a_97.clk0_output_clock_enable = "none",
		ram_block1a_97.connectivity_checking = "OFF",
		ram_block1a_97.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_97.init_file_layout = "port_a",
		ram_block1a_97.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_97.mem_init0 = 2048'hFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFA5FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFFC17FFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE83FFFFFFFFFFFFFFFFFFFFFFE0BFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFE83FFFFFFFFFFFFFFFFFFFFFFF85FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_97.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFA1FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFFFFFFC5FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFC5FFFFFFFFFFFFFFFFFFFFFFFC5FFFFFFFFFFFF,
		ram_block1a_97.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFA0FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF85FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFE87FFFFFFFFFFFFFFFFFFFFFFE8FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFD0,
		ram_block1a_97.mem_init3 = 2048'hF8703FFFE487FFFFFFFFFFFFFE0F803FFFB0FFFFFFFFFFFFFFE1FE073F8D87FFFFFFFFFFFFFC1FF015B5407FFFFFFFFFFFFFC1FF803F0007FFFFFFFFFFFFF87FFE000001FFFFFFFFFFFFFE07FFF00000FFFFFFFFFFFFFFE1FFFFE00F7FFFFFFFFFFFFFFE1FFFFFD1FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_97.operation_mode = "rom",
		ram_block1a_97.port_a_address_clear = "none",
		ram_block1a_97.port_a_address_width = 13,
		ram_block1a_97.port_a_data_out_clear = "none",
		ram_block1a_97.port_a_data_out_clock = "clock0",
		ram_block1a_97.port_a_data_width = 1,
		ram_block1a_97.port_a_first_address = 32768,
		ram_block1a_97.port_a_first_bit_number = 1,
		ram_block1a_97.port_a_last_address = 40959,
		ram_block1a_97.port_a_logical_ram_depth = 130400,
		ram_block1a_97.port_a_logical_ram_width = 24,
		ram_block1a_97.ram_block_type = "AUTO",
		ram_block1a_97.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_98
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_98portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_98.clk0_core_clock_enable = "ena0",
		ram_block1a_98.clk0_input_clock_enable = "none",
		ram_block1a_98.clk0_output_clock_enable = "none",
		ram_block1a_98.connectivity_checking = "OFF",
		ram_block1a_98.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_98.init_file_layout = "port_a",
		ram_block1a_98.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_98.mem_init0 = 2048'hFFFFFFFFFFF99FFFFFFFFFFFFFFFFFFFFFFF9BFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF9DFFFFFFFFFFFFFFFFFFFFFFFDCFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFCEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFF73FFFFFFFFFFFFFFFFFFFFFFF3BFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFCEFFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFBCFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_98.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFDCFFFFFFFFFFFFFFFFFFFFFFFDCFFFFFFFFFFFFFFFFFFFFFFFDCFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF99FFFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFF9BFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFF,
		ram_block1a_98.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFDCFFFFFFFFFFFFFFFFFFFFFFF9CFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFF73FFFFFFFFFFFFFFFFFFFFFFF73FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFCEFFFFFFFFFFFFFFFFFFFFFFFCE,
		ram_block1a_98.mem_init3 = 2048'hF87010001107FFFFFFFFFFFFFE07C1C000587FFFFFFFFFFFFFC1FE0FC07F83FFFFFFFFFFFFF81FF03FFC003FFFFFFFFFFFFFC3FF801F8003FFFFFFFFFFFFF87FFE000001FFFFFFFFFFFFFE07FFFC00013FFFFFFFFFFFFFE0FFFFE80EFFFFFFFFFFFFFFFC3FFFFFC4FFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_98.operation_mode = "rom",
		ram_block1a_98.port_a_address_clear = "none",
		ram_block1a_98.port_a_address_width = 13,
		ram_block1a_98.port_a_data_out_clear = "none",
		ram_block1a_98.port_a_data_out_clock = "clock0",
		ram_block1a_98.port_a_data_width = 1,
		ram_block1a_98.port_a_first_address = 32768,
		ram_block1a_98.port_a_first_bit_number = 2,
		ram_block1a_98.port_a_last_address = 40959,
		ram_block1a_98.port_a_logical_ram_depth = 130400,
		ram_block1a_98.port_a_logical_ram_width = 24,
		ram_block1a_98.ram_block_type = "AUTO",
		ram_block1a_98.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_99
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_99portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_99.clk0_core_clock_enable = "ena0",
		ram_block1a_99.clk0_input_clock_enable = "none",
		ram_block1a_99.clk0_output_clock_enable = "none",
		ram_block1a_99.connectivity_checking = "OFF",
		ram_block1a_99.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_99.init_file_layout = "port_a",
		ram_block1a_99.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_99.mem_init0 = 2048'hFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_99.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF,
		ram_block1a_99.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFE,
		ram_block1a_99.mem_init3 = 2048'hF0F81FFFFC07FFFFFFFFFFFFFF07807FFFF0FFFFFFFFFFFFFFC1FC07FFFE03FFFFFFFFFFFFFE3FE00BF9C03FFFFFFFFFFFFFC3FF80000007FFFFFFFFFFFFF87FFE000000FFFFFFFFFFFFFE07FFF80001FFFFFFFFFFFFFFC1FFFFF602DFFFFFFFFFFFFFFE3FFFFFF57FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_99.operation_mode = "rom",
		ram_block1a_99.port_a_address_clear = "none",
		ram_block1a_99.port_a_address_width = 13,
		ram_block1a_99.port_a_data_out_clear = "none",
		ram_block1a_99.port_a_data_out_clock = "clock0",
		ram_block1a_99.port_a_data_width = 1,
		ram_block1a_99.port_a_first_address = 32768,
		ram_block1a_99.port_a_first_bit_number = 3,
		ram_block1a_99.port_a_last_address = 40959,
		ram_block1a_99.port_a_logical_ram_depth = 130400,
		ram_block1a_99.port_a_logical_ram_width = 24,
		ram_block1a_99.ram_block_type = "AUTO",
		ram_block1a_99.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_100
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_100portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_100.clk0_core_clock_enable = "ena0",
		ram_block1a_100.clk0_input_clock_enable = "none",
		ram_block1a_100.clk0_output_clock_enable = "none",
		ram_block1a_100.connectivity_checking = "OFF",
		ram_block1a_100.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_100.init_file_layout = "port_a",
		ram_block1a_100.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_100.mem_init0 = 2048'hFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_100.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_100.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE,
		ram_block1a_100.mem_init3 = 2048'hF8F03FFFF807FFFFFFFFFFFFFF07807FFFE87FFFFFFFFFFFFFE1FE03FFFF87FFFFFFFFFFFFFC1FE017FE803FFFFFFFFFFFFFC1FF80000007FFFFFFFFFFFFF83FFE000001FFFFFFFFFFFFFE0FFFF000007FFFFFFFFFFFFFE1FFFFCC077FFFFFFFFFFFFFFE3FFFFFE4FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_100.operation_mode = "rom",
		ram_block1a_100.port_a_address_clear = "none",
		ram_block1a_100.port_a_address_width = 13,
		ram_block1a_100.port_a_data_out_clear = "none",
		ram_block1a_100.port_a_data_out_clock = "clock0",
		ram_block1a_100.port_a_data_width = 1,
		ram_block1a_100.port_a_first_address = 32768,
		ram_block1a_100.port_a_first_bit_number = 4,
		ram_block1a_100.port_a_last_address = 40959,
		ram_block1a_100.port_a_logical_ram_depth = 130400,
		ram_block1a_100.port_a_logical_ram_width = 24,
		ram_block1a_100.ram_block_type = "AUTO",
		ram_block1a_100.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_101
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_101portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_101.clk0_core_clock_enable = "ena0",
		ram_block1a_101.clk0_input_clock_enable = "none",
		ram_block1a_101.clk0_output_clock_enable = "none",
		ram_block1a_101.connectivity_checking = "OFF",
		ram_block1a_101.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_101.init_file_layout = "port_a",
		ram_block1a_101.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_101.mem_init0 = 2048'hFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_101.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFF,
		ram_block1a_101.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE1,
		ram_block1a_101.mem_init3 = 2048'hF8783FFFFF0FFFFFFFFFFFFFFE0FC17FFFF0FFFFFFFFFFFFFFC0FE07FFFF07FFFFFFFFFFFFFC1FE00FFF007FFFFFFFFFFFFF81FF80000003FFFFFFFFFFFFF03FFC000001FFFFFFFFFFFFFF07FFF80000FFFFFFFFFFFFFFE1FFFFC8007FFFFFFFFFFFFFFC3FFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_101.operation_mode = "rom",
		ram_block1a_101.port_a_address_clear = "none",
		ram_block1a_101.port_a_address_width = 13,
		ram_block1a_101.port_a_data_out_clear = "none",
		ram_block1a_101.port_a_data_out_clock = "clock0",
		ram_block1a_101.port_a_data_width = 1,
		ram_block1a_101.port_a_first_address = 32768,
		ram_block1a_101.port_a_first_bit_number = 5,
		ram_block1a_101.port_a_last_address = 40959,
		ram_block1a_101.port_a_logical_ram_depth = 130400,
		ram_block1a_101.port_a_logical_ram_width = 24,
		ram_block1a_101.ram_block_type = "AUTO",
		ram_block1a_101.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_102
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_102portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_102.clk0_core_clock_enable = "ena0",
		ram_block1a_102.clk0_input_clock_enable = "none",
		ram_block1a_102.clk0_output_clock_enable = "none",
		ram_block1a_102.connectivity_checking = "OFF",
		ram_block1a_102.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_102.init_file_layout = "port_a",
		ram_block1a_102.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_102.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_102.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_102.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_102.mem_init3 = 2048'hF07800000007FFFFFFFFFFFFFE0F808000007FFFFFFFFFFFFFE1FE00000007FFFFFFFFFFFFFC1FE00000003FFFFFFFFFFFFF83FF00000007FFFFFFFFFFFFF03FFE0000007FFFFFFFFFFFFE0FFFF80000BFFFFFFFFFFFFFC0FFFFE0013FFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_102.operation_mode = "rom",
		ram_block1a_102.port_a_address_clear = "none",
		ram_block1a_102.port_a_address_width = 13,
		ram_block1a_102.port_a_data_out_clear = "none",
		ram_block1a_102.port_a_data_out_clock = "clock0",
		ram_block1a_102.port_a_data_width = 1,
		ram_block1a_102.port_a_first_address = 32768,
		ram_block1a_102.port_a_first_bit_number = 6,
		ram_block1a_102.port_a_last_address = 40959,
		ram_block1a_102.port_a_logical_ram_depth = 130400,
		ram_block1a_102.port_a_logical_ram_width = 24,
		ram_block1a_102.ram_block_type = "AUTO",
		ram_block1a_102.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_103
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_103portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_103.clk0_core_clock_enable = "ena0",
		ram_block1a_103.clk0_input_clock_enable = "none",
		ram_block1a_103.clk0_output_clock_enable = "none",
		ram_block1a_103.connectivity_checking = "OFF",
		ram_block1a_103.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_103.init_file_layout = "port_a",
		ram_block1a_103.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_103.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_103.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_103.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_103.mem_init3 = 2048'hF0780000000FFFFFFFFFFFFFFF0FC00000007FFFFFFFFFFFFFE0FC00000007FFFFFFFFFFFFFC1FF00000007FFFFFFFFFFFFF83FF80000007FFFFFFFFFFFFF07FFC000000FFFFFFFFFFFFFE07FFF000007FFFFFFFFFFFFFE0FFFFF000FFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_103.operation_mode = "rom",
		ram_block1a_103.port_a_address_clear = "none",
		ram_block1a_103.port_a_address_width = 13,
		ram_block1a_103.port_a_data_out_clear = "none",
		ram_block1a_103.port_a_data_out_clock = "clock0",
		ram_block1a_103.port_a_data_width = 1,
		ram_block1a_103.port_a_first_address = 32768,
		ram_block1a_103.port_a_first_bit_number = 7,
		ram_block1a_103.port_a_last_address = 40959,
		ram_block1a_103.port_a_logical_ram_depth = 130400,
		ram_block1a_103.port_a_logical_ram_width = 24,
		ram_block1a_103.ram_block_type = "AUTO",
		ram_block1a_103.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_104
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_104portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_104.clk0_core_clock_enable = "ena0",
		ram_block1a_104.clk0_input_clock_enable = "none",
		ram_block1a_104.clk0_output_clock_enable = "none",
		ram_block1a_104.connectivity_checking = "OFF",
		ram_block1a_104.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_104.init_file_layout = "port_a",
		ram_block1a_104.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_104.mem_init0 = 2048'h007FC00000064000000000000005FD00000060000000000000001FD000000E0000000000000007FF80000065800000000000007FE00000073000000000000001FF00000070000000000000007FE8000006300000000000000BFF0000000880000000000000FFE40000031000000000000007FF40000011C0000000000000BFF8000002C800000000000017FFA0000004900000000000017FFC000001470000000000000FFFA000000E70000000000002FFFE000000F38000000000000FFFD800000614000000000007FFFF80000019A000000000005FFFFC00000004000000000009FFFFC000001C500000000000FFFFFA000000E480002EC0001BFFFFD00000,
		ram_block1a_104.mem_init1 = 2048'h80000000000005FFFF800005200000000000000FFFE800005100000000000003FFFF000009500000000000003FFFC0000084000000000000017FF8000002200000000000001FFF20000044000000000000017FF000000C7000000000000003FFC0000020000000000000007FF400000C500000000000000FFE0000000400000000000000BFF0000002100000000000000FFE80000026000000000000007FE80000026000000000000007FE800000E4000000000000007FC00000160000000000000003FC000001E2000000000000007FC000000E2000000000000007FF000000A6000000000000007FD00000023000000000000007FE00000086000000000000,
		ram_block1a_104.mem_init2 = 2048'hFFFFFFFFFD40000000008FFFFFFFFFFFFFB000000000033FFFFFFFFFFFFE00000000000CFFFFFFFFFFFE00000000000017FFFFFFFFFFB0000000000001BFFFFFFFFFFE0000000000000CFFFFFFFFFF4000600000000007FFFFFFFFE0001B0000000001BFFFFFFFF80001A00000000009FFFFFFFFC0006300000000004FFFFFFFF80004100000000002FFFFFFFD0000C2000000000013FFFFFFF000185000000000009FFFFFF200008C000000000007FFFFFE40000CE000000000003FFFFFF0000310000000000003FFFFFE00003840000000000017FFFFC00003180000000000003FFFF2000069C000000000000BFFFF400003280000000000007FFFE4000032,
		ram_block1a_104.mem_init3 = 2048'hF07837FFAA8FFFFFFFFFFFFFFE07C167FCD0FFFFFFFFFFFFFFE0FE0F1F5007FFFFFFFFFFFFFA3FE0149A807FFFFFFFFFFFFF83FF00308003FFFFFFFFFFFFF03FFC000001FFFFFFFFFFFFFF07FFF400017FFFFFFFFFFFFFE1FFFFEC0F5FFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA3FFFFFFFFFFFFFFFFFFFFFD961DFFFFFFFFFFFFFFFFFFFFF002F7FFFFFFFFFFFFFFFFFFC00003BFFFFFFFFFFFFFFFFFF2000003DFFFFFFFFFFFFFFFFF2000000DFFFFFFFFFFFFFFFFF800000016FFFFFFFFFFFFFFFC000000003BFFFF,
		ram_block1a_104.operation_mode = "rom",
		ram_block1a_104.port_a_address_clear = "none",
		ram_block1a_104.port_a_address_width = 13,
		ram_block1a_104.port_a_data_out_clear = "none",
		ram_block1a_104.port_a_data_out_clock = "clock0",
		ram_block1a_104.port_a_data_width = 1,
		ram_block1a_104.port_a_first_address = 32768,
		ram_block1a_104.port_a_first_bit_number = 8,
		ram_block1a_104.port_a_last_address = 40959,
		ram_block1a_104.port_a_logical_ram_depth = 130400,
		ram_block1a_104.port_a_logical_ram_width = 24,
		ram_block1a_104.ram_block_type = "AUTO",
		ram_block1a_104.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_105
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_105portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_105.clk0_core_clock_enable = "ena0",
		ram_block1a_105.clk0_input_clock_enable = "none",
		ram_block1a_105.clk0_output_clock_enable = "none",
		ram_block1a_105.connectivity_checking = "OFF",
		ram_block1a_105.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_105.init_file_layout = "port_a",
		ram_block1a_105.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_105.mem_init0 = 2048'h007FF00000039000000000000005FC0000009E000000000000005FF00000079000000000000003FF80000099000000000000005FF8000004F000000000000007FF0000003F000000000000007FE0000002D80000000000000BFE80000067800000000000003FFC0000007C0000000000000BFF80000026A0000000000000BFF0000001B00000000000001BFF6000001F20000000000000FFF80000017800000000000007FFC000000BA80000000000027FFD000000AE8000000000001FFFE8000005EC000000000006FFFE00000076A000000000003FFFF4000001F000000000000FFFFF80000007900000000000BFFFFC000001DA800031C0001BFFFFD00000,
		ram_block1a_105.mem_init1 = 2048'h00000000000007FFFE000001D80000000000003FFFE800004E00000000000001FFFC0000048800000000000027FF800000FA000000000000007FFC000007B000000000000007FF6000009E00000000000001BFF800000BB00000000000000FFF0000007B00000000000000FFFC000001C000000000000007FE8000005C00000000000000FFE800000DD00000000000000DFF00000019000000000000001FE800000D9000000000000007FD80000019000000000000001FC0000001B000000000000005FD0000009B000000000000005FD00000019000000000000007FF000000DB000000000000005FD000000DF000000000000005FF0000001E000000000000,
		ram_block1a_105.mem_init2 = 2048'hFFFFFFFFFC4000000000FFFFFFFFFFFFFF800000000002FFFFFFFFFFFFF200000000000BFFFFFFFFFFFF80000000000007FFFFFFFFFF800000000000013FFFFFFFFFFA0000000000000FFFFFFFFFFF400180000000002FFFFFFFFFF0003400000000013FFFFFFFF8000160000000000DFFFFFFFF80002C00000000007FFFFFFFF00007E00000000003FFFFFFFD0000D8000000000013FFFFFF90001BC00000000000FFFFFFFE0000F6000000000001FFFFFE4000132000000000003FFFFFF80002E2000000000002FFFFFD00003600000000000007FFFFC000006C000000000000FFFFF6000006C000000000000FFFFF400003D00000000000007FFFEC00006F,
		ram_block1a_105.mem_init3 = 2048'hF8702FFFFC07FFFFFFFFFFFFFE0F803FFFB0FFFFFFFFFFFFFFE1FE00DF1387FFFFFFFFFFFFFC1FF01A1BC07FFFFFFFFFFFFFC1FF802A0007FFFFFFFFFFFFF87FFE000001FFFFFFFFFFFFFE07FFF00000FFFFFFFFFFFFFFE1FFFFE00F7FFFFFFFFFFFFFFE1FFFFFD1FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFEDAC7FFFFFFFFFFFFFFFFFFFFF00237FFFFFFFFFFFFFFFFFFFC000237FFFFFFFFFFFFFFFFFF0000032FFFFFFFFFFFFFFFFE2000000FBFFFFFFFFFFFFFFF980000001F7FFFFFFFFFFFFFFA0000000025FFFF,
		ram_block1a_105.operation_mode = "rom",
		ram_block1a_105.port_a_address_clear = "none",
		ram_block1a_105.port_a_address_width = 13,
		ram_block1a_105.port_a_data_out_clear = "none",
		ram_block1a_105.port_a_data_out_clock = "clock0",
		ram_block1a_105.port_a_data_width = 1,
		ram_block1a_105.port_a_first_address = 32768,
		ram_block1a_105.port_a_first_bit_number = 9,
		ram_block1a_105.port_a_last_address = 40959,
		ram_block1a_105.port_a_logical_ram_depth = 130400,
		ram_block1a_105.port_a_logical_ram_width = 24,
		ram_block1a_105.ram_block_type = "AUTO",
		ram_block1a_105.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_106
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_106portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_106.clk0_core_clock_enable = "ena0",
		ram_block1a_106.clk0_input_clock_enable = "none",
		ram_block1a_106.clk0_output_clock_enable = "none",
		ram_block1a_106.connectivity_checking = "OFF",
		ram_block1a_106.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_106.init_file_layout = "port_a",
		ram_block1a_106.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_106.mem_init0 = 2048'h001FD0000005B000000000000001FF000000D8000000000000001FC000000FE000000000000001FE8000007E000000000000005FF8000003F800000000000005FE8000002D000000000000003FE0000006F80000000000000FFE8000001F40000000000000FFF4000001E800000000000007FF4000003700000000000000BFF00000007400000000000013FFA000000BE0000000000001FFFE000000B800000000000007FFE0000005D00000000000027FFF0000005D0000000000002FFFF8000002FC000000000004FFFE8000000F0000000000007FFFE4000001FC000000000009FFFF800000038000000000007FFFFA000000BE00003FC00017FFFFD00000,
		ram_block1a_106.mem_init1 = 2048'h00000000000007FFFE800000C80000000000003FFFD800005E80000000000003FFFD000003F000000000000027FFE000003F00000000000000FFFA00000BE00000000000001FFF200000DA000000000000013FF0000009900000000000000BFF4000005B000000000000007FE4000007D00000000000000FFF8000007D00000000000000FFE000000BC000000000000009FE800000BE000000000000007FE8000007C000000000000005FC8000007E000000000000003FD0000007E000000000000001FF000000FE000000000000001FF0000007E000000000000001FF0000007E000000000000001FD000000BE000000000000001FD0000003D000000000000,
		ram_block1a_106.mem_init2 = 2048'hFFFFFFFFFF40000000008FFFFFFFFFFFFF900000000002BFFFFFFFFFFFF600000000000EFFFFFFFFFFFE00000000000027FFFFFFFFFFD0000000000001FFFFFFFFFFF20000000000000AFFFFFFFFFFC000C00000000027FFFFFFFFD0003C00000000013FFFFFFFFC0005500000000009FFFFFFFF00001F80000000004FFFFFFFF0000BF80000000002FFFFFFFD00007D000000000017FFFFFFB00007D00000000000BFFFFFF20000BE000000000005FFFFFE40001F2000000000003FFFFFF80001FC000000000002FFFFFC00002700000000000017FFFFA00001E4000000000000FFFFFA00001F0000000000000FFFFF800007F80000000000007FFFE400006C,
		ram_block1a_106.mem_init3 = 2048'hF8705FFFE387FFFFFFFFFFFFFE07C1FFFFB87FFFFFFFFFFFFFC1FE079F3F03FFFFFFFFFFFFF81FF019E0C03FFFFFFFFFFFFFC3FF801B8003FFFFFFFFFFFFF87FFE000001FFFFFFFFFFFFFE07FFFC00013FFFFFFFFFFFFFE0FFFFE80EFFFFFFFFFFFFFFFC3FFFFFC4FFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C7FFFFFFFFFFFFFFFFFFFFFFDC83FFFFFFFFFFFFFFFFFFFFF00353FFFFFFFFFFFFFFFFFFDC000377FFFFFFFFFFFFFFFFFD000002DFFFFFFFFFFFFFFFFE6000000CFFFFFFFFFFFFFFFFF80000001C7FFFFFFFFFFFFFFA0000000021FFFF,
		ram_block1a_106.operation_mode = "rom",
		ram_block1a_106.port_a_address_clear = "none",
		ram_block1a_106.port_a_address_width = 13,
		ram_block1a_106.port_a_data_out_clear = "none",
		ram_block1a_106.port_a_data_out_clock = "clock0",
		ram_block1a_106.port_a_data_width = 1,
		ram_block1a_106.port_a_first_address = 32768,
		ram_block1a_106.port_a_first_bit_number = 10,
		ram_block1a_106.port_a_last_address = 40959,
		ram_block1a_106.port_a_logical_ram_depth = 130400,
		ram_block1a_106.port_a_logical_ram_width = 24,
		ram_block1a_106.ram_block_type = "AUTO",
		ram_block1a_106.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_107
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_107portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_107.clk0_core_clock_enable = "ena0",
		ram_block1a_107.clk0_input_clock_enable = "none",
		ram_block1a_107.clk0_output_clock_enable = "none",
		ram_block1a_107.connectivity_checking = "OFF",
		ram_block1a_107.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_107.init_file_layout = "port_a",
		ram_block1a_107.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_107.mem_init0 = 2048'hFF9FFFFFFFF7DFFFFFFFFFFFFFFBFDFFFFFFFCFFFFFFFFFFFFFF9FDFFFFFFDEFFFFFFFFFFFFFFBFF7FFFFF9CFFFFFFFFFFFFFFFFE7FFFFFDCFFFFFFFFFFFFFFFFF7FFFFF9E7FFFFFFFFFFFFFFFF7FFFFFDEFFFFFFFFFFFFFF7FFFFFFFFEEFFFFFFFFFFFFFF7FFBFFFFFDFBFFFFFFFFFFFFF7FF3FFFFFEF3FFFFFFFFFFFFFBFF3FFFFFE7DFFFFFFFFFFFFEFFF5FFFFFEF9FFFFFFFFFFFFEFFF9FFFFFF3EFFFFFFFFFFFFE7FFBFFFFFF3DFFFFFFFFFFFFDFFFCFFFFFF9E7FFFFFFFFFFFDFFFF7FFFFFBEFFFFFFFFFFFFAFFFF7FFFFFCF3FFFFFFFFFFFBFFFEBFFFFFC7DFFFFFFFFFFF5FFFF3FFFFFE7CFFFFFFFFFFF7FFFF9FFFFFFBC7FFFC03FFFEFFFFFEFFFFF,
		ram_block1a_107.mem_init1 = 2048'h7FFFFFFFFFFFFBFFFF7FFFFBEFFFFFFFFFFFFFFFFFD7FFFFFDFFFFFFFFFFFFFDFFFEFFFFF9DFFFFFFFFFFFFFD7FFFFFFFF9DFFFFFFFFFFFFFEFFFDFFFFF9EFFFFFFFFFFFFFEFFFDFFFFFBEFFFFFFFFFFFFFEFFF3FFFFFFFFFFFFFFFFFFFFFBFF3FFFFF7DFFFFFFFFFFFFFF7FFBFFFFF39FFFFFFFFFFFFFF7FEFFFFFF7BFFFFFFFFFFFFFF7FE7FFFFFF9FFFFFFFFFFFFFF5FE7FFFFFF9FFFFFFFFFFFFFFFFE7FFFFFBBFFFFFFFFFFFFFFFFF7FFFFFBBFFFFFFFFFFFFFFBFFFFFFFFBBFFFFFFFFFFFFFF9FFFFFFFF3BFFFFFFFFFFFFFFBFDFFFFFFBBFFFFFFFFFFFFFF9FFFFFFFFB9FFFFFFFFFFFFFF9FDFFFFFFFBFFFFFFFFFFFFFF9FDFFFFFF39FFFFFFFFFFFF,
		ram_block1a_107.mem_init2 = 2048'hFFFFFFFFFE3FFFFFFFFF2FFFFFFFFFFFFFAFFFFFFFFFFCFFFFFFFFFFFFFDFFFFFFFFFFF6FFFFFFFFFFFE7FFFFFFFFFFFD7FFFFFFFFFFAFFFFFFFFFFFFEBFFFFFFFFFFDFFFFFFFFFFFFF3FFFFFFFFFEBFFFFFFFFFFFFFD7FFFFFFFFFFFFEBFFFFFFFFFEBFFFFFFFF9FFFDBFFFFFFFFFF7FFFFFFFF3FFFBCFFFFFFFFFFBFFFFFFFE7FFF9CFFFFFFFFFFD7FFFFFFDFFFF7FFFFFFFFFFFEFFFFFFFAFFFF39FFFFFFFFFFF5FFFFFFDFFFE7BFFFFFFFFFFFBFFFFFFBFFFF7BFFFFFFFFFFFFFFFFFF7FFFF77FFFFFFFFFFFD7FFFFEFFFFFF3FFFFFFFFFFFEFFFFFFFFFFDF7FFFFFFFFFFFFBFFFFDFFFFCE7FFFFFFFFFFFF7FFFFBFFFFCEFFFFFFFFFFFFFFFFFEBFFFFFF,
		ram_block1a_107.mem_init3 = 2048'hF0F800001187FFFFFFFFFFFFFF0780400050FFFFFFFFFFFFFFC1FC04E0F203FFFFFFFFFFFFFE3FE00E0A803FFFFFFFFFFFFFC3FF80248007FFFFFFFFFFFFF87FFE000000FFFFFFFFFFFFFE07FFF80001FFFFFFFFFFFFFFC1FFFFF602DFFFFFFFFFFFFFFE3FFFFFF57FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF32BFFFFFFFFFFFFFFFFFFFFFFA0DFFFFFFFFFFFFFFFFFFFFF6FFC7BFFFFFFFFFFFFFFFFFFEBFFFC6FFFFFFFFFFFFFFFFFF2FFFFFCEFFFFFFFFFFFFFFFFF9FFFFFF13FFFFFFFFFFFFFFF97FFFFFFE6FFFFFFFFFFFFFFFDFFFFFFFFCFFFFF,
		ram_block1a_107.operation_mode = "rom",
		ram_block1a_107.port_a_address_clear = "none",
		ram_block1a_107.port_a_address_width = 13,
		ram_block1a_107.port_a_data_out_clear = "none",
		ram_block1a_107.port_a_data_out_clock = "clock0",
		ram_block1a_107.port_a_data_width = 1,
		ram_block1a_107.port_a_first_address = 32768,
		ram_block1a_107.port_a_first_bit_number = 11,
		ram_block1a_107.port_a_last_address = 40959,
		ram_block1a_107.port_a_logical_ram_depth = 130400,
		ram_block1a_107.port_a_logical_ram_width = 24,
		ram_block1a_107.ram_block_type = "AUTO",
		ram_block1a_107.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_108
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_108portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_108.clk0_core_clock_enable = "ena0",
		ram_block1a_108.clk0_input_clock_enable = "none",
		ram_block1a_108.clk0_output_clock_enable = "none",
		ram_block1a_108.connectivity_checking = "OFF",
		ram_block1a_108.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_108.init_file_layout = "port_a",
		ram_block1a_108.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_108.mem_init0 = 2048'h001FF000000C2000000000000001FD00000001000000000000003FF00000041000000000000003FF00000040000000000000005FE00000000000000000000007FF00000060800000000000005FF00000020000000000000007FF80000020000000000000003FF80000020C00000000000003FF8000001000000000000000FFF0000000020000000000000FFFC0000018000000000000007FFC0000008100000000000007FFE000000C10000000000001FFFC000000418000000000001FFFD000000608000000000002FFFE000000000000000000001FFFE800000302000000000005FFFF000000181000000000007FFFF80000008180000000000FFFFFA00000,
		ram_block1a_108.mem_init1 = 2048'h80000000000003FFFE000006100000000000002FFFF000000000000000000000FFFC000000100000000000001FFFE000004000000000000000FFFC0000001000000000000007FFC000004300000000000000FFF0000000000000000000000FFF800000C2000000000000003FF800000C0000000000000003FF80000080000000000000007FF00000002000000000000007FF00000002000000000000007FE00000002000000000000005FF00000002000000000000003FD00000002000000000000003FF00000002000000000000001FF00000002000000000000001FD00000002000000000000001FF00000000000000000000001FF000000C0000000000000,
		ram_block1a_108.mem_init2 = 2048'hFFFFFFFFFC00000000003FFFFFFFFFFFFFA00000000000BFFFFFFFFFFFFC000000000005FFFFFFFFFFFC00000000000017FFFFFFFFFFE0000000000000FFFFFFFFFFFC00000000000002FFFFFFFFFE800000000000001FFFFFFFFFF000140000000000BFFFFFFFFC0003000000000007FFFFFFFF80004000000000003FFFFFFFF000000000000000017FFFFFFD00008000000000000FFFFFFFE000080000000000007FFFFFF4000100000000000001FFFFFE8000004000000000002FFFFFF00000040000000000017FFFFE000000C0000000000007FFFFA0000208000000000000BFFFFC00000080000000000007FFFF800000000000000000007FFFE8000001,
		ram_block1a_108.mem_init3 = 2048'hF8F00FFFFA07FFFFFFFFFFFFFF0781FFFFE07FFFFFFFFFFFFFE1FE08FFF287FFFFFFFFFFFFFC1FE0220E003FFFFFFFFFFFFFC1FF801F0007FFFFFFFFFFFFF83FFE000001FFFFFFFFFFFFFE0FFFF000007FFFFFFFFFFFFFE1FFFFCC077FFFFFFFFFFFFFFE3FFFFFE4FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFFFFF80DFFFFFFFFFFFFFFFFFFFFF60006BFFFFFFFFFFFFFFFFFFE800006FFFFFFFFFFFFFFFFFFE000000CFFFFFFFFFFFFFFFFF800000013FFFFFFFFFFFFFFF9000000007FFFFFFFFFFFFFFF4000000000BFFFF,
		ram_block1a_108.operation_mode = "rom",
		ram_block1a_108.port_a_address_clear = "none",
		ram_block1a_108.port_a_address_width = 13,
		ram_block1a_108.port_a_data_out_clear = "none",
		ram_block1a_108.port_a_data_out_clock = "clock0",
		ram_block1a_108.port_a_data_width = 1,
		ram_block1a_108.port_a_first_address = 32768,
		ram_block1a_108.port_a_first_bit_number = 12,
		ram_block1a_108.port_a_last_address = 40959,
		ram_block1a_108.port_a_logical_ram_depth = 130400,
		ram_block1a_108.port_a_logical_ram_width = 24,
		ram_block1a_108.ram_block_type = "AUTO",
		ram_block1a_108.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_109
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_109portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_109.clk0_core_clock_enable = "ena0",
		ram_block1a_109.clk0_input_clock_enable = "none",
		ram_block1a_109.clk0_output_clock_enable = "none",
		ram_block1a_109.connectivity_checking = "OFF",
		ram_block1a_109.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_109.init_file_layout = "port_a",
		ram_block1a_109.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_109.mem_init0 = 2048'h003FD0000007C000000000000003FF0000003C000000000000003FF0000003E000000000000003FF0000007E000000000000005FE0000003F000000000000005FE0000003E000000000000007FF0000001F000000000000007FE8000003F800000000000003FF8000001F800000000000007FF0000000F80000000000000BFF0000000F80000000000000FFFC000000FC00000000000007FF8000000FC00000000000007FFA0000007F0000000000001FFFC0000007F0000000000000FFFD0000003F0000000000003FFFE0000001F8000000000001FFFF8000000FC000000000007FFFF8000000FC000000000003FFFF8000000FE00000000000FFFFFE00000,
		ram_block1a_109.mem_init1 = 2048'h00000000000003FFFE000003E00000000000002FFFD000003F00000000000000FFFC000003F00000000000001FFFA000007E00000000000000FFF8000007E000000000000007FFC000003E00000000000000FFF0000003C00000000000000BFF0000007C000000000000007FF8000007E000000000000003FE8000007E000000000000007FF0000007E000000000000007FE0000007E000000000000005FE0000007E000000000000005FF0000007E000000000000003FF0000007E000000000000003FD0000007E000000000000003FD0000007E000000000000003FD0000007E000000000000003FD0000007E000000000000003FD0000007E000000000000,
		ram_block1a_109.mem_init2 = 2048'hFFFFFFFFFE00000000003FFFFFFFFFFFFFA00000000000BFFFFFFFFFFFF4000000000005FFFFFFFFFFFE00000000000017FFFFFFFFFFA0000000000000BFFFFFFFFFFC00000000000003FFFFFFFFFF8000000000000017FFFFFFFFD000100000000000BFFFFFFFF80002E00000000007FFFFFFFF00003F00000000003FFFFFFFE00007F000000000017FFFFFFF00007E00000000000BFFFFFFE0000FE000000000007FFFFFF400007C000000000001FFFFFF80000F8000000000003FFFFFF00001FC000000000001FFFFFC00000F80000000000007FFFFA00001F0000000000000BFFFFC00001F80000000000007FFFF000003F00000000000007FFFF800001F,
		ram_block1a_109.mem_init3 = 2048'hF8782FFFFD0FFFFFFFFFFFFFFE0FC17FFFF8FFFFFFFFFFFFFFC0FE00FFF307FFFFFFFFFFFFFC1FE0060C407FFFFFFFFFFFFF81FF80000003FFFFFFFFFFFFF03FFC000001FFFFFFFFFFFFFF07FFF80000FFFFFFFFFFFFFFE1FFFFC8007FFFFFFFFFFFFFFC3FFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF327FFFFFFFFFFFFFFFFFFFFFF80CBFFFFFFFFFFFFFFFFFFFF60006FFFFFFFFFFFFFFFFFFFC8000077FFFFFFFFFFFFFFFFFA000000FFFFFFFFFFFFFFFFFF800000013FFFFFFFFFFFFFFFD000000007FFFFFFFFFFFFFFFC000000000FFFFF,
		ram_block1a_109.operation_mode = "rom",
		ram_block1a_109.port_a_address_clear = "none",
		ram_block1a_109.port_a_address_width = 13,
		ram_block1a_109.port_a_data_out_clear = "none",
		ram_block1a_109.port_a_data_out_clock = "clock0",
		ram_block1a_109.port_a_data_width = 1,
		ram_block1a_109.port_a_first_address = 32768,
		ram_block1a_109.port_a_first_bit_number = 13,
		ram_block1a_109.port_a_last_address = 40959,
		ram_block1a_109.port_a_logical_ram_depth = 130400,
		ram_block1a_109.port_a_logical_ram_width = 24,
		ram_block1a_109.ram_block_type = "AUTO",
		ram_block1a_109.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_110
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_110portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_110.clk0_core_clock_enable = "ena0",
		ram_block1a_110.clk0_input_clock_enable = "none",
		ram_block1a_110.clk0_output_clock_enable = "none",
		ram_block1a_110.connectivity_checking = "OFF",
		ram_block1a_110.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_110.init_file_layout = "port_a",
		ram_block1a_110.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_110.mem_init0 = 2048'h001FF00000002000000000000001FF00000042000000000000001FF00000040000000000000001FF00000040000000000000007FE00000001000000000000007FE00000001000000000000007FE00000020000000000000007FF80000020800000000000003FF80000000000000000000003FF0000001000000000000000FFF8000000040000000000000FFFC0000000000000000000007FF8000000820000000000000FFFE000000010000000000001FFFC000000400000000000000FFFF000000008000000000003FFFE000000000000000000001FFFF800000100000000000007FFFF000000002000000000003FFFF80000008100000000000FFFFFE00000,
		ram_block1a_110.mem_init1 = 2048'h00000000000003FFFE000000100000000000003FFFF000000100000000000000FFFC000000100000000000001FFFE0000040000000000000007FF80000040000000000000007FFC000004000000000000000FFF8000004200000000000000FFF00000002000000000000003FF80000002000000000000003FF80000002000000000000007FE00000002000000000000007FE00000002000000000000007FE00000002000000000000007FF00000002000000000000001FF00000002000000000000001FF00000002000000000000001FF00000002000000000000001FF00000002000000000000001FF00000002000000000000001FF00000002000000000000,
		ram_block1a_110.mem_init2 = 2048'hFFFFFFFFFE00000000002FFFFFFFFFFFFFE00000000000FFFFFFFFFFFFF4000000000005FFFFFFFFFFFE0000000000001FFFFFFFFFFFE0000000000000BFFFFFFFFFF400000000000003FFFFFFFFFE800000000000001FFFFFFFFFD0001C0000000000FFFFFFFFF80002000000000005FFFFFFFF00000100000000002FFFFFFFE00004100000000001FFFFFFFD00000000000000000FFFFFFFA000082000000000007FFFFFFC000080000000000001FFFFFF8000004000000000002FFFFFF0000104000000000001FFFFFC00001000000000000007FFFFE0000008000000000000FFFFFC00000080000000000007FFFF000002000000000000005FFFF8000020,
		ram_block1a_110.mem_init3 = 2048'hF07810000007FFFFFFFFFFFFFE0F818000087FFFFFFFFFFFFFE1FE03000C87FFFFFFFFFFFFFC1FE011F0803FFFFFFFFFFFFF83FF00000007FFFFFFFFFFFFF03FFE0000007FFFFFFFFFFFFE0FFFF80000BFFFFFFFFFFFFFC0FFFFE0013FFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1FFFFFFFFFFFFFFFFFFFFFFD80C7FFFFFFFFFFFFFFFFFFFFE00067FFFFFFFFFFFFFFFFFFE800006FFFFFFFFFFFFFFFFFFA000000DFFFFFFFFFFFFFFFFE800000017FFFFFFFFFFFFFFFD000000006FFFFFFFFFFFFFFF4000000000BFFFF,
		ram_block1a_110.operation_mode = "rom",
		ram_block1a_110.port_a_address_clear = "none",
		ram_block1a_110.port_a_address_width = 13,
		ram_block1a_110.port_a_data_out_clear = "none",
		ram_block1a_110.port_a_data_out_clock = "clock0",
		ram_block1a_110.port_a_data_width = 1,
		ram_block1a_110.port_a_first_address = 32768,
		ram_block1a_110.port_a_first_bit_number = 14,
		ram_block1a_110.port_a_last_address = 40959,
		ram_block1a_110.port_a_logical_ram_depth = 130400,
		ram_block1a_110.port_a_logical_ram_width = 24,
		ram_block1a_110.ram_block_type = "AUTO",
		ram_block1a_110.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_111
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_111portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_111.clk0_core_clock_enable = "ena0",
		ram_block1a_111.clk0_input_clock_enable = "none",
		ram_block1a_111.clk0_output_clock_enable = "none",
		ram_block1a_111.connectivity_checking = "OFF",
		ram_block1a_111.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_111.init_file_layout = "port_a",
		ram_block1a_111.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_111.mem_init0 = 2048'hFFFFEFFFFFF81FFFFFFFFFFFFFFFFEFFFFFF81FFFFFFFFFFFFFFFFEFFFFFF81FFFFFFFFFFFFFFFFEFFFFFF81FFFFFFFFFFFFFFBFFFFFFFFC0FFFFFFFFFFFFFFBFFFFFFFFC0FFFFFFFFFFFFFFBFFFFFFFFC0FFFFFFFFFFFFFFBFF7FFFFFC07FFFFFFFFFFFFFFFF7FFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFF7FFFFFFFFF03FFFFFFFFFFFFF7FFBFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFDFFFFFF80FFFFFFFFFFFFEFFFFFFFFFF80FFFFFFFFFFFFFFFFEFFFFFFC07FFFFFFFFFFFDFFFFFFFFFFE07FFFFFFFFFFFFFFFF7FFFFFE03FFFFFFFFFFFBFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFF7FFFFDFFFFF,
		ram_block1a_111.mem_init1 = 2048'hFFFFFFFFFFFFFDFFFFFFFFFC0FFFFFFFFFFFFFDFFFEFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFEFFFDFFFFF81FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFBFFFFF81FFFFFFFFFFFFFF7FFFFFFFF81FFFFFFFFFFFFFF7FFFFFFFF81FFFFFFFFFFFFFFFFF7FFFFF81FFFFFFFFFFFFFFFFF7FFFFF81FFFFFFFFFFFFFFBFFFFFFFF81FFFFFFFFFFFFFFBFFFFFFFF81FFFFFFFFFFFFFFBFFFFFFFF81FFFFFFFFFFFFFFBFEFFFFFF81FFFFFFFFFFFFFFFFEFFFFFF81FFFFFFFFFFFFFFFFEFFFFFF81FFFFFFFFFFFFFFFFEFFFFFF81FFFFFFFFFFFFFFFFEFFFFFF81FFFFFFFFFFFFFFFFEFFFFFF81FFFFFFFFFFFFFFFFEFFFFFF81FFFFFFFFFFFF,
		ram_block1a_111.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFDFFFFFFFFFFF7FFFFFFFFFFFFBFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFDFFFFFFFFFFFFF7FFFFFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFF7FFFFFFFFFFFFFEFFFFFFFFFEFFFE3FFFFFFFFFF7FFFFFFFFFFFFC1FFFFFFFFFFBFFFFFFFFFFFFC0FFFFFFFFFFDFFFFFFFFFFFF80FFFFFFFFFFEFFFFFFFEFFFF81FFFFFFFFFFF7FFFFFFDFFFF01FFFFFFFFFFFBFFFFFFBFFFF03FFFFFFFFFFFFFFFFFF7FFFF03FFFFFFFFFFFDFFFFFEFFFFE03FFFFFFFFFFFEFFFFFFFFFFE07FFFFFFFFFFFFFFFFFDFFFFE07FFFFFFFFFFFF7FFFFBFFFFE07FFFFFFFFFFFFBFFFFFFFFFC0FFFFFFFFFFFFFBFFFF7FFFFC0,
		ram_block1a_111.mem_init3 = 2048'hF0783FFFFF0FFFFFFFFFFFFFFF0FC0FFFFF07FFFFFFFFFFFFFE0FC07FFFF07FFFFFFFFFFFFFC1FF00FFF007FFFFFFFFFFFFF83FF80000007FFFFFFFFFFFFF07FFC000000FFFFFFFFFFFFFE07FFF000007FFFFFFFFFFFFFE0FFFFF000FFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFE7F3FFFFFFFFFFFFFFFFFFFFF9FFF9FFFFFFFFFFFFFFFFFFFF7FFFF9FFFFFFFFFFFFFFFFFFDFFFFFF3FFFFFFFFFFFFFFFFF7FFFFFFEFFFFFFFFFFFFFFFFEFFFFFFFF9FFFFFFFFFFFFFFFBFFFFFFFFF7FFFF,
		ram_block1a_111.operation_mode = "rom",
		ram_block1a_111.port_a_address_clear = "none",
		ram_block1a_111.port_a_address_width = 13,
		ram_block1a_111.port_a_data_out_clear = "none",
		ram_block1a_111.port_a_data_out_clock = "clock0",
		ram_block1a_111.port_a_data_width = 1,
		ram_block1a_111.port_a_first_address = 32768,
		ram_block1a_111.port_a_first_bit_number = 15,
		ram_block1a_111.port_a_last_address = 40959,
		ram_block1a_111.port_a_logical_ram_depth = 130400,
		ram_block1a_111.port_a_logical_ram_width = 24,
		ram_block1a_111.ram_block_type = "AUTO",
		ram_block1a_111.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_112
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_112portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_112.clk0_core_clock_enable = "ena0",
		ram_block1a_112.clk0_input_clock_enable = "none",
		ram_block1a_112.clk0_output_clock_enable = "none",
		ram_block1a_112.connectivity_checking = "OFF",
		ram_block1a_112.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_112.init_file_layout = "port_a",
		ram_block1a_112.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_112.mem_init0 = 2048'h001FD00000086000000000000001FC000000C1000000000000005FE00000066000000000000007FF800000C6000000000000003FF00000051800000000000005FE80000010800000000000001FF0000001380000000000000BFF80000078C0000000000000FFFC000001880000000000000BFF00000019C00000000000003FF8000001C60000000000001FFF60000008E0000000000001FFFC000001C000000000000007FF8000000E78000000000003FFFD000000F18000000000003FFFE80000000C000000000005FFFF800000396000000000001FFFFC0000020E00000000000BFFFF4000000C5000000000003FFFFA0000016180000F000017FFFFF00000,
		ram_block1a_112.mem_init1 = 2048'h00000000000001FFFE800001200000000000001FFFC800007080000000000001FFFF000007380000000000002FFFF0000084000000000000017FFE0000064000000000000017FF6000006100000000000001BFF00000083000000000000007FF800000C400000000000000BFEC000002400000000000000FFE0000002100000000000000FFF000000A3000000000000009FF00000063000000000000005FE800000A3000000000000007FD80000023000000000000007FE000000A6000000000000001FF000000E4000000000000007FE00000021000000000000001FD000000A1000000000000007FF00000023000000000000005FC00000066000000000000,
		ram_block1a_112.mem_init2 = 2048'hFFFFFFFFFF4000000000DFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFA000000000001FFFFFFFFFFFE80000000000017FFFFFFFFFFF0000000000001BFFFFFFFFFFE00000000000009FFFFFFFFFEC00100000000000FFFFFFFFFC000080000000001BFFFFFFFF80007A0000000000FFFFFFFFF40001080000000006FFFFFFFE80000080000000002FFFFFFFE00002400000000001FFFFFFFB0001C0000000000005FFFFFF600018C000000000003FFFFFF400004E000000000001FFFFFF000031A000000000003FFFFFD00003180000000000017FFFFE0000190000000000000FFFFF6000018C0000000000003FFFF800006200000000000001FFFF4000041,
		ram_block1a_112.mem_init3 = 2048'hF07807FFEC0FFFFFFFFFFFFFFE07C077FCD0FFFFFFFFFFFFFFE0FE0ADFCE87FFFFFFFFFFFFFA3FE00703807FFFFFFFFFFFFF83FF00310003FFFFFFFFFFFFF03FFC000001FFFFFFFFFFFFFF07FFF400017FFFFFFFFFFFFFE1FFFFEC0F5FFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF53FFFFFFFFFFFFFFFFFFFFFFF9117FFFFFFFFFFFFFFFFFFFF60055BFFFFFFFFFFFFFFFFFFF000027FFFFFFFFFFFFFFFFFF9000000FFFFFFFFFFFFFFFFFF6000000EBFFFFFFFFFFFFFFF980000001EFFFFFFFFFFFFFFF60000000021FFFF,
		ram_block1a_112.operation_mode = "rom",
		ram_block1a_112.port_a_address_clear = "none",
		ram_block1a_112.port_a_address_width = 13,
		ram_block1a_112.port_a_data_out_clear = "none",
		ram_block1a_112.port_a_data_out_clock = "clock0",
		ram_block1a_112.port_a_data_width = 1,
		ram_block1a_112.port_a_first_address = 32768,
		ram_block1a_112.port_a_first_bit_number = 16,
		ram_block1a_112.port_a_last_address = 40959,
		ram_block1a_112.port_a_logical_ram_depth = 130400,
		ram_block1a_112.port_a_logical_ram_width = 24,
		ram_block1a_112.ram_block_type = "AUTO",
		ram_block1a_112.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_113
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_113portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_113.clk0_core_clock_enable = "ena0",
		ram_block1a_113.clk0_input_clock_enable = "none",
		ram_block1a_113.clk0_output_clock_enable = "none",
		ram_block1a_113.connectivity_checking = "OFF",
		ram_block1a_113.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_113.init_file_layout = "port_a",
		ram_block1a_113.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_113.mem_init0 = 2048'h007FF000000E1000000000000005FF000000A5000000000000003FE00000086000000000000007FE80000047000000000000005FE80000010000000000000007FE80000013800000000000001FF0000006280000000000000FFE80000018800000000000007FEC0000019800000000000007FF00000021800000000000007FFC000000CA0000000000001FFFE000000CE0000000000000FFF8000000C40000000000001FFFA000000670000000000002FFFC000000730000000000003FFFF800000304000000000004FFFE000000198000000000001FFFE40000030E00000000000FFFFFC0000004000000000000FFFFFC00000061000000000017FFFFD00000,
		ram_block1a_113.mem_init1 = 2048'h00000000000005FFFF000001080000000000001FFFF800005100000000000000FFFC000003300000000000003FFF90000045000000000000017FFE00000C400000000000000FFFE000008700000000000001BFF400000A5000000000000007FF800000E3000000000000003FFC0000063000000000000003FF0000002200000000000000FFF000000E000000000000000BFE000000A2000000000000005FF80000020000000000000003FD80000022000000000000005FF000000A6000000000000001FF000000E4000000000000001FC00000022000000000000007FC00000020000000000000007FC000000E0000000000000007FE00000023000000000000,
		ram_block1a_113.mem_init2 = 2048'hFFFFFFFFFEC000000000BFFFFFFFFFFFFF800000000003BFFFFFFFFFFFF600000000000DFFFFFFFFFFFE0000000000000FFFFFFFFFFFC0000000000001BFFFFFFFFFFA0000000000000CFFFFFFFFFF4000C0000000002FFFFFFFFFC0002400000000017FFFFFFFFA000030000000000FFFFFFFFFC0003000000000007FFFFFFFF800080000000000037FFFFFFD000027000000000013FFFFFFF0000C300000000000DFFFFFFE0001CA000000000001FFFFFF4000146000000000002FFFFFE800011C0000000000027FFFFE00002900000000000007FFFFC0000184000000000000BFFFF60000188000000000000BFFFF400000280000000000005FFFEC000072,
		ram_block1a_113.mem_init3 = 2048'hF8704FFFF807FFFFFFFFFFFFFE0F80FFFFA0FFFFFFFFFFFFFFE1FE0A9FAF87FFFFFFFFFFFFFC1FF03158807FFFFFFFFFFFFFC1FF802E0007FFFFFFFFFFFFF87FFE000001FFFFFFFFFFFFFE07FFF00000FFFFFFFFFFFFFFE1FFFFE00F7FFFFFFFFFFFFFFE1FFFFFD1FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4BFFFFFFFFFFFFFFFFFFFFFF5B25FFFFFFFFFFFFFFFFFFFF90074BFFFFFFFFFFFFFFFFFFC4000217FFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFF6000000CBFFFFFFFFFFFFFFF88000000127FFFFFFFFFFFFFF0000000002DFFFF,
		ram_block1a_113.operation_mode = "rom",
		ram_block1a_113.port_a_address_clear = "none",
		ram_block1a_113.port_a_address_width = 13,
		ram_block1a_113.port_a_data_out_clear = "none",
		ram_block1a_113.port_a_data_out_clock = "clock0",
		ram_block1a_113.port_a_data_width = 1,
		ram_block1a_113.port_a_first_address = 32768,
		ram_block1a_113.port_a_first_bit_number = 17,
		ram_block1a_113.port_a_last_address = 40959,
		ram_block1a_113.port_a_logical_ram_depth = 130400,
		ram_block1a_113.port_a_logical_ram_width = 24,
		ram_block1a_113.ram_block_type = "AUTO",
		ram_block1a_113.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_114
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_114portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_114.clk0_core_clock_enable = "ena0",
		ram_block1a_114.clk0_input_clock_enable = "none",
		ram_block1a_114.clk0_output_clock_enable = "none",
		ram_block1a_114.connectivity_checking = "OFF",
		ram_block1a_114.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_114.init_file_layout = "port_a",
		ram_block1a_114.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_114.mem_init0 = 2048'hFFFFDFFFFFF9BFFFFFFFFFFFFFFFFFFFFFFF9BFFFFFFFFFFFFFFFFFFFFFFF98FFFFFFFFFFFFFF9FF7FFFFF9AFFFFFFFFFFFFFFBFE7FFFFFCDFFFFFFFFFFFFFFDFFFFFFFF8DFFFFFFFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFF7FEFFFFFFF6FFFFFFFFFFFFFF3FF3FFFFFC63FFFFFFFFFFFFFBFF3FFFFFF6BFFFFFFFFFFFFF7FF3FFFFFEB3FFFFFFFFFFFFE7FF1FFFFFE35FFFFFFFFFFFFE7FFDFFFFFF78FFFFFFFFFFFFE7FFFFFFFFF5BFFFFFFFFFFFFCFFFCFFFFFFAD7FFFFFFFFFFFEFFFD7FFFFF8E7FFFFFFFFFFFAFFFF7FFFFFD6BFFFFFFFFFFFBFFFF3FFFFFF73FFFFFFFFFFF1FFFF3FFFFFEBAFFFFFFFFFFFFFFFFDFFFFFF5C7FFFFFFFFFEBFFFF8FFFFF,
		ram_block1a_114.mem_init1 = 2048'h7FFFFFFFFFFFF9FFFF7FFFF8DFFFFFFFFFFFFFCFFFD7FFFFCDFFFFFFFFFFFFFDFFFEFFFFFAFFFFFFFFFFFFFFCFFFEFFFFF99FFFFFFFFFFFFFEFFFBFFFFF9AFFFFFFFFFFFFFE7FF9FFFFFD9FFFFFFFFFFFFFE3FFBFFFFF99FFFFFFFFFFFFFF7FFBFFFFF9BFFFFFFFFFFFFFFFFE3FFFFF59FFFFFFFFFFFFFF7FE7FFFFF5BFFFFFFFFFFFFFF7FFFFFFFF99FFFFFFFFFFFFFF7FE7FFFFF99FFFFFFFFFFFFFFFFE7FFFFF9BFFFFFFFFFFFFFFBFC7FFFFF9BFFFFFFFFFFFFFFBFDFFFFFF1FFFFFFFFFFFFFFFDFDFFFFFF5DFFFFFFFFFFFFFFFFCFFFFFF9BFFFFFFFFFFFFFFFFEFFFFFF9BFFFFFFFFFFFFFFDFEFFFFFF99FFFFFFFFFFFFFFDFCFFFFFF59FFFFFFFFFFFF,
		ram_block1a_114.mem_init2 = 2048'hFFFFFFFFFE3FFFFFFFFF5FFFFFFFFFFFFF8FFFFFFFFFFCFFFFFFFFFFFFF5FFFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFFFFC7FFFFFFFFFF8FFFFFFFFFFFFEFFFFFFFFFFF1FFFFFFFFFFFFF5FFFFFFFFFEBFFFFFFFFFFFFFCFFFFFFFFFEFFFF7FFFFFFFFFE3FFFFFFFFDFFFD1FFFFFFFFFF3FFFFFFFF3FFF8DFFFFFFFFFF8FFFFFFFF7FFFDDFFFFFFFFFFC7FFFFFFCFFFF59FFFFFFFFFFE7FFFFFFEFFFF79FFFFFFFFFFF3FFFFFF9FFFFB3FFFFFFFFFFFBFFFFFE3FFFF33FFFFFFFFFFFDFFFFFE7FFFF6FFFFFFFFFFFFC7FFFFDFFFFE6BFFFFFFFFFFFEFFFFFFFFFFC6FFFFFFFFFFFFFBFFFF9FFFFD67FFFFFFFFFFFF3FFFFFFFFFECFFFFFFFFFFFFF9FFFE3FFFFCC,
		ram_block1a_114.mem_init3 = 2048'hF8700FFFE207FFFFFFFFFFFFFE07C13FFFA07FFFFFFFFFFFFFC1FE061F9D03FFFFFFFFFFFFF81FF01D53003FFFFFFFFFFFFFC3FF803F0003FFFFFFFFFFFFF87FFE000001FFFFFFFFFFFFFE07FFFC00013FFFFFFFFFFFFFE0FFFFE80EFFFFFFFFFFFFFFFC3FFFFFC4FFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF12BFFFFFFFFFFFFFFFFFFFFFF2243FFFFFFFFFFFFFFFFFFFF0FF9FFFFFFFFFFFFFFFFFFFFC3FFFCC7FFFFFFFFFFFFFFFFF6FFFFFDFFFFFFFFFFFFFFFFFF5FFFFFF33FFFFFFFFFFFFFFF87FFFFFFE07FFFFFFFFFFFFFF9FFFFFFFFD5FFFF,
		ram_block1a_114.operation_mode = "rom",
		ram_block1a_114.port_a_address_clear = "none",
		ram_block1a_114.port_a_address_width = 13,
		ram_block1a_114.port_a_data_out_clear = "none",
		ram_block1a_114.port_a_data_out_clock = "clock0",
		ram_block1a_114.port_a_data_width = 1,
		ram_block1a_114.port_a_first_address = 32768,
		ram_block1a_114.port_a_first_bit_number = 18,
		ram_block1a_114.port_a_last_address = 40959,
		ram_block1a_114.port_a_logical_ram_depth = 130400,
		ram_block1a_114.port_a_logical_ram_width = 24,
		ram_block1a_114.ram_block_type = "AUTO",
		ram_block1a_114.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_115
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_115portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_115.clk0_core_clock_enable = "ena0",
		ram_block1a_115.clk0_input_clock_enable = "none",
		ram_block1a_115.clk0_output_clock_enable = "none",
		ram_block1a_115.connectivity_checking = "OFF",
		ram_block1a_115.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_115.init_file_layout = "port_a",
		ram_block1a_115.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_115.mem_init0 = 2048'hFFBFDFFFFFFC1FFFFFFFFFFFFFF9FFFFFFFF83FFFFFFFFFFFFFFBFFFFFFFFC0FFFFFFFFFFFFFFBFFFFFFFF83FFFFFFFFFFFFFFBFFFFFFFFC1FFFFFFFFFFFFFFDFE7FFFFFA1FFFFFFFFFFFFFFFFE7FFFFFC0FFFFFFFFFFFFFFFFEFFFFFFD0FFFFFFFFFFFFFFBFFFFFFFFC0BFFFFFFFFFFFFF7FFFFFFFFE0FFFFFFFFFFFFFF3FF3FFFFFF83FFFFFFFFFFFFFBFF7FFFFFE87FFFFFFFFFFFFF7FFFFFFFFF40FFFFFFFFFFFFE7FFFFFFFFF02FFFFFFFFFFFFF7FFFFFFFFFA07FFFFFFFFFFFCFFFDFFFFFFA0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFDFFFFFFFFFFE03FFFFFFFFFFFFFFFF3FFFFFE02FFFFFFFFFFF3FFFFBFFFFFFC07FFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_115.mem_init1 = 2048'h7FFFFFFFFFFFFDFFFFFFFFFA0FFFFFFFFFFFFFCFFFFFFFFFC1FFFFFFFFFFFFFEFFFFFFFFFE2FFFFFFFFFFFFFFFFFBFFFFF81FFFFFFFFFFFFFEFFF9FFFFFC0FFFFFFFFFFFFFF7FF7FFFFF83FFFFFFFFFFFFFFFFF3FFFFF81FFFFFFFFFFFFFF3FF7FFFFFC1FFFFFFFFFFFFFF7FFFFFFFF03FFFFFFFFFFFFFFBFF7FFFFF03FFFFFFFFFFFFFFFFF7FFFFF81FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFDFEFFFFFF81FFFFFFFFFFFFFFBFFFFFFFF81FFFFFFFFFFFFFFBFDFFFFFF85FFFFFFFFFFFFFF9FDFFFFFFC7FFFFFFFFFFFFFF9FEFFFFFF81FFFFFFFFFFFFFFBFCFFFFFF81FFFFFFFFFFFFFFBFCFFFFFF81FFFFFFFFFFFFFFBFEFFFFFF03FFFFFFFFFFFF,
		ram_block1a_115.mem_init2 = 2048'hFFFFFFFFFD7FFFFFFFFFBFFFFFFFFFFFFFBFFFFFFFFFFEFFFFFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFFFE7FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFCFFFE3FFFFFFFFFFBFFFFFFFFDFFFD1FFFFFFFFFFDFFFFFFFFBFFF81FFFFFFFFFFFFFFFFFFF7FFFC1FFFFFFFFFFFFFFFFFFEFFFF01FFFFFFFFFFFBFFFFFFFFFFF43FFFFFFFFFFFDFFFFFFFFFFF83FFFFFFFFFFFFFFFFFEFFFFF03FFFFFFFFFFFDFFFFFEFFFFF0BFFFFFFFFFFFF7FFFFCFFFFE03FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFBFFFF3FFFFE0FFFFFFFFFFFFF9FFFFFFFFFC1,
		ram_block1a_115.mem_init3 = 2048'hF0F820001087FFFFFFFFFFFFFF0781C00058FFFFFFFFFFFFFFC1FC0EE07F03FFFFFFFFFFFFFE3FE03F58403FFFFFFFFFFFFFC3FF801F8007FFFFFFFFFFFFF87FFE000000FFFFFFFFFFFFFE07FFF80001FFFFFFFFFFFFFFC1FFFFF602DFFFFFFFFFFFFFFE3FFFFFF57FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF3CBFFFFFFFFFFFFFFFFFFFFFF7C4BFFFFFFFFFFFFFFFFFFFF9FFE67FFFFFFFFFFFFFFFFFFD7FFFF47FFFFFFFFFFFFFFFFF7FFFFFEDFFFFFFFFFFFFFFFFEBFFFFFFDFFFFFFFFFFFFFFFFAFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFEBFFFF,
		ram_block1a_115.operation_mode = "rom",
		ram_block1a_115.port_a_address_clear = "none",
		ram_block1a_115.port_a_address_width = 13,
		ram_block1a_115.port_a_data_out_clear = "none",
		ram_block1a_115.port_a_data_out_clock = "clock0",
		ram_block1a_115.port_a_data_width = 1,
		ram_block1a_115.port_a_first_address = 32768,
		ram_block1a_115.port_a_first_bit_number = 19,
		ram_block1a_115.port_a_last_address = 40959,
		ram_block1a_115.port_a_logical_ram_depth = 130400,
		ram_block1a_115.port_a_logical_ram_width = 24,
		ram_block1a_115.ram_block_type = "AUTO",
		ram_block1a_115.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_116
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_116portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_116.clk0_core_clock_enable = "ena0",
		ram_block1a_116.clk0_input_clock_enable = "none",
		ram_block1a_116.clk0_output_clock_enable = "none",
		ram_block1a_116.connectivity_checking = "OFF",
		ram_block1a_116.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_116.init_file_layout = "port_a",
		ram_block1a_116.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_116.mem_init0 = 2048'h001FF00000002000000000000003FF00000040000000000000003FD00000041000000000000001FF00000002000000000000003FE00000001000000000000007FE00000040000000000000005FE00000020000000000000007FF80000010800000000000007FF80000020400000000000007FF80000010800000000000003FF8000000840000000000000FFFC000001040000000000000FFFC000000430000000000000FFFA000000820000000000001FFFC000000208000000000000FFFD000000408000000000003FFFE000000108000000000003FFFF800000100000000000007FFFF800000101000000000003FFFF80000004180000000000FFFFFA00000,
		ram_block1a_116.mem_init1 = 2048'h80000000000001FFFE000004100000000000000FFFD000000100000000000001FFFC0000022000000000000017FFE0000000000000000000007FF8000004100000000000000FFFC000004000000000000000FFF80000042000000000000003FF80000002000000000000007FF80000082000000000000007FE00000082000000000000007FF00000000000000000000005FF00000000000000000000007FE00000000000000000000003FF00000000000000000000001FD00000004000000000000001FF00000044000000000000003FC00000000000000000000001FC00000000000000000000001FC00000000000000000000001FC00000082000000000000,
		ram_block1a_116.mem_init2 = 2048'hFFFFFFFFFC00000000003FFFFFFFFFFFFFE00000000000FFFFFFFFFFFFF4000000000006FFFFFFFFFFFC0000000000001FFFFFFFFFFFA0000000000000FFFFFFFFFFF400000000000000FFFFFFFFFF8000000000000017FFFFFFFFC0000C0000000000FFFFFFFFFC0001000000000005FFFFFFFF80004100000000002FFFFFFFF00004100000000001FFFFFFFC00008000000000000FFFFFFFE000042000000000007FFFFFFC000000000000000001FFFFFE8000004000000000001FFFFFE00001080000000000017FFFFC00001040000000000007FFFFE0000208000000000000FFFFFC00001000000000000003FFFF000002000000000000003FFFF8000020,
		ram_block1a_116.mem_init3 = 2048'hF8F00FFFFA07FFFFFFFFFFFFFF07807FFFE87FFFFFFFFFFFFFE1FE06FFFE87FFFFFFFFFFFFFC1FE00B5DC03FFFFFFFFFFFFFC1FF80000007FFFFFFFFFFFFF83FFE000001FFFFFFFFFFFFFE0FFFF000007FFFFFFFFFFFFFE1FFFFCC077FFFFFFFFFFFFFFE3FFFFFE4FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB77FFFFFFFFFFFFFFFFFFFFFD0047FFFFFFFFFFFFFFFFFFFF800077FFFFFFFFFFFFFFFFFFE000005FFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFE800000017FFFFFFFFFFFFFFF8000000002FFFFFFFFFFFFFFFC000000000FFFFF,
		ram_block1a_116.operation_mode = "rom",
		ram_block1a_116.port_a_address_clear = "none",
		ram_block1a_116.port_a_address_width = 13,
		ram_block1a_116.port_a_data_out_clear = "none",
		ram_block1a_116.port_a_data_out_clock = "clock0",
		ram_block1a_116.port_a_data_width = 1,
		ram_block1a_116.port_a_first_address = 32768,
		ram_block1a_116.port_a_first_bit_number = 20,
		ram_block1a_116.port_a_last_address = 40959,
		ram_block1a_116.port_a_logical_ram_depth = 130400,
		ram_block1a_116.port_a_logical_ram_width = 24,
		ram_block1a_116.ram_block_type = "AUTO",
		ram_block1a_116.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_117
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_117portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_117.clk0_core_clock_enable = "ena0",
		ram_block1a_117.clk0_input_clock_enable = "none",
		ram_block1a_117.clk0_output_clock_enable = "none",
		ram_block1a_117.connectivity_checking = "OFF",
		ram_block1a_117.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_117.init_file_layout = "port_a",
		ram_block1a_117.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_117.mem_init0 = 2048'hFFDFCFFFFFF81FFFFFFFFFFFFFFDFCFFFFFF81FFFFFFFFFFFFFFDFEFFFFFF81FFFFFFFFFFFFFFFFEFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFF9FEFFFFFFC0FFFFFFFFFFFFFFBFFFFFFFFC0FFFFFFFFFFFFFFBFE7FFFFFF07FFFFFFFFFFFFFFFF7FFFFFE07FFFFFFFFFFFFFBFFFFFFFFE0FFFFFFFFFFFFFFBFFFFFFFFF83FFFFFFFFFFFFF7FFBFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFF9FFFFFF83FFFFFFFFFFFFEFFFFFFFFFFE0FFFFFFFFFFFFEFFFCFFFFFFC07FFFFFFFFFFFCFFFFFFFFFFF0FFFFFFFFFFFFFFFFE7FFFFFE03FFFFFFFFFFF9FFFF7FFFFFF01FFFFFFFFFFFBFFFFFFFFFFFC0FFFFFFFFFFF7FFFFDFFFFF,
		ram_block1a_117.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFEFFFCFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFEFFF9FFFFFC1FFFFFFFFFFFFFFFFFBFFFFF81FFFFFFFFFFFFFFFFFBFFFFF81FFFFFFFFFFFFFF7FFFFFFFF81FFFFFFFFFFFFFFBFFFFFFFF81FFFFFFFFFFFFFFBFF7FFFFF81FFFFFFFFFFFFFFFFEFFFFFF81FFFFFFFFFFFFFFBFEFFFFFF83FFFFFFFFFFFFFFBFFFFFFFF83FFFFFFFFFFFFFF9FFFFFFFF83FFFFFFFFFFFFFFFFEFFFFFF83FFFFFFFFFFFFFFFFEFFFFFF87FFFFFFFFFFFFFFFFCFFFFFFC7FFFFFFFFFFFFFFDFDFFFFFF83FFFFFFFFFFFFFFDFDFFFFFF83FFFFFFFFFFFFFFDFDFFFFFF83FFFFFFFFFFFFFFDFDFFFFFF81FFFFFFFFFFFF,
		ram_block1a_117.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFDFFFFFFFFFFF7FFFFFFFFFFFF3FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF9FFFFFFFFFFFFF7FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFE7FFFFFFFFDFFFF3FFFFFFFFFF7FFFFFFFFFFFFF1FFFFFFFFFFBFFFFFFFFFFFFC0FFFFFFFFFFDFFFFFFFFFFFF80FFFFFFFFFFEFFFFFFFDFFFF81FFFFFFFFFFF3FFFFFF9FFFFC1FFFFFFFFFFFBFFFFFFBFFFF03FFFFFFFFFFFFFFFFFF7FFFF03FFFFFFFFFFFEFFFFFFFFFFE0FFFFFFFFFFFFEFFFFFDFFFFE07FFFFFFFFFFFFFFFFFDFFFFE07FFFFFFFFFFFF7FFFFBFFFFF0FFFFFFFFFFFFFFFFFF7FFFFC0FFFFFFFFFFFFFFFFFE7FFFFC0,
		ram_block1a_117.mem_init3 = 2048'hF8782FFFFD0FFFFFFFFFFFFFFE0FC07FFFF8FFFFFFFFFFFFFFC0FE02FFFF87FFFFFFFFFFFFFC1FE0175E807FFFFFFFFFFFFF81FF80000003FFFFFFFFFFFFF03FFC000001FFFFFFFFFFFFFF07FFF80000FFFFFFFFFFFFFFE1FFFFC8007FFFFFFFFFFFFFFC3FFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCD7FFFFFFFFFFFFFFFFFFFFFEFFABFFFFFFFFFFFFFFFFFFFFFFFF9BFFFFFFFFFFFFFFFFFFDFFFFFA7FFFFFFFFFFFFFFFFFDFFFFFF0FFFFFFFFFFFFFFFFF7FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF3FFFFFFFFF3FFFF,
		ram_block1a_117.operation_mode = "rom",
		ram_block1a_117.port_a_address_clear = "none",
		ram_block1a_117.port_a_address_width = 13,
		ram_block1a_117.port_a_data_out_clear = "none",
		ram_block1a_117.port_a_data_out_clock = "clock0",
		ram_block1a_117.port_a_data_width = 1,
		ram_block1a_117.port_a_first_address = 32768,
		ram_block1a_117.port_a_first_bit_number = 21,
		ram_block1a_117.port_a_last_address = 40959,
		ram_block1a_117.port_a_logical_ram_depth = 130400,
		ram_block1a_117.port_a_logical_ram_width = 24,
		ram_block1a_117.ram_block_type = "AUTO",
		ram_block1a_117.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_118
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_118portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_118.clk0_core_clock_enable = "ena0",
		ram_block1a_118.clk0_input_clock_enable = "none",
		ram_block1a_118.clk0_output_clock_enable = "none",
		ram_block1a_118.connectivity_checking = "OFF",
		ram_block1a_118.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_118.init_file_layout = "port_a",
		ram_block1a_118.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_118.mem_init0 = 2048'hFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFDFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_118.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFBBFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_118.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFBFFFFFFFFFFFBFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFBFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF,
		ram_block1a_118.mem_init3 = 2048'hF0782FFFFF07FFFFFFFFFFFFFE0F817FFFF07FFFFFFFFFFFFFE1FE06FFFF07FFFFFFFFFFFFFC1FE00F5F003FFFFFFFFFFFFF83FF00000007FFFFFFFFFFFFF03FFE0000007FFFFFFFFFFFFE0FFFF80000BFFFFFFFFFFFFFC0FFFFE0013FFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7CFFFFFFFFFFFFFFFFFFFFFFDFFE7FFFFFFFFFFFFFFFFFFFF7FFFF7FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFBFFFF,
		ram_block1a_118.operation_mode = "rom",
		ram_block1a_118.port_a_address_clear = "none",
		ram_block1a_118.port_a_address_width = 13,
		ram_block1a_118.port_a_data_out_clear = "none",
		ram_block1a_118.port_a_data_out_clock = "clock0",
		ram_block1a_118.port_a_data_width = 1,
		ram_block1a_118.port_a_first_address = 32768,
		ram_block1a_118.port_a_first_bit_number = 22,
		ram_block1a_118.port_a_last_address = 40959,
		ram_block1a_118.port_a_logical_ram_depth = 130400,
		ram_block1a_118.port_a_logical_ram_width = 24,
		ram_block1a_118.ram_block_type = "AUTO",
		ram_block1a_118.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_119
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_119portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_119.clk0_core_clock_enable = "ena0",
		ram_block1a_119.clk0_input_clock_enable = "none",
		ram_block1a_119.clk0_output_clock_enable = "none",
		ram_block1a_119.connectivity_checking = "OFF",
		ram_block1a_119.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_119.init_file_layout = "port_a",
		ram_block1a_119.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_119.mem_init0 = 2048'h003FE00000000000000000000003FE00000000000000000000003FE00000000000000000000003FE00000000000000000000003FE00000000000000000000003FF00000000000000000000003FF00000000000000000000003FF00000000000000000000003FF00000000000000000000007FF00000000000000000000007FF80000000000000000000007FF80000000000000000000007FF8000000000000000000000FFFC000000000000000000000FFFC000000000000000000001FFFE000000000000000000001FFFE000000000000000000001FFFF000000000000000000003FFFF800000000000000000007FFFF800000000000000000007FFFFC00000,
		ram_block1a_119.mem_init1 = 2048'h00000000000001FFFE000000000000000000001FFFE000000000000000000000FFFC000000000000000000000FFFC000000000000000000000FFFC0000000000000000000007FF80000000000000000000007FF80000000000000000000007FF00000000000000000000007FF00000000000000000000003FF00000000000000000000003FF00000000000000000000003FE00000000000000000000003FE00000000000000000000003FE00000000000000000000003FE00000000000000000000003FE00000000000000000000003FE00000000000000000000003FE00000000000000000000003FE00000000000000000000003FE00000000000000000000,
		ram_block1a_119.mem_init2 = 2048'hFFFFFFFFFE00000000001FFFFFFFFFFFFFC000000000007FFFFFFFFFFFF8000000000001FFFFFFFFFFFE0000000000000FFFFFFFFFFFC00000000000003FFFFFFFFFF800000000000001FFFFFFFFFF000000000000000FFFFFFFFFE0000000000000007FFFFFFFF80000000000000003FFFFFFFF00000000000000001FFFFFFFE00000000000000000FFFFFFFE000000000000000007FFFFFFC000000000000000003FFFFFF8000000000000000001FFFFFF0000000000000000001FFFFFE0000000000000000000FFFFFE00000000000000000007FFFFC00000000000000000007FFFF800000000000000000003FFFF800000000000000000003FFFF0000000,
		ram_block1a_119.mem_init3 = 2048'hF0781000000FFFFFFFFFFFFFFF0FC08000007FFFFFFFFFFFFFE0FC01000007FFFFFFFFFFFFFC1FF000A0007FFFFFFFFFFFFF83FF80000007FFFFFFFFFFFFF07FFC000000FFFFFFFFFFFFFE07FFF000007FFFFFFFFFFFFFE0FFFFF000FFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF80000000007FFFF,
		ram_block1a_119.operation_mode = "rom",
		ram_block1a_119.port_a_address_clear = "none",
		ram_block1a_119.port_a_address_width = 13,
		ram_block1a_119.port_a_data_out_clear = "none",
		ram_block1a_119.port_a_data_out_clock = "clock0",
		ram_block1a_119.port_a_data_width = 1,
		ram_block1a_119.port_a_first_address = 32768,
		ram_block1a_119.port_a_first_bit_number = 23,
		ram_block1a_119.port_a_last_address = 40959,
		ram_block1a_119.port_a_logical_ram_depth = 130400,
		ram_block1a_119.port_a_logical_ram_width = 24,
		ram_block1a_119.ram_block_type = "AUTO",
		ram_block1a_119.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_120
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_120portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_120.clk0_core_clock_enable = "ena0",
		ram_block1a_120.clk0_input_clock_enable = "none",
		ram_block1a_120.clk0_output_clock_enable = "none",
		ram_block1a_120.connectivity_checking = "OFF",
		ram_block1a_120.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_120.init_file_layout = "port_a",
		ram_block1a_120.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_120.mem_init0 = 2048'hFFFF07400073018676B003880FFFF81E0003C0081C00640181FFFFC0B000080082000060303FFFFE04000000080000050507FFFFE050000000C00C6028B07FFFFF030000001403FE81580FFFFFFC0600000180787E0383FFFFFFC0B00000186FFFC0607FFFFFFF06C00001087FFF840FFFFFFFF00F00000024FFF800FFFFFFFF801E00020597FFE01FFFFFFFFF021800387E9FFD07FFFFFFFFF403300007FC7FE8FFFFFFFFFFC00973C05FACFE87FFFFFFFFFF0013E302FE67FC7FFFFFFFFFFC000E401FF99FC1FFFFFFFFFFF4000000FFE7FC1FFFFFFFFFFFE4000003FF95E0FFFFFFFFFFFFE000009FFE540FFFFFFFFFFFFFFA8605FFFEF0FFFFFFFFFFFFFF,
		ram_block1a_120.mem_init1 = 2048'h000F3A0000010FF10100000000005B6A000010FF10B00000000013FE3800018FF08C0000000001FFFBC000007F008000000000093FF2000107E10C000000000040BFB000107F00600000000003F4FC00008FF0CC00000000000177F00038FE0C800000000000009FC00207F00800000000000004FA0010FF80F00000001F80002FE0021FF8650000003C63C0007E0061FF88A00000090EB9000358071FF808000002B801D400366041FFC3C00000780001E000B90A1FFC370000120000048017D801FFE3B000030068201C017F987FFE0C0000500985002017F947FFE118000204D87204013FB07FFE0B000081908098100D9107FFF028000038104489804620,
		ram_block1a_120.mem_init2 = 2048'hFFF0C1C00000000000000030FFFE040400000000000000020FFFC183C000000000000000007FFE0028000000000000000087FFE08500000000000000001C7FFC5040000000000000000063FF830C00000000000000000A1FFC00F0000000000000000043FF82140000000000000000041FF060E0000000000000000040FF0E040000000000000000070FF0C280000000000000000030FF08080000000000000000030FF042800000000000000000287F0C6000000000000000000207E08200000000000000000000FF00400000000000000000008FF00700000000000000000010FF08800000000000000000008FF10E00000000007F00000018FF1040000000,
		ram_block1a_120.mem_init3 = 2048'h400006C3FFFFFFFFFF8380A2E00000121FFFFFFFFFE0B01E40000000807FFFFFFFFE0C05800000000503FFFFFFFF800044000000001C1FFFFFFFF84019000000000021FFFFFFFF0501A0000000000A0FFFFFFFF06010000000000040FFFFFFFC141A00000000000303FFFFFFC100C00000000000041FFFFFFC282800000000000103FFFFFF8505C000000000000E0FFFFFF8C05800000000000021FFFFFF020C000000000000020FFFFFF0418000000000000020FFFFFE000A0000000000000007FFFFE382C00000000000000C7FFFF850400000000000000061FFFFC70000000000000000083FFFF820E00000000000000061FFFF021400000000000000060F,
		ram_block1a_120.operation_mode = "rom",
		ram_block1a_120.port_a_address_clear = "none",
		ram_block1a_120.port_a_address_width = 13,
		ram_block1a_120.port_a_data_out_clear = "none",
		ram_block1a_120.port_a_data_out_clock = "clock0",
		ram_block1a_120.port_a_data_width = 1,
		ram_block1a_120.port_a_first_address = 40960,
		ram_block1a_120.port_a_first_bit_number = 0,
		ram_block1a_120.port_a_last_address = 49151,
		ram_block1a_120.port_a_logical_ram_depth = 130400,
		ram_block1a_120.port_a_logical_ram_width = 24,
		ram_block1a_120.ram_block_type = "AUTO",
		ram_block1a_120.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_121
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_121portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_121.clk0_core_clock_enable = "ena0",
		ram_block1a_121.clk0_input_clock_enable = "none",
		ram_block1a_121.clk0_output_clock_enable = "none",
		ram_block1a_121.connectivity_checking = "OFF",
		ram_block1a_121.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_121.init_file_layout = "port_a",
		ram_block1a_121.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_121.mem_init0 = 2048'hFFFF8780004B00062F68038C1FFFFC12000340041800B401C3FFFFC110000800C40001A0383FFFFC000000000C00000F0703FFFFF0C000000000006008A0FFFFFF0700000000020100560FFFFFF802000000823FF00801FFFFFFE0300000104FFFF0203FFFFFFE0140000006FFFE8207FFFFFFF81900001807FFF400FFFFFFFFC01E0003010FFF803FFFFFFFFE01C800301C3FFF0FFFFFFFFFF004100307F2FFF8FFFFFFFFFFE00FE3C05F93FE07FFFFFFFFFF400B3700FEAFF07FFFFFFFFFFF0013801FF8BF83FFFFFFFFFFF0000000FFE2FA3FFFFFFFFFFFFC00000FFF9BC0FFFFFFFFFFFFF800007FFE8F1FFFFFFFFFFFFFFF8607FFF930FFFFFFFFFFFFFF,
		ram_block1a_121.mem_init1 = 2048'h000E260000018FF18D0000000000FC0A000018FE1830000000001BFFF8000187F0820000000001FFFEC000007F002000000000087FE600000FE1860000000000787F9000187F08000000000003FBFC000007E0C60000000000016FF000287E0420000000000000BF800387F08600000000000007FE0010FF00300000001F800037A0010FF8A900000036F6C000FE0061FF84A000000EB867000558061FF808000002D000B400342021FF87800000500000A000DF0E3FF804000014000002801BF8C3FFC1D000020068A01401FF903FFE370000703706C0E01FF887FFE13000060B08CD0601BCB07FFF0D800080D180B01009B30FFFF0700000180824E6807A30,
		ram_block1a_121.mem_init2 = 2048'hFFE0018000000000000000007FFF141000000000000000030FFFE1834000000000000000087FFE20200000000000000000C7FFC2870000000000000000103FF800500000000000000000C1FF810E00000000000000000A1FFC6070000000000000000043FF00100000000000000000000FF8E1A0000000000000000051FF02000000000000000000060FF04200000000000000000030FF00380000000000000000030FF043000000000000000000287E0C600000000000000000020FE005000000000000000000007E08100000000000000000000FF104000000000000000000087E088000000000000000000007E18E00000000007F000000187F1880000000,
		ram_block1a_121.mem_init3 = 2048'h60000443FFFFFFFFFF0180B8E00000140FFFFFFFFFE0300B40000000807FFFFFFFFC1007C00000000707FFFFFFFFC2008400000000083FFFFFFFF8700B0000000000A1FFFFFFFF0101A0000000000D0FFFFFFFF0A010000000000070FFFFFFFC041400000000000383FFFFFFC101C00000000000043FFFFFF8083000000000000143FFFFFF81074000000000000C0FFFFFF0005800000000000030FFFFFF0200000000000000000FFFFFF0C10000000000000030FFFFFE081E0000000000000187FFFFC08140000000000000083FFFFC604000000000000000A3FFFF850100000000000000081FFFF000A00000000000000000FFFF0E1600000000000000060F,
		ram_block1a_121.operation_mode = "rom",
		ram_block1a_121.port_a_address_clear = "none",
		ram_block1a_121.port_a_address_width = 13,
		ram_block1a_121.port_a_data_out_clear = "none",
		ram_block1a_121.port_a_data_out_clock = "clock0",
		ram_block1a_121.port_a_data_width = 1,
		ram_block1a_121.port_a_first_address = 40960,
		ram_block1a_121.port_a_first_bit_number = 1,
		ram_block1a_121.port_a_last_address = 49151,
		ram_block1a_121.port_a_logical_ram_depth = 130400,
		ram_block1a_121.port_a_logical_ram_width = 24,
		ram_block1a_121.ram_block_type = "AUTO",
		ram_block1a_121.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_122
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_122portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_122.clk0_core_clock_enable = "ena0",
		ram_block1a_122.clk0_input_clock_enable = "none",
		ram_block1a_122.clk0_output_clock_enable = "none",
		ram_block1a_122.connectivity_checking = "OFF",
		ram_block1a_122.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_122.init_file_layout = "port_a",
		ram_block1a_122.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_122.mem_init0 = 2048'hFFFF017FFFA2FF438797FC760FFFF821FFFDFFF018007BFEC1FFFF80EFFFF7FF0400011FC01FFFFE09FFFFFFF0000000F807FFFFF01FFFFFFF4013A02750FFFFFF82FFFFFFF003FE01A01FFFFFFC1DFFFFFF00400E0A83FFFFFFE08FFFFFF0300020707FFFFFFE00BFFFFE0400018607FFFFFFF01AFFFFF064000C01FFFFFFFF8049FFFD068000401FFFFFFFFF02B7FFD82280030FFFFFFFFFF4026FFE020E00107FFFFFFFFFE0053C0040600183FFFFFFFFFF4007DA0301800C3FFFFFFFFFFC0012A010060003FFFFFFFFFFF40000010018063FFFFFFFFFFFF4000010007801FFFFFFFFFFFFF80000C001C31FFFFFFFFFFFFFF08006000400FFFFFFFFFFFFFF,
		ram_block1a_122.mem_init1 = 2048'hFFF1C1FFFFFF07E0F4FFFFFFFFFF3EE5FFFFF07E0F6FFFFFFFFFE7FE47FFFF07F1F7FFFFFFFFFE3FFC3FFFE8FF077FFFFFFFFFF3FFE9FFFE0FE173FFFFFFFFFF863FCFFFE0FF1F7FFFFFFFFFFC02FCFFFE8FE133FFFFFFFFFFFE87E7FFD07E137FFFFFFFFFFFFF3FBFFD07F077FFFFFFFFFFFFF9FDFFF0FF0B6FFFFFFFE07FFFCF9FFD0FF094FFFFFFCDFB3FFF79FF80FF033FFFFFF633E6FFFB27FA0FF857FFFFFC480123FFC99FA1FFC01FFFFFE800017FFF3CF43FF83FFFFFE60000067FE7E7C3FFE31FFFFC80786013FE7E647FFE2BFFFFB03905C0DFE7E787FFE17FFFFA0E60E605FE7E407FFF0DFFFF00AF03500FF3CE0FFFF087FFF817F83ACB7F81F0,
		ram_block1a_122.mem_init2 = 2048'hFFE0FEBFFFFFFFFFFFFFFFF07FFF1BFFFFFFFFFFFFFFFFFD0FFFE0FD3FFFFFFFFFFFFFFFE03FFC3FFFFFFFFFFFFFFFFFFFC3FFC17BFFFFFFFFFFFFFFFFE83FF85FFFFFFFFFFFFFFFFFFF81FFC2F3FFFFFFFFFFFFFFFFF23FFC1F6FFFFFFFFFFFFFFFFFA3FF07E3FFFFFFFFFFFFFFFFFC0FF0DE1FFFFFFFFFFFFFFFFFA0FF8DE7FFFFFFFFFFFFFFFFFB1FF0FC7FFFFFFFFFFFFFFFFFF0FF0FDFFFFFFFFFFFFFFFFFFD0FE13EFFFFFFFFFFFFFFFFFFD8FF03BFFFFFFFFFFFFFFFFFFD07F0F9FFFFFFFFFFFFFFFFFFE0FE07BFFFFFFFFFFFFFFFFFFF8FF17DFFFFFFFFFFFFFFFFFFE0FE1F1FFFFFFFFFFFFFFFFFFE07E0F1FFFFFFFFFF80FFFFFFF07E0F1FFFFFFF,
		ram_block1a_122.mem_init3 = 2048'h7FFFFAC1FFFFFFFFFF067F3B1FFFFFEC0FFFFFFFFFF06FE3BFFFFFFF10FFFFFFFFFC0FFAFFFFFFFFFB07FFFFFFFF83FF2BFFFFFFFFF81FFFFFFFF85FEEFFFFFFFFFFC1FFFFFFFF04FDDFFFFFFFFFF20FFFFFFFF05FBFFFFFFFFFFFB0FFFFFFFE1BE1FFFFFFFFFFFD87FFFFFF83FEFFFFFFFFFFFFF81FFFFFFC07CFFFFFFFFFFFFE01FFFFFF80FBBFFFFFFFFFFFF01FFFFFF07FF7FFFFFFFFFFFFE0FFFFFF01F5FFFFFFFFFFFFFC0FFFFFE0BE7FFFFFFFFFFFFFC07FFFFC1FFDFFFFFFFFFFFFFF83FFFFC27D3FFFFFFFFFFFFFF43FFFF85F9FFFFFFFFFFFFFFFC1FFFFC0F9FFFFFFFFFFFFFFF63FFFF03F7FFFFFFFFFFFFFFFE0FFFF01E7FFFFFFFFFFFFFFF80F,
		ram_block1a_122.operation_mode = "rom",
		ram_block1a_122.port_a_address_clear = "none",
		ram_block1a_122.port_a_address_width = 13,
		ram_block1a_122.port_a_data_out_clear = "none",
		ram_block1a_122.port_a_data_out_clock = "clock0",
		ram_block1a_122.port_a_data_width = 1,
		ram_block1a_122.port_a_first_address = 40960,
		ram_block1a_122.port_a_first_bit_number = 2,
		ram_block1a_122.port_a_last_address = 49151,
		ram_block1a_122.port_a_logical_ram_depth = 130400,
		ram_block1a_122.port_a_logical_ram_width = 24,
		ram_block1a_122.ram_block_type = "AUTO",
		ram_block1a_122.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_123
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_123portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_123.clk0_core_clock_enable = "ena0",
		ram_block1a_123.clk0_input_clock_enable = "none",
		ram_block1a_123.clk0_output_clock_enable = "none",
		ram_block1a_123.connectivity_checking = "OFF",
		ram_block1a_123.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_123.init_file_layout = "port_a",
		ram_block1a_123.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_123.mem_init0 = 2048'hFFFF0280003E0044E20C00020FFFFC240000800074007000C3FFFFC1C0000000440001C0103FFFFC060000000400000C0203FFFFE0C000000000084010507FFFFF8000000004020000801FFFFFF8180000008180020501FFFFFFE060000000000010207FFFFFFF01000001860000800FFFFFFFF0180000187C000401FFFFFFFFE040000003E000207FFFFFFFFE01E000187F000107FFFFFFFFF407C00107F800007FFFFFFFFFC00F40101FE00087FFFFFFFFFF001B1F01FF80043FFFFFFFFFFE0015803FFE0001FFFFFFFFFFF2000001FFF8023FFFFFFFFFFFEC000007FFF801FFFFFFFFFFFFE40000FFFFC11FFFFFFFFFFFFFEE8683FFFF00FFFFFFFFFFFFFF,
		ram_block1a_123.mem_init1 = 2048'h00000000000007E1FA00000000007F400000007E1FC00000000007FFC0000007F1FC00000000007FFE000010FF17800000000007FFF000018FF1780000000000017FC000107E1780000000000000FC000007F0F800000000000003E00000FF07800000000000003F80018FF07C00000000000000F80010FF0BC000000000000007C0030FF0FA00000003FC0000300000FF83800000037BCC000000031FF85C000001A0005800000061FFC7C00000300000C00018003FF8580000000000000003C063FFE2E0000180782008007E007FFE1E0000102F07408007E047FFE0D0000608985006003C007FFF07000000C004300001800FFFF0B80004000C41E6000020,
		ram_block1a_123.mem_init2 = 2048'hFFF0FFC00000000000000010FFFE1FE8000000000000000007FFE0FF8000000000000000187FFE3FD0000000000000000007FFC2FE00000000000000000C3FF81F80000000000000000061FFC7FC0000000000000000043FFC1FC0000000000000000043FF03F80000000000000000000FF87F40000000000000000021FF03F80000000000000000030FF07F80000000000000000010FF07E00000000000000000010FE07D000000000000000000187F1FC00000000000000000008FE07C000000000000000000087F07E000000000000000000187F07A00000000000000000018FE1FC000000000000000000107E1FC000000000000000000007E1FA0000000,
		ram_block1a_123.mem_init3 = 2048'h80000103FFFFFFFFFF00FFE40000000E0FFFFFFFFFE0FFFC00000000607FFFFFFFFE07FD000000000103FFFFFFFFC2FFF0000000000C3FFFFFFFF83FF8000000000021FFFFFFFF05FF0000000000040FFFFFFFF0BFC0000000000030FFFFFFFC0FFA00000000000083FFFFFFC3FF800000000000083FFFFFFC2FF000000000000083FFFFFF07FD000000000000000FFFFFF03F8000000000000030FFFFFF0BFA000000000000030FFFFFE0FF80000000000000107FFFFE0FE00000000000000087FFFFC3FE80000000000000003FFFFC1FE00000000000000063FFFF87FC00000000000000001FFFF07FC00000000000000000FFFF07F800000000000000010F,
		ram_block1a_123.operation_mode = "rom",
		ram_block1a_123.port_a_address_clear = "none",
		ram_block1a_123.port_a_address_width = 13,
		ram_block1a_123.port_a_data_out_clear = "none",
		ram_block1a_123.port_a_data_out_clock = "clock0",
		ram_block1a_123.port_a_data_width = 1,
		ram_block1a_123.port_a_first_address = 40960,
		ram_block1a_123.port_a_first_bit_number = 3,
		ram_block1a_123.port_a_last_address = 49151,
		ram_block1a_123.port_a_logical_ram_depth = 130400,
		ram_block1a_123.port_a_logical_ram_width = 24,
		ram_block1a_123.ram_block_type = "AUTO",
		ram_block1a_123.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_124
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_124portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_124.clk0_core_clock_enable = "ena0",
		ram_block1a_124.clk0_input_clock_enable = "none",
		ram_block1a_124.clk0_output_clock_enable = "none",
		ram_block1a_124.connectivity_checking = "OFF",
		ram_block1a_124.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_124.init_file_layout = "port_a",
		ram_block1a_124.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_124.mem_init0 = 2048'hFFFF8580001C00C4749800041FFFFC00000000087000200003FFFFC1C000000082000180003FFFFC00000000080000060103FFFFE04000000080078010007FFFFF830000000C060081881FFFFFFC180000000100000D83FFFFFFE0C0000000400010307FFFFFFF03000000040000800FFFFFFFF01C00000874000401FFFFFFFF8030000187C000201FFFFFFFFE01C000103F00000FFFFFFFFFFC01800007FC0000FFFFFFFFFFC00B80201FF00087FFFFFFFFFF8006E303FFC0007FFFFFFFFFFC000B203FFF0003FFFFFFFFFFF6000001FFFC001FFFFFFFFFFFEC000017FFE801FFFFFFFFFFFFEC00007FFF800FFFFFFFFFFFFFF18607FFFE00FFFFFFFFFFFFFF,
		ram_block1a_124.mem_init1 = 2048'h00000000000007E1F800000000003F800000007E1F800000000007FF40000007E0F800000000007FFC0000087F07C00000000003FFF000000FF07C000000000000FF800008FF07C0000000000001FE00010FF07C00000000000007F00018FF0FC00000000000001F00010FF0F800000000000000F80010FF83800000000000000780001FF0B800000000000000380030FF8F80000001ED78000000031FF81C000000A8015000000001FFC5C00000300000C0003C063FF81E0000080000010007E003FFC2C0000100200008007E0C3FFE0E0000202384404007E087FFE17000020B00CC04007E187FFF060000418004182003C10FFFF070000210000084000030,
		ram_block1a_124.mem_init2 = 2048'hFFE07F8000000000000000107FFF07F800000000000000010FFFC1FF0000000000000000083FFE0FF00000000000000000C7FFE0FE0000000000000000007FFC1FE0000000000000000003FF81FC0000000000000000061FFC5F80000000000000000023FF83F80000000000000000021FF8BF00000000000000000021FF8BF80000000000000000001FF0FF00000000000000000010FF0FE00000000000000000010FF0FF00000000000000000010FF07E00000000000000000018FF17C00000000000000000010FF17C00000000000000000000FF07E00000000000000000000FF0FC00000000000000000008FE1FC000000000000000000007E1F80000000,
		ram_block1a_124.mem_init3 = 2048'h00000181FFFFFFFFFF80FFF0000000001FFFFFFFFFF0BFFC0000000020FFFFFFFFFE1FFE000000000107FFFFFFFF81FFE0000000000C1FFFFFFFF05FF8000000000060FFFFFFFF05FF0000000000000FFFFFFFF03FC0000000000000FFFFFFFC17F800000000000103FFFFFFC0FF8000000000000C3FFFFFF82FF000000000000001FFFFFF85FF000000000000061FFFFFF07FE000000000000020FFFFFF0BF8000000000000010FFFFFE17F80000000000000107FFFFC0FF80000000000000003FFFFC0FE00000000000000083FFFF81FE00000000000000001FFFF81FE00000000000000041FFFF03FC00000000000000020FFFF03FC00000000000000030F,
		ram_block1a_124.operation_mode = "rom",
		ram_block1a_124.port_a_address_clear = "none",
		ram_block1a_124.port_a_address_width = 13,
		ram_block1a_124.port_a_data_out_clear = "none",
		ram_block1a_124.port_a_data_out_clock = "clock0",
		ram_block1a_124.port_a_data_width = 1,
		ram_block1a_124.port_a_first_address = 40960,
		ram_block1a_124.port_a_first_bit_number = 4,
		ram_block1a_124.port_a_last_address = 49151,
		ram_block1a_124.port_a_logical_ram_depth = 130400,
		ram_block1a_124.port_a_logical_ram_width = 24,
		ram_block1a_124.ram_block_type = "AUTO",
		ram_block1a_124.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_125
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_125portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_125.clk0_core_clock_enable = "ena0",
		ram_block1a_125.clk0_input_clock_enable = "none",
		ram_block1a_125.clk0_output_clock_enable = "none",
		ram_block1a_125.connectivity_checking = "OFF",
		ram_block1a_125.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_125.init_file_layout = "port_a",
		ram_block1a_125.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_125.mem_init0 = 2048'hFFFF857FFFE3FF83EBDFFFFC1FFFFC27FFFFFFFC38007FFF83FFFFC1BFFFFFFFC20000FFF83FFFFC03FFFFFFFC00000BFF03FFFFE07FFFFFFFC000003FE07FFFFF03FFFFFFF801FF00FC0FFFFFF80FFFFFFF80FFFC0781FFFFFFC0FFFFFFF83FFFE0703FFFFFFF05FFFFFF07FFFF020FFFFFFFF80FFFFFF07BFFF800FFFFFFFFC03FFFFF07FFFFC03FFFFFFFFF017FFFF07FFFFE07FFFFFFFFF003FFFF03FFFFF0FFFFFFFFFFE007FFE01FFFFF07FFFFFFFFFF001DFE03FFFFF83FFFFFFFFFFF000AA01FFFFFC3FFFFFFFFFFFC000001FFFFFC3FFFFFFFFFFFF8000007FFF7E0FFFFFFFFFFFFEC0000FFFFFE0FFFFFFFFFFFFFF58107FFFFF0FFFFFFFFFFFFFF,
		ram_block1a_125.mem_init1 = 2048'hFFFFFFFFFFFF87E1FBFFFFFFFFFFFFFFFFFFF87E1FBFFFFFFFFFFFFFBFFFFF87E1FBFFFFFFFFFFFFFFFFFFF07F17BFFFFFFFFFFFFFFFFFFF0FE07BFFFFFFFFFFFFFFFFFFF87F17BFFFFFFFFFFFFFFFFFFF0FE07BFFFFFFFFFFFFFFFFFFF07E17BFFFFFFFFFFFFFFFFFFF87F07BFFFFFFFFFFFFFFFFFFF0FF0BBFFFFFFFFFFFFFFFFFFE0FF83BFFFFFFFFFFFFFFFFFFF1FF83BFFFFFFFB0DFFFFFFFFE1FF85FFFFFFFC0003FFFFFFFC1FFC1FFFFFFE000007FFFFFFE3FF81DFFFFFC000003FFFFFFC3FFC2DFFFFF8008C01FFFFFF83FFE0FFFFFE0078E007FFFFF87FFE16FFFFE03F07D07FFFFF07FFF06FFFFC0FF87F03FFFFF0FFFF0BFFFFC1FF87F83FFFFF0,
		ram_block1a_125.mem_init2 = 2048'hFFE07FFFFFFFFFFFFFFFFFF07FFF07F7FFFFFFFFFFFFFFFF8FFFE1FFFFFFFFFFFFFFFFFFF07FFE2FEFFFFFFFFFFFFFFFFFC7FFC0FFFFFFFFFFFFFFFFFFFC3FF81FDFFFFFFFFFFFFFFFFFC1FFC1FFFFFFFFFFFFFFFFFFFC3FF81FBFFFFFFFFFFFFFFFFFE1FF83FFFFFFFFFFFFFFFFFFFE1FF0BF7FFFFFFFFFFFFFFFFFE0FF0BF7FFFFFFFFFFFFFFFFFE0FF0FFFFFFFFFFFFFFFFFFFFE0FF07EFFFFFFFFFFFFFFFFFFF0FE17EFFFFFFFFFFFFFFFFFFF87E07FFFFFFFFFFFFFFFFFFFF07F17DFFFFFFFFFFFFFFFFFFF0FE07DFFFFFFFFFFFFFFFFFFF87F17DFFFFFFFFFFFFFFFFFFF0FE1FFFFFFFFFFFFFFFFFFFFF07E1FFFFFFFFFFFFFFFFFFFFF87E1FBFFFFFFF,
		ram_block1a_125.mem_init3 = 2048'hFFFFFF01FFFFFFFFFF04FFEFFFFFFFFE0FFFFFFFFFF0BFFBFFFFFFFFE0FFFFFFFFFC17FEFFFFFFFFFF03FFFFFFFF82FFDFFFFFFFFFFC1FFFFFFFF01FFFFFFFFFFFFFC0FFFFFFFF05FFFFFFFFFFFFFE0FFFFFFFF0BFDFFFFFFFFFFFE0FFFFFFFE17FBFFFFFFFFFFFF07FFFFFFC2FFFFFFFFFFFFFFFC3FFFFFF82FFFFFFFFFFFFFFFC1FFFFFF05FEFFFFFFFFFFFFFC0FFFFFF0BFDFFFFFFFFFFFFFF0FFFFFE0BFBFFFFFFFFFFFFFE07FFFFE07FFFFFFFFFFFFFFFF87FFFFC0FF7FFFFFFFFFFFFFF83FFFFC2FEFFFFFFFFFFFFFFF83FFFF81FFFFFFFFFFFFFFFFFC1FFFF85FDFFFFFFFFFFFFFFFC1FFFF83FFFFFFFFFFFFFFFFFE1FFFF0BFBFFFFFFFFFFFFFFFF0F,
		ram_block1a_125.operation_mode = "rom",
		ram_block1a_125.port_a_address_clear = "none",
		ram_block1a_125.port_a_address_width = 13,
		ram_block1a_125.port_a_data_out_clear = "none",
		ram_block1a_125.port_a_data_out_clock = "clock0",
		ram_block1a_125.port_a_data_width = 1,
		ram_block1a_125.port_a_first_address = 40960,
		ram_block1a_125.port_a_first_bit_number = 5,
		ram_block1a_125.port_a_last_address = 49151,
		ram_block1a_125.port_a_logical_ram_depth = 130400,
		ram_block1a_125.port_a_logical_ram_width = 24,
		ram_block1a_125.ram_block_type = "AUTO",
		ram_block1a_125.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_126
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_126portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_126.clk0_core_clock_enable = "ena0",
		ram_block1a_126.clk0_input_clock_enable = "none",
		ram_block1a_126.clk0_output_clock_enable = "none",
		ram_block1a_126.connectivity_checking = "OFF",
		ram_block1a_126.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_126.init_file_layout = "port_a",
		ram_block1a_126.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_126.mem_init0 = 2048'hFFFF06FFFFF7FF87F2BFFFFC0FFFF81FFFFFFFF87400BFFFC1FFFFC07FFFFFFF860000FFF83FFFFE0FFFFFFFF8000007FF07FFFFE03FFFFFFF8000001FE07FFFFF81FFFFFFF8000000FC1FFFFFFC0FFFFFFF8000000703FFFFFFE0FFFFFFF8000000307FFFFFFF03FFFFFF800000000FFFFFFFF01FFFFFF000000000FFFFFFFFC03FFFFF800000003FFFFFFFFF01FFFFF00000000FFFFFFFFFF805FFFF000000007FFFFFFFFFC00BFFE020000003FFFFFFFFFF000BFE000000003FFFFFFFFFFC00064000000001FFFFFFFFFFFC0000000000001FFFFFFFFFFFF8000008000001FFFFFFFFFFFFF800000000001FFFFFFFFFFFFFF90000000000FFFFFFFFFFFFFF,
		ram_block1a_126.mem_init1 = 2048'hFFFFFFFFFFFF87E007FFFFFFFFFFFFFFFFFFF87E007FFFFFFFFFFFFFFFFFFF87E007FFFFFFFFFFFFFFFFFFF87E087FFFFFFFFFFFFFFFFFFF87F087FFFFFFFFFFFFFFFFFFF0FF187FFFFFFFFFFFFFFFFFFF0FE187FFFFFFFFFFFFFFFFFFF87F087FFFFFFFFFFFFFFFFFFF0FF087FFFFFFFFFFFFFFFFFFF0FF047FFFFFFFFFFFFFFFFFFF0FF8C7FFFFFFFFFFFFFFFFFFF1FF047FFFFFFFC03FFFFFFFFE0FF823FFFFFFD000BFFFFFFFE1FF863FFFFFF80001FFFFFFFE1FFC23FFFFFE000007FFFFFFC1FFC33FFFFF0010000FFFFFF83FFE11FFFFE00F0F007FFFFF87FFE19FFFFC07F87E03FFFFF07FFF09FFFFC0FF87F03FFFFF0FFFF04FFFFE3FF87FC7FFFFE0,
		ram_block1a_126.mem_init2 = 2048'hFFF0807FFFFFFFFFFFFFFFF0FFFE180FFFFFFFFFFFFFFFFF87FFE000FFFFFFFFFFFFFFFFF87FFE101FFFFFFFFFFFFFFFFF87FFC101FFFFFFFFFFFFFFFFF83FFC203FFFFFFFFFFFFFFFFFC3FFC603FFFFFFFFFFFFFFFFFE3FF8207FFFFFFFFFFFFFFFFFC1FF8407FFFFFFFFFFFFFFFFFE1FF040FFFFFFFFFFFFFFFFFFF0FF8C0FFFFFFFFFFFFFFFFFFE1FF000FFFFFFFFFFFFFFFFFFF0FF081FFFFFFFFFFFFFFFFFFF0FF081FFFFFFFFFFFFFFFFFFF0FE181FFFFFFFFFFFFFFFFFFF87F183FFFFFFFFFFFFFFFFFFF0FF083FFFFFFFFFFFFFFFFFFF0FE083FFFFFFFFFFFFFFFFFFF87E003FFFFFFFFFFFFFFFFFFF87E003FFFFFFFFFFFFFFFFFFF87E007FFFFFFF,
		ram_block1a_126.mem_init3 = 2048'hFFFFFF81FFFFFFFFFF03001FFFFFFFFC0FFFFFFFFFE04007FFFFFFFFF07FFFFFFFFE0801FFFFFFFFFF87FFFFFFFF81003FFFFFFFFFF81FFFFFFFF82007FFFFFFFFFFC1FFFFFFFF0200FFFFFFFFFFFE0FFFFFFFE0403FFFFFFFFFFFF07FFFFFFC1807FFFFFFFFFFFF03FFFFFFC1007FFFFFFFFFFFF83FFFFFFC100FFFFFFFFFFFFFC3FFFFFF8601FFFFFFFFFFFFFC1FFFFFF0403FFFFFFFFFFFFFE0FFFFFE0407FFFFFFFFFFFFFF07FFFFE1807FFFFFFFFFFFFFF87FFFFC100FFFFFFFFFFFFFFF83FFFFC301FFFFFFFFFFFFFFF83FFFF8201FFFFFFFFFFFFFFFC1FFFF8603FFFFFFFFFFFFFFFC1FFFF0403FFFFFFFFFFFFFFFE0FFFF0C07FFFFFFFFFFFFFFFF0F,
		ram_block1a_126.operation_mode = "rom",
		ram_block1a_126.port_a_address_clear = "none",
		ram_block1a_126.port_a_address_width = 13,
		ram_block1a_126.port_a_data_out_clear = "none",
		ram_block1a_126.port_a_data_out_clock = "clock0",
		ram_block1a_126.port_a_data_width = 1,
		ram_block1a_126.port_a_first_address = 40960,
		ram_block1a_126.port_a_first_bit_number = 6,
		ram_block1a_126.port_a_last_address = 49151,
		ram_block1a_126.port_a_logical_ram_depth = 130400,
		ram_block1a_126.port_a_logical_ram_width = 24,
		ram_block1a_126.ram_block_type = "AUTO",
		ram_block1a_126.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_127
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_127portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_127.clk0_core_clock_enable = "ena0",
		ram_block1a_127.clk0_input_clock_enable = "none",
		ram_block1a_127.clk0_output_clock_enable = "none",
		ram_block1a_127.connectivity_checking = "OFF",
		ram_block1a_127.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_127.init_file_layout = "port_a",
		ram_block1a_127.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_127.mem_init0 = 2048'hFFFF83FFFFFFFF87FC7FFFFE1FFFF83FFFFFFFF878007FFFC1FFFFC1FFFFFFFF840001FFF83FFFFE0FFFFFFFF8000007FF07FFFFF07FFFFFFF8000003FE0FFFFFF03FFFFFFF8000001FC0FFFFFF81FFFFFFF8000000F81FFFFFFC07FFFFFF8000000603FFFFFFE03FFFFFF8000000007FFFFFFF80FFFFFF800000001FFFFFFFFC07FFFFF000000003FFFFFFFFE00FFFFF000000007FFFFFFFFF803FFFF000000007FFFFFFFFFE007FFF000000007FFFFFFFFFF8007FE000000003FFFFFFFFFFE0001E000000003FFFFFFFFFFF80000000000001FFFFFFFFFFFF0000000000001FFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFF,
		ram_block1a_127.mem_init1 = 2048'hFFFFFFFFFFFF87E1FFFFFFFFFFFFFFFFFFFFF87E1FFFFFFFFFFFFFFFFFFFFF87E1FFFFFFFFFFFFFFFFFFFFF87E1FFFFFFFFFFFFFFFFFFFFF87E1FFFFFFFFFFFFFFFFFFFFF87E0FFFFFFFFFFFFFFFFFFFFF87F0FFFFFFFFFFFFFFFFFFFFF0FF0FFFFFFFFFFFFFFFFFFFFF0FF0FFFFFFFFFFFFFFFFFFFFF0FF0FFFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFFFFFFFFFE0FF87FFFFFFFFFFFFFFFFFFFE1FF87FFFFFFFE0007FFFFFFFE1FF83FFFFFFF00000FFFFFFFC1FFC3FFFFFFC000003FFFFFFC3FFC1FFFFFF8000001FFFFFFC3FFC1FFFFFF01F8780FFFFFF83FFE0FFFFFE07F87E07FFFFF87FFE0FFFFFE1FF87F87FFFFF07FFF07FFFFE3FF87FC7FFFFE0,
		ram_block1a_127.mem_init2 = 2048'hFFF0FFFFFFFFFFFFFFFFFFF0FFFE0FFFFFFFFFFFFFFFFFFF07FFE1FFFFFFFFFFFFFFFFFFF87FFC1FFFFFFFFFFFFFFFFFFF83FFC3FFFFFFFFFFFFFFFFFFFC3FFC3FFFFFFFFFFFFFFFFFFFC3FF83FFFFFFFFFFFFFFFFFFFC1FF87FFFFFFFFFFFFFFFFFFFE1FF87FFFFFFFFFFFFFFFFFFFE1FF87FFFFFFFFFFFFFFFFFFFE1FF07FFFFFFFFFFFFFFFFFFFF0FF0FFFFFFFFFFFFFFFFFFFFF0FF0FFFFFFFFFFFFFFFFFFFFF0FF0FFFFFFFFFFFFFFFFFFFFF0FF0FFFFFFFFFFFFFFFFFFFFF0FE0FFFFFFFFFFFFFFFFFFFFF87E1FFFFFFFFFFFFFFFFFFFFF87E1FFFFFFFFFFFFFFFFFFFFF87E1FFFFFFFFFFFFFFFFFFFFF87E1FFFFFFFFFFFFFFFFFFFFF87E1FFFFFFFFF,
		ram_block1a_127.mem_init3 = 2048'hFFFFFF81FFFFFFFFFF03FFFFFFFFFFFC0FFFFFFFFFE07FFFFFFFFFFFE07FFFFFFFFC0FFFFFFFFFFFFF03FFFFFFFFC1FFFFFFFFFFFFF83FFFFFFFF83FFFFFFFFFFFFFC1FFFFFFFF07FFFFFFFFFFFFFE0FFFFFFFE0FFFFFFFFFFFFFFF07FFFFFFE0FFFFFFFFFFFFFFF87FFFFFFC1FFFFFFFFFFFFFFF83FFFFFF83FFFFFFFFFFFFFFFC1FFFFFF83FFFFFFFFFFFFFFFE1FFFFFF07FFFFFFFFFFFFFFFE0FFFFFF0FFFFFFFFFFFFFFFFF0FFFFFE0FFFFFFFFFFFFFFFFF07FFFFE1FFFFFFFFFFFFFFFFF87FFFFC1FFFFFFFFFFFFFFFFFC3FFFFC3FFFFFFFFFFFFFFFFFC3FFFF83FFFFFFFFFFFFFFFFFE1FFFF87FFFFFFFFFFFFFFFFFE1FFFF07FFFFFFFFFFFFFFFFFE0F,
		ram_block1a_127.operation_mode = "rom",
		ram_block1a_127.port_a_address_clear = "none",
		ram_block1a_127.port_a_address_width = 13,
		ram_block1a_127.port_a_data_out_clear = "none",
		ram_block1a_127.port_a_data_out_clock = "clock0",
		ram_block1a_127.port_a_data_width = 1,
		ram_block1a_127.port_a_first_address = 40960,
		ram_block1a_127.port_a_first_bit_number = 7,
		ram_block1a_127.port_a_last_address = 49151,
		ram_block1a_127.port_a_logical_ram_depth = 130400,
		ram_block1a_127.port_a_logical_ram_width = 24,
		ram_block1a_127.ram_block_type = "AUTO",
		ram_block1a_127.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_128
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_128portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_128.clk0_core_clock_enable = "ena0",
		ram_block1a_128.clk0_input_clock_enable = "none",
		ram_block1a_128.clk0_output_clock_enable = "none",
		ram_block1a_128.connectivity_checking = "OFF",
		ram_block1a_128.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_128.init_file_layout = "port_a",
		ram_block1a_128.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_128.mem_init0 = 2048'hFFFF0300004A0086051001860FFFF814000340006000B00081FFFFC080000800C6000040083FFFFE0A0000000C00000C0207FFFFE080000000401D4008307FFFFF020000000C039C00CC0FFFFFFC0000000002587E0103FFFFFFC09000000827FF00607FFFFFFF0400000189FFFC860FFFFFFFF00C0000182AFFE400FFFFFFFF806C0001852BFF201FFFFFFFFF020800284CDFF807FFFFFFFFF402100002D37FF8FFFFFFFFFFC00823A01F98FE87FFFFFFFFFF0009D6017AE7F47FFFFFFFFFFC0007603FFB9FC1FFFFFFFFFFF4000001FFE27C1FFFFFFFFFFFE400000BFFA9E0FFFFFFFFFFFFE000009FFAD00FFFFFFFFFFFFFFA8602FFFE50FFFFFFFFFFFFFF,
		ram_block1a_128.mem_init1 = 2048'h0001A00000008FF0F00000000000BA18000008FF1F400000000017FF9000008FF0740000000001FFFD0000187F174000000000043FF4000187E1F400000000002DFFA000087F0740000000000268FE00018FF0F400000000000053E80010FE0340000000000000BFC00307F0F000000000000001F80000FF8B000000001F80000780031FF81400000016F68000720051FF892000000A36C50003D8051FF814000003B000DC00366061FFC7600000300000C0001A0C1FFC1A0000080000010017C841FFE08000008020400000FF087FFE380000200D8300401FE0C7FFE02000040A90950201FF887FFE040000411084882009B107FFF08800063808450A807A00,
		ram_block1a_128.mem_init2 = 2048'hFFF0FE400000000000000010FFFE0BF800000000000000030FFFC07D8000000000000000107FFE1FB0000000000000000087FFE3F80000000000000000007FFC5FA0000000000000000003FF83F400000000000000000A1FFC7F00000000000000000023FF87EC0000000000000000021FF05E40000000000000000070FF0FF80000000000000000020FF03C80000000000000000020FF07D00000000000000000030FF03F000000000000000000287F0F8000000000000000000107E17A00000000000000000010FF0FA00000000000000000008FF07800000000000000000010FF07C00000000000000000010FF1F400000000001D00000008FF0F20000000,
		ram_block1a_128.mem_init3 = 2048'h80000583FFFFFFFFFF85FF64C00000001FFFFFFFFFE01FE000000000607FFFFFFFFE07FA000000000083FFFFFFFF82FF3000000000001FFFFFFFF87FE0000000000001FFFFFFFF01FD0000000000040FFFFFFFF0DFB0000000000060FFFFFFFC1BF200000000000303FFFFFFC2FE000000000000041FFFFFFC0FC000000000000083FFFFFF81FA000000000000020FFFFFF8BF7000000000000001FFFFFF0BF6000000000000030FFFFFF03E8000000000000028FFFFFE1FF00000000000000087FFFFE37D80000000000000047FFFF81F800000000000000021FFFFC1FA000000000000000A3FFFF83F400000000000000001FFFF0BE000000000000000000F,
		ram_block1a_128.operation_mode = "rom",
		ram_block1a_128.port_a_address_clear = "none",
		ram_block1a_128.port_a_address_width = 13,
		ram_block1a_128.port_a_data_out_clear = "none",
		ram_block1a_128.port_a_data_out_clock = "clock0",
		ram_block1a_128.port_a_data_width = 1,
		ram_block1a_128.port_a_first_address = 40960,
		ram_block1a_128.port_a_first_bit_number = 8,
		ram_block1a_128.port_a_last_address = 49151,
		ram_block1a_128.port_a_logical_ram_depth = 130400,
		ram_block1a_128.port_a_logical_ram_width = 24,
		ram_block1a_128.ram_block_type = "AUTO",
		ram_block1a_128.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_129
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_129portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_129.clk0_core_clock_enable = "ena0",
		ram_block1a_129.clk0_input_clock_enable = "none",
		ram_block1a_129.clk0_output_clock_enable = "none",
		ram_block1a_129.connectivity_checking = "OFF",
		ram_block1a_129.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_129.init_file_layout = "port_a",
		ram_block1a_129.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_129.mem_init0 = 2048'hFFFF850000620080F1AC01801FFFFC18000280040C009000C3FFFFC04000080080000180183FFFFC08000000080000000003FFFFF0A0000000400C601870FFFFFF020000000C062A80CC0FFFFFF81800000081C0160481FFFFFFE0F0000008200050103FFFFFFE030000008E80008207FFFFFFF80C0000106A000800FFFFFFFFC024000087B800003FFFFFFFFE00E800287E00020FFFFFFFFFF007D00101FC0010FFFFFFFFFFE00A43A01FBC0107FFFFFFFFFF400F1803FED0087FFFFFFFFFFF000A002FF940C3FFFFFFFFFFF00000017FE1023FFFFFFFFFFFFC000007FF9440FFFFFFFFFFFFF800007FFEF11FFFFFFFFFFFFFFF8605FFF9D0FFFFFFFFFFFFFF,
		ram_block1a_129.mem_init1 = 2048'h0004740000008FF0000000000000DCC0000008FE00000000000017FF50000087F0800000000001BFFD0000087F18400000000000BFE000008FE1840000000000283FA000107F0040000000000395FD000187E00400000000000047E800007E18400000000000005F800307F08400000000000003FC0000FF0C400000001F80000FE0000FF80400000011F88000320041FF804000000B1D8D000740051FF8200000029801940015A001FF846000002000004000BB0A3FF842000008000001001FD863FFC20000018018C018017F883FFE020000100200008017F847FFE030000004008200017E887FFF01000061D080B86009D10FFFF0000000080C0422806200,
		ram_block1a_129.mem_init2 = 2048'hFFE0008000000000000000107FFF001000000000000000020FFFE1800000000000000000007FFE2020000000000000000007FFC10200000000000000000C3FF82020000000000000000061FF840000000000000000000C1FFC6040000000000000000043FF040C0000000000000000020FF84080000000000000000071FF0C100000000000000000030FF0C000000000000000000010FF00100000000000000000020FF182000000000000000000307E10000000000000000000008FE002000000000000000000107E08000000000000000000018FF180000000000000000000007E086000000000000000000087E000000000000023000000087F0040000000,
		ram_block1a_129.mem_init3 = 2048'h000004C3FFFFFFFFFF050040C000000C0FFFFFFFFFE0600000000000007FFFFFFFFC1002000000000087FFFFFFFFC0000000000000003FFFFFFFF84008000000000001FFFFFFFF06000000000000000FFFFFFFF0C020000000000060FFFFFFFC100400000000000283FFFFFFC1008000000000000C3FFFFFF8100000000000000003FFFFFF8003000000000000020FFFFFF0006000000000000000FFFFFF0C04000000000000010FFFFFF0808000000000000030FFFFFE10100000000000000087FFFFC00100000000000000043FFFFC60000000000000000063FFFF8002000000000000000A1FFFF000000000000000000000FFFF000000000000000000000F,
		ram_block1a_129.operation_mode = "rom",
		ram_block1a_129.port_a_address_clear = "none",
		ram_block1a_129.port_a_address_width = 13,
		ram_block1a_129.port_a_data_out_clear = "none",
		ram_block1a_129.port_a_data_out_clock = "clock0",
		ram_block1a_129.port_a_data_width = 1,
		ram_block1a_129.port_a_first_address = 40960,
		ram_block1a_129.port_a_first_bit_number = 9,
		ram_block1a_129.port_a_last_address = 49151,
		ram_block1a_129.port_a_logical_ram_depth = 130400,
		ram_block1a_129.port_a_logical_ram_width = 24,
		ram_block1a_129.ram_block_type = "AUTO",
		ram_block1a_129.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_130
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_130portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_130.clk0_core_clock_enable = "ena0",
		ram_block1a_130.clk0_input_clock_enable = "none",
		ram_block1a_130.clk0_output_clock_enable = "none",
		ram_block1a_130.connectivity_checking = "OFF",
		ram_block1a_130.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_130.init_file_layout = "port_a",
		ram_block1a_130.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_130.mem_init0 = 2048'hFFFF037FFFABFF839407FE780FFFF827FFFDFFF014007FFFC1FFFF803FFFF7FFC400017FF01FFFFE07FFFFFFFC000009FE07FFFFF01FFFFFFF00176007C0FFFFFF82FFFFFFFC06C581381FFFFFFC17FFFFFF80200A0A83FFFFFFE02FFFFFF0200020207FFFFFFE02FFFFFF0180010007FFFFFFF017FFFFF81E000401FFFFFFFF802BFFFE857800601FFFFFFFFF0137FFD03DC0010FFFFFFFFFF4046FFF07F300007FFFFFFFFFE0057C601F8C0183FFFFFFFFFF401D1E02FE100C3FFFFFFFFFFC001DA03FF84003FFFFFFFFFFF40000007FE5043FFFFFFFFFFFF400000FFF8C21FFFFFFFFFFFFF80000BFFE711FFFFFFFFFFFFFF08001FFFAF0FFFFFFFFFFFFFF,
		ram_block1a_130.mem_init1 = 2048'hFFF961FFFFFF07E007FFFFFFFFFF3F2FFFFFF07E007FFFFFFFFFE7FE2FFFFF07F107FFFFFFFFFE3FFF7FFFF8FF007FFFFFFFFFF97FF7FFFF0FE007FFFFFFFFFFF43FBFFFF8FF087FFFFFFFFFFC1BFCFFFF8FE187FFFFFFFFFFFF8FE7FFE07E087FFFFFFFFFFFFF3F3FFC87F087FFFFFFFFFFFFFCF9FFF0FF007FFFFFFFE07FFFEFFFFF0FF0C3FFFFFFEFFF7FFF7DFF80FF083FFFFFF60906FFFAA7FB0FF843FFFFFD68016BFFDBDFE1FFC25FFFFFC800013FFF5CF03FF823FFFFFE000007FFEFD7C3FFE33FFFFE00582007FE7E7C7FFE11FFFFC00D8B003FE7E707FFE1AFFFFC00F8F003FEFF607FFF09FFFFE0EF03707FF18F0FFFF08FFFFE07F87BC37F99E0,
		ram_block1a_130.mem_init2 = 2048'hFFE0807FFFFFFFFFFFFFFFE07FFF0817FFFFFFFFFFFFFFFC8FFFE100FFFFFFFFFFFFFFFFF03FFC302FFFFFFFFFFFFFFFFF03FFC001FFFFFFFFFFFFFFFFF83FF8003FFFFFFFFFFFFFFFFFC1FFC603FFFFFFFFFFFFFFFFF03FFC007FFFFFFFFFFFFFFFFFE3FF000BFFFFFFFFFFFFFFFFFE0FF0407FFFFFFFFFFFFFFFFF80FF8017FFFFFFFFFFFFFFFFFE1FF080FFFFFFFFFFFFFFFFFFE0FF000FFFFFFFFFFFFFFFFFFD0FE082FFFFFFFFFFFFFFFFFFC8FF181FFFFFFFFFFFFFFFFFFE07F081FFFFFFFFFFFFFFFFFFF0FE103FFFFFFFFFFFFFFFFFFF0FF001FFFFFFFFFFFFFFFFFFF8FE105FFFFFFFFFFFFFFFFFFF87E003FFFFFFFFFFC0FFFFFFF07E003FFFFFFF,
		ram_block1a_130.mem_init3 = 2048'hFFFFFA81FFFFFFFFFF02004F3FFFFFFE0FFFFFFFFFF04003FFFFFFFFD0FFFFFFFFFC1003FFFFFFFFFF07FFFFFFFF82001FFFFFFFFFF81FFFFFFFF86007FFFFFFFFFF81FFFFFFFF0000FFFFFFFFFFFE0FFFFFFFF0001FFFFFFFFFFFB0FFFFFFFE0803FFFFFFFFFFFC07FFFFFF83007FFFFFFFFFFFF41FFFFFFC000FFFFFFFFFFFFFC1FFFFFF8602FFFFFFFFFFFFF81FFFFFF0007FFFFFFFFFFFFFF0FFFFFF0803FFFFFFFFFFFFFF0FFFFFE080FFFFFFFFFFFFFFC87FFFFC0017FFFFFFFFFFFFFF83FFFFC100FFFFFFFFFFFFFFF43FFFF8001FFFFFFFFFFFFFFFC1FFFFC203FFFFFFFFFFFFFFF23FFFF0403FFFFFFFFFFFFFFFC0FFFF0C03FFFFFFFFFFFFFFFD0F,
		ram_block1a_130.operation_mode = "rom",
		ram_block1a_130.port_a_address_clear = "none",
		ram_block1a_130.port_a_address_width = 13,
		ram_block1a_130.port_a_data_out_clear = "none",
		ram_block1a_130.port_a_data_out_clock = "clock0",
		ram_block1a_130.port_a_data_width = 1,
		ram_block1a_130.port_a_first_address = 40960,
		ram_block1a_130.port_a_first_bit_number = 10,
		ram_block1a_130.port_a_last_address = 49151,
		ram_block1a_130.port_a_logical_ram_depth = 130400,
		ram_block1a_130.port_a_logical_ram_width = 24,
		ram_block1a_130.ram_block_type = "AUTO",
		ram_block1a_130.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_131
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_131portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_131.clk0_core_clock_enable = "ena0",
		ram_block1a_131.clk0_input_clock_enable = "none",
		ram_block1a_131.clk0_output_clock_enable = "none",
		ram_block1a_131.connectivity_checking = "OFF",
		ram_block1a_131.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_131.init_file_layout = "port_a",
		ram_block1a_131.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_131.mem_init0 = 2048'hFFFF020000080040753800060FFFFC180000000C3000200043FFFFC18000000044000180003FFFFC0C0000000400000A0103FFFFE040000000C01B4010007FFFFF8100000000020001801FFFFFF818000000033FF00D01FFFFFFE0400000004FFFE0207FFFFFFF07000000847FFE020FFFFFFFF01800000869FFF001FFFFFFFFE050000102A7FF807FFFFFFFFE0040001022BFFE07FFFFFFFFF4018000000AFFF87FFFFFFFFFC00B80106073FF07FFFFFFFFFF0018E30101EFF43FFFFFFFFFFE0009402007BF81FFFFFFFFFFF2000001801EF83FFFFFFFFFFFEC0000080073C1FFFFFFFFFFFFE4000080018E1FFFFFFFFFFFFFEE8684000430FFFFFFFFFFFFFF,
		ram_block1a_131.mem_init1 = 2048'h0005A400000007E1FC0000000000BCB80000007E1FC0000000000BFE20000007F0FC0000000000BFFD000008FF0FC000000000087FF800008FF1FC00000000005A3FA000007E0FC0000000000013FD000007F0FC0000000000000BE80018FF1FC00000000000007F80018FF0FC00000000000001F80010FF07C00000000000001FA0010FF0FC00000000000000F00020FF83C0000001AF58000580021FF83C000000A0005000124021FFC780000020000040003C043FF83E0000000000000007E003FFE1E000010028C00800FF047FFE1E0000303B09C0C00FF087FFE0C000020F084F04003E187FFF0F0000018004180003C00FFFF0B00002300000C0000020,
		ram_block1a_131.mem_init2 = 2048'hFFF0FF800000000000000010FFFE1FE0000000000000000187FFE0FF0000000000000000007FFE3FC0000000000000000087FFC3FE0000000000000000003FF83FE0000000000000000001FFC3FC0000000000000000063FFC7FC0000000000000000003FF07F00000000000000000000FF87F80000000000000000021FF07E00000000000000000010FF07F00000000000000000000FF07F00000000000000000010FE1FC000000000000000000187F0FE00000000000000000018FE0FE000000000000000000087F1FE000000000000000000007F0FC00000000000000000008FE0F8000000000000000000087E1FC000000000000000000007E1FC0000000,
		ram_block1a_131.mem_init3 = 2048'h00000183FFFFFFFFFF07FFA0000000020FFFFFFFFFE07FF800000000207FFFFFFFFE17FD000000000103FFFFFFFFC2FFC000000000083FFFFFFFF83FF8000000000061FFFFFFFF07FF0000000000000FFFFFFFF07FE0000000000010FFFFFFFC0FFC00000000000183FFFFFFC3FF8000000000000C3FFFFFFC3FF000000000000003FFFFFF03FC000000000000060FFFFFF0BFA000000000000030FFFFFF07FC000000000000010FFFFFE1FF00000000000000187FFFFE1FE00000000000000007FFFFC1FF00000000000000083FFFFC3FE00000000000000003FFFF83FE00000000000000041FFFF07FC00000000000000020FFFF0FF800000000000000020F,
		ram_block1a_131.operation_mode = "rom",
		ram_block1a_131.port_a_address_clear = "none",
		ram_block1a_131.port_a_address_width = 13,
		ram_block1a_131.port_a_data_out_clear = "none",
		ram_block1a_131.port_a_data_out_clock = "clock0",
		ram_block1a_131.port_a_data_width = 1,
		ram_block1a_131.port_a_first_address = 40960,
		ram_block1a_131.port_a_first_bit_number = 11,
		ram_block1a_131.port_a_last_address = 49151,
		ram_block1a_131.port_a_logical_ram_depth = 130400,
		ram_block1a_131.port_a_logical_ram_width = 24,
		ram_block1a_131.ram_block_type = "AUTO",
		ram_block1a_131.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_132
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_132portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_132.clk0_core_clock_enable = "ena0",
		ram_block1a_132.clk0_input_clock_enable = "none",
		ram_block1a_132.clk0_output_clock_enable = "none",
		ram_block1a_132.connectivity_checking = "OFF",
		ram_block1a_132.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_132.init_file_layout = "port_a",
		ram_block1a_132.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_132.mem_init0 = 2048'hFFFF830000000000186000001FFFFC38000000000C00C00043FFFFC18000000004000000003FFFFC0C000000000000000003FFFFE0400000000003A020007FFFFF8200000000000100001FFFFFFC0000000000BFF20083FFFFFFE0000000004FFFD0407FFFFFFF0200000081FFFE000FFFFFFFF0100000007FFFF001FFFFFFFF8000000083FFFFA01FFFFFFFFE000000003FFFFC0FFFFFFFFFFC06000005FFFFE0FFFFFFFFFFC00C00005FEFFF07FFFFFFFFFF800C0001FFBFF47FFFFFFFFFFC0004E00FFEFFC3FFFFFFFFFFF6000001FFFBF81FFFFFFFFFFFEC000007FFEFE1FFFFFFFFFFFFEC00003FFFBD0FFFFFFFFFFFFFF18601FFFEE0FFFFFFFFFFFFFF,
		ram_block1a_132.mem_init1 = 2048'h00043C00000007E1FC0000000000FE880000007E1FC0000000000FFEA0000007E1FC0000000000FFFE0000087F1FC0000000000BFFF400008FF0FC0000000000783F800008FF0FC000000000001CFC00000FF1FC0000000000001FF00008FF0FC00000000000001FC0000FF0FC00000000000003FC0000FF8FC000000000000017A0011FF0FC00000000000000FC0000FF83C000000030C0000500001FF87C00000010008000100021FFC7C0000008000100005A003FF83E000002000004000FD003FFC1E000008010001000FF003FFE1E000000088D00000FF007FFE0E000020408020400FF007FFF0F0000000000000007E00FFFF030000220000040003C10,
		ram_block1a_132.mem_init2 = 2048'hFFE0FF8000000000000000007FFF1FF000000000000000008FFFC1FF0000000000000000003FFE1FE0000000000000000047FFE1FE0000000000000000047FFC3FE0000000000000000003FF87FC0000000000000000021FFC3FC0000000000000000023FF87F80000000000000000001FF8FF80000000000000000011FF87F00000000000000000001FF0FF00000000000000000000FF07F00000000000000000000FF0FE00000000000000000000FF1FE00000000000000000008FF0FE00000000000000000000FF0FE00000000000000000008FF1FC00000000000000000008FF1FC00000000000000000008FE1FC000000000000000000007E1FC0000000,
		ram_block1a_132.mem_init3 = 2048'h00000081FFFFFFFFFF83FFE0000000001FFFFFFFFFF0FFF80000000010FFFFFFFFFE07FF000000000087FFFFFFFF80FFC000000000041FFFFFFFF03FF8000000000000FFFFFFFF07FF0000000000000FFFFFFFF0FFE0000000000010FFFFFFFC0FFC00000000000003FFFFFFC1FF800000000000003FFFFFF83FF000000000000001FFFFFF83FE000000000000001FFFFFF03FE000000000000000FFFFFF0FFC000000000000010FFFFFE1FF80000000000000087FFFFC1FF00000000000000003FFFFC1FF00000000000000003FFFF83FE00000000000000001FFFF83FE00000000000000001FFFF07FC00000000000000000FFFF0FF800000000000000000F,
		ram_block1a_132.operation_mode = "rom",
		ram_block1a_132.port_a_address_clear = "none",
		ram_block1a_132.port_a_address_width = 13,
		ram_block1a_132.port_a_data_out_clear = "none",
		ram_block1a_132.port_a_data_out_clock = "clock0",
		ram_block1a_132.port_a_data_width = 1,
		ram_block1a_132.port_a_first_address = 40960,
		ram_block1a_132.port_a_first_bit_number = 12,
		ram_block1a_132.port_a_last_address = 49151,
		ram_block1a_132.port_a_logical_ram_depth = 130400,
		ram_block1a_132.port_a_logical_ram_width = 24,
		ram_block1a_132.ram_block_type = "AUTO",
		ram_block1a_132.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_133
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_133portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_133.clk0_core_clock_enable = "ena0",
		ram_block1a_133.clk0_input_clock_enable = "none",
		ram_block1a_133.clk0_output_clock_enable = "none",
		ram_block1a_133.connectivity_checking = "OFF",
		ram_block1a_133.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_133.init_file_layout = "port_a",
		ram_block1a_133.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_133.mem_init0 = 2048'hFFFF8700000800001EE000021FFFFC38000000000800400043FFFFC18000000006000100003FFFFC0C000000000000000003FFFFE04000000000084020007FFFFF020000000001FE01000FFFFFF81000000001C00E0881FFFFFFC080000000300030503FFFFFFF02000000820001000FFFFFFFF80000000870000800FFFFFFFFC040000007C000603FFFFFFFFF010000003F000207FFFFFFFFF002000001FC0010FFFFFFFFFFE00400101FF00007FFFFFFFFFF00040003FFC00C3FFFFFFFFFFF0003E00FFF0003FFFFFFFFFFFC000001FFFC043FFFFFFFFFFFF8000007FFF000FFFFFFFFFFFFEC00003FFFC30FFFFFFFFFFFFFF58105FFFF00FFFFFFFFFFFFFF,
		ram_block1a_133.mem_init1 = 2048'h00043C00000007E1FC0000000000FF980000007E1FC0000000000FFFE0000007E1FC0000000000FFFF0000087F1FC0000000000FFFE400008FE1FC000000000079FFA000087F1FC000000000001DFF00008FE0FC0000000000001BF800007E0FC00000000000005F400007F0FC00000000000002F80000FF0FC000000000000017E0010FF87C00000000000000B40011FF83C00000003FC0000480001FF87C00000020004000124021FFC3C0000000000000005A023FF83E000000000000000FD003FFC3E000008000001000FF043FFE1E000010188180800FF007FFE1E000020408020400FF087FFF0F0000210000084007E00FFFF030000220000040003C00,
		ram_block1a_133.mem_init2 = 2048'hFFE0FF8000000000000000007FFF0FF000000000000000000FFFE1FF0000000000000000007FFE1FE0000000000000000007FFC3FE0000000000000000043FF83FE0000000000000000001FFC3FC0000000000000000003FF87FC0000000000000000021FF87F80000000000000000001FF07F80000000000000000000FF0FF00000000000000000010FF0FF00000000000000000000FF07F00000000000000000000FE0FE000000000000000000007E0FE000000000000000000007F1FE00000000000000000008FE1FE000000000000000000087F1FC00000000000000000008FE1FC000000000000000000087E1FC000000000000000000007E1FC0000000,
		ram_block1a_133.mem_init3 = 2048'h00000081FFFFFFFFFF03FFE0000000000FFFFFFFFFF07FF80000000000FFFFFFFFFC07FF000000000003FFFFFFFF80FFC000000000001FFFFFFFF03FF8000000000000FFFFFFFF07FF0000000000000FFFFFFFF0FFE0000000000010FFFFFFFE1FFC00000000000087FFFFFFC1FF800000000000003FFFFFF83FF000000000000001FFFFFF07FE000000000000020FFFFFF03FE000000000000000FFFFFE0FFC0000000000000107FFFFE0FF80000000000000007FFFFC1FF00000000000000003FFFFC3FF00000000000000043FFFF83FE00000000000000001FFFF87FE00000000000000021FFFF87FC00000000000000001FFFF07F800000000000000010F,
		ram_block1a_133.operation_mode = "rom",
		ram_block1a_133.port_a_address_clear = "none",
		ram_block1a_133.port_a_address_width = 13,
		ram_block1a_133.port_a_data_out_clear = "none",
		ram_block1a_133.port_a_data_out_clock = "clock0",
		ram_block1a_133.port_a_data_width = 1,
		ram_block1a_133.port_a_first_address = 40960,
		ram_block1a_133.port_a_first_bit_number = 13,
		ram_block1a_133.port_a_last_address = 49151,
		ram_block1a_133.port_a_logical_ram_depth = 130400,
		ram_block1a_133.port_a_logical_ram_width = 24,
		ram_block1a_133.ram_block_type = "AUTO",
		ram_block1a_133.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_134
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_134portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_134.clk0_core_clock_enable = "ena0",
		ram_block1a_134.clk0_input_clock_enable = "none",
		ram_block1a_134.clk0_output_clock_enable = "none",
		ram_block1a_134.connectivity_checking = "OFF",
		ram_block1a_134.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_134.init_file_layout = "port_a",
		ram_block1a_134.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_134.mem_init0 = 2048'hFFFF00FFFFF7FF87E01FFFFC0FFFF807FFFFFFF870003FFF81FFFFC07FFFFFFF800000FFF83FFFFE03FFFFFFF8000007FF07FFFFE03FFFFFFF8007801FE07FFFFF81FFFFFFF8040080FC1FFFFFFC0FFFFFFF8100000703FFFFFFE07FFFFFF8400010207FFFFFFF01FFFFFF040000000FFFFFFFF00FFFFFF000000000FFFFFFFFC03FFFFF000000203FFFFFFFFF00FFFFF00000010FFFFFFFFFF801FFFF060000007FFFFFFFFFC003FFE020000003FFFFFFFFFF0003FE000000003FFFFFFFFFFC00000030000001FFFFFFFFFFFC0000000000021FFFFFFFFFFFF8000018000001FFFFFFFFFFFFF800004000001FFFFFFFFFFFFFF90002000000FFFFFFFFFFFFFF,
		ram_block1a_134.mem_init1 = 2048'hFFFBC3FFFFFF87E003FFFFFFFFFF7F27FFFFF87E003FFFFFFFFFF7FF9FFFFF87E003FFFFFFFFFF7FFEFFFFF07E003FFFFFFFFFF7FFFBFFFF07F003FFFFFFFFFF877F9FFFF0FF003FFFFFFFFFFFE2FCFFFF0FE003FFFFFFFFFFFFE7E7FFF07F003FFFFFFFFFFFFF9F3FFF0FF003FFFFFFFFFFFFFDFFFFF0FF003FFFFFFFFFFFFFEFDFFE0FF803FFFFFFFFFFFFFF7BFFE1FF043FFFFFFFC03FFFFB7FFE0FF803FFFFFFC0003FFFEDBFC1FF803FFFFFF00000FFFFBDFC1FFC01FFFFFC000003FFF3EFC1FFC01FFFFF0000000FFF7EF83FFE01FFFFE00706007FF7EF87FFE01FFFFC03F07C03FF3CF07FFF00FFFFC0FF87F03FF99F0FFFF04FFFFC1FF87F87FFC3E0,
		ram_block1a_134.mem_init2 = 2048'hFFF0007FFFFFFFFFFFFFFFF0FFFE000FFFFFFFFFFFFFFFFF07FFE000FFFFFFFFFFFFFFFFF87FFE001FFFFFFFFFFFFFFFFF87FFC001FFFFFFFFFFFFFFFFF83FFC001FFFFFFFFFFFFFFFFFC3FFC003FFFFFFFFFFFFFFFFFC3FF8003FFFFFFFFFFFFFFFFFC1FF8007FFFFFFFFFFFFFFFFFE1FF0007FFFFFFFFFFFFFFFFFE0FF800FFFFFFFFFFFFFFFFFFE1FF000FFFFFFFFFFFFFFFFFFF0FF080FFFFFFFFFFFFFFFFFFF0FF001FFFFFFFFFFFFFFFFFFF0FE001FFFFFFFFFFFFFFFFFFF07F001FFFFFFFFFFFFFFFFFFF0FF001FFFFFFFFFFFFFFFFFFF0FE003FFFFFFFFFFFFFFFFFFF07E003FFFFFFFFFFFFFFFFFFF07E003FFFFFFFFFFFFFFFFFFF87E003FFFFFFF,
		ram_block1a_134.mem_init3 = 2048'hFFFFFF01FFFFFFFFFF00001FFFFFFFFC0FFFFFFFFFE00007FFFFFFFFE07FFFFFFFFE0800FFFFFFFFFF07FFFFFFFF81003FFFFFFFFFF81FFFFFFFF80007FFFFFFFFFFC1FFFFFFFF0000FFFFFFFFFFFE0FFFFFFFE0001FFFFFFFFFFFE07FFFFFFC0003FFFFFFFFFFFF03FFFFFFC0007FFFFFFFFFFFF83FFFFFFC000FFFFFFFFFFFFFC3FFFFFF8001FFFFFFFFFFFFFC1FFFFFF0401FFFFFFFFFFFFFE0FFFFFE0003FFFFFFFFFFFFFE07FFFFE0007FFFFFFFFFFFFFF07FFFFC000FFFFFFFFFFFFFFF83FFFFC000FFFFFFFFFFFFFFF83FFFF8001FFFFFFFFFFFFFFFC1FFFF8001FFFFFFFFFFFFFFFC1FFFF0003FFFFFFFFFFFFFFFE0FFFF0007FFFFFFFFFFFFFFFE0F,
		ram_block1a_134.operation_mode = "rom",
		ram_block1a_134.port_a_address_clear = "none",
		ram_block1a_134.port_a_address_width = 13,
		ram_block1a_134.port_a_data_out_clear = "none",
		ram_block1a_134.port_a_data_out_clock = "clock0",
		ram_block1a_134.port_a_data_width = 1,
		ram_block1a_134.port_a_first_address = 40960,
		ram_block1a_134.port_a_first_bit_number = 14,
		ram_block1a_134.port_a_last_address = 49151,
		ram_block1a_134.port_a_logical_ram_depth = 130400,
		ram_block1a_134.port_a_logical_ram_width = 24,
		ram_block1a_134.ram_block_type = "AUTO",
		ram_block1a_134.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_135
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_135portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_135.clk0_core_clock_enable = "ena0",
		ram_block1a_135.clk0_input_clock_enable = "none",
		ram_block1a_135.clk0_output_clock_enable = "none",
		ram_block1a_135.connectivity_checking = "OFF",
		ram_block1a_135.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_135.init_file_layout = "port_a",
		ram_block1a_135.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_135.mem_init0 = 2048'hFFFF800000000000000000001FFFF800000000000000000001FFFFC00000000000000000003FFFFE00000000000000000007FFFFF0000000000000000000FFFFFF000000000003FF00000FFFFFF80000000000FFFC0001FFFFFFC0000000003FFFE0003FFFFFFE0000000007FFFF8007FFFFFFF8000000007FFFFC01FFFFFFFFC000000007FFFFC03FFFFFFFFE000000007FFFFE07FFFFFFFFF800000003FFFFF07FFFFFFFFFE00000003FFFFF87FFFFFFFFFF80000003FFFFF83FFFFFFFFFFE0000001FFFFFC3FFFFFFFFFFF8000001FFFFFC1FFFFFFFFFFFF000000FFFFFE1FFFFFFFFFFFFF00000FFFFFE0FFFFFFFFFFFFFFE0007FFFFF0FFFFFFFFFFFFFF,
		ram_block1a_135.mem_init1 = 2048'h00000000000007E00000000000003FC00000007E00000000000007FF00000007E00000000000007FFC0000007E00000000000003FFF0000007E000000000000000FFC000007E0000000000000001FE000007F00000000000000007F00000FF00000000000000003F80000FF00000000000000000F80000FF00000000000000000780000FF00000000000000000380000FF80000000000000000000001FF80000000000000000000001FF8000000000000000003C001FFC000000000000000007E003FFC000000000000000007E003FFC000000000000000007E003FFE000000000000000007E007FFE000000000000000003C007FFF000000000000000000000,
		ram_block1a_135.mem_init2 = 2048'hFFF000000000000000000000FFFE0000000000000000000007FFE0000000000000000000007FFC0000000000000000000003FFC0000000000000000000003FFC0000000000000000000003FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FF00000000000000000000000FF00000000000000000000000FF00000000000000000000000FF00000000000000000000000FF00000000000000000000000FE000000000000000000000007E000000000000000000000007E000000000000000000000007E000000000000000000000007E000000000000000000000007E0000000000,
		ram_block1a_135.mem_init3 = 2048'h00000001FFFFFFFFFF000000000000000FFFFFFFFFE0000000000000007FFFFFFFFC0000000000000003FFFFFFFFC0000000000000003FFFFFFFF80000000000000001FFFFFFFF00000000000000000FFFFFFFE000000000000000007FFFFFFE000000000000000007FFFFFFC000000000000000003FFFFFF8000000000000000001FFFFFF8000000000000000001FFFFFF0000000000000000000FFFFFF0000000000000000000FFFFFE00000000000000000007FFFFE00000000000000000007FFFFC00000000000000000003FFFFC00000000000000000003FFFF800000000000000000001FFFF800000000000000000001FFFF000000000000000000000F,
		ram_block1a_135.operation_mode = "rom",
		ram_block1a_135.port_a_address_clear = "none",
		ram_block1a_135.port_a_address_width = 13,
		ram_block1a_135.port_a_data_out_clear = "none",
		ram_block1a_135.port_a_data_out_clock = "clock0",
		ram_block1a_135.port_a_data_width = 1,
		ram_block1a_135.port_a_first_address = 40960,
		ram_block1a_135.port_a_first_bit_number = 15,
		ram_block1a_135.port_a_last_address = 49151,
		ram_block1a_135.port_a_logical_ram_depth = 130400,
		ram_block1a_135.port_a_logical_ram_width = 24,
		ram_block1a_135.ram_block_type = "AUTO",
		ram_block1a_135.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_136
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_136portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_136.clk0_core_clock_enable = "ena0",
		ram_block1a_136.clk0_input_clock_enable = "none",
		ram_block1a_136.clk0_output_clock_enable = "none",
		ram_block1a_136.connectivity_checking = "OFF",
		ram_block1a_136.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_136.init_file_layout = "port_a",
		ram_block1a_136.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_136.mem_init0 = 2048'hFFFF04FFFF8EFF057F13FE7A0FFFF807FFFCBFF06C003BFEC1FFFFC1FFFFF7FF8000015FD03FFFFE0BFFFFFFF8000002FA07FFFFE01FFFFFFF40168037A07FFFFF07FFFFFFF006D180B00FFFFFFC07FFFFFF02986C0683FFFFFFC02FFFFFE017FFF0007FFFFFFF00BFFFFF85FFFD800FFFFFFFF01EFFFFF04AFFE000FFFFFFFF8053FFFD030BFF401FFFFFFFFF0097FFC87E5FF807FFFFFFFFF407AFFD02D77FE8FFFFFFFFFFC00C9C107F98FF87FFFFFFFFFF00173503FEC7F47FFFFFFFFFFC0009400FFA9F41FFFFFFFFFFF40000007FE67A1FFFFFFFFFFFE400001BFFAD80FFFFFFFFFFFFE000009FFB920FFFFFFFFFFFFFFA8602FFFF50FFFFFFFFFFFFFF,
		ram_block1a_136.mem_init1 = 2048'hFFF8EDFFFFFE0FF177FFFFFFFFFFFE5FFFFFE0FF177FFFFFFFFFEFFE4FFFFE0FF173FFFFFFFFFEBFFCFFFFE87F0F7FFFFFFFFFF93FEFFFFF07E077FFFFFFFFFF89FFFFFFE07F177FFFFFFFFFFDCBFEFFFE8FF1B7FFFFFFFFFFFF9BF7FFC0FE0B7FFFFFFFFFFFFF5FFFFC07F073FFFFFFFFFFFFFDFDFFF0FF8F3FFFFFFFE07FFFFFDFFF1FF813FFFFFFCAD53FFFF5FFB1FF877FFFFFF22274FFFB3FFC1FF855FFFFFC880113FFF99FE1FFC01FFFFFB80001DFFF9FF01FFC39FFFFE60000067FEBF7E1FFE19FFFFC80204013FEFFF47FFE2BFFFFB0368EC0DFEFEFC7FFE04FFFFE0FF0BE07FE7D587FFE01FFFFC16E07683FF58C07FFF05FFFFA17FC7A877FA5D0,
		ram_block1a_136.mem_init2 = 2048'hFFF0FE7FFFFFFFFFFFFFFFF0FFFE03EFFFFFFFFFFFFFFFFC0FFFC07DFFFFFFFFFFFFFFFFE07FFE1F9FFFFFFFFFFFFFFFFFC7FFE2FBFFFFFFFFFFFFFFFFFC7FFC3F9FFFFFFFFFFFFFFFFF83FF82F7FFFFFFFFFFFFFFFFF41FFC1F3FFFFFFFFFFFFFFFFFA3FF83E3FFFFFFFFFFFFFFFFFC1FF01E7FFFFFFFFFFFFFFFFFA0FF05EFFFFFFFFFFFFFFFFFFB0FF0BCFFFFFFFFFFFFFFFFFFD0FF07CFFFFFFFFFFFFFFFFFFC0FF0BDFFFFFFFFFFFFFFFFFFD87F1BCFFFFFFFFFFFFFFFFFFD87E0F9FFFFFFFFFFFFFFFFFFE8FF079FFFFFFFFFFFFFFFFFFE8FF1FBFFFFFFFFFFFFFFFFFFF8FF179FFFFFFFFFFFFFFFFFFE0FF075FFFFFFFFFFE6FFFFFFE0FF177FFFFFFF,
		ram_block1a_136.mem_init3 = 2048'hAFFFFB83FFFFFFFFFF827F3FFFFFFFE41FFFFFFFFFE09FE7FFFFFFFFA07FFFFFFFFE1FF8FFFFFFFFFF03FFFFFFFF83FF7FFFFFFFFFF81FFFFFFFF86FE7FFFFFFFFFF01FFFFFFFF07FDFFFFFFFFFFFE0FFFFFFFF0DF9FFFFFFFFFFFB0FFFFFFFC03F3FFFFFFFFFFFD03FFFFFFC0FE7FFFFFFFFFFFF81FFFFFFC2FCFFFFFFFFFFFFF03FFFFFF83F9FFFFFFFFFFFFFE0FFFFFF87F1FFFFFFFFFFFFFC1FFFFFF0BF7FFFFFFFFFFFFFE0FFFFFF0BE3FFFFFFFFFFFFFC0FFFFFE17E7FFFFFFFFFFFFFE87FFFFE17CFFFFFFFFFFFFFFF87FFFF81FBFFFFFFFFFFFFFFF01FFFFC6FBFFFFFFFFFFFFFFF43FFFF87F7FFFFFFFFFFFFFFFC1FFFF0DE7FFFFFFFFFFFFFFF80F,
		ram_block1a_136.operation_mode = "rom",
		ram_block1a_136.port_a_address_clear = "none",
		ram_block1a_136.port_a_address_width = 13,
		ram_block1a_136.port_a_data_out_clear = "none",
		ram_block1a_136.port_a_data_out_clock = "clock0",
		ram_block1a_136.port_a_data_width = 1,
		ram_block1a_136.port_a_first_address = 40960,
		ram_block1a_136.port_a_first_bit_number = 16,
		ram_block1a_136.port_a_last_address = 49151,
		ram_block1a_136.port_a_logical_ram_depth = 130400,
		ram_block1a_136.port_a_logical_ram_width = 24,
		ram_block1a_136.ram_block_type = "AUTO",
		ram_block1a_136.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_137
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_137portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_137.clk0_core_clock_enable = "ena0",
		ram_block1a_137.clk0_input_clock_enable = "none",
		ram_block1a_137.clk0_output_clock_enable = "none",
		ram_block1a_137.connectivity_checking = "OFF",
		ram_block1a_137.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_137.init_file_layout = "port_a",
		ram_block1a_137.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_137.mem_init0 = 2048'hFFFF87800000008223E800001FFFFC300001400C4C00400043FFFFC040000000C00001C0103FFFFC0C0000000C00000E0203FFFFF020000000C002E02010FFFFFF010000000C041500880FFFFFF818000000001FE00101FFFFFFE0E00000107FFFC0303FFFFFFE07000001097FFE8407FFFFFFF81400000825FFF000FFFFFFFFC078000081A7FFA03FFFFFFFFE02C000103EFFFD0FFFFFFFFFF004000307FFFFE0FFFFFFFFFFE008A0205FB3FE87FFFFFFFFFF400A2702FE8FFC7FFFFFFFFFFF0012C02FF9BF43FFFFFFFFFFF00000017FE6FC3FFFFFFFFFFFFC000007FF8380FFFFFFFFFFFFF80000FFFECE1FFFFFFFFFFFFFFF8605FFF810FFFFFFFFFFFFFF,
		ram_block1a_137.mem_init1 = 2048'h0003D20000010FF17800000000005818000010FE1780000000000FFF20000107F17C00000000007FFE0000187F17C0000000000E3FF000010FE0FC000000000076BFE000007F17C00000000001E7FE000187E07C0000000000002BF000007E07C0000000000000FF000087F0FC00000000000002FA0000FF03C00000000000001FC0030FF8B800000006260000FC0031FF83C00000051FBA000298011FF85C000001E0007800224061FF87C000006000006000BF003FF83E0000080000010003C063FFC1C000010040E018007F8C3FFE3E0000000786000007F847FFE160000405981B02003C187FFF020000204104204003A20FFFF030000420044108002010,
		ram_block1a_137.mem_init2 = 2048'hFFE0FF0000000000000000107FFF0FF800000000000000008FFFE17F0000000000000000107FFE3FF0000000000000000047FFC1FE0000000000000000043FF85FE0000000000000000001FF87FC0000000000000000001FFC7FC0000000000000000003FF07F80000000000000000020FF8BF00000000000000000021FF07F80000000000000000000FF0BF00000000000000000030FF0FE00000000000000000000FF07F000000000000000000187E17E00000000000000000018FE0FC000000000000000000107E1FC00000000000000000000FF07E000000000000000000107E17C000000000000000000187E17C00000000003E000000107F17C0000000,
		ram_block1a_137.mem_init3 = 2048'h400000C3FFFFFFFFFF03FFF0000000020FFFFFFFFFE05FFC00000000407FFFFFFFFC0FFE000000000087FFFFFFFFC1FFE000000000003FFFFFFFF84FF0000000000081FFFFFFFF05FF0000000000040FFFFFFFF07FC0000000000010FFFFFFFC0FF800000000000003FFFFFFC0FF0000000000000C3FFFFFF80FF000000000000083FFFFFF85FF000000000000040FFFFFF07FE000000000000030FFFFFF03F8000000000000020FFFFFF1FF8000000000000018FFFFFE17F80000000000000107FFFFC0FE00000000000000083FFFFC7FE00000000000000083FFFF85FC00000000000000041FFFF03FC00000000000000000FFFF0BFC00000000000000010F,
		ram_block1a_137.operation_mode = "rom",
		ram_block1a_137.port_a_address_clear = "none",
		ram_block1a_137.port_a_address_width = 13,
		ram_block1a_137.port_a_data_out_clear = "none",
		ram_block1a_137.port_a_data_out_clock = "clock0",
		ram_block1a_137.port_a_data_width = 1,
		ram_block1a_137.port_a_first_address = 40960,
		ram_block1a_137.port_a_first_bit_number = 17,
		ram_block1a_137.port_a_last_address = 49151,
		ram_block1a_137.port_a_logical_ram_depth = 130400,
		ram_block1a_137.port_a_logical_ram_width = 24,
		ram_block1a_137.ram_block_type = "AUTO",
		ram_block1a_137.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_138
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_138portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_138.clk0_core_clock_enable = "ena0",
		ram_block1a_138.clk0_input_clock_enable = "none",
		ram_block1a_138.clk0_output_clock_enable = "none",
		ram_block1a_138.connectivity_checking = "OFF",
		ram_block1a_138.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_138.init_file_layout = "port_a",
		ram_block1a_138.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_138.mem_init0 = 2048'hFFFF0480003600C48B4400020FFFF8180000800C1C00B000C1FFFF80C000000080000000001FFFFE0C000000080000060007FFFFF0C0000000C001A02050FFFFFF810000000805EE00081FFFFFFC1000000083DFEC0083FFFFFFE0000000002FFFC0207FFFFFFE0400000080FFFF0007FFFFFFF01C0000101BFFFC01FFFFFFFF80300000057FFFC01FFFFFFFFF01A000185D3FFD0FFFFFFFFFF404400007F4FFE87FFFFFFFFFE00BC0205F8FFE03FFFFFFFFFF400F3A00FE1FF83FFFFFFFFFFC0018200FF8FF03FFFFFFFFFFF40000007FE3FE3FFFFFFFFFFFF400000FFF87A1FFFFFFFFFFFFF800007FFE7E1FFFFFFFFFFFFFF08007FFFAC0FFFFFFFFFFFFFF,
		ram_block1a_138.mem_init1 = 2048'h0002A200000007E08400000000007EC00000007E0840000000000FFF40000007F08400000000003FFC800000FF08400000000001FFEC00008FE184000000000022FFA00018FF00400000000001FAFF00018FE00400000000000027E800087E0840000000000000BF000107F08400000000000001FE0010FF044000000000000017E0010FF08400000001F80000F00030FF04000000024414000198020FF82000000010008000324021FFC00000001800018000D9003FF86200000A000005000BD043FFE32000000068E010007E8C7FFE000000102100408007E807FFE00000000908490000BD187FFF050000610000086001C00FFFF0C00000000800A6001830,
		ram_block1a_138.mem_init2 = 2048'hFFE0008000000000000000007FFF100800000000000000000FFFE1800000000000000000083FFC2010000000000000000043FFC10000000000000000000C3FF82020000000000000000061FFC0000000000000000000023FFC6040000000000000000063FF04000000000000000000020FF04080000000000000000010FF84080000000000000000031FF0C000000000000000000010FF08100000000000000000000FE08100000000000000000000FF000000000000000000000187F18200000000000000000010FE18200000000000000000010FF08200000000000000000008FE080000000000000000000007E08000000000003E000000007E0800000000,
		ram_block1a_138.mem_init3 = 2048'h00000001FFFFFFFFFF0300100000000C0FFFFFFFFFF020040000000010FFFFFFFFFC1801000000000107FFFFFFFF83002000000000081FFFFFFFF81008000000000021FFFFFFFF02000000000000000FFFFFFFF04020000000000030FFFFFFFE000400000000000087FFFFFF8300800000000000041FFFFFFC100000000000000001FFFFFF8001000000000000061FFFFFF0402000000000000020FFFFFF0404000000000000010FFFFFE10000000000000000007FFFFC18080000000000000083FFFFC20100000000000000083FFFF820000000000000000061FFFFC00200000000000000043FFFF000000000000000000000FFFF080400000000000000000F,
		ram_block1a_138.operation_mode = "rom",
		ram_block1a_138.port_a_address_clear = "none",
		ram_block1a_138.port_a_address_width = 13,
		ram_block1a_138.port_a_data_out_clear = "none",
		ram_block1a_138.port_a_data_out_clock = "clock0",
		ram_block1a_138.port_a_data_width = 1,
		ram_block1a_138.port_a_first_address = 40960,
		ram_block1a_138.port_a_first_bit_number = 18,
		ram_block1a_138.port_a_last_address = 49151,
		ram_block1a_138.port_a_logical_ram_depth = 130400,
		ram_block1a_138.port_a_logical_ram_width = 24,
		ram_block1a_138.ram_block_type = "AUTO",
		ram_block1a_138.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_139
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_139portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_139.clk0_core_clock_enable = "ena0",
		ram_block1a_139.clk0_input_clock_enable = "none",
		ram_block1a_139.clk0_output_clock_enable = "none",
		ram_block1a_139.connectivity_checking = "OFF",
		ram_block1a_139.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_139.init_file_layout = "port_a",
		ram_block1a_139.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_139.mem_init0 = 2048'hFFFF018000140044731800060FFFFC18000000047400E00003FFFFC1C000000004000080003FFFFC0C000000000000040103FFFFE040000000401CE010007FFFFF820000000401FE80801FFFFFF80800000001601C0581FFFFFFE040000000300000607FFFFFFF07000000000001800FFFFFFFF00800000068000C01FFFFFFFFE040000106A000407FFFFFFFFE00C0001022800007FFFFFFFFF4078000020E00007FFFFFFFFFC007001040700187FFFFFFFFFF000EC30301E0083FFFFFFFFFFE0000A000070081FFFFFFFFFFF2000001801C043FFFFFFFFFFFEC000010007041FFFFFFFFFFFFE40000C001821FFFFFFFFFFFFFEE8686000420FFFFFFFFFFFFFF,
		ram_block1a_139.mem_init1 = 2048'h00072600000007E1FC0000000000BD380000007E1FC00000000003FEA0000007F0FC0000000000BFFE800008FF0FC0000000000C7FE000000FF0FC000000000059BFA000087E07C00000000001F1FF000007F07C0000000000002FF80010FF07C0000000000000FF80010FF07C00000000000000FE0010FF07C00000000000000FE0000FF0BC00000000000000380010FF8BC0000001D6A8000498031FF83C00000098019000324001FFC5C00000380001C00099043FF83E0000020000040007C003FFE3E000018020C00800FF847FFE0E0000303B89C0C00FF887FFE16000000A00C500003E087FFF070000010004080001810FFFF0300002100000C4000020,
		ram_block1a_139.mem_init2 = 2048'hFFF07F800000000000000010FFFE07F8000000000000000187FFE0FF0000000000000000087FFE0FF0000000000000000087FFC1FE0000000000000000003FF83FE0000000000000000001FFC1FC0000000000000000043FFC3FC0000000000000000023FF07F80000000000000000000FF8BF80000000000000000031FF0FF80000000000000000010FF07F00000000000000000010FF07F00000000000000000000FE07F000000000000000000107F07E00000000000000000000FE0FE000000000000000000087F0FE000000000000000000087F0FE00000000000000000000FE0FC000000000000000000087E1FC00000000003E000000007E1FC0000000,
		ram_block1a_139.mem_init3 = 2048'h00000183FFFFFFFFFF03FFF0000000000FFFFFFFFFE0BFFC00000000307FFFFFFFFE07FF000000000183FFFFFFFFC0FFE0000000000C3FFFFFFFF85FF8000000000061FFFFFFFF07FF0000000000000FFFFFFFF07FE0000000000000FFFFFFFC17FC00000000000183FFFFFFC0FF800000000000083FFFFFFC3FF000000000000003FFFFFF05FF000000000000020FFFFFF03FE000000000000020FFFFFF0FFC000000000000010FFFFFE07F80000000000000187FFFFE1FF80000000000000007FFFFC0FF00000000000000043FFFFC3FE00000000000000003FFFF81FE00000000000000021FFFF03FC00000000000000020FFFF0BFC00000000000000020F,
		ram_block1a_139.operation_mode = "rom",
		ram_block1a_139.port_a_address_clear = "none",
		ram_block1a_139.port_a_address_width = 13,
		ram_block1a_139.port_a_data_out_clear = "none",
		ram_block1a_139.port_a_data_out_clock = "clock0",
		ram_block1a_139.port_a_data_width = 1,
		ram_block1a_139.port_a_first_address = 40960,
		ram_block1a_139.port_a_first_bit_number = 19,
		ram_block1a_139.port_a_last_address = 49151,
		ram_block1a_139.port_a_logical_ram_depth = 130400,
		ram_block1a_139.port_a_logical_ram_width = 24,
		ram_block1a_139.ram_block_type = "AUTO",
		ram_block1a_139.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_140
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_140portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_140.clk0_core_clock_enable = "ena0",
		ram_block1a_140.clk0_input_clock_enable = "none",
		ram_block1a_140.clk0_output_clock_enable = "none",
		ram_block1a_140.connectivity_checking = "OFF",
		ram_block1a_140.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_140.init_file_layout = "port_a",
		ram_block1a_140.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_140.mem_init0 = 2048'hFFFF85800014000410A000021FFFFC38000000004400800043FFFFC1C000000046000000003FFFFC0C0000000400000C0003FFFFE040000000000B4000007FFFFF820000000003FF00001FFFFFFC00000000017FFC0003FFFFFFE0800000007FFFC0107FFFFFFF0200000081FFFF020FFFFFFFF0000000007FFFF801FFFFFFFF8040000003FFFFC01FFFFFFFFE018000007FFFFC0FFFFFFFFFFC04000007FBFFE0FFFFFFFFFFC00000101FEFFF07FFFFFFFFFF80120001FFBFF87FFFFFFFFFFC000A402FFEFFC3FFFFFFFFFFF6000001FFFBFC1FFFFFFFFFFFEC000007FFEFE1FFFFFFFFFFFFEC0000FFFFBE0FFFFFFFFFFFFFF18603FFFEF0FFFFFFFFFFFFFF,
		ram_block1a_140.mem_init1 = 2048'h00063E00000007E1FC0000000000BE480000007E1FC0000000000FFE20000007E1FC0000000000FFFD8000087F1FC0000000000FFFE400008FF0FC0000000000793FC00000FF17C00000000001FDFC00008FF07C0000000000003FF00000FF17C0000000000000BF40008FF07C00000000000003FA0000FF8FC000000000000017E0011FF03C00000000000000FC0000FF83C00000006660000518001FF87C00000010008000300021FFC1C000001800018000FF023FF83E000002000004000BF003FFC3E000000008000000FF843FFE0E000010180580800FF807FFE16000020408020400BD087FFF070000218000184005A00FFFF0B0000220000044003C10,
		ram_block1a_140.mem_init2 = 2048'hFFE07F8000000000000000007FFF07F800000000000000000FFFC1FF0000000000000000083FFE2FF0000000000000000047FFE1FE0000000000000000007FFC3FE0000000000000000003FF81FC0000000000000000001FFC3FC0000000000000000003FF87F80000000000000000001FF8BF80000000000000000011FF8FF80000000000000000011FF0FF00000000000000000010FF07F00000000000000000010FF17F00000000000000000008FF07E00000000000000000000FF1FE00000000000000000008FF0FE00000000000000000000FF1FE00000000000000000008FF1FC00000000000000000008FE1FC00000000003E000000007E1FC0000000,
		ram_block1a_140.mem_init3 = 2048'h00000081FFFFFFFFFF87FFF0000000021FFFFFFFFFF0BFFC0000000010FFFFFFFFFE17FF000000000087FFFFFFFF82FFE000000000041FFFFFFFF01FF8000000000000FFFFFFFF07FF0000000000000FFFFFFFF0FFE0000000000010FFFFFFFC17FC00000000000083FFFFFFC2FF800000000000043FFFFFF83FF000000000000001FFFFFF85FF000000000000021FFFFFF0BFE000000000000010FFFFFF0FFC000000000000010FFFFFE07F80000000000000007FFFFC1FF80000000000000003FFFFC2FF00000000000000043FFFF83FE00000000000000001FFFF85FE00000000000000021FFFF03FC00000000000000000FFFF03FC00000000000000010F,
		ram_block1a_140.operation_mode = "rom",
		ram_block1a_140.port_a_address_clear = "none",
		ram_block1a_140.port_a_address_width = 13,
		ram_block1a_140.port_a_data_out_clear = "none",
		ram_block1a_140.port_a_data_out_clock = "clock0",
		ram_block1a_140.port_a_data_width = 1,
		ram_block1a_140.port_a_first_address = 40960,
		ram_block1a_140.port_a_first_bit_number = 20,
		ram_block1a_140.port_a_last_address = 49151,
		ram_block1a_140.port_a_logical_ram_depth = 130400,
		ram_block1a_140.port_a_logical_ram_width = 24,
		ram_block1a_140.ram_block_type = "AUTO",
		ram_block1a_140.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_141
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_141portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_141.clk0_core_clock_enable = "ena0",
		ram_block1a_141.clk0_input_clock_enable = "none",
		ram_block1a_141.clk0_output_clock_enable = "none",
		ram_block1a_141.connectivity_checking = "OFF",
		ram_block1a_141.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_141.init_file_layout = "port_a",
		ram_block1a_141.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_141.mem_init0 = 2048'hFFFF867FFFE3FF83E29FFFFE1FFFFC07FFFFFFF830003FFF83FFFFC03FFFFFFF820000FFF83FFFFC03FFFFFFF8000003FF03FFFFE03FFFFFFF8007801FE07FFFFF01FFFFFFF8040080FC0FFFFFF80FFFFFFF8180020701FFFFFFC0FFFFFFF8400020303FFFFFFF01FFFFFF020000000FFFFFFFF81FFFFFF070000000FFFFFFFFC07FFFFF87C000003FFFFFFFFF017FFFF03F000307FFFFFFFFF001FFFF07FC0010FFFFFFFFFFE00BFFF01FF00007FFFFFFFFFF0009FE03FFC0043FFFFFFFFFFF0006002FFF0003FFFFFFFFFFFC000001FFFC023FFFFFFFFFFFF8000017FFF000FFFFFFFFFFFFEC00007FFFC10FFFFFFFFFFFFFF58107FFFF00FFFFFFFFFFFFFF,
		ram_block1a_141.mem_init1 = 2048'hFFF9C1FFFFFF87E003FFFFFFFFFF3F27FFFFF87E003FFFFFFFFFF7FF1FFFFF87E003FFFFFFFFFF7FFC7FFFF07F003FFFFFFFFFF7FFFBFFFF0FE003FFFFFFFFFF87FF9FFFF07F183FFFFFFFFFFE03FEFFFF8FE183FFFFFFFFFFFFC3F7FFF87E083FFFFFFFFFFFFF1FBFFF07F083FFFFFFFFFFFFFDFDFFF0FF003FFFFFFFFFFFFFEFDFFE0FF8C3FFFFFFFFFFFFFF73FFF1FF843FFFFFFF861FFFFB67FE1FF803FFFFFFC0003FFFCDBFC1FFC63FFFFFE000007FFF18FE3FF801FFFFFC000003FFF3CFC3FFC21FFFFF0010000FFF7E7C3FFE11FFFFF0170E80FFF7E787FFE19FFFFC03F07C03FF3CF87FFF08FFFFE1FF87F87FF99F0FFFF04FFFFC1FF87F83FFC3E0,
		ram_block1a_141.mem_init2 = 2048'hFFE0807FFFFFFFFFFFFFFFF07FFF1807FFFFFFFFFFFFFFFF8FFFE000FFFFFFFFFFFFFFFFF07FFE100FFFFFFFFFFFFFFFFF87FFC001FFFFFFFFFFFFFFFFF83FF8001FFFFFFFFFFFFFFFFFC1FFC603FFFFFFFFFFFFFFFFFE3FF8003FFFFFFFFFFFFFFFFFC1FF8007FFFFFFFFFFFFFFFFFE1FF0407FFFFFFFFFFFFFFFFFE0FF0807FFFFFFFFFFFFFFFFFF0FF000FFFFFFFFFFFFFFFFFFE0FF080FFFFFFFFFFFFFFFFFFF0FE080FFFFFFFFFFFFFFFFFFF07E181FFFFFFFFFFFFFFFFFFF87F101FFFFFFFFFFFFFFFFFFF8FE001FFFFFFFFFFFFFFFFFFF07F001FFFFFFFFFFFFFFFFFFF0FE003FFFFFFFFFFFFFFFFFFF07E003FFFFFFFFFFC1FFFFFFF87E003FFFFFFF,
		ram_block1a_141.mem_init3 = 2048'hFFFFFF01FFFFFFFFFF00000FFFFFFFFC0FFFFFFFFFF04003FFFFFFFFE0FFFFFFFFFC0800FFFFFFFFFF03FFFFFFFF81001FFFFFFFFFF81FFFFFFFF02007FFFFFFFFFFC0FFFFFFFF0000FFFFFFFFFFFE0FFFFFFFF0001FFFFFFFFFFFE0FFFFFFFE1803FFFFFFFFFFFF87FFFFFFC1007FFFFFFFFFFFF83FFFFFF8000FFFFFFFFFFFFFC1FFFFFF0600FFFFFFFFFFFFFE0FFFFFF0401FFFFFFFFFFFFFE0FFFFFE0003FFFFFFFFFFFFFE07FFFFE1807FFFFFFFFFFFFFF87FFFFC0007FFFFFFFFFFFFFF83FFFFC300FFFFFFFFFFFFFFFC3FFFF8001FFFFFFFFFFFFFFFC1FFFF8601FFFFFFFFFFFFFFFE1FFFF8403FFFFFFFFFFFFFFFE1FFFF0C03FFFFFFFFFFFFFFFF0F,
		ram_block1a_141.operation_mode = "rom",
		ram_block1a_141.port_a_address_clear = "none",
		ram_block1a_141.port_a_address_width = 13,
		ram_block1a_141.port_a_data_out_clear = "none",
		ram_block1a_141.port_a_data_out_clock = "clock0",
		ram_block1a_141.port_a_data_width = 1,
		ram_block1a_141.port_a_first_address = 40960,
		ram_block1a_141.port_a_first_bit_number = 21,
		ram_block1a_141.port_a_last_address = 49151,
		ram_block1a_141.port_a_logical_ram_depth = 130400,
		ram_block1a_141.port_a_logical_ram_width = 24,
		ram_block1a_141.ram_block_type = "AUTO",
		ram_block1a_141.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_142
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_142portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_142.clk0_core_clock_enable = "ena0",
		ram_block1a_142.clk0_input_clock_enable = "none",
		ram_block1a_142.clk0_output_clock_enable = "none",
		ram_block1a_142.connectivity_checking = "OFF",
		ram_block1a_142.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_142.init_file_layout = "port_a",
		ram_block1a_142.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_142.mem_init0 = 2048'hFFFF03FFFFFFFF87FC7FFFFC0FFFF83FFFFFFFF878007FFFC1FFFFC1FFFFFFFF840001FFF83FFFFE0FFFFFFFF8000007FF07FFFFE07FFFFFFF8000003FE07FFFFF83FFFFFFF803FF01FC1FFFFFFC1FFFFFFF80FFFC0F83FFFFFFE07FFFFFF83FFFF0607FFFFFFF03FFFFFF83FFFF800FFFFFFFF00FFFFFF87FFFFC00FFFFFFFFC03FFFFF07FFFFE03FFFFFFFFF00FFFFF07FFFFE0FFFFFFFFFF803FFFF03FFFFF07FFFFFFFFFC007FFE01FFFFF83FFFFFFFFFF0007FE03FFFFF83FFFFFFFFFFC0001E00FFFFFC1FFFFFFFFFFFC000001FFFFFC1FFFFFFFFFFFF8000007FFFFE1FFFFFFFFFFFFF80000FFFFFE1FFFFFFFFFFFFFF90007FFFFF0FFFFFFFFFFFFFF,
		ram_block1a_142.mem_init1 = 2048'hFFFFFFFFFFFF87E1FFFFFFFFFFFFBFBFFFFFF87E1FFFFFFFFFFFFFFF7FFFFF87E1FFFFFFFFFFFFFFFDFFFFF87E1FFFFFFFFFFFFFFFFFFFFF87F1FFFFFFFFFFFFFF7FBFFFF8FF0FFFFFFFFFFFFFFEFDFFFF0FE0FFFFFFFFFFFFFFFFEFFFF07F0FFFFFFFFFFFFFFFDF7FFF0FF0FFFFFFFFFFFFFFFFFFFFF0FF0FFFFFFFFFFFFFFFFFFFFF0FF87FFFFFFFFFFFFFFFFFFFE1FF07FFFFFFFFF9FFFFFFFFFE0FF87FFFFFFFE0007FFFFFFFE1FF83FFFFFFF00000FFFFFFFC1FFC3FFFFFFC000003FFFFFFC1FFC1FFFFFF8000001FFFFFF83FFE1FFFFFE00F87007FFFFF87FFE0FFFFFE07F87E07FFFFF07FFF0FFFFFC0FF87F03FFFFF0FFFF07FFFFE3FF87FC7FFFFE0,
		ram_block1a_142.mem_init2 = 2048'hFFF0FFFFFFFFFFFFFFFFFFF0FFFE0FFFFFFFFFFFFFFFFFFF07FFE1FFFFFFFFFFFFFFFFFFF87FFE1FFFFFFFFFFFFFFFFFFF87FFC3FFFFFFFFFFFFFFFFFFFC3FFC3FFFFFFFFFFFFFFFFFFFC3FFC3FFFFFFFFFFFFFFFFFFFC3FF87FFFFFFFFFFFFFFFFFFFE1FF87FFFFFFFFFFFFFFFFFFFE1FF07FFFFFFFFFFFFFFFFFFFE0FF87FFFFFFFFFFFFFFFFFFFE1FF0FFFFFFFFFFFFFFFFFFFFF0FF0FFFFFFFFFFFFFFFFFFFFF0FF0FFFFFFFFFFFFFFFFFFFFF0FE0FFFFFFFFFFFFFFFFFFFFF07F0FFFFFFFFFFFFFFFFFFFFF0FF1FFFFFFFFFFFFFFFFFFFFF8FE1FFFFFFFFFFFFFFFFFFFFF87E1FFFFFFFFFFFFFFFFFFFFF87E1FFFFFFFFFFFFFFFFFFFFF87E1FFFFFFFFF,
		ram_block1a_142.mem_init3 = 2048'hFFFFFF81FFFFFFFFFF03FFFFFFFFFFFC0FFFFFFFFFE07FFFFFFFFFFFE07FFFFFFFFE0FFFFFFFFFFFFF07FFFFFFFF81FFFFFFFFFFFFF81FFFFFFFF83FFFFFFFFFFFFFC1FFFFFFFF07FFFFFFFFFFFFFE0FFFFFFFE0FFFFFFFFFFFFFFF07FFFFFFC0FFFFFFFFFFFFFFF03FFFFFFC1FFFFFFFFFFFFFFF83FFFFFFC3FFFFFFFFFFFFFFFC3FFFFFF83FFFFFFFFFFFFFFFC1FFFFFF07FFFFFFFFFFFFFFFE0FFFFFE0FFFFFFFFFFFFFFFFF07FFFFE0FFFFFFFFFFFFFFFFF07FFFFC1FFFFFFFFFFFFFFFFF83FFFFC1FFFFFFFFFFFFFFFFF83FFFF83FFFFFFFFFFFFFFFFFC1FFFF83FFFFFFFFFFFFFFFFFC1FFFF07FFFFFFFFFFFFFFFFFE0FFFF07FFFFFFFFFFFFFFFFFE0F,
		ram_block1a_142.operation_mode = "rom",
		ram_block1a_142.port_a_address_clear = "none",
		ram_block1a_142.port_a_address_width = 13,
		ram_block1a_142.port_a_data_out_clear = "none",
		ram_block1a_142.port_a_data_out_clock = "clock0",
		ram_block1a_142.port_a_data_width = 1,
		ram_block1a_142.port_a_first_address = 40960,
		ram_block1a_142.port_a_first_bit_number = 22,
		ram_block1a_142.port_a_last_address = 49151,
		ram_block1a_142.port_a_logical_ram_depth = 130400,
		ram_block1a_142.port_a_logical_ram_width = 24,
		ram_block1a_142.ram_block_type = "AUTO",
		ram_block1a_142.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_143
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_143portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_143.clk0_core_clock_enable = "ena0",
		ram_block1a_143.clk0_input_clock_enable = "none",
		ram_block1a_143.clk0_output_clock_enable = "none",
		ram_block1a_143.connectivity_checking = "OFF",
		ram_block1a_143.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_143.init_file_layout = "port_a",
		ram_block1a_143.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_143.mem_init0 = 2048'hFFFF800000000000000000001FFFF800000000000000000001FFFFC00000000000000000003FFFFE00000000000000000007FFFFF0000000000000000000FFFFFF0000000000000000000FFFFFF8000000000000000001FFFFFFC000000000000000003FFFFFFE000000000400000007FFFFFFF80000000000000001FFFFFFFFC0000000000000003FFFFFFFFE0000000000000007FFFFFFFFF8000000000000007FFFFFFFFFE000000020000007FFFFFFFFFF800000000000003FFFFFFFFFFE00000010000003FFFFFFFFFFF80000000000001FFFFFFFFFFFF0000008000001FFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFF,
		ram_block1a_143.mem_init1 = 2048'h00000000000007E00000000000007FC00000007E00000000000007FF80000007E00000000000007FFE0000007E00000000000003FFF0000007E000000000000000FFC000007E0000000000000001FE000007F00000000000000007F00000FF00000000000000003F80000FF00000000000000000F80000FF00000000000000000780000FF00000000000000000380000FF80000000000000000000001FF80000000000000000000001FF8000000000000000003C001FFC000000000000000007E003FFC000000000000000007E003FFC000000000000000007E003FFE000000000000000007E007FFE000000000000000003C007FFF000000000000000000000,
		ram_block1a_143.mem_init2 = 2048'hFFF000000000000000000000FFFE0000000000000000000007FFE0000000000000000000007FFC0000000000000000000003FFC0000000000000000000003FFC0000000000000000000003FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FF00000000000000000000000FF00000000000000000000000FF00000000000000000000000FF00000000000000000000000FF00000000000000000000000FE000000000000000000000007E000000000000000000000007E000000000000000000000007E000000000000000000000007E000000000000000000000007E0000000000,
		ram_block1a_143.mem_init3 = 2048'h00000001FFFFFFFFFF000000000000000FFFFFFFFFE0000000000000007FFFFFFFFC0000000000000003FFFFFFFFC0000000000000003FFFFFFFF80000000000000001FFFFFFFF00000000000000000FFFFFFFE000000000000000007FFFFFFE000000000000000007FFFFFFC000000000000000003FFFFFF8000000000000000001FFFFFF8000000000000000001FFFFFF0000000000000000000FFFFFF0000000000000000000FFFFFE00000000000000000007FFFFE00000000000000000007FFFFC00000000000000000003FFFFC00000000000000000003FFFF800000000000000000001FFFF800000000000000000001FFFF000000000000000000000F,
		ram_block1a_143.operation_mode = "rom",
		ram_block1a_143.port_a_address_clear = "none",
		ram_block1a_143.port_a_address_width = 13,
		ram_block1a_143.port_a_data_out_clear = "none",
		ram_block1a_143.port_a_data_out_clock = "clock0",
		ram_block1a_143.port_a_data_width = 1,
		ram_block1a_143.port_a_first_address = 40960,
		ram_block1a_143.port_a_first_bit_number = 23,
		ram_block1a_143.port_a_last_address = 49151,
		ram_block1a_143.port_a_logical_ram_depth = 130400,
		ram_block1a_143.port_a_logical_ram_width = 24,
		ram_block1a_143.ram_block_type = "AUTO",
		ram_block1a_143.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_144
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_144portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_144.clk0_core_clock_enable = "ena0",
		ram_block1a_144.clk0_input_clock_enable = "none",
		ram_block1a_144.clk0_output_clock_enable = "none",
		ram_block1a_144.connectivity_checking = "OFF",
		ram_block1a_144.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_144.init_file_layout = "port_a",
		ram_block1a_144.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_144.mem_init0 = 2048'hFFFFFFFFC9C440393FFFFFFFFFFFFFFFE59024301B7FFFFFFFFFFFFFE2F57646EAE07FFFFFFFFFFFFC9FD4B4D6BB93FFFFFFFFFFFFE243BE4BEC25FFFFFFFFFFFFFFA6DFE4BF867FFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFFFF5E5B73F68FFFFFFFFFFFFFFFFB77199C2E24FFFFFFFFFFFFFFEB7D79AB9247FFFFFFFFFFFFFFFFFBFFFDFFFFFFFFFFFFFFFFFC4FFFFF23FFFFFFFFFFFFFFFC0000F00003FFFFFFFFFFFFFF40000900002FFFFFFFFFFFFFE000000000007FFFFFFFFFFFF800C00006A401FFFFFFFFFFFF802B2E05D3F81FFFFFFFFFFFF01303F02C0CC0FFFFFFFFFFFC0680BDF2001E03FFFFFFFFFFC3E06B9,
		ram_block1a_144.mem_init1 = 2048'h094000CFFFFB9FFFADB071C16038E0DA3FFFDEFFFED4026002006402BFFFF59FFFFA751400E8028AE47FFFB9FFFFD87000058000E1BFFFF3BFFFFF90002019400097FFFF3FFFFFF4C72F83774E37FFFFFFFFFFFFF0597C2959A67FFFFFFFFFFFFFFFFB0346FFFFFFFFFFFFFFFFFFFE9A1E13FFFFFFFFFFFFFFFFFFD04050FFFFFFFFFFFFFFFFFFFE1A01877FFFFFFFFFFFF7FFF981C0081FFFFEFFFFFFFFC7FDB0A00050DFFFDFFFFFFFFE60F84C040360F467FFFFFFFFD20CECC0603B7304BFFFFFFFFF28657018008E614FFFFFFFFFFEAF5804C0019753FFFFFFFFFFED7002140800EB7FFFFFFFFFFFC186F440F6183FFFFFFFFFFFFFD077840AF4BFFFFFFF,
		ram_block1a_144.mem_init2 = 2048'hFFFFFE81FFC63FBC73FFFFF99FFFFFCAB2F6E3F4A57FFFFFDBFFFFFD42AF5D1F1423FFFFE7E7FFFFFFE1E02070EBFFFFFFDBFFFFFF07C3ABDF1E0FFFFFF99FFFFFF7FAA2B011F6FFFFFF5AFFFFFFAF817BEE7F7FFFFFF99FFFFFFDFD21BA4BFFFFFFFFE9FFFFFFEFC0FBD03F7FFFFFFDCFFFFFFF7FA3BF5FEFFFFFFFF9FFFFFFE3F3FBFD7C7FFFFFFDFFFFFFFFDEABBE578FFFFFFF38FFFFFFFEC4FBE2B1FFFFFFFDFFFFFFFFD585BC0EBFFFFFFFB3FFFFFFFFC2EFD7FFFFFFFFFD0FFFFFFFFF6A05FFFFFFFFFFF8FFFFFFFFFDEC99E7FFFFFFF59FFEB7FFDC180383CFFED7FF39FFF27AB50240240AD520FFFBFFFFB82280F8017014418FFFD9FFFD30002D0C,
		ram_block1a_144.mem_init3 = 2048'h4FFA41FFFFFCFFFFCD1FC0FBF03FEA1FFFFDCFFFFEAFFEEBBD5FFE53FFFF9DFFFFD63FEBFBED7FE4BFFFF9AFFFFC23FF2FBE4FFC43FFFF7BFFFFC9BFD4FBE27FF9BFFFF9DFFFFD01FF05BE0BFC0BFFFF9BFFFFC46FA35BE45FC6BFFFFFDFFFFD33FEE0B435F8ABFFFF9CFFFFCB174BABD52F07BFFFF9AFFFFF3DFDE02868E9F3FFFF1FFFFFEF4A17D5BF0C2FFFFFF0BFFFFEFFD1F010FCBDF7FFFFCDFFFFE7854FAA1F8A1EFFFFFFBFFFFFFD21F807F84BEFFFFF1CFFFFFBD5BFF67FFA7CFFFFFFBFFFFF3FA3FF8FFC4FCFFFFF9FFFFFFBEB7FF67FF4FDFFFFF3BFFFFF5EABFF9FFC57BFFFFF97FFFFF9ECBFD6BFF279FFFFF99FFFFFDF05FF6FF807BFFFFF5A,
		ram_block1a_144.operation_mode = "rom",
		ram_block1a_144.port_a_address_clear = "none",
		ram_block1a_144.port_a_address_width = 13,
		ram_block1a_144.port_a_data_out_clear = "none",
		ram_block1a_144.port_a_data_out_clock = "clock0",
		ram_block1a_144.port_a_data_width = 1,
		ram_block1a_144.port_a_first_address = 49152,
		ram_block1a_144.port_a_first_bit_number = 0,
		ram_block1a_144.port_a_last_address = 57343,
		ram_block1a_144.port_a_logical_ram_depth = 130400,
		ram_block1a_144.port_a_logical_ram_width = 24,
		ram_block1a_144.ram_block_type = "AUTO",
		ram_block1a_144.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_145
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_145portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_145.clk0_core_clock_enable = "ena0",
		ram_block1a_145.clk0_input_clock_enable = "none",
		ram_block1a_145.clk0_output_clock_enable = "none",
		ram_block1a_145.connectivity_checking = "OFF",
		ram_block1a_145.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_145.init_file_layout = "port_a",
		ram_block1a_145.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_145.mem_init0 = 2048'hFFFFFFFFC8AFBFD17FFFFFFFFFFFFFFFF46F5BCF63FFFFFFFFFFFFFFEEEBA1B95D737FFFFFFFFFFFFC2265CB566043FFFFFFFFFFFFF8EAFEBFD571FFFFFFFFFFFFFFFFBFDBBFDFFFFFFFFFFFFFFFFFFFFF27FFFFFFFFFFFFFFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFA1A4B8C9724FFFFFFFFFFFFFF09941A8A900FFFFFFFFFFFFFF15AA9BD56DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE58FFF1A7FFFFFFFFFFFFFFFE8000F00017FFFFFFFFFFFFFFC0000600003FFFFFFFFFFFFFE000000000007FFFFFFFFFFFF8004B000CAC01FFFFFFFFFFFF004B1803E0A80FFFFFFFFFFFE01F0351DC0E807FFFFFFFFFFE0C80CA62001707FFFFFFFFFF812064D,
		ram_block1a_145.mem_init1 = 2048'hFA3FFF3DFFF5CFFFC08F853FFFCA1F117FFF39FFFC65FF0FFEFF0FFA63FFFBCFFFE50007FF17FE000BFFFF1CFFFF97FFFFF29FFFFEBFFFFDFFFFFFAFFFEFAA7FFF57FFFFFFFFFFF31067FBB66088FFFFFFFFFFFFE6EC6FC673707FFFFFFFFFFFFFFFFCFF39FFFFFFFFFFFFFFFFFFFE63E1E7FFFFFFFFFFFFFFFFFFAF1FEF1FFFFFFFFFFFFFFFFFE1E3FC79FFFFFFFFFFFFFFFFFC7C3FE3E5FFFFFFFFFFFF3FFE4F47FE2F2FFE2FFFFFFFFE52D793FFFC9EB0A7FFFFFFFFD6230B7FBFE50C46BFFFFFFFFFFFF99FCBFFD9FFFFFFFFFFFFFF3A6FF0BFFF65CBFFFFFFFFFFED7FF86BF1FFEB7FFFFFFFFFFFE29033BF40947FFFFFFFFFFFFFD9D5BBFAA5BFFFFFFF,
		ram_block1a_145.mem_init2 = 2048'hFFFFFDA17FC03FA83FFFFFF3CFFFFFFE90F6E1F0A7BFFFFF7CFFFFFE43AFDC1F9C2FFFFFF18FFFFFEDE9E06070EA7FFFFF3EFFFFFF17CABFD61E8FFFFFF3CFFFFFF6FAD0F4B3FFFFFFFFBDFFFFFFCF817FAA3F7FFFFFF3CFFFFFF9FF01FA0BF9FFFFFF1CFFFFFFDFD0BFF0BFBFFFFFF3BFFFFFFFFE8BFE17FFFFFFFF1CFFFFFFFFE1FFF97FFFFFFFF3AFFFFFFF3F8BFF1FFFFFFFFFDDFFFFFFF9C0FFE0BFFFFFFFF7AFFFFFFFFD01FC0BFFFFFFFF5CFFFFFFFF9DAFFD8FFFFFFFF3FFFEFFFFFDBD33BBFFFFF7FF1FFFFFFFFFBFD03FD7FFFFFFFBCFFEC7FF0BE5F87D3FFE37FFFCFFFF81FAFC3FC3F5F8DFFFF59FFF40AA7F77FEEFE5506FFF3CFFFDCFFFC5F7,
		ram_block1a_145.mem_init3 = 2048'h0FFE07FFFFFFFFFFE85FD0BFD0BFC0FFFFFFBFFFFC0FFE83FD17FE07FFFF38FFFFFC3FE9FFF97FF0FFFFF3DFFFFE0BFF07FF0FFD07FFFF9CFFFFC8FFC0FFE07FF13FFFF3AFFFFE01FD05FC0FFC07FFFF3CFFFFF46FA57FE65F82FFFFF9AFFFFF13FEC0F415F82FFFFF3FFFFFDF070BAF550F07FFFFF3DFFFFCB575696179F9EFFFFFF8FFFFFF0A075DAF0D0FFFFFFFCFFFFFFED1F000FC15FFFFFF3AFFFFEFA14FEA3FC85FFFFFF5EFFFFF7F01FA23F80FF7FFFFBBFFFFF7C0FFF47FF07FFFFFF5CFFFFF7F8BFEAFFD0FEFFFFF38FFFFF7E97FE47FE1FFFFFFFDCFFFFFBE03FFB7FC07DFFFFF38FFFFFBE8BFC43FD0FDFFFFF3CFFFFFBF05FD4FFA07FFFFFFBD,
		ram_block1a_145.operation_mode = "rom",
		ram_block1a_145.port_a_address_clear = "none",
		ram_block1a_145.port_a_address_width = 13,
		ram_block1a_145.port_a_data_out_clear = "none",
		ram_block1a_145.port_a_data_out_clock = "clock0",
		ram_block1a_145.port_a_data_width = 1,
		ram_block1a_145.port_a_first_address = 49152,
		ram_block1a_145.port_a_first_bit_number = 1,
		ram_block1a_145.port_a_last_address = 57343,
		ram_block1a_145.port_a_logical_ram_depth = 130400,
		ram_block1a_145.port_a_logical_ram_width = 24,
		ram_block1a_145.ram_block_type = "AUTO",
		ram_block1a_145.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_146
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_146portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_146.clk0_core_clock_enable = "ena0",
		ram_block1a_146.clk0_input_clock_enable = "none",
		ram_block1a_146.clk0_output_clock_enable = "none",
		ram_block1a_146.connectivity_checking = "OFF",
		ram_block1a_146.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_146.init_file_layout = "port_a",
		ram_block1a_146.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_146.mem_init0 = 2048'hFFFFFFFFF92C5FC9FFFFFFFFFFFFFFFFEC5705CEA37FFFFFFFFFFFFFE5F9DA5BB9FE7FFFFFFFFFFFFACF7785FAEB35FFFFFFFFFFFFE20FBE53DF047FFFFFFFFFFFFFFC5FF57FA3FFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE37FEC77FFFFFFFFFFFFFFFD0004F2000BFFFFFFFFFFFFFF80000600001FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFE03F9000D8407FFFFFFFFFFFF00C34406A1780FFFFFFFFFFFF00CFCB133F2A0FFFFFFFFFFFC0B7F1DF5FFEF03FFFFFFFFFFC3DF861,
		ram_block1a_146.mem_init1 = 2048'hFB00002BFFFFFFFFD38005BF7FDA001CBFFFFFFFFC4DFF4FF8FF2FFB23FFFFFFFFE31747FF77FE2E8C7FFFFFFFFFBFFFFFF79FFFFFDFFFFFFFFFFD5FFFEFAA7FFFA3FFFFFFFFFFF84FB67936DF21FFFFFFFFFFFFFEC45FC03237FFFFFFFFFFFFFFFFF8BF80FFFFFFFFFFFFFFFFFFFE0BEC03FFFFFFFFFFFFFFFFFFB05F60DFFFFFFFFFFFFFFFFFE80BF9017FFFFFFFFFFFF7FFF9813FC819FFFEFFFFFFFF67F92077FEE041FE6FFFFFFFFAEDE011FFF8807B75FFFFFFFFE9E00E7F3FE700797FFFFFFFFFCFFCDFC9FFB3FF3FFFFFFFFFFF114FF0DFFF288BFFFFFFFFFFF1FFF9A5F9FFF8FFFFFFFFFFFFCA60785F60653FFFFFFFFFFFFFF83E85FFCDFFFFFFFF,
		ram_block1a_146.mem_init2 = 2048'hFFFFFC5CA039FFD7BFFFFFFFFFFFFFE17F093DF79BBFFFFFFFFFFFFEFC5020FF6DEFFFFFFFFFFFFFFA9617AE7EF57FFFFFFFFFFFFFF834532EFEFFFFFFFFFFFFFFF8053F37ADF8FFFFFFFFFFFFFF9078A3D7FF5FFFFFFFFFFFFFFC02FA3BF7FDFFFFFFFFFFFFFFE03F03EFBFBFFFFFFFFFFFFFFE00743EEFFFFFFFFFFFFFFFFFF01603F77FFFFFFFFFFFFFFFFF80743EEFFFFFFFFFFFFFFFFFFC2F03FFBFFFFFFFFBFFFFFFFFE0FA3DF7FFFFFFFFFFFFFFFFFF99D3FDAFFFFFFFFFFFFFFFFFFA01F7DBFFFFFFFFFFFFEBFFFF7F9F9FF7FFFD7FFFFFFFBFFF7009F900EFFFDFFFFFFFF9CBBE013FC807DD39FFFFFFFF12D80077FEE001B49FFFFFFFFB40000DFF,
		ram_block1a_146.mem_init3 = 2048'hF3FDFFFFFFFFFFFFD7A03F03EFBFDF7FFFFFFFFFFDF000743DEFFFF7FFFFFFFFFFCBC01E03F77FEFFFFFFFFFFFFD7C00F83EFFFDE7FFFFFFFFFFE7402F03FF7FCEBFFFFFFFFFFFFE00FA3DF7FFFBFFFFFFFFFFC9907E83DBDFBD7FFFFFFFFFFCAC057D37ABFF37FFFFFFFFFFC0E8FD43ADEF763FFFFFFFFFFE4A0A1FAF76F6E7FFFFFFFFFFE0FDE8285F7DEF7FFFFFFFFFFE056E0BDCFB2BFFFFFFFFFFFFE07EB015FFB3DF7FFFFFDFFFFE00FE05FBFBF7FFFFFFFFFFFFF02F400BFFCF7FFFFFFFFFFFFF807C0177FDFFEFFFFFFFFFFFF016001B7FFEFEFFFFFFFFFFFF81F4016FFCF7FFFFFFFFFFFFFC17003BBFEF7DFFFFFFFFFFFF80FE02B3FBFFDFFFFFFF,
		ram_block1a_146.operation_mode = "rom",
		ram_block1a_146.port_a_address_clear = "none",
		ram_block1a_146.port_a_address_width = 13,
		ram_block1a_146.port_a_data_out_clear = "none",
		ram_block1a_146.port_a_data_out_clock = "clock0",
		ram_block1a_146.port_a_data_width = 1,
		ram_block1a_146.port_a_first_address = 49152,
		ram_block1a_146.port_a_first_bit_number = 2,
		ram_block1a_146.port_a_last_address = 57343,
		ram_block1a_146.port_a_logical_ram_depth = 130400,
		ram_block1a_146.port_a_logical_ram_width = 24,
		ram_block1a_146.ram_block_type = "AUTO",
		ram_block1a_146.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_147
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_147portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_147.clk0_core_clock_enable = "ena0",
		ram_block1a_147.clk0_input_clock_enable = "none",
		ram_block1a_147.clk0_output_clock_enable = "none",
		ram_block1a_147.connectivity_checking = "OFF",
		ram_block1a_147.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_147.init_file_layout = "port_a",
		ram_block1a_147.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_147.mem_init0 = 2048'hFFFFFFFFC9D460393FFFFFFFFFFFFFFFEE584601A77FFFFFFFFFFFFFF5760A6006EAFFFFFFFFFFFFF9A48186181659FFFFFFFFFFFFEE0C3C63C3077FFFFFFFFFFFFFF1BFC6BFD8FFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFE77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFDB4FFF2DBFFFFFFFFFFFFFFFF0002F4000FFFFFFFFFFFFFFF40000600002FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFF8010A000F6401FFFFFFFFFFFF00D32005BF400FFFFFFFFFFFF037FFB8E00040FFFFFFFFFFFE05FFE4C8000507FFFFFFFFFFC1FFF8E,
		ram_block1a_147.mem_init1 = 2048'h07000029FFFFFFFFED800540C02A001B7FFFFFFFFD21FE700500E7F84BFFFFFFFFFCE73800B801CE73FFFFFFFFFF9000000BE000009FFFFFFFFFFD40001069800023FFFFFFFFFFF8C03B0535C031FFFFFFFFFFFFF89070205091FFFFFFFFFFFFFFFFF44183FFFFFFFFFFFFFFFFFFFE881413FFFFFFFFFFFFFFFFFFF020E0FFFFFFFFFFFFFFFFFFE80805017FFFFFFFFFFFFFFFFD81C0381BFFFFFFFFFFFF17FB204801204DFE8FFFFFFFFCFFD016000680BFF3FFFFFFFFFBE00D80C01B007DFFFFFFFFFF27FD203E004BFE4FFFFFFFFFFC5F300EE000CFA7FFFFFFFFFFFF00062606000FFFFFFFFFFFFFCDEF18600F7B3FFFFFFFFFFFFFFFDD0603BBFFFFFFFF,
		ram_block1a_147.mem_init2 = 2048'hFFFFFC202005C03B83FFFFFFFFFFFFC040041C0FDC7FFFFFFFFFFFFE00100AE073F7FFFFFFFFFFFFE888081E8E0EFFFFFFFFFFFFFF00081070E1FFFFFFFFFFFFFFF804000FDC06FFFFFFFFFFFFFFA004203BC0FFFFFFFFFFFFFFF8020407F803FFFFFFFFFFFFFFC000001FC07FFFFFFFFFFFFFFE000800F007FFFFFFFFFFFFFFF008000F80FFFFFFFFFFFFFFFF800800F01FFFFFFFFFFFFFFFFC10001FC3FFFFFFFFFFFFFFFFE00401F87FFFFFFFFFFFFFFFFF5BFFC67FFFFFFFFFFFFEFFFFFE63F463FFFFF7FFFFFFF3FFFF403FC027FFFCFFFFFFFFD7FFB80E0701DFFEBFFFFFFFF69BCA01C038053D96FFFFFFFFD306007801E0060CBFFFFFFFF940000E00,
		ram_block1a_147.mem_init3 = 2048'hF803FBFFFFFFFFFFD04000001FC01F3FFFFFFFFFFC00000803F001FBFFFFFFFFFFC88000000F800E3FFFFFFFFFFC80000800F003EBFFFFFFFFFFC04010001F001F7FFFFFFFFFFC00000401F803FFFFFFFFFFFFC02002003BE03BBFFFFFFFFFFC5004420FDC077BFFFFFFFFFFE010010073F079FFFFFFFFFFFE8808001F8E0E0FFFFFFFFFFFE000100AE073F0FFFFFFFFFFFE0450043D075C07FFFFFFFFFFF0002005C03FE0FFFFFFFFFFFF0000023807F80FFFFFFFFFFFF0104003801F00FFFFFFFFFFFF0000013003F01FFFFFFFFFFFF8080003800E01FFFFFFFFFFFF8008013002F81FFFFFFFFFFFF8100003C01F03FFFFFFFFFFFFC000023807F83FFFFFFF,
		ram_block1a_147.operation_mode = "rom",
		ram_block1a_147.port_a_address_clear = "none",
		ram_block1a_147.port_a_address_width = 13,
		ram_block1a_147.port_a_data_out_clear = "none",
		ram_block1a_147.port_a_data_out_clock = "clock0",
		ram_block1a_147.port_a_data_width = 1,
		ram_block1a_147.port_a_first_address = 49152,
		ram_block1a_147.port_a_first_bit_number = 3,
		ram_block1a_147.port_a_last_address = 57343,
		ram_block1a_147.port_a_logical_ram_depth = 130400,
		ram_block1a_147.port_a_logical_ram_width = 24,
		ram_block1a_147.ram_block_type = "AUTO",
		ram_block1a_147.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_148
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_148portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_148.clk0_core_clock_enable = "ena0",
		ram_block1a_148.clk0_input_clock_enable = "none",
		ram_block1a_148.clk0_output_clock_enable = "none",
		ram_block1a_148.connectivity_checking = "OFF",
		ram_block1a_148.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_148.init_file_layout = "port_a",
		ram_block1a_148.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_148.mem_init0 = 2048'hFFFFFFFFD90C4009BFFFFFFFFFFFFFFFF2504400A4FFFFFFFFFFFFFFFEF4124082F7FFFFFFFFFFFFFA6204A4720465FFFFFFFFFFFFEE0F7E43EF077FFFFFFFFFFFFFC8FFF4FFF13FFFFFFFFFFFFFFFFFFE4FFFFFFFFFFFFFFFFFFFFFFFED7FFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF48FFF12FFFFFFFFFFFFFFFFE8002F40017FFFFFFFFFFFFFF80000F00001FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFC01320002C803FFFFFFFFFFFF01E31204C0D80FFFFFFFFFFFE047FF81C001A07FFFFFFFFFFC01FFFC50000303FFFFFFFFFF807FFA0,
		ram_block1a_148.mem_init1 = 2048'h0100002BFFFFFFFFE5800400C002001A7FFFFFFFFF09FEC0040037F90FFFFFFFFFF407000030000E02FFFFFFFFFFB0000007000000DFFFFFFFFFFEC000002A00003FFFFFFFFFFFFFC03A033DC03FFFFFFFFFFFFFF1F7B8006EF8FFFFFFFFFFFFFFFFFC0183FFFFFFFFFFFFFFFFFFFC880C17FFFFFFFFFFFFFFFFFF9000209FFFFFFFFFFFFFFFFFF40C0302FFFFFFFFFFFFF7FFFE81801817FFFEFFFFFFFF07F8E040002071FE0FFFFFFFF92D3014000280CB49FFFFFFFFE3E00D00400B007C7FFFFFFFFF77FC80040013FEEFFFFFFFFFF91F0002C0000F89FFFFFFFFFFEF0000A400000F7FFFFFFFFFFFE7E05840207E7FFFFFFFFFFFFFCC1C0403833FFFFFFF,
		ram_block1a_148.mem_init2 = 2048'hFFFFFFC21FC23FC47FFFFFFFFFFFFFFC21F863F863FFFFFFFFFFFFFF870F871F8E1FFFFFFFFFFFFFF070F0F1F1F1FFFFFFFFFFFFFF0F870F8F1F0FFFFFFFFFFFFFF1F861F863F9FFFFFFFFFFFFFF9FC21FC43F9FFFFFFFFFFFFFFFFC03FC07FFFFFFFFFFFFFFFFFFE07FE07FFFFFFFFFFFFFFFFFFF07FF0FFFFFFFFFFFFFFFFFFFF0FFF0FFFFFFFFFFFFFFFFFFFF07FF0FFFFFFFFFFFFFFFFFFFE07FE07FFFFFFFFFFFFFFFFFFE03FE07FFFFFFFFFFFFFFFFFFE63FFFFFFFFFFFFFFFFFFFFFF9FE0FFDFFFFFFFFFFFFE7FFFF3FFFFFC7FFFE7FFFFFFF97FF080C03010FFE9FFFFFFFFB4E9601801806972DFFFFFFFF73FE007000E007FCEFFFFFFFFD40000800,
		ram_block1a_148.mem_init3 = 2048'h07FC07FFFFFFFFFFE03FE07FE07FE0FFFFFFFFFFFF07FF07FE0FFE0FFFFFFFFFFFF07FF0FFF0FFF1FFFFFFFFFFFF07FF07FF0FFE1FFFFFFFFFFFF03FE07FE0FFE0FFFFFFFFFFFE03FE03FE07FC07FFFFFFFFFFE21FC03FC43FC47FFFFFFFFFFE21F821F863F8C7FFFFFFFFFFE70F861F8E1F8E7FFFFFFFFFFE70F0F0F0F1F1F7FFFFFFFFFFEF870F871F8E1F7FFFFFFFFFFFF821F863F8E3FFFFFFFFFFFFFFC21FC23FC43FFFFFFFFFFFFFFE03FC07FC07FFFFFFFFFFFFFFE03FE07FE0FFFFFFFFFFFFFFFF07FE0FFE0FFFFFFFFFFFFFFFF0FFF0FFF1FFFFFFFFFFFFFFFF07FE0FFF0FFFFFFFFFFFFFFFE07FE07FE0FFFFFFFFFFFFFFFE03FC07FC07FFFFFFFF,
		ram_block1a_148.operation_mode = "rom",
		ram_block1a_148.port_a_address_clear = "none",
		ram_block1a_148.port_a_address_width = 13,
		ram_block1a_148.port_a_data_out_clear = "none",
		ram_block1a_148.port_a_data_out_clock = "clock0",
		ram_block1a_148.port_a_data_width = 1,
		ram_block1a_148.port_a_first_address = 49152,
		ram_block1a_148.port_a_first_bit_number = 4,
		ram_block1a_148.port_a_last_address = 57343,
		ram_block1a_148.port_a_logical_ram_depth = 130400,
		ram_block1a_148.port_a_logical_ram_width = 24,
		ram_block1a_148.ram_block_type = "AUTO",
		ram_block1a_148.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_149
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_149portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_149.clk0_core_clock_enable = "ena0",
		ram_block1a_149.clk0_input_clock_enable = "none",
		ram_block1a_149.clk0_output_clock_enable = "none",
		ram_block1a_149.connectivity_checking = "OFF",
		ram_block1a_149.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_149.init_file_layout = "port_a",
		ram_block1a_149.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_149.mem_init0 = 2048'hFFFFFFFFD9747FE9BFFFFFFFFFFFFFFFF64FC7FF26FFFFFFFFFFFFFFF1F3E67C7CF8FFFFFFFFFFFFFFE1FAA795F87FFFFFFFFFFFFFE9F03E7FC0F97FFFFFFFFFFFFFD05FD77FA0BFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFC84FFF213FFFFFFFFFFFFFFFF8007FE001FFFFFFFFFFFFFFFC0000F00003FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFF80279000C1C01FFFFFFFFFFFF00C30207FFE00FFFFFFFFFFFE007FF907FFFC07FFFFFFFFFFE09FFFC3FFFFF07FFFFFFFFFF817FF9F,
		ram_block1a_149.mem_init1 = 2048'hFD000027FFFFFFFFD98004FF3FF20019BFFFFFFFFEF1FE3FFFFFC7F8F7FFFFFFFFFBF8FFFFAFFFF1FDFFFFFFFFFFCFFFFFFB7FFFFF3FFFFFFFFFFE3FFFFFE9FFFFC7FFFFFFFFFFFE3FC4FD323FC7FFFFFFFFFFFFF50DB7E05B0AFFFFFFFFFFFFFFFFF47E82FFFFFFFFFFFFFFFFFFFE8FF417FFFFFFFFFFFFFFFFFFF03FA0FFFFFFFFFFFFFFFFFFE40BFD027FFFFFFFFFFFFFFFFD817FE81BFFFFFFFFFFFFFFFFE05FFFA07FFFFFFFFFFFFDE1F013FFFC80F87BFFFFFFFFF3E00CFFBFF3007CFFFFFFFFFF87FC7FF7FFE3FE1FFFFFFFFFFCE0FFFCFFFFF073FFFFFFFFFFF0FFFF27FFFFF0FFFFFFFFFFFFD81F887F9F81BFFFFFFFFFFFFFEC1F07FF837FFFFFFF,
		ram_block1a_149.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801F801FFFFFFFFFFFFE3FFFEFFC03FFFFFFC7FFFFFFFCFFFD80BFD01BFFF3FFFFFFFFBE73E017FE807CE7DFFFFFFFF13FE006FFF6007FC8FFFFFFFFE40000BFF,
		ram_block1a_149.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_149.operation_mode = "rom",
		ram_block1a_149.port_a_address_clear = "none",
		ram_block1a_149.port_a_address_width = 13,
		ram_block1a_149.port_a_data_out_clear = "none",
		ram_block1a_149.port_a_data_out_clock = "clock0",
		ram_block1a_149.port_a_data_width = 1,
		ram_block1a_149.port_a_first_address = 49152,
		ram_block1a_149.port_a_first_bit_number = 5,
		ram_block1a_149.port_a_last_address = 57343,
		ram_block1a_149.port_a_logical_ram_depth = 130400,
		ram_block1a_149.port_a_logical_ram_width = 24,
		ram_block1a_149.ram_block_type = "AUTO",
		ram_block1a_149.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_150
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_150portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_150.clk0_core_clock_enable = "ena0",
		ram_block1a_150.clk0_input_clock_enable = "none",
		ram_block1a_150.clk0_output_clock_enable = "none",
		ram_block1a_150.connectivity_checking = "OFF",
		ram_block1a_150.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_150.init_file_layout = "port_a",
		ram_block1a_150.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_150.mem_init0 = 2048'hFFFFFFFFC6FBBFF63FFFFFFFFFFFFFFFF1BFBBFFD8FFFFFFFFFFFFFFFA0FF5BCFF05FFFFFFFFFFFFF81FFFDBFFFF81FFFFFFFFFFFFFFFF7DBFEFFFFFFFFFFFFFFFFFE03FCBBFC07FFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFEFDFFFBF7FFFFFFFFFFFFFFFE0003FC0007FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFC01020005E803FFFFFFFFFFFF00BCF801FFE00FFFFFFFFFFFF0180069FFFF80FFFFFFFFFFFC0E0003FFFFFF03FFFFFFFFFF808007F,
		ram_block1a_150.mem_init1 = 2048'hFEFFFFDFFFFFFFFFFE7FFBFFFFFDFFE7FFFFFFFFFFFE01FFFBFFF807FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFBFFFFFFCFFFFFFDFFFFFFFFFFEFFFFFFD7FFFFF7FFFFFFFFFFFBFFFFFECFFFFDFFFFFFFFFFFFF9FCCFFFB3F9FFFFFFFFFFFFFFFFFBFF7DFFFFFFFFFFFFFFFFFFFF77FBEFFFFFFFFFFFFFFFFFFF8FFFDF1FFFFFFFFFFFFFFFFFFBF7FEFDFFFFFFFFFFFFF7FFFA7EFFF7E5FFFEFFFFFFFFAFFD1FBFFFDF8BFF5FFFFFFFFE1E0FEFFFFF7F0787FFFFFFFFFC1FF3FFFFFCFF83FFFFFFFFFF7803FFFBFFFC01EFFFFFFFFFFDFFFFFF3FFFFFFBFFFFFFFFFFF7FFFFDBFFFFFEFFFFFFFFFFFFEFFFF7BFFFFF7FFFFFFFFFFFFFF2E3FBFC74FFFFFFFF,
		ram_block1a_150.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFF803FC01FFFFFFFFFFFFF2FFFA7F7FEFE5FFF4FFFFFFFFC2021FEFFF7F84043FFFFFFFFEC01FF9FFF9FF8037FFFFFFFFFBFFFF7FF,
		ram_block1a_150.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_150.operation_mode = "rom",
		ram_block1a_150.port_a_address_clear = "none",
		ram_block1a_150.port_a_address_width = 13,
		ram_block1a_150.port_a_data_out_clear = "none",
		ram_block1a_150.port_a_data_out_clock = "clock0",
		ram_block1a_150.port_a_data_width = 1,
		ram_block1a_150.port_a_first_address = 49152,
		ram_block1a_150.port_a_first_bit_number = 6,
		ram_block1a_150.port_a_last_address = 57343,
		ram_block1a_150.port_a_logical_ram_depth = 130400,
		ram_block1a_150.port_a_logical_ram_width = 24,
		ram_block1a_150.ram_block_type = "AUTO",
		ram_block1a_150.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_151
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_151portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_151.clk0_core_clock_enable = "ena0",
		ram_block1a_151.clk0_input_clock_enable = "none",
		ram_block1a_151.clk0_output_clock_enable = "none",
		ram_block1a_151.connectivity_checking = "OFF",
		ram_block1a_151.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_151.init_file_layout = "port_a",
		ram_block1a_151.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_151.mem_init0 = 2048'hFFFFFFFFE00000007FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFC0008030003FFFFFFFFFFFFFC0001C0380003FFFFFFFFFFFFF000FC03F000FFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFC0FFFFFFFFFFFFFFFFF0001F8000FFFFFFFFFFFFFFF80000600001FFFFFFFFFFFFFE000000000007FFFFFFFFFFFFC00FC0003F003FFFFFFFFFFFF807FFC03FFF01FFFFFFFFFFFE03FFFF0FFFFC07FFFFFFFFFFC07FFFFFFFFFE03FFFFFFFFFF81FFFFF,
		ram_block1a_151.mem_init1 = 2048'h00000001FFFFFFFFC0000000000000003FFFFFFFFE0000000000000007FFFFFFFFF000000000000000FFFFFFFFFFC00000000000003FFFFFFFFFFF0000000000000FFFFFFFFFFFFC000000000003FFFFFFFFFFFFFE0380001C07FFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFF9FFE0000000007FF9FFFFFFFFC0000000000000003FFFFFFFFE0000000000000007FFFFFFFFF800000000000001FFFFFFFFFFE00000000000007FFFFFFFFFFF8000000000001FFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFFF0000000FFFFFFFFF,
		ram_block1a_151.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF0000000FFFFEFFFFFFFF1FFFC00000003FFF8FFFFFFFF01FC0000000003F80FFFFFFFF80000000000000001FFFFFFFF800000000,
		ram_block1a_151.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_151.operation_mode = "rom",
		ram_block1a_151.port_a_address_clear = "none",
		ram_block1a_151.port_a_address_width = 13,
		ram_block1a_151.port_a_data_out_clear = "none",
		ram_block1a_151.port_a_data_out_clock = "clock0",
		ram_block1a_151.port_a_data_width = 1,
		ram_block1a_151.port_a_first_address = 49152,
		ram_block1a_151.port_a_first_bit_number = 7,
		ram_block1a_151.port_a_last_address = 57343,
		ram_block1a_151.port_a_logical_ram_depth = 130400,
		ram_block1a_151.port_a_logical_ram_width = 24,
		ram_block1a_151.ram_block_type = "AUTO",
		ram_block1a_151.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_152
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_152portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_152.clk0_core_clock_enable = "ena0",
		ram_block1a_152.clk0_input_clock_enable = "none",
		ram_block1a_152.clk0_output_clock_enable = "none",
		ram_block1a_152.connectivity_checking = "OFF",
		ram_block1a_152.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_152.init_file_layout = "port_a",
		ram_block1a_152.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_152.mem_init0 = 2048'hFFFFFFFFDFEFDFFFFFFFFFFFFFFFFFFFEC279DEE427FFFFFFFFFFFFFF3F6B9DFD4F8FFFFFFFFFFFFFBCCA2DD3C533DFFFFFFFFFFFFE909BED7F9097FFFFFFFFFFFFFB1DFFD3F98DFFFFFFFFFFFFFFFFFFE4FFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFF5E5B5FF68FFFFFFFFFFFFFFFFB77195C2E24FFFFFFFFFFFFFFEB7D6DAB9247FFFFFFFFFFFFFFFFFBBFFDFFFFFFFFFFFFFFFFFC4FFFFF23FFFFFFFFFFFFFFFC0000F00003FFFFFFFFFFFFFF40000900002FFFFFFFFFFFFFE000000000007FFFFFFFFFFFF8008B000E3001FFFFFFFFFFFF81F878023E001FFFFFFFFFFFF034FCD88C0DA0FFFFFFFFFFFC0FFF1F18000703FFFFFFFFFFC2DFC77,
		ram_block1a_152.mem_init1 = 2048'hF1BFFF17FFFB9FFFEF8F8A7F1FE51F1F7FFFDEFFFCA402BFFEFFD40243FFF59FFFE56017FFFFFE806A7FFFB9FFFF97FFFFF51FFFFE9FFFF3BFFFFF2FFFEF8FFFFF4FFFFF3FFFFFFCD0487BB920B3FFFFFFFFFFFFEB9BB3F6B99D7FFFFFFFFFFFFFFFF03CB9FFFFFFFFFFFFFFFFFFFE67F9E3FFFFFFFFFFFFFFFFFFCF5F8F3FFFFFFFFFFFFFFFFFE9EDFB787FFFFFFFFFFFF7FFF87CFFDBE5FFFEFFFFFFFF47FD4F27FECF23FEBFFFFFFFFAD2D781FBF81EB0B5FFFFFFFFDDA319BFDFD30C5BBFFFFFFFFF6000AFD1FF5801EFFFFFFFFFFC3AD7F7DFFEB1C3FFFFFFFFFFEA5FFB4DF5FFA57FFFFFFFFFFFDB16A3DFB68DBFFFFFFFFFFFFFC9343DFAD13FFFFFFF,
		ram_block1a_152.mem_init2 = 2048'hFFFFFF1FA05CBFF913FFFFF99FFFFFD954098DFD4E7FFFFFDBFFFFFEDF58E9DEB977FFFFE7E7FFFFFA8E0E45EC6D7FFFFFDBFFFFFF883A70A04E9FFFFFF99FFFFFF88D0319E8E9FFFFFF5AFFFFFFE03491F97FBFFFFFF99FFFFFFC01B61FBBF9FFFFFFE9FFFFFFD037E19EFF3FFFFFFDCFFFFFFF83D81C33FFFFFFFFF9FFFFFFEC0B81D5FDFFFFFFFDFFFFFFFF20D41E23AFFFFFFF38FFFFFFF92381CDFBFFFFFFFDFFFFFFFFF6981A917FFFFFFFB3FFFFFFFF5B57C7FFFFFFFFFD0FFEFFFFFD8C8F3FFFFFF7FFF8FFF3FFFE7BB06A2FFFFCFFF59FFE9FFF4BE9F97D4FFFB7FF39FFF9BEDAFDFFFBF1B7D9FFFBFFFF50AA7F7FFFEFE5509FFFD9FFFE8FFFD8F7,
		ram_block1a_152.mem_init3 = 2048'hF5F3DFFFFFFCFFFFC2C027219E3FA4BFFFFDCFFFFE5402D81EBFFE9FFFFF9DFFFFD1400301DDFFE3BFFFF9AFFFFF8C004C1DEFFF37FFFF7BFFFFE7801B81CC3FBEBFFFF9DFFFFC7806F81A99FBA3FFFF9BFFFFE89068C17CBFBB3FFFFFDFFFFCF7010E1E6DF39FFFFF9CFFFFC7F065C835BE3B7FFFF9AFFFFECE565091555577FFFF1FFFFFF86C713FF6BCBF7FFFF0BFFFFF8D770F5DFB2DF7FFFFCDFFFFF06BB0178FBAFF7FFFFFBFFFFF869C0199FB7DE7FFFF1CFFFFFC0B800B7F9C3CFFFFFFBFFFFF4044023BFC3FEFFFFF9FFFFFFC0C80197FE07CFFFFF3BFFFFF604003A7FE8F9FFFFF97FFFFF8236022FFBCBBFFFFF99FFFFFA0F601B1F8B3DFFFFF5A,
		ram_block1a_152.operation_mode = "rom",
		ram_block1a_152.port_a_address_clear = "none",
		ram_block1a_152.port_a_address_width = 13,
		ram_block1a_152.port_a_data_out_clear = "none",
		ram_block1a_152.port_a_data_out_clock = "clock0",
		ram_block1a_152.port_a_data_width = 1,
		ram_block1a_152.port_a_first_address = 49152,
		ram_block1a_152.port_a_first_bit_number = 8,
		ram_block1a_152.port_a_last_address = 57343,
		ram_block1a_152.port_a_logical_ram_depth = 130400,
		ram_block1a_152.port_a_logical_ram_width = 24,
		ram_block1a_152.ram_block_type = "AUTO",
		ram_block1a_152.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_153
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_153portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_153.clk0_core_clock_enable = "ena0",
		ram_block1a_153.clk0_input_clock_enable = "none",
		ram_block1a_153.clk0_output_clock_enable = "none",
		ram_block1a_153.connectivity_checking = "OFF",
		ram_block1a_153.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_153.init_file_layout = "port_a",
		ram_block1a_153.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_153.mem_init0 = 2048'hFFFFFFFFD153C028BFFFFFFFFFFFFFFFE3B07C30DD7FFFFFFFFFFFFFF71F2DC74D8AFFFFFFFFFFFFFF76CEFC7F36EFFFFFFFFFFFFFEB12FDC7D48D7FFFFFFFFFFFFFCA3FCC3FC53FFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFFFFFFFFE4FFFFFFFFFFFFFFFFFFFA1A4B7C9724FFFFFFFFFFFFFF0994138A900FFFFFFFFFFFFFF15AA9BD56DBFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFE58FFF1A7FFFFFFFFFFFFFFFE8000F00017FFFFFFFFFFFFFFC0000600003FFFFFFFFFFFFFE000000000007FFFFFFFFFFFF802F700001C01FFFFFFFFFFFF002FDA0521080FFFFFFFFFFFE00000616C0D407FFFFFFFFFFE0A0019C0000407FFFFFFFFFF8000078,
		ram_block1a_153.mem_init1 = 2048'h0D7FFFD3FFF5CFFFED7FF0402020FFEB7FFF39FFFDF601700300E806FBFFFBCFFFECE73800B801CE737FFF1CFFFF800000096000001FFFFDFFFFFD2000105180004BFFFFFFFFFFF6B06D86C360D6FFFFFFFFFFFFFE5B7C2F49A7FFFFFFFFFFFFFFFFFF82FFFFFFFFFFFFFFFFFFFFFFF013FBFFFFFFFFFFFFFFFFFFCFA09F3FFFFFFFFFFFFFFFFFE7FA01FF7FFFFFFFFFFFF7FFFA7EC01FE5FFFEFFFFFFFF47F8DF88019FB1FEAFFFFFFFFF921FE804017F849FFFFFFFFFF79FE2C0E036FF9EFFFFFFFFFFF803303000C401FFFFFFFFFFFD71180E400188EBFFFFFFFFFFF320075C06004CFFFFFFFFFFFFFD1F2FC04F8BFFFFFFFFFFFFFFE7C8FC01267FFFFFFF,
		ram_block1a_153.mem_init2 = 2048'hFFFFFCC9CFB0FF571BFFFFF3CFFFFFFF2DF1FDF2B8BFFFFF7CFFFFFFBFC760FF62A3FFFFF18FFFFFFF32738D7C44FFFFFF3EFFFFFE7F26E1E05F6FFFFFF3CFFFFFF6F19F924FE3FFFFFFBDFFFFFFBFFFD9549F3FFFFFF3CFFFFFF9F9DB98D1FBFFFFFF1CFFFFFFCFEFF98F3F3FFFFFF3BFFFFFFE7FC79D23F7FFFFFF1CFFFFFFEFE7F9CFFCFFFFFFF3AFFFFFFFBECB9F3BAFFFFFFFDDFFFFFFFCFBF9DCBDFFFFFFF7AFFFFFFFF5F79AF5FFFFFFFF5CFFFFFFFF219AE5DFFFFFFFF3FFFFFFFFFB39AA37FFFFFFFF1FFFFBFFFF3DA3B7FFFFFDFFFBCFFFC7FF0FFA05FF2FFE1FFFFCFFF635E1FFC03FF87AC6FFF59FFFBD27FF98019FFE4BDFFF3CFFFCBFFFEB00,
		ram_block1a_153.mem_init3 = 2048'h9FF13BFFFFFFFFFF823FFFB98F7FA57FFFFFBFFFFF57FEC79D23FCA3FFFF38FFFFF03FE7F9DEFFE37FFFF3DFFFFCD7FF4B9FE7FD83FFFF9CFFFFDFDFE339EC3FEEBFFFF3AFFFFFDFFDD798B5FBBFFFFF3CFFFFCCAFF8D91B5FF93FFFF9AFFFFC77F79B956AF7C3FFFF3FFFFFEA5FB5F8AB6E2ABFFFF3DFFFFFAFEFF68FD7D6E7FFFFF8FFFFEFBE5FFE562F6E7FFFFFCFFFFFFFF7FDB8F7EAE7FFFF3AFFFFEFFDAFB3EFF35EFFFFF5EFFFFE7DFFFE9DFBD5FFFFFFBBFFFFF3F3DFCB7FCC3EFFFFF5CFFFFF3F57FD3FFFB7FFFFFF38FFFFF3F03FEA7FC97CFFFFFDCFFFFF1F5FFFB3FD37DFFFFF38FFFFFBC3FFFB3FAD79FFFFF3CFFFFFBCDBF9DFFDB7DFFFFFBD,
		ram_block1a_153.operation_mode = "rom",
		ram_block1a_153.port_a_address_clear = "none",
		ram_block1a_153.port_a_address_width = 13,
		ram_block1a_153.port_a_data_out_clear = "none",
		ram_block1a_153.port_a_data_out_clock = "clock0",
		ram_block1a_153.port_a_data_width = 1,
		ram_block1a_153.port_a_first_address = 49152,
		ram_block1a_153.port_a_first_bit_number = 9,
		ram_block1a_153.port_a_last_address = 57343,
		ram_block1a_153.port_a_logical_ram_depth = 130400,
		ram_block1a_153.port_a_logical_ram_width = 24,
		ram_block1a_153.ram_block_type = "AUTO",
		ram_block1a_153.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_154
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_154portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_154.clk0_core_clock_enable = "ena0",
		ram_block1a_154.clk0_input_clock_enable = "none",
		ram_block1a_154.clk0_output_clock_enable = "none",
		ram_block1a_154.connectivity_checking = "OFF",
		ram_block1a_154.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_154.init_file_layout = "port_a",
		ram_block1a_154.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_154.mem_init0 = 2048'hFFFFFFFFDE8FA017BFFFFFFFFFFFFFFFEDE8BA317B7FFFFFFFFFFFFFE66427A740627FFFFFFFFFFFF8D60AFA1D06B1FFFFFFFFFFFFF71CBDA7D38EFFFFFFFFFFFFFFCA7FCAFFE53FFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE37FEC77FFFFFFFFFFFFFFFD0004F2000BFFFFFFFFFFFFFF80000600001FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFE01BC000B3407FFFFFFFFFFFF01B03201BF780FFFFFFFFFFFF058003833F320FFFFFFFFFFFC0C0018AFFFFD03FFFFFFFFFFC18002F,
		ram_block1a_154.mem_init1 = 2048'h00FFFFFBFFFFFFFFC4FFFE004007FFF23FFFFFFFFC9BFE00020007FD93FFFFFFFFF008800000001100FFFFFFFFFFD0000006000000BFFFFFFFFFFC6000003E000063FFFFFFFFFFFA707381F4E0E5FFFFFFFFFFFFFF88481F851FFFFFFFFFFFFFFFFFF3417CFFFFFFFFFFFFFFFFFFFF7C0FEBFFFFFFFFFFFFFFFFFFBF803FDFFFFFFFFFFFFFFFFFEFF004FF7FFFFFFFFFFFFFFFFFFF8037FFFFFFFFFFFFFF17FBFFC000BFFDFE0FFFFFFFFF6DCFFA0005FF3B6FFFFFFFFFE47FFC004001FFE27FFFFFFFFF87FF8002001FFE1FFFFFFFFFFC20A003A0005043FFFFFFFFFFF50001FA00000AFFFFFFFFFFFFC0F0D7A0B0F03FFFFFFFFFFFFFE7D57A02B67FFFFFFF,
		ram_block1a_154.mem_init2 = 2048'hFFFFFD9E8FBC1F6C7BFFFFFFFFFFFFD9ACF734FC363FFFFFFFFFFFFF3A67BCBEDB1FFFFFFFFFFFFFFA276F31E9CA7FFFFFFFFFFFFE777252530F9FFFFFFFFFFFFFF4F37CB8F6E5FFFFFFFFFFFFFFCFBABB2E7FFFFFFFFFFFFFFFFFF8D9BC49FBFFFFFFFFFFFFFFDFDF3BB0FF7FFFFFFFFFFFFFFE7F53BE53EFFFFFFFFFFFFFFFF3F6FBC8FEFFFFFFFFFFFFFFFF9F5BBC5BFFFFFFFFFFFFFFFFFACB7BD271FFFFFFFBFFFFFFFFEEFDBE0DFFFFFFFFFFFFFFFFFFE765CFEFFFFFFFFFFFFEFFFFFF9D0189FFFFF7FFFFFFF3FFFF001C262FFFFCFFFFFFFF17FFB7F000FEDFFE8FFFFFFFF4AF8BFE8017FD1F52FFFFFFFFCE21FFE0007FF8473FFFFFFFFDFFFFF000,
		ram_block1a_154.mem_init3 = 2048'h09F60BFFFFFFFFFFEA9FCF3B907FCBBFFFFFFFFFFC5FFF5BBF5BFC5BFFFFFFFFFFF53FF6FBD8FFD73FFFFFFFFFFE5BFFD3BD87FE5BFFFFFFFFFFE75FDBBBC27F917FFFFFFFFFFDFDFCF9BE09FC0FFFFFFFFFFFDBEFBFBB687F2E3FFFFFFFFFFDADF17CB8D4F5A7FFFFFFFFFFE6F7315ADB3F03FFFFFFFFFFFC22626F30CB4A53FFFFFFFFFFEF3AF7ABB7073EFFFFFFFFFFFE790DF3C3F5D4F7FFFFFFFFFFFFB8EFDD6F2E7EFFFFFFDFFFFE7CDDF9CFFC49FFFFFFFFFFFFF7DB5FDE3FB27EFFFFFFFFFFFFBFDBFCFBFE57CFFFFFFFFFFFFFEDBFFF7FDCFDFFFFFFFFFFFFFE5BFE7BFF5FFFFFFFFFFFFFFDCB7FCE7FB3BFFFFFFFFFFFFFDDFDFAA9FE03DFFFFFFF,
		ram_block1a_154.operation_mode = "rom",
		ram_block1a_154.port_a_address_clear = "none",
		ram_block1a_154.port_a_address_width = 13,
		ram_block1a_154.port_a_data_out_clear = "none",
		ram_block1a_154.port_a_data_out_clock = "clock0",
		ram_block1a_154.port_a_data_width = 1,
		ram_block1a_154.port_a_first_address = 49152,
		ram_block1a_154.port_a_first_bit_number = 10,
		ram_block1a_154.port_a_last_address = 57343,
		ram_block1a_154.port_a_logical_ram_depth = 130400,
		ram_block1a_154.port_a_logical_ram_width = 24,
		ram_block1a_154.ram_block_type = "AUTO",
		ram_block1a_154.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_155
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_155portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_155.clk0_core_clock_enable = "ena0",
		ram_block1a_155.clk0_input_clock_enable = "none",
		ram_block1a_155.clk0_output_clock_enable = "none",
		ram_block1a_155.connectivity_checking = "OFF",
		ram_block1a_155.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_155.init_file_layout = "port_a",
		ram_block1a_155.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_155.mem_init0 = 2048'hFFFFFFFFCF7FFFEF3FFFFFFFFFFFFFFFF3EF7FCF7CFFFFFFFFFFFFFFFCF7CFF83CF7FFFFFFFFFFFFFA33F1DFB0FCC5FFFFFFFFFFFFE0E07FFBE0707FFFFFFFFFFFFFFD7FFF7FEBFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFEE7FFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB4FFF2DBFFFFFFFFFFFFFFFF0002F4000FFFFFFFFFFFFFFF40000600002FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFF80303000B3401FFFFFFFFFFFF007FFE00C0D00FFFFFFFFFFFF03FFFE1400080FFFFFFFFFFFE0FFFE790000207FFFFFFFFFFC0FFFE0,
		ram_block1a_155.mem_init1 = 2048'hFFFFFFF7FFFFFFFFDDFFFFFF3FFFFFFBBFFFFFFFFE6BFEBFFDFFD7FD67FFFFFFFFFBF07FFFAFFFE0FDFFFFFFFFFF8FFFFFFFFFFFFF1FFFFFFFFFFF1FFFFFFFFFFF8FFFFFFFFFFFFE0F847FFA1F07FFFFFFFFFFFFF103BFFFFC08FFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFF9FBFFF9FFFFFFFFFFFFFFFFFF3FFFFFCFFFFFFFFFFFFF7FFFCFFFFFFF3FFFEFFFFFFFF07F83FDFFF3FC1FE0FFFFFFFF82D3FFBFFFDFFCB41FFFFFFFFFFFFFCFFFFF3FFFFFFFFFFFFFF17FEFFFFFFF7FE8FFFFFFFFFFAC07FFFFFFFE035FFFFFFFFFFE0FFFEFFFFFFF07FFFFFFFFFFFE80F4FFF2F017FFFFFFFFFFFFFD41F7FFF8ABFFFFFFF,
		ram_block1a_155.mem_init2 = 2048'hFFFFFD9DCFBFE097A3FFFFFFFFFFFFEFDCF3EB0FA97FFFFFFFFFFFFD7BF7F541A7FFFFFFFFFFFFFFFF276F7F96B57FFFFFFFFFFFFF6773F726F16FFFFFFFFFFFFFF3F7CCEB4B11FFFFFFFFFFFFFFEFBDDED7E0FFFFFFFFFFFFFFFFF9DDE7F607FFFFFFFFFFFFFFCFCFFE4F403FFFFFFFFFFFFFFEFED3E2E40FFFFFFFFFFFFFFFF7EFFE3780FFFFFFFFFFFFFFFF3FD3E3E43FFFFFFFFFFFFFFFF9DBFE2FC3FFFFFFFFFFFFFFFFE5FDE7F7FFFFFFFFFFFFFFFFFFBA9A505FFFFFFFFFFFFFFFFFFA41C065FFFFFFFFFFFFE7FFFF403FE60FFFFE7FFFFFFF17FF0FFBFDFF0FFE8FFFFFFFF36A97FFFFFFFE956CFFFFFFFF3FDFFFEFFF7FFFBFCFFFFFFFFEFFFFFFFF,
		ram_block1a_155.mem_init3 = 2048'hB209B3FFFFFFFFFFDA9FCFFE4F405EBFFFFFFFFFFC5FFEDBE3EC03FBFFFFFFFFFFD5BFEFFE27803CBFFFFFFFFFFED3FFDBE37802FFFFFFFFFFFFEFDFDBBE3F404EBFFFFFFFFFFDFDFFF9E5F207FBFFFFFFFFFFCDCF9BFE91A0D57FFFFFFFFFFECFF39EEFEB0A37FFFFFFFFFFEEF739EFA6F17CFFFFFFFFFFFD2FEFE676A5A4AFFFFFFFFFFFEF32F77E597AF17FFFFFFFFFFFFB8FF7DF0A6B07FFFFFFFFFFF799CFF890D7A07FFFFFFFFFFE7FDDF9D207F21FFFFFFFFFFFF7DBDFDFC04F40FFFFFFFFFFFF7FD3FDEC02E81FFFFFFFFFFFF3E53FEF003781FFFFFFFFFFFFFE5BFEEC03F83FFFFFFFFFFFFFDBBFCF406EC1FFFFFFFFFFFFDDF9FBF205FC5FFFFFFF,
		ram_block1a_155.operation_mode = "rom",
		ram_block1a_155.port_a_address_clear = "none",
		ram_block1a_155.port_a_address_width = 13,
		ram_block1a_155.port_a_data_out_clear = "none",
		ram_block1a_155.port_a_data_out_clock = "clock0",
		ram_block1a_155.port_a_data_width = 1,
		ram_block1a_155.port_a_first_address = 49152,
		ram_block1a_155.port_a_first_bit_number = 11,
		ram_block1a_155.port_a_last_address = 57343,
		ram_block1a_155.port_a_logical_ram_depth = 130400,
		ram_block1a_155.port_a_logical_ram_width = 24,
		ram_block1a_155.ram_block_type = "AUTO",
		ram_block1a_155.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_156
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_156portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_156.clk0_core_clock_enable = "ena0",
		ram_block1a_156.clk0_input_clock_enable = "none",
		ram_block1a_156.clk0_output_clock_enable = "none",
		ram_block1a_156.connectivity_checking = "OFF",
		ram_block1a_156.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_156.init_file_layout = "port_a",
		ram_block1a_156.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_156.mem_init0 = 2048'hFFFFFFFFDF77FFEFBFFFFFFFFFFFFFFFF7FFFFFFFEFFFFFFFFFFFFFFF1F3F3FCFEF8FFFFFFFFFFFFFFF1FEFFD7F8FFFFFFFFFFFFFFE7FF3FFFCFFE7FFFFFFFFFFFFFD0DFDFFFB0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF48FFF12FFFFFFFFFFFFFFFFE8002F40017FFFFFFFFFFFFFF80000F00001FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFC017A00012003FFFFFFFFFFFF007FF80600000FFFFFFFFFFFE01FFFF90000407FFFFFFFFFFC0FFFFF80000003FFFFFFFFFF81FFFE0,
		ram_block1a_156.mem_init1 = 2048'hFDFFFFFFFFFFFFFFF9FFFEFFFFF7FFF9FFFFFFFFFFF3FE7FFFFFE7FCFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFEFFFFFFFDFFFFF7FFFFFFFFFFFFFFFEFDF7FFFFFFFFFFFFFFFFF5F9B7FFD9FAFFFFFFFFFFFFFFFFF77FFEFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFE7FBFDFE7FFFFFFFFFFFFFFFFDFF7FEFFBFFFFFFFFFFFFFFFFFFDFFFBFFFFFFFFFFFFFFDE1FFFFFFFFFFF87BFFFFFFFFF7FFFDFFBFFBFFFEFFFFFFFFFFE7FE7FF7FFE7FE7FFFFFFFFFFDFFFFFDFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFDFFF9FFF9FFFBFFFFFFFFFFFFFE41F7FFF827FFFFFFF,
		ram_block1a_156.mem_init2 = 2048'hFFFFFF822F84004403FFFFFFFFFFFFDC12F04000C03FFFFFFFFFFFFE43078600002FFFFFFFFFFFFFF0A0684100117FFFFFFFFFFFFF17030480008FFFFFFFFFFFFFF1F052C48001FFFFFFFFFFFFFFEF863C46007FFFFFFFFFFFFFFDFA25C20405FFFFFFFFFFFFFFDFD07C00803FFFFFFFFFFFFFFEFF23C00007FFFFFFFFFFFFFFFFE8FC0100FFFFFFFFFFFFFFFFFF23C0003FFFFFFFFFFFFFFFFFD47C0083FFFFFFFFFFFFFFFFEE05C2057FFFFFFFFFFFFFFFFF443C460FFFFFFFFFFFFFFFFFF9BDFC27FFFFFFFFFFFFE3FFFEC03FE637FFFC7FFFFFFF4FFFDFFFFFFFBFFF2FFFFFFFF3C73FFF7FEFFFCE3CFFFFFFFF5FFFFFFFFFFFFFFFAFFFFFFFFFFFFFFBFF,
		ram_block1a_156.mem_init3 = 2048'h440043FFFFFFFFFFE51FD07C0080003FFFFFFFFFFEA7FF2BC1080003FFFFFFFFFFFA3FE8FC0100013FFFFFFFFFFEABFF23C0000113FFFFFFFFFFD01FD43C000020FFFFFFFFFFFC01FE01C0000003FFFFFFFFFFC20FA43C0640047FFFFFFFFFFC41F442C4220067FFFFFFFFFFC617481C890000FFFFFFFFFFFF20E0E94900010FFFFFFFFFFFEF4A17851001007FFFFFFFFFFEFC41F46200220FFFFFFFFFFFFFA40FC2000040FFFFFFFFFFFEFE21F820000017FFFFFFFFFFFFD41FC0002000FFFFFFFFFFFFFF2BFC0001001FFFFFFFFFFFF7E2BFE0801001FFFFFFFFFFFFBEABFF0801003FFFFFFFFFFFFBC47FD0802003FFFFFFFFFFFFBC05F80402005FFFFFFF,
		ram_block1a_156.operation_mode = "rom",
		ram_block1a_156.port_a_address_clear = "none",
		ram_block1a_156.port_a_address_width = 13,
		ram_block1a_156.port_a_data_out_clear = "none",
		ram_block1a_156.port_a_data_out_clock = "clock0",
		ram_block1a_156.port_a_data_width = 1,
		ram_block1a_156.port_a_first_address = 49152,
		ram_block1a_156.port_a_first_bit_number = 12,
		ram_block1a_156.port_a_last_address = 57343,
		ram_block1a_156.port_a_logical_ram_depth = 130400,
		ram_block1a_156.port_a_logical_ram_width = 24,
		ram_block1a_156.ram_block_type = "AUTO",
		ram_block1a_156.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_157
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_157portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_157.clk0_core_clock_enable = "ena0",
		ram_block1a_157.clk0_input_clock_enable = "none",
		ram_block1a_157.clk0_output_clock_enable = "none",
		ram_block1a_157.connectivity_checking = "OFF",
		ram_block1a_157.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_157.init_file_layout = "port_a",
		ram_block1a_157.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_157.mem_init0 = 2048'hFFFFFFFFC0F83FF03FFFFFFFFFFFFFFFF01F83FF80FFFFFFFFFFFFFFFA0FF43CFF05FFFFFFFFFFFFF80FFF83FFFF01FFFFFFFFFFFFF7FF7C3FEFFEFFFFFFFFFFFFFFE03FC3BFC07FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFC84FFF213FFFFFFFFFFFFFFFF8007FE001FFFFFFFFFFFFFFFC0000F00003FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFF800FC00073801FFFFFFFFFFFF00FFFC0200100FFFFFFFFFFFE03FFFF00000407FFFFFFFFFFE07FFFF80000107FFFFFFFFFF81FFFE0,
		ram_block1a_157.mem_init1 = 2048'hFE00000FFFFFFFFFFE0001FFFFF80007FFFFFFFFFFFC01FFFBFFF803FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFBFFFFFFCFFFFFFDFFFFFFFFFFEFFFFFFC3FFFFF7FFFFFFFFFFFBFFFFFE0FFFFDFFFFFFFFFFFFF9F8CFE031F9FFFFFFFFFFFFFFFFF8FF01FFFFFFFFFFFFFFFFFFFE07F807FFFFFFFFFFFFFFFFFF807FC01FFFFFFFFFFFFFFFFFF807FE01FFFFFFFFFFFFF7FFFA00FFF005FFFEFFFFFFFFAFFD003FFFC00BFF5FFFFFFFFE1E0007FFFE000787FFFFFFFFF80003FFFFFC0001FFFFFFFFFF7801FFFBFFF801EFFFFFFFFFFDFFFFFE3FFFFFFBFFFFFFFFFFF7FFFF83FFFFFEFFFFFFFFFFFFEFFFF03FFFFF7FFFFFFFFFFFFFFAE383FC75FFFFFFFF,
		ram_block1a_157.mem_init2 = 2048'hFFFFFFA22F81FFBBBFFFFFFFFFFFFFFC40F47DFFDFBFFFFFFFFFFFFF03178EFF7FF7FFFFFFFFFFFFE8A8607FFEEE7FFFFFFFFFFFFF070B177EFFFFFFFFFFFFFFFFF1F440FFFDFEFFFFFFFFFFFFFFCF823FBBFFDFFFFFFFFFFFFFFFFA01FFFBF9FFFFFFFFFFFFFFFFC07FFFFFBFFFFFFFFFFFFFFEFF0BFEFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFF0BFEFFDFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFEE01FFFAFFFFFFFFFFFFFFFFFFC23FBBEFFFFFFFFFFFFFFFFFFB9C3845FFFFFFFFFFFFFFFFFFBFFFD9DFFFFFFFFFFFFFAFFFA007FE005FFF5FFFFFFFF4202000FFF0004042FFFFFFFFE000001FFF8000007FFFFFFFFF000007FF,
		ram_block1a_157.mem_init3 = 2048'hFBFFFFFFFFFFFFFFF05FC07FFFFFDF7FFFFFFFFFFE07FF03FFF7FFFFFFFFFFFFFFF8BFE0FFFFFFEEFFFFFFFFFFFE03FF0BFEFFFFFFFFFFFFFFFFD05FC03FFF7FDF7FFFFFFFFFFE01FE05FDFFFFFBFFFFFFFFFFE22F823FFBFFBBFFFFFFFFFFFE11F440FFDDFF7FFFFFFFFFFFC607011F77FF7F3FFFFFFFFFFFA8E8E07FFEFEE7FFFFFFFFFFEF02078EEF7FFFFFFFFFFFFFFEFC51F07FFF5DFFFFFFFFFFFFFF802FC5FFBFFF7FFFFFFFFFFFFE01FA3BFFFFEFFFFFFFFFFFFFC05FC3FFDF7FFFFFFFFFFFFF7F03FD37FFFFFFFFFFFFFFFFF7E8BFE3FFEEFEFFFFFFFFFFFFFE03FF37FFFFDFFFFFFFFFFFFBD07FC3FFDF7FFFFFFFFFFFFFBC01FA3BFFFFBFFFFFFF,
		ram_block1a_157.operation_mode = "rom",
		ram_block1a_157.port_a_address_clear = "none",
		ram_block1a_157.port_a_address_width = 13,
		ram_block1a_157.port_a_data_out_clear = "none",
		ram_block1a_157.port_a_data_out_clock = "clock0",
		ram_block1a_157.port_a_data_width = 1,
		ram_block1a_157.port_a_first_address = 49152,
		ram_block1a_157.port_a_first_bit_number = 13,
		ram_block1a_157.port_a_last_address = 57343,
		ram_block1a_157.port_a_logical_ram_depth = 130400,
		ram_block1a_157.port_a_logical_ram_width = 24,
		ram_block1a_157.ram_block_type = "AUTO",
		ram_block1a_157.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_158
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_158portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_158.clk0_core_clock_enable = "ena0",
		ram_block1a_158.clk0_input_clock_enable = "none",
		ram_block1a_158.clk0_output_clock_enable = "none",
		ram_block1a_158.connectivity_checking = "OFF",
		ram_block1a_158.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_158.init_file_layout = "port_a",
		ram_block1a_158.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_158.mem_init0 = 2048'hFFFFFFFFE00000007FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFC0008030003FFFFFFFFFFFFFC0001C0380003FFFFFFFFFFFFF800FC03F001FFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFFFBF7FFFFFFFFFFFFFFFE0003FC0007FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFC00000000C003FFFFFFFFFFFF00000001FFE00FFFFFFFFFFFF0000000FFFF80FFFFFFFFFFFC0000007FFFFE03FFFFFFFFFF800001F,
		ram_block1a_158.mem_init1 = 2048'h00000001FFFFFFFFC0000000000000003FFFFFFFFE0000000000000007FFFFFFFFF000000000000000FFFFFFFFFFC00000000000003FFFFFFFFFFF0000000000000FFFFFFFFFFFFC000000000003FFFFFFFFFFFFFE0780001E07FFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFF9FFE0000000007FF9FFFFFFFFC0000000000000003FFFFFFFFE0000000000000007FFFFFFFFF800000000000001FFFFFFFFFFE00000000000007FFFFFFFFFFF8000000000001FFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFFF0000000FFFFFFFFF,
		ram_block1a_158.mem_init2 = 2048'hFFFFFFBFEFBDC03B83FFFFFFFFFFFFDFDEF7DC079C7FFFFFFFFFFFFF7BF7FCE071E7FFFFFFFFFFFFEFAF6F4F0E0EFFFFFFFFFFFFFFF77BF470E0FFFFFFFFFFFFFFF7F7DEC79C06FFFFFFFFFFFFFFAFBFFC3BC07FFFFFFFFFFFFFFBFBFDC3F803FFFFFFFFFFFFFFDFDFFC1F807FFFFFFFFFFFFFFEFFFBC0F007FFFFFFFFFFFFFFFFEFFC0F00FFFFFFFFFFFFFFFFFFFBC0F01FFFFFFFFFFFFFFFFFDFFC1F83FFFFFFFFFFFFFFFFEFFDC3F87FFFFFFFFFFFFFFFFF7FFC3BDFFFFFFFFFFFFFFFFFFF9C0007FFFFFFFFFFFFF7FFFF0000000FFFFEFFFFFFFF1FFFC00000003FFF8FFFFFFFF81FC0000000003F81FFFFFFFF80000000000000001FFFFFFFF800000000,
		ram_block1a_158.mem_init3 = 2048'hF803FBFFFFFFFFFFFFDFDFFC1F801F3FFFFFFFFFFEFFFFFBC1F001F3FFFFFFFFFFFFBFEFFC0F000E3FFFFFFFFFFEFBFFFBC0F001F3FFFFFFFFFFDFDFDFBC1F001F3FFFFFFFFFFDFDFFFDC1F803FFFFFFFFFFFFDFEFBFFC3BC03BBFFFFFFFFFFDDFF7DEC79C073BFFFFFFFFFFFEF779FC71E071FFFFFFFFFFFEAFEFEF4F0E0E0FFFFFFFFFFFFF7AF7FCE071E0FFFFFFFFFFFEFFDFF7DE071C07FFFFFFFFFFEFBDEFFDC03BC0FFFFFFFFFFFFFFFDFBF803F80FFFFFFFFFFFFFDFDFDF801F00FFFFFFFFFFFF7FFBFDF001F00FFFFFFFFFFFFFEFBFEF000E01FFFFFFFFFFFFFEFBFFF001F01FFFFFFFFFFFFBDFFFDF801F01FFFFFFFFFFFFFDFDFBF803F83FFFFFFF,
		ram_block1a_158.operation_mode = "rom",
		ram_block1a_158.port_a_address_clear = "none",
		ram_block1a_158.port_a_address_width = 13,
		ram_block1a_158.port_a_data_out_clear = "none",
		ram_block1a_158.port_a_data_out_clock = "clock0",
		ram_block1a_158.port_a_data_width = 1,
		ram_block1a_158.port_a_first_address = 49152,
		ram_block1a_158.port_a_first_bit_number = 14,
		ram_block1a_158.port_a_last_address = 57343,
		ram_block1a_158.port_a_logical_ram_depth = 130400,
		ram_block1a_158.port_a_logical_ram_width = 24,
		ram_block1a_158.ram_block_type = "AUTO",
		ram_block1a_158.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_159
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_159portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_159.clk0_core_clock_enable = "ena0",
		ram_block1a_159.clk0_input_clock_enable = "none",
		ram_block1a_159.clk0_output_clock_enable = "none",
		ram_block1a_159.connectivity_checking = "OFF",
		ram_block1a_159.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_159.init_file_layout = "port_a",
		ram_block1a_159.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_159.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFC0FFFFFFFFFFFFFFFFF0001F8000FFFFFFFFFFFFFFF80000600001FFFFFFFFFFFFFE000000000007FFFFFFFFFFFFC000000000003FFFFFFFFFFFF8000000000001FFFFFFFFFFFE00000000000007FFFFFFFFFFC00000000000003FFFFFFFFFF8000000,
		ram_block1a_159.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_159.mem_init2 = 2048'hFFFFFC4010423FC47FFFFFFFFFFFFFE0210823F863FFFFFFFFFFFFFE8408031F8E1FFFFFFFFFFFFFF05090B0F1F1FFFFFFFFFFFFFF08840B8F1F0FFFFFFFFFFFFFF808213863F9FFFFFFFFFFFFFF904003C43F9FFFFFFFFFFFFFFC04023C07FFFFFFFFFFFFFFFFE02003E07FFFFFFFFFFFFFFFFF00043F0FFFFFFFFFFFFFFFFFF01003F0FFFFFFFFFFFFFFFFFF80043F0FFFFFFFFFFFFFFFFFFC2003E07FFFFFFFFFFFFFFFFFF0023C07FFFFFFFFFFFFFFFFFF8003C43FFFFFFFFFFFFFFFFFFC63FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_159.mem_init3 = 2048'h07FC07FFFFFFFFFFC0202003E07FE0FFFFFFFFFFFD0000043E0FFE0FFFFFFFFFFFC0401003F0FFF1FFFFFFFFFFFD0400043F0FFE0FFFFFFFFFFFE0202043E0FFE0FFFFFFFFFFFE0200023E07FC07FFFFFFFFFFE0104003C43FC47FFFFFFFFFFE2008213863F8C7FFFFFFFFFFE10886038E1F8E7FFFFFFFFFFE501010B0F1F1F7FFFFFFFFFFE08508031F8E1F7FFFFFFFFFFF00200821F8E3FFFFFFFFFFFFF04210023FC43FFFFFFFFFFFFF00020407FC07FFFFFFFFFFFFF02020207FE0FFFFFFFFFFFFFF8004020FFE0FFFFFFFFFFFFFF8104010FFF1FFFFFFFFFFFFFF8104000FFE0FFFFFFFFFFFFFFC2000207FE0FFFFFFFFFFFFFFC2020407FC07FFFFFFFF,
		ram_block1a_159.operation_mode = "rom",
		ram_block1a_159.port_a_address_clear = "none",
		ram_block1a_159.port_a_address_width = 13,
		ram_block1a_159.port_a_data_out_clear = "none",
		ram_block1a_159.port_a_data_out_clock = "clock0",
		ram_block1a_159.port_a_data_width = 1,
		ram_block1a_159.port_a_first_address = 49152,
		ram_block1a_159.port_a_first_bit_number = 15,
		ram_block1a_159.port_a_last_address = 57343,
		ram_block1a_159.port_a_logical_ram_depth = 130400,
		ram_block1a_159.port_a_logical_ram_width = 24,
		ram_block1a_159.ram_block_type = "AUTO",
		ram_block1a_159.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_160
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_160portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_160.clk0_core_clock_enable = "ena0",
		ram_block1a_160.clk0_input_clock_enable = "none",
		ram_block1a_160.clk0_output_clock_enable = "none",
		ram_block1a_160.connectivity_checking = "OFF",
		ram_block1a_160.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_160.init_file_layout = "port_a",
		ram_block1a_160.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_160.mem_init0 = 2048'hFFFFFFFFE9C440397FFFFFFFFFFFFFFFED80241019FFFFFFFFFFFFFFE0F57A41E9F57FFFFFFFFFFFF92FD5F4FEBF09FFFFFFFFFFFFE3707E43D0EC7FFFFFFFFFFFFFADFFC4FFDB7FFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF5E5B73F68FFFFFFFFFFFFFFFFB77198C2E24FFFFFFFFFFFFFFEB7D79AB9247FFFFFFFFFFFFFFFFFB9FFDFFFFFFFFFFFFFFFFFC4FFFFF23FFFFFFFFFFFFFFFC0000F00003FFFFFFFFFFFFFF40000900002FFFFFFFFFFFFFE000000000007FFFFFFFFFFFF800F0000D8C01FFFFFFFFFFFF8174F60332D81FFFFFFFFFFFF060FCA9B3F000FFFFFFFFFFFC077E0155FFEE03FFFFFFFFFFC1DFC2F,
		ram_block1a_160.mem_init1 = 2048'h094000CDFFFB9FFFADB071C16038E0DA3FFFDEFFFED402600A006402BFFFF59FFFFE751400E8028AE47FFFB9FFFFD87000098000E1BFFFF3BFFFFE90002019400097FFFF3FFFFFF7572783764EAFFFFFFFFFFFFFF83D7C296BC1FFFFFFFFFFFFFFFFFB02C6FFFFFFFFFFFFFFFFFFFC9A1613FFFFFFFFFFFFFFFFFFD040509FFFFFFFFFFFFFFFFFE61A0187FFFFFFFFFFFFF7FFF881C00817FFFEFFFFFFFF27F8F0A00050E5FEEFFFFFFFFA607868040321E467FFFFFFFFC24CEDC0603B73243FFFFFFFFF6865501800AE612FFFFFFFFFFA0F5804C0019305FFFFFFFFFFE57002140800EA7FFFFFFFFFFFE186E440F6187FFFFFFFFFFFFFC377840EFC3FFFFFFF,
		ram_block1a_160.mem_init2 = 2048'hFFFFFC003042008427FFFFF99FFFFFE0400C620C00BFFFFFDBFFFFFE401888000017FFFFE7E7FFFFF048089180B0FFFFFFDBFFFFFE100819820087FFFFF99FFFFFF0082224A000FFFFFF5AFFFFFFA00622C0409FFFFFF99FFFFFF80400204203FFFFFFE9FFFFFFF0104220803FFFFFFDCFFFFFFE8008230C17FFFFFFF9FFFFFFF818821101FFFFFFFDFFFFFFFFA00420081FFFFFFF38FFFFFFFC104200CFFFFFFFFDFFFFFFFFCA0024007FFFFFFFB3FFFFFFFF8217060FFFFFFFFD0FFEFFFFF9267813FFFFF7FFF8FFF3FFFFC60CE01FFFFCFFF59FFEBFFF5C180383CFFFD7FF39FFF2D0990240240BD170FFFBFFFF583080F8017010C11FFFD9FFFD30002D0C,
		ram_block1a_160.mem_init3 = 2048'h420043FFFFFCFFFF80400002608040BFFFFDCFFFFD000008230C021BFFFF9DFFFFF0C018820000107FFFF9AFFFFC08010421080007FFFF7BFFFFF0601002004040FFFFF9DFFFFE02020426040407FFFF9BFFFFC01004024640043FFFFFDFFFFE010C2024610807FFFF9CFFFFE50006130D31087FFFF9AFFFFE10988928101033FFFF1FFFFFE800008F1900107FFFF0BFFFFF8C20002108011FFFFFCDFFFFF0001000204401FFFFFFBFFFFF0200000604042FFFFF1CFFFFF4102000004040FFFFFFBFFFFF4108030801081FFFFF9FFFFFF8084011803083FFFFF3BFFFFF2108020C03187FFFFF97FFFFFC200000806007FFFFF99FFFFFC000040400045FFFFF5A,
		ram_block1a_160.operation_mode = "rom",
		ram_block1a_160.port_a_address_clear = "none",
		ram_block1a_160.port_a_address_width = 13,
		ram_block1a_160.port_a_data_out_clear = "none",
		ram_block1a_160.port_a_data_out_clock = "clock0",
		ram_block1a_160.port_a_data_width = 1,
		ram_block1a_160.port_a_first_address = 49152,
		ram_block1a_160.port_a_first_bit_number = 16,
		ram_block1a_160.port_a_last_address = 57343,
		ram_block1a_160.port_a_logical_ram_depth = 130400,
		ram_block1a_160.port_a_logical_ram_width = 24,
		ram_block1a_160.ram_block_type = "AUTO",
		ram_block1a_160.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_161
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_161portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_161.clk0_core_clock_enable = "ena0",
		ram_block1a_161.clk0_input_clock_enable = "none",
		ram_block1a_161.clk0_output_clock_enable = "none",
		ram_block1a_161.connectivity_checking = "OFF",
		ram_block1a_161.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_161.init_file_layout = "port_a",
		ram_block1a_161.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_161.mem_init0 = 2048'hFFFFFFFFE8AFBFD13FFFFFFFFFFFFFFFFC6F5BEF60FFFFFFFFFFFFFFEAEBA9BC5E757FFFFFFFFFFFFCA265CB566453FFFFFFFFFFFFE8E9FEB7E9717FFFFFFFFFFFFFC67FDBBFE63FFFFFFFFFFFFFFFFFFF27FFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFA1A4B8C9724FFFFFFFFFFFFFF0994138A900FFFFFFFFFFFFFF15AA9BD56DBFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFE58FFF1A7FFFFFFFFFFFFFFFE8000F00017FFFFFFFFFFFFFFC0000600003FFFFFFFFFFFFFE000000000007FFFFFFFFFFFF800F0000DA401FFFFFFFFFFFF01484E061EF00FFFFFFFFFFFE053FFE84003007FFFFFFFFFFE07FFFCA8000107FFFFFFFFFF83FFFA0,
		ram_block1a_161.mem_init1 = 2048'hFA3FFF3DFFF5CFFFC08F853FFFCA1F117FFF39FFFC65FF0FF6FF0FFA63FFFBCFFFE50007FF17FE000BFFFF1CFFFFD7FFFFFE9FFFFE9FFFFDFFFFFFAFFFEFAA7FFF5FFFFFFFFFFFF5906FFBB7609AFFFFFFFFFFFFE0AB6FC64D507FFFFFFFFFFFFFFFFCFE39FFFFFFFFFFFFFFFFFFFC63E1E7FFFFFFFFFFFFFFFFFFEF1FEF7FFFFFFFFFFFFFFFFFF1E3FC79FFFFFFFFFFFFF7FFF97C3FE3EFFFFEFFFFFFFFCFF84F47FE2F39FFBFFFFFFFFA525797FFFC9EA0A7FFFFFFFFD6230B7FBFE50C46BFFFFFFFFF7FF9BFCBFFD9FFAFFFFFFFFFFB9A6FF0BFFF659DFFFFFFFFFFED7FF86BF1FFEB7FFFFFFFFFFFF29023BF4094FFFFFFFFFFFFFFC4D5BBFAAA3FFFFFFF,
		ram_block1a_161.mem_init2 = 2048'hFFFFFCA03FC620446FFFFFF3CFFFFFF860F8210842FFFFFF7CFFFFFE421F0501081FFFFFF18FFFFFF0E8E0B191907FFFFF3EFFFFFE078B0A83100FFFFFF3CFFFFFF1FC10842101FFFFFFBDFFFFFFAF801806009FFFFFF3CFFFFFF9FE01800401FFFFFF1CFFFFFFFFC07800007FFFFFF3BFFFFFFFFF0B820817FFFFFF1CFFFFFFF7E8780003FFFFFFF3AFFFFFFF1E0F83086FFFFFFFDDFFFFFFFBD0380049FFFFFFF7AFFFFFFFC4058405FFFFFFFF5CFFFFFFFF4225060FFFFFFFF3FFFFFFFFFFF9718BFFFFFFFF1FFFE3FFFFB9CFD9C7FFFC7FFBCFFED7FFCBE5F87D1FFEB7FFFCFFFF963EFC3FC3F5C71FFFF59FFFE0A87F77FEEFE1506FFF3CFFFDCFFFC5F7,
		ram_block1a_161.mem_init3 = 2048'h400441FFFFFFFFFFD05FC078208060FFFFFFBFFFFF07FE038300000BFFFF38FFFFE8FFE8780000317FFFF3DFFFFD03FE0782000013FFFF9CFFFFD03FC0782040007FFFF3AFFFFE03FE0586000403FFFF3CFFFFE03FA0184640C03FFFF9AFFFFC20FC0080000067FFFF3FFFFFC3170B088111083FFFF3DFFFFE30F8E0080181B7FFFFF8FFFFE70B17021109307FFFFFCFFFFFFC01F043000007FFFF3AFFFFF7A23F8620C640FFFFF5EFFFFF7E01F806044037FFFFBBFFFFF3C07FE0400043FFFFF5CFFFFF7E03FF0401000FFFFF38FFFFFFE07FE0000183FFFFFDCFFFFF1F03FE0003085FFFFF38FFFFF9F07FC0802043FFFFF3CFFFFFDE05FC0600003FFFFFBD,
		ram_block1a_161.operation_mode = "rom",
		ram_block1a_161.port_a_address_clear = "none",
		ram_block1a_161.port_a_address_width = 13,
		ram_block1a_161.port_a_data_out_clear = "none",
		ram_block1a_161.port_a_data_out_clock = "clock0",
		ram_block1a_161.port_a_data_width = 1,
		ram_block1a_161.port_a_first_address = 49152,
		ram_block1a_161.port_a_first_bit_number = 17,
		ram_block1a_161.port_a_last_address = 57343,
		ram_block1a_161.port_a_logical_ram_depth = 130400,
		ram_block1a_161.port_a_logical_ram_width = 24,
		ram_block1a_161.ram_block_type = "AUTO",
		ram_block1a_161.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_162
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_162portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_162.clk0_core_clock_enable = "ena0",
		ram_block1a_162.clk0_input_clock_enable = "none",
		ram_block1a_162.clk0_output_clock_enable = "none",
		ram_block1a_162.connectivity_checking = "OFF",
		ram_block1a_162.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_162.init_file_layout = "port_a",
		ram_block1a_162.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_162.mem_init0 = 2048'hFFFFFFFFE6D3A0363FFFFFFFFFFFFFFFEBA8FA315E7FFFFFFFFFFFFFE2062DA446047FFFFFFFFFFFFD3089BA3D10CBFFFFFFFFFFFFFDF23DA7C4FBFFFFFFFFFFFFFFC3DFCAFFBC3FFFFFFFFFFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFFFFF27FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFEE37FEC77FFFFFFFFFFFFFFFD0004F2000BFFFFFFFFFFFFFF80000600001FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFE01FE00057007FFFFFFFFFFFF01AFDE03A1900FFFFFFFFFFFF0440051A00100FFFFFFFFFFFC02000300000503FFFFFFFFFFC000060,
		ram_block1a_162.mem_init1 = 2048'h04FFFFD5FFFFFFFFEC7FFA408025FFE37FFFFFFFFDB200B00700D004DBFFFFFFFFECE8B8008801D1737FFFFFFFFF800000006000003FFFFFFFFFFCA0001055800053FFFFFFFFFFFBB04986C920DDFFFFFFFFFFFFF978203FC1E9FFFFFFFFFFFFFFFFF7417FFFFFFFFFFFFFFFFFFFFDF413FBFFFFFFFFFFFFFFFFFF8FA09F1FFFFFFFFFFFFFFFFFE7F406FE7FFFFFFFFFFFFFFFFE7EC037E5FFFFFFFFFFFF17FEDF88011FBFFE0FFFFFFFFD129FEE00077F9489FFFFFFFFF61FF180C018FF86FFFFFFFFFF30032036004C008FFFFFFFFFF8CEB00F2000D731FFFFFFFFFFFE00065A060007FFFFFFFFFFFFC59F97A09F9A3FFFFFFFFFFFFFE1C17A00387FFFFFFF,
		ram_block1a_162.mem_init2 = 2048'hFFFFFDA03FC63F8473FFFFFFFFFFFFCC10F861F821BFFFFFFFFFFFFE030F841F8413FFFFFFFFFFFFE0E8E8F0F1E1FFFFFFFFFFFFFF078A1F871E87FFFFFFFFFFFFF8F840F083F1FFFFFFFFFFFFFF8F841FC41F9FFFFFFFFFFFFFFDFE05F803FBFFFFFFFFFFFFFFFFC03FC0BFBFFFFFFFFFFFFFFEFE0BFF0FEFFFFFFFFFFFFFFFF3E0FFF07FFFFFFFFFFFFFFFFF9F07FE07CFFFFFFFFFFFFFFFFDC07FE071FFFFFFFBFFFFFFFFFC05FE06FFFFFFFFFFFFFFFFFF8025442FFFFFFFFFFFFFFFFFFE207407FFFFFFFFFFFFFFFFFF806FA007FFFFFFFFFFFF5FFF4FF606FF0FFFAFFFFFFFF62241FEC037F825C6FFFFFFFF6D25FF88011FFA4B7FFFFFFFFCBFFFF200,
		ram_block1a_162.mem_init3 = 2048'h03F803FFFFFFFFFF805FC03FE03FE03FFFFFFFFFFD07FE0BFE0FFE0FFFFFFFFFFFF87FE0FFF07FE0FFFFFFFFFFFD83FF0FFF0FFD0BFFFFFFFFFFE07FD07FE0FFC03FFFFFFFFFFE03FC05FE03FC07FFFFFFFFFFC01F823F845F847FFFFFFFFFFE41FC02F023F803FFFFFFFFFFE717030F851F8E3FFFFFFFFFFC3870606161E1F7FFFFFFFFFFEF03170E1F8D1F7FFFFFFFFFFFFC01F441F823FFFFFFFFFFFFE7821FC21F845FFFFFFFDFFFFF7C01F807FC03DFFFFFFFFFFFF7D07FE07FC0FCFFFFFFFFFFFFFF03FE0FFC0FFFFFFFFFFFFFF7E07FE07FF0FDFFFFFFFFFFFF3F0BFE0FFE0F9FFFFFFFFFFFFDE03FC03FE0FFFFFFFFFFFFFFFE01FE07FA079FFFFFFF,
		ram_block1a_162.operation_mode = "rom",
		ram_block1a_162.port_a_address_clear = "none",
		ram_block1a_162.port_a_address_width = 13,
		ram_block1a_162.port_a_data_out_clear = "none",
		ram_block1a_162.port_a_data_out_clock = "clock0",
		ram_block1a_162.port_a_data_width = 1,
		ram_block1a_162.port_a_first_address = 49152,
		ram_block1a_162.port_a_first_bit_number = 18,
		ram_block1a_162.port_a_last_address = 57343,
		ram_block1a_162.port_a_logical_ram_depth = 130400,
		ram_block1a_162.port_a_logical_ram_width = 24,
		ram_block1a_162.ram_block_type = "AUTO",
		ram_block1a_162.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_163
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_163portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_163.clk0_core_clock_enable = "ena0",
		ram_block1a_163.clk0_input_clock_enable = "none",
		ram_block1a_163.clk0_output_clock_enable = "none",
		ram_block1a_163.connectivity_checking = "OFF",
		ram_block1a_163.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_163.init_file_layout = "port_a",
		ram_block1a_163.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_163.mem_init0 = 2048'hFFFFFFFFD0F83FF0FFFFFFFFFFFFFFFFEA0F43CF047FFFFFFFFFFFFFF08FD83BBF10FFFFFFFFFFFFFB6BF783DAFD6DFFFFFFFFFFFFEC03BE3BDC037FFFFFFFFFFFFFCDBFF3BFDB3FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFDB4FFF2DBFFFFFFFFFFFFFFFF0002F4000FFFFFFFFFFFFFFF40000600002FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFF801C60004C001FFFFFFFFFFFF00CFCC04C0580FFFFFFFFFFFF007FFC0C000E0FFFFFFFFFFFE03FFFF10000207FFFFFFFFFFC07FFE0,
		ram_block1a_163.mem_init1 = 2048'hFC000003FFFFFFFFFE0000FFBFF00007FFFFFFFFFD6C013FFDFFC8036BFFFFFFFFFFF07FFFCFFFE0FFFFFFFFFFFFAFFFFFFC7FFFFF5FFFFFFFFFFC1FFFFFC3FFFF83FFFFFFFFFFF88F8D7C031F11FFFFFFFFFFFFFE542FE062A7FFFFFFFFFFFFFFFFFCFE03FFFFFFFFFFFFFFFFFFFC83F813FFFFFFFFFFFFFFFFFFC07F803FFFFFFFFFFFFFFFFFE003FC007FFFFFFFFFFFFFFFFC00FFF003FFFFFFFFFFFF77FA003FFFC00DFEEFFFFFFFFE123007FFFE00C487FFFFFFFFF20003FFFFFC0004FFFFFFFFFFE801FFF7FFF8013FFFFFFFFFFB6E7FFE3FFFE76DFFFFFFFFFFFEFFFF83FFFFF7FFFFFFFFFFFFC78F603F6F1E3FFFFFFFFFFFFFE7E383FC7E7FFFFFFF,
		ram_block1a_163.mem_init2 = 2048'hFFFFFC402002004443FFFFFFFFFFFFD061040000C07FFFFFFFFFFFFE84100A00022FFFFFFFFFFFFFF890100101107FFFFFFFFFFFFF08041001010FFFFFFFFFFFFFF00421084000FFFFFFFFFFFFFF90400046205FFFFFFFFFFFFFFC0202060407FFFFFFFFFFFFFFE0200000407FFFFFFFFFFFFFFF8004010817FFFFFFFFFFFFFFE010000182FFFFFFFFFFFFFFFF800800005FFFFFFFFFFFFFFFF92000008DFFFFFFFFFFFFFFFFF00202047FFFFFFFFFFFFFFFFF0225400FFFFFFFFFFFFEFFFFF8624C41FFFFF7FFFFFFFBFFFF7FAFDFF7FFFDFFFFFFFF77FF8807FE013FFEEFFFFFFFFF527400FFF002E5AFFFFFFFFFC1DC000FFF0003B83FFFFFFFFA000003FF,
		ram_block1a_163.mem_init3 = 2048'h040003FFFFFFFFFFD02020002040203FFFFFFFFFFC00000401080003FFFFFFFFFFC88010000180013FFFFFFFFFFC04000800000217FFFFFFFFFFF0402000008020BFFFFFFFFFFE00000202000003FFFFFFFFFFE02042000020043FFFFFFFFFFE3004210C620067FFFFFFFFFFC00885008A00803FFFFFFFFFFEC8081090800013FFFFFFFFFFE08408091082007FFFFFFFFFFE8430082200621FFFFFFFFFFFE84020040000207FFFFFFFFFFE00020604000017FFFFFFFFFFF0204000002080FFFFFFFFFFFFC004010002002FFFFFFFFFFFF0180010801000FFFFFFFFFFFF8004000801003FFFFFFFFFFFFC100020402005FFFFFFFFFFFFC002020004001FFFFFFF,
		ram_block1a_163.operation_mode = "rom",
		ram_block1a_163.port_a_address_clear = "none",
		ram_block1a_163.port_a_address_width = 13,
		ram_block1a_163.port_a_data_out_clear = "none",
		ram_block1a_163.port_a_data_out_clock = "clock0",
		ram_block1a_163.port_a_data_width = 1,
		ram_block1a_163.port_a_first_address = 49152,
		ram_block1a_163.port_a_first_bit_number = 19,
		ram_block1a_163.port_a_last_address = 57343,
		ram_block1a_163.port_a_logical_ram_depth = 130400,
		ram_block1a_163.port_a_logical_ram_width = 24,
		ram_block1a_163.ram_block_type = "AUTO",
		ram_block1a_163.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_164
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_164portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_164.clk0_core_clock_enable = "ena0",
		ram_block1a_164.clk0_input_clock_enable = "none",
		ram_block1a_164.clk0_output_clock_enable = "none",
		ram_block1a_164.connectivity_checking = "OFF",
		ram_block1a_164.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_164.init_file_layout = "port_a",
		ram_block1a_164.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_164.mem_init0 = 2048'hFFFFFFFFD0080000BFFFFFFFFFFFFFFFF600400007FFFFFFFFFFFFFFFB841000821DFFFFFFFFFFFFFAE604A0720675FFFFFFFFFFFFEC037E03EC037FFFFFFFFFFFFFF8FFF0FFF1FFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFE87FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFF48FFF12FFFFFFFFFFFFFFFFE8002F40017FFFFFFFFFFFFFF80000F00001FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFC02BD0009EC03FFFFFFFFFFFF00CFCE0400100FFFFFFFFFFFE007FFD08000007FFFFFFFFFFC0BFFFF00000103FFFFFFFFFF817FFE0,
		ram_block1a_164.mem_init1 = 2048'h02000003FFFFFFFFE4000100800800027FFFFFFFFF080080040010010FFFFFFFFFF400000000000002FFFFFFFFFFA00000048000005FFFFFFFFFFF8000000200001FFFFFFFFFFFFF80080209001FFFFFFFFFFFFFF177E8007EE8FFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFE800817FFFFFFFFFFFFFFFFFFA000405FFFFFFFFFFFFFFFFFFC040203FFFFFFFFFFFFF7FFFF0080100FFFFEFFFFFFFF07F9C000000031FE0FFFFFFFF9C0F004000200F039FFFFFFFFEA000100400800057FFFFFFFFF7000800C001000AFFFFFFFFFFD0E00020000070BFFFFFFFFFFEE0000800000077FFFFFFFFFFFEF804000201F7FFFFFFFFFFFFFD400000002BFFFFFFF,
		ram_block1a_164.mem_init2 = 2048'hFFFFFDC21FC0004407FFFFFFFFFFFFCC21F8420020FFFFFFFFFFFFFC870F85008007FFFFFFFFFFFFE070F0C000117FFFFFFFFFFFFE0F870C80000FFFFFFFFFFFFFF1F861C00201FFFFFFFFFFFFFF9FC23C44001FFFFFFFFFFFFFFDFC03C00401FFFFFFFFFFFFFFCFE07C0000BFFFFFFFFFFFFFFF7F07C0081FFFFFFFFFFFFFFFF7F0FC0003FFFFFFFFFFFFFFFF3F07C1007FFFFFFFFFFFFFFFF8E07C000FFFFFFFFFFFFFFFFFF603C005FFFFFFFFFFFFFFFFFF0019442FFFFFFFFFFFFFFFFFFE004065FFFFFFFFFFFFE7FFFF40100027FFFE7FFFFFFF17FF38040201CFFE8FFFFFFFFBC71C008010038F3DFFFFFFFF61FC0000000003F86FFFFFFFFC00000400,
		ram_block1a_164.mem_init3 = 2048'h040007FFFFFFFFFFC03FE07C200000FFFFFFFFFFFD07FF07C0080007FFFFFFFFFFD07FF0FC0000117FFFFFFFFFFF07FF07C1000003FFFFFFFFFFC03FE07C000020BFFFFFFFFFFC03FE03C0000003FFFFFFFFFFC21FC03C0400447FFFFFFFFFFE21F861C0220083FFFFFFFFFFE70F861C8800003FFFFFFFFFFC70F0F0C0010107FFFFFFFFFFEF870F851000007FFFFFFFFFFF7861F84000A217FFFFFFFFFFE7C21FC2004001FFFFFFFFFFFE7E03FC0000000FFFFFFFFFFFF7E03FE0002001FFFFFFFFFFFFBF07FE0800003FFFFFFFFFFFFBF0FFF0001102FFFFFFFFFFFFBF07FF0800001FFFFFFFFFFFFBE07FE0002085FFFFFFFFFFFFDE03FC0400007FFFFFFF,
		ram_block1a_164.operation_mode = "rom",
		ram_block1a_164.port_a_address_clear = "none",
		ram_block1a_164.port_a_address_width = 13,
		ram_block1a_164.port_a_data_out_clear = "none",
		ram_block1a_164.port_a_data_out_clock = "clock0",
		ram_block1a_164.port_a_data_width = 1,
		ram_block1a_164.port_a_first_address = 49152,
		ram_block1a_164.port_a_first_bit_number = 20,
		ram_block1a_164.port_a_last_address = 57343,
		ram_block1a_164.port_a_logical_ram_depth = 130400,
		ram_block1a_164.port_a_logical_ram_width = 24,
		ram_block1a_164.ram_block_type = "AUTO",
		ram_block1a_164.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_165
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_165portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_165.clk0_core_clock_enable = "ena0",
		ram_block1a_165.clk0_input_clock_enable = "none",
		ram_block1a_165.clk0_output_clock_enable = "none",
		ram_block1a_165.connectivity_checking = "OFF",
		ram_block1a_165.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_165.init_file_layout = "port_a",
		ram_block1a_165.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_165.mem_init0 = 2048'hFFFFFFFFD0703FE0BFFFFFFFFFFFFFFFF61FC3FF86FFFFFFFFFFFFFFF583E43C7C1AFFFFFFFFFFFFFFE1FAA395F87FFFFFFFFFFFFFEBFC3E3FC3FD7FFFFFFFFFFFFFD05FD37FA0BFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFC84FFF213FFFFFFFFFFFFFFFF8007FE001FFFFFFFFFFFFFFFC0000F00003FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFF8018600040801FFFFFFFFFFFF00B03401FFF00FFFFFFFFFFFE01800297FFF807FFFFFFFFFFE0C0000FFFFFF07FFFFFFFFFF808001F,
		ram_block1a_165.mem_init1 = 2048'hFC00000FFFFFFFFFD80000FF7FF00001BFFFFFFFFEF0007FFFFFE000F7FFFFFFFFFBFFFFFF9FFFFFFDFFFFFFFFFFDFFFFFF87FFFFFBFFFFFFFFFFE7FFFFFC1FFFFE7FFFFFFFFFFFE7FF6FC06FFE7FFFFFFFFFFFFF58DA7E05B1AFFFFFFFFFFFFFFFFF47F02FFFFFFFFFFFFFFFFFFFE87F017FFFFFFFFFFFFFFFFFFE03F807FFFFFFFFFFFFFFFFFE403FC027FFFFFFFFFFFFFFFFD007FE00BFFFFFFFFFFFFFFFFC01FFF803FFFFFFFFFFFFDCCF003FFFC00F33BFFFFFFFFF20000FFBFF00004FFFFFFFFFF80007FF7FFE0005FFFFFFFFFFCF1FFFC3FFFF8F3FFFFFFFFFFF1FFFF03FFFFF8FFFFFFFFFFFFD87F903F9FE1BFFFFFFFFFFFFFE40303FC027FFFFFFF,
		ram_block1a_165.mem_init2 = 2048'hFFFFFC0000003F803BFFFFFFFFFFFFE0000021F8437FFFFFFFFFFFFE0000021F0E17FFFFFFFFFFFFE0000030F0E0FFFFFFFFFFFFFF0000030E1F0FFFFFFFFFFFFFF000003861F8FFFFFFFFFFFFFF800003803F9FFFFFFFFFFFFFF800003C03FBFFFFFFFFFFFFFFC00003E07F7FFFFFFFFFFFFFFE00003E07EFFFFFFFFFFFFFFFF00003F0FCFFFFFFFFFFFFFFFF80003E0F9FFFFFFFFFFFFFFFFC0003E073FFFFFFFFFFFFFFFFE0003C02FFFFFFFFFFFFFFFFFF8002800FFFFFFFFFFFFFFFFFF9FE47FBFFFFFFFFFFFFE3FFFEC03FC03FFFFC7FFFFFFF4FFFD803FC01BFFF2FFFFFFFFBEFBC007FE003DE7DFFFFFFFF01FC001FFF8003F80FFFFFFFFF000003FF,
		ram_block1a_165.mem_init3 = 2048'h03FC03FFFFFFFFFFC0000003C07FC03FFFFFFFFFFC0000003E07FE0BFFFFFFFFFFC0000003F0FFE0BFFFFFFFFFFC0000003E0FFE0FFFFFFFFFFFE0000003E07FC03FFFFFFFFFFC0000003C07FC07FFFFFFFFFFE0000003C03F807FFFFFFFFFFE0000003841F843FFFFFFFFFFE0000003061F0E3FFFFFFFFFFE00000030F0F0E7FFFFFFFFFFE00000020F0E1F7FFFFFFFFFFF00000021F841E7FFFFFFFFFFE00000003F843E7FFFFFFFFFFE00000003FC07E7FFFFFFFFFFF00000007FC07EFFFFFFFFFFFF80000007FE0FCFFFFFFFFFFFF0000000FFE0FDFFFFFFFFFFFF80000007FE0FDFFFFFFFFFFFFC0000007FC079FFFFFFFFFFFF80000003FC07BFFFFFFF,
		ram_block1a_165.operation_mode = "rom",
		ram_block1a_165.port_a_address_clear = "none",
		ram_block1a_165.port_a_address_width = 13,
		ram_block1a_165.port_a_data_out_clear = "none",
		ram_block1a_165.port_a_data_out_clock = "clock0",
		ram_block1a_165.port_a_data_width = 1,
		ram_block1a_165.port_a_first_address = 49152,
		ram_block1a_165.port_a_first_bit_number = 21,
		ram_block1a_165.port_a_last_address = 57343,
		ram_block1a_165.port_a_logical_ram_depth = 130400,
		ram_block1a_165.port_a_logical_ram_width = 24,
		ram_block1a_165.ram_block_type = "AUTO",
		ram_block1a_165.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_166
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_166portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_166.clk0_core_clock_enable = "ena0",
		ram_block1a_166.clk0_input_clock_enable = "none",
		ram_block1a_166.clk0_output_clock_enable = "none",
		ram_block1a_166.connectivity_checking = "OFF",
		ram_block1a_166.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_166.init_file_layout = "port_a",
		ram_block1a_166.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_166.mem_init0 = 2048'hFFFFFFFFCFFFFFFF3FFFFFFFFFFFFFFFF1FFBFFFF8FFFFFFFFFFFFFFFA7FF7FCFFE5FFFFFFFFFFFFF81FFFDFFFFF81FFFFFFFFFFFFFFFF7DFFEFFFFFFFFFFFFFFFFFE03FCFBFC07FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE77FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFFFBF7FFFFFFFFFFFFFFFE0003FC0007FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFC00780003F003FFFFFFFFFFFF007FF803FFE00FFFFFFFFFFFF03FFFF0FFFFC0FFFFFFFFFFFC07FFFFFFFFFE03FFFFFFFFFF81FFFFF,
		ram_block1a_166.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFFEFFFFFFFFFFFFF7FFFFFFFFFFFBFFFFFFFFFFFDFFFFFFFFFFFFF9FCDFFFB3F9FFFFFFFFFFFFFFFFFBFFFDFFFFFFFFFFFFFFFFFFFF7FFFEFFFFFFFFFFFFFFFFFFF9FFFFF9FFFFFFFFFFFFFFFFFFBFFFFFDFFFFFFFFFFFFF7FFFAFFFFFFF5FFFEFFFFFFFFAFFD3FFFFFFFCBFF5FFFFFFFFE3F0FFFFFFFFF0FC7FFFFFFFFFDFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFBFFFFFFEFFFFFFFFFFDFFFFFFFFFFFFFBFFFFFFFFFFF7FFFFFFFFFFFEFFFFFFFFFFFFEFFFFFFFFFFF7FFFFFFFFFFFFFFAFFFFFFF5FFFFFFFF,
		ram_block1a_166.mem_init2 = 2048'hFFFFFC000000000003FFFFFFFFFFFFE000000000007FFFFFFFFFFFFE000000000007FFFFFFFFFFFFF00000000000FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFE0000000007FFFFFFFFFFFFFFE0000000007FFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFF801B801FFFFFFFFFFFFFFFFFFBFFFFFDFFFFFFFFFFFFFAFFFA7FFFFFE5FFF5FFFFFFFFC2023FFFFFFFC4043FFFFFFFFFE03FFFFFFFFFC07FFFFFFFFFFFFFFFFFF,
		ram_block1a_166.mem_init3 = 2048'h000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000007FFFFFFFFFFE00000000000007FFFFFFFFFFE00000000000007FFFFFFFFFFE00000000000003FFFFFFFFFFC00000000000007FFFFFFFFFFE00000000000007FFFFFFFFFFE00000000000007FFFFFFFFFFE0000000000000FFFFFFFFFFFE00000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF0000000000000FFFFFFFFFFFF0000000000001FFFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000003FFFFFFFFFFFF8000000000001FFFFFFF,
		ram_block1a_166.operation_mode = "rom",
		ram_block1a_166.port_a_address_clear = "none",
		ram_block1a_166.port_a_address_width = 13,
		ram_block1a_166.port_a_data_out_clear = "none",
		ram_block1a_166.port_a_data_out_clock = "clock0",
		ram_block1a_166.port_a_data_width = 1,
		ram_block1a_166.port_a_first_address = 49152,
		ram_block1a_166.port_a_first_bit_number = 22,
		ram_block1a_166.port_a_last_address = 57343,
		ram_block1a_166.port_a_logical_ram_depth = 130400,
		ram_block1a_166.port_a_logical_ram_width = 24,
		ram_block1a_166.ram_block_type = "AUTO",
		ram_block1a_166.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_167
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_167portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_167.clk0_core_clock_enable = "ena0",
		ram_block1a_167.clk0_input_clock_enable = "none",
		ram_block1a_167.clk0_output_clock_enable = "none",
		ram_block1a_167.connectivity_checking = "OFF",
		ram_block1a_167.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_167.init_file_layout = "port_a",
		ram_block1a_167.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_167.mem_init0 = 2048'hFFFFFFFFE00000007FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFC0008030003FFFFFFFFFFFFFC0001C0380003FFFFFFFFFFFFF000FC03F000FFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFC0FFFFFFFFFFFFFFFFF0001F8000FFFFFFFFFFFFFFF80000600001FFFFFFFFFFFFFE000000000007FFFFFFFFFFFFC000000000003FFFFFFFFFFFF8000000000001FFFFFFFFFFFE00000000000007FFFFFFFFFFC00000000000003FFFFFFFFFF8000000,
		ram_block1a_167.mem_init1 = 2048'h00000001FFFFFFFFC0000000000000003FFFFFFFFE0000000000000007FFFFFFFFF000000000000000FFFFFFFFFFC00000000000003FFFFFFFFFFF0000000000000FFFFFFFFFFFFC000000000003FFFFFFFFFFFFFE0380001C07FFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFF9FFE0000000007FF9FFFFFFFFC0000000000000003FFFFFFFFE0000000000000007FFFFFFFFF800000000000001FFFFFFFFFFE00000000000007FFFFFFFFFFF8000000000001FFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFFF0000000FFFFFFFFF,
		ram_block1a_167.mem_init2 = 2048'hFFFFFC000000000003FFFFFFFFFFFFC000000000003FFFFFFFFFFFFE000000000007FFFFFFFFFFFFE000000000007FFFFFFFFFFFFF00000000000FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFE0000000007FFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFF7FFFF0000000FFFFEFFFFFFFF1FFFC00000003FFF8FFFFFFFF01FC0000000003F80FFFFFFFF80000000000000001FFFFFFFF800000000,
		ram_block1a_167.mem_init3 = 2048'h000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000007FFFFFFFFFFE00000000000007FFFFFFFFFFE00000000000007FFFFFFFFFFE00000000000007FFFFFFFFFFE00000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF0000000000000FFFFFFFFFFFF0000000000000FFFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000001FFFFFFFFFFFFC000000000003FFFFFFF,
		ram_block1a_167.operation_mode = "rom",
		ram_block1a_167.port_a_address_clear = "none",
		ram_block1a_167.port_a_address_width = 13,
		ram_block1a_167.port_a_data_out_clear = "none",
		ram_block1a_167.port_a_data_out_clock = "clock0",
		ram_block1a_167.port_a_data_width = 1,
		ram_block1a_167.port_a_first_address = 49152,
		ram_block1a_167.port_a_first_bit_number = 23,
		ram_block1a_167.port_a_last_address = 57343,
		ram_block1a_167.port_a_logical_ram_depth = 130400,
		ram_block1a_167.port_a_logical_ram_width = 24,
		ram_block1a_167.ram_block_type = "AUTO",
		ram_block1a_167.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_168
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_168portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_168.clk0_core_clock_enable = "ena0",
		ram_block1a_168.clk0_input_clock_enable = "none",
		ram_block1a_168.clk0_output_clock_enable = "none",
		ram_block1a_168.connectivity_checking = "OFF",
		ram_block1a_168.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_168.init_file_layout = "port_a",
		ram_block1a_168.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_168.mem_init0 = 2048'hFFFFF3FA82B017F87FFFFFFFFFFFFD8743AB4C0F89FFFFFFFFFFFFC575E8296BF89FFFFFFFFFFFFB0207DEAE852DFFFFFFFFFFFF3A9AF492FCBDDFFFFFFFFFFFFF812FEC5FC01EFFFFFFFFFFFE7D05FA07FC0FE7FFFFFFFFFFE7C5FFF6FFCA3E7FFFFFFFFFFF7EABFC07FD57E7FFFFFFFFFFDFEBFFE67FE4FF7FFFFFFFFFFEFE23FEE7FE57F7FFFFFFFFFFCFFCBFC6BFD2FF7FFFFFFFFFFCFE05FD6BF807F3FFFFFFFFFFCF835FA25FB87FFFFFFFFFFFFFFAF2F2B1F465FFFFFFFFFFFFE703BFC51F942E7FFFFFFFFFF9FDE868B1E06BE9FFFFFFFFFF8217CAAB970E841FFFFFFFFFFA8AF4D2B4B3FD01FFFFFFFFFFC50F877BA83F483FFFFFFFFFF925FF25B8,
		ram_block1a_168.mem_init1 = 2048'h6FFFFFFFFFFFFFFFFFFA280145FFFFFFFFFFFFFFFFFFF7000EFFFFFFFFFFFFFFFFFFFF28014FFFFFFFFFFFFFFFFFFFFC2F43FFFFFFFFFFFFFFFFFFFFF108FFFFFFFFFFFFFFFFFFFFFE9697FFFFFFFFFFFFFFFFFFFFFC93FFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFE5EEBBE77A7FFFFFFFFFFFFFFC3E37BE47C2FFFFFFFFFFFFFF1FF37BF5FF8FFFFFFFFFFFFFF3FC63BC6FFFFFFFFFFFFFFFFFDFD1DBE8BFF7FFFFFFFFFFFFF7FA45BC25F87FFFFFFFF,
		ram_block1a_168.mem_init2 = 2048'hFFFF40000000002FFFFFFFFFFFFFF18000000010FFFFFFFFFFFFFE880000000197FFFFFFFFFFFFF68000000006FFFFFFFFFFFFFF98000000019FFFFFFFFFFFFFF84000000031FFFFFFFFFFFFFFEE000000077FFFFFFFFFFFFFFAA000000055FFFFFFFFFFFFFFF600000006FFFFFFFFFFFFFFFC70000000E3FFFFFFFFFFFFFFF900000009FFFFFFFFFFFFFFFE9000000097FFFFFFFFFFFFFFF980000019FFFFFFFFFFFFFFFF54000002AFFFFFFFFFFFFFFFFC80000013FFFFFFFFFFFFFFFFBC000003DFFFFFFFFFFFFFFFFF300000CFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFF500000AFFFFFFFFFFFFFFFFFF2400024FFFFFFFFFFFFFFFFFF6A0005,
		ram_block1a_168.mem_init3 = 2048'h0005FFFFFFFFFC400096FA02900023FFFFFFFFE50001463028000A7FFFFFFFFED00007BF1E0000B7FFFFFFFFFA80021B6B840015FFFFFFFFFFB0001E861780005FFFFFFFFFF900008D0B100001FFFFFFFFFFA8000736CE00025FFFFFFFFFFEC0002861400027FFFFFFFFFFC60001462800063FFFFFFFFFFA00000E67000005FFFFFFFFFFF5000036C0000AFFFFFFFFFFFF1000000000008FFFFFFFFFFFE10000000000087FFFFFFFFFFEB80000000001D7FFFFFFFFFFF500000000001AFFFFFFFFFFFF1800000000028FFFFFFFFFFFFF40000000002FFFFFFFFFFFFFF60000000004FFFFFFFFFFFFFC600000000053FFFFFFFFFFFFF30000000000FFFFFFFFFF,
		ram_block1a_168.operation_mode = "rom",
		ram_block1a_168.port_a_address_clear = "none",
		ram_block1a_168.port_a_address_width = 13,
		ram_block1a_168.port_a_data_out_clear = "none",
		ram_block1a_168.port_a_data_out_clock = "clock0",
		ram_block1a_168.port_a_data_width = 1,
		ram_block1a_168.port_a_first_address = 57344,
		ram_block1a_168.port_a_first_bit_number = 0,
		ram_block1a_168.port_a_last_address = 65535,
		ram_block1a_168.port_a_logical_ram_depth = 130400,
		ram_block1a_168.port_a_logical_ram_width = 24,
		ram_block1a_168.ram_block_type = "AUTO",
		ram_block1a_168.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_169
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_169portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_169.clk0_core_clock_enable = "ena0",
		ram_block1a_169.clk0_input_clock_enable = "none",
		ram_block1a_169.clk0_output_clock_enable = "none",
		ram_block1a_169.connectivity_checking = "OFF",
		ram_block1a_169.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_169.init_file_layout = "port_a",
		ram_block1a_169.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_169.mem_init0 = 2048'hFFFFE3FAC0F015F87FFFFFFFFFFFFF970ABFCD2F0FFFFFFFFFFFFFA5FD61687BF9FFFFFFFFFFFFF70207DEAE850FFFFFFFFFFFFFFE9BF402FC15FFFFFFFFFFFFE7A52FA87F825F7FFFFFFFFFFEFD25F823FC4BFFFFFFFFFFFFEFC0BFF4FFE03F7FFFFFFFFFFEFF83FC2FFC1FFFFFFFFFFFFFCFE9FFE47FE1FFBFFFFFFFFFFDFE8BFECFFE07FFFFFFFFFFFFFFE8FFD43FF0FFBFFFFFFFFFFDFE05FF4BFA07FBFFFFFFFFFFCFA35F801FA83FBFFFFFFFFFFCFED0F2F3F087F7FFFFFFFFFFD702AFCC1F9C2EFFFFFFFFFFFFF56060F0E06AEFFFFFFFFFFFE287CBAF9E1E147FFFFFFFFFFC9AF4D0F0B1F527FFFFFFFFFFC40F817FAC3F403FFFFFFFFFFF07FD05FA,
		ram_block1a_169.mem_init1 = 2048'hCFFFFFFFFFFFFFFFFFFEB7FED7FFFFFFFFFFFFFFFFFFD61F86BFFFFFFFFFFFFFFFFFFF29994FFFFFFFFFFFFFFFFFFFFFE97FFFFFFFFFFFFFFFFFFFFFE6967FFFFFFFFFFFFFFFFFFFFE6667FFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFE7F8BFF17EFFFFFFFFFFFFFFFFFE9FFF17FDFFFFFFFFFFFFFFFFF1FFF0FFFFFFFFFFFFFFFFFFFD03FC07FFFFFFFFFFFFFFFE9FF0DFC0FFD7FFFFFFFFFFFFC5FA07FC45FCFFFFFFFFF,
		ram_block1a_169.mem_init2 = 2048'hFFFF4FFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC7FFFFFFFEB7FFFFFFFFFFFFF57FFFFFFFEAFFFFFFFFFFFFFF6FFFFFFFFF6FFFFFFFFFFFFFF9FFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFDFFFFFFFFFFFFFFC7FFFFFFFE3FFFFFFFFFFFFFFDCFFFFFFF3BFFFFFFFFFFFFFFF4FFFFFFF2FFFFFFFFFFFFFFFEE7FFFFFE77FFFFFFFFFFFFFFFF7FFFFFEFFFFFFFFFFFFFFFFFF3FFFFFCFFFFFFFFFFFFFFFFFA7FFFFFE5FFFFFFFFFFFFFFFFF7FFFFFEFFFFFFFFFFFFFFFFFF8FFFFF1FFFFFFFFFFFFFFFFFF8FFFFF1FFFFFFFFFFFFFFFFFE47FFFE27FFFFFFFFFFFFFFFFFA7FFFE5FFFFFFFFFFFFFFFFFF3FFFFF,
		ram_block1a_169.mem_init3 = 2048'hFFF83FFFFFFFFDCFFF9DEEFB9FFF3BFFFFFFFFEDFFFDC7B7BBFFFB7FFFFFFFFE4FFF9BC77D9FFF27FFFFFFFFF7FFFCC07433FFFEFFFFFFFFFEF7FFF20404FFFEF7FFFFFFFFF9FFFFF70EFFFFF9FFFFFFFFFFFBFFFDD6BBFFFDFFFFFFFFFFFD7FFFFF0FFFFFEBFFFFFFFFFF9BFFFE5FA7FFFD9FFFFFFFFFFB3FFFFD6BFFFFCDFFFFFFFFFFF9FFFFFFFFFFF9FFFFFFFFFFFF8FFFFFFFFFFF1FFFFFFFFFFFF6FFFFFFFFFFF6FFFFFFFFFFFFE7FFFFFFFFFE7FFFFFFFFFFFFB7FFFFFFFFFEDFFFFFFFFFFFF7BFFFFFFFFFDEFFFFFFFFFFFF8FFFFFFFFFFF1FFFFFFFFFFFFDFFFFFFFFFFFBFFFFFFFFFFFFD5FFFFFFFFFABFFFFFFFFFFFFC8FFFFFFFFF93FFFFFFFFF,
		ram_block1a_169.operation_mode = "rom",
		ram_block1a_169.port_a_address_clear = "none",
		ram_block1a_169.port_a_address_width = 13,
		ram_block1a_169.port_a_data_out_clear = "none",
		ram_block1a_169.port_a_data_out_clock = "clock0",
		ram_block1a_169.port_a_data_width = 1,
		ram_block1a_169.port_a_first_address = 57344,
		ram_block1a_169.port_a_first_bit_number = 1,
		ram_block1a_169.port_a_last_address = 65535,
		ram_block1a_169.port_a_logical_ram_depth = 130400,
		ram_block1a_169.port_a_logical_ram_width = 24,
		ram_block1a_169.ram_block_type = "AUTO",
		ram_block1a_169.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_170
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_170portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_170.clk0_core_clock_enable = "ena0",
		ram_block1a_170.clk0_input_clock_enable = "none",
		ram_block1a_170.clk0_output_clock_enable = "none",
		ram_block1a_170.connectivity_checking = "OFF",
		ram_block1a_170.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_170.init_file_layout = "port_a",
		ram_block1a_170.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_170.mem_init0 = 2048'hFFFFCC017D33ABFF7FFFFFFFFFFFFC68FD43B5EF7DFFFFFFFFFFFF9A0A1FAF74F6FFFFFFFFFFFFF0F5E8AB5EF5EEFFFFFFFFFFFF05240FDEFB2BFFFFFFFFFFFFF07ED017BFBBDFFFFFFFFFFFFE00FA05FBFFF7F7FFFFFFFFFFF02F400B7FDF3F7FFFFFFFFFFE007C03F7FDEFFFFFFFFFFFFFE016801B7FFEFFFFFFFFFFFFFC01F4003FFEF7FBFFFFFFFFFFE017003BBFEF7FBFFFFFFFFFFE01FE02B7FBFFFBFFFFFFFFFFD05E8079DFD7BFBFFFFFFFFFFC013F0D2DF79BFBFFFFFFFFFFD8BC5030FF6DEEBFFFFFFFFFFC8297973EEE75F3FFFFFFFFFFDDF834536EFEF5BFFFFFFFFFFD740B3F37ADFA9BFFFFFFFFFFDBD078A3D5FF7BBFFFFFFFFFFCF802FE3B,
		ram_block1a_170.mem_init1 = 2048'h5FFFFFFFFFFFFFFFFFF8180181FFFFFFFFFFFFFFFFFFE060607FFFFFFFFFFFFFFFFFFF4D0B2FFFFFFFFFFFFFFFFFFFF06F60FFFFFFFFFFFFFFFFFFFFC0F03FFFFFFFFFFFFFFFFFFFFE8017FFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFE817C3FEFE7FFFFFFFFFFFFFF801E03FF7FFFFFFFFFFFFFFFF000E83EFFFEFFFFFFFFFFFFFF402FC3DF7FCFFFFFFFFFFFFFE600F23DF7FE7FFFFFFFFFFFFCA07F83FBDFB3FFFFFFFF,
		ram_block1a_170.mem_init2 = 2048'hFFFE5000000000A7FFFFFFFFFFFFEB000000000D7FFFFFFFFFFFFF2000000000CFFFFFFFFFFFFFF98000000019FFFFFFFFFFFFFF4C000000032FFFFFFFFFFFFFF98000000019FFFFFFFFFFFFFFAC000000035FFFFFFFFFFFFFFC6000000063FFFFFFFFFFFFFFD600000006BFFFFFFFFFFFFFFE50000000A7FFFFFFFFFFFFFFE70000000E7FFFFFFFFFFFFFFEA800000157FFFFFFFFFFFFFFF280000014FFFFFFFFFFFFFFFFDC000003BFFFFFFFFFFFFFFFF840000021FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFD300000CBFFFFFFFFFFFFFFFFF300000CFFFFFFFFFFFFFFFFFEB00000D7FFFFFFFFFFFFFFFFF4400022FFFFFFFFFFFFFFFFFFAA0005,
		ram_block1a_170.mem_init3 = 2048'h00043FFFFFFFFC7000C2F0003000E3FFFFFFFFF3000736404E000CFFFFFFFFFEF000726794E000F7FFFFFFFFFA000099E9900005FFFFFFFFFE0000181981800007FFFFFFFFF480008108100012FFFFFFFFFF140005204A00028FFFFFFFFFF900003C63C00009FFFFFFFFFF8C00004F2000031FFFFFFFFFF8800000F0000011FFFFFFFFFFC00000108000003FFFFFFFFFFE60000000000067FFFFFFFFFFE80000000000017FFFFFFFFFFE10000000000087FFFFFFFFFFFC000000000003FFFFFFFFFFFF0800000000010FFFFFFFFFFFFE800000000017FFFFFFFFFFFFE200000000047FFFFFFFFFFFFF60000000006FFFFFFFFFFFFFE100000000087FFFFFFFFF,
		ram_block1a_170.operation_mode = "rom",
		ram_block1a_170.port_a_address_clear = "none",
		ram_block1a_170.port_a_address_width = 13,
		ram_block1a_170.port_a_data_out_clear = "none",
		ram_block1a_170.port_a_data_out_clock = "clock0",
		ram_block1a_170.port_a_data_width = 1,
		ram_block1a_170.port_a_first_address = 57344,
		ram_block1a_170.port_a_first_bit_number = 2,
		ram_block1a_170.port_a_last_address = 65535,
		ram_block1a_170.port_a_logical_ram_depth = 130400,
		ram_block1a_170.port_a_logical_ram_width = 24,
		ram_block1a_170.ram_block_type = "AUTO",
		ram_block1a_170.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_171
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_171portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_171.clk0_core_clock_enable = "ena0",
		ram_block1a_171.clk0_input_clock_enable = "none",
		ram_block1a_171.clk0_output_clock_enable = "none",
		ram_block1a_171.connectivity_checking = "OFF",
		ram_block1a_171.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_171.init_file_layout = "port_a",
		ram_block1a_171.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_171.mem_init0 = 2048'hFFFFD000420BDC073FFFFFFFFFFFF810010073F073FFFFFFFFFFFF8808001F8E0E1FFFFFFFFFFFF8081088E1FBF1FFFFFFFFFFFF0410003F075C0FFFFFFFFFFFF0002005C03FE0FFFFFFFFFFFF0000023803F80FFFFFFFFFFFE0104003801F40FFFFFFFFFFFE0000013003F007FFFFFFFFFFE0088003800E007FFFFFFFFFFE0008003000F807FFFFFFFFFFC0100003C01F007FFFFFFFFFFC0000023807F807FFFFFFFFFFE0220005E03B803FFFFFFFFFFC0040041C0FDC07FFFFFFFFFFC040100AE073F1FFFFFFFFFFFC8088080E1E8E0FFFFFFFFFFFC000081070E1FBFFFFFFFFFFFC5004000FDC075FFFFFFFFFFFE020042039C0FFBFFFFFFFFFFC00020007,
		ram_block1a_171.mem_init1 = 2048'h5FFFFFFFFFFFFFFFFFFA4FFF25FFFFFFFFFFFFFFFFFFD33FCCBFFFFFFFFFFFFFFFFFFF40002FFFFFFFFFFFFFFFFFFFFC50A3FFFFFFFFFFFFFFFFFFFFF8F1FFFFFFFFFFFFFFFFFFFFFF50AFFFFFFFFFFFFFFFFFFFFFFD9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFF010001F01FFFFFFFFFFFFFFFC000000F803FFFFFFFFFFFFFF8000800F001FFFFFFFFFFFFFF4010003F001FFFFFFFFFFFFFF0000401F8037FFFFFFFFFFFFE2002003BE03FFFFFFFFF,
		ram_block1a_171.mem_init2 = 2048'hFFFF6FFFFFFFFF6FFFFFFFFFFFFFE0FFFFFFFFF07FFFFFFFFFFFFFA7FFFFFFFEDFFFFFFFFFFFFFF57FFFFFFFEAFFFFFFFFFFFFFF5FFFFFFFFFAFFFFFFFFFFFFFF9BFFFFFFFD9FFFFFFFFFFFFFFC7FFFFFFFE3FFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFFFFFFF1FFFFFFF8FFFFFFFFFFFFFFFC3FFFFFFFC3FFFFFFFFFFFFFFE6FFFFFFF67FFFFFFFFFFFFFFE0FFFFFFF07FFFFFFFFFFFFFFFB7FFFFFEDFFFFFFFFFFFFFFFF8FFFFFFF1FFFFFFFFFFFFFFFFCBFFFFFD3FFFFFFFFFFFFFFFF8DFFFFFB1FFFFFFFFFFFFFFFFD5FFFFFABFFFFFFFFFFFFFFFFC0FFFFF03FFFFFFFFFFFFFFFFF3FFFFFCFFFFFFFFFFFFFFFFFFD3FFFCBFFFFFFFFFFFFFFFFFFA1FFF8,
		ram_block1a_171.mem_init3 = 2048'hFFFAFFFFFFFFFE1FFFABEE015FFF87FFFFFFFFF7FFFB0F008DFFFEFFFFFFFFFECFFFC17E883FFF37FFFFFFFFF1FFFC1DFB83FFF8FFFFFFFFFFB7FFE4C9327FFEDFFFFFFFFFF57FFF636C6FFFEAFFFFFFFFFF0FFFF82641FFFF0FFFFFFFFFF93FFFD462BFFFC9FFFFFFFFFFA7FFFEFFF7FFFE5FFFFFFFFFFA9FFFFA05FFFF95FFFFFFFFFFF5FFFFF0FFFFFAFFFFFFFFFFFF4FFFFFFFFFFF2FFFFFFFFFFFEAFFFFFFFFFFF57FFFFFFFFFFFA7FFFFFFFFFE5FFFFFFFFFFFFD7FFFFFFFFFEBFFFFFFFFFFFFD3FFFFFFFFFCBFFFFFFFFFFFFEBFFFFFFFFFD7FFFFFFFFFFFFEBFFFFFFFFFD7FFFFFFFFFFFFF1FFFFFFFFF8FFFFFFFFFFFFFC5FFFFFFFFFA3FFFFFFFFF,
		ram_block1a_171.operation_mode = "rom",
		ram_block1a_171.port_a_address_clear = "none",
		ram_block1a_171.port_a_address_width = 13,
		ram_block1a_171.port_a_data_out_clear = "none",
		ram_block1a_171.port_a_data_out_clock = "clock0",
		ram_block1a_171.port_a_data_width = 1,
		ram_block1a_171.port_a_first_address = 57344,
		ram_block1a_171.port_a_first_bit_number = 3,
		ram_block1a_171.port_a_last_address = 65535,
		ram_block1a_171.port_a_logical_ram_depth = 130400,
		ram_block1a_171.port_a_logical_ram_width = 24,
		ram_block1a_171.ram_block_type = "AUTO",
		ram_block1a_171.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_172
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_172portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_172.clk0_core_clock_enable = "ena0",
		ram_block1a_172.clk0_input_clock_enable = "none",
		ram_block1a_172.clk0_output_clock_enable = "none",
		ram_block1a_172.connectivity_checking = "OFF",
		ram_block1a_172.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_172.init_file_layout = "port_a",
		ram_block1a_172.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_172.mem_init0 = 2048'hFFFFE1FC21FC63F8FFFFFFFFFFFFFF0F861F8E1F8FFFFFFFFFFFFFF0F0F0F0F1F1FFFFFFFFFFFFFF870F071F0E1FFFFFFFFFFFFFF861F861F8E3FFFFFFFFFFFFFFC21FC23FC43FFFFFFFFFFFFFFE03FC07FC07FFFFFFFFFFFFFFE03FE07FE0FFFFFFFFFFFFFFFF07FE0FFE0FFFFFFFFFFFFFFFF07FF0FFF1FFFFFFFFFFFFFFFF07FF0FFF0FFFFFFFFFFFFFFFE07FE07FE0FFFFFFFFFFFFFFFE03FC07FC07FFFFFFFFFFFFDFC03FC23FC47FFFFFFFFFFFFDFC21F863F863FBFFFFFFFFFFCF870F871F8E1F3FFFFFFFFFFC7870F0F1F1F1F3FFFFFFFFFFC70F870F8F1F0E3FFFFFFFFFFC21F861F863F8E3FFFFFFFFFFC21FC21FC63F847FFFFFFFFFFE03FC03FC,
		ram_block1a_172.mem_init1 = 2048'h9FFFFFFFFFFFFFFFFFFBAFFF5DFFFFFFFFFFFFFFFFFFFDBFDBFFFFFFFFFFFFFFFFFFFF3606CFFFFFFFFFFFFFFFFFFFFD999BFFFFFFFFFFFFFFFFFFFFD70EBFFFFFFFFFFFFFFFFFFFFFCF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFE07FE0FFFFFFFFFFFFFFFFFFFF0FFF0FFFFFFFFFFFFFFFFFFFF07FF0FFFFFFFFFFFFFFFFF3FE07FE0FFEFFFFFFFFFFFFFE3FE03FE07FCFFFFFFFFFFFFFE1FC03FC43FC7FFFFFFFF,
		ram_block1a_172.mem_init2 = 2048'hFFFE8FFFFFFFFF17FFFFFFFFFFFFF5FFFFFFFFFAFFFFFFFFFFFFFFC7FFFFFFFEBFFFFFFFFFFFFFF27FFFFFFFE4FFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFFFFFFE3FFFFFFFC7FFFFFFFFFFFFFF97FFFFFFFE9FFFFFFFFFFFFFFB3FFFFFFFCDFFFFFFFFFFFFFFCDFFFFFFFB3FFFFFFFFFFFFFFE9FFFFFFF97FFFFFFFFFFFFFFE8FFFFFFF17FFFFFFFFFFFFFFE5FFFFFFFA7FFFFFFFFFFFFFFFC7FFFFFE3FFFFFFFFFFFFFFFFA7FFFFFE5FFFFFFFFFFFFFFFFFBFFFFFDFFFFFFFFFFFFFFFFFD1FFFFF8BFFFFFFFFFFFFFFFFEBFFFFFD7FFFFFFFFFFFFFFFFFEFFFFF7FFFFFFFFFFFFFFFFFF47FFFE2FFFFFFFFFFFFFFFFFFA3FFFC5FFFFFFFFFFFFFFFFFF91FFF8,
		ram_block1a_172.mem_init3 = 2048'hFFFB7FFFFFFFFEBFFFD3E1F8BFFFD7FFFFFFFFF9FFFAB7FFD5FFF9FFFFFFFFFF0FFFEC86737FFF0FFFFFFFFFF5FFFD66F66BFFFAFFFFFFFFFFC7FFEB56AD7FFE3FFFFFFFFFFB7FFF1A658FFFEDFFFFFFFFFFA7FFFAC635FFFE5FFFFFFFFFFABFFFC39C3FFFD5FFFFFFFFFF97FFFE8017FFFE9FFFFFFFFFFF1FFFFB9DFFFF8FFFFFFFFFFFE9FFFFF0FFFFF97FFFFFFFFFFF8FFFFFFFFFFF1FFFFFFFFFFFF4FFFFFFFFFFF2FFFFFFFFFFFFC7FFFFFFFFFE3FFFFFFFFFFFF27FFFFFFFFFE4FFFFFFFFFFFFE3FFFFFFFFFC7FFFFFFFFFFFF93FFFFFFFFFC9FFFFFFFFFFFFB7FFFFFFFFFEDFFFFFFFFFFFFEDFFFFFFFFFB7FFFFFFFFFFFFE9FFFFFFFFF97FFFFFFFFF,
		ram_block1a_172.operation_mode = "rom",
		ram_block1a_172.port_a_address_clear = "none",
		ram_block1a_172.port_a_address_width = 13,
		ram_block1a_172.port_a_data_out_clear = "none",
		ram_block1a_172.port_a_data_out_clock = "clock0",
		ram_block1a_172.port_a_data_width = 1,
		ram_block1a_172.port_a_first_address = 57344,
		ram_block1a_172.port_a_first_bit_number = 4,
		ram_block1a_172.port_a_last_address = 65535,
		ram_block1a_172.port_a_logical_ram_depth = 130400,
		ram_block1a_172.port_a_logical_ram_width = 24,
		ram_block1a_172.ram_block_type = "AUTO",
		ram_block1a_172.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_173
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_173portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_173.clk0_core_clock_enable = "ena0",
		ram_block1a_173.clk0_input_clock_enable = "none",
		ram_block1a_173.clk0_output_clock_enable = "none",
		ram_block1a_173.connectivity_checking = "OFF",
		ram_block1a_173.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_173.init_file_layout = "port_a",
		ram_block1a_173.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_173.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_173.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFDD000BBFFFFFFFFFFFFFFFFFFCF402F3FFFFFFFFFFFFFFFFFFEF9F9F7FFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFCFFF3FFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_173.mem_init2 = 2048'hFFFFD000000000BFFFFFFFFFFFFFEE00000000077FFFFFFFFFFFFF78000000016FFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFF3800000001CFFFFFFFFFFFFFFF400000002FFFFFFFFFFFFFFFB800000001DFFFFFFFFFFFFFFDC00000003BFFFFFFFFFFFFFFDE00000007BFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFD0000000BFFFFFFFFFFFFFFFEE000000077FFFFFFFFFFFFFFF680000016FFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFBC000003DFFFFFFFFFFFFFFFFBE000007DFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFCF00000F3FFFFFFFFFFFFFFFFFE800017FFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFE0007,
		ram_block1a_173.mem_init3 = 2048'h0007FFFFFFFFFFC0007FFFFBE0003FFFFFFFFFEE0007D7FFBE00077FFFFFFFFED0001FFFFF8000B7FFFFFFFFEE0003FF6FFC00077FFFFFFFFF780017999E8001EFFFFFFFFFF78000BD6BD0001EFFFFFFFFFFF00005F0FA0000FFFFFFFFFFFF40003FFFC0002FFFFFFFFFFFB800013FC80001DFFFFFFFFFFDE000050A00007BFFFFFFFFFFDE00000F000007BFFFFFFFFFFCF00000000000F3FFFFFFFFFFEF00000000000F7FFFFFFFFFFE780000000001E7FFFFFFFFFFF780000000001EFFFFFFFFFFFF3C0000000003CFFFFFFFFFFFFBC0000000003DFFFFFFFFFFFF9C00000000039FFFFFFFFFFFFFE0000000007FFFFFFFFFFFFFFC0000000003FFFFFFFFFF,
		ram_block1a_173.operation_mode = "rom",
		ram_block1a_173.port_a_address_clear = "none",
		ram_block1a_173.port_a_address_width = 13,
		ram_block1a_173.port_a_data_out_clear = "none",
		ram_block1a_173.port_a_data_out_clock = "clock0",
		ram_block1a_173.port_a_data_width = 1,
		ram_block1a_173.port_a_first_address = 57344,
		ram_block1a_173.port_a_first_bit_number = 5,
		ram_block1a_173.port_a_last_address = 65535,
		ram_block1a_173.port_a_logical_ram_depth = 130400,
		ram_block1a_173.port_a_logical_ram_width = 24,
		ram_block1a_173.ram_block_type = "AUTO",
		ram_block1a_173.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_174
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_174portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_174.clk0_core_clock_enable = "ena0",
		ram_block1a_174.clk0_input_clock_enable = "none",
		ram_block1a_174.clk0_output_clock_enable = "none",
		ram_block1a_174.connectivity_checking = "OFF",
		ram_block1a_174.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_174.init_file_layout = "port_a",
		ram_block1a_174.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_174.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_174.mem_init1 = 2048'h1FFFFFFFFFFFFFFFFFFC200043FFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFF04020FFFFFFFFFFFFFFFFFFFF80F01FFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFD0BFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_174.mem_init2 = 2048'hFFFE200000000047FFFFFFFFFFFFE000000000007FFFFFFFFFFFFF10000000008FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF88000000011FFFFFFFFFFFFFF88000000011FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFC4000000023FFFFFFFFFFFFFFE0000000007FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFE2000000047FFFFFFFFFFFFFFE0000000007FFFFFFFFFFFFFFF100000008FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFF840000021FFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF1000008FFFFFFFFFFFFFFFFFF0800010FFFFFFFFFFFFFFFFFF840002,
		ram_block1a_174.mem_init3 = 2048'h00007FFFFFFFFC000044F006200003FFFFFFFFE200000E600000047FFFFFFFFF2000000F0000004FFFFFFFFFE0000100F00800007FFFFFFFFF100008264100008FFFFFFFFFF800004294200001FFFFFFFFFF0000020F0400000FFFFFFFFFF880001000800011FFFFFFFFFF800000402000001FFFFFFFFFFC400001F8000023FFFFFFFFFFE00000000000007FFFFFFFFFFE20000000000047FFFFFFFFFFF0000000000000FFFFFFFFFFFF1000000000008FFFFFFFFFFFF8000000000001FFFFFFFFFFFF8800000000011FFFFFFFFFFFFC000000000003FFFFFFFFFFFFC400000000023FFFFFFFFFFFFC000000000003FFFFFFFFFFFFC000000000003FFFFFFFFF,
		ram_block1a_174.operation_mode = "rom",
		ram_block1a_174.port_a_address_clear = "none",
		ram_block1a_174.port_a_address_width = 13,
		ram_block1a_174.port_a_data_out_clear = "none",
		ram_block1a_174.port_a_data_out_clock = "clock0",
		ram_block1a_174.port_a_data_width = 1,
		ram_block1a_174.port_a_first_address = 57344,
		ram_block1a_174.port_a_first_bit_number = 6,
		ram_block1a_174.port_a_last_address = 65535,
		ram_block1a_174.port_a_logical_ram_depth = 130400,
		ram_block1a_174.port_a_logical_ram_width = 24,
		ram_block1a_174.ram_block_type = "AUTO",
		ram_block1a_174.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_175
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_175portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_175.clk0_core_clock_enable = "ena0",
		ram_block1a_175.clk0_input_clock_enable = "none",
		ram_block1a_175.clk0_output_clock_enable = "none",
		ram_block1a_175.connectivity_checking = "OFF",
		ram_block1a_175.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_175.init_file_layout = "port_a",
		ram_block1a_175.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_175.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_175.mem_init1 = 2048'h1FFFFFFFFFFFFFFFFFFC1FFF83FFFFFFFFFFFFFFFFFFE0FFF07FFFFFFFFFFFFFFFFFFF03FC0FFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_175.mem_init2 = 2048'hFFFE1FFFFFFFFF87FFFFFFFFFFFFF1FFFFFFFFF8FFFFFFFFFFFFFF0FFFFFFFFF0FFFFFFFFFFFFFF0FFFFFFFFF0FFFFFFFFFFFFFF87FFFFFFFE1FFFFFFFFFFFFFF87FFFFFFFE1FFFFFFFFFFFFFFC7FFFFFFFE3FFFFFFFFFFFFFFC3FFFFFFFC3FFFFFFFFFFFFFFC3FFFFFFFC3FFFFFFFFFFFFFFE3FFFFFFFC7FFFFFFFFFFFFFFE1FFFFFFF87FFFFFFFFFFFFFFF1FFFFFFF8FFFFFFFFFFFFFFFF0FFFFFFF0FFFFFFFFFFFFFFFF0FFFFFFF0FFFFFFFFFFFFFFFF87FFFFFE1FFFFFFFFFFFFFFFFC3FFFFFC3FFFFFFFFFFFFFFFFC3FFFFFC3FFFFFFFFFFFFFFFFE1FFFFF87FFFFFFFFFFFFFFFFE0FFFFF07FFFFFFFFFFFFFFFFF07FFFE0FFFFFFFFFFFFFFFFFF83FFFC,
		ram_block1a_175.mem_init3 = 2048'hFFFC3FFFFFFFFE3FFF83FFFC1FFFC7FFFFFFFFE1FFFC3FFFC3FFF87FFFFFFFFE1FFFE1FFF87FFF87FFFFFFFFF1FFFE0FFF07FFF8FFFFFFFFFF0FFFF07FE0FFFF0FFFFFFFFFF0FFFF81F81FFFF0FFFFFFFFFF8FFFFC0003FFFF1FFFFFFFFFF87FFFE0007FFFE1FFFFFFFFFFC7FFFF801FFFFE3FFFFFFFFFFC3FFFFE07FFFFC3FFFFFFFFFFC3FFFFFFFFFFFC3FFFFFFFFFFE1FFFFFFFFFFF87FFFFFFFFFFE1FFFFFFFFFFF87FFFFFFFFFFF0FFFFFFFFFFF0FFFFFFFFFFFF0FFFFFFFFFFF0FFFFFFFFFFFF87FFFFFFFFFE1FFFFFFFFFFFF87FFFFFFFFFE1FFFFFFFFFFFFC3FFFFFFFFFC3FFFFFFFFFFFFC3FFFFFFFFFC3FFFFFFFFFFFFE3FFFFFFFFFC7FFFFFFFFF,
		ram_block1a_175.operation_mode = "rom",
		ram_block1a_175.port_a_address_clear = "none",
		ram_block1a_175.port_a_address_width = 13,
		ram_block1a_175.port_a_data_out_clear = "none",
		ram_block1a_175.port_a_data_out_clock = "clock0",
		ram_block1a_175.port_a_data_width = 1,
		ram_block1a_175.port_a_first_address = 57344,
		ram_block1a_175.port_a_first_bit_number = 7,
		ram_block1a_175.port_a_last_address = 65535,
		ram_block1a_175.port_a_logical_ram_depth = 130400,
		ram_block1a_175.port_a_logical_ram_width = 24,
		ram_block1a_175.ram_block_type = "AUTO",
		ram_block1a_175.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_176
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_176portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_176.clk0_core_clock_enable = "ena0",
		ram_block1a_176.clk0_input_clock_enable = "none",
		ram_block1a_176.clk0_output_clock_enable = "none",
		ram_block1a_176.connectivity_checking = "OFF",
		ram_block1a_176.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_176.init_file_layout = "port_a",
		ram_block1a_176.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_176.mem_init0 = 2048'hFFFFEC0DBC15BCF2BFFFFFFFFFFFFB60CCD8610E3FFFFFFFFFFFFFBA06D185C65C9FFFFFFFFFFFF86461A1FF779EFFFFFFFFFFFF472709A5E34DFFFFFFFFFFFFEC41B0DAEFBC1C7FFFFFFFFFFF06EE03B5FF3DFFFFFFFFFFFFE03AC029FF817E7FFFFFFFFFFF80D40337FF23EFFFFFFFFFFFF0040008FFF87E3FFFFFFFFFFD015002ABFC97F7FFFFFFFFFFF01B2022BF9CBF3FFFFFFFFFFC03F203BBFDBFF7FFFFFFFFFFE04F90333FF9FF7FFFFFFFFFFE87110939FD1BE7FFFFFFFFFFA8B360B67EA0FEBFFFFFFFFFFE1B8F86457D5E7BFFFFFFFFFF9D98E74832DF8E1FFFFFFFFFFD758D141D9FF369FFFFFFFFFF989058E1F49FE93FFFFFFFFFF8AB03F21A,
		ram_block1a_176.mem_init1 = 2048'h6FFFFFFFFFFFFFFFFFFA1FFF85FFFFFFFFFFFFFFFFFFF35FACFFFFFFFFFFFFFFFFFFFF2CF34FFFFFFFFFFFFFFFFFFFFC4923FFFFFFFFFFFFFFFFFFFFF1F8FFFFFFFFFFFFFFFFFFFFFE9697FFFFFFFFFFFFFFFFFFFFFC93FFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFE21C41FB7AFFFFFFFFFFFFFFFDC0B41CDFD7FFFFFFFFFFFFFFA00401CE7FFFFFFFFFFFFFFFF401B41CC3FEFFFFFFFFFFFFFEA06F21FBDFF7FFFFFFFFFFFFFD04FC19BFF17FFFFFFFF,
		ram_block1a_176.mem_init2 = 2048'hFFFF5FFFFFFFFFEFFFFFFFFFFFFFF2FFFFFFFFF8FFFFFFFFFFFFFEA7FFFFFFFED7FFFFFFFFFFFFF67FFFFFFFFEFFFFFFFFFFFFFF9FFFFFFFFE9FFFFFFFFFFFFFF83FFFFFFFD1FFFFFFFFFFFFFFE5FFFFFFFA7FFFFFFFFFFFFFFABFFFFFFFD5FFFFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFFFC5FFFFFFFA3FFFFFFFFFFFFFFF8FFFFFFF1FFFFFFFFFFFFFFFEB7FFFFFED7FFFFFFFFFFFFFFF9FFFFFFF9FFFFFFFFFFFFFFFF43FFFFFC2FFFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFB3FFFFFCDFFFFFFFFFFFFFFFFF5FFFFFAFFFFFFFFFFFFFFFFFF07FFFE0FFFFFFFFFFFFFFFFFF7FFFFFEFFFFFFFFFFFFFFFFFF37FFFECFFFFFFFFFFFFFFFFFF65FFFA,
		ram_block1a_176.mem_init3 = 2048'h7FFBFFFFFFFFFC2FFF61FF046FFF43FFFFFFFFE3FFFE76F8E7FFFC7FFFFFFFFE9FFF82AE841FFF97FFFFFFFFF9FFFF3B7BCFFFF1FFFFFFFFFF97FFE3E97C7FFE9FFFFFFFFFFB7FFFA4025FFFE5FFFFFFFFFFAFFFFF1F8FFFFF5FFFFFFFFFFE7FFFEC937FFFC7FFFFFFFFFFCBFFFE2F47FFFD3FFFFFFFFFFABFFFFA05FFFFD5FFFFFFFFFFF8FFFFEF7FFFF1FFFFFFFFFFFF0FFFFFFFFFFF0FFFFFFFFFFFE57FFFFFFFFFEA7FFFFFFFFFFEA7FFFFFFFFFE57FFFFFFFFFFF7BFFFFFFFFFDEFFFFFFFFFFFF1FFFFFFFFFFE8FFFFFFFFFFFFF7FFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFCFFFFFFFFFF93FFFFFFFFFFFFF1FFFFFFFFF8FFFFFFFFFF,
		ram_block1a_176.operation_mode = "rom",
		ram_block1a_176.port_a_address_clear = "none",
		ram_block1a_176.port_a_address_width = 13,
		ram_block1a_176.port_a_data_out_clear = "none",
		ram_block1a_176.port_a_data_out_clock = "clock0",
		ram_block1a_176.port_a_data_width = 1,
		ram_block1a_176.port_a_first_address = 57344,
		ram_block1a_176.port_a_first_bit_number = 8,
		ram_block1a_176.port_a_last_address = 65535,
		ram_block1a_176.port_a_logical_ram_depth = 130400,
		ram_block1a_176.port_a_logical_ram_width = 24,
		ram_block1a_176.ram_block_type = "AUTO",
		ram_block1a_176.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_177
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_177portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_177.clk0_core_clock_enable = "ena0",
		ram_block1a_177.clk0_input_clock_enable = "none",
		ram_block1a_177.clk0_output_clock_enable = "none",
		ram_block1a_177.connectivity_checking = "OFF",
		ram_block1a_177.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_177.init_file_layout = "port_a",
		ram_block1a_177.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_177.mem_init0 = 2048'hFFFFD4FBAB956AFA3FFFFFFFFFFFFD5FF4E8BFFE33FFFFFFFFFFFF8B6FFF9B44C6DFFFFFFFFFFFFBFFCFFE56354FFFFFFFFFFFFFF7F6FB78EFAACFFFFFFFFFFFFBD9AFBBAFFFBEFFFFFFFFFFFEFF99FED1FD95EFFFFFFFFFFFEFF2DFEBBFD43E7FFFFFFFFFFE7EDFFD37FDBBFFFFFFFFFFFFCFF03FEAFFD87FBFFFFFFFFFFCFFC7FFBBFD2FF3FFFFFFFFFFFFDBFFEBFFAD7FBFFFFFFFFFFDFCDBFBD5F8B7F3FFFFFFFFFFEF89DFFE9F51FFFFFFFFFFFFFDFB7FF1ADF6FFEFFFFFFFFFFFCF9EE7A86F698FFFFFFFFFFFFD3F327215757457FFFFFFFFFFDF7F63D1E2FE649FFFFFFFFFFD2EF1CD924DE21DFFFFFFFFFFE8FFB5C950DF117FFFFFFFFFFAFFF9BF9D,
		ram_block1a_177.mem_init1 = 2048'hCFFFFFFFFFFFFFFFFFFED000B7FFFFFFFFFFFFFFFFFFD68016BFFFFFFFFFFFFFFFFFFF3264CFFFFFFFFFFFFFFFFFFFFFE97FFFFFFFFFFFFFFFFFFFFFE79E7FFFFFFFFFFFFFFFFFFFFE6667FFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFF5CD39F23D7FFFFFFFFFFFFFFEBEF79DFFE1FFFFFFFFFFFFFFFFECB9EFFF8FFFFFFFFFFFFFF5FE3B9DC3F9FFFFFFFFFFFFFEBFFD59DB1F9FFFFFFFFFFFFFDEFFAF9BB5FF3FFFFFFFF,
		ram_block1a_177.mem_init2 = 2048'hFFFF00000000004FFFFFFFFFFFFFFE800000001BFFFFFFFFFFFFFEC000000000B7FFFFFFFFFFFFF4800000000AFFFFFFFFFFFFFF7400000002EFFFFFFFFFFFFFF80000000011FFFFFFFFFFFFFFF200000004FFFFFFFFFFFFFFFBC00000003DFFFFFFFFFFFFFFCC000000033FFFFFFFFFFFFFFD800000001BFFFFFFFFFFFFFFF30000000CFFFFFFFFFFFFFFFEF0000000F7FFFFFFFFFFFFFFFC80000013FFFFFFFFFFFFFFFFE40000027FFFFFFFFFFFFFFFFB4000002DFFFFFFFFFFFFFFFFF4000002FFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFE800017FFFFFFFFFFFFFFFFFE580001A7FFFFFFFFFFFFFFFFFB00000DFFFFFFFFFFFFFFFFFF360006,
		ram_block1a_177.mem_init3 = 2048'h80073FFFFFFFFD8000FCF1FBF0001BFFFFFFFFEA0005FFCF7A00057FFFFFFFFE60000D1FEB000067FFFFFFFFF480005875A00012FFFFFFFFFEC800021D84000137FFFFFFFFFB00001E0780000DFFFFFFFFFFE80000D6B000007FFFFFFFFFFCC000170E800003FFFFFFFFFF9E0000D9B000079FFFFFFFFFFB00000AF500000DFFFFFFFFFFF300002640000CFFFFFFFFFFFFA000000000005FFFFFFFFFFFF380000000001CFFFFFFFFFFFFE000000000007FFFFFFFFFFFF9C00000000039FFFFFFFFFFFF7C0000000003EFFFFFFFFFFFF8400000000061FFFFFFFFFFFFD00000000000BFFFFFFFFFFFFDA0000000005BFFFFFFFFFFFFCF000000000F3FFFFFFFFF,
		ram_block1a_177.operation_mode = "rom",
		ram_block1a_177.port_a_address_clear = "none",
		ram_block1a_177.port_a_address_width = 13,
		ram_block1a_177.port_a_data_out_clear = "none",
		ram_block1a_177.port_a_data_out_clock = "clock0",
		ram_block1a_177.port_a_data_width = 1,
		ram_block1a_177.port_a_first_address = 57344,
		ram_block1a_177.port_a_first_bit_number = 9,
		ram_block1a_177.port_a_last_address = 65535,
		ram_block1a_177.port_a_logical_ram_depth = 130400,
		ram_block1a_177.port_a_logical_ram_width = 24,
		ram_block1a_177.ram_block_type = "AUTO",
		ram_block1a_177.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_178
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_178portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_178.clk0_core_clock_enable = "ena0",
		ram_block1a_178.clk0_input_clock_enable = "none",
		ram_block1a_178.clk0_output_clock_enable = "none",
		ram_block1a_178.connectivity_checking = "OFF",
		ram_block1a_178.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_178.init_file_layout = "port_a",
		ram_block1a_178.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_178.mem_init0 = 2048'hFFFFDEFD1EBC76F03FFFFFFFFFFFFFE7394A521F91FFFFFFFFFFFFAEEAE739CB5B5FFFFFFFFFFFF772F722A78E3EFFFFFFFFFFFF355DF351ED76FFFFFFFFFFFFFFBECF934F6C7FFFFFFFFFFFFEFEFDFBC3F84DE7FFFFFFFFFFF7CA1FFEBF9AFFFFFFFFFFFFFEFF53FDFBFF5BFFFFFFFFFFFFEFEDBFFFFFCCFFBFFFFFFFFFFFFE53FF7BFE4FF3FFFFFFFFFFDFC33FDE7F933F3FFFFFFFFFFEFDF9FAADFC03FBFFFFFFFFFFCFBCBFB87F28DF3FFFFFFFFFFDFDFCF316FC97EFFFFFFFFFFFF77A57F52E523F7FFFFFFFFFFA3AAF6720E1CA5FFFFFFFFFFFBAE7BA62D8BF1F7FFFFFFFFFFB85F76CBC54ED73FFFFFFFFFFDECFBC8B683F883FFFFFFFFFFDD9FADDBE,
		ram_block1a_178.mem_init1 = 2048'h5FFFFFFFFFFFFFFFFFF8280141FFFFFFFFFFFFFFFFFFE3204C7FFFFFFFFFFFFFFFFFFF559AAFFFFFFFFFFFFFFFFFFFF01080FFFFFFFFFFFFFFFFFFFFC1083FFFFFFFFFFFFFFFFFFFFE8017FFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFF7D53BD5BDFFFFFFFFFFFFFFF97FEFBD9FF3FFFFFFFFFFFFFF1FEDBBD87FCFFFFFFFFFFFFFF5FCBBBE2FFAFFFFFFFFFFFFFF9FCFDB90DFE7FFFFFFFFFFFFE8F9BBBAE3F63FFFFFFFF,
		ram_block1a_178.mem_init2 = 2048'hFFFE600000000027FFFFFFFFFFFFEB00000000017FFFFFFFFFFFFF08000000018FFFFFFFFFFFFFF90000000001FFFFFFFFFFFFFF44000000022FFFFFFFFFFFFFF98000000009FFFFFFFFFFFFFFA0000000005FFFFFFFFFFFFFFCC000000033FFFFFFFFFFFFFFDA00000005BFFFFFFFFFFFFFFE1000000087FFFFFFFFFFFFFFE4000000027FFFFFFFFFFFFFFEA800000157FFFFFFFFFFFFFFF200000004FFFFFFFFFFFFFFFFCC0000033FFFFFFFFFFFFFFFF980000019FFFFFFFFFFFFFFFF8A0000051FFFFFFFFFFFFFFFFD1000008BFFFFFFFFFFFFFFFFF6000006FFFFFFFFFFFFFFFFFE88000117FFFFFFFFFFFFFFFFF4400022FFFFFFFFFFFFFFFFFFA20004,
		ram_block1a_178.mem_init3 = 2048'h00013FFFFFFFFC10004AFF01200083FFFFFFFFF000010618880000FFFFFFFFFEE00043CE9C200077FFFFFFFFF800021C63840001FFFFFFFFFE000014CF32800007FFFFFFFFF78000A20450001EFFFFFFFFFF040004060200020FFFFFFFFFF940003000C00009FFFFFFFFFF8C0001D6B800031FFFFFFFFFF82000039C000041FFFFFFFFFFC400000F0000023FFFFFFFFFFE300000000000C7FFFFFFFFFFEA0000000000057FFFFFFFFFFE28000000000147FFFFFFFFFFFD00000000000BFFFFFFFFFFFF1000000000008FFFFFFFFFFFFEC00000000037FFFFFFFFFFFFEC00000000037FFFFFFFFFFFFF80000000001FFFFFFFFFFFFFE100000000087FFFFFFFFF,
		ram_block1a_178.operation_mode = "rom",
		ram_block1a_178.port_a_address_clear = "none",
		ram_block1a_178.port_a_address_width = 13,
		ram_block1a_178.port_a_data_out_clear = "none",
		ram_block1a_178.port_a_data_out_clock = "clock0",
		ram_block1a_178.port_a_data_width = 1,
		ram_block1a_178.port_a_first_address = 57344,
		ram_block1a_178.port_a_first_bit_number = 10,
		ram_block1a_178.port_a_last_address = 65535,
		ram_block1a_178.port_a_logical_ram_depth = 130400,
		ram_block1a_178.port_a_logical_ram_width = 24,
		ram_block1a_178.ram_block_type = "AUTO",
		ram_block1a_178.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_179
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_179portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_179.clk0_core_clock_enable = "ena0",
		ram_block1a_179.clk0_input_clock_enable = "none",
		ram_block1a_179.clk0_output_clock_enable = "none",
		ram_block1a_179.connectivity_checking = "OFF",
		ram_block1a_179.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_179.init_file_layout = "port_a",
		ram_block1a_179.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_179.mem_init0 = 2048'hFFFFFEFB9EEFCB0F7FFFFFFFFFFFF9E731FF26D169FFFFFFFFFFFFA7EF6677A4A59FFFFFFFFFFFF37AF77759FBF3FFFFFFFFFFFF778FF75F12E91FFFFFFFFFFFFF99CFFC9095A17FFFFFFFFFFF7DDDFBDA07B607FFFFFFFFFFFFDADFFF404FC07FFFFFFFFFFEFFD3FCEC03E40FFFFFFFFFFFCFE53FEF803780BFFFFFFFFFFCFE53FEEC02E807FFFFFFFFFFEFDBFFCF404E407FFFFFFFFFFDFDFDFBF207FC07FFFFFFFFFFEF9DDFBDE0D720BFFFFFFFFFFCFF8CF7EB0F281FFFFFFFFFFFE77BF7F4D127F17FFFFFFFFFFF37AF677E9FA4A7FFFFFFFFFFFA67F3F7A7416BFFFFFFFFFFFFCEF3DCEFEB1AEFFFFFFFFFFFDCEFBFCE91E0FBFFFFFFFFFFFDDFFBD9E5,
		ram_block1a_179.mem_init1 = 2048'h5FFFFFFFFFFFFFFFFFFA000005FFFFFFFFFFFFFFFFFFD10008BFFFFFFFFFFFFFFFFFFF50F0AFFFFFFFFFFFFFFFFFFFFC59A3FFFFFFFFFFFFFFFFFFFFF9F9FFFFFFFFFFFFFFFFFFFFFF50AFFFFFFFFFFFFFFFFFFFFFFD9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFF7DDBE2E427FFFFFFFFFFFFFFCFE7FE26801FFFFFFFFFFFFFFBFEDBE27800FFFFFFFFFFFFFF5FCBBE3F404FFFFFFFFFFFFFF1FFF9E6F206FFFFFFFFFFFFFFEFB9FE57E0DBFFFFFFFF,
		ram_block1a_179.mem_init2 = 2048'hFFFF40000000002FFFFFFFFFFFFFE300000000087FFFFFFFFFFFFFB8000000015FFFFFFFFFFFFFF5000000000AFFFFFFFFFFFFFF48000000012FFFFFFFFFFFFFF98000000019FFFFFFFFFFFFFFC4000000023FFFFFFFFFFFFFFE6000000067FFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFC2000000043FFFFFFFFFFFFFFE6000000067FFFFFFFFFFFFFFE2000000047FFFFFFFFFFFFFFFB0000000DFFFFFFFFFFFFFFFF880000011FFFFFFFFFFFFFFFFD8000001BFFFFFFFFFFFFFFFF860000061FFFFFFFFFFFFFFFFD2000004BFFFFFFFFFFFFFFFFC40000023FFFFFFFFFFFFFFFFF300000CFFFFFFFFFFFFFFFFFFC800013FFFFFFFFFFFFFFFFFFA40002,
		ram_block1a_179.mem_init3 = 2048'h0003FFFFFFFFFE20008CF107100047FFFFFFFFF700015E6828000EFFFFFFFFFEE00023E60C400077FFFFFFFFF000021979840000FFFFFFFFFFB80008A6510001DFFFFFFFFFF70000449220000EFFFFFFFFFF080000198000010FFFFFFFFFF940001402800009FFFFFFFFFFA80001CF3800015FFFFFFFFFFAE0000204000075FFFFFFFFFFF200001F800004FFFFFFFFFFFF700000000000EFFFFFFFFFFFE90000000000097FFFFFFFFFFF8800000000011FFFFFFFFFFFFC800000000013FFFFFFFFFFFFC400000000023FFFFFFFFFFFFEC00000000037FFFFFFFFFFFFE200000000047FFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFC200000000043FFFFFFFFF,
		ram_block1a_179.operation_mode = "rom",
		ram_block1a_179.port_a_address_clear = "none",
		ram_block1a_179.port_a_address_width = 13,
		ram_block1a_179.port_a_data_out_clear = "none",
		ram_block1a_179.port_a_data_out_clock = "clock0",
		ram_block1a_179.port_a_data_width = 1,
		ram_block1a_179.port_a_first_address = 57344,
		ram_block1a_179.port_a_first_bit_number = 11,
		ram_block1a_179.port_a_last_address = 65535,
		ram_block1a_179.port_a_logical_ram_depth = 130400,
		ram_block1a_179.port_a_logical_ram_width = 24,
		ram_block1a_179.ram_block_type = "AUTO",
		ram_block1a_179.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_180
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_180portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_180.clk0_core_clock_enable = "ena0",
		ram_block1a_180.clk0_input_clock_enable = "none",
		ram_block1a_180.clk0_output_clock_enable = "none",
		ram_block1a_180.connectivity_checking = "OFF",
		ram_block1a_180.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_180.init_file_layout = "port_a",
		ram_block1a_180.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_180.mem_init0 = 2048'hFFFFF0FC42C422003FFFFFFFFFFFFF07481C092003FFFFFFFFFFFFE0E0E94801001FFFFFFFFFFFF70A178D108103FFFFFFFFFFFF7041F4E200220FFFFFFFFFFFE7A40FC2000241FFFFFFFFFFFFFE21FA2000440FFFFFFFFFFFEFD51FE0002080FFFFFFFFFFFFFF2BFC0000000FFFFFFFFFFFDFE2BFE0001000FFFFFFFFFFFDFEA3FF08001007FFFFFFFFFFDFC47FD08000803FFFFFFFFFFFFC05F804020007FFFFFFFFFFEF823F840044003FFFFFFFFFFDFC12F04000C00FFFFFFFFFFFF7430786008020FFFFFFFFFFFEB8286040011017FFFFFFFFFFE29783040000907FFFFFFFFFFE11F052C0800887FFFFFFFFFFE12F862C4000447FFFFFFFFFFE23F825C2,
		ram_block1a_180.mem_init1 = 2048'h9FFFFFFFFFFFFFFFFFFB8FFF1DFFFFFFFFFFFFFFFFFFFD3FCBFFFFFFFFFFFFFFFFFFFF20F04FFFFFFFFFFFFFFFFFFFFD909BFFFFFFFFFFFFFFFFFFFFD606BFFFFFFFFFFFFFFFFFFFFFCF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFC2BC1081FFFFFFFFFFFFFFFBFE8FC01003FFFFFFFFFFFFFF7FE23C10001FFFFFFFFFFFFFF1FC43C00002FFFFFFFFFFFFFE5FE01C000007FFFFFFFFFFFFD0FA43C00400BFFFFFFFF,
		ram_block1a_180.mem_init2 = 2048'hFFFEAFFFFFFFFF57FFFFFFFFFFFFF6FFFFFFFFF2FFFFFFFFFFFFFFDFFFFFFFFFBFFFFFFFFFFFFFF27FFFFFFFE4FFFFFFFFFFFFFFE7FFFFFFFE7FFFFFFFFFFFFFFEBFFFFFFFD7FFFFFFFFFFFFFF97FFFFFFFE9FFFFFFFFFFFFFFB3FFFFFFFCDFFFFFFFFFFFFFFC5FFFFFFFA3FFFFFFFFFFFFFFEBFFFFFFFD7FFFFFFFFFFFFFFEAFFFFFFF57FFFFFFFFFFFFFFE6FFFFFFF67FFFFFFFFFFFFFFFD7FFFFFEBFFFFFFFFFFFFFFFFAFFFFFFF5FFFFFFFFFFFFFFFFEBFFFFFD7FFFFFFFFFFFFFFFFD3FFFFFCBFFFFFFFFFFFFFFFFE9FFFFF97FFFFFFFFFFFFFFFFFAFFFFF5FFFFFFFFFFFFFFFFFF57FFFEAFFFFFFFFFFFFFFFFFFABFFFD5FFFFFFFFFFFFFFFFFF95FFFA,
		ram_block1a_180.mem_init3 = 2048'hFFFA7FFFFFFFFE9FFFD2E0FCBFFF97FFFFFFFFF9FFF88E9791FFF9FFFFFFFFFF0FFFCC0F733FFF0FFFFFFFFFF5FFFF66766FFFFAFFFFFFFFFFCFFFE330CC7FFF3FFFFFFFFFF97FFF59F9AFFFE9FFFFFFFFFFAFFFF8E971FFFF5FFFFFFFFFFA7FFFC3FC3FFFC5FFFFFFFFFF9FFFFF402FFFFF9FFFFFFFFFFF7FFFF969FFFFEFFFFFFFFFFFEBFFFFFFFFFFFD7FFFFFFFFFFFBFFFFFFFFFFFDFFFFFFFFFFFF5FFFFFFFFFFFAFFFFFFFFFFFFCFFFFFFFFFFF3FFFFFFFFFFFF2FFFFFFFFFFF4FFFFFFFFFFFFE7FFFFFFFFFE7FFFFFFFFFFFF97FFFFFFFFFE9FFFFFFFFFFFFB7FFFFFFFFFEDFFFFFFFFFFFFE5FFFFFFFFFA7FFFFFFFFFFFFE9FFFFFFFFF97FFFFFFFFF,
		ram_block1a_180.operation_mode = "rom",
		ram_block1a_180.port_a_address_clear = "none",
		ram_block1a_180.port_a_address_width = 13,
		ram_block1a_180.port_a_data_out_clear = "none",
		ram_block1a_180.port_a_data_out_clock = "clock0",
		ram_block1a_180.port_a_data_width = 1,
		ram_block1a_180.port_a_first_address = 57344,
		ram_block1a_180.port_a_first_bit_number = 12,
		ram_block1a_180.port_a_last_address = 65535,
		ram_block1a_180.port_a_logical_ram_depth = 130400,
		ram_block1a_180.port_a_logical_ram_width = 24,
		ram_block1a_180.ram_block_type = "AUTO",
		ram_block1a_180.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_181
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_181portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_181.clk0_core_clock_enable = "ena0",
		ram_block1a_181.clk0_input_clock_enable = "none",
		ram_block1a_181.clk0_output_clock_enable = "none",
		ram_block1a_181.connectivity_checking = "OFF",
		ram_block1a_181.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_181.init_file_layout = "port_a",
		ram_block1a_181.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_181.mem_init0 = 2048'hFFFFE0FC40FFDDFF7FFFFFFFFFFFFF17011FF7FF7DFFFFFFFFFFFFE8E8E07FFEFEFFFFFFFFFFFFF702078EEFFFFCFFFFFFFFFFFF7451F07FFF5DFFFFFFFFFFFFFF802FC5FFBFFEFFFFFFFFFFFFFE01F83BFFFBF7FFFFFFFFFFEFC05FE3FFDFFFFFFFFFFFFFFFFF03FD37FFFFF7FFFFFFFFFFFFE8BFE3FFEEFF7FFFFFFFFFFDFE0BFF37FEFFFBFFFFFFFFFFFFD07FC3FFFF7FBFFFFFFFFFFDFC01FA3BFFFFFFFFFFFFFFFFCFA23F81FFBBBFBFFFFFFFFFFDFC40F47DFFDFF3FFFFFFFFFFE703178EFF7FFFBFFFFFFFFFFEB8A0687EFFEFEBFFFFFFFFFFE2078B177EFFFFBFFFFFFFFFFE51F440FFFDF75BFFFFFFFFFFC00F822FBDFFFFFFFFFFFFFFFE03FA01FF,
		ram_block1a_181.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFDF000FBFFFFFFFFFFFFFFFFFFCF402F3FFFFFFFFFFFFFFFFFFEFD0BF7FFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFCFFF3FFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFF7D03FFF7F7FFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE0BFEFFFFFFFFFFFFFFFFFF5FD03FFF7FDFFFFFFFFFFFFFF1FE05FDFFFF7FFFFFFFFFFFFD2F823FFBFFB7FFFFFFFF,
		ram_block1a_181.mem_init2 = 2048'hFFFFD000000000BFFFFFFFFFFFFFEC00000000077FFFFFFFFFFFFF7000000000EFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFF3800000001CFFFFFFFFFFFFFFF400000002FFFFFFFFFFFFFFFB800000001DFFFFFFFFFFFFFFD800000001BFFFFFFFFFFFFFFDE00000007BFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFD0000000BFFFFFFFFFFFFFFFEC000000037FFFFFFFFFFFFFFF680000016FFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFBC000003DFFFFFFFFFFFFFFFFB8000001DFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFCF00000F3FFFFFFFFFFFFFFFFFE800017FFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFE0007,
		ram_block1a_181.mem_init3 = 2048'h0007FFFFFFFFFFC0003AEFFDC0003FFFFFFFFFEC0005F6FFFA00037FFFFFFFFED0001FF6FF8000B7FFFFFFFFEE0000FF7FF000077FFFFFFFFF60001FFFFF80006FFFFFFFFFF78000BDFBD0001EFFFFFFFFFFF80007F9FE0001FFFFFFFFFFFF80002FFF40003FFFFFFFFFFFB000003FC00000DFFFFFFFFFFDC000049200003BFFFFFFFFFFDC000000000003BFFFFFFFFFFCE0000000000073FFFFFFFFFFEE0000000000077FFFFFFFFFFE60000000000067FFFFFFFFFFF700000000000EFFFFFFFFFFFF300000000000CFFFFFFFFFFFFB80000000001DFFFFFFFFFFFF9800000000019FFFFFFFFFFFFFE0000000007FFFFFFFFFFFFFFE0000000007FFFFFFFFFF,
		ram_block1a_181.operation_mode = "rom",
		ram_block1a_181.port_a_address_clear = "none",
		ram_block1a_181.port_a_address_width = 13,
		ram_block1a_181.port_a_data_out_clear = "none",
		ram_block1a_181.port_a_data_out_clock = "clock0",
		ram_block1a_181.port_a_data_width = 1,
		ram_block1a_181.port_a_first_address = 57344,
		ram_block1a_181.port_a_first_bit_number = 13,
		ram_block1a_181.port_a_last_address = 65535,
		ram_block1a_181.port_a_logical_ram_depth = 130400,
		ram_block1a_181.port_a_logical_ram_width = 24,
		ram_block1a_181.ram_block_type = "AUTO",
		ram_block1a_181.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_182
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_182portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_182.clk0_core_clock_enable = "ena0",
		ram_block1a_182.clk0_input_clock_enable = "none",
		ram_block1a_182.clk0_output_clock_enable = "none",
		ram_block1a_182.connectivity_checking = "OFF",
		ram_block1a_182.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_182.init_file_layout = "port_a",
		ram_block1a_182.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_182.mem_init0 = 2048'hFFFFFEFFDEC79C073FFFFFFFFFFFFBF779FC71E073FFFFFFFFFFFFEFEFEF4F0E0E1FFFFFFFFFFFFF7AF7FCE0F1E1FFFFFFFFFFFF77DFF7DE071C0FFFFFFFFFFFFFBDEFFDC03BC0FFFFFFFFFFFEFFFDFBF803F80FFFFFFFFFFFEFDFDFFF801F807FFFFFFFFFFFFFFBFDF001F007FFFFFFFFFFFFEFBFEF000E007FFFFFFFFFFFFEFBFFF000F007FFFFFFFFFFDFDFFFDF801F007FFFFFFFFFFDFDFDFBF803F803FFFFFFFFFFEFBFFFBDC03B803FFFFFFFFFFFFFDEF7DC079C07FFFFFFFFFFD77BF7FCE071E0FFFFFFFFFFFDBFAF6F4E0F0E0FFFFFFFFFFFDAF7FBF470E0F1FFFFFFFFFFFDDFF7DEC79C071FFFFFFFFFFFFDEFBFEC39C07BFFFFFFFFFFFFFFFBFDC3,
		ram_block1a_182.mem_init1 = 2048'h1FFFFFFFFFFFFFFFFFFC3FFFC3FFFFFFFFFFFFFFFFFFE0FFF07FFFFFFFFFFFFFFFFFFF07FE0FFFFFFFFFFFFFFFFFFFF80901FFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFD0BFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7DFBC1F00FFFFFFFFFFFFFFFFFEFFC0F003FFFFFFFFFFFFFFFFEFBC0F001FFFFFFFFFFFFFFDFDFBC1F001FFFFFFFFFFFFFFDFFFDC1F8037FFFFFFFFFFFFEEFBFFC3BC03FFFFFFFFF,
		ram_block1a_182.mem_init2 = 2048'hFFFE3FFFFFFFFFC7FFFFFFFFFFFFE1FFFFFFFFF87FFFFFFFFFFFFF1FFFFFFFFF8FFFFFFFFFFFFFF8FFFFFFFFF1FFFFFFFFFFFFFF87FFFFFFFE1FFFFFFFFFFFFFF8FFFFFFFFF1FFFFFFFFFFFFFF87FFFFFFFE1FFFFFFFFFFFFFFC3FFFFFFFC3FFFFFFFFFFFFFFE3FFFFFFFC7FFFFFFFFFFFFFFC1FFFFFFF83FFFFFFFFFFFFFFE3FFFFFFFC7FFFFFFFFFFFFFFE1FFFFFFF87FFFFFFFFFFFFFFF1FFFFFFF8FFFFFFFFFFFFFFFF87FFFFFE1FFFFFFFFFFFFFFFF87FFFFFE1FFFFFFFFFFFFFFFF83FFFFFC1FFFFFFFFFFFFFFFFC3FFFFFC3FFFFFFFFFFFFFFFFE1FFFFF87FFFFFFFFFFFFFFFFF1FFFFF8FFFFFFFFFFFFFFFFFF0FFFFF0FFFFFFFFFFFFFFFFFF87FFFE,
		ram_block1a_182.mem_init3 = 2048'hFFFC7FFFFFFFFC3FFF86FFFE1FFFC3FFFFFFFFE1FFFE36FFC7FFF87FFFFFFFFF3FFFE1FFF87FFFCFFFFFFFFFE1FFFE0FEF07FFF87FFFFFFFFF0FFFF879E1FFFF0FFFFFFFFFF8FFFFC3FC3FFFF1FFFFFFFFFF07FFFE0607FFFE0FFFFFFFFFF8FFFFE0007FFFF1FFFFFFFFFF87FFFFC03FFFFE1FFFFFFFFFFC7FFFFEF7FFFFE3FFFFFFFFFFE3FFFFFFFFFFFC7FFFFFFFFFFE3FFFFFFFFFFFC7FFFFFFFFFFF1FFFFFFFFFFF8FFFFFFFFFFFF0FFFFFFFFFFF0FFFFFFFFFFFF8FFFFFFFFFFF1FFFFFFFFFFFF87FFFFFFFFFE1FFFFFFFFFFFFC7FFFFFFFFFE3FFFFFFFFFFFFC3FFFFFFFFFC3FFFFFFFFFFFFC3FFFFFFFFFC3FFFFFFFFFFFFC1FFFFFFFFF83FFFFFFFFF,
		ram_block1a_182.operation_mode = "rom",
		ram_block1a_182.port_a_address_clear = "none",
		ram_block1a_182.port_a_address_width = 13,
		ram_block1a_182.port_a_data_out_clear = "none",
		ram_block1a_182.port_a_data_out_clock = "clock0",
		ram_block1a_182.port_a_data_width = 1,
		ram_block1a_182.port_a_first_address = 57344,
		ram_block1a_182.port_a_first_bit_number = 14,
		ram_block1a_182.port_a_last_address = 65535,
		ram_block1a_182.port_a_logical_ram_depth = 130400,
		ram_block1a_182.port_a_logical_ram_width = 24,
		ram_block1a_182.ram_block_type = "AUTO",
		ram_block1a_182.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_183
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_183portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_183.clk0_core_clock_enable = "ena0",
		ram_block1a_183.clk0_input_clock_enable = "none",
		ram_block1a_183.clk0_output_clock_enable = "none",
		ram_block1a_183.connectivity_checking = "OFF",
		ram_block1a_183.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_183.init_file_layout = "port_a",
		ram_block1a_183.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_183.mem_init0 = 2048'hFFFFC100213863F8FFFFFFFFFFFFFC0886038E1F8FFFFFFFFFFFFF901010B0F1F1FFFFFFFFFFFFF88508031F0E1FFFFFFFFFFFFF88200821F8E3FFFFFFFFFFFFF04210023FC43FFFFFFFFFFFFF00020407FC07FFFFFFFFFFFFF02020007FE07FFFFFFFFFFFFE0004020FFE0FFFFFFFFFFFFFE0104010FFF1FFFFFFFFFFFFFE0104000FFF0FFFFFFFFFFFFFE02000207FE0FFFFFFFFFFFFFE02020407FC07FFFFFFFFFFFFD04000423FC47FFFFFFFFFFFFC00210823F863FBFFFFFFFFFFC88408031F8E1F3FFFFFFFFFFC405090B1F0F1F3FFFFFFFFFFC508040B8F1F0E3FFFFFFFFFFC2008213863F8E3FFFFFFFFFFC2104013C63F843FFFFFFFFFFC0004023C,
		ram_block1a_183.mem_init1 = 2048'h1FFFFFFFFFFFFFFFFFFC1FFF83FFFFFFFFFFFFFFFFFFE0FFF07FFFFFFFFFFFFFFFFFFF03FC0FFFFFFFFFFFFFFFFFFFF80601FFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFF82043E0FFFFFFFFFFFFFFFFFC01003F0FFFFFFFFFFFFFFFFF801043F0FFFFFFFFFFFFFFFFF202043E0FFEFFFFFFFFFFFFFE200023E07FCFFFFFFFFFFFFFE104003C43FC7FFFFFFFF,
		ram_block1a_183.mem_init2 = 2048'hFFFE1FFFFFFFFF87FFFFFFFFFFFFF1FFFFFFFFF8FFFFFFFFFFFFFF0FFFFFFFFF0FFFFFFFFFFFFFF0FFFFFFFFF0FFFFFFFFFFFFFF8FFFFFFFFF1FFFFFFFFFFFFFF87FFFFFFFE1FFFFFFFFFFFFFFC7FFFFFFFE3FFFFFFFFFFFFFFC7FFFFFFFE3FFFFFFFFFFFFFFC3FFFFFFFC3FFFFFFFFFFFFFFE3FFFFFFFC7FFFFFFFFFFFFFFE1FFFFFFF87FFFFFFFFFFFFFFF1FFFFFFF8FFFFFFFFFFFFFFFF0FFFFFFF0FFFFFFFFFFFFFFFF0FFFFFFF0FFFFFFFFFFFFFFFF87FFFFFE1FFFFFFFFFFFFFFFFC7FFFFFE3FFFFFFFFFFFFFFFFC3FFFFFC3FFFFFFFFFFFFFFFFE1FFFFF87FFFFFFFFFFFFFFFFE0FFFFF07FFFFFFFFFFFFFFFFF07FFFE0FFFFFFFFFFFFFFFFFF83FFFC,
		ram_block1a_183.mem_init3 = 2048'hFFFC3FFFFFFFFE3FFFC1F0003FFFC7FFFFFFFFE3FFFC0F6003FFFC7FFFFFFFFE1FFFE00F007FFF87FFFFFFFFF1FFFF00F00FFFF8FFFFFFFFFF1FFFF00600FFFF8FFFFFFFFFF0FFFF80001FFFF0FFFFFFFFFF8FFFFC0003FFFF1FFFFFFFFFF87FFFF000FFFFE1FFFFFFFFFFC7FFFF801FFFFE3FFFFFFFFFFC3FFFFF0FFFFFC3FFFFFFFFFFC3FFFFFFFFFFFC3FFFFFFFFFFE1FFFFFFFFFFF87FFFFFFFFFFE1FFFFFFFFFFF87FFFFFFFFFFF1FFFFFFFFFFF8FFFFFFFFFFFF0FFFFFFFFFFF0FFFFFFFFFFFF8FFFFFFFFFFF1FFFFFFFFFFFF87FFFFFFFFFE1FFFFFFFFFFFFC7FFFFFFFFFE3FFFFFFFFFFFFC3FFFFFFFFFC3FFFFFFFFFFFFE3FFFFFFFFFC7FFFFFFFFF,
		ram_block1a_183.operation_mode = "rom",
		ram_block1a_183.port_a_address_clear = "none",
		ram_block1a_183.port_a_address_width = 13,
		ram_block1a_183.port_a_data_out_clear = "none",
		ram_block1a_183.port_a_data_out_clock = "clock0",
		ram_block1a_183.port_a_data_width = 1,
		ram_block1a_183.port_a_first_address = 57344,
		ram_block1a_183.port_a_first_bit_number = 15,
		ram_block1a_183.port_a_last_address = 65535,
		ram_block1a_183.port_a_logical_ram_depth = 130400,
		ram_block1a_183.port_a_logical_ram_width = 24,
		ram_block1a_183.ram_block_type = "AUTO",
		ram_block1a_183.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_184
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_184portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_184.clk0_core_clock_enable = "ena0",
		ram_block1a_184.clk0_input_clock_enable = "none",
		ram_block1a_184.clk0_output_clock_enable = "none",
		ram_block1a_184.connectivity_checking = "OFF",
		ram_block1a_184.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_184.init_file_layout = "port_a",
		ram_block1a_184.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_184.mem_init0 = 2048'hFFFFC100022C0100BFFFFFFFFFFFFE000A1288210DFFFFFFFFFFFF9018002030903FFFFFFFFFFFFC81118F090911FFFFFFFFFFFF4840045208432FFFFFFFFFFFE42400422084427FFFFFFFFFFE0022002600461FFFFFFFFFFFF00020204000417FFFFFFFFFFE81000208010807FFFFFFFFFFE00840008021813FFFFFFFFFFE0008010C031003FFFFFFFFFFF02040100020003FFFFFFFFFFD0204040602000BFFFFFFFFFFD0000004208040BFFFFFFFFFFC0440086000021BFFFFFFFFFF90440809108610BFFFFFFFFFFC40C8800090A1A1FFFFFFFFFF8000851A0100901FFFFFFFFFFC000C7024021841FFFFFFFFFFC0204012C420041FFFFFFFFFF820062022,
		ram_block1a_184.mem_init1 = 2048'hEFFFFFFFFFFFFFFFFFFA9FFF95FFFFFFFFFFFFFFFFFFF6FFF6FFFFFFFFFFFFFFFFFFFF21084FFFFFFFFFFFFFFFFFFFFC4923FFFFFFFFFFFFFFFFFFFFF0F0FFFFFFFFFFFFFFFFFFFFFE9697FFFFFFFFFFFFFFFFFFFFFC93FFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFF230C21042FFFFFFFFFFFFFFF8C10021101DFFFFFFFFFFFFFF8000C220006FFFFFFFFFFFFFF60104220406FFFFFFFFFFFFFE00006220006FFFFFFFFFFFFFE302002042047FFFFFFFF,
		ram_block1a_184.mem_init2 = 2048'hFFFF1FFFFFFFFFCFFFFFFFFFFFFFF2FFFFFFFFF4FFFFFFFFFFFFFEB7FFFFFFFED7FFFFFFFFFFFFF4FFFFFFFFFAFFFFFFFFFFFFFF8FFFFFFFFE1FFFFFFFFFFFFFF8FFFFFFFFF1FFFFFFFFFFFFFFE3FFFFFFFC7FFFFFFFFFFFFFFADFFFFFFFB5FFFFFFFFFFFFFFF3FFFFFFFCFFFFFFFFFFFFFFFCBFFFFFFFD3FFFFFFFFFFFFFFF9FFFFFFF9FFFFFFFFFFFFFFFEBFFFFFFFD7FFFFFFFFFFFFFFF8FFFFFFF1FFFFFFFFFFFFFFFF4FFFFFFF2FFFFFFFFFFFFFFFFC7FFFFFE3FFFFFFFFFFFFFFFFB1FFFFF8DFFFFFFFFFFFFFFFFF3FFFFFCFFFFFFFFFFFFFFFFFF3FFFFFCFFFFFFFFFFFFFFFFFF77FFFEEFFFFFFFFFFFFFFFFFF2BFFFD4FFFFFFFFFFFFFFFFFF75FFFA,
		ram_block1a_184.mem_init3 = 2048'hFFFCFFFFFFFFFC3FFF19F0018FFFC3FFFFFFFFE4FFFED63037FFF27FFFFFFFFEBFFFE52F0A7FFFD7FFFFFFFFF9FFFD69696BFFF9FFFFFFFFFFB7FFEB831D7FFEDFFFFFFFFFF87FFF8AF51FFFE1FFFFFFFFFFAFFFFA4F25FFFF5FFFFFFFFFFF7FFFC59A3FFFEFFFFFFFFFFFC7FFFE59A7FFFE3FFFFFFFFFFADFFFFD6BFFFFB5FFFFFFFFFFF1FFFFE67FFFF8FFFFFFFFFFFF4FFFFFFFFFFF2FFFFFFFFFFFE2FFFFFFFFFFF47FFFFFFFFFFEA7FFFFFFFFFE57FFFFFFFFFFF57FFFFFFFFFEAFFFFFFFFFFFF13FFFFFFFFFC8FFFFFFFFFFFFEFFFFFFFFFFF7FFFFFFFFFFFFF5FFFFFFFFFAFFFFFFFFFFFFFC3FFFFFFFFFE3FFFFFFFFFFFFF9FFFFFFFFFDFFFFFFFFFF,
		ram_block1a_184.operation_mode = "rom",
		ram_block1a_184.port_a_address_clear = "none",
		ram_block1a_184.port_a_address_width = 13,
		ram_block1a_184.port_a_data_out_clear = "none",
		ram_block1a_184.port_a_data_out_clock = "clock0",
		ram_block1a_184.port_a_data_width = 1,
		ram_block1a_184.port_a_first_address = 57344,
		ram_block1a_184.port_a_first_bit_number = 16,
		ram_block1a_184.port_a_last_address = 65535,
		ram_block1a_184.port_a_logical_ram_depth = 130400,
		ram_block1a_184.port_a_logical_ram_width = 24,
		ram_block1a_184.ram_block_type = "AUTO",
		ram_block1a_184.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_185
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_185portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_185.clk0_core_clock_enable = "ena0",
		ram_block1a_185.clk0_input_clock_enable = "none",
		ram_block1a_185.clk0_output_clock_enable = "none",
		ram_block1a_185.connectivity_checking = "OFF",
		ram_block1a_185.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_185.init_file_layout = "port_a",
		ram_block1a_185.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_185.mem_init0 = 2048'hFFFFE1F8408C2208FFFFFFFFFFFFFF0702180C2187FFFFFFFFFFFF9870E1091010FFFFFFFFFFFFF383078B018812FFFFFFFFFFFF3C10F46208E02FFFFFFFFFFFF3800FC0008003FFFFFFFFFFFF7E03FA0204040FFFFFFFFFFFF7C03FC00060C0FFFFFFFFFFFE7E03FF0C000817FFFFFFFFFFCFE07FE0000081FFFFFFFFFFFDFE0BFE08021007FFFFFFFFFFDFE07FC00000C03FFFFFFFFFFDFE05FE00020403FFFFFFFFFFCF821F80200420BFFFFFFFFFFCF830FC4104E203FFFFFFFFFFC7070F8D018230BFFFFFFFFFFCF860E8B1908111FFFFFFFFFFC28707190A00801FFFFFFFFFFC50F810800100C1FFFFFFFFFF802FC6384020001FFFFFFFFFF801FC0580,
		ram_block1a_185.mem_init1 = 2048'hCFFFFFFFFFFFFFFFFFFEAFFF57FFFFFFFFFFFFFFFFFFD43FC2BFFFFFFFFFFFFFFFFFFF3402CFFFFFFFFFFFFFFFFFFFFF8F1FFFFFFFFFFFFFFFFFFFFFE70E7FFFFFFFFFFFFFFFFFFFFE6667FFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFF5E0F830067FFFFFFFFFFFFFF93E8781103DFFFFFFFFFFFFFFBFF07800804FFFFFFFFFFFFFF7FD07820C00FFFFFFFFFFFFFF1FC038404047FFFFFFFFFFFFC3FA238062083FFFFFFFF,
		ram_block1a_185.mem_init2 = 2048'hFFFF4FFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC7FFFFFFFE37FFFFFFFFFFFFF77FFFFFFFE6FFFFFFFFFFFFFF67FFFFFFFE6FFFFFFFFFFFFFF93FFFFFFFC9FFFFFFFFFFFFFFF3FFFFFFFCFFFFFFFFFFFFFFFB1FFFFFFF8DFFFFFFFFFFFFFFC9FFFFFFF93FFFFFFFFFFFFFFDBFFFFFFFDBFFFFFFFFFFFFFFF4FFFFFFF2FFFFFFFFFFFFFFFEEFFFFFFF77FFFFFFFFFFFFFFFE7FFFFFE7FFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFB3FFFFFCDFFFFFFFFFFFFFFFFF1FFFFF8FFFFFFFFFFFFFFFFFF9FFFFF9FFFFFFFFFFFFFFFFFFEFFFFF7FFFFFFFFFFFFFFFFFE4FFFFF27FFFFFFFFFFFFFFFFFA7FFFE5FFFFFFFFFFFFFFFFFF33FFFC,
		ram_block1a_185.mem_init3 = 2048'hFFF93FFFFFFFFD9FFF54F002AFFF9BFFFFFFFFE8FFF9E7E0F9FFF17FFFFFFFFE6FFFCEC6973FFF67FFFFFFFFF5FFFC62F263FFFAFFFFFFFFFED7FFFB58ADFFFEB7FFFFFFFFFAFFFF1C938FFFF5FFFFFFFFFFEFFFFCD9B3FFFF7FFFFFFFFFFCBFFFE39C7FFFD3FFFFFFFFFF97FFFE8617FFFE9FFFFFFFFFFB1FFFFAF5FFFF8DFFFFFFFFFFF9FFFFE07FFFF9FFFFFFFFFFFFAFFFFFFFFFFF5FFFFFFFFFFFF4FFFFFFFFFFF2FFFFFFFFFFFFD7FFFFFFFFFEBFFFFFFFFFFFFA7FFFFFFFFFE5FFFFFFFFFFFF6BFFFFFFFFFD6FFFFFFFFFFFF93FFFFFFFFFC9FFFFFFFFFFFFD1FFFFFFFFF8BFFFFFFFFFFFFD9FFFFFFFFFBBFFFFFFFFFFFFC9FFFFFFFFF93FFFFFFFFF,
		ram_block1a_185.operation_mode = "rom",
		ram_block1a_185.port_a_address_clear = "none",
		ram_block1a_185.port_a_address_width = 13,
		ram_block1a_185.port_a_data_out_clear = "none",
		ram_block1a_185.port_a_data_out_clock = "clock0",
		ram_block1a_185.port_a_data_width = 1,
		ram_block1a_185.port_a_first_address = 57344,
		ram_block1a_185.port_a_first_bit_number = 17,
		ram_block1a_185.port_a_last_address = 65535,
		ram_block1a_185.port_a_logical_ram_depth = 130400,
		ram_block1a_185.port_a_logical_ram_width = 24,
		ram_block1a_185.ram_block_type = "AUTO",
		ram_block1a_185.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_186
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_186portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_186.clk0_core_clock_enable = "ena0",
		ram_block1a_186.clk0_input_clock_enable = "none",
		ram_block1a_186.clk0_output_clock_enable = "none",
		ram_block1a_186.connectivity_checking = "OFF",
		ram_block1a_186.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_186.init_file_layout = "port_a",
		ram_block1a_186.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_186.mem_init0 = 2048'hFFFFF1F842F803F87FFFFFFFFFFFFF07030F0D0F89FFFFFFFFFFFFB0F8606870E19FFFFFFFFFFFF78B178E1F0C1DFFFFFFFFFFFFBC01F042F061FFFFFFFFFFFFF7800F841F825C7FFFFFFFFFFF7C03FA07FC47F7FFFFFFFFFFE7D07FE07FE07FFFFFFFFFFFFEFF03FE07FC07E7FFFFFFFFFFEFE07FE07FF0FEBFFFFFFFFFFDFE0BFE0FFF07FBFFFFFFFFFFEFF03FC0BFC0FF3FFFFFFFFFFFFE01FE03FA07FBFFFFFFFFFFDF821F863FC03F3FFFFFFFFFFCFC00F823F081FBFFFFFFFFFF87461F8D1F861E3FFFFFFFFFFCF0E8E8F1F1E1E3FFFFFFFFFFC207860F861E141FFFFFFFFFFC10F840F021F861FFFFFFFFFF800FC43F823F003FFFFFFFFFF803FE01FA,
		ram_block1a_186.mem_init1 = 2048'h5FFFFFFFFFFFFFFFFFF8100081FFFFFFFFFFFFFFFFFFE140287FFFFFFFFFFFFFFFFFFF41F82FFFFFFFFFFFFFFFFFFFF01680FFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFE8017FFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFF07FF0797FFFFFFFFFFFFFF97E0FFE17D5FFFFFFFFFFFFFF9FF0FFE0FFCFFFFFFFFFFFFFF3FD07FE0FFEFFFFFFFFFFFFFE1FE03FC03FC7FFFFFFFFFFFFE1F803FC03FC3FFFFFFFF,
		ram_block1a_186.mem_init2 = 2048'hFFFE1000000000C7FFFFFFFFFFFFEA00000000057FFFFFFFFFFFFF18000000018FFFFFFFFFFFFFF88000000011FFFFFFFFFFFFFF48000000012FFFFFFFFFFFFFF84000000021FFFFFFFFFFFFFFA4000000025FFFFFFFFFFFFFFC2000000043FFFFFFFFFFFFFFD600000006BFFFFFFFFFFFFFFE2000000047FFFFFFFFFFFFFFE1000000087FFFFFFFFFFFFFFEA000000057FFFFFFFFFFFFFFF080000010FFFFFFFFFFFFFFFFC80000013FFFFFFFFFFFFFFFF8C0000031FFFFFFFFFFFFFFFF820000041FFFFFFFFFFFFFFFFD0000000BFFFFFFFFFFFFFFFFF1000008FFFFFFFFFFFFFFFFFE88000117FFFFFFFFFFFFFFFFF4C00032FFFFFFFFFFFFFFFFFFA60006,
		ram_block1a_186.mem_init3 = 2048'h00063FFFFFFFFC00008DF0FB100003FFFFFFFFF1000647C7260008FFFFFFFFFEB00003AF6C0000D7FFFFFFFFF8000219FD840001FFFFFFFFFE1800108210800187FFFFFFFFF5800085FA10001AFFFFFFFFFF08000439C200010FFFFFFFFFF840002060400021FFFFFFFFFF800001000800001FFFFFFFFFF860000462000061FFFFFFFFFFC200001F8000043FFFFFFFFFFE300000000000C7FFFFFFFFFFE90000000000097FFFFFFFFFFE18000000000187FFFFFFFFFFFC800000000013FFFFFFFFFFFF0C00000000030FFFFFFFFFFFFE400000000027FFFFFFFFFFFFE200000000047FFFFFFFFFFFFF60000000004FFFFFFFFFFFFFE200000000047FFFFFFFFF,
		ram_block1a_186.operation_mode = "rom",
		ram_block1a_186.port_a_address_clear = "none",
		ram_block1a_186.port_a_address_width = 13,
		ram_block1a_186.port_a_data_out_clear = "none",
		ram_block1a_186.port_a_data_out_clock = "clock0",
		ram_block1a_186.port_a_data_width = 1,
		ram_block1a_186.port_a_first_address = 57344,
		ram_block1a_186.port_a_first_bit_number = 18,
		ram_block1a_186.port_a_last_address = 65535,
		ram_block1a_186.port_a_logical_ram_depth = 130400,
		ram_block1a_186.port_a_logical_ram_width = 24,
		ram_block1a_186.ram_block_type = "AUTO",
		ram_block1a_186.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_187
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_187portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_187.clk0_core_clock_enable = "ena0",
		ram_block1a_187.clk0_input_clock_enable = "none",
		ram_block1a_187.clk0_output_clock_enable = "none",
		ram_block1a_187.connectivity_checking = "OFF",
		ram_block1a_187.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_187.init_file_layout = "port_a",
		ram_block1a_187.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_187.mem_init0 = 2048'hFFFFC00061046200FFFFFFFFFFFFF8188500021081FFFFFFFFFFFF8808109091001FFFFFFFFFFFF0040889108300FFFFFFFFFFFF8430082100222FFFFFFFFFFFF0423006000421FFFFFFFFFFFF80000404000407FFFFFFFFFFF02040000000817FFFFFFFFFFE00040100020007FFFFFFFFFFE0180010801000FFFFFFFFFFFC01040008010803FFFFFFFFFFD0100020400000FFFFFFFFFFFF0002020404000BFFFFFFFFFFC06200420044003FFFFFFFFFFC0061040008400BFFFFFFFFFFC88010030000213FFFFFFFFFF880901001011113FFFFFFFFFF8508081000010A3FFFFFFFFFF870042108C00883FFFFFFFFFFC21000204200C43FFFFFFFFFFC00020204,
		ram_block1a_187.mem_init1 = 2048'h5FFFFFFFFFFFFFFFFFFA3FFFC5FFFFFFFFFFFFFFFFFFD0FFF0BFFFFFFFFFFFFFFFFFFF47FE2FFFFFFFFFFFFFFFFFFFFC0F03FFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFF50AFFFFFFFFFFFFFFFFFFFFFFD9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFE010000083FFFFFFFFFFFFFFFC0100000813FFFFFFFFFFFFFF80008010005FFFFFFFFFFFFFF40200000800FFFFFFFFFFFFFE200040000007FFFFFFFFFFFFC204200004007FFFFFFFF,
		ram_block1a_187.mem_init2 = 2048'hFFFF3FFFFFFFFF8FFFFFFFFFFFFFE3FFFFFFFFFC7FFFFFFFFFFFFF9FFFFFFFFF9FFFFFFFFFFFFFF4FFFFFFFFF2FFFFFFFFFFFFFF47FFFFFFFE2FFFFFFFFFFFFFF8FFFFFFFFF1FFFFFFFFFFFFFFC7FFFFFFFE3FFFFFFFFFFFFFFE3FFFFFFFC7FFFFFFFFFFFFFFF3FFFFFFFCFFFFFFFFFFFFFFFC1FFFFFFF83FFFFFFFFFFFFFFE3FFFFFFFC7FFFFFFFFFFFFFFE3FFFFFFFC7FFFFFFFFFFFFFFF9FFFFFFF9FFFFFFFFFFFFFFFF87FFFFFE1FFFFFFFFFFFFFFFFC7FFFFFE3FFFFFFFFFFFFFFFF83FFFFFC1FFFFFFFFFFFFFFFFD3FFFFFCBFFFFFFFFFFFFFFFFC1FFFFF83FFFFFFFFFFFFFFFFF1FFFFF8FFFFFFFFFFFFFFFFFFCFFFFF3FFFFFFFFFFFFFFFFFFA7FFFE,
		ram_block1a_187.mem_init3 = 2048'hFFFCFFFFFFFFFE3FFF83F0001FFFC7FFFFFFFFF1FFFC2F7043FFF8FFFFFFFFFE9FFFE04E007FFF97FFFFFFFFF1FFFE007007FFF8FFFFFFFFFF9FFFF84421FFFF9FFFFFFFFFF4FFFFC2943FFFF2FFFFFFFFFF07FFFE0F07FFFE0FFFFFFFFFF8FFFFE0007FFFF1FFFFFFFFFFA7FFFFC03FFFFE5FFFFFFFFFFA7FFFFE97FFFFE5FFFFFFFFFFF3FFFFFFFFFFFCFFFFFFFFFFFF3FFFFFFFFFFFCFFFFFFFFFFFE9FFFFFFFFFFF97FFFFFFFFFFF9FFFFFFFFFFF9FFFFFFFFFFFFCFFFFFFFFFFF3FFFFFFFFFFFFCFFFFFFFFFFF3FFFFFFFFFFFFE7FFFFFFFFFE7FFFFFFFFFFFFE3FFFFFFFFFC7FFFFFFFFFFFFF3FFFFFFFFFCFFFFFFFFFFFFFC1FFFFFFFFF83FFFFFFFFF,
		ram_block1a_187.operation_mode = "rom",
		ram_block1a_187.port_a_address_clear = "none",
		ram_block1a_187.port_a_address_width = 13,
		ram_block1a_187.port_a_data_out_clear = "none",
		ram_block1a_187.port_a_data_out_clock = "clock0",
		ram_block1a_187.port_a_data_width = 1,
		ram_block1a_187.port_a_first_address = 57344,
		ram_block1a_187.port_a_first_bit_number = 19,
		ram_block1a_187.port_a_last_address = 65535,
		ram_block1a_187.port_a_logical_ram_depth = 130400,
		ram_block1a_187.port_a_logical_ram_width = 24,
		ram_block1a_187.ram_block_type = "AUTO",
		ram_block1a_187.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_188
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_188portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_188.clk0_core_clock_enable = "ena0",
		ram_block1a_188.clk0_input_clock_enable = "none",
		ram_block1a_188.clk0_output_clock_enable = "none",
		ram_block1a_188.connectivity_checking = "OFF",
		ram_block1a_188.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_188.init_file_layout = "port_a",
		ram_block1a_188.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_188.mem_init0 = 2048'hFFFFC1FC21C022007FFFFFFFFFFFFD0F861C080007FFFFFFFFFFFFB0F0F0C011013FFFFFFFFFFFFB870F05100002FFFFFFFFFFFFF861F84000A23FFFFFFFFFFFF7C21FC20040007FFFFFFFFFFF7E03FC0000041FFFFFFFFFFFEFE03FE00020017FFFFFFFFFFEFF07FE0800000FFFFFFFFFFFCFF0FFF00011007FFFFFFFFFFEFF07FF0800000BFFFFFFFFFFCFE07FE0000080FFFFFFFFFFFEFE03FC0400000FFFFFFFFFFFDFC03FC00044407FFFFFFFFFFDFC21F84200200BFFFFFFFFFFCF870F840080003FFFFFFFFFFC7870F0C0001113FFFFFFFFFFC70F870C8100003FFFFFFFFFFC21F861C00208A3FFFFFFFFFFC21FC21C4000003FFFFFFFFFFC03FC03C0,
		ram_block1a_188.mem_init1 = 2048'h9FFFFFFFFFFFFFFFFFFBE0007DFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFF3C03CFFFFFFFFFFFFFFFFFFFFDFFFBFFFFFFFFFFFFFFFFFFFFD7FEBFFFFFFFFFFFFFFFFFFFFFCF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFEFE07C0080FFFFFFFFFFFFFFFCFF0FC0001DFFFFFFFFFFFFFFBFF07C10006FFFFFFFFFFFFFF3FE07C00002FFFFFFFFFFFFFE3FE03C20000FFFFFFFFFFFFFC1FC03C040047FFFFFFFF,
		ram_block1a_188.mem_init2 = 2048'hFFFEE00000000077FFFFFFFFFFFFF40000000002FFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFF3000000000CFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFF98000000019FFFFFFFFFFFFFFB800000001DFFFFFFFFFFFFFFCC000000033FFFFFFFFFFFFFFEC000000037FFFFFFFFFFFFFFEE000000077FFFFFFFFFFFFFFE4000000027FFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFB0000000DFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFD8000001BFFFFFFFFFFFFFFFFEC0000037FFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFF700000EFFFFFFFFFFFFFFFFFFB80001DFFFFFFFFFFFFFFFFFF9C0003,
		ram_block1a_188.mem_init3 = 2048'h00037FFFFFFFFEC00038E1FDC00037FFFFFFFFFC0003EEFFFC0003FFFFFFFFFF60001F0F7F80006FFFFFFFFFF60000FEE7F00006FFFFFFFFFFF0000FF6FF0000FFFFFFFFFFFB00007D0BE0000DFFFFFFFFFFB00003F0FC0000DFFFFFFFFFFB80000FFF00001DFFFFFFFFFF9800007FE000019FFFFFFFFFFFC00000F000003FFFFFFFFFFFEC0000000000037FFFFFFFFFFFE000000000007FFFFFFFFFFFF6000000000006FFFFFFFFFFFFF00000000000FFFFFFFFFFFFF300000000000CFFFFFFFFFFFFF80000000001FFFFFFFFFFFFF9800000000019FFFFFFFFFFFFB80000000001DFFFFFFFFFFFFEC00000000037FFFFFFFFFFFFEC00000000037FFFFFFFFF,
		ram_block1a_188.operation_mode = "rom",
		ram_block1a_188.port_a_address_clear = "none",
		ram_block1a_188.port_a_address_width = 13,
		ram_block1a_188.port_a_data_out_clear = "none",
		ram_block1a_188.port_a_data_out_clock = "clock0",
		ram_block1a_188.port_a_data_width = 1,
		ram_block1a_188.port_a_first_address = 57344,
		ram_block1a_188.port_a_first_bit_number = 20,
		ram_block1a_188.port_a_last_address = 65535,
		ram_block1a_188.port_a_logical_ram_depth = 130400,
		ram_block1a_188.port_a_logical_ram_width = 24,
		ram_block1a_188.ram_block_type = "AUTO",
		ram_block1a_188.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_189
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_189portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_189.clk0_core_clock_enable = "ena0",
		ram_block1a_189.clk0_input_clock_enable = "none",
		ram_block1a_189.clk0_output_clock_enable = "none",
		ram_block1a_189.connectivity_checking = "OFF",
		ram_block1a_189.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_189.init_file_layout = "port_a",
		ram_block1a_189.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_189.mem_init0 = 2048'hFFFFC000003841F83FFFFFFFFFFFFC000003861F09FFFFFFFFFFFF80000030E0F0DFFFFFFFFFFFF00000020F0E1DFFFFFFFFFFFF00000021F841DFFFFFFFFFFFE00000003F843EFFFFFFFFFFFF00000003FC03E7FFFFFFFFFFF00000007FC07E7FFFFFFFFFFE00000007FE0FF7FFFFFFFFFFC0000000FFE0FF3FFFFFFFFFFC00000007FE0FF7FFFFFFFFFFE00000007FE07F7FFFFFFFFFFE00000003FC07F3FFFFFFFFFFC00000003F803FBFFFFFFFFFFC00000021F843F3FFFFFFFFFFC00000021F0E1F3FFFFFFFFFFC00000030F0E0E3FFFFFFFFFFC00000030E1F0E3FFFFFFFFFFC0000003861F043FFFFFFFFFFC0000003843F843FFFFFFFFFFC0000003C,
		ram_block1a_189.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFDE0007BFFFFFFFFFFFFFFFFFFCF000F3FFFFFFFFFFFFFFFFFFEFC03F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF3FFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFE80003E07E7FFFFFFFFFFFFFF800003F0FE3FFFFFFFFFFFFFF000003E0FF9FFFFFFFFFFFFFF000003E07FCFFFFFFFFFFFFFF000003C07FCFFFFFFFFFFFFFE000003C03F87FFFFFFFF,
		ram_block1a_189.mem_init2 = 2048'hFFFFE0000000007FFFFFFFFFFFFFEE00000000077FFFFFFFFFFFFF7000000000EFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFF3000000000CFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFB800000001DFFFFFFFFFFFFFFD800000001BFFFFFFFFFFFFFFDC00000003BFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFEE000000077FFFFFFFFFFFFFFF70000000EFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFB8000001DFFFFFFFFFFFFFFFFB8000001DFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFCE0000073FFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFC0003,
		ram_block1a_189.mem_init3 = 2048'h0003FFFFFFFFFFC0003DF003C0003FFFFFFFFFEC0003C7003C00037FFFFFFFFEE0001E0F07800077FFFFFFFFEE0000F060F000077FFFFFFFFF70000F861F0000EFFFFFFFFFF700007E07E0000EFFFFFFFFFFF00003FFFC0000FFFFFFFFFFFF80000FFF00001FFFFFFFFFFFB800007FE00001DFFFFFFFFFFDC00000F000003BFFFFFFFFFFDC000000000003BFFFFFFFFFFCE0000000000073FFFFFFFFFFEE0000000000077FFFFFFFFFFE700000000000E7FFFFFFFFFFF700000000000EFFFFFFFFFFFF380000000001CFFFFFFFFFFFFB80000000001DFFFFFFFFFFFF9800000000019FFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFC0000000003FFFFFFFFFF,
		ram_block1a_189.operation_mode = "rom",
		ram_block1a_189.port_a_address_clear = "none",
		ram_block1a_189.port_a_address_width = 13,
		ram_block1a_189.port_a_data_out_clear = "none",
		ram_block1a_189.port_a_data_out_clock = "clock0",
		ram_block1a_189.port_a_data_width = 1,
		ram_block1a_189.port_a_first_address = 57344,
		ram_block1a_189.port_a_first_bit_number = 21,
		ram_block1a_189.port_a_last_address = 65535,
		ram_block1a_189.port_a_logical_ram_depth = 130400,
		ram_block1a_189.port_a_logical_ram_width = 24,
		ram_block1a_189.ram_block_type = "AUTO",
		ram_block1a_189.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_190
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_190portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_190.clk0_core_clock_enable = "ena0",
		ram_block1a_190.clk0_input_clock_enable = "none",
		ram_block1a_190.clk0_output_clock_enable = "none",
		ram_block1a_190.connectivity_checking = "OFF",
		ram_block1a_190.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_190.init_file_layout = "port_a",
		ram_block1a_190.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_190.mem_init0 = 2048'hFFFFC000000000003FFFFFFFFFFFFC000000000001FFFFFFFFFFFF8000000000001FFFFFFFFFFFF0000000000000FFFFFFFFFFFF0000000000000FFFFFFFFFFFF0000000000000FFFFFFFFFFFF00000000000007FFFFFFFFFFE0000000000000FFFFFFFFFFFE00000000000007FFFFFFFFFFE00000000000007FFFFFFFFFFC00000000000003FFFFFFFFFFE00000000000007FFFFFFFFFFC00000000000007FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000,
		ram_block1a_190.mem_init1 = 2048'h1FFFFFFFFFFFFFFFFFFC1FFF83FFFFFFFFFFFFFFFFFFE0FFF07FFFFFFFFFFFFFFFFFFF03FC0FFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFD0BFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000017FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFE000000000007FFFFFFFFFFFFC000000000003FFFFFFFF,
		ram_block1a_190.mem_init2 = 2048'hFFFE1FFFFFFFFF87FFFFFFFFFFFFE1FFFFFFFFF87FFFFFFFFFFFFF0FFFFFFFFF0FFFFFFFFFFFFFF8FFFFFFFFF1FFFFFFFFFFFFFF8FFFFFFFFF1FFFFFFFFFFFFFF87FFFFFFFE1FFFFFFFFFFFFFF87FFFFFFFE1FFFFFFFFFFFFFFC7FFFFFFFE3FFFFFFFFFFFFFFE3FFFFFFFC7FFFFFFFFFFFFFFC3FFFFFFFC3FFFFFFFFFFFFFFE1FFFFFFF87FFFFFFFFFFFFFFE1FFFFFFF87FFFFFFFFFFFFFFF0FFFFFFF0FFFFFFFFFFFFFFFF8FFFFFFF1FFFFFFFFFFFFFFFF87FFFFFE1FFFFFFFFFFFFFFFF87FFFFFE1FFFFFFFFFFFFFFFFC3FFFFFC3FFFFFFFFFFFFFFFFE1FFFFF87FFFFFFFFFFFFFFFFF0FFFFF0FFFFFFFFFFFFFFFFFF07FFFE0FFFFFFFFFFFFFFFFFF83FFFC,
		ram_block1a_190.mem_init3 = 2048'hFFFC7FFFFFFFFC3FFFC0E0003FFFC3FFFFFFFFE3FFFC0E6003FFFC7FFFFFFFFF1FFFE006007FFF8FFFFFFFFFE1FFFF00600FFFF87FFFFFFFFF0FFFF00600FFFF0FFFFFFFFFF8FFFF80001FFFF1FFFFFFFFFF0FFFFC0003FFFF0FFFFFFFFFF87FFFF000FFFFE1FFFFFFFFFF87FFFF801FFFFE1FFFFFFFFFFC3FFFFF0FFFFFC3FFFFFFFFFFE3FFFFFFFFFFFC7FFFFFFFFFFE1FFFFFFFFFFF87FFFFFFFFFFF1FFFFFFFFFFF8FFFFFFFFFFFF0FFFFFFFFFFF0FFFFFFFFFFFF8FFFFFFFFFFF1FFFFFFFFFFFF87FFFFFFFFFE1FFFFFFFFFFFFC7FFFFFFFFFE3FFFFFFFFFFFFC7FFFFFFFFFE3FFFFFFFFFFFFC3FFFFFFFFFC3FFFFFFFFFFFFC3FFFFFFFFFC3FFFFFFFFF,
		ram_block1a_190.operation_mode = "rom",
		ram_block1a_190.port_a_address_clear = "none",
		ram_block1a_190.port_a_address_width = 13,
		ram_block1a_190.port_a_data_out_clear = "none",
		ram_block1a_190.port_a_data_out_clock = "clock0",
		ram_block1a_190.port_a_data_width = 1,
		ram_block1a_190.port_a_first_address = 57344,
		ram_block1a_190.port_a_first_bit_number = 22,
		ram_block1a_190.port_a_last_address = 65535,
		ram_block1a_190.port_a_logical_ram_depth = 130400,
		ram_block1a_190.port_a_logical_ram_width = 24,
		ram_block1a_190.ram_block_type = "AUTO",
		ram_block1a_190.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_191
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_191portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_191.clk0_core_clock_enable = "ena0",
		ram_block1a_191.clk0_input_clock_enable = "none",
		ram_block1a_191.clk0_output_clock_enable = "none",
		ram_block1a_191.connectivity_checking = "OFF",
		ram_block1a_191.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_191.init_file_layout = "port_a",
		ram_block1a_191.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_191.mem_init0 = 2048'hFFFFC000000000003FFFFFFFFFFFF8000000000003FFFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000001FFFFFFFFFFFF0000000000000FFFFFFFFFFFF0000000000000FFFFFFFFFFFE0000000000000FFFFFFFFFFFE00000000000007FFFFFFFFFFE00000000000007FFFFFFFFFFE00000000000007FFFFFFFFFFE00000000000007FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000,
		ram_block1a_191.mem_init1 = 2048'h1FFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFE000000000007FFFFFFFFFFFFE000000000007FFFFFFFF,
		ram_block1a_191.mem_init2 = 2048'hFFFE000000000007FFFFFFFFFFFFF00000000000FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFE0000000007FFFFFFFFFFFFFFE0000000007FFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFF800000,
		ram_block1a_191.mem_init3 = 2048'h00003FFFFFFFFE000000F000000007FFFFFFFFE0000006600000007FFFFFFFFE0000000F00000007FFFFFFFFF0000000F0000000FFFFFFFFFF000000000000000FFFFFFFFFF000000000000000FFFFFFFFFF800000000000001FFFFFFFFFF800000000000001FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFFE00000000000007FFFFFFFFFFE00000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000001FFFFFFFFFFFFC000000000003FFFFFFFFFFFFC000000000003FFFFFFFFFFFFE000000000007FFFFFFFFF,
		ram_block1a_191.operation_mode = "rom",
		ram_block1a_191.port_a_address_clear = "none",
		ram_block1a_191.port_a_address_width = 13,
		ram_block1a_191.port_a_data_out_clear = "none",
		ram_block1a_191.port_a_data_out_clock = "clock0",
		ram_block1a_191.port_a_data_width = 1,
		ram_block1a_191.port_a_first_address = 57344,
		ram_block1a_191.port_a_first_bit_number = 23,
		ram_block1a_191.port_a_last_address = 65535,
		ram_block1a_191.port_a_logical_ram_depth = 130400,
		ram_block1a_191.port_a_logical_ram_width = 24,
		ram_block1a_191.ram_block_type = "AUTO",
		ram_block1a_191.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_192
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_192portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_192.clk0_core_clock_enable = "ena0",
		ram_block1a_192.clk0_input_clock_enable = "none",
		ram_block1a_192.clk0_output_clock_enable = "none",
		ram_block1a_192.connectivity_checking = "OFF",
		ram_block1a_192.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_192.init_file_layout = "port_a",
		ram_block1a_192.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_192.mem_init0 = 2048'hD0000300000C0000BFFFFFFFFA00070600000E0005FFFFFFFF8C000410000200031FFFFFFFFD80064F000066001BFFFFFFFFDC008FE000031003BFFFFFFFF9400AFE0000150029FFFFFFFFA80003F0000400015FFFFFFFF3400F5E00002F002CFFFFFFFF6800EBE0000170016FFFFFFFF200005D0000600004FFFFFFFFF400FFD00001F002FFFFFFFFFBC00C3C000043003DFFFFFFFFC00073F80004E0003FFFFFFFF880001E0000000011FFFFFFFFB40022E800044002DFFFFFFFF900054F80002A0009FFFFFFFFFC001EFC00078003FFFFFFFFFEA001DBA001B80057FFFFFFFFE000147D000280007FFFFFFFFD4000B7C800D0002BFFFFFFFFFA00072F800E,
		ram_block1a_192.mem_init1 = 2048'hFFFFFFFFFFFFFFFFE37EF7EC7FFFFFFFFFFFFFFFE4290009427FFFFFFFFFFFFFFE6600000667FFFFFFFFFFFFFF81000000081FFFFFFFFFFFFFFF600000006FFFFFFFFFFFFFFD84000000021BFFFFFFFFFFFFC400000000023FFFFFFFFFFFF6200000000046FFFFFFFFFFFF540000000002AFFFFFFFFFFFE68000000000167FFFFFFFFFFD500000000000ABFFFFFFFFFFF60000B6D00006FFFFFFFFFFFC20002606400043FFFFFFFFFFCC0007C93E00033FFFFFFFFFFCC000E606700033FFFFFFFFFF000041CF3820000FFFFFFFFFF18002970E940018FFFFFFFFFEC000168016800037FFFFFFFFC00000E0007000003FFFFFFFFE2003240002CC0047FFFFFFFF,
		ram_block1a_192.mem_init2 = 2048'hDFFDA0037FFFFFFFFFFFFFFFF3FFF6000FFFFFFFFFFFFFFFFDFFEFE8000FFFFFFFFFFFFFFFBFFDFE4000FFFFFFFFFFFFFFF3FFEFFA001FFFFFFFFFFFFFFFBFEDFFB000FFFFFFFFFFFFFFEAC5FFFC8001FFFFFFFFFFFFFF9C4FFFE5509FFFFFFFFFFFFFFFFFFFFFF157FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF56AFFFFFFFFFFFFFFFFFFFFF639C6FFFFFFFFFFFFFFFFFFF14E6728FFFFFFFFFFFFFFFFFC18666183,
		ram_block1a_192.mem_init3 = 2048'hFFFFFFFFFFFFFFBFFD7FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFE5FFF7FFFFFFFFFFFFFFFFFFFEFFFDFFFFFFFFFFFFFFFFFFFFE9FEBFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFF3FDBFFFFFFFFFFFFFFFFFFFFFCFDBFFFFFFFFFFFFFFFFFFFFFAF8FFFFFFFFFFFFFFFFFFFFFF8FA7FFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFE71FFFFFFFFFFFFFFFFFFFFFFCFEFFFFFFFFFFFFFFFFFFFFFFF16FFFFFFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFFFFFFFFFF99FFFFFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFFFFFFFFEB8BE3FFFFFFFFFFFFFFFFFFEB46EF17FFFFFFFFFFFFFFFFFA381E60FFFFFFFFFFFFFFFFFF,
		ram_block1a_192.operation_mode = "rom",
		ram_block1a_192.port_a_address_clear = "none",
		ram_block1a_192.port_a_address_width = 13,
		ram_block1a_192.port_a_data_out_clear = "none",
		ram_block1a_192.port_a_data_out_clock = "clock0",
		ram_block1a_192.port_a_data_width = 1,
		ram_block1a_192.port_a_first_address = 65536,
		ram_block1a_192.port_a_first_bit_number = 0,
		ram_block1a_192.port_a_last_address = 73727,
		ram_block1a_192.port_a_logical_ram_depth = 130400,
		ram_block1a_192.port_a_logical_ram_width = 24,
		ram_block1a_192.ram_block_type = "AUTO",
		ram_block1a_192.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_193
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_193portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_193.clk0_core_clock_enable = "ena0",
		ram_block1a_193.clk0_input_clock_enable = "none",
		ram_block1a_193.clk0_output_clock_enable = "none",
		ram_block1a_193.connectivity_checking = "OFF",
		ram_block1a_193.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_193.init_file_layout = "port_a",
		ram_block1a_193.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_193.mem_init0 = 2048'hC1FFDE7FFFE7BFF83FFFFFFFFF5FFC89FFFF13FFAFFFFFFFFFB7FF89AFFFF11FFEDFFFFFFFFFBFFACFFFFFF5FFDFFFFFFFFFABFFB5DFFFFADFFD5FFFFFFFFBFFF57EFFFF8AFFFDFFFFFFFFF7FFFDDFFFFDFFFEFFFFFFFFF23FFEDEFFFFD7FFC4FFFFFFFFABFFB7EFFFFCDFFD5FFFFFFFF6BFFB1DFFFFEDFFD6FFFFFFFFA3FF57EFFFF8AFFC5FFFFFFFF2BFFF7DFFFFEFFFD4FFFFFFFFB7FFA5E7FFFE5FFEDFFFFFFFFC3FFD7FFFFFABFFC3FFFFFFFFCBFFD8F7FFF1BFFD3FFFFFFFFF3FFDCFBFFFBBFFCFFFFFFFFF8FFFD973FFF1BFFF1FFFFFFFFDFFFF6FBFFF6FFFFBFFFFFFFFDBFFE03CFFF07FFDBFFFFFFFFDFFFEE3D7FC77FFFBFFFFFFFFC1FFF87EFFE1,
		ram_block1a_193.mem_init1 = 2048'hFFFFFFFFFFFFFFFFCEB4F2D73FFFFFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFFFD7DFFFFFBEBFFFFFFFFFFFFFF993FFFFFC99FFFFFFFFFFFFFE76FFFFFFF6E7FFFFFFFFFFFFCC3FFFFFFFC33FFFFFFFFFFFF897FFFFFFFE91FFFFFFFFFFFF73FFFFFFFFFCEFFFFFFFFFFFFAFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFD0BFFFFBBFFFFFFFFFFCAFFFE4027FFF53FFFFFFFFFFDBFFF9F0F9FFFDBFFFFFFFFFF37FFFC30C3FFFECFFFFFFFFFFEFFFF3B0DCFFFF7FFFFFFFFFFCFFFD7C63EBFFF3FFFFFFFFFECFFF88BFD11FFF37FFFFFFFFE3FFF9FFFFF9FFFC7FFFFFFFFDEFFFB7FFFEDFFF7BFFFFFFFFC5FFFCBFFFD3FFFA3FFFFFFFF,
		ram_block1a_193.mem_init2 = 2048'hFFFD4003FFFFFFFFFFFFFFFFEFFFBF0007FFFFFFFFFFFFFFFDFFE3C8007FFFFFFFFFFFFFFF9FFD7E4002FFFFFFFFFFFFFFFFFFDFF2000FFFFFFFFFFFFFFFFFFBFFF000BFFFFFFFFFFFFFEC457FFD8007FFFFFFFFFFFFFF8D1FFFEAE58FFFFFFFFFFFFFFFFFFFFF891FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF36CFFFFFFFFFFFFFFFFFFFFE9D6B97FFFFFFFFFFFFFFFFFF67462E6FFFFFFFFFFFFFFFFFF569696AF,
		ram_block1a_193.mem_init3 = 2048'hFFFFFFFFFFFFFEFFF97FFFFFFFFFFFFFFFFFFFF9FFCFFFFFFFFFFFFFFFFFFFFE5FFAFFFFFFFFFFFFFFFFFFFFE7FF5FFFFFFFFFFFFFFFFFFFFE5FF5FFFFFFFFFFFFFFFFFFFFF7FFBFFFFFFFFFFFFFFFFFFFFF9FC3FFFFFFFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFF77F7FFFFFFFFFFFFFFFFFFFFFDFC7FFFFFFFFFFFFFFFFFFFFFD72FFFFFFFFFFFFFFFFFFFFFFF39FFFFFFFFFFFFFFFFFFFFFFFB2FFFFFFFFFFFFFFFFFFFFFFE9CFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFFFFFFFFFFFFF55FFFFFFFFFFFFFFFFFFFFFE3EBE07FFFFFFFFFFFFFFFFFC7E0F2EFFFFFFFFFFFFFFFFFFBFEB8E0AFFFFFFFFFFFFFFFFF,
		ram_block1a_193.operation_mode = "rom",
		ram_block1a_193.port_a_address_clear = "none",
		ram_block1a_193.port_a_address_width = 13,
		ram_block1a_193.port_a_data_out_clear = "none",
		ram_block1a_193.port_a_data_out_clock = "clock0",
		ram_block1a_193.port_a_data_width = 1,
		ram_block1a_193.port_a_first_address = 65536,
		ram_block1a_193.port_a_first_bit_number = 1,
		ram_block1a_193.port_a_last_address = 73727,
		ram_block1a_193.port_a_logical_ram_depth = 130400,
		ram_block1a_193.port_a_logical_ram_width = 24,
		ram_block1a_193.ram_block_type = "AUTO",
		ram_block1a_193.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_194
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_194portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_194.clk0_core_clock_enable = "ena0",
		ram_block1a_194.clk0_input_clock_enable = "none",
		ram_block1a_194.clk0_output_clock_enable = "none",
		ram_block1a_194.connectivity_checking = "OFF",
		ram_block1a_194.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_194.init_file_layout = "port_a",
		ram_block1a_194.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_194.mem_init0 = 2048'hC80039000009C0013FFFFFFFFE20036C00006C0047FFFFFFFFE8003520000AC0017FFFFFFFF9C004EE0000720039FFFFFFFFF00061C000006000FFFFFFFFF8C00CFD0000530031FFFFFFFF8C00C5D0000030031FFFFFFFFCC00C9E0000330033FFFFFFFFC4008BE0000310023FFFFFFFF4C0085D0000210032FFFFFFFF4400CFD0000530022FFFFFFFFC40023E0000440023FFFFFFFF84004FE0000320021FFFFFFFFD00012F800008000BFFFFFFFFB00065F0000A6000DFFFFFFFFDC0031F00000C003BFFFFFFFFE80039F00001C0017FFFFFFFF8C0023BA001C40031FFFFFFFFC200117C000880043FFFFFFFFFC0001BE00180003FFFFFFFFFC200045F8022,
		ram_block1a_194.mem_init1 = 2048'hFFFFFFFFFFFFFFFF82F8F1F41FFFFFFFFFFFFFFFF4D20004B2FFFFFFFFFFFFFFFC3300000CC3FFFFFFFFFFFFFFE0C00000307FFFFFFFFFFFFFE970000000E97FFFFFFFFFFFFDA0000000005BFFFFFFFFFFFFE3800000001C7FFFFFFFFFFFFA200000000045FFFFFFFFFFFF4400000000022FFFFFFFFFFFE98000000000197FFFFFFFFFFE7000030C0000E7FFFFFFFFFFC10001402800083FFFFFFFFFFCA00076F6E00053FFFFFFFFFF140003801C00028FFFFFFFFFF00001E76E780000FFFFFFFFFF2000309690C0004FFFFFFFFFF100073E07CE0008FFFFFFFFFE4000AD000B500027FFFFFFFFE70001E00078000E7FFFFFFFFD20019C000398004BFFFFFFFF,
		ram_block1a_194.mem_init2 = 2048'hC006A002BFFFFFFFFFFFFFFFF000B10009FFFFFFFFFFFFFFFC0007E8005FFFFFFFFFFFFFFFC001FF4003FFFFFFFFFFFFFFF4004FFA0017FFFFFFFFFFFFFF0001FFB0003FFFFFFFFFFFFFFDC6FFFC0005FFFFFFFFFFFFFF8C2FFFF9F94FFFFFFFFFFFFFFFFFFFFFD9D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFCB0D3FFFFFFFFFFFFFFFFFFFD479E2BFFFFFFFFFFFFFFFFFFC459A23F,
		ram_block1a_194.mem_init3 = 2048'hFFFFFFFFFFFFFEBFFD3FFFFFFFFFFFFFFFFFFFEDFFBFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFF3FFDFFFFFFFFFFFFFFFFFFFFEFFE5FFFFFFFFFFFFFFFFFFFFFCFEDFFFFFFFFFFFFFFFFFFFFF5FCBFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFE7A7FFFFFFFFFFFFFFFFFFFFFF727FFFFFFFFFFFFFFFFFFFFFF72FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE94FFFFFFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFFFFF55FFFFFFFFFFFFFFFFFFFFFFFEFDE7FFFFFFFFFFFFFFFFFE7CA9DF1FFFFFFFFFFFFFFFFFD00BDE0DFFFFFFFFFFFFFFFFF,
		ram_block1a_194.operation_mode = "rom",
		ram_block1a_194.port_a_address_clear = "none",
		ram_block1a_194.port_a_address_width = 13,
		ram_block1a_194.port_a_data_out_clear = "none",
		ram_block1a_194.port_a_data_out_clock = "clock0",
		ram_block1a_194.port_a_data_width = 1,
		ram_block1a_194.port_a_first_address = 65536,
		ram_block1a_194.port_a_first_bit_number = 2,
		ram_block1a_194.port_a_last_address = 73727,
		ram_block1a_194.port_a_logical_ram_depth = 130400,
		ram_block1a_194.port_a_logical_ram_width = 24,
		ram_block1a_194.ram_block_type = "AUTO",
		ram_block1a_194.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_195
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_195portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_195.clk0_core_clock_enable = "ena0",
		ram_block1a_195.clk0_input_clock_enable = "none",
		ram_block1a_195.clk0_output_clock_enable = "none",
		ram_block1a_195.connectivity_checking = "OFF",
		ram_block1a_195.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_195.init_file_layout = "port_a",
		ram_block1a_195.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_195.mem_init0 = 2048'hCDFFD9800019BFFB3FFFFFFFFAFFFC6C000063FFF5FFFFFFFF8BFF91E000009FFD1FFFFFFFFF3FFAFF000075FFCFFFFFFFFFBBFFC9F000053FFDDFFFFFFFF9FFFA3F000025FFF9FFFFFFFFDFFFABD000035FFFBFFFFFFFFD7FFEDC000037FFEBFFFFFFFFDFFFAFC000035FFFBFFFFFFFFDFFFEBD000017FFFBFFFFFFFF5FFFA3D000025FFFAFFFFFFFFD7FFCEF000033FFEBFFFFFFFFDFFF89F000051FFFBFFFFFFFFDBFF96E800029FFDBFFFFFFFFFBFFD3F80004BFFDFFFFFFFFFF3FFE4F0000A7FFCFFFFFFFFFCBFFC97C00013FFD3FFFFFFFFC3FFF9FE0009FFFC3FFFFFFFFEFFFE13A00087FFF7FFFFFFFFF9FFECBF00337FF9FFFFFFFFFF5FFF47E8022,
		ram_block1a_195.mem_init1 = 2048'hFFFFFFFFFFFFFFFFB380F01CDFFFFFFFFFFFFFFFE8B3FFFCD17FFFFFFFFFFFFFFF21FFFFF84FFFFFFFFFFFFFFFC47FFFFFE23FFFFFFFFFFFFFE59FFFFFFF9A7FFFFFFFFFFFFDBBFFFFFFFDDBFFFFFFFFFFFFE6FFFFFFFFF67FFFFFFFFFFFFADFFFFFFFFFB5FFFFFFFFFFFF5BFFFFFFFFFDAFFFFFFFFFFFF37FFFFFFFFFECFFFFFFFFFFFD6FFFFF0FFFFF6BFFFFFFFFFFC7FFFF198FFFFE3FFFFFFFFFFE3FFFDDFBBFFFC7FFFFFFFFFF5BFFF08010FFFDAFFFFFFFFFFDFFFE246247FFFBFFFFFFFFFEA7FFC946293FFE57FFFFFFFFFBFFFB04020DFFFDFFFFFFFFFE6FFF6D000B6FFF67FFFFFFFFC3FFED00000B7FFC3FFFFFFFFF5FFE10000087FFAFFFFFFFFF,
		ram_block1a_195.mem_init2 = 2048'h7FFBDFFCBFFFFFFFFFFFFFFFF7FF66FFF7FFFFFFFFFFFFFFFCFFF7D7FFBFFFFFFFFFFFFFFFDFFF7EBFFD7FFFFFFFFFFFFFF7FF8FFDFFE7FFFFFFFFFFFFFFFFF7FF8FFF3FFFFFFFFFFFFFEC39FFFD7FFFFFFFFFFFFFFFFFAEAFFFF401CFFFFFFFFFFFFFFFFFFFFF83C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE30C7FFFFFFFFFFFFFFFFFFFEE70E77FFFFFFFFFFFFFFFFFFDC7FE3BFFFFFFFFFFFFFFFFFC87294E13,
		ram_block1a_195.mem_init3 = 2048'hFFFFFFFFFFFFFF7FFA7FFFFFFFFFFFFFFFFFFFE7FFC7FFFFFFFFFFFFFFFFFFFF7FFDFFFFFFFFFFFFFFFFFFFFF1FF8FFFFFFFFFFFFFFFFFFFFE9FE1FFFFFFFFFFFFFFFFFFFFFAFF5FFFFFFFFFFFFFFFFFFFFF9FE7FFFFFFFFFFFFFFFFFFFFFDFEBFFFFFFFFFFFFFFFFFFFFFDFE7FFFFFFFFFFFFFFFFFFFFFCF87FFFFFFFFFFFFFFFFFFFFFEF5FFFFFFFFFFFFFFFFFFFFFFC71FFFFFFFFFFFFFFFFFFFFFFF73FFFFFFFFFFFFFFFFFFFFFFE1BFFFFFFFFFFFFFFFFFFFFFFF9BFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFB797C8FFFFFFFFFFFFFFFFFFD7C957FDFFFFFFFFFFFFFFFFFAFF401F2FFFFFFFFFFFFFFFFF,
		ram_block1a_195.operation_mode = "rom",
		ram_block1a_195.port_a_address_clear = "none",
		ram_block1a_195.port_a_address_width = 13,
		ram_block1a_195.port_a_data_out_clear = "none",
		ram_block1a_195.port_a_data_out_clock = "clock0",
		ram_block1a_195.port_a_data_width = 1,
		ram_block1a_195.port_a_first_address = 65536,
		ram_block1a_195.port_a_first_bit_number = 3,
		ram_block1a_195.port_a_last_address = 73727,
		ram_block1a_195.port_a_logical_ram_depth = 130400,
		ram_block1a_195.port_a_logical_ram_width = 24,
		ram_block1a_195.ram_block_type = "AUTO",
		ram_block1a_195.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_196
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_196portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_196.clk0_core_clock_enable = "ena0",
		ram_block1a_196.clk0_input_clock_enable = "none",
		ram_block1a_196.clk0_output_clock_enable = "none",
		ram_block1a_196.connectivity_checking = "OFF",
		ram_block1a_196.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_196.init_file_layout = "port_a",
		ram_block1a_196.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_196.mem_init0 = 2048'hD1FFC5FFFFFA3FF8BFFFFFFFFF3FFEA3FFFF57FFCFFFFFFFFFD3FF8A5FFFFD1FFCBFFFFFFFF83FFB2CFFFFCDFFC1FFFFFFFF8BFFD2EFFFFCBFFD1FFFFFFFFA7FF91EFFFFC9FFE5FFFFFFFFEFFFD7CFFFFEBFFF7FFFFFFFFE7FF95FFFFFE9FFE7FFFFFFFF67FFD7FFFFFEBFFE6FFFFFFFF67FFD7CFFFFEBFFE6FFFFFFFFE7FF91EFFFFC9FFE7FFFFFFFFE7FFD1CFFFFCBFFE7FFFFFFFFEFFFB3EFFFFCDFFF7FFFFFFFFA3FFAEE7FFFB5FFC5FFFFFFFF8BFFE8E7FFF97FFD1FFFFFFFF83FFEBFFFFFD7FFC1FFFFFFFFD3FFC7F3FFF63FFCBFFFFFFFF97FFF43DFFF2FFFE9FFFFFFFFF7FFEF7DFFEF7FFEFFFFFFFFFE5FFE27EFFE47FFA7FFFFFFFFEDFFF3DE7FFC,
		ram_block1a_196.mem_init1 = 2048'hFFFFFFFFFFFFFFFFAC70F0E35FFFFFFFFFFFFFFFE313FFFC8C7FFFFFFFFFFFFFFFCDFFFFFB3FFFFFFFFFFFFFFFD97FFFFFE9BFFFFFFFFFFFFFF25FFFFFFFA4FFFFFFFFFFFFFD5BFFFFFFFDABFFFFFFFFFFFFB8FFFFFFFFF1DFFFFFFFFFFFF95FFFFFFFFFA9FFFFFFFFFFFFABFFFFFFFFFD5FFFFFFFFFFFE47FFFFFFFFFE27FFFFFFFFFFFAFFFFF0FFFFF5FFFFFFFFFFFDBFFFF30CFFFFDBFFFFFFFFFF93FFFC8013FFFC9FFFFFFFFFF63FFF47FE2FFFC6FFFFFFFFFFAFFFE18F187FFF5FFFFFFFFFEC7FFC676E63FFE37FFFFFFFFE5FFFACFFF35FFFA7FFFFFFFFEAFFF11FFF88FFF57FFFFFFFFE9FFE2FFFFF47FF97FFFFFFFFEDFFF6FFFFF6FFFB7FFFFFFFF,
		ram_block1a_196.mem_init2 = 2048'h40018000FFFFFFFFFFFFFFFFF0002E0005FFFFFFFFFFFFFFFC0007D0002FFFFFFFFFFFFFFF8001FF8001FFFFFFFFFFFFFFF4001FF40007FFFFFFFFFFFFFF8003FFE0007FFFFFFFFFFFFFFC017FFD0005FFFFFFFFFFFFFFE7BFFFFC01FFFFFFFFFFFFFFFFFFFFFFB09FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2647FFFFFFFFFFFFFFFFFFFFE0F07FFFFFFFFFFFFFFFFFFFB3801CDFFFFFFFFFFFFFFFFFFB8A651DF,
		ram_block1a_196.mem_init3 = 2048'hFFFFFFFFFFFFFF7FFE3FFFFFFFFFFFFFFFFFFFE5FF87FFFFFFFFFFFFFFFFFFFF5FF57FFFFFFFFFFFFFFFFFFFF1FF9FFFFFFFFFFFFFFFFFFFFE9FF1FFFFFFFFFFFFFFFFFFFFFBFF7FFFFFFFFFFFFFFFFFFFFF9FE3FFFFFFFFFFFFFFFFFFFFF4FEFFFFFFFFFFFFFFFFFFFFFFD7A7FFFFFFFFFFFFFFFFFFFFFC7C7FFFFFFFFFFFFFFFFFFFFFEFDFFFFFFFFFFFFFFFFFFFFFFC71FFFFFFFFFFFFFFFFFFFFFFD7AFFFFFFFFFFFFFFFFFFFFFFE1BFFFFFFFFFFFFFFFFFFFFFFE99FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFCF87EEFFFFFFFFFFFFFFFFFFE7D017FBFFFFFFFFFFFFFFFFFA0000003FFFFFFFFFFFFFFFFF,
		ram_block1a_196.operation_mode = "rom",
		ram_block1a_196.port_a_address_clear = "none",
		ram_block1a_196.port_a_address_width = 13,
		ram_block1a_196.port_a_data_out_clear = "none",
		ram_block1a_196.port_a_data_out_clock = "clock0",
		ram_block1a_196.port_a_data_width = 1,
		ram_block1a_196.port_a_first_address = 65536,
		ram_block1a_196.port_a_first_bit_number = 4,
		ram_block1a_196.port_a_last_address = 73727,
		ram_block1a_196.port_a_logical_ram_depth = 130400,
		ram_block1a_196.port_a_logical_ram_width = 24,
		ram_block1a_196.ram_block_type = "AUTO",
		ram_block1a_196.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_197
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_197portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_197.clk0_core_clock_enable = "ena0",
		ram_block1a_197.clk0_input_clock_enable = "none",
		ram_block1a_197.clk0_output_clock_enable = "none",
		ram_block1a_197.connectivity_checking = "OFF",
		ram_block1a_197.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_197.init_file_layout = "port_a",
		ram_block1a_197.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_197.mem_init0 = 2048'hFE002EFFFFF74007FFFFFFFFF98001CFFFFF380019FFFFFFFFBC007F3FFFFFE003DFFFFFFFFF4007AFFFFFDE002FFFFFFFFFB4003BFFFFFDC002DFFFFFFFFF8003FDFFFFFC001FFFFFFFFFB8007FDFFFFFE001DFFFFFFFFB0007DFFFFFFE000DFFFFFFFFB0007FFFFFFFE000DFFFFFFFFB0007FDFFFFFE000DFFFFFFFFB0003FDFFFFFC000DFFFFFFFFB0003BFFFFFDC000DFFFFFFFFB8007EFFFFFFE001DFFFFFFFFFC005EEFFFFBA003FFFFFFFFFB4003FFFFFFFC002DFFFFFFFFF4001F7FFFFF8002FFFFFFFFFBC002FFFFFF74003DFFFFFFFFB8001EFFFFF78001DFFFFFFFFDC001F7FFFEF8003BFFFFFFFFFA001F5DFFEF8005FFFFFFFFFFE000FFEFFFF,
		ram_block1a_197.mem_init1 = 2048'hFFFFFFFFFFFFFFFF9FAF0F5F9FFFFFFFFFFFFFFFEFDC0003BF7FFFFFFFFFFFFFFEF2000004F7FFFFFFFFFFFFFFFC80000013FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFEF400000002F7FFFFFFFFFFFFDD000000000BBFFFFFFFFFFFFFA0000000005FFFFFFFFFFFFFF40000000002FFFFFFFFFFFFFE800000000017FFFFFFFFFFFEF00000F00000F7FFFFFFFFFFFC0000DFB00003FFFFFFFFFFFF800027FE40001FFFFFFFFFFFB40009FFF90002DFFFFFFFFFF70001FFFFF8000EFFFFFFFFFF78002F969F4001EFFFFFFFFFFE0007FFFFFE0007FFFFFFFFFFD000BFFFFFD000BFFFFFFFFFFC001FFFFFFF8003FFFFFFFFFDE000FFFFFFF0007BFFFFFFFF,
		ram_block1a_197.mem_init2 = 2048'hC0018000FFFFFFFFFFFFFFFFE0003E0007FFFFFFFFFFFFFFFE0007F0003FFFFFFFFFFFFFFFC001FE8001FFFFFFFFFFFFFFF4001FF40007FFFFFFFFFFFFFE8003FFA0003FFFFFFFFFFFFFEC01FFFF0007FFFFFFFFFFFFFFC87FFFF401DFFFFFFFFFFFFFFFFFFFFFE04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8617FFFFFFFFFFFFFFFFFFFEDFFFB7FFFFFFFFFFFFFFFFFFAFFFFF5FFFFFFFFFFFFFFFFFF7F9F9FEF,
		ram_block1a_197.mem_init3 = 2048'hFFFFFFFFFFFFFF7FFE7FFFFFFFFFFFFFFFFFFFE7FF87FFFFFFFFFFFFFFFFFFFE5FF5FFFFFFFFFFFFFFFFFFFFF3FF9FFFFFFFFFFFFFFFFFFFFF9FF1FFFFFFFFFFFFFFFFFFFFFBFF5FFFFFFFFFFFFFFFFFFFFF1FE3FFFFFFFFFFFFFFFFFFFFF4FEBFFFFFFFFFFFFFFFFFFFFFDFA7FFFFFFFFFFFFFFFFFFFFF8F87FFFFFFFFFFFFFFFFFFFFFAFDFFFFFFFFFFFFFFFFFFFFFFC70FFFFFFFFFFFFFFFFFFFFFFD72FFFFFFFFFFFFFFFFFFFFFFE1BFFFFFFFFFFFFFFFFFFFFFFE89FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF45FFFFFFFFFFFFFFFFFFFFFFF87F1FFFFFFFFFFFFFFFFFFF7CC07F9FFFFFFFFFFFFFFFFFA0000002FFFFFFFFFFFFFFFFF,
		ram_block1a_197.operation_mode = "rom",
		ram_block1a_197.port_a_address_clear = "none",
		ram_block1a_197.port_a_address_width = 13,
		ram_block1a_197.port_a_data_out_clear = "none",
		ram_block1a_197.port_a_data_out_clock = "clock0",
		ram_block1a_197.port_a_data_width = 1,
		ram_block1a_197.port_a_first_address = 65536,
		ram_block1a_197.port_a_first_bit_number = 5,
		ram_block1a_197.port_a_last_address = 73727,
		ram_block1a_197.port_a_logical_ram_depth = 130400,
		ram_block1a_197.port_a_logical_ram_width = 24,
		ram_block1a_197.ram_block_type = "AUTO",
		ram_block1a_197.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_198
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_198portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_198.clk0_core_clock_enable = "ena0",
		ram_block1a_198.clk0_input_clock_enable = "none",
		ram_block1a_198.clk0_output_clock_enable = "none",
		ram_block1a_198.connectivity_checking = "OFF",
		ram_block1a_198.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_198.init_file_layout = "port_a",
		ram_block1a_198.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_198.mem_init0 = 2048'hC4001000000080023FFFFFFFFC0000300000C00003FFFFFFFF800020C0000040001FFFFFFFFC80005E0000200013FFFFFFFFC80001E0000000013FFFFFFFF880001E0000000011FFFFFFFF880041E0000020011FFFFFFFF800043C0000020001FFFFFFFF800041C0000020001FFFFFFFF800041E0000020001FFFFFFFF800001E0000000001FFFFFFFF800001E0000000001FFFFFFFF880005E0000200011FFFFFFFF880021F0000440011FFFFFFFFC80020F0000040013FFFFFFFFC80002F0000400013FFFFFFFF80001078000880001FFFFFFFFC0001078000080003FFFFFFFFC40000BC001000023FFFFFFFFC400083E000100023FFFFFFFFE000001F0000,
		ram_block1a_198.mem_init1 = 2048'hFFFFFFFFFFFFFFFF806000601FFFFFFFFFFFFFFFF0300000C0FFFFFFFFFFFFFFFE0800000107FFFFFFFFFFFFFF82000000041FFFFFFFFFFFFFF04000000020FFFFFFFFFFFFFE000000000007FFFFFFFFFFFFC200000000043FFFFFFFFFFFF8400000000021FFFFFFFFFFFF0800000000010FFFFFFFFFFFF1000000000008FFFFFFFFFFFC00000000000003FFFFFFFFFFC000001F8000003FFFFFFFFFFC00000801000003FFFFFFFFFF880002000400011FFFFFFFFFF800008000100001FFFFFFFFFF100010492080008FFFFFFFFFF000001000800000FFFFFFFFFE2000400000200047FFFFFFFFC0000800000100003FFFFFFFFE0000000000000007FFFFFFFF,
		ram_block1a_198.mem_init2 = 2048'h40018000FFFFFFFFFFFFFFFFE0003E0007FFFFFFFFFFFFFFFC0007F0003FFFFFFFFFFFFFFF8001FF8001FFFFFFFFFFFFFFFC001FFC0007FFFFFFFFFFFFFF8003FFE0003FFFFFFFFFFFFFEC017FFF0005FFFFFFFFFFFFFFF01FFFF401DFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF39CFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFF007FE00F,
		ram_block1a_198.mem_init3 = 2048'hFFFFFFFFFFFFFF7FFE3FFFFFFFFFFFFFFFFFFFE7FF87FFFFFFFFFFFFFFFFFFFE7FFDFFFFFFFFFFFFFFFFFFFFE1FF8FFFFFFFFFFFFFFFFFFFFF9FE1FFFFFFFFFFFFFFFFFFFFFBFF7FFFFFFFFFFFFFFFFFFFFF0FC3FFFFFFFFFFFFFFFFFFFFFCFEFFFFFFFFFFFFFFFFFFFFFFDFE7FFFFFFFFFFFFFFFFFFFFF878FFFFFFFFFFFFFFFFFFFFFFEFDFFFFFFFFFFFFFFFFFFFFFFC38FFFFFFFFFFFFFFFFFFFFFFF73FFFFFFFFFFFFFFFFFFFFFFE3BFFFFFFFFFFFFFFFFFFFFFFF99FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFE7C027FBFFFFFFFFFFFFFFFFFE0000002FFFFFFFFFFFFFFFFF,
		ram_block1a_198.operation_mode = "rom",
		ram_block1a_198.port_a_address_clear = "none",
		ram_block1a_198.port_a_address_width = 13,
		ram_block1a_198.port_a_data_out_clear = "none",
		ram_block1a_198.port_a_data_out_clock = "clock0",
		ram_block1a_198.port_a_data_width = 1,
		ram_block1a_198.port_a_first_address = 65536,
		ram_block1a_198.port_a_first_bit_number = 6,
		ram_block1a_198.port_a_last_address = 73727,
		ram_block1a_198.port_a_logical_ram_depth = 130400,
		ram_block1a_198.port_a_logical_ram_width = 24,
		ram_block1a_198.ram_block_type = "AUTO",
		ram_block1a_198.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_199
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_199portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_199.clk0_core_clock_enable = "ena0",
		ram_block1a_199.clk0_input_clock_enable = "none",
		ram_block1a_199.clk0_output_clock_enable = "none",
		ram_block1a_199.connectivity_checking = "OFF",
		ram_block1a_199.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_199.init_file_layout = "port_a",
		ram_block1a_199.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_199.mem_init0 = 2048'hC3FFE1FFFFF87FFC3FFFFFFFFC7FFE1FFFFF87FFE3FFFFFFFFC7FFC3FFFFFC3FFE3FFFFFFFF87FFC3FFFFFC3FFE1FFFFFFFF87FFC7FFFFFE3FFE1FFFFFFFF87FFC7FFFFFE3FFE1FFFFFFFF87FF87FFFFFE1FFE1FFFFFFFF8FFF87FFFFFE1FFF1FFFFFFFF8FFF87FFFFFE1FFF1FFFFFFFF8FFF87FFFFFE1FFF1FFFFFFFF8FFFC7FFFFFE3FFF1FFFFFFFF8FFFC7FFFFFE3FFF1FFFFFFFF87FFC3FFFFFC3FFE1FFFFFFFF87FFC3FFFFFC3FFE1FFFFFFFF87FFC3FFFFFC3FFE1FFFFFFFF87FFE1FFFFF87FFE1FFFFFFFFC7FFE1FFFFF87FFE3FFFFFFFFC7FFE1FFFFF87FFE3FFFFFFFFC3FFF0FFFFF0FFFC3FFFFFFFFC3FFF0FFFFF0FFFC3FFFFFFFFC3FFF87FFFE1,
		ram_block1a_199.mem_init1 = 2048'hFFFFFFFFFFFFFFFFC01FFF803FFFFFFFFFFFFFFFF00FFFFF00FFFFFFFFFFFFFFFC07FFFFFE03FFFFFFFFFFFFFF81FFFFFFF81FFFFFFFFFFFFFF03FFFFFFFC0FFFFFFFFFFFFFE0FFFFFFFFF07FFFFFFFFFFFFC1FFFFFFFFF83FFFFFFFFFFFF83FFFFFFFFFC1FFFFFFFFFFFF07FFFFFFFFFE0FFFFFFFFFFFE0FFFFFFFFFFF07FFFFFFFFFFE1FFFFFFFFFFF87FFFFFFFFFFC3FFFFE07FFFFC3FFFFFFFFFF87FFFF000FFFFE1FFFFFFFFFF87FFFC0003FFFE1FFFFFFFFFF0FFFF00000FFFF0FFFFFFFFFF0FFFE03FC07FFF0FFFFFFFFFE1FFFC0FFF03FFF87FFFFFFFFE1FFF83FFFC1FFF87FFFFFFFFE3FFF07FFFE0FFFC7FFFFFFFFC3FFF0FFFFF0FFFC3FFFFFFFF,
		ram_block1a_199.mem_init2 = 2048'hBFFE7FFF7FFFFFFFFFFFFFFFFFFFFDFFFBFFFFFFFFFFFFFFFFFFFFEFFFDFFFFFFFFFFFFFFFFFFEFF7FFEFFFFFFFFFFFFFFFBFFFFFBFFFFFFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFFFFFFFFF3FEFFFEFFFBFFFFFFFFFFFFFFFFFFFFFBFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFE00000007,
		ram_block1a_199.mem_init3 = 2048'hFFFFFFFFFFFFFEBFFDFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFAFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF5FEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFD7FFFFFFFFFFFFFFFFFFFFFAFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBDFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFF83FF807FFFFFFFFFFFFFFFFFDFFFFFFDFFFFFFFFFFFFFFFFF,
		ram_block1a_199.operation_mode = "rom",
		ram_block1a_199.port_a_address_clear = "none",
		ram_block1a_199.port_a_address_width = 13,
		ram_block1a_199.port_a_data_out_clear = "none",
		ram_block1a_199.port_a_data_out_clock = "clock0",
		ram_block1a_199.port_a_data_width = 1,
		ram_block1a_199.port_a_first_address = 65536,
		ram_block1a_199.port_a_first_bit_number = 7,
		ram_block1a_199.port_a_last_address = 73727,
		ram_block1a_199.port_a_logical_ram_depth = 130400,
		ram_block1a_199.port_a_logical_ram_width = 24,
		ram_block1a_199.ram_block_type = "AUTO",
		ram_block1a_199.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_200
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_200portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_200.clk0_core_clock_enable = "ena0",
		ram_block1a_200.clk0_input_clock_enable = "none",
		ram_block1a_200.clk0_output_clock_enable = "none",
		ram_block1a_200.connectivity_checking = "OFF",
		ram_block1a_200.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_200.init_file_layout = "port_a",
		ram_block1a_200.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_200.mem_init0 = 2048'hD1FFCA8000053FF8BFFFFFFFFA7FF840000021FFE5FFFFFFFF9BFFF0600008FFFD9FFFFFFFFD3FFB4F00002DFFCBFFFFFFFFC3FF62D000046FFC3FFFFFFFF9FFF91C000049FFF9FFFFFFFFB7FF03D000020FFEDFFFFFFFF2BFFAFD000035FFD4FFFFFFFF7FFFA7D000025FFFEFFFFFFFF33FF43F000002FFCCFFFFFFFFFFFF91C000069FFFFFFFFFFFFA3FF2AE000014FFC5FFFFFFFFCBFF89E800011FFD3FFFFFFFF8BFF89F000051FFD1FFFFFFFFB3FF86E0000E1FFCDFFFFFFFF8BFFE77C00067FFD1FFFFFFFFF7FFD8700009BFFEFFFFFFFFFEBFFED7A000B7FFD7FFFFFFFFE5FFF2BD0014FFFA7FFFFFFFFDBFFE29D80347FFDBFFFFFFFFFDFFE6DF0016,
		ram_block1a_200.mem_init1 = 2048'hFFFFFFFFFFFFFFFFE23168C47FFFFFFFFFFFFFFFE489FFF9127FFFFFFFFFFFFFFE6FFFFFFF67FFFFFFFFFFFFFF83BFFFFFDC1FFFFFFFFFFFFFFE0FFFFFFF07FFFFFFFFFFFFFD97FFFFFFFE9BFFFFFFFFFFFFC07FFFFFFFE03FFFFFFFFFFFF6AFFFFFFFFF56FFFFFFFFFFFF43FFFFFFFFFC2FFFFFFFFFFFE7FFFFFFFFFFFE7FFFFFFFFFFD47FFFD6BFFFE2BFFFFFFFFFFFAFFFF39CFFFF5FFFFFFFFFFFCDFFFBE67DFFFB3FFFFFFFFFFCFFFF44622FFFF3FFFFFFFFFFC7FFC23FC43FFE3FFFFFFFFFF27FFC9F9F93FFE4FFFFFFFFFF2FFF2E40274FFF4FFFFFFFFFEAFFF500000AFFF57FFFFFFFFC1FFF8000001FFF83FFFFFFFFE9FFC84000213FF97FFFFFFFF,
		ram_block1a_200.mem_init2 = 2048'h1FFC4002FFFFFFFFFFFFFFFFE3FF730007FFFFFFFFFFFFFFFFFFF3D8000FFFFFFFFFFFFFFFBFFEFEC000FFFFFFFFFFFFFFFFFFBFF60007FFFFFFFFFFFFFF3FEFFFF0003FFFFFFFFFFFFFE593FFFD8007FFFFFFFFFFFFFFEA5FFFF0CBAFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF56AFFFFFFFFFFFFFFFFFFFFF639C6FFFFFFFFFFFFFFFFFFF1436C28FFFFFFFFFFFFFFFFFC1C56A383,
		ram_block1a_200.mem_init3 = 2048'hFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF9FF8FFFFFFFFFFFFFFFFFFFFF9FF27FFFFFFFFFFFFFFFFFFFE9FF5FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF7FF9FFFFFFFFFFFFFFFFFFFFF6FF3FFFFFFFFFFFFFFFFFFFFF1FDBFFFFFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFFFFAFDFFFFFFFFFFFFFFFFFFFFFFD727FFFFFFFFFFFFFFFFFFFFFCF7FFFFFFFFFFFFFFFFFFFFFFDB1FFFFFFFFFFFFFFFFFFFFFFEBDFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFEFEBF3FFFFFFFFFFFFFFFFFFFC8CB2E9FFFFFFFFFFFFFFFFFB39ABE0BFFFFFFFFFFFFFFFFF,
		ram_block1a_200.operation_mode = "rom",
		ram_block1a_200.port_a_address_clear = "none",
		ram_block1a_200.port_a_address_width = 13,
		ram_block1a_200.port_a_data_out_clear = "none",
		ram_block1a_200.port_a_data_out_clock = "clock0",
		ram_block1a_200.port_a_data_width = 1,
		ram_block1a_200.port_a_first_address = 65536,
		ram_block1a_200.port_a_first_bit_number = 8,
		ram_block1a_200.port_a_last_address = 73727,
		ram_block1a_200.port_a_logical_ram_depth = 130400,
		ram_block1a_200.port_a_logical_ram_width = 24,
		ram_block1a_200.ram_block_type = "AUTO",
		ram_block1a_200.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_201
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_201portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_201.clk0_core_clock_enable = "ena0",
		ram_block1a_201.clk0_input_clock_enable = "none",
		ram_block1a_201.clk0_output_clock_enable = "none",
		ram_block1a_201.connectivity_checking = "OFF",
		ram_block1a_201.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_201.init_file_layout = "port_a",
		ram_block1a_201.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_201.mem_init0 = 2048'hC2000E7FFFE700043FFFFFFFFF8003C5FFFF3C001FFFFFFFFFAC0048AFFFF920035FFFFFFFFE80073CFFFF8E0017FFFFFFFFB000BFDFFFFBD000DFFFFFFFFB80051EFFFFCA001DFFFFFFFFEC007DEFFFFDE0037FFFFFFFF2C0037DFFFFEC0034FFFFFFFFB00075FFFFFEE000DFFFFFFFF78003FCFFFFDC001EFFFFFFFFB00013FFFFFC8000DFFFFFFFF2C00F4CFFFFAF0034FFFFFFFFB00048F7FFFD2000DFFFFFFFFC40044F7FFFA20023FFFFFFFFD8001CEFFFFB8001BFFFFFFFFF0006D77FFFB6000FFFFFFFFF8C0007FFFFF600031FFFFFFFFD2003DBDFFEBC004BFFFFFFFFD80008B8FFE10001BFFFFFFFFD8001EBD7FD78001BFFFFFFFFCE001D5E7FCB,
		ram_block1a_201.mem_init1 = 2048'hFFFFFFFFFFFFFFFFCC2999433FFFFFFFFFFFFFFFFB9D000B9DFFFFFFFFFFFFFFFD4D00000B2BFFFFFFFFFFFFFF9F0000000F9FFFFFFFFFFFFFE7A00000005E7FFFFFFFFFFFFCDC00000003B3FFFFFFFFFFFF8A00000000051FFFFFFFFFFFF790000000009EFFFFFFFFFFFFA400000000025FFFFFFFFFFFFE000000000007FFFFFFFFFFFDA80001F800015BFFFFFFFFFFC2000036C000043FFFFFFFFFFDA0003909C0005BFFFFFFFFFF20000DB9DB00004FFFFFFFFFFFC0025861A4003FFFFFFFFFFFC8004F50AF20013FFFFFFFFFEF800AA5FA55001F7FFFFFFFFE700052FFF4A000E7FFFFFFFFD8000E1FFF870001BFFFFFFFFCE00067FFFE600073FFFFFFFF,
		ram_block1a_201.mem_init2 = 2048'h7FFC20027FFFFFFFFFFFFFFFE7FF3B000DFFFFFFFFFFFFFFFEFFE7E8006FFFFFFFFFFFFFFFBFFDFF40027FFFFFFFFFFFFFF3FFAFFA0017FFFFFFFFFFFFFFFFF3FF90007FFFFFFFFFFFFFF8817FFF0003FFFFFFFFFFFFFFCC4FFFEDF29FFFFFFFFFFFFFFFFFFFFFAC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF36CFFFFFFFFFFFFFFFFFFFFE9D6B97FFFFFFFFFFFFFFFFFF67666E6FFFFFFFFFFFFFFFFFF57E97EAF,
		ram_block1a_201.mem_init3 = 2048'hFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFE7FF37FFFFFFFFFFFFFFFFFFFF9FF7FFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFF7FFBFFFFFFFFFFFFFFFFFFFFF2FFBFFFFFFFFFFFFFFFFFFFFF6FD7FFFFFFFFFFFFFFFFFFFFF77DFFFFFFFFFFFFFFFFFFFFFFCFF7FFFFFFFFFFFFFFFFFFFFF9FF7FFFFFFFFFFFFFFFFFFFFFDFCFFFFFFFFFFFFFFFFFFFFFFEB6FFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFFFFFFFFABEBE7FFFFFFFFFFFFFFFFFFEB5AFA0FFFFFFFFFFFFFFFFFFFFEAEE0EFFFFFFFFFFFFFFFFF,
		ram_block1a_201.operation_mode = "rom",
		ram_block1a_201.port_a_address_clear = "none",
		ram_block1a_201.port_a_address_width = 13,
		ram_block1a_201.port_a_data_out_clear = "none",
		ram_block1a_201.port_a_data_out_clock = "clock0",
		ram_block1a_201.port_a_data_width = 1,
		ram_block1a_201.port_a_first_address = 65536,
		ram_block1a_201.port_a_first_bit_number = 9,
		ram_block1a_201.port_a_last_address = 73727,
		ram_block1a_201.port_a_logical_ram_depth = 130400,
		ram_block1a_201.port_a_logical_ram_width = 24,
		ram_block1a_201.ram_block_type = "AUTO",
		ram_block1a_201.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_202
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_202portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_202.clk0_core_clock_enable = "ena0",
		ram_block1a_202.clk0_input_clock_enable = "none",
		ram_block1a_202.clk0_output_clock_enable = "none",
		ram_block1a_202.connectivity_checking = "OFF",
		ram_block1a_202.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_202.init_file_layout = "port_a",
		ram_block1a_202.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_202.mem_init0 = 2048'hC4001080001080023FFFFFFFFE20054800002A0047FFFFFFFFE4002480000240027FFFFFFFF900030D00000C0009FFFFFFFFE4006AE0000560027FFFFFFFF9800ADE0000350019FFFFFFFF9C002BF0000340039FFFFFFFFDC0021F000024003BFFFFFFFFC40021D0000240023FFFFFFFF4C0069F0000360032FFFFFFFF4C00EDE0000370032FFFFFFFFDC002EF000074003BFFFFFFFF98002FE0000740019FFFFFFFFC80056F80002A0013FFFFFFFFAC0013E0000480035FFFFFFFFD80004FC000A0001BFFFFFFFFEC0009F8000100037FFFFFFFF840023BE001C40021FFFFFFFFCC0008B8000100033FFFFFFFFF60005BC003A0006FFFFFFFFFC800087F8001,
		ram_block1a_202.mem_init1 = 2048'hFFFFFFFFFFFFFFFF8392049C1FFFFFFFFFFFFFFFF41C000382FFFFFFFFFFFFFFFC2500000A43FFFFFFFFFFFFFFE34000002C7FFFFFFFFFFFFFE970000000E97FFFFFFFFFFFFD88000000011BFFFFFFFFFFFFE5800000001A7FFFFFFFFFFFFA600000000065FFFFFFFFFFFF540000000002AFFFFFFFFFFFEB80000000001D7FFFFFFFFFFE5000030C0000A7FFFFFFFFFFC50001D9B8000A3FFFFFFFFFFC80005D0BA00013FFFFFFFFFF1C000D000B00038FFFFFFFFFF00001636C680000FFFFFFFFFF080001C03800010FFFFFFFFFF100001E07800008FFFFFFFFFE30008000001000C7FFFFFFFFE10018E0007180087FFFFFFFFDC0030800010C003BFFFFFFFF,
		ram_block1a_202.mem_init2 = 2048'hFFFA20037FFFFFFFFFFFFFFFF7FFFF000DFFFFFFFFFFFFFFFEFFF7F8007FFFFFFFFFFFFFFFBFFFFEC0027FFFFFFFFFFFFFF7FFFFFE001FFFFFFFFFFFFFFF7FF5FFB000FFFFFFFFFFFFFFFC7C7FFD8003FFFFFFFFFFFFFF857FFFF7FCBFFFFFFFFFFFFFFFFFFFFFC9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFCB0D3FFFFFFFFFFFFFFFFFFFD44622BFFFFFFFFFFFFFFFFFFC266643F,
		ram_block1a_202.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFF9FFBFFFFFFFFFFFFFFFFFFFFFBFFBFFFFFFFFFFFFFFFFFFFFE7FF5FFFFFFFFFFFFFFFFFFFFE7FE5FFFFFFFFFFFFFFFFFFFFF7FF9FFFFFFFFFFFFFFFFFFFFFDFEBFFFFFFFFFFFFFFFFFFFFFAFD3FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFD3BFFFFFFFFFFFFFFFFFFFFFFEB5FFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFE75FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF13FFFFFFFFFFFFFFFFFFFFF8FEBF07FFFFFFFFFFFFFFFFFFFCEBA09FFFFFFFFFFFFFFFFF8FF6DE0EFFFFFFFFFFFFFFFFF,
		ram_block1a_202.operation_mode = "rom",
		ram_block1a_202.port_a_address_clear = "none",
		ram_block1a_202.port_a_address_width = 13,
		ram_block1a_202.port_a_data_out_clear = "none",
		ram_block1a_202.port_a_data_out_clock = "clock0",
		ram_block1a_202.port_a_data_width = 1,
		ram_block1a_202.port_a_first_address = 65536,
		ram_block1a_202.port_a_first_bit_number = 10,
		ram_block1a_202.port_a_last_address = 73727,
		ram_block1a_202.port_a_logical_ram_depth = 130400,
		ram_block1a_202.port_a_logical_ram_width = 24,
		ram_block1a_202.ram_block_type = "AUTO",
		ram_block1a_202.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_203
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_203portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_203.clk0_core_clock_enable = "ena0",
		ram_block1a_203.clk0_input_clock_enable = "none",
		ram_block1a_203.clk0_output_clock_enable = "none",
		ram_block1a_203.connectivity_checking = "OFF",
		ram_block1a_203.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_203.init_file_layout = "port_a",
		ram_block1a_203.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_203.mem_init0 = 2048'hCA001B00000D80053FFFFFFFFA40037C0000EC0025FFFFFFFF8C0075E00002E0031FFFFFFFFF00031C00004C000FFFFFFFFFB4002CC000034002DFFFFFFFF8C000FF0000300031FFFFFFFFC000CBF0000130003FFFFFFFFC80083F0000010013FFFFFFFFC80083F0000010013FFFFFFFFC800CBF0000130013FFFFFFFF40000FF0000300002FFFFFFFFC8002CE0000340013FFFFFFFFCC000EE0000300033FFFFFFFFD40050E80004A002BFFFFFFFFFC0066E000066003FFFFFFFFFF800057400020001FFFFFFFFFCC000870000900033FFFFFFFFC400037E000C00023FFFFFFFFE6000978001900067FFFFFFFFFE0019DC00198007FFFFFFFFFFC000C1E8023,
		ram_block1a_203.mem_init1 = 2048'hFFFFFFFFFFFFFFFFB2F3FCF4DFFFFFFFFFFFFFFFE8AE0007517FFFFFFFFFFFFFFF200000004FFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFE5400000002A7FFFFFFFFFFFFDBC00000003DBFFFFFFFFFFFFE200000000047FFFFFFFFFFFFA400000000025FFFFFFFFFFFF4000000000002FFFFFFFFFFFF1000000000008FFFFFFFFFFFD400000F000002BFFFFFFFFFFC00000969000003FFFFFFFFFFEE0001CF3800077FFFFFFFFFF50000980190000AFFFFFFFFFFC0000630C600003FFFFFFFFFEB800018F180001D7FFFFFFFFF800013000C80001FFFFFFFFFE700023000C4000E7FFFFFFFFC0001000000080003FFFFFFFFFC00100000008003FFFFFFFFF,
		ram_block1a_203.mem_init2 = 2048'hC003A003BFFFFFFFFFFFFFFFE000350009FFFFFFFFFFFFFFFC0007E8004FFFFFFFFFFFFFFFA0017E4003FFFFFFFFFFFFFFF4002FFA001FFFFFFFFFFFFFFE8003FF9000BFFFFFFFFFFFFFFC017FFE8005FFFFFFFFFFFFFF812FFFFBFF4FFFFFFFFFFFFFFFFFFFFFFCC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE30C7FFFFFFFFFFFFFFFFFFFEE70E77FFFFFFFFFFFFFFFFFFDC79E3BFFFFFFFFFFFFFFFFFC84696213,
		ram_block1a_203.mem_init3 = 2048'hFFFFFFFFFFFFFEBFFDBFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFEDFFFFFFFFFFFFFFFFFFFFFEFFBFFFFFFFFFFFFFFFFFFFFFEFFBFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFF7B7FFFFFFFFFFFFFFFFFFFFFF72FFFFFFFFFFFFFFFFFFFFFFDB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFC7EFD9FFFFFFFFFFFFFFFFFFDFDE9DF1FFFFFFFFFFFFFFFFFA002FE0DFFFFFFFFFFFFFFFFF,
		ram_block1a_203.operation_mode = "rom",
		ram_block1a_203.port_a_address_clear = "none",
		ram_block1a_203.port_a_address_width = 13,
		ram_block1a_203.port_a_data_out_clear = "none",
		ram_block1a_203.port_a_data_out_clock = "clock0",
		ram_block1a_203.port_a_data_width = 1,
		ram_block1a_203.port_a_first_address = 65536,
		ram_block1a_203.port_a_first_bit_number = 11,
		ram_block1a_203.port_a_last_address = 73727,
		ram_block1a_203.port_a_logical_ram_depth = 130400,
		ram_block1a_203.port_a_logical_ram_width = 24,
		ram_block1a_203.ram_block_type = "AUTO",
		ram_block1a_203.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_204
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_204portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_204.clk0_core_clock_enable = "ena0",
		ram_block1a_204.clk0_input_clock_enable = "none",
		ram_block1a_204.clk0_output_clock_enable = "none",
		ram_block1a_204.connectivity_checking = "OFF",
		ram_block1a_204.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_204.init_file_layout = "port_a",
		ram_block1a_204.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_204.mem_init0 = 2048'hD3FFD4FFFFF2BFFCBFFFFFFFFF7FFD93FFFF9BFFEFFFFFFFFFD7FFEADFFFFD7FFEBFFFFFFFF8BFFABCFFFFD5FFD1FFFFFFFF8FFFF4EFFFFEFFFF1FFFFFFFFA7FFD1EFFFFCBFFE5FFFFFFFFE7FFD7CFFFFEBFFE7FFFFFFFFE7FFDDEFFFFFBFFE7FFFFFFFF6FFFDDEFFFFFBFFF6FFFFFFFF6FFFD7CFFFFEBFFF6FFFFFFFFEFFFD1CFFFFCBFFF7FFFFFFFFE7FFF5EFFFFEFFFE7FFFFFFFFEFFFB0EFFFFCDFFF7FFFFFFFFA7FFCFF7FFFF3FFE5FFFFFFFF87FFE8E7FFF97FFE1FFFFFFFF83FFEA7BFFFD7FFC1FFFFFFFFD7FFD7FBFFFEBFFEBFFFFFFFF93FFE57DFFFA7FFC9FFFFFFFFF7FFE7FDFFFE7FFEFFFFFFFFFE3FFF29CFFF4FFFC7FFFFFFFFE5FFFBDF7FFD,
		ram_block1a_204.mem_init1 = 2048'hFFFFFFFFFFFFFFFFAC23FC435FFFFFFFFFFFFFFFE32FFFFF4C7FFFFFFFFFFFFFFFC1FFFFF83FFFFFFFFFFFFFFFD87FFFFFE1BFFFFFFFFFFFFFF25FFFFFFFA4FFFFFFFFFFFFFD57FFFFFFFEABFFFFFFFFFFFFBAFFFFFFFFF5DFFFFFFFFFFFF91FFFFFFFFF89FFFFFFFFFFFFABFFFFFFFFFD5FFFFFFFFFFFE57FFFFFFFFFEA7FFFFFFFFFFF8FFFFFFFFFFF1FFFFFFFFFFFDBFFFF969FFFFDBFFFFFFFFFF9BFFFD000BFFFD9FFFFFFFFFF6BFFFB7FEDFFFD6FFFFFFFFFFAFFFE5CF3A7FFF5FFFFFFFFFEDFFFD61F86BFFFB7FFFFFFFFE5FFF8CFFF31FFFA7FFFFFFFFE9FFF5DFFFBAFFF97FFFFFFFFE9FFF3FFFFFCFFF97FFFFFFFFE5FFE7FFFFFE7FFA7FFFFFFFF,
		ram_block1a_204.mem_init2 = 2048'hC0005FFC7FFFFFFFFFFFFFFFF0002CFFF3FFFFFFFFFFFFFFFE0007C7FF9FFFFFFFFFFFFFFFA001FE3FFCFFFFFFFFFFFFFFFC003FF9FFE7FFFFFFFFFFFFFE8003FF8FFF7FFFFFFFFFFFFFEC017FFC7FF9FFFFFFFFFFFFFFD6DFFFF8003FFFFFFFFFFFFFFFFFFFFF93AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2647FFFFFFFFFFFFFFFFFFFFE0F07FFFFFFFFFFFFFFFFFFFB3801CDFFFFFFFFFFFFFFFFFFB88611DF,
		ram_block1a_204.mem_init3 = 2048'hFFFFFFFFFFFFFE3FFC3FFFFFFFFFFFFFFFFFFFE3FFC7FFFFFFFFFFFFFFFFFFFF3FF8FFFFFFFFFFFFFFFFFFFFF1FF0FFFFFFFFFFFFFFFFFFFFE1FE1FFFFFFFFFFFFFFFFFFFFF1FE1FFFFFFFFFFFFFFFFFFFFF9FC7FFFFFFFFFFFFFFFFFFFFF9FC3FFFFFFFFFFFFFFFFFFFFF8FC7FFFFFFFFFFFFFFFFFFFFFC7CFFFFFFFFFFFFFFFFFFFFFF878FFFFFFFFFFFFFFFFFFFFFFE79FFFFFFFFFFFFFFFFFFFFFFE39FFFFFFFFFFFFFFFFFFFFFFE31FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFA9FFFFFFFFFFFFFFFFFFFFFFF93E0FFFFFFFFFFFFFFFFFFFFCD7005FFFFFFFFFFFFFFFFFE00101F1FFFFFFFFFFFFFFFFF,
		ram_block1a_204.operation_mode = "rom",
		ram_block1a_204.port_a_address_clear = "none",
		ram_block1a_204.port_a_address_width = 13,
		ram_block1a_204.port_a_data_out_clear = "none",
		ram_block1a_204.port_a_data_out_clock = "clock0",
		ram_block1a_204.port_a_data_width = 1,
		ram_block1a_204.port_a_first_address = 65536,
		ram_block1a_204.port_a_first_bit_number = 12,
		ram_block1a_204.port_a_last_address = 73727,
		ram_block1a_204.port_a_logical_ram_depth = 130400,
		ram_block1a_204.port_a_logical_ram_width = 24,
		ram_block1a_204.ram_block_type = "AUTO",
		ram_block1a_204.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_205
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_205portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_205.clk0_core_clock_enable = "ena0",
		ram_block1a_205.clk0_input_clock_enable = "none",
		ram_block1a_205.clk0_output_clock_enable = "none",
		ram_block1a_205.connectivity_checking = "OFF",
		ram_block1a_205.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_205.init_file_layout = "port_a",
		ram_block1a_205.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_205.mem_init0 = 2048'hF8002FFFFFFF4001FFFFFFFFF9C000DFFFFFB00039FFFFFFFFB8003F7FFFFFC001DFFFFFFFFF4007AFFFFFDE002FFFFFFFFFB8001BFFFFFD8001DFFFFFFFFF0007FFFFFFFE000FFFFFFFFFB8003FDFFFFFC001DFFFFFFFFB8003DFFFFFFC001DFFFFFFFFB8003DFFFFFFC001DFFFFFFFFB8003FDFFFFFC001DFFFFFFFFB8007FFFFFFFE001DFFFFFFFFB8001BDFFFFD8001DFFFFFFFFB0007AFFFFFDE000DFFFFFFFFF0003EEFFFFFC000FFFFFFFFFB8001FFFFFFF8001DFFFFFFFFF4001D7FFFFB8002FFFFFFFFFB8002FF7FFFF4001DFFFFFFFFB8001EBFFFF78001DFFFFFFFFD8001FFFFFFF8001BFFFFFFFFFC00075DFFEE0003FFFFFFFFFFE0007FEFFFE,
		ram_block1a_205.mem_init1 = 2048'hFFFFFFFFFFFFFFFF9FCC033F9FFFFFFFFFFFFFFFEFD00000BF7FFFFFFFFFFFFFFEFA000005F7FFFFFFFFFFFFFFFC80000013FFFFFFFFFFFFFFFFA00000005FFFFFFFFFFFFFFEF000000000F7FFFFFFFFFFFFDD000000000BBFFFFFFFFFFFFFE0000000007FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFE800000000017FFFFFFFFFFFED00000000000B7FFFFFFFFFFFC000046200003FFFFFFFFFFFF40003FFFC0002FFFFFFFFFFFB40000FFF00002DFFFFFFFFFF700013FFFC8000EFFFFFFFFFF70002FBFDF4000EFFFFFFFFFFE0005EFFF7A0007FFFFFFFFFFE000BFFFFFD0007FFFFFFFFFFC0007FFFFFE0003FFFFFFFFFDE000FFFFFFF0007BFFFFFFFF,
		ram_block1a_205.mem_init2 = 2048'hBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFEFFFFFFFFFFFFFFFFFFFFF3FFDFF7FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF3FE7FFFFFFDFFFFFFFFFFFFFFE7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8617FFFFFFFFFFFFFFFFFFFEDFFFB7FFFFFFFFFFFFFFFFFFAFFFFF5FFFFFFFFFFFFFFFFFF7FA05FEF,
		ram_block1a_205.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF7FFFFFFFFFFFFFFFFFFFFEDFFEFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFDFEFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FDFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_205.operation_mode = "rom",
		ram_block1a_205.port_a_address_clear = "none",
		ram_block1a_205.port_a_address_width = 13,
		ram_block1a_205.port_a_data_out_clear = "none",
		ram_block1a_205.port_a_data_out_clock = "clock0",
		ram_block1a_205.port_a_data_width = 1,
		ram_block1a_205.port_a_first_address = 65536,
		ram_block1a_205.port_a_first_bit_number = 13,
		ram_block1a_205.port_a_last_address = 73727,
		ram_block1a_205.port_a_logical_ram_depth = 130400,
		ram_block1a_205.port_a_logical_ram_width = 24,
		ram_block1a_205.ram_block_type = "AUTO",
		ram_block1a_205.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_206
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_206portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_206.clk0_core_clock_enable = "ena0",
		ram_block1a_206.clk0_input_clock_enable = "none",
		ram_block1a_206.clk0_output_clock_enable = "none",
		ram_block1a_206.connectivity_checking = "OFF",
		ram_block1a_206.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_206.init_file_layout = "port_a",
		ram_block1a_206.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_206.mem_init0 = 2048'hC3FFF1FFFFF8FFFC3FFFFFFFFC3FFE3FFFFFC7FFC3FFFFFFFF87FFE33FFFFC7FFE1FFFFFFFFCFFFC6FFFFFE3FFF3FFFFFFFFCFFFC7FFFFFE3FFF3FFFFFFFF87FF87DFFFFE1FFE1FFFFFFFF87FF87DFFFFE1FFE1FFFFFFFF87FF85FFFFFE1FFE1FFFFFFFF87FF85FFFFFE1FFE1FFFFFFFF87FF87DFFFFE1FFE1FFFFFFFF87FF87DFFFFE1FFE1FFFFFFFF87FFC7FFFFFE3FFE1FFFFFFFF87FFC7FFFFFE3FFE1FFFFFFFF87FFE2EFFFFC7FFE1FFFFFFFFCFFFC3FFFFFC3FFF3FFFFFFFFCFFFE3FFFFFC7FFF3FFFFFFFF87FFF1FFFFF8FFFE1FFFFFFFFC7FFE1FFFFF87FFE3FFFFFFFFC3FFF0FFFFF0FFFC3FFFFFFFFC7FFF0FFFFF0FFFE3FFFFFFFFE3FFF87EFFE1,
		ram_block1a_206.mem_init1 = 2048'hFFFFFFFFFFFFFFFF805FFFA01FFFFFFFFFFFFFFFF02FFFFF40FFFFFFFFFFFFFFFE0FFFFFFF07FFFFFFFFFFFFFF83FFFFFFFC1FFFFFFFFFFFFFF03FFFFFFFC0FFFFFFFFFFFFFE0FFFFFFFFF07FFFFFFFFFFFFC3FFFFFFFFFC3FFFFFFFFFFFF87FFFFFFFFFE1FFFFFFFFFFFF0FFFFFFFFFFF0FFFFFFFFFFFF1FFFFFFFFFFF8FFFFFFFFFFFC3FFFFFFFFFFFC3FFFFFFFFFFC3FFFFE67FFFFC3FFFFFFFFFFC3FFFE8017FFFC3FFFFFFFFFF8FFFFE0007FFFF1FFFFFFFFFF8FFFF00000FFFF1FFFFFFFFFF1FFFF07FE0FFFF8FFFFFFFFFF1FFFE1FFF87FFF8FFFFFFFFFE3FFFC3FFFC3FFFC7FFFFFFFFC3FFF07FFFE0FFFC3FFFFFFFFE3FFF0FFFFF0FFFC7FFFFFFFF,
		ram_block1a_206.mem_init2 = 2048'h000000007FFFFFFFFFFFFFFFE0003C0003FFFFFFFFFFFFFFFC0007E0001FFFFFFFFFFFFFFFC000FF0000FFFFFFFFFFFFFFF8001FF80007FFFFFFFFFFFFFF0003FFC0003FFFFFFFFFFFFFE000FFFE0003FFFFFFFFFFFFFFF83FFFF0001FFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF39CFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFF0060600F,
		ram_block1a_206.mem_init3 = 2048'hFFFFFFFFFFFFFE3FFC7FFFFFFFFFFFFFFFFFFFE3FF87FFFFFFFFFFFFFFFFFFFE3FF8FFFFFFFFFFFFFFFFFFFFF3FF1FFFFFFFFFFFFFFFFFFFFF1FF1FFFFFFFFFFFFFFFFFFFFF1FE3FFFFFFFFFFFFFFFFFFFFF1FE3FFFFFFFFFFFFFFFFFFFFF8FC7FFFFFFFFFFFFFFFFFFFFF8FC7FFFFFFFFFFFFFFFFFFFFF8F8FFFFFFFFFFFFFFFFFFFFFFC78FFFFFFFFFFFFFFFFFFFFFFC78FFFFFFFFFFFFFFFFFFFFFFE31FFFFFFFFFFFFFFFFFFFFFFE31FFFFFFFFFFFFFFFFFFFFFFF11FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFE0002003FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF,
		ram_block1a_206.operation_mode = "rom",
		ram_block1a_206.port_a_address_clear = "none",
		ram_block1a_206.port_a_address_width = 13,
		ram_block1a_206.port_a_data_out_clear = "none",
		ram_block1a_206.port_a_data_out_clock = "clock0",
		ram_block1a_206.port_a_data_width = 1,
		ram_block1a_206.port_a_first_address = 65536,
		ram_block1a_206.port_a_first_bit_number = 14,
		ram_block1a_206.port_a_last_address = 73727,
		ram_block1a_206.port_a_logical_ram_depth = 130400,
		ram_block1a_206.port_a_logical_ram_width = 24,
		ram_block1a_206.ram_block_type = "AUTO",
		ram_block1a_206.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_207
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_207portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_207.clk0_core_clock_enable = "ena0",
		ram_block1a_207.clk0_input_clock_enable = "none",
		ram_block1a_207.clk0_output_clock_enable = "none",
		ram_block1a_207.connectivity_checking = "OFF",
		ram_block1a_207.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_207.init_file_layout = "port_a",
		ram_block1a_207.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_207.mem_init0 = 2048'hC7FFE00000007FFE3FFFFFFFFC7FFE00000007FFE3FFFFFFFFC7FFC0C000003FFE3FFFFFFFF87FFC1E000003FFE1FFFFFFFF87FFC1E000003FFE1FFFFFFFF8FFFC1E000003FFF1FFFFFFFF8FFFC1E000003FFF1FFFFFFFF8FFFC3C000003FFF1FFFFFFFF8FFFC3C000003FFF1FFFFFFFF8FFFC1E000003FFF1FFFFFFFF8FFFC1E000003FFF1FFFFFFFF8FFFC1E000003FFF1FFFFFFFF8FFFC1E000003FFF1FFFFFFFF8FFFC1F000003FFF1FFFFFFFF87FFE0F000007FFE1FFFFFFFF87FFE0F000007FFE1FFFFFFFFC7FFE07800007FFE3FFFFFFFFC7FFF0780000FFFE3FFFFFFFFC7FFF03C0000FFFE3FFFFFFFFC3FFF83E0001FFFC3FFFFFFFFC3FFF81F0001,
		ram_block1a_207.mem_init1 = 2048'hFFFFFFFFFFFFFFFFC03FFFC03FFFFFFFFFFFFFFFF01FFFFF80FFFFFFFFFFFFFFFC07FFFFFE03FFFFFFFFFFFFFF81FFFFFFF81FFFFFFFFFFFFFF07FFFFFFFE0FFFFFFFFFFFFFE0FFFFFFFFF07FFFFFFFFFFFFC1FFFFFFFFF83FFFFFFFFFFFF83FFFFFFFFFC1FFFFFFFFFFFF07FFFFFFFFFE0FFFFFFFFFFFE0FFFFFFFFFFF07FFFFFFFFFFE1FFFFFFFFFFF87FFFFFFFFFFC3FFFFF9FFFFFC3FFFFFFFFFF87FFFF000FFFFE1FFFFFFFFFF87FFFC0003FFFE1FFFFFFFFFF0FFFF80001FFFF0FFFFFFFFFF0FFFE000007FFF0FFFFFFFFFE1FFFC000003FFF87FFFFFFFFE1FFF8000001FFF87FFFFFFFFE3FFF8000001FFFC7FFFFFFFFC3FFF0000000FFFC3FFFFFFFF,
		ram_block1a_207.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFE001F8007,
		ram_block1a_207.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_207.operation_mode = "rom",
		ram_block1a_207.port_a_address_clear = "none",
		ram_block1a_207.port_a_address_width = 13,
		ram_block1a_207.port_a_data_out_clear = "none",
		ram_block1a_207.port_a_data_out_clock = "clock0",
		ram_block1a_207.port_a_data_width = 1,
		ram_block1a_207.port_a_first_address = 65536,
		ram_block1a_207.port_a_first_bit_number = 15,
		ram_block1a_207.port_a_last_address = 73727,
		ram_block1a_207.port_a_logical_ram_depth = 130400,
		ram_block1a_207.port_a_logical_ram_width = 24,
		ram_block1a_207.ram_block_type = "AUTO",
		ram_block1a_207.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_208
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_208portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_208.clk0_core_clock_enable = "ena0",
		ram_block1a_208.clk0_input_clock_enable = "none",
		ram_block1a_208.clk0_output_clock_enable = "none",
		ram_block1a_208.connectivity_checking = "OFF",
		ram_block1a_208.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_208.init_file_layout = "port_a",
		ram_block1a_208.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_208.mem_init0 = 2048'hDDFFFC000003FFFBBFFFFFFFFB7FFC00000003FFEDFFFFFFFF8FFF992000099FFF1FFFFFFFFCFFFC5C000023FFF3FFFFFFFFD3FFEDC000037FFCBFFFFFFFF9BFF97C000049FFD9FFFFFFFFA7FF35D00004CFFE5FFFFFFFF2FFF31D00006CFFF4FFFFFFFF6FFF71D00006EFFF6FFFFFFFF2FFF79E00007EFFF4FFFFFFFFE7FF97C000049FFE7FFFFFFFFAFFFCCE000033FFF5FFFFFFFFDBFFC1E800043FFDBFFFFFFFF9BFFEDE0000B7FFD9FFFFFFFFBBFF9AE000099FFDDFFFFFFFF8FFFE274000C7FFF1FFFFFFFFE7FFF6780016FFFE7FFFFFFFFE3FFC73A000E3FFC7FFFFFFFFE9FFF2B90034FFF97FFFFFFFFDDFFE69C80167FFBBFFFFFFFFF3FFFDDF805B,
		ram_block1a_208.mem_init1 = 2048'hFFFFFFFFFFFFFFFFE0CC03307FFFFFFFFFFFFFFFE48DFFFB127FFFFFFFFFFFFFFE47FFFFFE27FFFFFFFFFFFFFF83FFFFFFFC1FFFFFFFFFFFFFFE1FFFFFFF87FFFFFFFFFFFFFDE3FFFFFFFC7BFFFFFFFFFFFFC3FFFFFFFFFC3FFFFFFFFFFFF61FFFFFFFFF86FFFFFFFFFFFF63FFFFFFFFFC6FFFFFFFFFFFE7FFFFFFFFFFFE7FFFFFFFFFFD0FFFFE07FFFF0BFFFFFFFFFFF3FFFF7FEFFFFCFFFFFFFFFFFC5FFFE1F87FFFA3FFFFFFFFFFD3FFFF9F9FFFFCBFFFFFFFFFFCFFFF5B9DAFFFF3FFFFFFFFFF3FFFF2F0F4FFFFCFFFFFFFFFF1FFFFC59A3FFFF8FFFFFFFFFEDFFFB68016DFFFB7FFFFFFFFC1FFEA0000057FF83FFFFFFFFE7FFE2C000347FFE7FFFFFFFF,
		ram_block1a_208.mem_init2 = 2048'h5FFF80027FFFFFFFFFFFFFFFF3FF660007FFFFFFFFFFFFFFFDFFFFE8006FFFFFFFFFFFFFFFBFFE7F40027FFFFFFFFFFFFFFBFFAFF20017FFFFFFFFFFFFFEBFE1FFE0003FFFFFFFFFFFFFFED67FFC0001FFFFFFFFFFFFFFE54FFFE1A4CFFFFFFFFFFFFFFFFFFFFFEF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF56AFFFFFFFFFFFFFFFFFFFFF639C6FFFFFFFFFFFFFFFFFFF143FC28FFFFFFFFFFFFFFFFFC16462683,
		ram_block1a_208.mem_init3 = 2048'hFFFFFFFFFFFFFEBFFBBFFFFFFFFFFFFFFFFFFFE5FFAFFFFFFFFFFFFFFFFFFFFF3FF27FFFFFFFFFFFFFFFFFFFF3FF2FFFFFFFFFFFFFFFFFFFFE7FE5FFFFFFFFFFFFFFFFFFFFF5FFBFFFFFFFFFFFFFFFFFFFFF0FE3FFFFFFFFFFFFFFFFFFFFF5FC3FFFFFFFFFFFFFFFFFFFFF2FBFFFFFFFFFFFFFFFFFFFFFFB7AFFFFFFFFFFFFFFFFFFFFFF97E7FFFFFFFFFFFFFFFFFFFFFE7CFFFFFFFFFFFFFFFFFFFFFFD75FFFFFFFFFFFFFFFFFFFFFFEFDFFFFFFFFFFFFFFFFFFFFFFF11FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFF97AFD6FFFFFFFFFFFFFFFFFFEA48128BFFFFFFFFFFFFFFFFFDB95BE0BFFFFFFFFFFFFFFFFF,
		ram_block1a_208.operation_mode = "rom",
		ram_block1a_208.port_a_address_clear = "none",
		ram_block1a_208.port_a_address_width = 13,
		ram_block1a_208.port_a_data_out_clear = "none",
		ram_block1a_208.port_a_data_out_clock = "clock0",
		ram_block1a_208.port_a_data_width = 1,
		ram_block1a_208.port_a_first_address = 65536,
		ram_block1a_208.port_a_first_bit_number = 16,
		ram_block1a_208.port_a_last_address = 73727,
		ram_block1a_208.port_a_logical_ram_depth = 130400,
		ram_block1a_208.port_a_logical_ram_width = 24,
		ram_block1a_208.ram_block_type = "AUTO",
		ram_block1a_208.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_209
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_209portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_209.clk0_core_clock_enable = "ena0",
		ram_block1a_209.clk0_input_clock_enable = "none",
		ram_block1a_209.clk0_output_clock_enable = "none",
		ram_block1a_209.connectivity_checking = "OFF",
		ram_block1a_209.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_209.init_file_layout = "port_a",
		ram_block1a_209.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_209.mem_init0 = 2048'hC5FFC68000163FFA3FFFFFFFFF7FFE8E000017FFEFFFFFFFFFB3FFACD0000B5FFCDFFFFFFFFFBFF97E000029FFDFFFFFFFFFA3FFF5C00006FFFC5FFFFFFFFA3FFD9E00007BFFC5FFFFFFFFE7FF53F00006AFFE7FFFFFFFF27FF17D000048FFE4FFFFFFFFAFFF17F000048FFF5FFFFFFFF6FFF55C00006AFFF6FFFFFFFFAFFFDBD00007BFFF5FFFFFFFF27FFD1E00004BFFE4FFFFFFFFABFFB5E80002DFFD5FFFFFFFFCBFF99F800099FFD3FFFFFFFFCBFFACE0000F5FFD3FFFFFFFFFBFFEAFC00057FFDFFFFFFFFF9BFFDE780017BFFD9FFFFFFFFD7FFC43800123FFEBFFFFFFFFD5FFEEF900377FFABFFFFFFFFD5FFE31E802C7FFABFFFFFFFFC9FFF3DF805C,
		ram_block1a_209.mem_init1 = 2048'hFFFFFFFFFFFFFFFFCE7000E73FFFFFFFFFFFFFFFFB01FFF80DFFFFFFFFFFFFFFFD69FFFFF96BFFFFFFFFFFFFFF987FFFFFE19FFFFFFFFFFFFFE77FFFFFFFEE7FFFFFFFFFFFFCCBFFFFFFFD33FFFFFFFFFFFF88FFFFFFFFF11FFFFFFFFFFFF73FFFFFFFFFCEFFFFFFFFFFFFA7FFFFFFFFFE5FFFFFFFFFFFFC7FFFFFFFFFE3FFFFFFFFFFFDDFFFFE07FFFFBBFFFFFFFFFFCBFFFF198FFFFD3FFFFFFFFFFD1FFFC4023FFF8BFFFFFFFFFF27FFF37FECFFFE4FFFFFFFFFFEFFFEF891F7FFF7FFFFFFFFFFC7FFD630C6BFFE3FFFFFFFFFEDFFF8FB9DF1FFFB7FFFFFFFFE0FFF1680168FFF07FFFFFFFFD9FFEAE000757FF9BFFFFFFFFC9FFF6C00036FFF93FFFFFFFF,
		ram_block1a_209.mem_init2 = 2048'h3FFC00023FFFFFFFFFFFFFFFEFFFAB0007FFFFFFFFFFFFFFFFFFF3D8000FFFFFFFFFFFFFFF9FFF7EC000FFFFFFFFFFFFFFF3FFCFF60017FFFFFFFFFFFFFEFFF1FF90003FFFFFFFFFFFFFE0B8FFFD0001FFFFFFFFFFFFFF8ACFFFF34CAFFFFFFFFFFFFFFFFFFFFFB41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF36CFFFFFFFFFFFFFFFFFFFFE9D6B97FFFFFFFFFFFFFFFFFF67C03E6FFFFFFFFFFFFFFFFFF58D0B1AF,
		ram_block1a_209.mem_init3 = 2048'hFFFFFFFFFFFFFEFFFBFFFFFFFFFFFFFFFFFFFFEBFFEFFFFFFFFFFFFFFFFFFFFEDFFE7FFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE9FE1FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFDFE3FFFFFFFFFFFFFFFFFFFFF9FDBFFFFFFFFFFFFFFFFFFFFF7FCFFFFFFFFFFFFFFFFFFFFFF9FE7FFFFFFFFFFFFFFFFFFFFF9727FFFFFFFFFFFFFFFFFFFFFE7EFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF54FFFFFFFFFFFFFFFFFFFFFFF5BFFFFFFFFFFFFFFFFFFFFFFF1DFFFFFFFFFFFFFFFFFFFFFFF95FFFFFFFFFFFFFFFFFFFFF978BDB7FFFFFFFFFFFFFFFFFD132E797FFFFFFFFFFFFFFFFFD7F1860AFFFFFFFFFFFFFFFFF,
		ram_block1a_209.operation_mode = "rom",
		ram_block1a_209.port_a_address_clear = "none",
		ram_block1a_209.port_a_address_width = 13,
		ram_block1a_209.port_a_data_out_clear = "none",
		ram_block1a_209.port_a_data_out_clock = "clock0",
		ram_block1a_209.port_a_data_width = 1,
		ram_block1a_209.port_a_first_address = 65536,
		ram_block1a_209.port_a_first_bit_number = 17,
		ram_block1a_209.port_a_last_address = 73727,
		ram_block1a_209.port_a_logical_ram_depth = 130400,
		ram_block1a_209.port_a_logical_ram_width = 24,
		ram_block1a_209.ram_block_type = "AUTO",
		ram_block1a_209.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_210
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_210portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_210.clk0_core_clock_enable = "ena0",
		ram_block1a_210.clk0_input_clock_enable = "none",
		ram_block1a_210.clk0_output_clock_enable = "none",
		ram_block1a_210.connectivity_checking = "OFF",
		ram_block1a_210.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_210.init_file_layout = "port_a",
		ram_block1a_210.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_210.mem_init0 = 2048'hC600227FFFE440063FFFFFFFFE400045FFFF200027FFFFFFFFE400668FFFF660027FFFFFFFF8C006BEFFFF960031FFFFFFFFEC002DEFFFFB40037FFFFFFFF84004DDFFFFB20021FFFFFFFF88008FCFFFF910011FFFFFFFFC8008BFFFFF910013FFFFFFFFC80089DFFFF910013FFFFFFFF48008FDFFFF910012FFFFFFFF48004DDFFFFB20012FFFFFFFFC8000DEFFFFB00013FFFFFFFF84004DE7FFFB20021FFFFFFFFCC0041E7FFF020033FFFFFFFFA40046F7FFF620025FFFFFFFFCC0004F7FFF200033FFFFFFFFE40031F3FFE0C0027FFFFFFFF8000333BFFECC0001FFFFFFFFC2001078FFD080043FFFFFFFFF200119E7FD88004FFFFFFFFFC600085F7F81,
		ram_block1a_210.mem_init1 = 2048'hFFFFFFFFFFFFFFFF800FFF001FFFFFFFFFFFFFFFF41E000782FFFFFFFFFFFFFFFC0200000403FFFFFFFFFFFFFFE2800000147FFFFFFFFFFFFFE820000000417FFFFFFFFFFFFD94000000029BFFFFFFFFFFFFE100000000087FFFFFFFFFFFFA600000000065FFFFFFFFFFFF4C00000000032FFFFFFFFFFFE88000000000117FFFFFFFFFFE300001F80000C7FFFFFFFFFFC00000CF3000003FFFFFFFFFFC60002801400063FFFFFFFFFF04000B000D00020FFFFFFFFFF00001C70E380000FFFFFFFFFF1800318018C0018FFFFFFFFFF000063060C60000FFFFFFFFFE30008A7FE51000C7FFFFFFFFE000191FFF8980007FFFFFFFFD600013FFFC80006BFFFFFFFF,
		ram_block1a_210.mem_init2 = 2048'h80071FFDFFFFFFFFFFFFFFFFF800A2FFF7FFFFFFFFFFFFFFFD001FE7FFBFFFFFFFFFFFFFFFE0027E3FFC7FFFFFFFFFFFFFF8007FF9FFFFFFFFFFFFFFFFFE0001FFCFFFFFFFFFFFFFFFFFE27DFFFFFFFFFFFFFFFFFFFFFFB3BFFFED098FFFFFFFFFFFFFFFFFFFFFE697FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFCB0D3FFFFFFFFFFFFFFFFFFFD40002BFFFFFFFFFFFFFFFFFFC070E03F,
		ram_block1a_210.mem_init3 = 2048'hFFFFFFFFFFFFFF7FF8FFFFFFFFFFFFFFFFFFFFF1FFA7FFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFE7FF2FFFFFFFFFFFFFFFFFFFFF3FE1FFFFFFFFFFFFFFFFFFFFF2FF3FFFFFFFFFFFFFFFFFFFFF5FC7FFFFFFFFFFFFFFFFFFFFF5FC3FFFFFFFFFFFFFFFFFFFFFD7EFFFFFFFFFFFFFFFFFFFFFFAFE7FFFFFFFFFFFFFFFFFFFFF8F57FFFFFFFFFFFFFFFFFFFFFC37FFFFFFFFFFFFFFFFFFFFFFE36FFFFFFFFFFFFFFFFFFFFFFE5BFFFFFFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFC393E9FFFFFFFFFFFFFFFFFFD82F226BFFFFFFFFFFFFFFFFFE01811F2FFFFFFFFFFFFFFFFF,
		ram_block1a_210.operation_mode = "rom",
		ram_block1a_210.port_a_address_clear = "none",
		ram_block1a_210.port_a_address_width = 13,
		ram_block1a_210.port_a_data_out_clear = "none",
		ram_block1a_210.port_a_data_out_clock = "clock0",
		ram_block1a_210.port_a_data_width = 1,
		ram_block1a_210.port_a_first_address = 65536,
		ram_block1a_210.port_a_first_bit_number = 18,
		ram_block1a_210.port_a_last_address = 73727,
		ram_block1a_210.port_a_logical_ram_depth = 130400,
		ram_block1a_210.port_a_logical_ram_width = 24,
		ram_block1a_210.ram_block_type = "AUTO",
		ram_block1a_210.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_211
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_211portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_211.clk0_core_clock_enable = "ena0",
		ram_block1a_211.clk0_input_clock_enable = "none",
		ram_block1a_211.clk0_output_clock_enable = "none",
		ram_block1a_211.connectivity_checking = "OFF",
		ram_block1a_211.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_211.init_file_layout = "port_a",
		ram_block1a_211.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_211.mem_init0 = 2048'hC7FFF1000008FFFE3FFFFFFFFA3FFE28000047FFC5FFFFFFFF87FFE0E000007FFE1FFFFFFFFE7FFC4E000023FFE7FFFFFFFFAFFFE5E000027FFF5FFFFFFFF87FF81C000001FFE1FFFFFFFFC7FF85D000001FFE3FFFFFFFFC7FF87D000001FFE3FFFFFFFFC7FF87D000001FFE3FFFFFFFFC7FF85D000001FFE3FFFFFFFF47FF81E000001FFE2FFFFFFFFC7FFC4C000023FFE3FFFFFFFFC7FFC1E000003FFE3FFFFFFFFCFFFE2E800007FFF3FFFFFFFFEFFFC0F000003FFF7FFFFFFFFE7FFE0FC00007FFE7FFFFFFFFC7FFE1F800007FFE3FFFFFFFFC7FFE13E00087FFE3FFFFFFFFE3FFF0FC0010FFFC7FFFFFFFFF7FFF09C0010FFFEFFFFFFFFFF3FFF85F8001,
		ram_block1a_211.mem_init1 = 2048'hFFFFFFFFFFFFFFFFB05FFFA0DFFFFFFFFFFFFFFFE82FFFFF417FFFFFFFFFFFFFFF0FFFFFFF0FFFFFFFFFFFFFFFC1FFFFFFF83FFFFFFFFFFFFFE43FFFFFFFC27FFFFFFFFFFFFD8FFFFFFFFF1BFFFFFFFFFFFFE3FFFFFFFFFC7FFFFFFFFFFFFA7FFFFFFFFFE5FFFFFFFFFFFF4FFFFFFFFFFF2FFFFFFFFFFFF1FFFFFFFFFFF8FFFFFFFFFFFD1FFFFFFFFFFF8BFFFFFFFFFFC3FFFFEF7FFFFC3FFFFFFFFFFE3FFFF801FFFFC7FFFFFFFFFF4FFFFD000BFFFF2FFFFFFFFFFCFFFFC0003FFFF3FFFFFFFFFE9FFFE060607FFF97FFFFFFFFF9FFFC000003FFF9FFFFFFFFFE3FFFC000003FFFC7FFFFFFFFC3FFF8000001FFFC3FFFFFFFFF3FFF0000000FFFCFFFFFFFFF,
		ram_block1a_211.mem_init2 = 2048'h8006BFFEFFFFFFFFFFFFFFFFF000BDFFFBFFFFFFFFFFFFFFFC0017CFFFCFFFFFFFFFFFFFFF80027F7FFF7FFFFFFFFFFFFFF0005FFBFFE7FFFFFFFFFFFFFE800BFF9FFF7FFFFFFFFFFFFFE1FF7FFE7FFDFFFFFFFFFFFFFFC93FFFF0F17FFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE30C7FFFFFFFFFFFFFFFFFFFEE70E77FFFFFFFFFFFFFFFFFFDC0003BFFFFFFFFFFFFFFFFFC8030C013,
		ram_block1a_211.mem_init3 = 2048'hFFFFFFFFFFFFFEBFF9BFFFFFFFFFFFFFFFFFFFEFFF9FFFFFFFFFFFFFFFFFFFFF7FFE7FFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFDFE5FFFFFFFFFFFFFFFFFFFFFDFEDFFFFFFFFFFFFFFFFFFFFF8FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7F7FFFFFFFFFFFFFFFFFFFFF87CFFFFFFFFFFFFFFFFFFFFFFF7AFFFFFFFFFFFFFFFFFFFFFFF3DFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFEF4FFFFFFFFFFFFFFFFFFFFFFECDFFFFFFFFFFFFFFFFFFFFFFF79FFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFFFFFFFFFFFA7FFE77FFFFFFFFFFFFFFFFFD015ADF1FFFFFFFFFFFFFFFFFB01BCFFCFFFFFFFFFFFFFFFFF,
		ram_block1a_211.operation_mode = "rom",
		ram_block1a_211.port_a_address_clear = "none",
		ram_block1a_211.port_a_address_width = 13,
		ram_block1a_211.port_a_data_out_clear = "none",
		ram_block1a_211.port_a_data_out_clock = "clock0",
		ram_block1a_211.port_a_data_width = 1,
		ram_block1a_211.port_a_first_address = 65536,
		ram_block1a_211.port_a_first_bit_number = 19,
		ram_block1a_211.port_a_last_address = 73727,
		ram_block1a_211.port_a_logical_ram_depth = 130400,
		ram_block1a_211.port_a_logical_ram_width = 24,
		ram_block1a_211.ram_block_type = "AUTO",
		ram_block1a_211.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_212
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_212portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_212.clk0_core_clock_enable = "ena0",
		ram_block1a_212.clk0_input_clock_enable = "none",
		ram_block1a_212.clk0_output_clock_enable = "none",
		ram_block1a_212.connectivity_checking = "OFF",
		ram_block1a_212.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_212.init_file_layout = "port_a",
		ram_block1a_212.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_212.mem_init0 = 2048'hDC001FFFFFFF8003BFFFFFFFFF8001D3FFFFB8001FFFFFFFFFD8003E9FFFFFC001BFFFFFFFF980039CFFFFDC0019FFFFFFFF98001CCFFFFF80019FFFFFFFFB0003DEFFFFFC000DFFFFFFFFF00039CFFFFFC000FFFFFFFFFF0003BCFFFFFC000FFFFFFFFF70003BCFFFFFC000EFFFFFFFF700039CFFFFFC000EFFFFFFFFF0003DEFFFFFC000FFFFFFFFFF0003CCFFFFFC000FFFFFFFFFF00039EFFFFDC000FFFFFFFFFB8003CF7FFFFC001DFFFFFFFF98001EE7FFFF80019FFFFFFFF98001CFBFFFB80019FFFFFFFFD8001EFBFFFF8001BFFFFFFFF98000F39FFFF00019FFFFFFFFF8000F79FFEF0001FFFFFFFFFEC00079EFFFE00037FFFFFFFFEC00079E7FFE,
		ram_block1a_212.mem_init1 = 2048'hFFFFFFFFFFFFFFFFAFC0003F5FFFFFFFFFFFFFFFE3E000007C7FFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFDE00000007BFFFFFFFFFFFFFF3800000001CFFFFFFFFFFFFFD7000000000EBFFFFFFFFFFFFBE0000000007DFFFFFFFFFFFF9C00000000039FFFFFFFFFFFFB80000000001DFFFFFFFFFFFE700000000000E7FFFFFFFFFFFE000000000007FFFFFFFFFFFDC00000F000003BFFFFFFFFFF980000FFF000019FFFFFFFFFF780002FFF40001EFFFFFFFFFFB0000BFFFD0000DFFFFFFFFFEF0001FBFDF8000F7FFFFFFFFE60003EFFF7C00067FFFFFFFFEE0007FFFFFE00077FFFFFFFFEC000FFFFFFF00037FFFFFFFFEC000FFFFFFF00037FFFFFFFF,
		ram_block1a_212.mem_init2 = 2048'hBFF83FFF3FFFFFFFFFFFFFFFE7FF75FFFBFFFFFFFFFFFFFFFEFFE7EFFFCFFFFFFFFFFFFFFF9FFCFF7FFEFFFFFFFFFFFFFFF3FF8FF3FFFFFFFFFFFFFFFFFFFFF7FFDFFFBFFFFFFFFFFFFFE0017FFCFFFBFFFFFFFFFFFFFF856FFFFBFE0FFFFFFFFFFFFFFFFFFFFFFAF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2647FFFFFFFFFFFFFFFFFFFFE0F07FFFFFFFFFFFFFFFFFFFB3FFFCDFFFFFFFFFFFFFFFFFFBFF0FFDF,
		ram_block1a_212.mem_init3 = 2048'hFFFFFFFFFFFFFEBFFD7FFFFFFFFFFFFFFFFFFFFBFFBFFFFFFFFFFFFFFFFFFFFF9FF27FFFFFFFFFFFFFFFFFFFFDFF4FFFFFFFFFFFFFFFFFFFFE7FEFFFFFFFFFFFFFFFFFFFFFF4FEBFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF3FD7FFFFFFFFFFFFFFFFFFFFFA79FFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFF972FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFCBCFFFFFFFFFFFFFFFFFFFFFFFB5FFFFFFFFFFFFFFFFFFFFFFE65FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF39FFFFFFFFFFFFFFFFFFFFFCFFBD6FFFFFFFFFFFFFFFFFFF013A803FFFFFFFFFFFFFFFFFAFE7FFFDFFFFFFFFFFFFFFFFF,
		ram_block1a_212.operation_mode = "rom",
		ram_block1a_212.port_a_address_clear = "none",
		ram_block1a_212.port_a_address_width = 13,
		ram_block1a_212.port_a_data_out_clear = "none",
		ram_block1a_212.port_a_data_out_clock = "clock0",
		ram_block1a_212.port_a_data_width = 1,
		ram_block1a_212.port_a_first_address = 65536,
		ram_block1a_212.port_a_first_bit_number = 20,
		ram_block1a_212.port_a_last_address = 73727,
		ram_block1a_212.port_a_logical_ram_depth = 130400,
		ram_block1a_212.port_a_logical_ram_width = 24,
		ram_block1a_212.ram_block_type = "AUTO",
		ram_block1a_212.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_213
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_213portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_213.clk0_core_clock_enable = "ena0",
		ram_block1a_213.clk0_input_clock_enable = "none",
		ram_block1a_213.clk0_output_clock_enable = "none",
		ram_block1a_213.connectivity_checking = "OFF",
		ram_block1a_213.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_213.init_file_layout = "port_a",
		ram_block1a_213.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_213.mem_init0 = 2048'hFC001E0000078003FFFFFFFFF98001E00000780019FFFFFFFFB8003C000003C001DFFFFFFFFF8003CC00003C001FFFFFFFFFB80038E00001C001DFFFFFFFFF00039C00001C000FFFFFFFFFB0003BC00001C000DFFFFFFFFB0003BE00001C000DFFFFFFFFB0003BE00001C000DFFFFFFFFB0003BC00001C000DFFFFFFFFB00039E00001C000DFFFFFFFFB00039C00001C000DFFFFFFFFB0003CE00003C000DFFFFFFFFF8003CE00003C001FFFFFFFFFB8001CE000038001DFFFFFFFFF8001E7000078001FFFFFFFFFB8001E7800078001DFFFFFFFFB8000E3C00070001DFFFFFFFFD8000F3C000F0001BFFFFFFFFFC00073C000E0003FFFFFFFFFFC00079E001E,
		ram_block1a_213.mem_init1 = 2048'hFFFFFFFFFFFFFFFF9FC0003F9FFFFFFFFFFFFFFFEFE000007F7FFFFFFFFFFFFFFEF8000001F7FFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFEF000000000F7FFFFFFFFFFFFDE0000000007BFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFEE0000000000077FFFFFFFFFFFC00000F000003FFFFFFFFFFFF80000FFF00001FFFFFFFFFFFB80003FFFC0001DFFFFFFFFFF70000FFFFF0000EFFFFFFFFFF70001FC03F8000EFFFFFFFFFFE0003F000FC0007FFFFFFFFFFE0007C0003E0007FFFFFFFFFFC000F80001F0003FFFFFFFFFDC000F00000F0003BFFFFFFFF,
		ram_block1a_213.mem_init2 = 2048'h8001BFFFFFFFFFFFFFFFFFFFF0002FFFFDFFFFFFFFFFFFFFFE0007DFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFE8003FFFFFFBFFFFFFFFFFFFFF0017FFDFFFFFFFFFFFFFFFFFFD6DFFFF7FFDFFFFFFFFFFFFFFFFFFFFFAE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8617FFFFFFFFFFFFFFFFFFFEDFFFB7FFFFFFFFFFFFFFFFFFAFFFFF5FFFFFFFFFFFFFFFFFF7FF0FFEF,
		ram_block1a_213.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFEFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFB6FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFE6FFFFFFFFFFFFFFFFFFF0079FFBFFFFFFFFFFFFFFFFFE003FFFEFFFFFFFFFFFFFFFFF,
		ram_block1a_213.operation_mode = "rom",
		ram_block1a_213.port_a_address_clear = "none",
		ram_block1a_213.port_a_address_width = 13,
		ram_block1a_213.port_a_data_out_clear = "none",
		ram_block1a_213.port_a_data_out_clock = "clock0",
		ram_block1a_213.port_a_data_width = 1,
		ram_block1a_213.port_a_first_address = 65536,
		ram_block1a_213.port_a_first_bit_number = 21,
		ram_block1a_213.port_a_last_address = 73727,
		ram_block1a_213.port_a_logical_ram_depth = 130400,
		ram_block1a_213.port_a_logical_ram_width = 24,
		ram_block1a_213.ram_block_type = "AUTO",
		ram_block1a_213.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_214
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_214portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_214.clk0_core_clock_enable = "ena0",
		ram_block1a_214.clk0_input_clock_enable = "none",
		ram_block1a_214.clk0_output_clock_enable = "none",
		ram_block1a_214.connectivity_checking = "OFF",
		ram_block1a_214.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_214.init_file_layout = "port_a",
		ram_block1a_214.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_214.mem_init0 = 2048'hC3FFE00000007FFC3FFFFFFFFC7FFE00000007FFE3FFFFFFFF87FFC08000003FFE1FFFFFFFFC7FFC1E000003FFE3FFFFFFFFC7FFC1E000003FFE3FFFFFFFF8FFFC1C000003FFF1FFFFFFFF8FFFC1E000003FFF1FFFFFFFF8FFFC1C000003FFF1FFFFFFFF8FFFC1C000003FFF1FFFFFFFF8FFFC1E000003FFF1FFFFFFFF8FFFC1E000003FFF1FFFFFFFF8FFFC1E000003FFF1FFFFFFFF8FFFC0E000003FFF1FFFFFFFF87FFC1F000003FFE1FFFFFFFFC7FFE0F000007FFE3FFFFFFFFC7FFE07000007FFE3FFFFFFFF87FFE07000007FFE1FFFFFFFFC7FFF0780000FFFE3FFFFFFFFC7FFF03C0000FFFE3FFFFFFFFC3FFF81C0001FFFC3FFFFFFFFE3FFF81F0001,
		ram_block1a_214.mem_init1 = 2048'hFFFFFFFFFFFFFFFF803FFFC01FFFFFFFFFFFFFFFF01FFFFF80FFFFFFFFFFFFFFFE07FFFFFE07FFFFFFFFFFFFFF81FFFFFFF81FFFFFFFFFFFFFF07FFFFFFFE0FFFFFFFFFFFFFE0FFFFFFFFF07FFFFFFFFFFFFC1FFFFFFFFF83FFFFFFFFFFFF83FFFFFFFFFC1FFFFFFFFFFFF07FFFFFFFFFE0FFFFFFFFFFFF0FFFFFFFFFFF0FFFFFFFFFFFC1FFFFFFFFFFF83FFFFFFFFFFC3FFFFF0FFFFFC3FFFFFFFFFFC7FFFF000FFFFE3FFFFFFFFFF87FFFC0003FFFE1FFFFFFFFFF8FFFF00000FFFF1FFFFFFFFFF0FFFE000007FFF0FFFFFFFFFF1FFFC000003FFF8FFFFFFFFFE1FFF8000001FFF87FFFFFFFFC3FFF0000000FFFC3FFFFFFFFE3FFF0000000FFFC7FFFFFFFF,
		ram_block1a_214.mem_init2 = 2048'hFFFE40007FFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFBFFFFE0000FFFFFFFFFFFFFFF7FFFFF00007FFFFFFFFFFFFFF7FFFFF80007FFFFFFFFFFFFFFFFE7FFE0003FFFFFFFFFFFFFFE7DFFFF8003FFFFFFFFFFFFFFFFFFFFFF1CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF39CFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFF000F000F,
		ram_block1a_214.mem_init3 = 2048'hFFFFFFFFFFFFFE3FFC7FFFFFFFFFFFFFFFFFFFE3FFC7FFFFFFFFFFFFFFFFFFFF1FF0FFFFFFFFFFFFFFFFFFFFE3FF0FFFFFFFFFFFFFFFFFFFFF1FE1FFFFFFFFFFFFFFFFFFFFF1FE1FFFFFFFFFFFFFFFFFFFFF8FC3FFFFFFFFFFFFFFFFFFFFF0FC3FFFFFFFFFFFFFFFFFFFFF8F87FFFFFFFFFFFFFFFFFFFFFCFC7FFFFFFFFFFFFFFFFFFFFFC78FFFFFFFFFFFFFFFFFFFFFFC31FFFFFFFFFFFFFFFFFFFFFFC38FFFFFFFFFFFFFFFFFFFFFFE11FFFFFFFFFFFFFFFFFFFFFFE13FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF83F9FFFFFFFFFFFFFFFFFFFFF45005FFFFFFFFFFFFFFFFF9FFC0001FFFFFFFFFFFFFFFFF,
		ram_block1a_214.operation_mode = "rom",
		ram_block1a_214.port_a_address_clear = "none",
		ram_block1a_214.port_a_address_width = 13,
		ram_block1a_214.port_a_data_out_clear = "none",
		ram_block1a_214.port_a_data_out_clock = "clock0",
		ram_block1a_214.port_a_data_width = 1,
		ram_block1a_214.port_a_first_address = 65536,
		ram_block1a_214.port_a_first_bit_number = 22,
		ram_block1a_214.port_a_last_address = 73727,
		ram_block1a_214.port_a_logical_ram_depth = 130400,
		ram_block1a_214.port_a_logical_ram_width = 24,
		ram_block1a_214.ram_block_type = "AUTO",
		ram_block1a_214.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_215
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[8]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_215portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_215.clk0_core_clock_enable = "ena0",
		ram_block1a_215.clk0_input_clock_enable = "none",
		ram_block1a_215.clk0_output_clock_enable = "none",
		ram_block1a_215.connectivity_checking = "OFF",
		ram_block1a_215.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_215.init_file_layout = "port_a",
		ram_block1a_215.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_215.mem_init0 = 2048'hC0000000000000003FFFFFFFFC0000000000000003FFFFFFFFC0000040000000003FFFFFFFF800000E0000000001FFFFFFFF800001E0000000001FFFFFFFF800001E0000000001FFFFFFFF800001C0000000001FFFFFFFF800001C0000000001FFFFFFFF800001C0000000001FFFFFFFF800001C0000000001FFFFFFFF800001C0000000001FFFFFFFF800001E0000000001FFFFFFFF800001E0000000001FFFFFFFF800000E0000000001FFFFFFFF800000F0000000001FFFFFFFF800000F0000000001FFFFFFFFC0000078000000003FFFFFFFFC0000078000000003FFFFFFFFC000003C000000003FFFFFFFFC000003E000000003FFFFFFFFC000001E0000,
		ram_block1a_215.mem_init1 = 2048'hFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFE000000000007FFFFFFFFFFFFC000000000003FFFFFFFFFFFF8000000000001FFFFFFFFFFFF0000000000000FFFFFFFFFFFE00000000000007FFFFFFFFFFE00000000000007FFFFFFFFFFC00000000000003FFFFFFFFFF800000000000001FFFFFFFFFF800000000000001FFFFFFFFFF000000000000000FFFFFFFFFF000000000000000FFFFFFFFFE0000000000000007FFFFFFFFE0000000000000007FFFFFFFFE0000000000000007FFFFFFFFC0000000000000003FFFFFFFF,
		ram_block1a_215.mem_init2 = 2048'h000000007FFFFFFFFFFFFFFFE0003C0003FFFFFFFFFFFFFFFC0007E0001FFFFFFFFFFFFFFFC000FF0000FFFFFFFFFFFFFFF8001FF80007FFFFFFFFFFFFFF0003FFC0003FFFFFFFFFFFFFE000FFFE0001FFFFFFFFFFFFFFF83FFFF0001FFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFE00000007,
		ram_block1a_215.mem_init3 = 2048'hFFFFFFFFFFFFFE3FFC3FFFFFFFFFFFFFFFFFFFE3FF87FFFFFFFFFFFFFFFFFFFE3FF8FFFFFFFFFFFFFFFFFFFFF1FF1FFFFFFFFFFFFFFFFFFFFF1FF1FFFFFFFFFFFFFFFFFFFFF1FE3FFFFFFFFFFFFFFFFFFFFF1FE3FFFFFFFFFFFFFFFFFFFFF8FC7FFFFFFFFFFFFFFFFFFFFF8FC7FFFFFFFFFFFFFFFFFFFFF878FFFFFFFFFFFFFFFFFFFFFFC78FFFFFFFFFFFFFFFFFFFFFFC78FFFFFFFFFFFFFFFFFFFFFFE31FFFFFFFFFFFFFFFFFFFFFFE31FFFFFFFFFFFFFFFFFFFFFFF11FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFE0082003FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF,
		ram_block1a_215.operation_mode = "rom",
		ram_block1a_215.port_a_address_clear = "none",
		ram_block1a_215.port_a_address_width = 13,
		ram_block1a_215.port_a_data_out_clear = "none",
		ram_block1a_215.port_a_data_out_clock = "clock0",
		ram_block1a_215.port_a_data_width = 1,
		ram_block1a_215.port_a_first_address = 65536,
		ram_block1a_215.port_a_first_bit_number = 23,
		ram_block1a_215.port_a_last_address = 73727,
		ram_block1a_215.port_a_logical_ram_depth = 130400,
		ram_block1a_215.port_a_logical_ram_width = 24,
		ram_block1a_215.ram_block_type = "AUTO",
		ram_block1a_215.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_216
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_216portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_216.clk0_core_clock_enable = "ena0",
		ram_block1a_216.clk0_input_clock_enable = "none",
		ram_block1a_216.clk0_output_clock_enable = "none",
		ram_block1a_216.connectivity_checking = "OFF",
		ram_block1a_216.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_216.init_file_layout = "port_a",
		ram_block1a_216.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_216.mem_init0 = 2048'hD3FFFF8FF8DFFFFFFFFFFFFFFE7FFFFFFFF2FFFFFFFFFFFFFFCDFFFF3FFFEFFFFFFFFFFFFFFC9FFFEFFFFDBFFFFFFFFFFFFFD5FFFFFFF7FFFFFFFFFFFFFFF95FFFFFFEBFFFFFFFFFFFFFFFC5FFFFFF47FBFFFFFFFFFFFFFEB97FFFBE7FDFFFFFFFFFFFFFFFFFFFFCEFE7FFFFFFFFFFFFFEBFFFFFE9FF7FFFFFFFFFFFFFE3FFFFF07FFFFFFFFFFFFFFFFE3FFFFE47FFFFFFFFFFFFFFFFDFFFFFE7FFFFFFFFFFFFFFFFFE3FFFFF7FFFFFFFFFFFFFFFFFF3FFFEE7FFFFFFFFFFFFFFFFFF3FFFE3FFFFFFFFFFFFFFFFFFFBFFFE7FFF7FFFFFFFFFFFFFFC3FFF8FFFF4FFFFFFFFFFFFFFD3FFF37FFFFFFFFFFFFFFFFFFEFFFEEFFFFFFFFFFFFFFFFFFFC7FFEFFFFFFF,
		ram_block1a_216.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFF3FFFFAFFFFFFFFFFFFFFFFFD27FFFF8FFFFFFFFFFFFFFFFFB8FFFFFAFFFFFFFFFFFFFFFFF77FBFFF1FFFFFFFFFFFFFFFFFCFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF9E5FFFBFE3FFFFFFFFFFFFFFD0FFFFEFFFDFFFFFFFFFFFFFF,
		ram_block1a_216.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_216.mem_init3 = 2048'h3FFFFFFFFFFFFFFFFFFDFA73F3FFFFFFFFFFFF0FFFFEF0FD1FFFFFFFFFFFFFF0FFFFEEC5FBFEFFFFFFFFFFFFFFFFFFF6B87FFFFFFFFFFFFFFFFFFFFFDE3FFFFFFFFFFFFFFFFFFFFFF9D7FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFF5EFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_216.operation_mode = "rom",
		ram_block1a_216.port_a_address_clear = "none",
		ram_block1a_216.port_a_address_width = 13,
		ram_block1a_216.port_a_data_out_clear = "none",
		ram_block1a_216.port_a_data_out_clock = "clock0",
		ram_block1a_216.port_a_data_width = 1,
		ram_block1a_216.port_a_first_address = 73728,
		ram_block1a_216.port_a_first_bit_number = 0,
		ram_block1a_216.port_a_last_address = 81919,
		ram_block1a_216.port_a_logical_ram_depth = 130400,
		ram_block1a_216.port_a_logical_ram_width = 24,
		ram_block1a_216.ram_block_type = "AUTO",
		ram_block1a_216.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_217
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_217portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_217.clk0_core_clock_enable = "ena0",
		ram_block1a_217.clk0_input_clock_enable = "none",
		ram_block1a_217.clk0_output_clock_enable = "none",
		ram_block1a_217.connectivity_checking = "OFF",
		ram_block1a_217.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_217.init_file_layout = "port_a",
		ram_block1a_217.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_217.mem_init0 = 2048'hCBFFFFAFF81FFFFFFFFFFFFFFE2FFFFBFFF87FFFFFFFFFFFFFEDFFFE3FFFFBFFFFFFFFFFFFFFCFFFF7FFFE3FFFFFFFFFFFFFD5FFFFFFF7D7FFFFFFFFFFFFFA1FFFFFF5FE7FFFFFFFFFFFFFDBFFFFFF7BF1FFFFFFFFFFFFFE5FFFFFFAFE5FFFFFFFFFFFFFFDFFFFF457EBFFFFFFFFFFFFFDFFFFFFABFF7FFFFFFFFFFFFFEFFFFFFF3FFFFFFFFFFFFFFFFF7FFFFF4FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFCFFFFF37FFFFFFFFFFFFFFFFFCFFFFEAFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFC7FFFBFFFFFFFFFFFFFFFFFFFCBFFFBBFFFFFFFFFFFFFFFFFFD3FFF3FFFFFFFFFFFFFFFFFFFF3FFF4FFFFFFFFFFFFFFFFFFFEFFFEDFFFFFF,
		ram_block1a_217.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFE0FFFFFAFFFFFFFFFFFFFFFFFD04FFFFFFFFFFFFFFFFFFFFFFC01FFFF5FFFFFFFFFFFFFFFFF15CFFFF5FFFFFFFFFFFFFFFFF4FC7FFF7FFFFFFFFFFFFFFFFFFFE1FFEFF9FFFFFFFFFFFFFFFECEFFFE7F6FFFFFFFFFFFFFFFE0FBFFF7F07FFFFFFFFFFFFFF,
		ram_block1a_217.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_217.mem_init3 = 2048'h7FFFFFFFFFFFFFFFFFEE04B3F7FFFFFFFFFFFFFFFFFFEA6ADFFFFFFFFFFFFFFFFFFFFE85DFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFB3FFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_217.operation_mode = "rom",
		ram_block1a_217.port_a_address_clear = "none",
		ram_block1a_217.port_a_address_width = 13,
		ram_block1a_217.port_a_data_out_clear = "none",
		ram_block1a_217.port_a_data_out_clock = "clock0",
		ram_block1a_217.port_a_data_width = 1,
		ram_block1a_217.port_a_first_address = 73728,
		ram_block1a_217.port_a_first_bit_number = 1,
		ram_block1a_217.port_a_last_address = 81919,
		ram_block1a_217.port_a_logical_ram_depth = 130400,
		ram_block1a_217.port_a_logical_ram_width = 24,
		ram_block1a_217.ram_block_type = "AUTO",
		ram_block1a_217.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_218
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_218portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_218.clk0_core_clock_enable = "ena0",
		ram_block1a_218.clk0_input_clock_enable = "none",
		ram_block1a_218.clk0_output_clock_enable = "none",
		ram_block1a_218.connectivity_checking = "OFF",
		ram_block1a_218.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_218.init_file_layout = "port_a",
		ram_block1a_218.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_218.mem_init0 = 2048'hDFFFFF9FF00FFFFFFFFFFFFFFC0FFFF1FFE8FFFFFFFFFFFFFFF0FFFE7FFFABFFFFFFFFFFFFFDFFFFFFFFFE7FFFFFFFFFFFFFBFFFFFFF97F7FFFFFFFFFFFFFE7FFFFFF93E5FFFFFFFFFFFFF93FFFFFC53E1FFFFFFFFFFFFFFFFFFFFD73E7FFFFFFFFFFFFFF9FFFFF74FEBFFFFFFFFFFFFFCFFFFFF3DFFFFFFFFFFFFFFFFFBFFFFFB3FFFFFFFFFFFFFFFFFBFFFFFF7FFFFFFFFFFFFFFFFD7FFFFE0FFFFFFFFFFFFFFFFFC3FFFF9FFFFFFFFFFFFFFFFFFE3FFFE6FFFFFFFFFFFFFFFFFFE7FFFCFFFFFFFFFFFFFFFFFFFE7FFFD9FFFFFFFFFFFFFFFFFFE7FFF73FFFFFFFFFFFFFFFFFFFBFFF6FFFFFFFFFFFFFFFFFFFDFFFE5FFFFFFFFFFFFFFFFFFFDFFFF9FFFFFF,
		ram_block1a_218.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF8FFFFF9FFFFFFFFFFFFFFFFFB07FFFF8FFFFFFFFFFFFFFFFFC01FFFF0FFFFFFFFFFFFFFFFF9A4FFFF3FFFFFFFFFFFFFFFFF7F85FFF3FFFFFFFFFFFFFFFFFFFE3FFE3FFFFFFFFFFFFFFFFFE2FFFFC3FEBFFFFFFFFFFFFFFEBF7FFC7F87FFFFFFFFFFFFFF,
		ram_block1a_218.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_218.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFAB1FFFFFFFFFFFFFFFFFFFFFF99EFFFFFFFFFFFFFFFFFFFFFF69C7FFFFFFFFFFFFFFFFFFFFF71FFFFFFFFFFFFFFFFFFFFFFFDAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_218.operation_mode = "rom",
		ram_block1a_218.port_a_address_clear = "none",
		ram_block1a_218.port_a_address_width = 13,
		ram_block1a_218.port_a_data_out_clear = "none",
		ram_block1a_218.port_a_data_out_clock = "clock0",
		ram_block1a_218.port_a_data_width = 1,
		ram_block1a_218.port_a_first_address = 73728,
		ram_block1a_218.port_a_first_bit_number = 2,
		ram_block1a_218.port_a_last_address = 81919,
		ram_block1a_218.port_a_logical_ram_depth = 130400,
		ram_block1a_218.port_a_logical_ram_width = 24,
		ram_block1a_218.ram_block_type = "AUTO",
		ram_block1a_218.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_219
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_219portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_219.clk0_core_clock_enable = "ena0",
		ram_block1a_219.clk0_input_clock_enable = "none",
		ram_block1a_219.clk0_output_clock_enable = "none",
		ram_block1a_219.connectivity_checking = "OFF",
		ram_block1a_219.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_219.init_file_layout = "port_a",
		ram_block1a_219.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_219.mem_init0 = 2048'hFDFFFFBFF7FFFFFFFFFFFFFFFC0FFFF7FFFFFFFFFFFFFFFFFFE0FFFFFFFF97FFFFFFFFFFFFFE2FFFFFFFFFFFFFFFFFFFFFFFEBFFFFFF9FEBFFFFFFFFFFFFFB1FFFFFFB7FBFFFFFFFFFFFFFF1FFFFFFE7FFFFFFFFFFFFFFFE5FFFFFA4FFBFFFFFFFFFFFFFF5FFFFF71FE7FFFFFFFFFFFFFF7FFFFF65FFFFFFFFFFFFFFFFD7FFFFFCBFFFFFFFFFFFFFFFFD7FFFFE97FFFFFFFFFFFFFFFFF3FFFFEBFFFFFFFFFFFFFFFFFC3FFFF0FFFFFFFFFFFFFFFFFFE3FFFF9FFFFFFFFFFFFFFFFFFE3FFFF0FFFFFFFFFFFFFFFFFFE3FFFE7FFFFFFFFFFFFFFFFFFC7FFFCBFFFFFFFFFFFFFFFFFFF3FFF9FFFFFFFFFFFFFFFFFFFF3FFF2FFFFFFFFFFFFFFFFFFFF3FFD7FFFFFF,
		ram_block1a_219.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF07FFFFBFFFFFFFFFFFFFFFFFEFBFFFFEFFFFFFFFFFFFFFFFF3FE7FFFFFFFFFFFFFFFFFFFFFE8B3FFF7FFFFFFFFFFFFFFFFFBFFBFFFDFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFEDF3FFFFF9FFFFFFFFFFFFFFFF2FBFFF7F7BFFFFFFFFFFFFFF,
		ram_block1a_219.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_219.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFB9F7FFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_219.operation_mode = "rom",
		ram_block1a_219.port_a_address_clear = "none",
		ram_block1a_219.port_a_address_width = 13,
		ram_block1a_219.port_a_data_out_clear = "none",
		ram_block1a_219.port_a_data_out_clock = "clock0",
		ram_block1a_219.port_a_data_width = 1,
		ram_block1a_219.port_a_first_address = 73728,
		ram_block1a_219.port_a_first_bit_number = 3,
		ram_block1a_219.port_a_last_address = 81919,
		ram_block1a_219.port_a_logical_ram_depth = 130400,
		ram_block1a_219.port_a_logical_ram_width = 24,
		ram_block1a_219.ram_block_type = "AUTO",
		ram_block1a_219.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_220
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_220portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_220.clk0_core_clock_enable = "ena0",
		ram_block1a_220.clk0_input_clock_enable = "none",
		ram_block1a_220.clk0_output_clock_enable = "none",
		ram_block1a_220.connectivity_checking = "OFF",
		ram_block1a_220.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_220.init_file_layout = "port_a",
		ram_block1a_220.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_220.mem_init0 = 2048'hEDFFFFCFF80FFFFFFFFFFFFFFF0FFFF9FFF07FFFFFFFFFFFFFD0FFFF3FFFC7FFFFFFFFFFFFFD2FFFF7FFFC3FFFFFFFFFFFFFCBFFFFFFFFE3FFFFFFFFFFFFFC3FFFFFF7BE3FFFFFFFFFFFFFE3FFFFFEE7E3FFFFFFFFFFFFFF7FFFFFD4BE3FFFFFFFFFFFFFF7FFFFF80FF3FFFFFFFFFFFFFF7FFFFEE5FFFFFFFFFFFFFFFFD3FFFFFCBFFFFFFFFFFFFFFFFF7FFFFE97FFFFFFFFFFFFFFFFD3FFFFC1FFFFFFFFFFFFFFFFFC7FFFF8FFFFFFFFFFFFFFFFFFE7FFFE9FFFFFFFFFFFFFFFFFFE7FFFD3FFFFFFFFFFFFFFFFFFE7FFFA5FFFFFFFFFFFFFFFFFFC3FFFCFFFFFFFFFFFFFFFFFFFD3FFF17FFFFFFFFFFFFFFFFFFF7FFF2FFFFFFFFFFFFFFFFFFFD3FFD5FFFFFF,
		ram_block1a_220.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFC01FFFF9FFFFFFFFFFFFFFFFF800FFFF9FFFFFFFFFFFFFFFFF0707FFF9FFFFFFFFFFFFFFFFF9FC3FFF3FFFFFFFFFFFFFFFFFFFE1FFF3FFFFFFFFFFFFFFFFFF1F1FFE7F07FFFFFFFFFFFFFFEAFFFFCFF01FFFFFFFFFFFFFF,
		ram_block1a_220.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_220.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_220.operation_mode = "rom",
		ram_block1a_220.port_a_address_clear = "none",
		ram_block1a_220.port_a_address_width = 13,
		ram_block1a_220.port_a_data_out_clear = "none",
		ram_block1a_220.port_a_data_out_clock = "clock0",
		ram_block1a_220.port_a_data_width = 1,
		ram_block1a_220.port_a_first_address = 73728,
		ram_block1a_220.port_a_first_bit_number = 4,
		ram_block1a_220.port_a_last_address = 81919,
		ram_block1a_220.port_a_logical_ram_depth = 130400,
		ram_block1a_220.port_a_logical_ram_width = 24,
		ram_block1a_220.ram_block_type = "AUTO",
		ram_block1a_220.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_221
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_221portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_221.clk0_core_clock_enable = "ena0",
		ram_block1a_221.clk0_input_clock_enable = "none",
		ram_block1a_221.clk0_output_clock_enable = "none",
		ram_block1a_221.connectivity_checking = "OFF",
		ram_block1a_221.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_221.init_file_layout = "port_a",
		ram_block1a_221.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_221.mem_init0 = 2048'hF5FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFDBFFFFFFFFFFFFFFFF3FFFFFFE3FFFFFFFFFFFFFFFE5FFFFFFCFFFFFFFFFFFFFFFFF7FFFFFE0FFFFFFFFFFFFFFFFF7FFFFFA7FFFFFFFFFFFFFFFFF3FFFFFCBFFFFFFFFFFFFFFFFD3FFFFF9FFFFFFFFFFFFFFFFFD7FFFFC1FFFFFFFFFFFFFFFFFC7FFFF8BFFFFFFFFFFFFFFFFFE7FFFF9FFFFFFFFFFFFFFFFFFE7FFFF2FFFFFFFFFFFFFFFFFFE7FFFE7FFFFFFFFFFFFFFFFFFC7FFFCFFFFFFFFFFFFFFFFFFFD7FFF1FFFFFFFFFFFFFFFFFFFD3FFE3FFFFFFFFFFFFFFFFFFFF3FFD5FFFFFF,
		ram_block1a_221.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_221.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_221.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_221.operation_mode = "rom",
		ram_block1a_221.port_a_address_clear = "none",
		ram_block1a_221.port_a_address_width = 13,
		ram_block1a_221.port_a_data_out_clear = "none",
		ram_block1a_221.port_a_data_out_clock = "clock0",
		ram_block1a_221.port_a_data_width = 1,
		ram_block1a_221.port_a_first_address = 73728,
		ram_block1a_221.port_a_first_bit_number = 5,
		ram_block1a_221.port_a_last_address = 81919,
		ram_block1a_221.port_a_logical_ram_depth = 130400,
		ram_block1a_221.port_a_logical_ram_width = 24,
		ram_block1a_221.ram_block_type = "AUTO",
		ram_block1a_221.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_222
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_222portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_222.clk0_core_clock_enable = "ena0",
		ram_block1a_222.clk0_input_clock_enable = "none",
		ram_block1a_222.clk0_output_clock_enable = "none",
		ram_block1a_222.connectivity_checking = "OFF",
		ram_block1a_222.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_222.init_file_layout = "port_a",
		ram_block1a_222.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_222.mem_init0 = 2048'hFDFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFA3FFFFFFFFFFFFFFFE7FFFFFF4FFFFFFFFFFFFFFFFF7FFFFFE0FFFFFFFFFFFFFFFFF7FFFFFE5FFFFFFFFFFFFFFFFF3FFFFF4FFFFFFFFFFFFFFFFFF3FFFFE9FFFFFFFFFFFFFFFFFF3FFFFC1FFFFFFFFFFFFFFFFFE3FFFF8BFFFFFFFFFFFFFFFFFC3FFFF97FFFFFFFFFFFFFFFFFC3FFFF3FFFFFFFFFFFFFFFFFFC3FFFE7FFFFFFFFFFFFFFFFFFE3FFFCFFFFFFFFFFFFFFFFFFFF3FFF1FFFFFFFFFFFFFFFFFFFF3FFE3FFFFFFFFFFFFFFFFFFFF3FFF7FFFFFF,
		ram_block1a_222.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_222.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_222.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_222.operation_mode = "rom",
		ram_block1a_222.port_a_address_clear = "none",
		ram_block1a_222.port_a_address_width = 13,
		ram_block1a_222.port_a_data_out_clear = "none",
		ram_block1a_222.port_a_data_out_clock = "clock0",
		ram_block1a_222.port_a_data_width = 1,
		ram_block1a_222.port_a_first_address = 73728,
		ram_block1a_222.port_a_first_bit_number = 6,
		ram_block1a_222.port_a_last_address = 81919,
		ram_block1a_222.port_a_logical_ram_depth = 130400,
		ram_block1a_222.port_a_logical_ram_width = 24,
		ram_block1a_222.ram_block_type = "AUTO",
		ram_block1a_222.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_223
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_223portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_223.clk0_core_clock_enable = "ena0",
		ram_block1a_223.clk0_input_clock_enable = "none",
		ram_block1a_223.clk0_output_clock_enable = "none",
		ram_block1a_223.connectivity_checking = "OFF",
		ram_block1a_223.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_223.init_file_layout = "port_a",
		ram_block1a_223.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_223.mem_init0 = 2048'hFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFBFFFFFFB7FFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFDBFFFFFFFFFFFFFFFFEFFFFFFB7FFFFFFFFFFFFFFFFEFFFFFF6FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFEFFFFEFFFFFFFFFFFFFFFFFFFEFFFFDFFFFFFFFFFFFFFFFFFFEFFFEBFFFFFF,
		ram_block1a_223.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_223.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_223.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_223.operation_mode = "rom",
		ram_block1a_223.port_a_address_clear = "none",
		ram_block1a_223.port_a_address_width = 13,
		ram_block1a_223.port_a_data_out_clear = "none",
		ram_block1a_223.port_a_data_out_clock = "clock0",
		ram_block1a_223.port_a_data_width = 1,
		ram_block1a_223.port_a_first_address = 73728,
		ram_block1a_223.port_a_first_bit_number = 7,
		ram_block1a_223.port_a_last_address = 81919,
		ram_block1a_223.port_a_logical_ram_depth = 130400,
		ram_block1a_223.port_a_logical_ram_width = 24,
		ram_block1a_223.ram_block_type = "AUTO",
		ram_block1a_223.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_224
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_224portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_224.clk0_core_clock_enable = "ena0",
		ram_block1a_224.clk0_input_clock_enable = "none",
		ram_block1a_224.clk0_output_clock_enable = "none",
		ram_block1a_224.connectivity_checking = "OFF",
		ram_block1a_224.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_224.init_file_layout = "port_a",
		ram_block1a_224.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_224.mem_init0 = 2048'h11C4006017280005FFFFFFFD01B00026008D00003FFFFFFFE40200032000900005FFFFFFFF13B80170014440005FFFFFFFFD098033803600000FFFFFFFFFFE7818F207C10000FFFFFFFFFFE358FF83C4040017FFFFFFFFFE62FFF9714020007FFFFFFFFFEFFFFFECA03E003FFFFFFFFFFDFFFFFFF401C006FFFFFFFFFFE3FFFFF4900000FFFFFFFFFFFDBFFFFE2E000013FFFFFFFFFFE7FFFFE64000017FFFFFFFFFFD3FFFFB2400009FFFFFFFFFFFD3FFFEB7100017FFFFFFFFFFFD7FFFCFFDD87EFFFFFFFFFFFFD3FFFF7FF9CAFFFFFFFFFFFFFC3FFF1BFFFBFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFF7FFEDFFFFFFFFFFFFFFFFFFFEFFFCFFFFFFF,
		ram_block1a_224.mem_init1 = 2048'h3FFFFFFFFE0000000006200000FFFFFFFFF0000000007000006FFFFFFFFD0000000010000000FFFFFFFFE0000000007000000BFFFFFFFC00000000078000003FFFFFFFA00000000030000001FFFFFFFC00000000078000000FFFFFFFE000000000700000013FFFFFF8000000000780000003FFFFFFE00000000070000000BFFFFFFE000000000300000003FFFFFFC000F80000700000001FFFFFFD0001C0000700000001FFFFFFD00ADA8000600000005FFFFFFF014700000600000000FFFFFFD818806000E00000002FFFFFFF007700001E00000000FFFFFFE407441001C09800000FFFFFFF801F1B001811C00003FFFFFFF800E50003800200000FFFFFFFC0,
		ram_block1a_224.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFDFE8FFFFFFFFFFFFFFFFFFFFF28039FFFFFFFFFFFFFFFFFFFD80007FFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFA00000CFFFFFFFFFFFFFFFFFF00000017FFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFC00000003FFFC7FFFFFFFFFFF800000006FF7567FFFFFFFFFE000000001FC2820FFFFFFFFFF000000003F98003,
		ram_block1a_224.mem_init3 = 2048'hFFFFFFFFFFFFCFFFFF3DF5DF3FFFFFFFFFF07FFFFFF7E98F6BFFFFFFFFFF07FFFFFF3FEA9D3FFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFF9ABFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF5EFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_224.operation_mode = "rom",
		ram_block1a_224.port_a_address_clear = "none",
		ram_block1a_224.port_a_address_width = 13,
		ram_block1a_224.port_a_data_out_clear = "none",
		ram_block1a_224.port_a_data_out_clock = "clock0",
		ram_block1a_224.port_a_data_width = 1,
		ram_block1a_224.port_a_first_address = 73728,
		ram_block1a_224.port_a_first_bit_number = 8,
		ram_block1a_224.port_a_last_address = 81919,
		ram_block1a_224.port_a_logical_ram_depth = 130400,
		ram_block1a_224.port_a_logical_ram_width = 24,
		ram_block1a_224.ram_block_type = "AUTO",
		ram_block1a_224.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_225
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_225portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_225.clk0_core_clock_enable = "ena0",
		ram_block1a_225.clk0_input_clock_enable = "none",
		ram_block1a_225.clk0_output_clock_enable = "none",
		ram_block1a_225.connectivity_checking = "OFF",
		ram_block1a_225.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_225.init_file_layout = "port_a",
		ram_block1a_225.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_225.mem_init0 = 2048'hCC3FFFAFFF3FFFFBFFFFFFFD7F07FFDFFF953FFF9FFFFFFFEFD6FFF89FFF6BFFFBFFFFFFFF6E1FFE17FE3A5FFFDFFFFFFFFEAB7FF33FD9D7FFF7FFFFFFFFF737E3F5F03C7FFFFFFFFFFFFFAF16FFBDCDD5FFE3FFFFFFFFFFA97FFAC49C7FFEFFFFFFFFFFFDFFFFE5A7F3FFFFFFFFFFFFFFBFFFFE007FFFFBFFFFFFFFFFEFFFFFF4EFFFFF5FFFFFFFFFFC3FFFFF15FFFFE3FFFFFFFFFFF3FFFFF1BFFFFEFFFFFFFFFFFF3FFFF127FFFF4FFFFFFFFFFFD3FFFEE7DFFFCBFFFFFFFFFFFD3FFFFCFC279AFFFFFFFFFFFFD7FFFFDFF9B07FFFFFFFFFFFFD3FFF3FFFF5BFFFFFFFFFFFFFD3FFFBFFFFFFFFFFFFFFFFFFFEBFFEEFFFFFFFFFFFFFFFFFFFCFFFEFFFFFFF,
		ram_block1a_225.mem_init1 = 2048'h3FFFFFFFFFFFFFFFFFFE5FFFF3FFFFFFFFEFFFFFFFFE7FFFFF8FFFFFFFFCFFFFFFFFE2FFFFFEBFFFFFFF9FFFFFFFFFBFFFFFF5FFFFFFF9FFFFFFFFFF7FFFFF8FFFFFFFBFFFFFFFFFB7FFFFFEFFFFFFF9FFFFFFFFFBFFFFFFFFFFFFFF9FFFFFFFFFBFFFFFFEFFFFFFFDFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFF3FFFFFF9FFFFFFFFFB7FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFAFFC01FFFFBFFFFFFF9FFFFFFFFFFDCFFFFFFFFFFFFAFFFFFFCFF871BFFF6FFFFFFFFFFFFFFC7F9DCBFFF7FFFFFFFFFFFFFFF7F7747FFEFFFFFFFFCFFFFFFE3FFAE1FFEFF9FFFFFCFFFFFFFBFE475FFDBF71FFFFEFFFFFFFFFF93BFFF7F04FFFFEFFFFFFFEF,
		ram_block1a_225.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF893FFFFFFFFFFFFFFFFFFFFFCEF87FFFFFFFFFFFFFFFFFFFF47FCBFFFFFFFFFFFFFFFFFFFCBFFF87FFFFFFFFFFFFFFFFFF8FFFFE7FFFFFFFFFFFFFFFFFF9FFFFF4FFFFFFFFFFFFFFFFFE7FFFFFEFFFFFFFFFFFFFFFFFCFFFFFFF7FFFFFFFFFFFFFFFFDFFFFFFF3FFFFFFFFFFFFFFFFBFFFFFFFFFFFE7FFFFFFFFFFF3FFFFFFF8FF9C1BFFFFFFFFFE7FFFFFFFCFF87DFFFFFFFFFFF7FFFFFFFC767FFF,
		ram_block1a_225.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFB9FF7FFFFFFFFFFFFFFFFFFFFF3FE7FFFFFFFFFFFFFFFFFFFF79FFFFFFFFFFFFFFFFFFFFFFFDAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_225.operation_mode = "rom",
		ram_block1a_225.port_a_address_clear = "none",
		ram_block1a_225.port_a_address_width = 13,
		ram_block1a_225.port_a_data_out_clear = "none",
		ram_block1a_225.port_a_data_out_clock = "clock0",
		ram_block1a_225.port_a_data_width = 1,
		ram_block1a_225.port_a_first_address = 73728,
		ram_block1a_225.port_a_first_bit_number = 9,
		ram_block1a_225.port_a_last_address = 81919,
		ram_block1a_225.port_a_logical_ram_depth = 130400,
		ram_block1a_225.port_a_logical_ram_width = 24,
		ram_block1a_225.ram_block_type = "AUTO",
		ram_block1a_225.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_226
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_226portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_226.clk0_core_clock_enable = "ena0",
		ram_block1a_226.clk0_input_clock_enable = "none",
		ram_block1a_226.clk0_output_clock_enable = "none",
		ram_block1a_226.connectivity_checking = "OFF",
		ram_block1a_226.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_226.init_file_layout = "port_a",
		ram_block1a_226.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_226.mem_init0 = 2048'hF57FFFAFF72FFFFEFFFFFFFEFCD7FFE7FF8DBFFFFFFFFFFFEBC17FFC3FFF2BFFF9FFFFFFFF3E27FF37FFFA1FFF9FFFFFFFFD7AFFD7BFA3F7FFFFFFFFFFFFE39FF2FFF31C5FFFBFFFFFFFFFD3E5BFDFC5C5FFFBFFFFFFFFFFB41FF9A4BC5FFFFFFFFFFFFFEFFFFFD103FBFFCFFFFFFFFFFDBFFFFFE6FF7FFCFFFFFFFFFFEBFFFFF4FFFFFFBFFFFFFFFFFEFFFFFF1FFFFFFBFFFFFFFFFFCFFFFFC67FFFFDFFFFFFFFFFFEFFFFF72BFFFF9FFFFFFFFFFFEFFFFEFF4FFFFBFFFFFFFFFFFEFFFFDFFDDFE8FFFFFFFFFFFFEFFFFBDFFD82FFFFFFFFFFFFFCBFFFBFFFF9FFFFFFFFFFFFFFEBFFFF7FFFFFFFFFFFFFFFFFFEBFFF7FFFFFFFFFFFFFFFFFFFCFFFCDFFFFFF,
		ram_block1a_226.mem_init1 = 2048'hBFFFFFFFFCFFFFFFFFFFBFFFF9FFFFFFFFCFFFFFFFFFDFFFFFC7FFFFFFFDFFFFFFFFF8FFFFFF7FFFFFFFDFFFFFFFFFBFFFFFF9FFFFFFFBFFFFFFFFFBFFFFFFEFFFFFFFBFFFFFFFFFFFFFFFFCFFFFFFFDFFFFFFFFFF7FFFFFEFFFFFFFDFFFFFFFFFF7FFFFFFFFFFFFF9FFFFFFFFFF7FFFFFFBFFFFFFBFFFFFFFFFFFFFFFFFBFFFFFFBFFFFFFFFFFFFFFFFFBFFFFFF9FFFFFFFFFBFFFFFFFBFFFFFFBFFD8DFFFFBFFFFFFFDFFFFFFCFF9DFFFFFEFFFFFFFFFFFFFFFFFC71BFFFFFFFFFFFCFFFFFFDFF124FFFF7FFFFFFFCFFFFFFF7F4705FFFDFFFFFFFEFFFFFFFFFFDE3FFEFFFFFFFFEFFFFFFF7FEEEFFFFFFF9FFFFCFFFFFFFDFF677FFF7F86FFFFCFFFFFFFFF,
		ram_block1a_226.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB47FFFFFFFFFFFFFFFFFFFFFF5F17FFFFFFFFFFFFFFFFFFFFCFFE3FFFFFFFFFFFFFFFFFFFC7FFFEFFFFFFFFFFFFFFFFFFFBFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF7FFFFFCFFFFFFFFFFFFFFFFFEFFFFFFEFFFFFFFFFFFFFFFFFBFFFFFFF3FFFFFFFFFFFFFFFF7FFFFFFF9FFFFBFFFFFFFFFFFFFFFFFFFEFF2C77FFFFFFFFFFFFFFFFFFDFEDFEFFFFFFFFFFEFFFFFFFFFFAFFFC,
		ram_block1a_226.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFCA73FFFFFFFFFFFFFFFFFFFFF88F5FFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_226.operation_mode = "rom",
		ram_block1a_226.port_a_address_clear = "none",
		ram_block1a_226.port_a_address_width = 13,
		ram_block1a_226.port_a_data_out_clear = "none",
		ram_block1a_226.port_a_data_out_clock = "clock0",
		ram_block1a_226.port_a_data_width = 1,
		ram_block1a_226.port_a_first_address = 73728,
		ram_block1a_226.port_a_first_bit_number = 10,
		ram_block1a_226.port_a_last_address = 81919,
		ram_block1a_226.port_a_logical_ram_depth = 130400,
		ram_block1a_226.port_a_logical_ram_width = 24,
		ram_block1a_226.ram_block_type = "AUTO",
		ram_block1a_226.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_227
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_227portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_227.clk0_core_clock_enable = "ena0",
		ram_block1a_227.clk0_input_clock_enable = "none",
		ram_block1a_227.clk0_output_clock_enable = "none",
		ram_block1a_227.connectivity_checking = "OFF",
		ram_block1a_227.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_227.init_file_layout = "port_a",
		ram_block1a_227.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_227.mem_init0 = 2048'h180000200F200000FFFFFFFC01800006006540003FFFFFFFE01000038000E80001FFFFFFFF23000070000420007FFFFFFFFE20000F0028140003FFFFFFFFE03004F006824000BFFFFFFFFFE106BF8160240007FFFFFFFFFFB55FF830024001FFFFFFFFFFFBFFFFF50808000FFFFFFFFFFEFFFFFE40000000FFFFFFFFFFFBFFFFF82000001FFFFFFFFFFDFFFFFE04000007FFFFFFFFFFFBFFFFD40000007FFFFFFFFFFDFFFFFFA000006FFFFFFFFFFFDFFFFE67200017FFFFFFFFFFFDFFFFCCFD400EFFFFFFFFFFFFDFFFF99FFA7D3FFFFFFFFFFFFFFFFFF3FFF2FFFFFFFFFFFFFFFBFFFE7FFFFFFFFFFFFFFFFFFDFFFFDFFFFFFFFFFFFFFFFFFFDFFFFBFFFFFF,
		ram_block1a_227.mem_init1 = 2048'hFFFFFFFFFF000000001F000005FFFFFFFFE00000000060000017FFFFFFFE00000000020000003FFFFFFFE00000000030000001FFFFFFFA00000000030000001FFFFFFFE00000000030000001FFFFFFFC000000000300000017FFFFFF8000000000300000007FFFFFFC00000000030000000FFFFFFFA000000000300000007FFFFFFE000000000300000007FFFFFFA000000000300000001FFFFFFC002FA0000300000001FFFFFFE001DC0000600000000FFFFFFD00C71C000600000003FFFFFFE00174C000600000003FFFFFFE004884000C00000002FFFFFFE000000000C00000002FFFFFFFC0090C001807200003FFFFFFF801804003008500003FFFFFFF80,
		ram_block1a_227.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEABFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFE800037FFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFC000005FFFFFFFFFFFFFFFFFE00000017FFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFF000000005FFFCFFFFFFFFFFFF800000001FF83A3FFFFFFFFFE800000000FF4009FFFFFFFFFF000000000780001,
		ram_block1a_227.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFCD7FFFFFFFFFFFFFFFFFFFFFFC9FFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_227.operation_mode = "rom",
		ram_block1a_227.port_a_address_clear = "none",
		ram_block1a_227.port_a_address_width = 13,
		ram_block1a_227.port_a_data_out_clear = "none",
		ram_block1a_227.port_a_data_out_clock = "clock0",
		ram_block1a_227.port_a_data_width = 1,
		ram_block1a_227.port_a_first_address = 73728,
		ram_block1a_227.port_a_first_bit_number = 11,
		ram_block1a_227.port_a_last_address = 81919,
		ram_block1a_227.port_a_logical_ram_depth = 130400,
		ram_block1a_227.port_a_logical_ram_width = 24,
		ram_block1a_227.ram_block_type = "AUTO",
		ram_block1a_227.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_228
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_228portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_228.clk0_core_clock_enable = "ena0",
		ram_block1a_228.clk0_input_clock_enable = "none",
		ram_block1a_228.clk0_output_clock_enable = "none",
		ram_block1a_228.connectivity_checking = "OFF",
		ram_block1a_228.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_228.init_file_layout = "port_a",
		ram_block1a_228.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_228.mem_init0 = 2048'hEFFFFFDFF72FFFFDFFFFFFFCFE6FFFF9FFF57FFFDFFFFFFFE7E7FFFD7FFFAFFFFFFFFFFFFFDCEFFFB7FFFC3FFF9FFFFFFFFEDFFFE7FFDFF7FFFBFFFFFFFFE0CFFBF3FBFE7FFF3FFFFFFFFFDEF87FBE3BE7FFF7FFFFFFFFFF7BBFFDC7BE7FFE7FFFFFFFFFE3FFFFCAFFEBFFFFFFFFFFFFFE3FFFFF7DFFFFFDFFFFFFFFFFC7FFFFF7DFFFFFBFFFFFFFFFFC7FFFFEF3FFFFF3FFFFFFFFFFE3FFFFE9FFFFFEFFFFFFFFFFFE3FFFF827FFFFBFFFFFFFFFFFE3FFFF0F5FFFE7FFFFFFFFFFFE3FFFE0FF3FF1FFFFFFFFFFFFE3FFFC3FF4017FFFFFFFFFFFFE3FFF87FFFBBFFFFFFFFFFFFFE3FFF0FFFFFFFFFFFFFFFFFFFC7FFF0FFFFFFFFFFFFFFFFFFFE3FFE3FFFFFF,
		ram_block1a_228.mem_init1 = 2048'h3FFFFFFFFCFFFFFFFFE67FFFF9FFFFFFFFDFFFFFFFFFEFFFFFE7FFFFFFFDFFFFFFFFFDFFFFFF7FFFFFFFDFFFFFFFFFCFFFFFF9FFFFFFF9FFFFFFFFFCFFFFFFDFFFFFFF9FFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFEFFFFFFFFFFFFFFFFFCFFFFFFF7FFFFFFFFFFFFFFFFCFFFFFFF3FFFFFF9FFFFFFFFFCFFFFFFFBFFFFFFDFFFFFFFFFCFFFFFFF9FFFFFFDFFFFFFFFFCFFFFFFFFFFFFFFDFFF07FFFFCFFFFFFFFFFFFFFFFFDDDFFFF9FFFFFFFDFFFFFFEFF4717FFF9FFFFFFFDFFFFFFEFF104BFFF9FFFFFFFCFFFFFFFFFDFC7FFF3FFFFFFFCFFFFFFF7FFFE1FFF3FFFFFFFCFFFFFFF3FF7FDFFE7F77FFFFCFFFFFFFFFE7FBFFCFF85FFFFDFFFFFFFDF,
		ram_block1a_228.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF913FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFF9FFF1FFFFFFFFFFFFFFFFFFFF7FFFC7FFFFFFFFFFFFFFFFFF9FFFFF3FFFFFFFFFFFFFFFFFFBFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFBFFFFFFFBFFF87FFFFFFFFFFF7FFFFFFFDFFB00BFFFFFFFFFF7FFFFFFFFFE3FF3FFFFFFFFFEFFFFFFFFEF1FFFE,
		ram_block1a_228.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFD07FFFFFFFFFFFFFFFFFFFFFFDCFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_228.operation_mode = "rom",
		ram_block1a_228.port_a_address_clear = "none",
		ram_block1a_228.port_a_address_width = 13,
		ram_block1a_228.port_a_data_out_clear = "none",
		ram_block1a_228.port_a_data_out_clock = "clock0",
		ram_block1a_228.port_a_data_width = 1,
		ram_block1a_228.port_a_first_address = 73728,
		ram_block1a_228.port_a_first_bit_number = 12,
		ram_block1a_228.port_a_last_address = 81919,
		ram_block1a_228.port_a_logical_ram_depth = 130400,
		ram_block1a_228.port_a_logical_ram_width = 24,
		ram_block1a_228.ram_block_type = "AUTO",
		ram_block1a_228.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_229
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_229portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_229.clk0_core_clock_enable = "ena0",
		ram_block1a_229.clk0_input_clock_enable = "none",
		ram_block1a_229.clk0_output_clock_enable = "none",
		ram_block1a_229.connectivity_checking = "OFF",
		ram_block1a_229.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_229.init_file_layout = "port_a",
		ram_block1a_229.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_229.mem_init0 = 2048'hFFFFFFFFF8DFFFFFFFFFFFFFFF7FFFFFFFFAFFFFFFFFFFFFFFFEFFFEFFFFD7FFFDFFFFFFFFFFEFFFDFFFFFFFFFDFFFFFFFFDFFFFF77FFFEBFFFFFFFFFFFFF6FFFEFFFFBFBFFFFFFFFFFFFF8DFF3FBFBFFBFFFFFFFFFFFFFFDF5FFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BFFFFFDFFFFFFFFFFFFFFFFEF7FFFFFBFFFFFFFFFFDBFFFFFFFFFFFF7FFFFFFFFFFDBFFFFFBFFFFFFFFFFFFFFFFFDBFFFFF7FFFFFFFFFFFFFFFFFDBFFFFFFDFFFFFFFFFFFFFFFFDBFFFFFFFDFFBFFFFFFFFFFFFDBFFFFFFFFC7FFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFF,
		ram_block1a_229.mem_init1 = 2048'hBFFFFFFFFDFFFFFFFFFFFFFFFDFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFBFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE23FFFFFFFFFFFFFFFFFFFFFFB8EFFFFFFFFFFFFEFFFFFFFFFEFB7FFFFFFFFFFFEFFFFFFEFFBFFBFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFDF3FFFFF8FFFFFEFFFFFFFFFFFFFFFFFF7BFFFFEFFFFFFFFF,
		ram_block1a_229.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFFFFFFFFFFFFFCFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FEFFFFFFFFFFFFFFFFFFFEFCFFFFFFFFFFFFFFFFFFFFFFFFBFFFF,
		ram_block1a_229.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFCEFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_229.operation_mode = "rom",
		ram_block1a_229.port_a_address_clear = "none",
		ram_block1a_229.port_a_address_width = 13,
		ram_block1a_229.port_a_data_out_clear = "none",
		ram_block1a_229.port_a_data_out_clock = "clock0",
		ram_block1a_229.port_a_data_width = 1,
		ram_block1a_229.port_a_first_address = 73728,
		ram_block1a_229.port_a_first_bit_number = 13,
		ram_block1a_229.port_a_last_address = 81919,
		ram_block1a_229.port_a_logical_ram_depth = 130400,
		ram_block1a_229.port_a_logical_ram_width = 24,
		ram_block1a_229.ram_block_type = "AUTO",
		ram_block1a_229.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_230
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_230portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_230.clk0_core_clock_enable = "ena0",
		ram_block1a_230.clk0_input_clock_enable = "none",
		ram_block1a_230.clk0_output_clock_enable = "none",
		ram_block1a_230.connectivity_checking = "OFF",
		ram_block1a_230.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_230.init_file_layout = "port_a",
		ram_block1a_230.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_230.mem_init0 = 2048'hF8FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF0FFFEFFFFFFFFFDFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFDF1FFF77FFFFFFFFFFFFFFFFFF61FFFFFFE3FFFFFBFFFFFFFFFC1FF7FBF83FFFFFFFFFFFFFFFE1F3FFFF03FFFFF7FFFFFFFFFE3FFFFDE0FFFFFFFFFFFFFFFFE3FFFFFC1FFFFFFFFFFFFFFFFE3FFFFF03FFFFFFFFFFFFFFFFE3FFFFF07FFFFFFFFFFFFFFFFE7FFFFC1FFFFFFFFFFFFFFFFFE7FFFF86FFFFFFFFFFFFFFFFFE7FFFF0FFFFFFBFFFFFFFFFFFE7FFFE1FFFFFEFFFFFFFFFFFFE7FFFC3FF9FF7FFFFFFFFFFFFE7FFF87FFFFFFFFFFFFFFFFFFE7FFF0FFFFFFFFFFFFFFFFFFFE3FFE1FFFFFFFFFFFFFFFFFFFE3FFE3FFFFFF,
		ram_block1a_230.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFF6FFFFFDFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFBFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFDFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_230.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFF7FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFDFE7FFFFFFFFFEFFFFFFFFEFEFFFEFFFFFFFFFFFFFFFFFFFFBFFFF,
		ram_block1a_230.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFA0FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_230.operation_mode = "rom",
		ram_block1a_230.port_a_address_clear = "none",
		ram_block1a_230.port_a_address_width = 13,
		ram_block1a_230.port_a_data_out_clear = "none",
		ram_block1a_230.port_a_data_out_clock = "clock0",
		ram_block1a_230.port_a_data_width = 1,
		ram_block1a_230.port_a_first_address = 73728,
		ram_block1a_230.port_a_first_bit_number = 14,
		ram_block1a_230.port_a_last_address = 81919,
		ram_block1a_230.port_a_logical_ram_depth = 130400,
		ram_block1a_230.port_a_logical_ram_width = 24,
		ram_block1a_230.ram_block_type = "AUTO",
		ram_block1a_230.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_231
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_231portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_231.clk0_core_clock_enable = "ena0",
		ram_block1a_231.clk0_input_clock_enable = "none",
		ram_block1a_231.clk0_output_clock_enable = "none",
		ram_block1a_231.connectivity_checking = "OFF",
		ram_block1a_231.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_231.init_file_layout = "port_a",
		ram_block1a_231.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_231.mem_init0 = 2048'h0700000000000001FFFFFFFE00F00000000000001FFFFFFFF00F00010000000003FFFFFFFF80F00030000000003FFFFFFFFE0E000F8000000003FFFFFFFFF9E001F801C000007FFFFFFFFFFE00FFC07C000007FFFFFFFFFFE0FFFC0FC00000FFFFFFFFFFFFFFFFE1F000000FFFFFFFFFFFFFFFFE3E000001FFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_231.mem_init1 = 2048'h7FFFFFFFFE000000000F000003FFFFFFFFE0000000004000000FFFFFFFFC00000000000000007FFFFFFFC00000000000000003FFFFFFFC00000000000000001FFFFFFFC00000000000000000FFFFFFFC00000000000000000FFFFFFFC000000000000000007FFFFFFC000000000000000007FFFFFFC000000000000000003FFFFFFC000000000000000003FFFFFFC000000000000000003FFFFFFC000000000000000001FFFFFFC000000000000000001FFFFFFE000000000000000001FFFFFFE000000000000000001FFFFFFF000000000000000001FFFFFFF000000000000000001FFFFFFF800200000000000001FFFFFFF800700000000000001FFFFFFFC0,
		ram_block1a_231.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFF000000001FFE01FFFFFFFFFFF000000001FF0001FFFFFFFFFE000000000FC0000,
		ram_block1a_231.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_231.operation_mode = "rom",
		ram_block1a_231.port_a_address_clear = "none",
		ram_block1a_231.port_a_address_width = 13,
		ram_block1a_231.port_a_data_out_clear = "none",
		ram_block1a_231.port_a_data_out_clock = "clock0",
		ram_block1a_231.port_a_data_width = 1,
		ram_block1a_231.port_a_first_address = 73728,
		ram_block1a_231.port_a_first_bit_number = 15,
		ram_block1a_231.port_a_last_address = 81919,
		ram_block1a_231.port_a_logical_ram_depth = 130400,
		ram_block1a_231.port_a_logical_ram_width = 24,
		ram_block1a_231.ram_block_type = "AUTO",
		ram_block1a_231.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_232
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_232portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_232.clk0_core_clock_enable = "ena0",
		ram_block1a_232.clk0_input_clock_enable = "none",
		ram_block1a_232.clk0_output_clock_enable = "none",
		ram_block1a_232.connectivity_checking = "OFF",
		ram_block1a_232.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_232.init_file_layout = "port_a",
		ram_block1a_232.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_232.mem_init0 = 2048'h1E04001010280007FFFFFFFC0150003200D1C0003FFFFFFFE82B80014000960003FFFFFFFFB1F80134000600001FFFFFFFFF34002B802C20000BFFFFFFFFFB301CFE088220003FFFFFFFFFDE5BBFA25C12001FFFFFFFFFFEDCDFFF6E2140017FFFFFFFFFF7FFFFF3E824002FFFFFFFFFFFFFFFFE0C814007FFFFFFFFFFFBFFFFF78000009FFFFFFFFFFE3FFFFE54000003FFFFFFFFFFE3FFFFD70000007FFFFFFFFFFF7FFFF3AC00008FFFFFFFFFFFC7FFFF3700000BFFFFFFFFFFFE3FFFDAFD5871FFFFFFFFFFFFC7FFF9BFF6357FFFFFFFFFFFFFBFFFB7FFF8BFFFFFFFFFFFFFCBFFF87FFFFFFFFFFFFFFFFFFDBFFE6FFFFFFFFFFFFFFFFFFFDBFFE9FFFFFF,
		ram_block1a_232.mem_init1 = 2048'hBFFFFFFFFF000000001FE00006FFFFFFFFD00000000070000057FFFFFFFF000000001B0000007FFFFFFFC0000000000000000FFFFFFFFC00000000008000003FFFFFFF800000000040000000FFFFFFFA000000000400000017FFFFFF800000000048000001BFFFFFF800000000040000000BFFFFFFA00000000040000000FFFFFFFC000000000000000007FFFFFFA000F80000400000001FFFFFFF000EC0000000000001FFFFFFD00DFE8000000000006FFFFFFC01C710000000000003FFFFFFE80C08C000000000002FFFFFFF812FC4000200000000FFFFFFF409440000404000001FFFFFFFC00C38002015200003FFFFFFFC0221A000010400003FFFFFFFE0,
		ram_block1a_232.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB4BFFFFFFFFFFFFFFFFFFFFFF95EFFFFFFFFFFFFFFFFFFFFF00035FFFFFFFFFFFFFFFFFFFD00004FFFFFFFFFFFFFFFFFFFB00000BFFFFFFFFFFFFFFFFFF600000CFFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFD0000000FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF000000005FFFAFFFFFFFFFFFF000000007FF62A3FFFFFFFFFF800000002FEC80EFFFFFFFFFE000000002F78002,
		ram_block1a_232.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFECEA3FFFFFFFFFFFFFE7FFFFFECF7FFFFFFFFFFFFFFFFFFFFFECCFD7FFFFFFFFFFFFFFFFFFFFE61BFFFFFFFFFFFFFFFFFFFFFF2E3FFFFFFFFFFFFFFFFFFFFFFE27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5EFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_232.operation_mode = "rom",
		ram_block1a_232.port_a_address_clear = "none",
		ram_block1a_232.port_a_address_width = 13,
		ram_block1a_232.port_a_data_out_clear = "none",
		ram_block1a_232.port_a_data_out_clock = "clock0",
		ram_block1a_232.port_a_data_width = 1,
		ram_block1a_232.port_a_first_address = 73728,
		ram_block1a_232.port_a_first_bit_number = 16,
		ram_block1a_232.port_a_last_address = 81919,
		ram_block1a_232.port_a_logical_ram_depth = 130400,
		ram_block1a_232.port_a_logical_ram_width = 24,
		ram_block1a_232.ram_block_type = "AUTO",
		ram_block1a_232.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_233
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_233portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_233.clk0_core_clock_enable = "ena0",
		ram_block1a_233.clk0_input_clock_enable = "none",
		ram_block1a_233.clk0_output_clock_enable = "none",
		ram_block1a_233.connectivity_checking = "OFF",
		ram_block1a_233.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_233.init_file_layout = "port_a",
		ram_block1a_233.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_233.mem_init0 = 2048'h3600003008C00007FFFFFFFE802000360072C0007FFFFFFFF83D80074000D00007FFFFFFFFB3E001FC0005E0001FFFFFFFFE6F000B400408000BFFFFFFFFE34019F60EE3A0003FFFFFFFFFD2EABFA374280013FFFFFFFFFF9A1FFF2F82C0007FFFFFFFFFEDFFFFC24C1E000FFFFFFFFFFCFFFFFEDE000006FFFFFFFFFFE3FFFFF3600000BFFFFFFFFFFCFFFFFE70000013FFFFFFFFFFD3FFFFD58000017FFFFFFFFFFFBFFFF5200000AFFFFFFFFFFFCBFFFFBF20003BFFFFFFFFFFFCBFFFE5FDD865FFFFFFFFFFFFCFFFFE3FFE7BBFFFFFFFFFFFFFBFFF0BFFF23FFFFFFFFFFFFFD3FFFF7FFFFFFFFFFFFFFFFFFDFFFFEFFFFFFFFFFFFFFFFFFFE7FFEDFFFFFF,
		ram_block1a_233.mem_init1 = 2048'h3FFFFFFFFF000000001F600009FFFFFFFFF000000001E000006FFFFFFFFD00000000150000017FFFFFFFE0000000003000000FFFFFFFFA00000000078000004FFFFFFFC00000000078000000FFFFFFFC00000000078000001FFFFFFFA00000000070000001FFFFFFFE00000000078000000BFFFFFF800000000078000000BFFFFFFE000000000780000005FFFFFFA000000000300000007FFFFFFB003660000300000005FFFFFFC007070000600000006FFFFFFD00F8FC000F00000003FFFFFFF812D3A000600000001FFFFFFF0008FC000C00000002FFFFFFF40621F000C0B800003FFFFFFF000909003C0C600000FFFFFFF803B0800300FD00002FFFFFFFF0,
		ram_block1a_233.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF927FFFFFFFFFFFFFFFFFFFFFC1107FFFFFFFFFFFFFFFFFFFF38031FFFFFFFFFFFFFFFFFFFF400077FFFFFFFFFFFFFFFFFFC000017FFFFFFFFFFFFFFFFFFA00000AFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFA0000000FFFFFFFFFFFFFFFFF400000007FFFDFFFFFFFFFFFFC00000005FF9973FFFFFFFFFF000000001FFB82DFFFFFFFFFE800000003F38000,
		ram_block1a_233.mem_init3 = 2048'hE7FFFFFFFF3BFC7FFFD0B79F5D7FFFFFFFFFFFFFFFFDF92C7FB7FFFFFFFFFDBFFFFFDE537FF2FFFFFFFFFFE7FFFFFE7C17FFDFFFFFFFFFFFFFFFFFF3C7FFFFFFFFFFFFFFFFFFFFFF1BDFFFFFFFFFFFFFFFFFFFFFF0607FFFFFFFFFFFFFFFFFFFF0FC0FFFFFFFFFFFFFFFFFFFFF0FDBFFFFFFFFFFFFFFFFFFFFF3FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFC0AFFFFFFFFFFFFFFFFFFFFFFC3EFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFC17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_233.operation_mode = "rom",
		ram_block1a_233.port_a_address_clear = "none",
		ram_block1a_233.port_a_address_width = 13,
		ram_block1a_233.port_a_data_out_clear = "none",
		ram_block1a_233.port_a_data_out_clock = "clock0",
		ram_block1a_233.port_a_data_width = 1,
		ram_block1a_233.port_a_first_address = 73728,
		ram_block1a_233.port_a_first_bit_number = 17,
		ram_block1a_233.port_a_last_address = 81919,
		ram_block1a_233.port_a_logical_ram_depth = 130400,
		ram_block1a_233.port_a_logical_ram_width = 24,
		ram_block1a_233.ram_block_type = "AUTO",
		ram_block1a_233.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_234
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_234portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_234.clk0_core_clock_enable = "ena0",
		ram_block1a_234.clk0_input_clock_enable = "none",
		ram_block1a_234.clk0_output_clock_enable = "none",
		ram_block1a_234.connectivity_checking = "OFF",
		ram_block1a_234.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_234.init_file_layout = "port_a",
		ram_block1a_234.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_234.mem_init0 = 2048'hD47FFFBFF81FFFF8FFFFFFFC7C97FFD7FFF0FFFF9FFFFFFFF3E8FFFA7FFFC7FFFDFFFFFFFF8E2FFEDBFFFC7FFFBFFFFFFFFC3BFFDFFF97C3FFF7FFFFFFFFE10FEFF1FA7E3FFFFFFFFFFFFFB10EBFFDA1F3FFE3FFFFFFFFFFDA5FFEBCFE5FFE7FFFFFFFFFF5FFFFE317EBFFCFFFFFFFFFFF3FFFFFC6FF7FFAFFFFFFFFFFE3FFFFFC9FFFFF1FFFFFFFFFFFBFFFFE13FFFFE7FFFFFFFFFFDBFFFFF8FFFFFCFFFFFFFFFFFD3FFFF273FFFF3FFFFFFFFFFFE3FFFE8F6FFFC7FFFFFFFFFFFE7FFFF1FE078CFFFFFFFFFFFFE7FFFA3FFFFDFFFFFFFFFFFFFF3FFF0BFFFBFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFEBFFE1FFFFFFFFFFFFFFFFFFFE3FFC5FFFFFF,
		ram_block1a_234.mem_init1 = 2048'h7FFFFFFFFFFFFFFFFFEF5FFFF5FFFFFFFFDFFFFFFFFE5FFFFFB7FFFFFFFEFFFFFFFFE5FFFFFE3FFFFFFFBFFFFFFFFFBFFFFFF7FFFFFFFDFFFFFFFFFB7FFFFF8FFFFFFFBFFFFFFFFFB7FFFFFCFFFFFFFFFFFFFFFFFB7FFFFFF7FFFFFFFFFFFFFFFFB7FFFFFE7FFFFFFBFFFFFFFFFB7FFFFFF7FFFFFFFFFFFFFFFFB7FFFFFF7FFFFFF9FFFFFFFFFB7FFFFFFDFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFF8FFE13FFFFBFFFFFFFBFFFFFFCFFF06FFFFEFFFFFFF9FFFFFFCFF4017FFF6FFFFFFFFFFFFFFE7F8D8BFFF7FFFFFFFDFFFFFFFFFAFC5FFFDFFFFFFFDFFFFFFE3FFFE3FFEFF9FFFFFCFFFFFFFBFEEE9FFDBFC7FFFFDFFFFFFFDFD27BFFF7F85FFFFFFFFFFFFCF,
		ram_block1a_234.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9DBFFFFFFFFFFFFFFFFFFFFFD4E7FFFFFFFFFFFFFFFFFFFFF77FD5FFFFFFFFFFFFFFFFFFFF3FFF97FFFFFFFFFFFFFFFFFF8FFFFEBFFFFFFFFFFFFFFFFFF9FFFFF6FFFFFFFFFFFFFFFFFEFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFE3FFFFFFFFFFF3FFFFFFF9FF679FFFFFFFFFFF7FFFFFFFFFC27C2FFFFFFFFFE7FFFFFFFC797FFC,
		ram_block1a_234.mem_init3 = 2048'hFFFFFFFFFFC43FFFFFEF0F0EFEFFFFFFFFFFC3FFFFFE13757FCFFFFFFFFFFE7FFFFFE054DFFDFFFFFFFFFFFFFFFFFF898FFFFFFFFFFFFFFFFFFFFFFC537FFFFFFFFFFFFFFFFFFFFFE3D7FFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_234.operation_mode = "rom",
		ram_block1a_234.port_a_address_clear = "none",
		ram_block1a_234.port_a_address_width = 13,
		ram_block1a_234.port_a_data_out_clear = "none",
		ram_block1a_234.port_a_data_out_clock = "clock0",
		ram_block1a_234.port_a_data_width = 1,
		ram_block1a_234.port_a_first_address = 73728,
		ram_block1a_234.port_a_first_bit_number = 18,
		ram_block1a_234.port_a_last_address = 81919,
		ram_block1a_234.port_a_logical_ram_depth = 130400,
		ram_block1a_234.port_a_logical_ram_width = 24,
		ram_block1a_234.ram_block_type = "AUTO",
		ram_block1a_234.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_235
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_235portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_235.clk0_core_clock_enable = "ena0",
		ram_block1a_235.clk0_input_clock_enable = "none",
		ram_block1a_235.clk0_output_clock_enable = "none",
		ram_block1a_235.connectivity_checking = "OFF",
		ram_block1a_235.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_235.init_file_layout = "port_a",
		ram_block1a_235.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_235.mem_init0 = 2048'hE37FFFCFF80FFFFEFFFFFFFDFF67FFE9FFE87FFFDFFFFFFFFFD6FFFE3FFFC3FFFBFFFFFFFFDDCFFF77FFFE3FFF9FFFFFFFFDC5FFFFBFFFE3FFFFFFFFFFFFECCFF7F7F73E1FFF7FFFFFFFFFEFF33FDE99E1FFFFFFFFFFFFFE009FFDD33E7FFEFFFFFFFFFFF9FFFFCDFFFBFFFFFFFFFFFFFCFFFFFF78FFFFFCFFFFFFFFFFDBFFFFFB1FFFFFDFFFFFFFFFFF7FFFFE63FFFFFBFFFFFFFFFFF3FFFFD8FFFFFF7FFFFFFFFFFF3FFFF1BFFFFFAFFFFFFFFFFFC3FFFF677FFFEBFFFFFFFFFFFC3FFFEDFEBFF5FFFFFFFFFFFFC3FFF9FFFFFFBFFFFFFFFFFFFF7FFFF7FFF0FFFFFFFFFFFFFFF3FFFA7FFFFFFFFFFFFFFFFFFD3FFF4FFFFFFFFFFFFFFFFFFFFFFFDBFFFFFF,
		ram_block1a_235.mem_init1 = 2048'h3FFFFFFFFDFFFFFFFFE6BFFFFFFFFFFFFFCFFFFFFFFFDFFFFFD7FFFFFFFFFFFFFFFFF8FFFFFFBFFFFFFFFFFFFFFFFFCFFFFFFBFFFFFFFDFFFFFFFFFCFFFFFFFFFFFFFF9FFFFFFFFFCFFFFFFEFFFFFFF9FFFFFFFFFCFFFFFFF7FFFFFFDFFFFFFFFFCFFFFFFFFFFFFFF9FFFFFFFFFCFFFFFFF3FFFFFFDFFFFFFFFFCFFFFFFFFFFFFFF9FFFFFFFFFCFFFFFFFFFFFFFFBFFFFFFFFFCFFFFFFFBFFFFFFFFFF77FFFFCFFFFFFFDFFFFFFDFF905FFFF9FFFFFFFEFFFFFFCFF4017FFF9FFFFFFFEFFFFFFDFF050BFFF9FFFFFFFCFFFFFFF7F1F87FFF3FFFFFFFDFFFFFFEFFFFE1FFF3FFFFFFFDFFFFFFF3FF1FBFFE7F4BFFFFCFFFFFFFFFED73FFCFF87FFFFEFFFFFFFBF,
		ram_block1a_235.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF53FFFFFFFFFFFFFFFFFFFFFD4067FFFFFFFFFFFFFFFFFFFFAFFE7FFFFFFFFFFFFFFFFFFFC7FFFD7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF3FFFFF9FFFFFFFFFFFFFFFFFF7FFFFFF7FFFFFFFFFFFFFFFFCFFFFFFF7FFFFFFFFFFFFFFFF9FFFFFFF3FFFFFFFFFFFFFFFF7FFFFFFFFFFFCFFFFFFFFFFFF7FFFFFFFEFFFFDBFFFFFFFFFF7FFFFFFFDFE9FF7FFFFFFFFFEFFFFFFFFF7EFFFE,
		ram_block1a_235.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFE72D73FFFFFFFFFFFFFFFFFFFE630FFFFFFFFFFFFFFFFFFFFFFA2FFFFFFFFFFFFFFFFFFFFFFF087FFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_235.operation_mode = "rom",
		ram_block1a_235.port_a_address_clear = "none",
		ram_block1a_235.port_a_address_width = 13,
		ram_block1a_235.port_a_data_out_clear = "none",
		ram_block1a_235.port_a_data_out_clock = "clock0",
		ram_block1a_235.port_a_data_width = 1,
		ram_block1a_235.port_a_first_address = 73728,
		ram_block1a_235.port_a_first_bit_number = 19,
		ram_block1a_235.port_a_last_address = 81919,
		ram_block1a_235.port_a_logical_ram_depth = 130400,
		ram_block1a_235.port_a_logical_ram_width = 24,
		ram_block1a_235.ram_block_type = "AUTO",
		ram_block1a_235.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_236
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_236portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_236.clk0_core_clock_enable = "ena0",
		ram_block1a_236.clk0_input_clock_enable = "none",
		ram_block1a_236.clk0_output_clock_enable = "none",
		ram_block1a_236.connectivity_checking = "OFF",
		ram_block1a_236.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_236.init_file_layout = "port_a",
		ram_block1a_236.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_236.mem_init0 = 2048'h078000000FF00003FFFFFFFD00E80000000F80001FFFFFFFF80700030000780001FFFFFFFF00E000780003C0001FFFFFFFFF0E001F00001C0007FFFFFFFFEDD004F403C1C0007FFFFFFFFFCC037FC07A1C000FFFFFFFFFFFF13FFA078180007FFFFFFFFFEBFFFFC1F014000FFFFFFFFFFEBFFFFE7D000003FFFFFFFFFFEBFFFFF7E000007FFFFFFFFFFEFFFFFFF400000BFFFFFFFFFFCFFFFFCE000001FFFFFFFFFFFEBFFFFF3800001FFFFFFFFFFFFBFFFF6F20000FFFFFFFFFFFFFBFFFEDFD8004FFFFFFFFFFFFFBFFF9BFF3FEFFFFFFFFFFFFFEFFFFB3FFFBBFFFFFFFFFFFFFCBFFFE7FFFFFFFFFFFFFFFFFFCFFFFDFFFFFFFFFFFFFFFFFFFEFFFC9FFFFFF,
		ram_block1a_236.mem_init1 = 2048'h3FFFFFFFFD0000000006800007FFFFFFFFC00000000070000017FFFFFFFE0000000000000000FFFFFFFFE00000000000000007FFFFFFFC00000000000000003FFFFFFF800000000000000001FFFFFFFC00000000000000001FFFFFFF800000000000000000FFFFFFFC000000000000000003FFFFFFC000000000000000007FFFFFFC000000000000000005FFFFFFE000000000000000001FFFFFFE000700000000000001FFFFFFE002FA0000000000003FFFFFFE003FE0000000000003FFFFFFF00FDF0000000000000FFFFFFE006038000000000001FFFFFFF80001E000000000001FFFFFFF00020600000B800000FFFFFFF800780000007A00003FFFFFFFE0,
		ram_block1a_236.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF843FFFFFFFFFFFFFFFFFFFFFE4067FFFFFFFFFFFFFFFFFFFFA0005FFFFFFFFFFFFFFFFFFFE000017FFFFFFFFFFFFFFFFFFE00000BFFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFC00000005FFF87FFFFFFFFFFF000000003FFCFD3FFFFFFFFFE000000000FE8005FFFFFFFFFE000000001F60000,
		ram_block1a_236.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFF60EFFFFFFFFFFFFFFFFFFFFFFA6BFFFFFFFFFFFFFFFFFFFFFFAE7FFFFFFFFFFFFFFFFFFFFFFD2FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_236.operation_mode = "rom",
		ram_block1a_236.port_a_address_clear = "none",
		ram_block1a_236.port_a_address_width = 13,
		ram_block1a_236.port_a_data_out_clear = "none",
		ram_block1a_236.port_a_data_out_clock = "clock0",
		ram_block1a_236.port_a_data_width = 1,
		ram_block1a_236.port_a_first_address = 73728,
		ram_block1a_236.port_a_first_bit_number = 20,
		ram_block1a_236.port_a_last_address = 81919,
		ram_block1a_236.port_a_logical_ram_depth = 130400,
		ram_block1a_236.port_a_logical_ram_width = 24,
		ram_block1a_236.ram_block_type = "AUTO",
		ram_block1a_236.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_237
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_237portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_237.clk0_core_clock_enable = "ena0",
		ram_block1a_237.clk0_input_clock_enable = "none",
		ram_block1a_237.clk0_output_clock_enable = "none",
		ram_block1a_237.connectivity_checking = "OFF",
		ram_block1a_237.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_237.init_file_layout = "port_a",
		ram_block1a_237.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_237.mem_init0 = 2048'hFFFFFFFFF00FFFFDFFFFFFFEFF6FFFFFFFF07FFFFFFFFFFFE7F6FFFCFFFF87FFFDFFFFFFFFFFFFFF97FFFC3FFFDFFFFFFFFCFFFFEF7FFFE3FFFBFFFFFFFFFADFFAFBFDBE3FFFBFFFFFFFFF8DFC3FFFBBE3FFF7FFFFFFFFFEFF5FFDF7FE3FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFBDFFFFFDFFFFFFFFFFDBFFFFF7BFFFFF9FFFFFFFFFFFBFFFFFFFFFFFF3FFFFFFFFFFFFFFFFDFFFFFFE7FFFFFFFFFFDBFFFFFE7FFFFFFFFFFFFFFFFDBFFFEF7DFFFF7FFFFFFFFFFFDBFFFDFFD7FFBFFFFFFFFFFFFDBFFFFDFFE013FFFFFFFFFFFFDFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFEEFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF,
		ram_block1a_237.mem_init1 = 2048'hBFFFFFFFFCFFFFFFFFFF7FFFFBFFFFFFFFDFFFFFFFFFEFFFFFEFFFFFFFFDFFFFFFFFFFFFFFFF3FFFFFFF9FFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFEFFFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFF9FFFFFFFFFFFFFFFFFDFFFFFFDFFF8FFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFDFFFFFFFFF800FFFFFFFFFFFFCFFFFFFEFF0207FFFFFFFFFFFEFFFFFFEFF9FC3FFFFFFFFFFFFFFFFFFF7FFFE1FFFFFFFFFFFFFFFFFFFFFFDF1FFFFF07FFFFEFFFFFFFFFFFFFFFFFF01FFFFCFFFFFFFDF,
		ram_block1a_237.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB7FFFFFFFFFFFFFFFFFFFFFCBF87FFFFFFFFFFFFFFFFFFFFDFFFBFFFFFFFFFFFFFFFFFFFDFFFFE7FFFFFFFFFFFFFFFFFF9FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFD03FFFFFFFFFFFFFFFFFFFEFC7FFBFFFFFFFFFFFFFFFFFFEFDFFFF,
		ram_block1a_237.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFE1DFFFFFFFFFFFFFFFFFFFFFF897FFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_237.operation_mode = "rom",
		ram_block1a_237.port_a_address_clear = "none",
		ram_block1a_237.port_a_address_width = 13,
		ram_block1a_237.port_a_data_out_clear = "none",
		ram_block1a_237.port_a_data_out_clock = "clock0",
		ram_block1a_237.port_a_data_width = 1,
		ram_block1a_237.port_a_first_address = 73728,
		ram_block1a_237.port_a_first_bit_number = 21,
		ram_block1a_237.port_a_last_address = 81919,
		ram_block1a_237.port_a_logical_ram_depth = 130400,
		ram_block1a_237.port_a_logical_ram_width = 24,
		ram_block1a_237.ram_block_type = "AUTO",
		ram_block1a_237.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_238
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_238portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_238.clk0_core_clock_enable = "ena0",
		ram_block1a_238.clk0_input_clock_enable = "none",
		ram_block1a_238.clk0_output_clock_enable = "none",
		ram_block1a_238.connectivity_checking = "OFF",
		ram_block1a_238.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_238.init_file_layout = "port_a",
		ram_block1a_238.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_238.mem_init0 = 2048'hF8FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFEFFFFFFFFFDFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFDF1FFFF7FFFFFFFFFFFFFFFFFFF3FFFFFFE7FFFFFBFFFFFFFFFD3FF7FFFC7FFFFFFFFFFFFFFFF3F3FFFF87FFFFF7FFFFFFFFFE3FFFFDE0FFFFFFFFFFFFFFFFE3FFFFFC3FFFFFFFFFFFFFFFFE7FFFFF87FFFFFFFFFFFFFFFFC7FFFFF0FFFFFFFFFFFFFFFFFC7FFFFE1FFFFFFFFFFFFFFFFFC3FFFF86FFFFFFFFFFFFFFFFFC3FFFF07FFFFFBFFFFFFFFFFFC3FFFE0FFFFFEFFFFFFFFFFFFC3FFFC3FFBFF7FFFFFFFFFFFFC7FFF87FFFFFFFFFFFFFFFFFFC7FFF0FFFFFFFFFFFFFFFFFFFE7FFF1FFFFFFFFFFFFFFFFFFFE3FFC1FFFFFF,
		ram_block1a_238.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFBFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_238.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFF7FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF7FFFFFFFFFEFFFFFFFFEFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_238.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFC0BFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_238.operation_mode = "rom",
		ram_block1a_238.port_a_address_clear = "none",
		ram_block1a_238.port_a_address_width = 13,
		ram_block1a_238.port_a_data_out_clear = "none",
		ram_block1a_238.port_a_data_out_clock = "clock0",
		ram_block1a_238.port_a_data_width = 1,
		ram_block1a_238.port_a_first_address = 73728,
		ram_block1a_238.port_a_first_bit_number = 22,
		ram_block1a_238.port_a_last_address = 81919,
		ram_block1a_238.port_a_logical_ram_depth = 130400,
		ram_block1a_238.port_a_logical_ram_width = 24,
		ram_block1a_238.ram_block_type = "AUTO",
		ram_block1a_238.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_239
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[9]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_239portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_239.clk0_core_clock_enable = "ena0",
		ram_block1a_239.clk0_input_clock_enable = "none",
		ram_block1a_239.clk0_output_clock_enable = "none",
		ram_block1a_239.connectivity_checking = "OFF",
		ram_block1a_239.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_239.init_file_layout = "port_a",
		ram_block1a_239.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_239.mem_init0 = 2048'h0000000000000001FFFFFFFE00000000000000001FFFFFFFF00000010000000003FFFFFFFF80000030000000003FFFFFFFFE0000078000000003FFFFFFFFF00001F8000000007FFFFFFFFFE000FF8000000007FFFFFFFFFE00FFFC00000000FFFFFFFFFFE3FFFFE00000000FFFFFFFFFFE3FFFFE00000001FFFFFFFFFFE3FFFFF00000003FFFFFFFFFFE3FFFFE00000007FFFFFFFFFFE3FFFFC0000000FFFFFFFFFFFE7FFFF83000001FFFFFFFFFFFE7FFFF0F800007FFFFFFFFFFFE7FFFE1FE0001FFFFFFFFFFFFE7FFFC3FFC00FFFFFFFFFFFFFE3FFF87FFFFFFFFFFFFFFFFFFE3FFF0FFFFFFFFFFFFFFFFFFFE3FFE1FFFFFFFFFFFFFFFFFFFE3FFE3FFFFFF,
		ram_block1a_239.mem_init1 = 2048'h7FFFFFFFFE000000000F000001FFFFFFFFE0000000004000000FFFFFFFFC00000000000000007FFFFFFFC00000000000000003FFFFFFFC00000000000000001FFFFFFFC00000000000000000FFFFFFFC00000000000000000FFFFFFFC000000000000000007FFFFFFC000000000000000007FFFFFFC000000000000000003FFFFFFC000000000000000003FFFFFFC000000000000000003FFFFFFC000000000000000001FFFFFFC000000000000000001FFFFFFE000000000000000001FFFFFFE000000000000000001FFFFFFF000000000000000001FFFFFFF000000000000000001FFFFFFF800000000000000001FFFFFFF800000000000000001FFFFFFFC0,
		ram_block1a_239.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFF000000001FFE00FFFFFFFFFFF000000001FF0001FFFFFFFFFE000000000F80000,
		ram_block1a_239.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_239.operation_mode = "rom",
		ram_block1a_239.port_a_address_clear = "none",
		ram_block1a_239.port_a_address_width = 13,
		ram_block1a_239.port_a_data_out_clear = "none",
		ram_block1a_239.port_a_data_out_clock = "clock0",
		ram_block1a_239.port_a_data_width = 1,
		ram_block1a_239.port_a_first_address = 73728,
		ram_block1a_239.port_a_first_bit_number = 23,
		ram_block1a_239.port_a_last_address = 81919,
		ram_block1a_239.port_a_logical_ram_depth = 130400,
		ram_block1a_239.port_a_logical_ram_width = 24,
		ram_block1a_239.ram_block_type = "AUTO",
		ram_block1a_239.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_240
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_240portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_240.clk0_core_clock_enable = "ena0",
		ram_block1a_240.clk0_input_clock_enable = "none",
		ram_block1a_240.clk0_output_clock_enable = "none",
		ram_block1a_240.connectivity_checking = "OFF",
		ram_block1a_240.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_240.init_file_layout = "port_a",
		ram_block1a_240.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_240.mem_init0 = 2048'hF9DAC607631063DE3FF7EFF9C7DD77EB40525EBF83FE776EFBBBBF8DE9065CB7E87FC7CBD7BEBBAE09072E5B7BC7FC7FF19B8C7CF68FBDE65E3C3FC37F4D18C7E7F486D9939BC1FC35F6F3FE3C56DE3C99FA3F0FC3FF93BFF0FC1860CEE7EDF8FEFFDE1FFFFF93E53B47E2FFFFFFE1CBFFFFF883E26BA39FFFFFFF5FFD0FFF8C6C42A771FFFFFF97DDB0FFFDCAC9A7AF9FFFFFF987F00FFFDFA49B3ED3FFFFFFB8BA00FFFFFADCB75D7FFFFFF7C0000FFFF1FC94DFFFFFFFFF7E5515FFFF1DD84DCBFFFFFFFFF03FFFFFF97F22F57FFFFFFFFF07FFFFFFD1D87F57FFFFFFFFFFFFFFFFFD2D4F7A7FFFFFFFFFFFFFFFFFD2F68DF3FFFFFFFFFFFFFFFFFF2C37EE,
		ram_block1a_240.mem_init1 = 2048'h70A7D29F7993361E1FAAC6BDC253BD0C96F2C4B3F6430352DFB7BAD7269EE900EAFCA89848BD3B4D30CAB6F6C39BF522B1E827BCEFEFEC7A5FF3FB882D81B673DE7C67B97A51EFB388BF60267CE1EFB9DC645FA8E4DFF3432FDF6B585A7F7F70A9724CD88072F99BB52DE7DE2459E2127DAF7E1DF407D1FFB9F911EEE218A3FE68DEB3DFF02304B420318E7FCECFB49DEAEEA8BDD1BFC17FDDF37E67BD4E4156427FBE95FFDF71B3EF8BDF62F31E9B39D0FDE5BFDF87FDFAB012DDAA2EDFE3786489FE9330CDFDF79BBCFF3FDF26F8F6A28DF91A003EDFF7DC6DF94D3A060E01DD31FBFF7C7FE7A9EC774673F58CAB7FF787F162C7391AE6B9DD67D3FF7DF818,
		ram_block1a_240.mem_init2 = 2048'h3F77FFFFFC3C3FFFBEF6F2FAA2E85BBB87FF9BD0FE6C5ADD7C9BE492539AFDDE3FE78907B05C9BFF5C2E32F2FFCFFA2DF4725B67FEB386C775FCF8B806A74D6EFFF1A3023F0FCE7DF2E9997F3793617C0B73FFEFF0801867570A88E29A7F1E3FFBBF8F1DCBAFF0DEEFE73BE3EDD8A9BB1C1E57DEF7D091D67FFF8FD290F8D26DE2A35CCF16ECBCEA8067F3F9F4563E5BECCEFCD2DE47C87FFB89029CA94C7E7DE9AF775D83DA69AEAAFBCBCE7C269DF6CE3F86FE223EF55BF340F9FF43EF8114A2B09EB11B0079219194E1DB0E8F5C53CBEFCF4F1577F72B90034FD73CD2B0E1C0B76FFA4A0B95D9E3D692C32C7E51EFA7C9E720213D43FD08E54CF1EC9D4F58,
		ram_block1a_240.mem_init3 = 2048'hFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF00800FFF07FFFFFFFFFFFFFFF00000FFF07FFFFFFFFFFFFFFF80380FFF07FFFFFFFFFFFFFFFEFFFFFEBCCFFFFFFFFFFFFFFFEF2F97F1ED7FFCFFFFFFFFFEF7A686B63DD7FFCFFFFFFFFFEE2675C82FB1C7FCFFFFFFFFFBF2FE6BFD1DFA1FEFFFFFFFFF67F9DFBFD3FE31FFFFFFFFFFF3E67F3D96D7F7CFFFFFFFFFFFFD7B807A7D8EFCFFFFFFFFFFFDEFC9FE71E2BBC7FFFFFFFFFCB679EDE2BF5EE77FFFFFFFFFCFBF55EB3C9BE503FFFFFFFFFDF798DE5BAFF6FC3FFFFFFFFFDD37BEF34F7F9FE3FFF3FFFFFDCB6DB0A7090E1DFFFF0EFFFFDDA332E502A3DCF000080FFFFD371BAE7AFF77E7FFFCC07FFFD35B5FF22,
		ram_block1a_240.operation_mode = "rom",
		ram_block1a_240.port_a_address_clear = "none",
		ram_block1a_240.port_a_address_width = 13,
		ram_block1a_240.port_a_data_out_clear = "none",
		ram_block1a_240.port_a_data_out_clock = "clock0",
		ram_block1a_240.port_a_data_width = 1,
		ram_block1a_240.port_a_first_address = 81920,
		ram_block1a_240.port_a_first_bit_number = 0,
		ram_block1a_240.port_a_last_address = 90111,
		ram_block1a_240.port_a_logical_ram_depth = 130400,
		ram_block1a_240.port_a_logical_ram_width = 24,
		ram_block1a_240.ram_block_type = "AUTO",
		ram_block1a_240.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_241
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_241portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_241.clk0_core_clock_enable = "ena0",
		ram_block1a_241.clk0_input_clock_enable = "none",
		ram_block1a_241.clk0_output_clock_enable = "none",
		ram_block1a_241.connectivity_checking = "OFF",
		ram_block1a_241.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_241.init_file_layout = "port_a",
		ram_block1a_241.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_241.mem_init0 = 2048'h7E396FC796D0C3FD7FFFE4209FE3E5A8DC6904FDC7FFFCFD3F7C7F462B91AD5BBC7FFFBD83D9D7EC8E09FA2363CFFEFAC5DD9CFDF05855627F9CFFEFFEFEE9EFEFF18E8111DFFFFEFBAA1FFFFFCFB7AA6C3E3FFFEF3FC3FFFF27BB6406A667FFFFF9995FFFFFED65DC99D1FFFFFF999FFFFFFF4FB333F57FFFFFF99CFFFFFFFEDD197F3FFFFFFFF9FDFFFFFF6E4A8FC7FFFFFFFFF2FFDFFFFFAD253BEFFFFFFFFFE3FDFFFFDDDFD69DFFFFFFFFFDDFFFFFF7FCCB777FFFFFFFFF2AFFFFFFCFCAFB4FFFFFFFFFFFFFFFFFFDFFAA747FFFFFFFFFFFFFFFFFD6D0FFC7FFFFFFFFFFFFFFFFFF0F3FDDFFFFFFFFFFFFFFFFFFF0C9EDFFFFFFFFFFFFFFFFFFFECEABEF,
		ram_block1a_241.mem_init1 = 2048'h403FE2FF4F2FA380FF3CF59B8D96BE57C5FF26CBBEDBB909714B79EB668DBB2179FFCA0E0254AFCEDC6126FA853BD3B9B842387DFFF7FCA77F5BFF0CCE7A7E07DFBC659D62B6FF93B7781A6CBCF9FF5D4CDE8F354A473AFF73EE6FD8BEDD77F9493E24B5EA7FE8B3DE21BF971FE6A7D22C8BFFD7DF57D3F2C9CC6DF1EC15BFFC7D5BB97C388C5A63E3DA977FDFEF947FBBE4F2C2D5B8B0FFFFCE5E75DFDA40D75FFB1BF7CFFCF27BCE000456DBA3D6EE76FEDFAFEF8FF9539B0C156CBF6FF7BFDFCBFE56A9233F9734EFFFFFDEA9EB6D3FC035F51B9F7FFFCF6FD86E99D5F5F3813DFBFFFCE3EF99BEF5FD27AB1FEDBFFFDDE2C5F7C5F72CEE824E7FFFFCE30D,
		ram_block1a_241.mem_init2 = 2048'h0625F7FFFFFFFFFFF3DDF8B9CE32D86ADFFFF3DFFFAE5BFD50DDEED611B7FFFEFFEFBB5920363185726397B8EFFFFEA6D753126FEA13FE5FFDFEF9820244457AFE63B36D5E7FFEE9E3286AF8277E12F6567DFFE983556C9A23A6B3355E335FFFF9DBA6EF67873BB12E1E5AFFE7CBEA057EEC138D2091E2E9FE3CD9D073515F7E2815C4BF3FF7977F822EE7F7FC037A85B7EF6F7E549B72753DD697088B6FFECF23AC5136E7BF135079DE6B057A4BD777DF7C0FBDCD1BF3B6F2F402A6AFFEE809BD845DBD5E19420D13C47886250D97EBFD74CC5B6D11E7662D6B99EC7F9B9F3CF2FC3EFFF45096C363E4F9F9AF568C7FFA5BCBC025FE6974C9FF47F3E02CCB30,
		ram_block1a_241.mem_init3 = 2048'hFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFF7FFFFFFFFFFFFFFFFFEFC533DBFDFFFFFFFFFFFFFFF7BDD0CF1FFFFFFFFFFFFFFFFEBE7FE06F6BFFFFFFFFFFFFF0EC6B79FE1CFDFFFFFFFFFFFFAFADFF7FD432C7FFFFFFFFFFF4E6FF7E0FEBD8FFFFFFFFFFFFDFFFCAB8BFBF0DFFFFFFFFFFFDE7C9DE15CF7C4FFFFFFFFFFFF271AFDEBFDAABFFFFFFFFFFF63C8973FC7FF70FFFFFFFFFFF6FF2FF78357939FFFFFFFFFFFF73F2F287FBB1FFFFFFFFFFFFE7F1BDB767DADFFFFFFFFFFFFFF3F86F5E6E76BFFFF7FFFFFF977DE9013EE6E600003FFFFFFF4FD5FC7,
		ram_block1a_241.operation_mode = "rom",
		ram_block1a_241.port_a_address_clear = "none",
		ram_block1a_241.port_a_address_width = 13,
		ram_block1a_241.port_a_data_out_clear = "none",
		ram_block1a_241.port_a_data_out_clock = "clock0",
		ram_block1a_241.port_a_data_width = 1,
		ram_block1a_241.port_a_first_address = 81920,
		ram_block1a_241.port_a_first_bit_number = 1,
		ram_block1a_241.port_a_last_address = 90111,
		ram_block1a_241.port_a_logical_ram_depth = 130400,
		ram_block1a_241.port_a_logical_ram_width = 24,
		ram_block1a_241.ram_block_type = "AUTO",
		ram_block1a_241.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_242
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_242portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_242.clk0_core_clock_enable = "ena0",
		ram_block1a_242.clk0_input_clock_enable = "none",
		ram_block1a_242.clk0_output_clock_enable = "none",
		ram_block1a_242.connectivity_checking = "OFF",
		ram_block1a_242.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_242.init_file_layout = "port_a",
		ram_block1a_242.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_242.mem_init0 = 2048'hFFFCC1FFC0D840EFFFFFC608CFFFF8CBB0B97F7FFFFFFEF63CFFFFA22D1FF11FFFFFFFF277E7EF9CE7A96DC37BFFFFF9F8FE7FFFF9AA7509AFFFFFFFFD81F7FFDFBDC2FE25F7FFFFFFF85FFFFFDE6DC8E2BFFFFFFFFF83FFFFF91E40D2065FFFFFFFFB7FFFFFF0E579258FFFFFFFFFB3FFFFFFF3A335F9FFFFFFFFFFFFFFFFFDBE9E44EFFFFFFFFFFFFFFFFFFCCC139FFFFFFFFFFFFFFFFFFFDF44BEFFFFFFFFFFDEFFFFFFFE49C77FFFFFFFFFFDFFFFFFFFFCA5EFFFFFFFFFFFFFFFFFFFFFEEADF7FFFFFFFFFFFFFFFFFEFF2CF8FFFFFFFFFFFFFFFFFFEFF77F8FFFFFFFFFFFFFFFFFFEF6037FFFFFFFFFFFFFFFFFFFEFC90FFFFFFFFFFFFFFFFFFFFFF8BFBF,
		ram_block1a_242.mem_init1 = 2048'h55F7FFDB7D9D8FF13F66FD9681C3FFE5B0F2B3CB6EC1E98AEB2FFFFF3FAD019F64DF8CBB9BB1EFFFF85387D61F3B8294DAFEECBEFFF776BF7F3B72A0E54B340BEFFFE43EE988EEA99A6FEA0A3FFE57BFEB2B8CD68F6B02E937FF377C1BDCF7DD1273842CD53FF1D3E6A96D9E2ED4FEC86B33FFFD1FFFF1FDFCCC5E2654593FFF9AE8DE7FFD9F88ACBA597AFFE37FC99EFA8F19B6262E52EFFE3E5D5FFF8407117F6C5544FFE33637DEB66991F394E332CFFF3FCBDFAF1497852C5DD28FFFFFBBC435F87CCACADEC686FFFFFFEF727FE4B03CD3B8389FFFFFDE77FCDF12A13D96372FF7FFFD5FE65666322B73C7B6FFFFFFE4CD5FEF5D97EB20C48FEFFFFC519C,
		ram_block1a_242.mem_init2 = 2048'h3579EFFFFFFFFFFFF2FFB4F8FFA75B6AEBFFFFFFFF737B8A6989F8F06361FDFFFFEFBFAEDF1B6D1C247DA997FFFE7E97366564767A117F97FFFFE6A7675574F8EFB661683EFFFF5DFABDE9C8F4DE20AF097FFFF19BE145C6C5F2C81C2537FFFF5F064EE64E36A51B0ED55FFFFDF8D666FE5C8FE52B874EFBFE588F9E72DEDCE86313B846EFF5AEECA336EFF7CF541040BBBFFE31DCA502BFB8EAD72B13BEEECD6FA34FD53FF487784FDBFF7F3EF43567FF7EAC617650FFD336CD7302076786FC6D00AC7F1FEEE5F08A3D717572DCF2EFFF66767C6D3BF78AD65EE3AE7FFF35F8E7E63EBBDC51C8AE6FF65B633EB7BD7EAEFB2E0ACEFFCDF6EF93623FFE1768E0,
		ram_block1a_242.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F237FEFFCFFFFFFFFFFFFFFFBC7437FFEEFFFFFFFFFFFFFCF7B3FF5EFEFFFFFFFFFFFFFFCFD6EDFFF1F7FFFFFFFFFFFFFB75FFFFFFF77FFFFFFFFFFFFFCF3FF710EC7FF3FFFFFFFFFFFFCFFA7BFBFE6F3FFFFFFFFFFFF97894D3DEE7FBFFFFFFFFFFFF3F8AA5FBEF9FCFFFFFFFFFFFE2E7972A8BFF7FFFFFFFFFFFFFFC66C6627F67BFFFFFFFFFFFC7FD6FFDDF3E1FFFFFFFFFFFFF7F937C807E9BFFFFFFFFFFFFF7F1C78EE035DFFFFFFFFFFFF967DF99E776BA7FFFFFFFFFFFBCFDDF27,
		ram_block1a_242.operation_mode = "rom",
		ram_block1a_242.port_a_address_clear = "none",
		ram_block1a_242.port_a_address_width = 13,
		ram_block1a_242.port_a_data_out_clear = "none",
		ram_block1a_242.port_a_data_out_clock = "clock0",
		ram_block1a_242.port_a_data_width = 1,
		ram_block1a_242.port_a_first_address = 81920,
		ram_block1a_242.port_a_first_bit_number = 2,
		ram_block1a_242.port_a_last_address = 90111,
		ram_block1a_242.port_a_logical_ram_depth = 130400,
		ram_block1a_242.port_a_logical_ram_width = 24,
		ram_block1a_242.ram_block_type = "AUTO",
		ram_block1a_242.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_243
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_243portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_243.clk0_core_clock_enable = "ena0",
		ram_block1a_243.clk0_input_clock_enable = "none",
		ram_block1a_243.clk0_output_clock_enable = "none",
		ram_block1a_243.connectivity_checking = "OFF",
		ram_block1a_243.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_243.init_file_layout = "port_a",
		ram_block1a_243.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_243.mem_init0 = 2048'hFFF8F060F9E30DFFFFFFFFEDFFFFE4134FEB1A7FFFFFFDEC9FFFFF01A6E2A9FBFFFFFFFBA5FFFFFC54F622967FFFFFFFD49FFFFFFD758001AFFFFFFFFE1BFFFFFF96797F23EFFFFFFFEF1FFFFFFEEA3352BDFFFFFFFF8FFFFFFFFDDFD367BFFFFFFFFB5FFFFFFFE0EFFFFFFFFFFFFF9FFFFFFFFF94F0BFFFFFFFFFF9FFFFFFFFFE619FFFFFFFFFFFFFFFFFFFFFE31DFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFF727FFFFFFFFFFFFFFFFFFFFFF825FBFFFFFFFFFFFFFFFFFFFFD8EFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFF59FFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFD15FFFFFFFFFFFFFFFFFFFFFFA79FF,
		ram_block1a_243.mem_init1 = 2048'h8A3FFF7F38A116B0BA8F0A40F82FFFFF83D29C23B7C467F40CD03FFF3DDEB5766B7CB25544CF17FFF3F834D2ABBF94C1250DA33FFFBF6DACFF3BFF9F92A44B93FFFCFC58773BFE00305505F17FFFDFBDBF177FC1F78CC496A7FFDEFD82D677FEC4EEFB432A3FFFF3ECF163FE80A969B5936BFFEFAF76B6F3D021B2890BA23FFFF9EBCEDFE581376A54A6CFFFFFFFF35FFF0C4E56D9506C7FFFFE7C9FFEE2718DB0A38BC7FFFFFBFFFE743D1C1D8F3101FFFFFF3FFFEB13ED7BBCA0295FFFFFFFFBFDFC47F75DD1F7FCFFFFFFDFFA7EEE3ED25F6A899FFFFFFE3F9FFDE56C4A0ED3EBFFFFFFF7FFEFEE08845F6F113FFFFFFC8BFBFF42003EF5035FFFFFFFD8CF,
		ram_block1a_243.mem_init2 = 2048'hDDB9F7FFFFFFFFFFFFF5127C7DCBBFFB37FFFFFFFFFEDFA6DF9DFBFA03F5FFFFFFE78B2BAC95FF47CF9EC9EFFFFEFE970F7F83F6FD2FFF27BFFFFFC3A66C5468F7D37B6D5FFFFF7AF7F93F1FAE38277FCA7FFFF78A6B283663AF8FC0FCBFFFFFFB6F666067A67EE4D9C2BFFFFFDE5EB3CE1F97CB845107FFFF7A3F9ACCF7247DC44901AFFFEEE5FE4642F3FFFFA89F0377FFDD537D64CFF1FAE523D555FFEFED5350F6120FB47C87C2BFFF7EF992F3EEEFB9C3D30651FFFB1EC1702FFF67A14C3271AFFF776FCEBD072DFF08A0238977FFFEF35DF7D797C509807C3FFF9F9D339EEE7FF828A6271A7FFCBD13CD4DFECE6114D073BBFFEDACBD7CF977E0219107,
		ram_block1a_243.mem_init3 = 2048'hFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A27F7FFFFFFFFFFFFFFFFFBCB177FFFFFFFFFFFFFFFFFFF77FFE03FDFFFFFFFFFFFFFFFF97FFFFB7EFFFFFFFFFFFFFFCF7DFFFFEBFFFFFFFFFFFFFFFFEFFF3D5FFBFFFFFFFFFFFFFFFCFFBA98FFEFFFFFFFFFFFFFFFBFB95DF9FE7FFFFFFFFFFFFFFBFEF073AF35FFFFFFFFFFFFFFFC36E2ABFBEFFFFFFFFFFFFFE79F6DCC367FFFFFFFFFFFFFFDF9BEDDEB67FDFFFFFFFFFFFFEF4B79DF653D7DFFFFFFFFFFFF6B7D6477967DFFFFFFFFFFFF5EB3AAD7E36BDFFFFFFFFFFFFBDBEFDD2,
		ram_block1a_243.operation_mode = "rom",
		ram_block1a_243.port_a_address_clear = "none",
		ram_block1a_243.port_a_address_width = 13,
		ram_block1a_243.port_a_data_out_clear = "none",
		ram_block1a_243.port_a_data_out_clock = "clock0",
		ram_block1a_243.port_a_data_width = 1,
		ram_block1a_243.port_a_first_address = 81920,
		ram_block1a_243.port_a_first_bit_number = 3,
		ram_block1a_243.port_a_last_address = 90111,
		ram_block1a_243.port_a_logical_ram_depth = 130400,
		ram_block1a_243.port_a_logical_ram_width = 24,
		ram_block1a_243.ram_block_type = "AUTO",
		ram_block1a_243.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_244
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_244portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_244.clk0_core_clock_enable = "ena0",
		ram_block1a_244.clk0_input_clock_enable = "none",
		ram_block1a_244.clk0_output_clock_enable = "none",
		ram_block1a_244.connectivity_checking = "OFF",
		ram_block1a_244.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_244.init_file_layout = "port_a",
		ram_block1a_244.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_244.mem_init0 = 2048'hFFFD403F7DBFDDFFFFFFFE67FFFFF001FF9BA5BFFFFFFFE0FFFFFF404FFD7F17FFFFFFFD31FFFFFFC0FFDF7EFFFFFFFFED5FFFFFF30FFFEEFFFFFFFFFEF1FFFFFFDCFF81FBFFFFFFFFF79FFFFFFF0BFBE9BFFFFFFFFF71FFFFFFF8FFDD07FFFFFFFFF97FFFFFFFE3FEE5FFFFFFFFFFFFFFFFFFFFC7D4BFFFFFFFFFFCFFFFFFFFFEFFC7FFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFE79BFFFFFFFFFFFFFFFFFFFFFE7B7FFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFE12FFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFCF7FFFFFFFFFFFFFFFFFFFFFFCE9FFFFFFFFFFFFFFFFFFFFFFFCBFF,
		ram_block1a_244.mem_init1 = 2048'hC37FFE7BE4B513D5BF9E1FE0FE37FFFFE0EADA5FB7F0C0FC0FE3BFFF3DECAB02FFFC860FE0FE3FFFFFE7EDBFB77FC8E0FE0FF3BFFF9FF4B7DFFFF0070FF07F1BFFFEF49A6555FF1070FF07F1BFFFC77BDCDEFFE10787E07F1BFFFFFCBFD36FF0043E7E0FF3FFFFF7D36D23FE4083A760FE73FFFF9EF7FFFFD0003C7E1FE73FFFF9F6ADFFF00001E720FCFBFFFFEFBBBFFD30000C720FEFFFFFFEFE0FFDF5A0C1FF41FEC7FFFFE3FFFF0D230C0FB33D7FFFFFFFFFFFBB8110E0FF73BF2FFFFFFBFFD9FF808E07EEF87EFFFFFFCFFBFFC428787CC7371FFFFFFEFF7FFD200F8FFE6E37FFFFFFEBE7FFE40078FCCCCCFFFFFFFDBF7FFFE003C79FFE77FFFFFFF3EF,
		ram_block1a_244.mem_init2 = 2048'hA467FFFFFFFFFFFFFFD74FFCBB055F2FEBFFFFFFFFBDDFD3B5BFD8F1FC1FFFFFFFE7DEBDA103BB8FE000F3FFFFFEF9CE4D4FEAF37EC00047FFFFFFD2AE2D49EBF7ACFC92BFFFFE7BED8CA90FF4F9D0404EFFFFEFFC7C345F87BFE1010433FFFE79BEAF20558FBE1010411FFFFFBEF07F1F7C23C100A901FFFFFCB963F0B4B9FC00048097FFE7E37D850273FBE10028047FFFFE38FE4F511F7F00020063FFFBDC5725AF33CB9A000001FFFFFDB9A473F6FFF8C0810521FFF7F726BA336757C01C2078AFFF9E28626993F27B00E00719FFF9EECFF6ECD9DF800F807C27FFDFB0B5A9BEDDF800F807C37FFFF6FB0D2FDA5FE01FC07833FFFFE5EA8DD379F101FC07,
		ram_block1a_244.mem_init3 = 2048'hFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02A7FFFFFFFFFFFFFFFFFFFFD32047FFFFFFFFFFFFFFFFFFF8FFFCBFFFFFFFFFFFFFFFFFFCFFFFFA5FFFFFFFFFFFFFFFFFDFFFFFFC7FFFFFFFFFFFFFFFE7FFFEC7F5FFFFFFFFFFFFFFFDFFFC1C7F9FFFFFFFFFFFFFFFFFDADF7FFEFFFFFFFFFFFFFFFFF7EDF03FF3FFFFFFFFFFFFFE7E5D7F8D3FEFFFFFFFFFFFFFE7FB7F4AE8FE7FFFFFFFFFFFFDFBF7D52BFFFBFFFFFFFFFFFFDFCD6BF3E71F9FFFFFFFFFFFFDE59661D20BFCFFFFFFFFFFFF7EF3B91A7E77E7FFFFFFFFFFF7EEEECA3,
		ram_block1a_244.operation_mode = "rom",
		ram_block1a_244.port_a_address_clear = "none",
		ram_block1a_244.port_a_address_width = 13,
		ram_block1a_244.port_a_data_out_clear = "none",
		ram_block1a_244.port_a_data_out_clock = "clock0",
		ram_block1a_244.port_a_data_width = 1,
		ram_block1a_244.port_a_first_address = 81920,
		ram_block1a_244.port_a_first_bit_number = 4,
		ram_block1a_244.port_a_last_address = 90111,
		ram_block1a_244.port_a_logical_ram_depth = 130400,
		ram_block1a_244.port_a_logical_ram_width = 24,
		ram_block1a_244.ram_block_type = "AUTO",
		ram_block1a_244.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_245
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_245portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_245.clk0_core_clock_enable = "ena0",
		ram_block1a_245.clk0_input_clock_enable = "none",
		ram_block1a_245.clk0_output_clock_enable = "none",
		ram_block1a_245.connectivity_checking = "OFF",
		ram_block1a_245.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_245.init_file_layout = "port_a",
		ram_block1a_245.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_245.mem_init0 = 2048'hFFFF3FC0004250FFFFFFFE7EFFFFEBFC0004407FFFFFFFFC7FFFFF9FF000008FFFFFFFF8B1FFFFFE3E0008127FFFFFFFF5DFFFFFF0F000002FFFFFFFFFFFFFFFFFD3801201FFFFFFFFFFFFFFFFFF100404BFFFFFFFFF7FFFFFFFFC00208FFFFFFFFFF77FFFFFFFFA0095FFFFFFFFFFFBFFFFFFFF880ABFFFFFFFFFFFFFFFFFFFFD008FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFC00BFFFFFFFFFFFFFFFFFFFFFE05FFFFFFFFFFFFFFFFFFFFFFE80FFFFFFFFFFFFFFFFFFFFFFEA7FFFFFFFFFFFFFFFFFFFFFFCB7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFDF8FFFFFFFFFFFFFFFFFFFFFF9FBFF,
		ram_block1a_245.mem_init1 = 2048'h1E7FFE7F58D8F7C73E75F03F81E3FFE7E79E07F7FFFF3F01F81E3FFF7FDFFDBCDEF871F01F81E7FFFBFB67F37DDFC78F01F81E3FFFFEEE7BFFB7F078F01F01C3FFFCFFDE7D7FFE678701F01C3FFFEFD91D7BFFCE3C700F01C3FFFEFAB2FBFFFDFBC500F01C3FFFFFFB29FFFE3F7C100F01C7FFFFBFE6DFFF97FFE300F0183FFFFBFEDFFFF87FFE304E018FFFFFEFF9FFFE03F7E108E030FFFFFFFFFFFFE81F3F10CE122FFFFFF7FFFF34C0F1F049E0817FFFFF3FFFAB4E0F1F001C40EFFFFFF9FFFDFE7870F0014007FFFFFFCFFEFFC3C70F0058D03FFFFFFEFF3FFF1FF878170067FFFFFFF7E7FFFDFF83804100BFFFFFFF84FFFFEFF81824003FFFFFFFF3FF,
		ram_block1a_245.mem_init2 = 2048'h6EEFFFFFFFFFFFFFFFD7B61B068EFFF3E7FFFFFFFEFEFFF6B2EDCFF3FFF6FFFFFFFFFB1EE949D7BFA000F1FFFFFF7DDE5C7F93F7FA00006FFFFFFFDDCBB7F974EFA00000DFFFFF7FF4FF1F0CB8FC0F80327FFFF7E745FF7B7B1FC0FE03DBFFFF7FFE36DFCEBFFC0FE03E7FFFFFBD45B8E5BEDFE0FF06F2FFFEFD87FD0F517EFE1FF87F1FFFE7F36FF8FEEFFFC0FFC7F8BFFF7FD07390B6AF7C1FFCFF8DFFFFFE7DF91380EFC1FFFFFC1FFF7FFEB95BB7CFF93FFEF1CDFFFFF7C5A1F67FEF9FF1DF0E5FFFBEDE67F7AB03FCFE0FF0667FFFE464F92C3F9F3FE0FF07E7FF9F9B0FE6C4FCF3FE07F03EFFFCFFE7FF9650FF1FF07F07EFFFCFCFF8BB7FF7F77F03F0,
		ram_block1a_245.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAD8FFFFFFFFFFFFFFFFFFFFF86FA47FFFFFFFFFFFFFFFFFFF0FFFBDFFFFFFFFFFFFFFFFFF97FFFFC9FFFFFFFFFFFFFFFFF5FFFFFF0FFFFFFFFFFFFFFFFFFFFFFEFF7FFFFFFFFFFFFFFFCFFCDFA7F97FFFFFFFFFFFFFF9FFADFD7FEFFFFFFFFFFFFFFFFFFAFFBFFFDFFFFFFFFFFFFFF7F78FFB3FFDFFFFFFFFFFFFFFFFAFF69EFFEBFFFFFFFFFFFFEFFFAD6B4FFFBFFFFFFFFFFFFBFE7A777DF7FDFFFFFFFFFFFF9FBDF1ACB63FCFFFFFFFFFFFFFF3F8D82F67FEFFFFFFFFFFFF7FF7EF7B,
		ram_block1a_245.operation_mode = "rom",
		ram_block1a_245.port_a_address_clear = "none",
		ram_block1a_245.port_a_address_width = 13,
		ram_block1a_245.port_a_data_out_clear = "none",
		ram_block1a_245.port_a_data_out_clock = "clock0",
		ram_block1a_245.port_a_data_width = 1,
		ram_block1a_245.port_a_first_address = 81920,
		ram_block1a_245.port_a_first_bit_number = 5,
		ram_block1a_245.port_a_last_address = 90111,
		ram_block1a_245.port_a_logical_ram_depth = 130400,
		ram_block1a_245.port_a_logical_ram_width = 24,
		ram_block1a_245.ram_block_type = "AUTO",
		ram_block1a_245.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_246
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_246portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_246.clk0_core_clock_enable = "ena0",
		ram_block1a_246.clk0_input_clock_enable = "none",
		ram_block1a_246.clk0_output_clock_enable = "none",
		ram_block1a_246.connectivity_checking = "OFF",
		ram_block1a_246.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_246.init_file_layout = "port_a",
		ram_block1a_246.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_246.mem_init0 = 2048'hFFFEFFC003818CFFFFFFFFA1FFFFE7FC003839BFFFFFFFF71FFFFFFFE0038737FFFFFFFE4BFFFFFDFE0030E07FFFFFFFC23FFFFFF7F0031E2FFFFFFFFE03FFFFFFCF8021C1FFFFFFFFF03FFFFFFF780038FFFFFFFFFF81FFFFFFFDC0070FFFFFFFFFF89FFFFFFFFE0065FFFFFFFFFF87FFFFFFFFA00CFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFD001FFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF027FFFFFFFFFFFFFFFFFFFFFF86FFFFFFFFFFFFFFFFFFFFFFE84FFFFFFFFFFFFFFFFFFFFFFEC3FFFFFFFFFFFFFFFFFFFFFFC05FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFC07FF,
		ram_block1a_246.mem_init1 = 2048'h1E3FFFFF9FE7FF7B7FF7F03F81E3FFFFFFFFFDFFFFCF3F01F81E3FFF3FFFCBEFFFFFF1F01F81E7FFFFFFFB9FE7FFFF8F01F81E3FFFBFF7FDFF7FF7F8F01F01C3FFFFFEFFFFBFFEFF8701F01C3FFFFFFFEFFDFFDFFC700F01C3FFFEFFF7BFFFFFFFC700F01C3FFFFBFF7FFFFFFFFC300F01C3FFFFFFEFFFFFCFFFE300F0187FFFFFFFFFFFF7FFFE308E018FFFFFEFFFFFFDFFF7E10CE030FFFFFF7FFFFE9FFF3F108E0207FFFFFFFFFFABFFF1F001E307FFFFFFFFFFFFBFFF1F001C304FFFFFF9FFF7FDFFF0F001C703FFFFFFFFF8FFFFFF0F0098601FFFFFFFFF7FFEFFF8780B0E07FFFFFFCFEFFFF3FF838180E6FFFFFFFE5AFFFF9FF818181CD7FFFFFFEC1F,
		ram_block1a_246.mem_init2 = 2048'h77FFEFFFFFFFFFFFF3FFEF7DEC7FFFFC1FFFFFFFFF7D7FFDCDDBFFFC000DFFFFFFEFFFFDDEFFFBFFDFFF0BFFFFFF7FBFA6E07C7FF9FFFF97FFFFE7EFF7CC66FFFFDFFFFF1FFFFEFFFB19C4FF7FFFFFFFFDFFFFEFFFBA088737FFFFFFFFE3FFFEFFFFF6007F7FFFFFFFFFBFFFE7DFBB700CCFFFFFFFFFFDFFFF7FFF80002EFFFFFFFFFFEFFFE7F9FC00077FFFFFFFFFFF3FFEFFFF98300FFEFFFFFFFFFBFFF7FFBB03347F97FFFFFFFFFFFFBFFF46957FFFFFFFFFF1FEFFF7FBFA4C5FBFEFBFF1FF0FFFFFFF67FD81DFFFFFFE0FF07FFFFDFFFFDADFFFFFFFE0FF07E7FFFFFFF19FFF0FF7FE07F03EFFFFFFFD9E6DFF7FFFF07F03EFFFFFFFDF66EDFBEF7F03F0,
		ram_block1a_246.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF9FFFFFFFFFFFFFFFFFFFFFDE03AFFFFFFFFFFFFFFFFFFFEDFFFD2FFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFF3FFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFEFFFFFDFFEFFFFFFFFFFFFFFFDFFFFFBFFF7FFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFEFFEEF677FFCFFFFFFFFFFFFFEFF7FFF77FFF7FFFFFFFFFFFFEFFFFF9D9FFF7FFFFFFFFFFFFDFFFFD99B7FFBFFFFFFFFFFFFDF7FBFD3FF7FCFFFFFFFFFFFFBF1FDEFD7FFFFFFFFFFFFFFFF7FFFFE9E,
		ram_block1a_246.operation_mode = "rom",
		ram_block1a_246.port_a_address_clear = "none",
		ram_block1a_246.port_a_address_width = 13,
		ram_block1a_246.port_a_data_out_clear = "none",
		ram_block1a_246.port_a_data_out_clock = "clock0",
		ram_block1a_246.port_a_data_width = 1,
		ram_block1a_246.port_a_first_address = 81920,
		ram_block1a_246.port_a_first_bit_number = 6,
		ram_block1a_246.port_a_last_address = 90111,
		ram_block1a_246.port_a_logical_ram_depth = 130400,
		ram_block1a_246.port_a_logical_ram_width = 24,
		ram_block1a_246.ram_block_type = "AUTO",
		ram_block1a_246.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_247
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_247portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_247.clk0_core_clock_enable = "ena0",
		ram_block1a_247.clk0_input_clock_enable = "none",
		ram_block1a_247.clk0_output_clock_enable = "none",
		ram_block1a_247.connectivity_checking = "OFF",
		ram_block1a_247.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_247.init_file_layout = "port_a",
		ram_block1a_247.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_247.mem_init0 = 2048'hFFFC003FFFFFFFFFFFFFFE11FFFFF003FFFFFFDFFFFFFFE3BFFFFF801FFFFFFBFFFFFFFF7FFFFFFE01FFFFFFFFFFFFFFFFFFFFFFF80FFFFFDFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFF87FFFF7FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFF1FFFBFFFFFFFFFFFFFFFFFFFFDFFF7FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFF7FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_247.mem_init1 = 2048'hE1FFFEFFFFFFFFFFFE080FC07E1FFFF7FFFFFFFFFFE0C0FE07E1FFFFFFFFFFFFFFFC0E0FE07E1BFFFBFFFFFFFFFF8070FE07E1FFFFDFFFFFFFFFF8070FE0FE3FFFFDFFFFFFFFFF0078FE0FE3FFFFEFFFFFFFFFE0038FF0FE3FFFFF7FFFFFFFF80038FF0FE3FFFFF7FFFFFFFF0003CFF0FE3FFFFFBFFFFFFFE0001CFF0FE7FFFFFDFFFFFFF80001CFF1FE77FFFFDFFFFFFE00081EFF1FCF7FFFFEFFFFFF0000C0EFF1FDFFFFFFF7FFFFD0000E0FFE1FFEFFFFFFBFFFC78000E0FFE3FFFFFFFFFFFFE3F8000F0FFE3FFDFFFFFFDFFDFFC000F0FFE7FFFFFFFFFCFFBFFE000787FCFFFBFFFFFFE7F7FFF0007C7FFFFF7FFFFFFE3CFFFF8007E7FFFFEFFFFFFFE00F,
		ram_block1a_247.mem_init2 = 2048'hFFFFF7FFFFFFFFFFF7FFFFFFFFFFFF7FFFFFFFFFFF7FFFFFFFFFFFF80003FFFFFFF7FFFFFFFFFFFF800007FFFFFEFFFFFFFFFFFFFC00000FFFFFEFFFFFFFFFFFFFC000003FFFFEFFFFFFFFFFFFFC000000FFFFEFFFFFFFFFFFFFC0000007FFFEFFFFFFFFFFFFFC0000001FFFEFFFFFFFFFFFFFC0000000FFFEFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFC00000007FFF7FFFFFFFFFFFFC00000003FFF7FFFFFFFFFFFFC00000001FFF7FFFFFFFFFFFFC00000E01FFFBFFFFFFFFFFFFC00E00F00FFFBFFFFFFFFFFFF801F00F80FFFBFFFFFFFFFFFF801F00F81FFFDFFFFFFFFFFFF801F80FC17FFDFFFFFFFFFFFF000F80FC17FFEFFFFFFFFFFFF080FC0F,
		ram_block1a_247.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFE1FC1FFFFFFFFFFFFFFFFFFFF3FFFE1FFFFFFFFFFFFFFFFFFCFFFFFE3FFFFFFFFFFFFFFFFFBFFFFFFCFFFFFFFFFFFFFFFFE7FFFFFFF3FFFFFFFFFFFFFFFDFFFFFFFFCFFFFFFFFFFFFFFFBFFFFFFFFF3FFFFFFFFFFFFFF3FFFFFFFFF9FFFFFFFFFFFFFF7FFFFFFFFFEFFFFFFFFFFFFFEFFFFFFFFFFF7FFFFFFFFFFFFDFFFFFFFFFFFBFFFFFFFFFFFFDFFFFFFFFFFFDFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFF,
		ram_block1a_247.operation_mode = "rom",
		ram_block1a_247.port_a_address_clear = "none",
		ram_block1a_247.port_a_address_width = 13,
		ram_block1a_247.port_a_data_out_clear = "none",
		ram_block1a_247.port_a_data_out_clock = "clock0",
		ram_block1a_247.port_a_data_width = 1,
		ram_block1a_247.port_a_first_address = 81920,
		ram_block1a_247.port_a_first_bit_number = 7,
		ram_block1a_247.port_a_last_address = 90111,
		ram_block1a_247.port_a_logical_ram_depth = 130400,
		ram_block1a_247.port_a_logical_ram_width = 24,
		ram_block1a_247.ram_block_type = "AUTO",
		ram_block1a_247.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_248
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_248portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_248.clk0_core_clock_enable = "ena0",
		ram_block1a_248.clk0_input_clock_enable = "none",
		ram_block1a_248.clk0_output_clock_enable = "none",
		ram_block1a_248.connectivity_checking = "OFF",
		ram_block1a_248.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_248.init_file_layout = "port_a",
		ram_block1a_248.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_248.mem_init0 = 2048'hF99A7DF8D4BF919FDFEA3F2CF049D33572AFEDF3FDFFF7E16B53AA581519836167CFFF35B5D3399006C6B68DC97CFBFAE8FBFFE551FF461783BFEE3FE7541FFD784F4927257D7FE3EE345FE3FFD451FE3187A5FE7C4707FC3FFD1551C2D2FEDFF7FEFE753FFF9E403ABC13EFFFFFE08F53FFF8FD3A748D9FFFFFFF4A4DFFFF8B889320D1FFFFFF971FBFFFFD9EDA95389FFFFFF98A3FFFFFDEFBED86B3FFFFFFB8A7FFFFFF908877777FFFFFF7CDFFFFFFFFAE5ADFEFFFFFFF7EBFFEFFFFFE721BDC7FFFFFFFFFFFFFFFFFB9B37FE7FFFFFFFFF9F7FFFF787F9E7B7FFFFFFFFF00BFFFEBFDFDDF0FFFFFFFFFFA1BFFFEFEEEFFE3FFFFFFFFFFCC7FFFEBEA41EF,
		ram_block1a_248.mem_init1 = 2048'h0FB6D83DA580ECE7BC12BE4E05B43DFA65E9B65BF660805DE188D3DA4D004A19234112A0BB5ECFFD16D55722803566E33ED618AFE975BF209F8BB514B5F25589FEB48041FF56521B063CDE1957EF0D062F599CDB0C37CCA0DA7FDAB595B7D02A05C8CB24FF72FF4DC9BA011C37A24DEDB2196EEF02C064507566EE111EEBD0FD2F594CFD6BA4238BDFFE7E5EBC4C224B3780B2C22E403FDAC1FD59439EC872A9918043473F5F928499C81C7D0FA165A4D3E4EC72941F6C3D4FF92270C2BEFEB2E5F4DCCFC3325A0A01DCE3E31F392F667D720AE5E768CFFDB9C0C953D5F9F17662C489F9C74C88E78488998D04742ADFC838793BE58AA6DD4622AE9FFE2DB137,
		ram_block1a_248.mem_init2 = 2048'hC20FE3E2443C3FFF98D7309BCEC750E66B5BAB9FFCF9D862C3E44CE8799CA1FAFF0551E587E5C0D5AB6D5BB2AC7570FAC5EF3387A7957BA56787FBBD45D1B25AD39FAC02FBE07AEE64A0D60AD3320A8C3A0E4F6BD1CB1FADF1FFA0EE99ABCBCF6AA151250D61ADF41FD8563D279B6EF87BDA4D9F34D38E1FCBB2B4AB624171C3CA9C6D4DF2EBAE53E076014046F58975FF73DAD19AD3B477E6954D618AD65F18BF340A8439D5965957A1EA2848C432B429C3F5010DCC35C9BB46385007FB028B30537EECFA70DA9B60B285A4F1B32DDFD048054DBA4A88DF7FCEE01F7C561004F1E9839E75F4EE2748D0A84045D9206108F6149FD19DB8803584B0C6751EB064,
		ram_block1a_248.mem_init3 = 2048'hFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF008000FF07FFFFFFFFFFFFFFF000000FF07FFFFFFFFFFFFFFF803800FF07FFFFFFFFFFFFF31E70337EBCBFF9FFFFFFFFFE01FA48FBFE79FF3FFFFFFFFFEAEB3BA8BC3ABFFC7FFFFFFFFE3B50901569FCFB37FFFFFFFFFBA86512D377DBF83FFFFFFFFFB8CCD32652783EF3FFFFFFFFFF4FC67DED91A7FF3FFFFFFFFE5C23DF63D005FF73FFFFFFFFE90C99CC41D42BFB3FFFFFFFFCE0FA72F9725A6F33FFFFFFFFCBA5EA523A4165DF3FFFFFFFFDAADE20440368D5FFFFFFFFFFD07C53E237280AFFFFF3FFFFFD85352C5CAB9F8DFFFF0EFFFFDDFEDEF6BC6F71B000080FFFFDD45FC12040DE03F3FCC07FFFCB58DABB8,
		ram_block1a_248.operation_mode = "rom",
		ram_block1a_248.port_a_address_clear = "none",
		ram_block1a_248.port_a_address_width = 13,
		ram_block1a_248.port_a_data_out_clear = "none",
		ram_block1a_248.port_a_data_out_clock = "clock0",
		ram_block1a_248.port_a_data_width = 1,
		ram_block1a_248.port_a_first_address = 81920,
		ram_block1a_248.port_a_first_bit_number = 8,
		ram_block1a_248.port_a_last_address = 90111,
		ram_block1a_248.port_a_logical_ram_depth = 130400,
		ram_block1a_248.port_a_logical_ram_width = 24,
		ram_block1a_248.ram_block_type = "AUTO",
		ram_block1a_248.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_249
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_249portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_249.clk0_core_clock_enable = "ena0",
		ram_block1a_249.clk0_input_clock_enable = "none",
		ram_block1a_249.clk0_output_clock_enable = "none",
		ram_block1a_249.connectivity_checking = "OFF",
		ram_block1a_249.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_249.init_file_layout = "port_a",
		ram_block1a_249.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_249.mem_init0 = 2048'hB7E82CBEFD0D061FEFFFF46B7B3E3D6B11492416FEFFFDF083AFC222C0797519DFFFFFB5197FFD1E8B36C539A3FFFFFFD7D3FFCF8F47F64FA5CFFFFFF7C9BFFEDDDCB8E9571EFFFFFD6098FFFFF2D591CD0FBFFFFFEFF58FFFE991CA09257DFFFFF953FAFFFFFC745ADF3FFFFFFF99B3AFFFFFF226E60F7FFFFFF995E3FFFFFCB93C3C77FFFFFFF8527FFFFE5E75C89F7FFFFFFFFAFFFFFFE1B8BB12CFFFFFFFFFFBFFFFFE9FC4513DFFFFFFFFFFFFFFFFF7CEEEBBBFFFFFFFFF7FFFFFFFF9BE8EFFFFFFFFFFFFFFFFFFFFD02777CFFFFFFFFFFFFFFFFFFED2AEFCFFFFFFFFFFFF7FFFF7EC21DFFFFFFFFFFFFDE7FFFF3FFB7DFFFFFFFFFFFFFFFFFFF7F9A7FF,
		ram_block1a_249.mem_init1 = 2048'h8C7FEA8F5E03E78708579268F4FEBE6C184E3D0594498CF94EAEFBEF6A35148FE9ED700160E0AB7ECF9A9F4C8B06FFB94A4B486FFC4665618006CA8DC1C9C904FF8B0DFE09061770C784131797FEEDF8F56C11B7AE88F921C07F7D730B47F82DE34CDB665B87FFFBB2CE91EA3D702DF0D26FFFF992BFC003EBC7F09C1F295FEFAD95E14AC4AC59ABCCEFD3AE1EF1D843825E4EE30CE791DFEFFA442040607082B4CAB277DEFFC130078446121845E8613BF7F14C62CCE57734B6C2E723FF3F5CF9CA14F12516789A82BFFFFF70C6F76F657D495C9BEA7FFE7F3073FD10ADF02F726816FFFD2F69FB2BC9A7E16676A3FFFFBAAA7BEF4FF71B31040D7CFFF197A7,
		ram_block1a_249.mem_init2 = 2048'h30756DE04003FFFFEA88E1B587E3060A9BCD535FF87544C1916F43B0FA562FD6FFF528A56C83FB60895C7C6B7FFAA09221CC5732372946BBDDFF339EFCA33B1EAB72F3828C7FF2E5F06E42E84E6A7F364B5DBF71C3DC1140776B05B1E97957FE1E6562C65F5079B2C17DE6FE77F80A322AE119DD22E2F69FFB8BE37BC9BD60659BB9D64AFF25230DC09EBE1DDD057C821EBCA93054E035B0F9EE13E58CFBAF5FAEE8BCA5A47167061C17FB0CB334A56C83E67C5B60DD9FD42C9F2921BB40130C37A5A3FF33DA8C4403670F4DFB92965FEE3EC9181F471A87A66A5E33CED37667C4BC560E4BD7AB6F3BE5ED293CED0A399D7AEA23C7EEA270643D021B5AAC8803,
		ram_block1a_249.mem_init3 = 2048'hFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFF7FFF00FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFF7FFFFF00FFFFFFFFFFFFFFFFF38FE041C37FFFFFFFFFFFFFB72B1CEE9C21FF8FFFFFFFFFF73B8CC033F27FF0FFFFFFFFFF7FF586EAF8FDFFCFFFFFFFFFFFFA56649AF7E7FFFFFFFFFFFFEF3A706F13827FFFFFFFFFFFF796A1F5D7DA53FFFFFFFFFFFF3CE056AC621ABFFFFFFFFFFFFBB56CA5B75259FFFFFFFFFFFF45F82890EE46AFFFFFFFFFFFF59FEDC711DD067FFFFFFFFFFEA8F5F48C15296BFFFFFFFFFFE38F72E8033772BFFFFFFFFFFE0CCCCC52E26EF7FFFFFFFFFFE9CCB6DE9F4E70BFFFF7FFFFFE5CEC6892B270CF0C003FFFFFEF3597A01,
		ram_block1a_249.operation_mode = "rom",
		ram_block1a_249.port_a_address_clear = "none",
		ram_block1a_249.port_a_address_width = 13,
		ram_block1a_249.port_a_data_out_clear = "none",
		ram_block1a_249.port_a_data_out_clock = "clock0",
		ram_block1a_249.port_a_data_width = 1,
		ram_block1a_249.port_a_first_address = 81920,
		ram_block1a_249.port_a_first_bit_number = 9,
		ram_block1a_249.port_a_last_address = 90111,
		ram_block1a_249.port_a_logical_ram_depth = 130400,
		ram_block1a_249.port_a_logical_ram_width = 24,
		ram_block1a_249.ram_block_type = "AUTO",
		ram_block1a_249.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_250
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_250portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_250.clk0_core_clock_enable = "ena0",
		ram_block1a_250.clk0_input_clock_enable = "none",
		ram_block1a_250.clk0_output_clock_enable = "none",
		ram_block1a_250.connectivity_checking = "OFF",
		ram_block1a_250.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_250.init_file_layout = "port_a",
		ram_block1a_250.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_250.mem_init0 = 2048'hCFF408C7468092AFFFFF3814FCFF15AD4C036FA1FFFFF5D3EFFFFC208681D4082FFFFFFF1BBFFEA3B3A175846AFFFFF9E4FFFFF782929C8AE3DFFFFFFFD7FFFFFE8F8BECAF2FFFFFFEFBFFFFFFED242F099DFFFFFFF3E1FFFFFFC3F44BBEBFFFFFFFB97FFFFFFF3131DACFFFFFFFFFEBFFFFFFFA362F8DFFFFFFFFFBFFFFFFFDF2EEE9BFFFFFFFFFFFFFFFFF6FBB3135FFFFFFFFF7FFFFFFFFFFF4CE7FFFFFFFFFDEFFFFFFFE1D23DFFFFFFFFFFDFFFFFFFFF1205FBFFFFFFFFFFFFFFFFFFCDCD7FFFFFFFFFFFFFFFFFFFFEECD7FFFFFFFFFFFFFFFFFFFFFF78DFFFFFFFFFFFFFFFFFFFFFD657FFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFDBBF,
		ram_block1a_250.mem_init1 = 2048'h5817FE5B5C4E2D6A870920C9CDF1FFCABC1F7FE7C8CFA1861C4E0FFE886CB26B0F41537D75C7E27FFF4A48EC6395569AE418EC37FEC56BABF806EF87830561087FFF3A30C1586A28A9978C598FFF6A92C7EE6430D79400D5F9FFF3A15044343939CA27B90ABFFFD03BDE548ACDF3C32A8911FFE7651FFD61D058AF3AA8BFBFF3DFC4E1FA775749276686D1FF3F6A25A0EB4B79B50869417FF3FFBF1EC78E3445FF6C8DC9FF3F3B9560AAE9B13D4DCBBF77FBFCD795DAAE5AE1F1FB50077FFFE46D85E43BB1DD3ECB322FFFFF90D4BB4DE54C8C149827FFFFD95AEFFB05893E2C1B83FFFFFFD60E7F96C1778B6FF2DDEFFF7CA3DBFC2B2FD715EF0FEFFFFFFC8F,
		ram_block1a_250.mem_init2 = 2048'h48D9441FBFFFFFFFFD618F0774242093ED36BFFFFFE12533A48FD3E0F4EB9DFFFFCD66633F1562FD288106BCFFFD3046A739FB76F73F3EF3FFFFDB1E409A43358BBB1DE012FFFC50259E108C05FF602F111FFF91F172EF139466F22A4AC4FFF04FA92970A2DC5471074A0BFF9061BA42F59C1ED3E59544FBF4E2B19463781BB2ACEB48F1EFC508B521765EB69D89E2A017BE2C7548850FE38C326941F7EFECCE162F25E1F66A3D80667A7FEBACF0231C1F4215EA36673FF80ECE549CDEF1DDF17977C3FF6A8369671FC1B687B90D923EF4C2682537F2FFE3E061E24DFF97A3B62E845C5D5AA51482FEF4C30050FD87485C3D21453FFFD75DA8AC81BAD06BDB14,
		ram_block1a_250.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFBF448987DFFFFFFFFFFFFFFFFDBB78427EF7FFFFFFFFFFFFFFF7962B9177BFFFFFFFFFFFFF7FCE11E22FEFFFFFFFFFFFFFFF38A1FCC8696FFFFFFFFFFFFFFF28C0FEAFEDFFFFFFFFFFFFFF7F298011BDE7FFFFFFFFFFFF570FBAAE45917FFFFFFFFFFFFBB49A6CBB84CBFFFFFFFFFFFFF007B4D1384E5FFFFFFFFFFFF5334EDF8403D6BFFFFFFFFFFFC7BFE5DF1EF437FFFFFFFFFFF492CB811A3C15BFFFFFFFFFFF1E4ADA7E62B41BFFFFFFFFFFFB2E09F7FAC48A6FFFFFFFFFFF10556ECE,
		ram_block1a_250.operation_mode = "rom",
		ram_block1a_250.port_a_address_clear = "none",
		ram_block1a_250.port_a_address_width = 13,
		ram_block1a_250.port_a_data_out_clear = "none",
		ram_block1a_250.port_a_data_out_clock = "clock0",
		ram_block1a_250.port_a_data_width = 1,
		ram_block1a_250.port_a_first_address = 81920,
		ram_block1a_250.port_a_first_bit_number = 10,
		ram_block1a_250.port_a_last_address = 90111,
		ram_block1a_250.port_a_logical_ram_depth = 130400,
		ram_block1a_250.port_a_logical_ram_width = 24,
		ram_block1a_250.ram_block_type = "AUTO",
		ram_block1a_250.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_251
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_251portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_251.clk0_core_clock_enable = "ena0",
		ram_block1a_251.clk0_input_clock_enable = "none",
		ram_block1a_251.clk0_output_clock_enable = "none",
		ram_block1a_251.connectivity_checking = "OFF",
		ram_block1a_251.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_251.init_file_layout = "port_a",
		ram_block1a_251.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_251.mem_init0 = 2048'hFFFA776085C0A17FFFFFFF17FFFFF6D600DE75BFFFFFFFF7BFFFFF1F7007D6DBFFFFFFFDEDFFFFFA77007D3B9FFFFFFFDE9FFFFFE9E2060D2FFFFFFFFEABFFFFFF72406CE4FFFFFFFFA79FFFFFDFB20B1CBFFFFFFFFF1DFFFFFFF9004E83FFFFFFFFF89FFFFFFFC611DDFFFFFFFFFFB3FFFFFFFF9E21BFFFFFFFFFF9FFFFFFFFFE011FEFFFFFFFFFFDFFFFFFFFE81BFFFFFFFFFFFFFFFFFFFFFCB53FFFFFFFFFFFFFFFFFFFFFC827FFFFFFFFFFFFFFFFFFFFFC887FFFFFFFFFFFFFFFFFFFFF77AFFFFFFFFFFFFFFFFFFFFFFC16FFFFFFFFFFFFFFFFFFFFFFC81FFFFFFFFFFFFFFFFFFFFFF49BFFFFFFFFFFFFFFFFFFFFFFEDAFFFFFFFFFFFFFFFFFFFFFFBF5FF,
		ram_block1a_251.mem_init1 = 2048'h033FFE56F6A2D51C12E9C8168403FFEEFE05FA1F01DC1F00E811DFFF09C3709A1248AED02E8119FFF972B04632104CC541EC63BFFF866487A65E6678F12E0291FFFC26C36E4CB4FF52C160205FFFCADEFE0AFCAE1068068261FFFFB40E9917A7DA258040205FFFB0BD1D176B126A58950327FFFF3515CDA10BAD1291400CFFFFF8F6C5E67AF9B66910000FFFFFF3BDFFC227CE57D11160FFFFFE3EFEC251BE9D0CA31B07FFFFEDF1D076C2DCD01E3A0FFFFFFF93B4BF929D1B5086105FFFFFBCDDFDFF5DC2480DF84FFFFFFFC0DE7EAE8B92590E321FFFFFFE9A9FFE9F64480096EBFFFFFFD627FFFB3E8CD4229CFFFFFFFE16FFFF3CD009DC1FBBFFFFFFE9CF,
		ram_block1a_251.mem_init2 = 2048'h61CFCFFFFFFFFFFFF1061F76ABA82463CAFFFFFFFE365D214520DA640F337FFFFFEA773601A0C20717FE7AFFFFFE68B1A8A9B99FB6C00157BFFFFBE563CF3F039BA4981CEFFFFE80F1F1B461A76F97803BFFFFF8F8BB10C39F6568D53793FFFE11F6F182952FBB9FE8B79FFFF32B59F001974888BFAEF67FFFE175AA01CD3DB3575EBE77FFF44906C00D125682FE8F5D3FFE65D8E21023F84B1DB59F41FFF1EF7E6BD2C29823C0FFCBEFFFA914D6A20BD0A46A16C64FFFF6EB8B41AC04831F4CDE0175FF0F578A0CA8CE33F826E0F73FFEF5CC2598059F9C199E0D83FFD76E9FCD3B8D59AC02E01B3FFDCBC6D75E3CF163D0DE06B9FFF3E51A8D943CCA3501E0,
		ram_block1a_251.mem_init3 = 2048'hFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF926FFFFFFFFFFFFFFFFFFFFF88A7E3DFFFFFFFFFFFFFFFFFF6C6A82FFFFFFFFFFFFFFFFFF9E536098FFFFFFFFFFFFFFFFDB8FFC1DE3FFFFFFFFFFFFFFFEFBAC331F3FFFFFFFFFFFFFFF8F216744A7FFFFFFFFFFFFFFFBFF7030C933FFFFFFFFFFFFFF9B0D454AE40FFFFFFFFFFFFFFDE0BA488D077FFFFFFFFFFFFC3EAAAC40D153FFFFFFFFFFFFDCB21DDFFF841FFFFFFFFFFFF9221AFAFB6EEDDFFFFFFFFFFF8C30B23F5D466FFFFFFFFFFFF3BC63D9C8153E7FFFFFFFFFFFFA551132,
		ram_block1a_251.operation_mode = "rom",
		ram_block1a_251.port_a_address_clear = "none",
		ram_block1a_251.port_a_address_width = 13,
		ram_block1a_251.port_a_data_out_clear = "none",
		ram_block1a_251.port_a_data_out_clock = "clock0",
		ram_block1a_251.port_a_data_width = 1,
		ram_block1a_251.port_a_first_address = 81920,
		ram_block1a_251.port_a_first_bit_number = 11,
		ram_block1a_251.port_a_last_address = 90111,
		ram_block1a_251.port_a_logical_ram_depth = 130400,
		ram_block1a_251.port_a_logical_ram_width = 24,
		ram_block1a_251.ram_block_type = "AUTO",
		ram_block1a_251.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_252
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_252portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_252.clk0_core_clock_enable = "ena0",
		ram_block1a_252.clk0_input_clock_enable = "none",
		ram_block1a_252.clk0_output_clock_enable = "none",
		ram_block1a_252.connectivity_checking = "OFF",
		ram_block1a_252.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_252.init_file_layout = "port_a",
		ram_block1a_252.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_252.mem_init0 = 2048'hFFF9003F79BC93FFFFFFFC4EFFFFF405FFBDBFAFFFFFFFEF1FFFFFE01FFF262FFFFFFFF8F9FFFFFC03FFFAB53FFFFFFFE35FFFFFE00DFEEED7FFFFFFFE11FFFFFFD0FF92FBFFFFFFFFF01FFFFFFF23F49B3FFFFFFFFF03FFFFFFFD3FB677FFFFFFFFFA3FFFFFFFE7EEC0FFFFFFFFFFE3FFFFFFFFE9C43FFFFFFFFFFCFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFEFF6FFFFFFFFFFFFFFFFFFFFFC493FFFFFFFFFFFFFFFFFFFFFC7A7FFFFFFFFFFFFFFFFFFFFFD707FFFFFFFFFFFFFFFFFFFFFC60FFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFE75FFFFFFFFFFFFFFFFFFFFFFC7BFFFFFFFFFFFFFFFFFFFFFFE23FFFFFFFFFFFFFFFFFFFFFFE03FF,
		ram_block1a_252.mem_init1 = 2048'hC3FFFEADD283C2AFE9181FE0FA3FFFF95226E344D620A0FC0FE3FFFF320D16496891060FC0FE3FFFFCADFAC1C6DA38E0BE0FB3DFFFDB97578CE317870EF07F1FFFFDCC62152B0990307F07F1FFFFEC70EC08AB10E787E07F5BFFFE453E181C5A003C7E0FF3BFFFFB6E6C419420018760FE7FFFFFE9D3A79E9C003C6E1FEB7FFFFE31C081918001E620FCF3FFFFDC3830397C000D720EEF3FFFFF46173E6BE1C1F341FED7FFFFEE1C0EFE1E0C0FF334727FFFFF284B57B0F0E0AF71970FFFFFFF0227FD868E07FEF7F8FFFFFFFF207FD4197877233DDFFFFFFCA59FFDC00F8FE06F3DFFFFFFC9DFFFE600787F0DCD7FFFFFFDB6FFFF1003E6BFFE27FFFFFFFFFF,
		ram_block1a_252.mem_init2 = 2048'hC39E37FFFFFFFFFFF28EBEE0D8D5FBF7DDFFFFFFFF4207528EE60C1B001AFFFFFFF03149D31355303FFF83FFFFFF098926B911E90DFFFF8FFFFFE534E95DC39C3C5F9FFC3FFFFEEEEFBA8E021B73F03F81FFFFF65A1D9066C514DE01F807FFFE6C71A5C1843283F00F81BFFFEC043670030F791E00F80CFFFE94CEB00081416BE005812FFFFA5B3F8002021F3E0038073FFF11E4C010803915E0000079FFE66E95821FDC49AE0000013FFF94899CD83BE0DB40800533FFFF6AE34473A46CC01C00781FFF737CD917A70E0000E00710FFFF0BBB91BB3438A00F807C17FFA801F2C8D4942E00F807C3FFFD290B66D8E597801FC07C3BFFDCBB283EC4F43D01FC07,
		ram_block1a_252.mem_init3 = 2048'hFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED93FFFFFFFFFFFFFFFFFFFFEC7327FFFFFFFFFFFFFFFFFFE43D4B4FFFFFFFFFFFFFFFFFFFBAC9F53FFFFFFFFFFFFFFFFF65003025FFFFFFFFFFFFFFFFF84E3DEE3BFFFFFFFFFFFFFFFE0AAB60A5F7FFFFFFFFFFFFFF80F4B0512C7FFFFFFFFFFFFFF222BA5F21BDFFFFFFFFFFFFFFA729C46FAB9FFFFFFFFFFFFFFC7432D6C3037FFFFFFFFFFFFE0C68C8D88EB9FFFFFFFFFFFFCD48250CE4615FFFFFFFFFFFFD0509D1AC721EFFFFFFFFFFFFA0A0E7DEDFEC07FFFFFFFFFFFC003E767,
		ram_block1a_252.operation_mode = "rom",
		ram_block1a_252.port_a_address_clear = "none",
		ram_block1a_252.port_a_address_width = 13,
		ram_block1a_252.port_a_data_out_clear = "none",
		ram_block1a_252.port_a_data_out_clock = "clock0",
		ram_block1a_252.port_a_data_width = 1,
		ram_block1a_252.port_a_first_address = 81920,
		ram_block1a_252.port_a_first_bit_number = 12,
		ram_block1a_252.port_a_last_address = 90111,
		ram_block1a_252.port_a_logical_ram_depth = 130400,
		ram_block1a_252.port_a_logical_ram_width = 24,
		ram_block1a_252.ram_block_type = "AUTO",
		ram_block1a_252.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_253
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_253portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_253.clk0_core_clock_enable = "ena0",
		ram_block1a_253.clk0_input_clock_enable = "none",
		ram_block1a_253.clk0_output_clock_enable = "none",
		ram_block1a_253.connectivity_checking = "OFF",
		ram_block1a_253.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_253.init_file_layout = "port_a",
		ram_block1a_253.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_253.mem_init0 = 2048'hFFFCFFC000411DFFFFFFFFA0FFFFF3F80000401FFFFFFFE37FFFFF5FE000099BFFFFFFF879FFFFFDFD000850FFFFFFFFF7DFFFFFFFF001001FFFFFFFFFFFFFFFFFAF801303FFFFFFFFFFFFFFFFFED800647FFFFFFFFF7FFFFFFFFAC00187FFFFFFFFF63FFFFFFFE200B3FFFFFFFFFFE7FFFFFFFFC01A7FFFFFFFFFFFFFFFFFFFFF0087FFFFFFFFFFFFFFFFFFFFD003FFFFFFFFFFFFFFFFFFFFFD007FFFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFFFFCE5FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFF9F3FF,
		ram_block1a_253.mem_init1 = 2048'h1E3FFEF18AE9D5EEDFF3F03F81E7FFEFD95A58F3DBCF7F01F81E3FFFBC52AB75DB7AF1F01F81E3FFF7EB7DA13CAF878F01F81E3FFFBC0D1BEC95F878F01F01C3FFFDE3A63D697F678701F01C3FFFC7A0056C67EF3C700F0187FFFEF833306BF1FFC700F01C7FFFF78B08ECFFFFFC300F01C7FFFFDC00337FA7FFE300F0103FFFFDD86F9FE47FFE304E0183FFFFFF45EFFD83F7E008E0307FFFFEFBF1FD9C1F3F10CE1227FFFFFBE3FFC9E1F1F009E1807FFFFF3FFFFF8F0F1F001C68DFFFFFFDFFDBF87870F0014000FFFFFFFFFAFFE3E60F0098D01FFFFFFF7FBFFC3FF878090063FFFFFFEBFFFFE1FF838081007FFFFFFC727FFFCFF818240067FFFFFFC00F,
		ram_block1a_253.mem_init2 = 2048'h2D4BFFFFFFFFFFFFFFD2F610C67E8F243BFFFFFFFEB92576BC8A0DFC000CFFFFFFE7F25EBAB65FA780000FFFFFFE77E7FE867EBCFC000017FFFFFE587260040053C060033FFFFFF06B0D09E89CD80FC07CFFFFE704DA5C9B67AFA1FE07E7FFFF708DC2000EC87E0FF07E1FFFFF847A78083D9FC1FF07F0FFFE7FC14100583E5E1FF87F87FFFFFB2C0003A221E1FFC7F83FFF7B0460001648FA1FFEFF89FFFB8CC003334CE791FFFFFCFFFFFEC966D15AC07DBFFFF1CCFFF3BF3EE434FCB3FFF1FF0EFFFFDD89BEE18732FBFE0FF06FFFF9E95CF87B1A4FFFE0FF07CFFFBE88CDA65572FBFE07F03EFFFDF2EA8542751EFFF07F03EBFFDF94F8853B77E77F03F0,
		ram_block1a_253.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5057FFFFFFFFFFFFFFFFFFFFAA05E7FFFFFFFFFFFFFFFFFFF4FFF09FFFFFFFFFFFFFFFFFFAFFFFF93FFFFFFFFFFFFFFFFF7FFFFFF77FFFFFFFFFFFFFFFE7F101CBCDFFFFFFFFFFFFFFFEFCCE9DDFE7FFFFFFFFFFFFFF9F494CEAFFFFFFFFFFFFFFFFFFCC4217D7F1FFFFFFFFFFFFFEFAAC85F25FCFFFFFFFFFFFFFE7C1B27DF07FBFFFFFFFFFFFFCF86CC26785FBFFFFFFFFFFFFBEA6C3BB5E4F9FFFFFFFFFFFF9F3CA8965117EFFFFFFFFFFFF5C2D027E57C7EFFFFFFFFFFFFBE592005,
		ram_block1a_253.operation_mode = "rom",
		ram_block1a_253.port_a_address_clear = "none",
		ram_block1a_253.port_a_address_width = 13,
		ram_block1a_253.port_a_data_out_clear = "none",
		ram_block1a_253.port_a_data_out_clock = "clock0",
		ram_block1a_253.port_a_data_width = 1,
		ram_block1a_253.port_a_first_address = 81920,
		ram_block1a_253.port_a_first_bit_number = 13,
		ram_block1a_253.port_a_last_address = 90111,
		ram_block1a_253.port_a_logical_ram_depth = 130400,
		ram_block1a_253.port_a_logical_ram_width = 24,
		ram_block1a_253.ram_block_type = "AUTO",
		ram_block1a_253.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_254
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_254portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_254.clk0_core_clock_enable = "ena0",
		ram_block1a_254.clk0_input_clock_enable = "none",
		ram_block1a_254.clk0_output_clock_enable = "none",
		ram_block1a_254.connectivity_checking = "OFF",
		ram_block1a_254.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_254.init_file_layout = "port_a",
		ram_block1a_254.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_254.mem_init0 = 2048'hFFFE003FFC7C33FFFFFFFE21FFFFF003FFC7C63FFFFFFFF41FFFFF801FFC78CFFFFFFFFE03FFFFFC00FFCF1DFFFFFFFFC03FFFFFF80FFCE1FFFFFFFFFE03FFFFFFE07FDE3FFFFFFFFFF03FFFFFFF87FFC7BFFFFFFFFF81FFFFFFFE3FF8FFFFFFFFFFF9DFFFFFFFF9FF9FFFFFFFFFFF9FFFFFFFFFDFF3BFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFEFCBFFFFFFFFFFFFFFFFFFFFFEFC7FFFFFFFFFFFFFFFFFFFFFEF9FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFE8FFFFFFFFFFFFFFFFFFFFFFFC0DFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFC05FFFFFFFFFFFFFFFFFFFFFFC0FFF,
		ram_block1a_254.mem_init1 = 2048'hE1BFFF791DF43D527E0C0FC07E1FFFF7877D85FFE7C0C0FE07E1FFFFBC73C9AEF8FC0E0FE07E1FFFFBCFE38DE69FC070FE07E1FFFFBE16DDAC43F8070FE0FE3FFFFEF2C79FA8FF0078FE0FE3FFFFFF26F7EE1FE0038FF0FE3FFFFEF9757C07FC0038FF0FE3FFFFFBCF5EC3FE0003CFF0FE3FFFFFBE0920FFE0001CFF0FE7BFFFFBE1607FF00001CF71FE7FFFFFFF841FFC00081EF31FCFFFFFFF7C0FFE8000C0EF71FDF7FFFFF7FFFF60000E0FFE1CF9FFFFFFFFFFAB0000E0FFE3CF9FFFFFFDFFF5FC000F0FFE38FBFFFFFFCFF8FFC000F0FF279FDFFFFFFEFFFFFE000787E2F1FFFFFFFFC7F7FFF0007C7E3F19BFFFFFFE28FFFF8007E7E7E337FFFFFFE01F,
		ram_block1a_254.mem_init2 = 2048'h72D9EFFFFFFFFFFFF3CAEF652C0F9FF807FFFFFFFF7FA57DC1D83CF00005FFFFFFEFB7BDCC49BBEFC00005FFFFFF7B9E042000347C000007FFFFE7AF8588209F178000003FFFFE787019C4135F3C0000007FFFEF9F20280733E3C0000007FFFEF8FC30003F383C0000003FFFE7A781300CCEFBE0000001FFFF7BBF800026FF3C0000000FFFFF91B400061E03C00000003FFEFDEB88300FB9BC00000003FFF7CF3A0134339BC00000001FFF3CCE0016D3F03800000E00FFF7C3C0085D3DA7C00E00F00FFFBF662581DBFE7C01F00F807FFDEAA79AC8FE67001F00F83FFFDF6F319F6E02F801F80FC17FFEF3F49629DA0F000F80FC17FFEF2FDF62ADF9E080FC0F,
		ram_block1a_254.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FCFFFFFFFFFFFFFFFFFFFFFF6060FFFFFFFFFFFFFFFFFFFE9FFFD2FFFFFFFFFFFFFFFFFFD7FFFFC5FFFFFFFFFFFFFFFFF1FFFFFFC7FFFFFFFFFFFFFFFFFFFFE07E1FFFFFFFFFFFFFFFCFF0207BF8FFFFFFFFFFFFFFFDF8520A9FE7FFFFFFFFFFFFFFFF0520B4FFFFFFFFFFFFFFFFE7CBE8C363FCFFFFFFFFFFFFFEF8DB2A350FE7FFFFFFFFFFFFEF06DED9983F7FFFFFFFFFFFFDF3EDDD1B6DFBFFFFFFFFFFFFDEFEF7C19E4FEFFFFFFFFFFFFBE0C54815E43FFFFFFFFFFFFFFC593298,
		ram_block1a_254.operation_mode = "rom",
		ram_block1a_254.port_a_address_clear = "none",
		ram_block1a_254.port_a_address_width = 13,
		ram_block1a_254.port_a_data_out_clear = "none",
		ram_block1a_254.port_a_data_out_clock = "clock0",
		ram_block1a_254.port_a_data_width = 1,
		ram_block1a_254.port_a_first_address = 81920,
		ram_block1a_254.port_a_first_bit_number = 14,
		ram_block1a_254.port_a_last_address = 90111,
		ram_block1a_254.port_a_logical_ram_depth = 130400,
		ram_block1a_254.port_a_logical_ram_width = 24,
		ram_block1a_254.ram_block_type = "AUTO",
		ram_block1a_254.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_255
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_255portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_255.clk0_core_clock_enable = "ena0",
		ram_block1a_255.clk0_input_clock_enable = "none",
		ram_block1a_255.clk0_output_clock_enable = "none",
		ram_block1a_255.connectivity_checking = "OFF",
		ram_block1a_255.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_255.init_file_layout = "port_a",
		ram_block1a_255.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_255.mem_init0 = 2048'hFFFC00000383CCFFFFFFFE11FFFFE000003839DFFFFFFFE3BFFFFF8000038733FFFFFFFF7FFFFFFE000030E27FFFFFFFFFFFFFFFF000031E0FFFFFFFFFFFFFFFFFC00021C1FFFFFFFFFFFFFFFFFF0000387FFFFFFFFFFFFFFFFFFC00070FFFFFFFFFFFFFFFFFFFF00061FFFFFFFFFFFFFFFFFFFF800C7FFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFE037FFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFE06FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFF71FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_255.mem_init1 = 2048'h007FFEFE000002013E0000000003FFF7E08200003FE0000000003FFF7F8C000007FC0000000003FFFBF00012017F80000000003FFFDFE020533FF00000000003FFFDFC186017FE00000000003FFFEFD90811FFC00000000003FFFF7E8283FFF800000000003FFFF7F0213FFF000000000003FFFFBFE6DFFFC000000000007FFFFDFE9FFFF8000000800007FFFFCFFBFFFE0000000C00007FFFFEFFFFFF0000000080000FFFFFF7FFFF90000000000306FFFFFFBFFFC78000000000306FFFFFFBFFE3F8000000000705FFFFFFDFFDFFC0000000C0603FFFFFFCFF3FFE0000001C0E03FFFFFFE7E7FFF0000001C0E67FFFFFFE1CFFFF800000181CCFFFFFFFE00F,
		ram_block1a_255.mem_init2 = 2048'h0427F7FFFFFFFFFFF7F5001800007F7FFFFFFFFFFF7C5A800001C3F80003FFFFFFF7C8000000001F800003FFFFFEFC0000400043F800000FFFFFEFC002044060EFC000001FFFFEFF8000000C20FC000000FFFFEFE0000000001FC0000003FFFEFF0206004007FC0000001FFFEFD80000040007C0000000FFFEFC0000000000FC00000007FFE7E048000061FFC00000007FFF7E10100000067C00000003FFF7F00100000007C00000001FFF7F300001240FFC00000001FFFBF0000002034F800000000FFFBE0040000001F800000000FFFBF4404004019F8000000007FFDF900000800DF0000000007FFDFC010804007F0000000007FFEFC000004003F0000000,
		ram_block1a_255.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFC1F81FFFFFFFFFFFFFFFFFFFF3FFFE1FFFFFFFFFFFFFFFFFFCFFFFFE3FFFFFFFFFFFFFFFFFBFFFFFF8FFFFFFFFFFFFFFFFE7FFFFFFF3FFFFFFFFFFFFFFFDFFFDF87FCFFFFFFFFFFFFFFFBFFADF17FF3FFFFFFFFFFFFFF3FFADE03FF9FFFFFFFFFFFFFF7F407201FFEFFFFFFFFFFFFFEFF24D402FFF7FFFFFFFFFFFFDFF9210007FFBFFFFFFFFFFFFDFC12000013FDFFFFFFFFFFFFBF010000203FDFFFFFFFFFFFFBF138800203FEFFFFFFFFFFFF3FA6CC02,
		ram_block1a_255.operation_mode = "rom",
		ram_block1a_255.port_a_address_clear = "none",
		ram_block1a_255.port_a_address_width = 13,
		ram_block1a_255.port_a_data_out_clear = "none",
		ram_block1a_255.port_a_data_out_clock = "clock0",
		ram_block1a_255.port_a_data_width = 1,
		ram_block1a_255.port_a_first_address = 81920,
		ram_block1a_255.port_a_first_bit_number = 15,
		ram_block1a_255.port_a_last_address = 90111,
		ram_block1a_255.port_a_logical_ram_depth = 130400,
		ram_block1a_255.port_a_logical_ram_width = 24,
		ram_block1a_255.ram_block_type = "AUTO",
		ram_block1a_255.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_256
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_256portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_256.clk0_core_clock_enable = "ena0",
		ram_block1a_256.clk0_input_clock_enable = "none",
		ram_block1a_256.clk0_output_clock_enable = "none",
		ram_block1a_256.connectivity_checking = "OFF",
		ram_block1a_256.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_256.init_file_layout = "port_a",
		ram_block1a_256.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_256.mem_init0 = 2048'h0079C87953B9D9FDFFFF7073C7F7ED23421720BDFFFFED833FC01F80950C81471FFFFEF30EFC00DD62C75C3A2AFFFFE338E47FF7F30FABA74FCFFFFF70D247FFDBB7065A05E6FFFFFABAF8FFFFEEEA37B4FDBFFFFFAF909FFF33FBA1A99E17FFFFFF0698FFFF8DDFCEB9DDFFFFFFE1638FFFF87BEC6A7D9FFFFFFF5A71FFFF8DFE4F6FA9FFFFFF96B33FFFFC7DF964D51FFFFFF98931FFFFC3FF5EAF73FFFFFFB8BDDFFFFEDADF3EF57FFFFFF7CE1FFFFFF7782DF32FFFFFFF7FF4FFFFFF8FA65F77FFFFFFFFFFFFFFFFFEEE7D7FFFFFFFFFFFFFFCFFFFEDC4ED1FFFFFFFFFFFFFFFFFFEF51ECDFFFFFFFFFFFFFFFFFFEF9CDF7FFFFFFFFFFCFFFFFFFED9C177,
		ram_block1a_256.mem_init1 = 2048'h4D77D8906494904FDCA866FD4173BDC10FD09A3C50023D50DFA559DEAA49DC371843B8C868B40BFD818C96DDF59F6022B2E8B0BEE90866924A6101E22DB1BF01FE49760260F16F6632BC68BB5FE02F997C1D01B3F7FFC3C2BDEE9FBD93162B2FDB40CFD0B1FEEBD0A30D426341B1EA22FEA77ED7CBB99273F8F59D6DF238B3E0F48B35AB9C3803882F3587BFDF43DF86245BDCA1D95F2C3FDCBF5C10C2319F55DF31BB67EFEBD0B2E61920A4C2FE3C227FFF8F1E3C36812CAF8B57821F6FFFF333917D36B034230D02ECFF7A414C07E0CABD6289BB1FDFF71A79A9FC7678067EFCBDF6FFFFB4829E3CF346F4E4476DBFFF7C36DE7D9AFAF4E3A587DDFFFFC066,
		ram_block1a_256.mem_init2 = 2048'hB8A4E5FFFFC03FFFAFAF14F7A579CB34A9FC6B5FFB32F727BCE8425F404EFDF6FFD8B3275A47E24402F396B97FFEDBA851134696516A44C7F7FFF0C27CF5E0762E9F2F169FEFFE8191B5A55B82CC9533D77FFFF55EA3921187E73123ABA7C7F6592B2DFEB9AB64C5D8DE5E3FB441CDAAADE2E8DFC45D73E9FE84247A92DF46726913605CF758BB6525CEB98F68D98E6A1FBE38EB9EB81995F7928AECBF9B2D0D9E14622CD2CAE8AE66BA7ACE7A0F9D144F28B229BDF2D9A145CCECD005C596245B2BFDFF2A8B6114690900BBC11E6377D59AFE9360386383BB0FF7DD5DF8941C067608D0B887DEACEAD3F8C61881A7C567C12793F5ADD33007DB15AA789C4350,
		ram_block1a_256.mem_init3 = 2048'hFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF0080000007FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFF8038000007FFFFFFFFFFFFFFFC082F00007FFFFFFFFFFFFFFF067B53A70FFFFFFFFFFFFFF7D8925244FCFFFFFFFFFFFFFFDB606C022F77FFFFFFFFFFFFF777E65FD70F71FFFFFFFFFFFF0BFE3D671FDB8F9FFFFFFFFFF7A10F96C0C8DC3CFFFFFFFFFFF3118B736CE75BCFFFFFFFFFFE53A24F1DCB06FEFFFFFFFFFDF5A907C3F04825FFFFFFFFFFDE699A8CD1EEEE3FFFFFFFFFFD04D8AC0231445FFFFFFFFFFFD9989949DB90563FFFF3FFFFFD8EC1337A364DB9FFFF0EFFFFCB2D7987FDF4C5B010080FFFFC3D972CBB984756FFFCC07FFFD9C2AB29E,
		ram_block1a_256.operation_mode = "rom",
		ram_block1a_256.port_a_address_clear = "none",
		ram_block1a_256.port_a_address_width = 13,
		ram_block1a_256.port_a_data_out_clear = "none",
		ram_block1a_256.port_a_data_out_clock = "clock0",
		ram_block1a_256.port_a_data_width = 1,
		ram_block1a_256.port_a_first_address = 81920,
		ram_block1a_256.port_a_first_bit_number = 16,
		ram_block1a_256.port_a_last_address = 90111,
		ram_block1a_256.port_a_logical_ram_depth = 130400,
		ram_block1a_256.port_a_logical_ram_width = 24,
		ram_block1a_256.ram_block_type = "AUTO",
		ram_block1a_256.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_257
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_257portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_257.clk0_core_clock_enable = "ena0",
		ram_block1a_257.clk0_input_clock_enable = "none",
		ram_block1a_257.clk0_output_clock_enable = "none",
		ram_block1a_257.connectivity_checking = "OFF",
		ram_block1a_257.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_257.init_file_layout = "port_a",
		ram_block1a_257.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_257.mem_init0 = 2048'h9FFE1EBE027F1EEFFEBD77A56FFF696EEED4695FFFEFFCB617D77FD37F8C2E33FFFEBBFB5BFD03FF42C8C8A54EFFF7B0CEC4FF0BE888BAF2A7B3FF7CC1D51BF801B5C1B1A3AF3FF77ED6333FFDEEDC6062BF83FF37FFA41FFFEB39B14D8FBE3FFFF998C7EFFFF7E92DC4C3FFFFFF9909BC7FFEBEACCD3D7FFFFFF986CDC7FFF7FE3F47E7FFFFFFF9019CFFFF7FD76EB5FFFFFFFFF98F5FFFFFDE6AF2BFFFFFFFFF06FBFFFF74DB4F40FFFFFFFFFFFF7FFFE3B7957C4FFFFFFFFFCAF7FFFEF7B4FEDFFFFFFFFFFFFCEFFFFEE93A7FFFFFFFFFFFFF8B7FFFEDEC573FFFFFFFFFF1FFD7FFFEC32C05FFFFFFFFFEEFFD7FFFEDB65EDFFFFFFFFFF7B3F7FFFECC96BD,
		ram_block1a_257.mem_init1 = 2048'h0E7FEC33AD3BE34D309D5D69C89FFFE71428AFE3DD0F8E0657685FFEFFC32438E257A0A6D039B77ED4A7E21CE0050A06356478BFF54C50B1BF3EE18136381A01FEC53A9249D45AC143FBB4265FEA5E0628C67A1B064F061DB9FEF3DB725FBD1E8A7AA07196BFF083D31E873B7479C80EE213FFDE14589DEB2EAA6C8F30E43FF97A7AE3880BEC07982015434FCFCCA62BC5BBEF4E292780BCFECBFCEDA3E4F2168CC52C4DDFFF65EE8BC876CED65815017BFFDE277EABE9C174F5253A4F7FF3E0F1D05ABC9A1644A27DBFF9FB1B51BBC84C306F18BB1E7F3F7A63371C80EDF2852FD7D3FFF1C3BC662E3EDDDA485C3DEFFE7B3CFEFFAC4CF7090B3FFFF3CFA4B9,
		ram_block1a_257.mem_init2 = 2048'h62D773FFFF3FFFFFF2AA92E5E53D49C71FFF2CFFFD52FB507FAB041F08DFFC2FFFC5311F2F9D2B3C563B28B1FFFD1DE125A78ECDB74DE287BFFFE444B4E3C54A2C72AA695FFFFF3878FA219D2DB5B42D007D1FE5BEFDB4DBF6FDCEA6BFAFC8FFF46346AF3058819E8630DFCFF059686DABB9E4C178EC13D0F6D568BC3ED8BDA1D162051E0FEEA9DD37259217EF900390F5FE9057970641F4C5B01F154FCFE7DE96367108E6A702A0F2BA6A04B78884063B167E651912B7F7DC6598E7E458DB7CB059CFCD516683714B980247F7431DF5F42A8F0E0C6CD14D626B393F4E4B4BD36D28A9D853A7BC6179E561B6D67489BD6D7CF95FCBFEC74C63DA89D57F913814,
		ram_block1a_257.mem_init3 = 2048'hFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFF7000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFF7FF000FFFFFFFFFFFFFFFFFFF06D39BFFCFFDFBFFFFFFFFFBEE3ACEF29AFFAFDFFFFFFFFFFD8C51EB53F7FFFDFFFFFFFFFD125D0F5377FFE7BFFFFFFFFF5A325A07E82FDFDFFFFFFFFFEB1F0C1AB2FB54FFEFFFFFFFFE6ED0B08EBF2757DCFFFFFFFFFDEC79157D6F7CFFCFFFFFFFFFFF1CCCA876B5B7FCFFFFFFFFFEE02592BFA4FD5ECFFFFFFFFFF57DD38C7856F3FFFFFFFFFFFE30845A46E6859FFFFFFFFFFF9D29AA6AF755F7BFFFFFFFFFFD7D9097A424345BFFFFFFFFFFB627441E5F361933FF7FFFFFFFBB4A81B09F4EDD2003FFFFFE27A6C3C0,
		ram_block1a_257.operation_mode = "rom",
		ram_block1a_257.port_a_address_clear = "none",
		ram_block1a_257.port_a_address_width = 13,
		ram_block1a_257.port_a_data_out_clear = "none",
		ram_block1a_257.port_a_data_out_clock = "clock0",
		ram_block1a_257.port_a_data_width = 1,
		ram_block1a_257.port_a_first_address = 81920,
		ram_block1a_257.port_a_first_bit_number = 17,
		ram_block1a_257.port_a_last_address = 90111,
		ram_block1a_257.port_a_logical_ram_depth = 130400,
		ram_block1a_257.port_a_logical_ram_width = 24,
		ram_block1a_257.ram_block_type = "AUTO",
		ram_block1a_257.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_258
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_258portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_258.clk0_core_clock_enable = "ena0",
		ram_block1a_258.clk0_input_clock_enable = "none",
		ram_block1a_258.clk0_output_clock_enable = "none",
		ram_block1a_258.connectivity_checking = "OFF",
		ram_block1a_258.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_258.init_file_layout = "port_a",
		ram_block1a_258.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_258.mem_init0 = 2048'h7FFE96C7B88340FFFF7EF9D35FFFF64C5D1816FFFFF3C903AFEFFFDF86F7AA3BEFFF7CC93EFEFFBCE2970A6EBBFFFFC4F6EFFFF5F495D734BFDFFFFF30C5E7FFDFACB3FFC1FFFFFFFDD63BFFFFFE7DB0443DFFFFFFF8A1BFFFFDDADABDC7FDFFFFFFC021FFFFF3EB9BDEFFFFFFFFFF47DFFFFF7FB3C67FFFFFFFFFEBBFFFFFFFFC034FEFFFFFFFFF2FFFFFFF7EDD45FFFFFFFFFFF970FFFFFF4F7FBE4FFFFFFFFFC507FFFF84350F1DFFFFFFFFFEEFFFFFF07B215FFFFFFFFFFFEDFFFFFF0FF59FFFFFFFFFFFFFFF1FFFFDF364FFFFFFFFFFFFFFFCFFFFDF44BCFFFFFFFFFFFFFFEFFFFDDA53CFFFFFFFFFFF1FFEFFFFDC60AF3FFFFFFFFFF87FCFFFFDEC7743,
		ram_block1a_258.mem_init1 = 2048'hDB37FAD8AAF5193CF427B2F4F9E7FFE88687BE026F25E37CCCCFFFFCFDB8C31FD37B3E5C6989FFFFDBD0622B84EB20A2ADFB2C1FF83E4BAFE700CB10D2F92C03FF4FF143EBB274E8DA906F897FF03E914E44DC5C9864C6F58FFFA1636A721246E0057F6F42FFFAF2D472BEF1A1C6D6E4994FFF8F58EF5310E8106E2947B7FFFCFB992D0EA29393F4866CD3FFCFBC42C874F5D1350D6950FFFFC859FDF6E35611CB69A7E7FFFFEF066F5B759DF494DCDEF7FFFE7B4D9524A2E1ECFE6D4FFFFFFA6788BF5224DDFAEC39FFFE3C3A2EB2E4EC0CA790A0BFFFC3916E187C95C93C305613FFFFFCB08C2DE3F71799A9DC3FFFFFF16022173F64FF1DE6DFEFFFFFD094,
		ram_block1a_258.mem_init2 = 2048'hBD8C8DFFFFFFFFFFF697B59ABAC6AA7A2DFE93FFFE164B1C7B35D43FA0E6FDDFFFE6C67A492890EA938ABCEEFFFE070093BC653999A4A01FBFFFEF6773AA2AC83F3624979EFFFEF8AACE0DA13F6D7D36C87FFFE79547CA188A90235BF077F7FF60BA036B89A25E038988BE3FEB93931642D51C49816734FBFECF35E727E507CF6A468787EFF0D9F34A4238C9A16F9955F6BE3A3981965E7F62E1115F67EFEAA9E02B5640EAB0F52F8A1FFE6BBD150D2DE4B99BCF5EA3FFC99EBA2935DF48F9618E435DFE91298A21A7C249CABEAE1D7EE448CEBC3A3FC7A4945EB3AFFFF0C4B7C454C9D918F6C7837EF6EB7F57AA94ED43FF1C6505FFDE2E8506B047358758C7,
		ram_block1a_258.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C77FFFFFFFFFFFFFFFFFFF06FCCFD7CDFDFBFFFFFFFFFFFD99C463597FCFBFFFFFFFFFEFC6A65E07C7FFFFFFFFFFFFFA059A2136163FF3FFFFFFFFFF2D7411C391B3FF0FFFFFFFFFF37BAFAE063EEEF8FFFFFFFFFFC7645EB36C15EBCFFFFFFFFFFC57EE6EB33DC4FCFFFFFFFFFFEBEDF6C7521CE7FFFFFFFFFFFF71CB0F249C231FFFFFFFFFFFA3E8D08BC35B48FFFFFFFFFFF929957E820504C7FFFFFFFFFFDEA5811EC4A3C27FFFFFFFFFFC9B2D86705E2E7FFFFFFFFFFEFC6A0C8C749B63E1FFFFFFFFE9F23D6F4,
		ram_block1a_258.operation_mode = "rom",
		ram_block1a_258.port_a_address_clear = "none",
		ram_block1a_258.port_a_address_width = 13,
		ram_block1a_258.port_a_data_out_clear = "none",
		ram_block1a_258.port_a_data_out_clock = "clock0",
		ram_block1a_258.port_a_data_width = 1,
		ram_block1a_258.port_a_first_address = 81920,
		ram_block1a_258.port_a_first_bit_number = 18,
		ram_block1a_258.port_a_last_address = 90111,
		ram_block1a_258.port_a_logical_ram_depth = 130400,
		ram_block1a_258.port_a_logical_ram_width = 24,
		ram_block1a_258.ram_block_type = "AUTO",
		ram_block1a_258.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_259
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_259portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_259.clk0_core_clock_enable = "ena0",
		ram_block1a_259.clk0_input_clock_enable = "none",
		ram_block1a_259.clk0_output_clock_enable = "none",
		ram_block1a_259.connectivity_checking = "OFF",
		ram_block1a_259.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_259.init_file_layout = "port_a",
		ram_block1a_259.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_259.mem_init0 = 2048'hFFFC2160C1C3EFFFFFFFFCC03FFFF09700CD652FFFFFF7C10FFFFF8070018CE3FFFFFF3134FFFFFDD6207058BFFFFFFB1697FFFFFA60053907FFFFFFFC057FFFFFDE487F27FFFFFFFFD09FFFFFDF8A046A3FFFFFFFFC0FFFFFFFF8840B57FFFFFFFFE5C7FFFFFFE861DBFFFFFFFFFF497FFFFFFFB801BFFFFFFFFFFA9FFFFFFFFF0C4FFFFFFFFFFFE7FFFFFFFFE493FFFFFFFFFFF6FFFFFFFFBE863FFFFFFFFFFFFAFFFFFFFBE03FFFFFFFFFFFFD1FFFFFFFF9487FBFFFFFFFFFF3FFFFFFFF4A8FFFFFFFFFFFFFFFFFFFFFF99AFFFFFFFFFFFFFFFFFFFFFEF0EFFFFFFFFFFFFFFFFFFFFFE31173FFFFFFFFFFFFFFFFFFFE3BB43FFFFFFFFFFFFFFFFFFFE40EE3,
		ram_block1a_259.mem_init1 = 2048'h00BFFD439E6023F6B58E0822800BFFCA655E0A343FC8618028107FFE8E55827B05A1821126C703FFE3A7B35676A464D3000CA37FFEE5BAEFB2A3DC0F80164397FFBB3900CBC312A870C500707FFFEDA3BB1D1D92278800822BFF5F5DE05EE83B58EC800028FFFDEDC99E65302E6A4991032FFFEF18F6DD8259ED928008047FFFF355FA232D823C7A508207FFFF0180136B42BAD7D01160FFFFFD66CEC315908D38A23B37FFFCF3101CF4CA10194F2E2C7FFFFFB0CB1C3C3D1B4082383FFFFFF4A93B79BBC3480DDC40FFFFFFA5AF8FC182D2728A12DFFFFFCC2E9FFC1F24481092F1FFFFFF4CB3C3FC08ACC4A4B17FFFFFFC7A59EFB09329D41F5FFFFFFFF463,
		ram_block1a_259.mem_init2 = 2048'h1D87CFFFFFFFFFFFE3D51F8FEF8728200BFFFFFFFF944B3D01EE21E49CCBFFFFFFFEC75C367B9E3701C4CBFFFFFFC820BFD08D17BE189F3FFFFFEB7950DC2117DEC179FAFFFFFE74BBF1D6BD57781E8F34FFFFEBB45519D330F5C0457FABFFFE62EA6B1790DD926C6FF75FFFE298973CE06D5296A73EC4FFFE5EC9B549F5061B5417F927FFF8FBFFFDFFC7990680EE0C7FFF23E3F13252E4619C2581CBFFEB0EBED7CD7BA6B300D04F3FFF9308D28B34335BE0131E0FFFFB156B29EB0241C72C50351FFFB8970B8248E8D43220017B7FFCAC456130E452A309804C37FFEABE7BD669D9E02C00201AFFF80032A1A70F2D6010C206B3FFB34706CED86C75A18120,
		ram_block1a_259.mem_init3 = 2048'hFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFAABFFFFFFFFFFFFFFFFFFFFAA6D6DCFEFFFFFFFFFFFFFFFFD4BAF11FFBFFFFFFFFFFFFFFFAD3A6780FFFFFFFFFFFFFFFF1B302C2E5BEFFFFFFFFFFFFFFBD294D3419DFFFFFFFFFFFFFFDC19677FF4EF7FFFFFFFFFFFF585EBDAD6E9F3FFFFFFFFFFFF79F7B402A663BFFFFFFFFFFFEB6941D51ED49FFFFFFFFFFFFC971759831437FFFFFFFFFFFFFACBC2E8DE2D7FFFFFFFFFFFFC9606E7E1228ADFFFFFFFFFFF8F847107B03653FFFFFFFFFFFF8D42EEC1D09FBFFFFFFFFFFF8F35B93A,
		ram_block1a_259.operation_mode = "rom",
		ram_block1a_259.port_a_address_clear = "none",
		ram_block1a_259.port_a_address_width = 13,
		ram_block1a_259.port_a_data_out_clear = "none",
		ram_block1a_259.port_a_data_out_clock = "clock0",
		ram_block1a_259.port_a_data_width = 1,
		ram_block1a_259.port_a_first_address = 81920,
		ram_block1a_259.port_a_first_bit_number = 19,
		ram_block1a_259.port_a_last_address = 90111,
		ram_block1a_259.port_a_logical_ram_depth = 130400,
		ram_block1a_259.port_a_logical_ram_width = 24,
		ram_block1a_259.ram_block_type = "AUTO",
		ram_block1a_259.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_260
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_260portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_260.clk0_core_clock_enable = "ena0",
		ram_block1a_260.clk0_input_clock_enable = "none",
		ram_block1a_260.clk0_output_clock_enable = "none",
		ram_block1a_260.connectivity_checking = "OFF",
		ram_block1a_260.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_260.init_file_layout = "port_a",
		ram_block1a_260.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_260.mem_init0 = 2048'hFFFA803F7DBFDCFFFFFFFF35FFFFEC05FFBFBFDFFFFFFFE187FFFFA01FFF7E0BFFFFFFF96C7FFFFDC2FFFFF5FFFFFFFFAC7FFFFFEE0FFFDECFFFFFFFF805FFFFFFACFF81F9FFFFFFFF8C37FFFFFEEBFFF97FFFFFFFFF017FFFFFFBBFF72FFFFFFFFFEB2FFFFFFFF7FEC3FFFFFFFFFEC2FFFFFFFF8FE47FFFFFFFFFF53FFFFFFFFCFF9FFFFFFFFFFFDFFFFFFFFFDBF1FFFFFFFFFFFFFFFFFFFFFD7BFFFFFFFFFFFFFFFFFFFFFFE7B7FFFFFFFFFFFFFFFFFFFFFD81FFFFFFFFFFFFFFFFFFFFFFB39FFFFFFFFFFFFFFFFFFFFFF845FFFFFFFFFFFFFFFFFFFFFFE0BFFFFFFFFFFFFFFFFFFFFFFBE6FFFFFFFFFFFFFFFFFFFFFFC1DFFFFFFFFFFFFFFFFFFFFFF212FF,
		ram_block1a_260.mem_init1 = 2048'hC33FFE759AF108A82D1E1FC0FE33FFE98BE493AB9628C0FC0FE3BFFF001166356ED3860FC0FE3BFFFB4816DE020A78E2FE0FF3BFFFA00D587F4107870FE07F1BFFFC0562EE986B40307F07F1BFFFC4D1D71DB6E8C787E07F17FFFF42DD6AF7C1003C7E0FF37FFFFC6E5E6E40A0018760FE73FFFF7731B47C48003C7E1FE33FFFF908FABC360101F720FCF7FFFFF3FA2C85FC800D720EEFFFFFFFD9E90107C1C1F741DEEFFFFFF8E1C1351E0C0FF33072FFFFFFBFF05B52D0E0BF71BF3FFFFFF85E22FDC48E07FEF3F9FFFFFFF3CBFFDA18785DA73D3FFFFFFDD2DFFDC00F8FF06F2BFFFFFFC8A7FFFA00787F8FCC3FFFFFFF8EFFFF6003C6BFFE7FFFFFFFCCCF,
		ram_block1a_260.mem_init2 = 2048'h9FD903FFFFFFFFFFF83F4E68D8F20CABE3FFFFFFFE600E4E8AE629C280D5FFFFFFE57111D297090C9FFF0DFFFFFEF6993690E5E8EFFF7FBFFFFFEC4CF95EDD5C47BF3FFFDFFFFF4165BABE5E8499F03F857FFFFCEE579786D97A4E81F82BFFFFD27B573F832D60E00F81DFFFE154BEB3F29E8D3E00780DFFFEF6C6BAFF894701E00D8067FFE328C77FFEE3940E003807BFFE1BC74D2D3E3D5460000075FFE4EE15D59EA45DBE0000011FFF0A819B090FC0AAC0811D70FFF1308313F0A722803C00780FFF9730D96BE736AA02E007997FFA637C56DBD47CE00F807C2FFFC69D8AEE98910400F807C37FFD3938F6B82560201FC07C3FFFF1B92C700CAEAC81FC07,
		ram_block1a_260.mem_init3 = 2048'hFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3DE3FFFFFFFFFFFFFFFFFFFF1422FBFFFFFFFFFFFFFFFFFFF3851C3FFFFFFFFFFFFFFFFFFB5058783FFFFFFFFFFFFFFFFE11FF32077FFFFFFFFFFFFFFFD560CE163FFFFFFFFFFFFFFFFB3B54936027FFFFFFFFFFFFFF973A4C138E3FFFFFFFFFFFFFFF5DC143BD80FFFFFFFFFFFFFFF8BDDCE67A4FFFFFFFFFFFFFC0B56752F0B27FFFFFFFFFFFFF93F4E7A88997FFFFFFFFFFFF9688654D445CDFFFFFFFFFFFFA7D4DF22871D2FFFFFFFFFFFF14BCF6CE43A277FFFFFFFFFFF036D6767,
		ram_block1a_260.operation_mode = "rom",
		ram_block1a_260.port_a_address_clear = "none",
		ram_block1a_260.port_a_address_width = 13,
		ram_block1a_260.port_a_data_out_clear = "none",
		ram_block1a_260.port_a_data_out_clock = "clock0",
		ram_block1a_260.port_a_data_width = 1,
		ram_block1a_260.port_a_first_address = 81920,
		ram_block1a_260.port_a_first_bit_number = 20,
		ram_block1a_260.port_a_last_address = 90111,
		ram_block1a_260.port_a_logical_ram_depth = 130400,
		ram_block1a_260.port_a_logical_ram_width = 24,
		ram_block1a_260.ram_block_type = "AUTO",
		ram_block1a_260.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_261
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_261portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_261.clk0_core_clock_enable = "ena0",
		ram_block1a_261.clk0_input_clock_enable = "none",
		ram_block1a_261.clk0_output_clock_enable = "none",
		ram_block1a_261.connectivity_checking = "OFF",
		ram_block1a_261.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_261.init_file_layout = "port_a",
		ram_block1a_261.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_261.mem_init0 = 2048'hFFFD803FFFBDAEFFFFFFFFA1FFFFE407FFFFBFBFFFFFFFE5AFFFFF201FFFFE67FFFFFFFA0AFFFFFFC3FFF7EFFFFFFFFFE06FFFFFFE0FFFEFEFFFFFFFFC82FFFFFFFC7FEDFDFFFFFFFFF84FFFFFFFEFFFFBFFFFFFFFFEC6FFFFFFFFBFFF77FFFFFFFFF4BFFFFFFFE5FF4FFFFFFFFFFF01FFFFFFFFBFE5FFFFFFFFFFFB7FFFFFFFFCFF77FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFDFD7FFFFFFFFFFFFFFFFFFFFFDFA7FFFFFFFFFFFFFFFFFFFFFC7DFFFFFFFFFFFFFFFFFFFFFFF82FFFFFFFFFFFFFFFFFFFFFFD03FFFFFFFFFFFFFFFFFFFFFF9E9FFFFFFFFFFFFFFFFFFFFFFE1DFFFFFFFFFFFFFFFFFFFFFF80DFFFFFFFFFFFFFFFFFFFFFF807FF,
		ram_block1a_261.mem_init1 = 2048'hE1FFFF41C29B1DEEE48A0FC07E1BFFE0489A3857E428C0FE07E1FFFF4042BB41DC848E0FE07E1FFFF72B75BF3C805872FE07E1FFFFA005139F9403870FE0FE3FFFFE12A6D7F9024878FE0FE3FFFFDC21167970C8C38FF0FE3FFFFF42F252880D0038FF0FE3FFFFFC4B1AC2806003CFF0FE3BFFFFB220230000001CFF0FE7FFFFFF1055A0398001DFB1FE7BFFFFC087E0063C881FF71FCF7FFFFFC2180317C0C0EF31EDF7FFFFE400013B1E0E0FF61E7F7FFFFFF0000730F0E0FFE3BF1FFFFFFE0021FF878F0FFEBFFEFFFFFFC00D7FD818F0FFE72FDFFFFFFEC27FFFC00787E6FF9FFFFFFFE4AFFFE6007C7FFEFFBFFFFFFC047FFFD007E7DBFFC7FFFFFFF80F,
		ram_block1a_261.mem_init2 = 2048'h714A07FFFFFFFFFFF023B618C67C80B3E7FFFFFFFE452F7AB88A2C017F36FFFFFFEC324EBBB617A8FFFFFDFFFFFE41E7EEAF6ABC09FFFFD7FFFFFC1062610640149F3FFF1FFFFE416B0D09F4984FF03F877FFFE4A0925CFB63547E01F833FFFE428760C00AC503E00F81BFFFF054FA38093D182E00780EFFFEC1C14100583842E007807FFFF05BEC800343A03E0038073FFF810762D0884C87E0010071FFF40CC029336CE0DE0000031FFF84C962205EC048C0011633FFF1253EA034FFB0A02E00F10FFF71C9BEF5C7020E03F00F997FFA0918B93BDA08201F00F81FFFC014C5A05D770801F80FC17FFE02DA052275B1E00F80FC13FFE094FCC933643400FC0F,
		ram_block1a_261.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FB7FFFFFFFFFFFFFFFFFFFFBDFB3FFFFFFFFFFFFFFFFFFFE8801B2FFFFFFFFFFFFFFFFFF950007F3FFFFFFFFFFFFFFFFF900002087FFFFFFFFFFFFFFFFD10CFDC31FFFFFFFFFFFFFFFC019A0EA007FFFFFFFFFFFFFFF04300A90E7FFFFFFFFFFFFFF711030BC80FFFFFFFFFFFFFFE72389DFA2067FFFFFFFFFFFFE840F779C0827FFFFFFFFFFFFE88F8E4378411FFFFFFFFFFFF902683FBFE50FFFFFFFFFFFFF80B8E88E11081FFFFFFFFFFFF3031036ED78467FFFFFFFFFFF81752005,
		ram_block1a_261.operation_mode = "rom",
		ram_block1a_261.port_a_address_clear = "none",
		ram_block1a_261.port_a_address_width = 13,
		ram_block1a_261.port_a_data_out_clear = "none",
		ram_block1a_261.port_a_data_out_clock = "clock0",
		ram_block1a_261.port_a_data_width = 1,
		ram_block1a_261.port_a_first_address = 81920,
		ram_block1a_261.port_a_first_bit_number = 21,
		ram_block1a_261.port_a_last_address = 90111,
		ram_block1a_261.port_a_logical_ram_depth = 130400,
		ram_block1a_261.port_a_logical_ram_width = 24,
		ram_block1a_261.ram_block_type = "AUTO",
		ram_block1a_261.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_262
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_262portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_262.clk0_core_clock_enable = "ena0",
		ram_block1a_262.clk0_input_clock_enable = "none",
		ram_block1a_262.clk0_output_clock_enable = "none",
		ram_block1a_262.connectivity_checking = "OFF",
		ram_block1a_262.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_262.init_file_layout = "port_a",
		ram_block1a_262.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_262.mem_init0 = 2048'hFFFE7FFFFC3C22FFFFFFFE10FFFFE3FBFFC7863FFFFFFFF23FFFFFDFFFFC7957FFFFFFFD43FFFFFC3DFFC70DFFFFFFFFF03FFFFFF9FFFCE1EFFFFFFFFF01FFFFFFE3FFCC3DFFFFFFFFE01FFFFFFF97FFC3BFFFFFFFFF83FFFFFFFE7FF87FFFFFFFFFF07FFFFFFFFBFF2FFFFFFFFFFFFBFFFFFFFF9FE9BFFFFFFFFFFCFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFCFFDFFFFFFFFFFFFFFFFFFFFFEFCBFFFFFFFFFFFFFFFFFFFFFEF87FFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFC7CFFFFFFFFFFFFFFFFFFFFFFC7BFFFFFFFFFFFFFFFFFFFFFFE15FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFE04FFFFFFFFFFFFFFFFFFFFFF80DFF,
		ram_block1a_262.mem_init1 = 2048'hFFBFFE391DE4F5525A7DFFFFFFFBFFF797FDC5FFC3E7FFFFFFFFFFFFFC73C9AEFC787FFFFFFFFFFFF8CFEB93E69F87FDFFFFFFFFFF9E16DDBF43F87FFFFFFFFFFFFCE2C75D38FD37FFFFFFFFFFFFE327E5FF0F273FFFFFFFFFFFFFBBB53E87F0FFFFFFFFFFFFFFF78F4CC1FE1FFFFFFFFFFBFFFF8C2920FFA7FFFFFFFFFFBFFFF8E1705FC87FFFEF3FFFFFFFFFFF061FFA037FFEFBFFFFFFFFFEBC07FD883FFFFFBFEFF7FFFFF3FFFE50E1FFFFF7FD79FFFFFF0FFFAB8F0FFFFFFF8F5FFFFFFFFFD5FC787FFFFF78FBFFFFFFCFF5FFE7E7FFFF3F4FDFFFFFFE3DBFFE3FFFFFEBF19FFFFFFFC357FFF1FFFFFE3E19FFFFFFFE24FFFF8FFFFFC3E317FFFFFFE01F,
		ram_block1a_262.mem_init2 = 2048'h62D9EFFFFFFFFFFFF3EBEF6D2C0F9F7C1FFFFFFFFF3BAF75C5D81CF0000DFFFFFFE3B7BDCC49FBE7000007FFFFFFBB9E0420103474000007FFFFEBAF858820DF1300C0001FFFFE397019C4075F300FC078FFFFE33F28280737B381FE07C3FFFE3AFEB0003B3D3C1FF07E3FFFE7F701700CCEFBC1FF87F1FFFFBBBF800026FF3C1FF87F8FFFFF917400065F83C1FFC7F83FFE7DE8883007BDB81FFEFF8BFFF3CF3A0334139B01FFFFFCFFFF3CCE04C6D7F0313FFEEFCCFFF6C9C04C5D3EA75FDFFFFEFFFF8F6625819BFE71FDFFFFE6FFFFEAA79AC83E671FFFFFFFFFFF9F7B319F6603FBFFFFFFFFFFFCF3E49649DA2E1FFFFFFFFFFFCF2FDB26ADE9D3FFFFFF,
		ram_block1a_262.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB06FFFFFFFFFFFFFFFFFFFFFE3FC17FFFFFFFFFFFFFFFFFFE27FE20FFFFFFFFFFFFFFFFFFC2FFF825FFFFFFFFFFFFFFFFF8FFFFDF47FFFFFFFFFFFFFFFE2FF3013D1FFFFFFFFFFFFFFFDFE12059F8FFFFFFFFFFFFFFFAF8720E8F07FFFFFFFFFFFFFF8E1531F47F1FFFFFFFFFFFFFE0CAE94361FAFFFFFFFFFFFFFE78DF7A7507C3FFFFFFFFFFFFD70FDC9D983E3FFFFFFFFFFFFCF3EDD91B6CF5FFFFFFFFFFFFFE7EB7D1DE47FFFFFFFFFFFFF8E1C54915E038FFFFFFFFFFFFFD7D3298,
		ram_block1a_262.operation_mode = "rom",
		ram_block1a_262.port_a_address_clear = "none",
		ram_block1a_262.port_a_address_width = 13,
		ram_block1a_262.port_a_data_out_clear = "none",
		ram_block1a_262.port_a_data_out_clock = "clock0",
		ram_block1a_262.port_a_data_width = 1,
		ram_block1a_262.port_a_first_address = 81920,
		ram_block1a_262.port_a_first_bit_number = 22,
		ram_block1a_262.port_a_last_address = 90111,
		ram_block1a_262.port_a_logical_ram_depth = 130400,
		ram_block1a_262.port_a_logical_ram_width = 24,
		ram_block1a_262.ram_block_type = "AUTO",
		ram_block1a_262.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_263
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[10]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_263portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_263.clk0_core_clock_enable = "ena0",
		ram_block1a_263.clk0_input_clock_enable = "none",
		ram_block1a_263.clk0_output_clock_enable = "none",
		ram_block1a_263.connectivity_checking = "OFF",
		ram_block1a_263.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_263.init_file_layout = "port_a",
		ram_block1a_263.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_263.mem_init0 = 2048'hFFFC000003C3DDFFFFFFFE01FFFFF000003879DFFFFFFFE01FFFFF80000387BBFFFFFFFE01FFFFFE000038F27FFFFFFFC01FFFFFF000031E1FFFFFFFFE03FFFFFFC00033C3FFFFFFFFF03FFFFFFF00003C7FFFFFFFFF01FFFFFFFC00078FFFFFFFFFF81FFFFFFFF000F1FFFFFFFFFF87FFFFFFFFC01E7FFFFFFFFFFFFFFFFFFFFC008FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFE037FFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE06FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE05FFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFC03FF,
		ram_block1a_263.mem_init1 = 2048'h007FFEFE000002013E0000000007FFF7E00200003FC0000000003FFF3F8C000003FC0000000003FFFBF00000017F80000000003FFFDFE020403FF00000000003FFFDFC182007FE00000000003FFFEFD80800FFC00000000003FFFE7C02817FF800000000003FFFF3F0213FFF000000000007FFFFBFC6DFFFC000000000007FFFFDFE8FFFF0000000C00007FFFFCFF9FFFC0000000C00007FFFFE7FFFFE00000000C0100FFFFFF7FFFF80000000080386FFFFFFBFFFC7800000000070EFFFFFF9FFE3F8000000000705FFFFFFDFF8FFC0000000C0F03FFFFFFCFF3FFE0000001C0E63FFFFFFE7E7FFF0000001C1E67FFFFFFE18FFFF8000003C1CEFFFFFFFE00F,
		ram_block1a_263.mem_init2 = 2048'h0427F7FFFFFFFFFFF7D4001000007F7FFFFFFFFFFF7C50800001C3F80003FFFFFFF7C8000000001F800003FFFFFE7C0000400043F800000FFFFFE7C002044020EFC000003FFFFEFE8000000820FC000000FFFFEFC0000000000FC0000007FFFEFD0006004402FC0000001FFFEF880000040007C0000000FFFE7C0000000000FC00000007FFE7E0080000207FC00000007FFF7E10100000027C00000003FFF7F00100000007C00000001FFF7F300011200FFC00000001FFFBF2000002014F800000000FFFBE0040000001F800000000FFF9F4404004019F8000000007FFDF800000800CF0000000007FFDFC010804005F0000000007FFEFC000004013E0000000,
		ram_block1a_263.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFF1FFFC1FFFFFFFFFFFFFFFFFFCFFFFFC3FFFFFFFFFFFFFFFFF3FFFFFF8FFFFFFFFFFFFFFFFE7FFFFEFE3FFFFFFFFFFFFFFFCFFEDF87FCFFFFFFFFFFFFFFF9FF8DF17FF3FFFFFFFFFFFFFF3FEACE03FF9FFFFFFFFFFFFFF7F406201FFCFFFFFFFFFFFFFEFF208402FFF7FFFFFFFFFFFFCFF0210007FFBFFFFFFFFFFFFDFC12000013F9FFFFFFFFFFFF9F010000203FCFFFFFFFFFFFFBF038800207FEFFFFFFFFFFFF3E82CC02,
		ram_block1a_263.operation_mode = "rom",
		ram_block1a_263.port_a_address_clear = "none",
		ram_block1a_263.port_a_address_width = 13,
		ram_block1a_263.port_a_data_out_clear = "none",
		ram_block1a_263.port_a_data_out_clock = "clock0",
		ram_block1a_263.port_a_data_width = 1,
		ram_block1a_263.port_a_first_address = 81920,
		ram_block1a_263.port_a_first_bit_number = 23,
		ram_block1a_263.port_a_last_address = 90111,
		ram_block1a_263.port_a_logical_ram_depth = 130400,
		ram_block1a_263.port_a_logical_ram_width = 24,
		ram_block1a_263.ram_block_type = "AUTO",
		ram_block1a_263.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_264
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_264portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_264.clk0_core_clock_enable = "ena0",
		ram_block1a_264.clk0_input_clock_enable = "none",
		ram_block1a_264.clk0_output_clock_enable = "none",
		ram_block1a_264.connectivity_checking = "OFF",
		ram_block1a_264.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_264.init_file_layout = "port_a",
		ram_block1a_264.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_264.mem_init0 = 2048'hFE97E7FFFFFFFFFD7FF7FFE42DFFFDFFFFFFFFFFE257FFCEC0A7FF3FFFFFFFFFFFFFFFFE60131FEFFFFFFFFFFFFFFFFFF600807BFFFFFFFFFFFFFFFFFE7E0ACFFFFFFFFFFFFFFFFFFFFB704FBDFFFFFFFFFFFFFFFFFFF8027BDFFFFFFFFFFFFFFFFFF1F427BBFFFFFFFFFFFFFFFFFF8F60E33FFFFFFFFFFFFFFFFFFEF416B3FFFFFFFFFFFFFFFFFFFFCC8FBFFFFFFFFFFFFFFFFFFF7F4FF7FFFFFFFFFFFFFFFFFFFEF6FF3FFFFFFFFFFFFFFFFFFFD7DDF7FFFFFFFFFFFFFFFFFFFF5FCEBFFFFFFFFFFFFFFFFFFFFE7FEFFFFFFFFFFFFFFFFFFFFFDDFE7FFFFFFFFFFFFFFFFFFFFFB3E7FFFFFFFFFFFFFFFFFFFFFF7D7FFFFFFFFFFFFFFFFFFFFFFC6FFFFFFFFF,
		ram_block1a_264.mem_init1 = 2048'hFFFFF47BA37FF816FFA0000FFFFFFF85EEC0FE2ED7FE60E2EFFFFFE791FFFFDA073E140C977FFFF7FFB1FFFB8019FCE0E177FFFEFCF8BF7FF0008F20009F7FFFE647FF8BF60005E80004F7FFFECFFE7EFF27066FC0F037FFFFCDFF67AFF3122A60178277FFFCDFEEFFFE8F062FC1F86EFFFFEFFFF7FFE1000D7E7902DFFFFDEFFF27DE600007D11A59FFFFCCFFE5FDE00A0178F9C9DFFFFEE7E73F37A0E02FCCF437FFFFEF1DFFFD7C17C67ED4E73FFFFF3B1FEF7F009A2E7713EFFFFFF7FFF87C3B08ECFBE97FFFFFFFCBFBE657B88DD9DFFE3FFFFFFFDFAFFC7C3FEBFF1FB7FFFFF4CDFBDF08EBE673F099FFFFFC8D3C7FF04F996FBFFA7FFFFFFF9F6FFF02,
		ram_block1a_264.mem_init2 = 2048'hF000CF51CEC73FFFFFF87EFFFC0007FC400FF7FFFFFF7E42FF980017B0003B3FFFFFFFA0A3FE1FF3FA0481BBFFFFFE76495FFC30CB20D00B7FFFFFEEE000F70FFBFA1382A3FFFFFEC8006744009BF0CD06FFFFFFCF80007600023B3C5467FFFFF9B1FE13403007CB47AD7FFFFFBB466CF30C80FEA7A7DFFFFFFFF1FECB91FC0BF29B3BFFFFFFD8800E7F16D1F781071FFFFFFBF0003BD9C766BEB5F7FFFFFF9D0380BC947BF7FFFB7FFFFFFD809817E0E93FFFFF9FFFFFFFD913017F03BBFE67FFFFFFFFFFB86E33F80A7FBC1F7FFFFFFFCC9C52FFEC9FEF6877FFFFFFFEDD456FFFFFFD00031FFFFFFFD62ECAFFFFFFA0019FFFFFFFFFF591DFE67FFC000DAF,
		ram_block1a_264.mem_init3 = 2048'hBFFFFFFFEA23FD30669B00601DFFFFFFFC0ED7FB3F5DF03F1B7FFFFFFD88063870061E9640B3FFFFFFB0001F840013D4C7873FFFFFF32000FB00009E3E407FFFFFFFEC1F08F00003F37F0CFFFFFFFFD8422F0760BFB4C9FFFFFFFEFEBF58D07D819D82F9FFFFFFE68802FEC239F4F25EFFFFFFFD4E0009E2E3A79FFFDFFFFFFFF640004F36647FFFF4FFFFFFFFF81607F8FEEFF87E7FFFFFFFF782303FDA77FDCCF7FFFFFFFE6C3F4AFF077FCF3FBFFFFFFFEB65189FFFFFFA87BAFFFFFFFFB11159FFFFBF4009FFFFFFFFF1BD33BF87F5E8006D7FFFFFFFFDEF47D36F5A000177FFFFFFFDEA05F972BB93CF0E7FFFFFFF3F8C3FF445F2D00CB7FFFFFFE7FFFF,
		ram_block1a_264.operation_mode = "rom",
		ram_block1a_264.port_a_address_clear = "none",
		ram_block1a_264.port_a_address_width = 13,
		ram_block1a_264.port_a_data_out_clear = "none",
		ram_block1a_264.port_a_data_out_clock = "clock0",
		ram_block1a_264.port_a_data_width = 1,
		ram_block1a_264.port_a_first_address = 90112,
		ram_block1a_264.port_a_first_bit_number = 0,
		ram_block1a_264.port_a_last_address = 98303,
		ram_block1a_264.port_a_logical_ram_depth = 130400,
		ram_block1a_264.port_a_logical_ram_width = 24,
		ram_block1a_264.ram_block_type = "AUTO",
		ram_block1a_264.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_265
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_265portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_265.clk0_core_clock_enable = "ena0",
		ram_block1a_265.clk0_input_clock_enable = "none",
		ram_block1a_265.clk0_output_clock_enable = "none",
		ram_block1a_265.connectivity_checking = "OFF",
		ram_block1a_265.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_265.init_file_layout = "port_a",
		ram_block1a_265.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_265.mem_init0 = 2048'h00F027FFFFFFFFFE0003FC1BCA0008FFFFFFFFFFED16FFD0BE8801FFFFFFFFFFFFC7DFFE0BEEE02FFFFFFFFFFFFFFFFFE1FF7E87FFFFFFFFFFFFFFFFFF05F4F07FFFFFFFFFFFFFFFFFF8CFBF07FFFFFFFFFFFFFFFFFFC3FE705FFFFFFFFFFFFFFFFFF80BC745FFFFFFFFFFFFFFFFFFA01EBC1FFFFFFFFFFFFFFFFFFD02EBC3FFFFFFFFFFFFFFFFFFF04370BFFFFFFFFFFFFFFFFFFF406587FFFFFFFFFFFFFFFFFFF80B403FFFFFFFFFFFFFFFFFFFC82703FFFFFFFFFFFFFFFFFFFF4040BFFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFFFFFFFFF200FFFFFFFFFFFFFFFFFFFFFFD81FFFFFFFFFFFFFFFFFFFFFFE09FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFF,
		ram_block1a_265.mem_init1 = 2048'hFFFFFA7C33D8021200BFFFC0FFFFFD33808400C90007801B2FFFFFE02C800009FE00E36070FFFFF800B20000FFE8107FEA07FFFF0482A2005FFF418FFF997FFFE05A3E9003FFFF17FFFE97FFFF07B0FF80D801C17F0FD0FFFFC2FE07C00204C70BE6FF07FFFD1FF8FC005FFF189EE3A3FFFFF1FF0FC00BFFFD899FF82FFFFD2FF9F020BFFFE85BF903FFFFC1FF020403F4FE839FA43FFFFE8BF000A8BE07C819F587FFFFE02C000687D73D00FDA07FFFFFC12020983DF99186720FFFFFFC00081E84DFB2100F00FFFFFFD00220AC27F843B000DFFFFFFF00FF1B010F187D8037FFFFE0741FC1F5022B03F09DFFFFFEB183FF1FB01EE0BFE97FFFFFF0000FF1FE,
		ram_block1a_265.mem_init2 = 2048'h11FF8021FE1C7FFFFFFC0000007FFC0CFFFD4FFFFFFF8086001FFFF0BFFFFCBFFFFFF0063805E00F0DF87FC3FFFFFF077AC030F8381F13E0BFFFFFD01FF8021FF840E35F83FFFFFE03FFA007FFDC6EFEC97FFFFFA07FFF82FFFFC2CFCB17FFFFFA2E01F05FCFF814FC007FFFFFA48A83C7F33EC0CF820FFFFFFE36FE042E75E8065B81FFFFFF833FFF06F7CF0034F0FFFFFFFC5FFFF00EFDE080CC0BFFFFFFC5FC7E816FD90000007FFFFFFA2F27E808784000007FFFFFFFE5EB5EC067D400600FFFFFFFFA2FFEE80380000941FFFFFFFFA36FFD80084007910BFFFFFFFC1AFF80000001DFA05FFFFFFFC087F20000003FFF83FFFFFFFF845880060001FFFE0F,
		ram_block1a_265.mem_init3 = 2048'h5FFFFFFC0B82024241C0FDBF43FFFFFFA0AEC019FE0227BDE87FFFFFF41FFE017FFDE267FE0FFFFFFFC1FFF00FFFF0167E50BFFFFFE8FFFFA2FFFF00EFCB07FFFFFF07E0F837F1F8063D217FFFFFF9A0E1C0FEEF203E581FFFFFFE8C1F5107BE64019A81FFFFFFE09FFE00F3E64203C07FFFFFFD0BFFF80DBF4000003FFFFFFFF17FFFA013FB000000FFFFFFFE93F0FA031D200000FFFFFFFFF07D97B0009C01020BFFFFFFFE8F9FBE00550054487FFFFFFFF839FB60000005FD81FFFFFFFF06BFFC000000FFF81FFFFFFFFC2BF00000002FFFF17FFFFFFFC0CFF0182040FFFE17FFFFFFFD064E0034804C00D07FFFFFFF202680F7F8030B6207FFFFFFF00000,
		ram_block1a_265.operation_mode = "rom",
		ram_block1a_265.port_a_address_clear = "none",
		ram_block1a_265.port_a_address_width = 13,
		ram_block1a_265.port_a_data_out_clear = "none",
		ram_block1a_265.port_a_data_out_clock = "clock0",
		ram_block1a_265.port_a_data_width = 1,
		ram_block1a_265.port_a_first_address = 90112,
		ram_block1a_265.port_a_first_bit_number = 1,
		ram_block1a_265.port_a_last_address = 98303,
		ram_block1a_265.port_a_logical_ram_depth = 130400,
		ram_block1a_265.port_a_logical_ram_width = 24,
		ram_block1a_265.ram_block_type = "AUTO",
		ram_block1a_265.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_266
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_266portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_266.clk0_core_clock_enable = "ena0",
		ram_block1a_266.clk0_input_clock_enable = "none",
		ram_block1a_266.clk0_output_clock_enable = "none",
		ram_block1a_266.connectivity_checking = "OFF",
		ram_block1a_266.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_266.init_file_layout = "port_a",
		ram_block1a_266.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_266.mem_init0 = 2048'hFF0FF7FFFFFFFFFCFFE3FFE803FFF6FFFFFFFFFFEEE3FFCE807FFD7FFFFFFFFFFF97FFFEE008BF9FFFFFFFFFFFFFFFFFE74061F9FFFFFFFFFFFFFFFFFE700707BFFFFFFFFFFFFFFFFFEFE01079FFFFFFFFFFFFFFFFFF390287BFFFFFFFFFFFFFFFFFF3D8087BFFFFFFFFFFFFFFFFFF9E4047BFFFFFFFFFFFFFFFFFFEF2087FFFFFFFFFFFFFFFFFFFEFE86F3FFFFFFFFFFFFFFFFFFF3EA6F3FFFFFFFFFFFFFFFFFFFBF9D7BFFFFFFFFFFFFFFFFFFFF7E6F3FFFFFFFFFFFFFFFFFFFF7FDF3FFFFFFFFFFFFFFFFFFFFCFFF7FFFFFFFFFFFFFFFFFFFFF1FEFFFFFFFFFFFFFFFFFFFFFFAFE7FFFFFFFFFFFFFFFFFFFFFE36FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFF,
		ram_block1a_266.mem_init1 = 2048'hFFFFFAB3D177FCF1FF1FFFBEFFFFFFFF9F03FF100FF3FFF8CFFFFFEFC47FFFE9FD7F3D0BFEFFFFFBFF19FFFD7FEBEA7FEDFFFFFFF87EA6FFAFFF1E0FFF87FFFFEF2BDEB7FBFFFAEBFFFD7FFFFDF7EF7EFF5FFFCE3F9FFF7FFFDFFF7F9FF3D0BDF7EC7FEFFFFDDFFE7DFF3FFE479CFFADFFFFDDFEE7BFFBFFF977DF3FFFFFFCEFEF8FFFBFFFD7CFFBDDFFFFDEFFFDFEF7F9FC7E7FB7BFFFFF73EFFFFFBF47E7FDF3FDFFFFFFC9FFF6F5F7BDFFBEAF7FFFFF7C3FDF579FFFEF7A11FFFFFFFBFFF0F4BBDFD3F7F0FDFFFFFFE7FFFE8BEDFE7E8FFF5FFFFFFE3F0EF81F6F7FDDBFE7FFFFEC7BEBFE87F60BF7F193FFFFFC707DFFF81FD85E7FE77FFFFFFFFFEFFF82,
		ram_block1a_266.mem_init2 = 2048'hE1FF1FDFFFE33FFFFFF9FFFFFF7FFAF1FFFF37FFFFFF1F01FFDFFFDF7FFFF37FFFFFF3D607FAFFFE73FFFE33FFFFFFFC78FF9F83E79FB7FFFFFFFFFF1FF5FB9FE63AFBBFF7FFFFFCE3FF8FCFFFFB9F7DF67FFFFFFC7FFC7CFFFF3E6FD9EFFFFFF9CFFFF7BFFFEBFAFF5FFFFFFFBAF93EBDFD7FBFEFF9DFFFFFF99FFFEBAF3BEFFC41F9FFFFFFF93FFFBBF79C7FD32F7FFFFFFFDFFFF3D6FCEFFF03EFFFFFFFFDFFFEBFAFCCFFFFFDFFFFFFFD8F93E3FAF81FFFFFDFFFFFFFFAFDDF3FF353FF9FFBFFFFFFFFFE7DFFFDA4FFCF3FFFFFFFFFFCFFDE7FF03FF70EFBFFFFFFFFF7FDCFFFFFFF1F97FFFFFFFFFFB7DBFFFFFFE7FE39FFFFFFFE7FF8BFF9FFFAFFF1DF,
		ram_block1a_266.mem_init3 = 2048'hDFFFFFFFF041FC7E7F7DFB1F79FFFFFFFECE4FDE7F35E73AEBBFFFFFFBD7FD7DFFFEDDF7CFFBFFFFFF78FFEBDFFFF9F3FEF77FFFFFEF1FFF1EFFFF1F97CDEFFFFFFF77FFF9F7C7F5FF7CBF7FFFFFEE3FFF9D7FFF9FEE8BCFFFFFFF673FC8FF3CEFFE827FFFFFFFFE7FFF4E3FE73BFC3F3FFFFFFEEFFFFEFD7E77FFFFDFFFFFFFEFFFFFAFA3EFFFFFFDFFFFFFFE73EBF8FF5D7FFFFF3FFFFFFFE6BCDFEFE19BFE31FBFFFFFFFF73FF7BFF9CFF8C67DFFFFFFFEF1FF39FFFFFF2FDBEFFFFFFFF3EDF6FFFFFFE3FF1CFFFFFFFFFF1FEFFFFFFD7FF8E7FFFFFFFFFAE7FE01FFCFFFDF7FFFFFFFCF1FDFCB87F8FFFD77FFFFFFF3FCA7F07DBF9F7BE7FFFFFFFE3FFFF,
		ram_block1a_266.operation_mode = "rom",
		ram_block1a_266.port_a_address_clear = "none",
		ram_block1a_266.port_a_address_width = 13,
		ram_block1a_266.port_a_data_out_clear = "none",
		ram_block1a_266.port_a_data_out_clock = "clock0",
		ram_block1a_266.port_a_data_width = 1,
		ram_block1a_266.port_a_first_address = 90112,
		ram_block1a_266.port_a_first_bit_number = 2,
		ram_block1a_266.port_a_last_address = 98303,
		ram_block1a_266.port_a_logical_ram_depth = 130400,
		ram_block1a_266.port_a_logical_ram_width = 24,
		ram_block1a_266.ram_block_type = "AUTO",
		ram_block1a_266.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_267
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_267portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_267.clk0_core_clock_enable = "ena0",
		ram_block1a_267.clk0_input_clock_enable = "none",
		ram_block1a_267.clk0_output_clock_enable = "none",
		ram_block1a_267.connectivity_checking = "OFF",
		ram_block1a_267.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_267.init_file_layout = "port_a",
		ram_block1a_267.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_267.mem_init0 = 2048'h00002FFFFFFFFFFF0003FC08080003FFFFFFFFFFEA077FC180E0007FFFFFFFFFFF867FFE180F800FFFFFFFFFFFFFFFFFF0C03F83FFFFFFFFFFFFFFFFFE8805F83FFFFFFFFFFFFFFFFFF8601F83FFFFFFFFFFFFFFFFFFC502F83FFFFFFFFFFFFFFFFFF8380F81FFFFFFFFFFFFFFFFFFC140F81FFFFFFFFFFFFFFFFFFD0E0F83FFFFFFFFFFFFFFFFFFF818383FFFFFFFFFFFFFFFFFFFC1A587FFFFFFFFFFFFFFFFFFFC06D0BFFFFFFFFFFFFFFFFFFFF0170FFFFFFFFFFFFFFFFFFFFE00307FFFFFFFFFFFFFFFFFFFF90007FFFFFFFFFFFFFFFFFFFFE4007FFFFFFFFFFFFFFFFFFFFFE817FFFFFFFFFFFFFFFFFFFFFF117FFFFFFFFFFFFFFFFFFFFFFEAFFFFFFFFF,
		ram_block1a_267.mem_init1 = 2048'hFFFFFA741F900060005FFF82FFFFFC84A00000302003FFFA1FFFFFA014000009FD003CF3F07FFFF4000400007FE00AFFFC07FFFE0003EE002FFF002FFFD07FFFE0FA0FC003FFFA03FFFD07FFFC07B0FF801FFFE03FFFC07FFFD3FE1F9007CF3C03F6FF07FFFF3FE0FC0037FF409FFF80FFFFF2FF068001FFFC05CF383FFFFF2FE1F0003FFFD06FFB40FFFFC07E800203FFFD025F2C1FFFFE07E00070FF1FD012F587FFFFF029000A05E77F00E740BFFFFFC1E000501DFB8102E01FFFFFFE000504C0CFF23C0003FFFFFFC002610824FEC3C0005FFFFFFF001E0861AF983C0023FFFFE4680FC086014303F461FFFFFD20817C180017403FE0FFFFFFC0004FC182,
		ram_block1a_267.mem_init2 = 2048'h09FF401BFF68FFFFFFFF0000007FF804FFFD0BFFFFFF8000000FFFC07FFFF0BFFFFFF80AE002FFFE05FFFE0BFFFFFE8678401F83E01FB7E07FFFFFF05FF003BFF602F3FE87FFFFFC0BFF800FFFD02E79C07FFFFFA17FFC02FFFF836FF917FFFFFE0FFFF01FFFE812FD41FFFFFFA0F83E87F87E80D7C03FFFFFFC1DFF680F77E805B681FFFFFFC3BFFD00E79C0018607FFFFFFC5FFFF806FFE000000FFFFFFFC7FFFE812FFA000003FFFFFFF82FC7E009F8400000DFFFFFFFE0F77E805F40000013FFFFFFFC3FFFE801E80006017FFFFFFFE067CD000000030C03FFFFFFFD127CA00000019F805FFFFFFFD09FF600000027FE83FFFFFFFF06F000000002FFF01F,
		ram_block1a_267.mem_init3 = 2048'h1FFFFFFF0318017E7F00FDBF41FFFFFF80CE200EFFB027FFE03FFFFFF417FC01BFFEC173CE0FFFFFFF40FFE00FFFF81BFED03FFFFFE81FFF42FFFF4097EB07FFFFFF87FFFC37E3F404BD21FFFFFFE83FFFA17A5F4038F02FFFFFFF077F9A07FCE400BE07FFFFFFE0DFFF4033FE840000FFFFFFFE0FFFFC097ED000001FFFFFFFE1FFFFA00FFB000000FFFFFFFF13F1F8033FE00000BFFFFFFFF0BE6FA0045800000FFFFFFFFE83FE7E001C0004001FFFFFFFE819F700000006FD82FFFFFFFF049F240000003FF40FFFFFFFFC25F580000017FF807FFFFFFFA19FD0000000FFFC17FFFFFFFC028401F8002FFFD07FFFFFFFA00E0007D803F03E07FFFFFFE00000,
		ram_block1a_267.operation_mode = "rom",
		ram_block1a_267.port_a_address_clear = "none",
		ram_block1a_267.port_a_address_width = 13,
		ram_block1a_267.port_a_data_out_clear = "none",
		ram_block1a_267.port_a_data_out_clock = "clock0",
		ram_block1a_267.port_a_data_width = 1,
		ram_block1a_267.port_a_first_address = 90112,
		ram_block1a_267.port_a_first_bit_number = 3,
		ram_block1a_267.port_a_last_address = 98303,
		ram_block1a_267.port_a_logical_ram_depth = 130400,
		ram_block1a_267.port_a_logical_ram_width = 24,
		ram_block1a_267.ram_block_type = "AUTO",
		ram_block1a_267.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_268
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_268portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_268.clk0_core_clock_enable = "ena0",
		ram_block1a_268.clk0_input_clock_enable = "none",
		ram_block1a_268.clk0_output_clock_enable = "none",
		ram_block1a_268.connectivity_checking = "OFF",
		ram_block1a_268.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_268.init_file_layout = "port_a",
		ram_block1a_268.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_268.mem_init0 = 2048'h000037FFFFFFFFFE000BFD08080005FFFFFFFFFFE6047FD0806001FFFFFFFFFFFFE9BFFF000F802FFFFFFFFFFFFFFFFFF0C03F87FFFFFFFFFFFFFFFFFE8007F87FFFFFFFFFFFFFFFFFF0601F87FFFFFFFFFFFFFFFFFFC303F87FFFFFFFFFFFFFFFFFFC080F85FFFFFFFFFFFFFFFFFFA0C0787FFFFFFFFFFFFFFFFFFD060F87FFFFFFFFFFFFFFFFFFE808383FFFFFFFFFFFFFFFFFFF40A787FFFFFFFFFFFFFFFFFFFE02D0BFFFFFFFFFFFFFFFFFFFC0020BFFFFFFFFFFFFFFFFFFFF4010FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFEC00FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFEF0FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFF,
		ram_block1a_268.mem_init1 = 2048'hFFFFFEF417D0000000200043FFFFFD79A000002F800000061FFFFF801D000006030043FC117FFFFC004C0001801005FFF217FFFF8000FE00100080EFFFE1FFFFF0FE1FC00000040BFFFC1FFFFF17B1FE80600000BFFFC17FFFD2FF1FD0003FC203FFFF17FFFD2FF8F8004FFFB0DEFF81FFFFD2FE8F0007FFFF01FF782FFFFD2FF970003FFFD04FFF42FFFFD17F840203FFFD037FE41FFFFF0FF00070FFDFC013F581FFFFF857000305FFFF009780FFFFFF41E000501EFFA1020017FFFFFE00040C02FFB6340002FFFFFFF003F00826FEC1E0003FFFFFFF805F0801BF485F8033FFFFFAE003D08601DD03FFFDFFFFFC3F80FF18001040FFF9FFFFFFD0006FF183,
		ram_block1a_268.mem_init2 = 2048'h0600C027FF90BFFFFFFB000000800603FFFE8FFFFFFF4000000000203FFFF8FFFFFFF8094001000001FFFE8BFFFFFE8787C0007C101FFFE0FFFFFFC02008007FF980FB7F8BFFFFFE0400403FFFE80FFBD07FFFFF81800302FFFF827FFB1FFFFFFE1000001FFFE81BFF40FFFFFFA307C107FFFE009FA82FFFFFFC03FF980FF7E807F781FFFFFF80BFFE00FFFC0017A01FFFFFF87FFFF0077DE0000007FFFFFF87FFFE01B7D80000037FFFFFF80FFFE00D7E0000009FFFFFFFA2FFBE007F40000017FFFFFFFA3F7FF8016C0000017FFFFFFFC177FC00000002F40BFFFFFFFF137FA0000001E0703FFFFFFFE097F6000000280181FFFFFFFF85FD00000003000C2F,
		ram_block1a_268.mem_init3 = 2048'h5FFFFFFD011001818080FFFF45FFFFFFA0318001FFCC37BFE07FFFFFF01803007FFF407FDE0BFFFFFF4100181FFFF813FFD0BFFFFFF0600082FFFF00DFF907FFFFFF80000027FFF404FD207FFFFFE8C000417CBF0024E03FFFFFFF00FFE607BFEC008205FFFFFFF03FFF803FFE000000BFFFFFFF07FFFC0DFED0000007FFFFFFF1FFFF802BFB000004FFFFFFFF1BFFF8035FA00000BFFFFFFFF0BE9F80050800000BFFFFFFFF83FFFE001C0013A05FFFFFFFE01DF7400000010201FFFFFFFF86FFE4000000C00C0FFFFFFFF035F48000000800617FFFFFFFA1AEF0000001000217FFFFFFFC02EC008200300030FFFFFFFF600E001820000FC10BFFFFFFE80000,
		ram_block1a_268.operation_mode = "rom",
		ram_block1a_268.port_a_address_clear = "none",
		ram_block1a_268.port_a_address_width = 13,
		ram_block1a_268.port_a_data_out_clear = "none",
		ram_block1a_268.port_a_data_out_clock = "clock0",
		ram_block1a_268.port_a_data_width = 1,
		ram_block1a_268.port_a_first_address = 90112,
		ram_block1a_268.port_a_first_bit_number = 4,
		ram_block1a_268.port_a_last_address = 98303,
		ram_block1a_268.port_a_logical_ram_depth = 130400,
		ram_block1a_268.port_a_logical_ram_width = 24,
		ram_block1a_268.ram_block_type = "AUTO",
		ram_block1a_268.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_269
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_269portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_269.clk0_core_clock_enable = "ena0",
		ram_block1a_269.clk0_input_clock_enable = "none",
		ram_block1a_269.clk0_output_clock_enable = "none",
		ram_block1a_269.connectivity_checking = "OFF",
		ram_block1a_269.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_269.init_file_layout = "port_a",
		ram_block1a_269.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_269.mem_init0 = 2048'h00003FFFFFFFFFFD000FFD07F80005FFFFFFFFFFFE067FF07FE001BFFFFFFFFFFFEF1FFF0FF7801FFFFFFFFFFFFFFFFFE0BFFF87FFFFFFFFFFFFFFFFFF87FBF85FFFFFFFFFFFFFFFFFF85FFF85FFFFFFFFFFFFFFFFFFC2FDF85FFFFFFFFFFFFFFFFFFC17FF87FFFFFFFFFFFFFFFFFFE0BFF87FFFFFFFFFFFFFFFFFFF05F787FFFFFFFFFFFFFFFFFFE817F83FFFFFFFFFFFFFFFFFFF40DB83FFFFFFFFFFFFFFFFFFFA0330BFFFFFFFFFFFFFFFFFFFD0050FFFFFFFFFFFFFFFFFFFFE4010BFFFFFFFFFFFFFFFFFFFFB000FFFFFFFFFFFFFFFFFFFFFEC007FFFFFFFFFFFFFFFFFFFFFB817FFFFFFFFFFFFFFFFFFFFFEF17FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF,
		ram_block1a_269.mem_init1 = 2048'hFFFFFA7C10100000003FFFC3FFFFFCFCE000001FC007FFFC1FFFFFE01D000007FE007FFFF1FFFFF4006C0000FFF807FFFE17FFFE8002BE001FFFC06FFFE1FFFFF0CE1E7003FFFC03FFFC1FFFFF1FD1FF803FFFE03FFFC17FFFD3FE1FD007FFFE03F9FF1FFFFF3FF87C007FFFE0DEFFA1FFFFF3FE878007FFFE01FFF83FFFFD3FF9B0003FFFC06FFF02FFFFD17F840203FFFC037FEC1FFFFF0FF00050FFBFC01BFC85FFFFE84F000501FF7F00B8C0FFFFFF41E000201EFF81020017FFFFFE00040B80FFB6340002FFFFFFD003B0F037FEC3A0007FFFFFFF007D07C12F585F8033FFFFFEF80FD07A033D03FBFFFFFFFF3F817F17E01040FFEF7FFFFFF0007FF17D,
		ram_block1a_269.mem_init2 = 2048'h07FF803FFFF0FFFFFFFF000000FFFC03FFFF0BFFFFFFC000001FFFE03FFFF0BFFFFFF8078001FFFF01FFFE0FFFFFFF85FF403FFFF01FFFE0FFFFFFD07FFC03FFFF02FFFF8FFFFFFC0FFFE03FFFF00F7FC07FFFFFE0FFFE02FFFF037FFB17FFFFFA1FFFF01FFFE01BFF41FFFFFFE1FFFF07FFFE00DFA82FFFFFFC3FFFF02FFFE805F681FFFFFFC3BFFF80FFFD0010207FFFFFFC7FFFF817FDE000000BFFFFFFC7FFFE81BFD8000003FFFFFFF82FFFE80DFE000000DFFFFFFFE0FBBE005FD0000017FFFFFFFE3F7FF80110000001FFFFFFFFE077FC00000001F80BFFFFFFFF1B7F800000017FE05FFFFFFFF0D7F20000003FFF01FFFFFFFE85B900000001FFF82F,
		ram_block1a_269.mem_init3 = 2048'h5FFFFFFD00E000FFFF80FE7F47FFFFFFA07FC01FFFF837BFE87FFFFFFC0FFE01FFFF807FFE0FFFFFFFC3FFF01FFFFC1BFFC0BFFFFFF83FFF82FFFF40DFFB07FFFFFE87FFFC37FFF006FF617FFFFFF87FFFC07DBF002F303FFFFFFF0FFFFC07BFEC008205FFFFFFF0FFFFE0BBEE000000BFFFFFFF0FFFFE0DBFC000001FFFFFFFF1FFFFA02FF9000004FFFFFFFF1BFFFA025DA00000BFFFFFFFE03E5F80036800000FFFFFFFFE83FFFE001C000FC05FFFFFFFF85DFF00000003FF02FFFFFFFF06DFEC0000007FF80FFFFFFFF437F58000000FFFC17FFFFFFFE12FD0000001FFFE1FFFFFFFFC01B4007C001FFFE0FFFFFFFF200E003FF003FFFF0BFFFFFFF80000,
		ram_block1a_269.operation_mode = "rom",
		ram_block1a_269.port_a_address_clear = "none",
		ram_block1a_269.port_a_address_width = 13,
		ram_block1a_269.port_a_data_out_clear = "none",
		ram_block1a_269.port_a_data_out_clock = "clock0",
		ram_block1a_269.port_a_data_width = 1,
		ram_block1a_269.port_a_first_address = 90112,
		ram_block1a_269.port_a_first_bit_number = 5,
		ram_block1a_269.port_a_last_address = 98303,
		ram_block1a_269.port_a_logical_ram_depth = 130400,
		ram_block1a_269.port_a_logical_ram_width = 24,
		ram_block1a_269.ram_block_type = "AUTO",
		ram_block1a_269.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_270
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_270portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_270.clk0_core_clock_enable = "ena0",
		ram_block1a_270.clk0_input_clock_enable = "none",
		ram_block1a_270.clk0_output_clock_enable = "none",
		ram_block1a_270.connectivity_checking = "OFF",
		ram_block1a_270.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_270.init_file_layout = "port_a",
		ram_block1a_270.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_270.mem_init0 = 2048'hFFFFCFFFFFFFFFFEFFF7FEF007FFFBFFFFFFFFFFE1F9FFEF001FFE3FFFFFFFFFFFB0BFFEF0007FEFFFFFFFFFFFFFFFFFFF00007BFFFFFFFFFFFFFFFFFE780007BFFFFFFFFFFFFFFFFFF780007BFFFFFFFFFFFFFFFFFFBC0007BFFFFFFFFFFFFFFFFFFBE0007BFFFFFFFFFFFFFFFFFF9F0007BFFFFFFFFFFFFFFFFFFEF8007BFFFFFFFFFFFFFFFFFFF7E007FFFFFFFFFFFFFFFFFFFFBF007FFFFFFFFFFFFFFFFFFFFDFC0F3FFFFFFFFFFFFFFFFFFFCFF8F3FFFFFFFFFFFFFFFFFFFFBFEF7FFFFFFFFFFFFFFFFFFFF8FFF7FFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFF87E7FFFFFFFFFFFFFFFFFFFFFF8EFFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFF,
		ram_block1a_270.mem_init1 = 2048'hFFFFFDFBEFEFFFFFFFFFFFFDFFFFFF02DFFFFFFFFFFFFFFFEFFFFFDFE0FFFFFFFFFFFFFFEEFFFFFBFF93FFFFFFFFFFFFFFEFFFFE7FFD81FFFFFFFFEFFFFE7FFFEF31EF7FFFFFFFFBFFFDE7FFFCE7EE7F7FFFFFFFBFFFDEFFFFCDFFEFEFFFFFFFFBF9FEEFFFFECFE7F3FFFFFFFF5EFFBEFFFFECFF7F7FFFFFFFFDFFFBDFFFFCDFE6CFFFBFFFDFAFFF7DFFFFEEFF7BFDFBFFFDFD7FEBFFFFFEF3EFFF8F7F9FDFEAF57BFFFFE7A2FFF8FDFF7EFF76FF7FFFFFBE1FFF8FDFFFBEFDFFEFFFFFF9FFFBF07EFFB5DBFFFDFFFFFFEFFC2F07D7FEBDDFFFBFFFFFFEFFAEF03EAFD79C7FCFFFFFE3F7F7EF01FF6EFFF402FFFFFEC07EFCE01FEFBF7FF0FFFFFFCFFF9FCE00,
		ram_block1a_270.mem_init2 = 2048'hFFFFFFFFFFFF3FFFFFFCFFFFFFFFFFFFFFFFF3FFFFFFBFFFFFFFFFFFFFFFFF3FFFFFF7FFFFFFFFFFFDFFFEF3FFFFFF7BFFBFFFFFFFDFFFEF3FFFFFEFFFFFFFFFFFFEFFFF77FFFFFFFFFFFFFFFFFFEFFFDFFFFFFFDFFFFFFEFFFFFD7FFAE7FFFFF9FFFFFFDFFFEFEBFF7EFFFFFFDFFFFFFBFFFEFF57EFCFFFFFFBFFFFFFEFBFE7FBBF7FFFFFFFBFBFFFFEF7FDFFEFDFBFFFFFFBBFFFFFF7FDFFFFFFF7FFFFFFBBFFFEFEBFDBFFFFFCFFFFFFFFEFFFEFF57E7FFFFF1FFFFFFFDEFBBEFFBBDFFFFFE7FFFFFFF9DF7FF7FEFFFFFFFEFFFFFFFFDF7FDDFFFFFFFFFFF3FFFFFFFEEBFDBFFFFFFEFFFFBFFFFFFFEF57F5FFFFFFDFFFFFFFFFFFFE7BB9FFFFFFFFFFFFDF,
		ram_block1a_270.mem_init3 = 2048'hBFFFFFFEFFFFFFFFFFFEFE7F3BFFFFFF9FFFFFFFFFFFD7BFEFBFFFFFFBFFFFFFFFFFFF7FFEF7FFFFFFBFFFFFFFFFFFEBFFDF7FFFFFF7FFFFFCFFFF7F5FFAFFFFFFFE7FFFFFD7FFF7FABD5EFFFFFFF7FFFFFF7DFF7FDDBFDFFFFFFEFFFFFFF7BFEBFF7DFBFFFFFFEFFFFFFFBFEEFFFFFF7FFFFFFEFFFFFFF5FEDFFFFFEFFFFFFFEEFFFFBFEBFAFFFFFBFFFFFFFEEBFFFBFD7DDFFFFF7FFFFFFFFFBEFFBFFF77FFFFF7FFFFFFFE7BFFFDFFE3FFFFFF9FFFFFFFF7DFF77FFFFFFFFFFDFFFFFFFFFAFF6BFFFFFFFFFFFFFFFFFFFBD5F57FFFFFFFFFFEFFFFFFFFDEBEEFFFFFFFFFFFEFFFFFFFFFFFBBFFFFFFFFFFFF7FFFFFFFDFF1FFFFFFFFFFFFF7FFFFFFF7FFFF,
		ram_block1a_270.operation_mode = "rom",
		ram_block1a_270.port_a_address_clear = "none",
		ram_block1a_270.port_a_address_width = 13,
		ram_block1a_270.port_a_data_out_clear = "none",
		ram_block1a_270.port_a_data_out_clock = "clock0",
		ram_block1a_270.port_a_data_width = 1,
		ram_block1a_270.port_a_first_address = 90112,
		ram_block1a_270.port_a_first_bit_number = 6,
		ram_block1a_270.port_a_last_address = 98303,
		ram_block1a_270.port_a_logical_ram_depth = 130400,
		ram_block1a_270.port_a_logical_ram_width = 24,
		ram_block1a_270.ram_block_type = "AUTO",
		ram_block1a_270.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_271
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_271portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_271.clk0_core_clock_enable = "ena0",
		ram_block1a_271.clk0_input_clock_enable = "none",
		ram_block1a_271.clk0_output_clock_enable = "none",
		ram_block1a_271.connectivity_checking = "OFF",
		ram_block1a_271.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_271.init_file_layout = "port_a",
		ram_block1a_271.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_271.mem_init0 = 2048'h00000FFFFFFFFFFE0003FE00000001FFFFFFFFFFF000FFE00000007FFFFFFFFFFFC07FFE0000001FFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFF,
		ram_block1a_271.mem_init1 = 2048'hFFFFFFF00000000000000000FFFFFE0180000000000000000FFFFF80060000000000000000FFFFF00030000000000000000FFFFF0001C000000000100000FFFFE0000F800000000400020FFFFE0FC0FE00000000400020FFFFE0FE07C00000000406000FFFFC1FF0780000000021F040FFFFC1FF0600000000021F840FFFFE0FF0400040002011F881FFFFE0FE0000040002009F901FFFFE07E0000000602005FA03FFFFF01C0000020F80000F003FFFFF0000000021F840000007FFFFF8000000011FC8000000FFFFFFC000600009F90180001FFFFFFF001E00005FA03E0007FFFFF1F807E00000F003F801FFFFFE0000FE000000007FFFFFFFFFE0001FE000,
		ram_block1a_271.mem_init2 = 2048'h0000000000007FFFFFFC000000000000000007FFFFFF8000000000000000007FFFFFF0000000000002000107FFFFFE0000000000002000107FFFFFE0000000000001078007FFFFFC00000000000010FC207FFFFFC00000010000008FC40FFFFFFC00000020001004FC80FFFFFF800000000001002FD01FFFFFF8000000107810007801FFFFFF804000010FC20000003FFFFFF800000008FE00000007FFFFFF800001004FE4000000FFFFFFF810001002FD8000003FFFFFFF8107C10007A000000FFFFFFFFC00FC0000000000007FFFFFFFC08FE2000000000007FFFFFFFC04FE4000000000003FFFFFFFE02FC8000000000001FFFFFFFF007E0000000000001F,
		ram_block1a_271.mem_init3 = 2048'h3FFFFFFC000000000001018083FFFFFFC00000000000087C103FFFFFF800000000000087E103FFFFFF000000000000047E207FFFFFF000000100008027E407FFFFFF000000080008017E80FFFFFFE000000083C08003C00FFFFFFE000000087E10000001FFFFFFE000000047F10000003FFFFFFE000000027F20000007FFFFFFE000004017E4000001FFFFFFFE04000400BE0000007FFFFFFFE041E0400080000003FFFFFFFF041F0000000000003FFFFFFFF023F8800000000001FFFFFFFF013F9000000000000FFFFFFFF80BFA000000000000FFFFFFFF805F00000000000007FFFFFFFC00400000000000007FFFFFFF800000000000000007FFFFFFE00000,
		ram_block1a_271.operation_mode = "rom",
		ram_block1a_271.port_a_address_clear = "none",
		ram_block1a_271.port_a_address_width = 13,
		ram_block1a_271.port_a_data_out_clear = "none",
		ram_block1a_271.port_a_data_out_clock = "clock0",
		ram_block1a_271.port_a_data_width = 1,
		ram_block1a_271.port_a_first_address = 90112,
		ram_block1a_271.port_a_first_bit_number = 7,
		ram_block1a_271.port_a_last_address = 98303,
		ram_block1a_271.port_a_logical_ram_depth = 130400,
		ram_block1a_271.port_a_logical_ram_width = 24,
		ram_block1a_271.ram_block_type = "AUTO",
		ram_block1a_271.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_272
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_272portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_272.clk0_core_clock_enable = "ena0",
		ram_block1a_272.clk0_input_clock_enable = "none",
		ram_block1a_272.clk0_output_clock_enable = "none",
		ram_block1a_272.connectivity_checking = "OFF",
		ram_block1a_272.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_272.init_file_layout = "port_a",
		ram_block1a_272.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_272.mem_init0 = 2048'h619817FFFFFFFFFF800FFC103F0003FFFFFFFFFFEFAA7FF381E201BFFFFFFFFFFFC03FFE84151C0FFFFFFFFFFFFFFFFFE8001F67FFFFFFFFFFFFFFFFFE9608EE3FFFFFFFFFFFFFFFFFF4A06F81FFFFFFFFFFFFFFFFFF8203FC3FFFFFFFFFFFFFFFFFF2402727FFFFFFFFFFFFFFFFFFF2C0F6FFFFFFFFFFFFFFFFFFFD1B17ABFFFFFFFFFFFFFFFFFFF08C407FFFFFFFFFFFFFFFFFFF80400FFFFFFFFFFFFFFFFFFFFB11F0FFFFFFFFFFFFFFFFFFFFE847CFFFFFFFFFFFFFFFFFFFFFA0257FFFFFFFFFFFFFFFFFFFFD839FFFFFFFFFFFFFFFFFFFFFD201FFFFFFFFFFFFFFFFFFFFFF8C1FFFFFFFFFFFFFFFFFFFFFFE237FFFFFFFFFFFFFFFFFFFFFFE8FFFFFFFFF,
		ram_block1a_272.mem_init1 = 2048'hFFFFF3F46A98069600E00073FFFFFD7FD1BB00DF280060E11FFFFFD8650000000341540C80FFFFF8008E0000801A10E0E28FFFFE0307E080500001A000B87FFFF9800E240800051000068FFFFF2F80FF00A706010090297FFFD2FE979001172A94128287FFFF2FE9F4015B0608A2E441FFFFD0FE0F4015000C8A69853FFFFC0FF95841200010611AA7FFFFE37F1E08140C0004799A3FFFFF1BE8C094C0982827FE49FFFFE8C60016001F0281C138BFFFFFC4E010B8C09A6187EE1FFFFFF000079563188D101980FFFFFFCC04398A798CE7A001FFFFFFFE201E2832FF3C7CE053FFFFFDC203F00D842E8FFF06FFFFFC71C37C38487F603FE5FFFFFFC060AFE381,
		ram_block1a_272.mem_init2 = 2048'h1000D0F1CEDCBFFFFFFB81000300050E400FCFFFFFFF818700400028D0003CBFFFFFF07C7C051FF00A0481C3FFFFFE8903200C30DCE06414BFFFFFC1A00D090FFBC70320DBFFFFFF200048E800DC724F317FFFFFD380028C0003032C649FFFFFFE71FE14E030002A47B27FFFFFC4466D4E09C0C1BF9A3FFFFFF801FECC11BA1C082145FFFFFFA0800F0706F0084C88BFFFFFF810003031441941860FFFFFFFE40381C39C510800047FFFFFFA50FC1016FB4000005FFFFFFFA011E14083C001F80FFFFFFFF850EC040409806260FFFFFFFFF09C62801B201AFB07FFFFFFFF15C650000002C020FFFFFFFFC93EDF000000480103FFFFFFFF8F57A01F8001000A4F,
		ram_block1a_272.mem_init3 = 2048'h5FFFFFFC1852033166A505E025FFFFFFC260B0033F52383F14BFFFFFF658020170066396414FFFFFFF4B001404001818C7A87FFFFFFCA000E00000411E6687FFFFFF181F0028200409BCD2FFFFFFE158427106C0E0608E1FFFFFFF02BF5B283D8A63DB87FFFFFFF888029186394B0E613FFFFFFC8E000C12E338600027FFFFFFE9800050CA7C00000BFFFFFFFF1C160604BE200781BFFFFFFFF801287024B403330BFFFFFFFF907FC100B1804B487FFFFFFFEC83148000000F0284FFFFFFFFCB1186000041C00C0FFFFFFFFA733F40380A280052FFFFFFFF82AF483870A6000387FFFFFFFC13A4050A8473CF19FFFFFFFFC05340D02202C80CCFFFFFFFF80000,
		ram_block1a_272.operation_mode = "rom",
		ram_block1a_272.port_a_address_clear = "none",
		ram_block1a_272.port_a_address_width = 13,
		ram_block1a_272.port_a_data_out_clear = "none",
		ram_block1a_272.port_a_data_out_clock = "clock0",
		ram_block1a_272.port_a_data_width = 1,
		ram_block1a_272.port_a_first_address = 90112,
		ram_block1a_272.port_a_first_bit_number = 8,
		ram_block1a_272.port_a_last_address = 98303,
		ram_block1a_272.port_a_logical_ram_depth = 130400,
		ram_block1a_272.port_a_logical_ram_width = 24,
		ram_block1a_272.ram_block_type = "AUTO",
		ram_block1a_272.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_273
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_273portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_273.clk0_core_clock_enable = "ena0",
		ram_block1a_273.clk0_input_clock_enable = "none",
		ram_block1a_273.clk0_output_clock_enable = "none",
		ram_block1a_273.connectivity_checking = "OFF",
		ram_block1a_273.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_273.init_file_layout = "port_a",
		ram_block1a_273.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_273.mem_init0 = 2048'h61F837FFFFFFFFFE800FFE3030000AFFFFFFFFFFF0BE7FC30012013FFFFFFFFFFF879FFE8411CC3FFFFFFFFFFFFFFFFFE880F8A3FFFFFFFFFFFFFFFFFE9808F67FFFFFFFFFFFFFFFFFFC205FE7FFFFFFFFFFFFFFFFFF40007A5FFFFFFFFFFFFFFFFFFA703761FFFFFFFFFFFFFFFFFF9381B2DFFFFFFFFFFFFFFFFFFC1F12ABFFFFFFFFFFFFFFFFFFE0C0BCFFFFFFFFFFFFFFFFFFFFC3D10BFFFFFFFFFFFFFFFFFFF91454FFFFFFFFFFFFFFFFFFFFC05E0FFFFFFFFFFFFFFFFFFFFFE0EDBFFFFFFFFFFFFFFFFFFFF8829FFFFFFFFFFFFFFFFFFFFFE0017FFFFFFFFFFFFFFFFFFFFF940FFFFFFFFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFF,
		ram_block1a_273.mem_init1 = 2048'hFFFFFE78644807EE00800031FFFFFE48D1C700F018087FE33FFFFFB84E80001801C19C9F90FFFFF0008C000200061B801487FFFE07848280600021B00069FFFFF9EA3F640C00031C000197FFFC2FF0FE8087FE31C0F0287FFFF0FE9FD00DFF389C120087FFFE2FE97401B000C843E812FFFFE0FE06C01400008A5FC51FFFFF3FE9687100002815FA85FFFFC27E18089C0F0385DF121FFFFF97F8C03C01203827FE4DFFFFF0F2001FCA37408146C8BFFFFF05C03174A0FA70047217FFFFFC000F90A70FC1001F80FFFFFFF40679C04AFF2590013FFFFFFE20FF28D25FB45F6073FFFFFA7E1FC20F8CC88FF79AFFFFFEC140FD18604EA0BFF37FFFFFD0608FD182,
		ram_block1a_273.mem_init2 = 2048'h100030DE01E4BFFFFFFF81000300010B0003C3FFFFFF81FF00700008A000147FFFFFF0709C061FF08E0781C7FFFFFE8E00604F07CC8090147FFFFFF1C0030DE006C217805BFFFFFD380018F4003472FD387FFFFFB200008F0001C0AFD287FFFFF861FE1CE030142EFD527FFFFFE4757CCA0F01413FDE3FFFFFFE4901EC4178040A0245FFFFFFA6C0014507B38863587FFFFFFC400004187E09C1FE03FFFFFFA2038002CFC70800047FFFFFF820840C127E6000001FFFFFFFC51BC1C0978C01F807FFFFFFFE50FD0406368074E17FFFFFFF938FE3801CE01A0F0FFFFFFFFF0CFE6000000300089FFFFFFFC967D90000006000C3FFFFFFFE8BFC601F800600025F,
		ram_block1a_273.mem_init3 = 2048'h3FFFFFFC1F06023CBE27050023FFFFFFE3C0503601F2003E00FFFFFFFE7000838002E393D143FFFFFF8E000420000205FEA0BFFFFFE48000210000A17FE487FFFFFE181F0600320E09FF937FFFFFF91F1E138410A050F20FFFFFFF93E0A9287C8A633C87FFFFFFF9E001D0C7E9C90FE17FFFFFFD94000110FEB060001FFFFFFFF880000093FC00000AFFFFFFFF800103045E8007813FFFFFFFE942A0503B4403FF03FFFFFFFE1C3E4500DB8060181FFFFFFFFC67F0E000000A00C5FFFFFFFFCA1F9200004180021FFFFFFFFE5FFA40380A3000137FFFFFFFC26E083FF0E600019FFFFFFFFD1F7206CB8443FF19FFFFFFFF606AC0C00E06EC9CCFFFFFFFE80000,
		ram_block1a_273.operation_mode = "rom",
		ram_block1a_273.port_a_address_clear = "none",
		ram_block1a_273.port_a_address_width = 13,
		ram_block1a_273.port_a_data_out_clear = "none",
		ram_block1a_273.port_a_data_out_clock = "clock0",
		ram_block1a_273.port_a_data_width = 1,
		ram_block1a_273.port_a_first_address = 90112,
		ram_block1a_273.port_a_first_bit_number = 9,
		ram_block1a_273.port_a_last_address = 98303,
		ram_block1a_273.port_a_logical_ram_depth = 130400,
		ram_block1a_273.port_a_logical_ram_width = 24,
		ram_block1a_273.ram_block_type = "AUTO",
		ram_block1a_273.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_274
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_274portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_274.clk0_core_clock_enable = "ena0",
		ram_block1a_274.clk0_input_clock_enable = "none",
		ram_block1a_274.clk0_output_clock_enable = "none",
		ram_block1a_274.connectivity_checking = "OFF",
		ram_block1a_274.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_274.init_file_layout = "port_a",
		ram_block1a_274.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_274.mem_init0 = 2048'h61F817FFFFFFFFFD8013FE203D000AFFFFFFFFFFE1B47FD381EE02BFFFFFFFFFFFE83FFF881EFC7FFFFFFFFFFFFFFFFFF180D225FFFFFFFFFFFFFFFFFF1C0CE27FFFFFFFFFFFFFFFFFE4C04F65FFFFFFFFFFFFFFFFFFC002767FFFFFFFFFFFFFFFFFF67037E7FFFFFFFFFFFFFFFFFFB3813EBFFFFFFFFFFFFFFFFFFD1A1EEBFFFFFFFFFFFFFFFFFFF080CCBFFFFFFFFFFFFFFFFFFF430507FFFFFFFFFFFFFFFFFFFD1F00BFFFFFFFFFFFFFFFFFFFE87FC3FFFFFFFFFFFFFFFFFFFF20BDBFFFFFFFFFFFFFFFFFFFFB839FFFFFFFFFFFFFFFFFFFFFEE007FFFFFFFFFFFFFFFFFFFFFD417FFFFFFFFFFFFFFFFFFFFFE4BFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFF,
		ram_block1a_274.mem_init1 = 2048'hFFFFFABC7558078E00BFFFF0FFFFFE48B1FF00EF980B801F2FFFFF887D800017FFC1E19471FFFFF400EA0003FFF615FFFA8FFFFE048499805FFFA17FFFC8FFFFE9742E2C0FFFFD1FFFFE8FFFFE27D07F00F801D1FF6FE8FFFFD0FE1FB00A2F869FF77F9FFFFC0FE0F201CFFEB8FEF3D2FFFFE2FF1E4013FFFB8FBF7D1FFFFD0FF038417FFFE85BFDE7FFFFC37E1A0B1FF6FE879FF65FFFFF9BF8C094BEBFE835F7CBFFFFF0E4001B4FCF7D81A4183FFFFF870031B0FDF9F0879E17FFFFFC00088467FFDF081F82FFFFFFFC0479067EF964F0019FFFFFFFE0EF28734FAC3C205BFFFFE87E13E30F8DDF87F16EFFFFFDCFC2FC287079E1FFEF7FFFFFC0608FC283,
		ram_block1a_274.mem_init2 = 2048'h17FFF0E1FE147FFFFFF9810003FFFF08FFFC4BFFFFFF61FF006FFFE89FFFECFFFFFFFC7B5C05E00E8BF87FCBFFFFFE8FFFE050843CFF5BF47FFFFFE1BFFB0E7FE145E31ED7FFFFFE37FFD8D7FFCC5C7AF9FFFFFFD3FFFF8FFFFEC2DFEF9FFFFFFA7E01ECFFCFFC3DFCB2FFFFFF878C434DF2BFC1EF9E1FFFFFFE56FE1C5EF9FC0E68C3FFFFFFA5FFFE45F78F887338BFFFFFF85FFFFC3FFCF941FE17FFFFFFA5FC7FC3F7CD080006FFFFFFFA5F6FFC1FFDA000003FFFFFFF85E17F40C32C01F803FFFFFFFC6E7CEC07D78070E07FFFFFFFD3E7DE801FE01BF703FFFFFFFF1E7DD0000003FFF8BFFFFFFFE9E7CB0000006FFFC7FFFFFFFF8DD5601F8007FFFE7F,
		ram_block1a_274.mem_init3 = 2048'h1FFFFFFC1D1603C3C1A7FCDFE5FFFFFFC33F90287ECE3F38F4FFFFFFFE7FFF827FFC62EFFF47FFFFFF8FFFFC2FFFF2167F78FFFFFFE4FFFFA3FFFFA1EFFD97FFFFFE9FE0FA3FF9FA0D7FF27FFFFFF1E0E1D2F8EFA068063FFFFFFF94DF672F3D7E63E787FFFFFFF91FFE91F3FF4D0FE1FFFFFFFF9BFFF91BFEE8600027FFFFFFF97FFFF0DBF7000009FFFFFFFE9FE4FF07FC600781FFFFFFFFF1FEB7F03B1C03FF07FFFFFFFF9F9FBB00E78077B83FFFFFFFE4FBF7E0000009FF44FFFFFFFF0F9F760000417FFE3FFFFFFFFA7FF2C0380A2FFFF37FFFFFFF83FED83FF0A7FFFF87FFFFFFFF1D8606B1847C00F97FFFFFFF0071C0DFF6051B23CFFFFFFFF40000,
		ram_block1a_274.operation_mode = "rom",
		ram_block1a_274.port_a_address_clear = "none",
		ram_block1a_274.port_a_address_width = 13,
		ram_block1a_274.port_a_data_out_clear = "none",
		ram_block1a_274.port_a_data_out_clock = "clock0",
		ram_block1a_274.port_a_data_width = 1,
		ram_block1a_274.port_a_first_address = 90112,
		ram_block1a_274.port_a_first_bit_number = 10,
		ram_block1a_274.port_a_last_address = 98303,
		ram_block1a_274.port_a_logical_ram_depth = 130400,
		ram_block1a_274.port_a_logical_ram_width = 24,
		ram_block1a_274.ram_block_type = "AUTO",
		ram_block1a_274.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_275
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_275portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_275.clk0_core_clock_enable = "ena0",
		ram_block1a_275.clk0_input_clock_enable = "none",
		ram_block1a_275.clk0_output_clock_enable = "none",
		ram_block1a_275.connectivity_checking = "OFF",
		ram_block1a_275.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_275.init_file_layout = "port_a",
		ram_block1a_275.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_275.mem_init0 = 2048'hDE07CFFFFFFFFFFF7FE3FDD7C6FFF7FFFFFFFFFFE444FFCDFE39FD3FFFFFFFFFFF91BFFE67E27B8FFFFFFFFFFFFFFFFFF6BF6A1BFFFFFFFFFFFFFFFFFEEBF119BFFFFFFFFFFFFFFFFFF31FB01BFFFFFFFFFFFFFFFFFFF8FD81BFFFFFFFFFFFFFFFFFF9B7C859FFFFFFFFFFFFFFFFFFCD3E4D1FFFFFFFFFFFFFFFFFFFEBE1D7FFFFFFFFFFFFFFFFFFF7377F3FFFFFFFFFFFFFFFFFFFFD99B7FFFFFFFFFFFFFFFFFFFEE763BFFFFFFFFFFFFFFFFFFFE7993FFFFFFFFFFFFFFFFFFFFE5F327FFFFFFFFFFFFFFFFFFFFD7C67FFFFFFFFFFFFFFFFFFFFF5FEFFFFFFFFFFFFFFFFFFFFFFC3F7FFFFFFFFFFFFFFFFFFFFFF257FFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFF,
		ram_block1a_275.mem_init1 = 2048'hFFFFFA778FE7F871FF40000CFFFFFD33AE00FF2027F00002DFFFFFC7947FFFE8013E03980E7FFFFFFF15FFFD0001E8801177FFFFF879C87FA0001EA000577FFFE6F1DF53F00002E8000177FFFDD79FFF7F40000E8060177FFFDCFF7F9FF01FC1601C0067FFFEEFFEF1FE08001742F02DFFFFEFFFE73FEA0001740F82DFFFFFCFEE778E800007A1F818FFFFDCFF65F2600600793F09BFFFFE67E73F7B003817CAFC33FFFFFF20FFECB01F407E70E7FFFFFFB9DFCE9302FC2E7801F7FFFFFDFFF5675A0F84CBE07EFFFFFFC3F9E7F180F819CFFE1FFFFFFF1F1ECFEC1FD3FD9F87FFFFE069E7DD77737673F4F0FFFFFD10BC7FCF97801E3FE0FFFFFFFF9F2FFCFC,
		ram_block1a_275.mem_init2 = 2048'hE8004F04008BFFFFFFFF7EFFFC0002F50002BFFFFFFF9E00FF80001740000BBFFFFFFB8863FA0000740000BBFFFFFFF2009F80780300000BFFFFFFEE0000F02008BA0F8027FFFFFCC0000700002BA1F8167FFFFF8D0001720000BD0FE277FFFFFF800003000003C8FE0CFFFFFF9A0380B00500BE57A9FFFFFFFD82008BA07803F29439FFFFFF9880023A1780778CC73FFFFFFBA00003C0FC06BE01E7FFFFFF980000BC8FC2F7FFFAFFFFFFFDA05403E5FC5FFFFF1FFFFFFF980F20BF0F93FE07EBFFFFFFFF807C03F8FC7F8F1EFFFFFFFFCD1FD17FE01FE604FBFFFFFFFDE1FD0FFFFFFC80171FFFFFFFC607C0FFFFFF8000BBFFFFFFFF73B19FE07FFA00059F,
		ram_block1a_275.mem_init3 = 2048'hDFFFFFFCE319FD000058070019FFFFFFBC802FC10085D03C0B3FFFFFF590017C40015D03E0B7FFFFFF32000BD00001E87E073FFFFFE340005C00005E47C26FFFFFFEE00001D02401F2BF0CFFFFFFE680002C06205F9D39EFFFFFFF604042D03C099C007FFFFFFFE620000E0FE8B6F01EFFFFFFFE600000E03E879FFFC7FFFFFFE600002F0FF0FFFFF4FFFFFFFF680A00F83C5FF87EBFFFFFFFF603F02FC313FC00F7FFFFFFFEE01E00FF007F9027DFFFFFFFE305F45FFFFFF400B8FFFFFFFF327F49FFFFBE8005CFFFFFFFF997F93FC7F5D0002C7FFFFFFFDC1F87C00F58000067FFFFFFFCE121F9827BA000167FFFFFFF9F803F0009F807C037FFFFFFE3FFFF,
		ram_block1a_275.operation_mode = "rom",
		ram_block1a_275.port_a_address_clear = "none",
		ram_block1a_275.port_a_address_width = 13,
		ram_block1a_275.port_a_data_out_clear = "none",
		ram_block1a_275.port_a_data_out_clock = "clock0",
		ram_block1a_275.port_a_data_width = 1,
		ram_block1a_275.port_a_first_address = 90112,
		ram_block1a_275.port_a_first_bit_number = 11,
		ram_block1a_275.port_a_last_address = 98303,
		ram_block1a_275.port_a_logical_ram_depth = 130400,
		ram_block1a_275.port_a_logical_ram_width = 24,
		ram_block1a_275.ram_block_type = "AUTO",
		ram_block1a_275.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_276
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_276portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_276.clk0_core_clock_enable = "ena0",
		ram_block1a_276.clk0_input_clock_enable = "none",
		ram_block1a_276.clk0_output_clock_enable = "none",
		ram_block1a_276.connectivity_checking = "OFF",
		ram_block1a_276.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_276.init_file_layout = "port_a",
		ram_block1a_276.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_276.mem_init0 = 2048'hC00017FFFFFFFFFE000BFD07F20005FFFFFFFFFFEC077FD1FF2801BFFFFFFFFFFFEFFFFF07FEF82FFFFFFFFFFFFFFFFFF0BFFA87FFFFFFFFFFFFFFFFFE8FFFF07FFFFFFFFFFFFFFFFFF85FFF07FFFFFFFFFFFFFFFFFFC2FEF07FFFFFFFFFFFFFFFFFFC37FF45FFFFFFFFFFFFFFFFFFA1BF7C7FFFFFFFFFFFFFFFFFFD0BFF47FFFFFFFFFFFFFFFFFFE007FC3FFFFFFFFFFFFFFFFFFF41DF07FFFFFFFFFFFFFFFFFFFE0668BFFFFFFFFFFFFFFFFFFFD0178BFFFFFFFFFFFFFFFFFFFF4030FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFEC00FFFFFFFFFFFFFFFFFFFFFFD01FFFFFFFFFFFFFFFFFFFFFFEE0FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFF,
		ram_block1a_276.mem_init1 = 2048'hFFFFFEF400000000003FFFC1FFFFFDFDA000001FC007FFFC1FFFFFA01D000007FE007F9FE17FFFFC004C0000FFF807801E17FFFF8002D8001FFFC0600061FFFFF0F41F4003FFFC0000001FFFFF1791FE003FFFE00060017FFFD1FF1FD007FFFE00190017FFFC3FF8F4007800E043F021FFFFC2FE8F80060002003FC00FFFFD0FF8F00000001021FC42FFFFD17F0403000601013FC81FFFFF0FF000580098000AF505FFFFF85E000B041740003EC0FFFFFF01C0003802FC0000001FFFFFFC00040FC03FC4000003FFFFFFF001F17412F803E0007FFFFFFF805F0FA09FD05F8013FFFFFEE00BD07D03BC03FFFCFFFFFC1F81FF1FD00000FFF9FFFFFFD0002FF1FF,
		ram_block1a_276.mem_init2 = 2048'h07FF803C00F0BFFFFFFB000000FFFC0300030FFFFFFF4000001FFFE0000000FFFFFFF8078001FFFF0000000BFFFFFE81FF003FFFF0004800FFFFFFD07FFC03E00F020F000BFFFFFE0FFFE0300030017A007FFFFFA0FFFE020000011FE21FFFFFFE1FFFF000000809FE01FFFFFF81FFFF0007800057A82FFFFFFC3E00F020B80000BD01FFFFFFC380038017E10000005FFFFFFC200008117E0000000FFFFFFFC000008097E00000027FFFFFF8207C0805FA0000005FFFFFFFC20BE0002B90000007FFFFFFFA00FC0000000000007FFFFFFFE01FD000000001F80BFFFFFFFF09FD200000007FE07FFFFFFFF04FC40000001FFF01FFFFFFFF81BD00000001FFF82F,
		ram_block1a_276.mem_init3 = 2048'h5FFFFFFE00E000FFFF80064005FFFFFFA07FC01F00F8107C087FFFFFF00FFE01C001800FF003FFFFFF01FFF0100004087F10BFFFFFF83FFF800000404FF207FFFFFE87FFFC103C0402BD417FFFFFE07FFFC106A0000FB03FFFFFFF0FC07C007F08000005FFFFFFF0E000E08BE8000000BFFFFFFF08000200FF9000001FFFFFFFF00000200FF2000004FFFFFFFF080E02017C000000BFFFFFFFF082300005E0000003FFFFFFFF801F800000000FC05FFFFFFFE847FC00000003FF03FFFFFFFF825F480000007FF80FFFFFFFF415F10000000FFFC17FFFFFFF80BFA0000001FFFE07FFFFFFFC0238007C001FFFE0FFFFFFFF4000003FF003FFFF0BFFFFFFE80000,
		ram_block1a_276.operation_mode = "rom",
		ram_block1a_276.port_a_address_clear = "none",
		ram_block1a_276.port_a_address_width = 13,
		ram_block1a_276.port_a_data_out_clear = "none",
		ram_block1a_276.port_a_data_out_clock = "clock0",
		ram_block1a_276.port_a_data_width = 1,
		ram_block1a_276.port_a_first_address = 90112,
		ram_block1a_276.port_a_first_bit_number = 12,
		ram_block1a_276.port_a_last_address = 98303,
		ram_block1a_276.port_a_logical_ram_depth = 130400,
		ram_block1a_276.port_a_logical_ram_width = 24,
		ram_block1a_276.ram_block_type = "AUTO",
		ram_block1a_276.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_277
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_277portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_277.clk0_core_clock_enable = "ena0",
		ram_block1a_277.clk0_input_clock_enable = "none",
		ram_block1a_277.clk0_output_clock_enable = "none",
		ram_block1a_277.connectivity_checking = "OFF",
		ram_block1a_277.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_277.init_file_layout = "port_a",
		ram_block1a_277.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_277.mem_init0 = 2048'h40001FFFFFFFFFFD000FFD08060005FFFFFFFFFFFC067FF1008801FFFFFFFFFFFFEF1FFF0006381FFFFFFFFFFFFFFFFFE0403B07FFFFFFFFFFFFFFFFFF8803F05FFFFFFFFFFFFFFFFFF8201F05FFFFFFFFFFFFFFFFFFC301F05FFFFFFFFFFFFFFFFFFC380F47FFFFFFFFFFFFFFFFFFE1C0FC7FFFFFFFFFFFFFFFFFFF0C07C7FFFFFFFFFFFFFFFFFFE008343FFFFFFFFFFFFFFFFFFF412303FFFFFFFFFFFFFFFFFFFA0488BFFFFFFFFFFFFFFFFFFFD0150FFFFFFFFFFFFFFFFFFFFE4020BFFFFFFFFFFFFFFFFFFFFB000FFFFFFFFFFFFFFFFFFFFFEC007FFFFFFFFFFFFFFFFFFFFF9017FFFFFFFFFFFFFFFFFFFFFEE17FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF,
		ram_block1a_277.mem_init1 = 2048'hFFFFFA7C0000000000000001FFFFFCFCE0000000000000001FFFFFE01D0000000000006001FFFFF4006C00000000007FE017FFFE800298000000001FFF81FFFFF0C41EF000000007FFFE1FFFFF1FF1FF000000007F9FE17FFFD1FE1FD000000007E0FE1FFFFE3FF8740007FF003DFFC1FFFFE3FE878001FFFC03DF3C1FFFFD1FF8B0007FFFE01FFB82FFFFD17F040307F9FE00DFB01FFFFF0FF000387F07E005F205FFFFE84E000903EF3E000000FFFFFF01C000483CFBC0000017FFFFFC00040841DFF8000002FFFFFFD001B1080DFF83A0007FFFFFFF007D00207FA05F8013FFFFFEF80FD083008003FBFEFFFFFF1F817F00200000FFEF7FFFFFF0003FF001,
		ram_block1a_277.mem_init2 = 2048'h00000003FF00FFFFFFFF000000000000FFFC0BFFFFFFC000000000003FFFF0BFFFFFF8000000000003FFFF0FFFFFFF8000000000003FB7F0FFFFFFD00000001FF001F3FF0FFFFFFC0000000FFFC01E7DE07FFFFFE0000001FFFF00EFDC17FFFFFA0000003FFFF006FDC1FFFFFFC0000003F87F002F902FFFFFFC01FF001F77F0017A01FFFFFFC07FFC01EFDE0000007FFFFFFC1FFFF00EFFE000000BFFFFFFC3FFFF006FFC000002FFFFFFF81F83F0027D8000005FFFFFFFC1F3DF001760000007FFFFFFFE1FFFF00000000000FFFFFFFFE0EFEE00000000000BFFFFFFFF06FEC000000000005FFFFFFFF03FF8000000000001FFFFFFFE803E0000000000002F,
		ram_block1a_277.mem_init3 = 2048'h5FFFFFFC000000000001F83F87FFFFFFA0000000FF000FFFF07FFFFFFC0000003FFE00F7CF07FFFFFF8000000FFFF807FEE0BFFFFFF8000001FFFF8037EC07FFFFFF8000000FC3F8017C817FFFFFF0000000FB9F8000003FFFFFFF003F800FFEF0000005FFFFFFF01FFF0073E7000000BFFFFFFF07FFFC073E6000001FFFFFFFF0FFFFC033EC000004FFFFFFFF07F1FC00BD800000BFFFFFFFE07D6FC00080000007FFFFFFFE87FF7C00000000005FFFFFFFF83BF3800000000002FFFFFFFF019FB000000000000FFFFFFFF409FE0000000000017FFFFFFFC05E4000000000000FFFFFFFFC0080000000000000FFFFFFFF00000000000000000BFFFFFFF80000,
		ram_block1a_277.operation_mode = "rom",
		ram_block1a_277.port_a_address_clear = "none",
		ram_block1a_277.port_a_address_width = 13,
		ram_block1a_277.port_a_data_out_clear = "none",
		ram_block1a_277.port_a_data_out_clock = "clock0",
		ram_block1a_277.port_a_data_width = 1,
		ram_block1a_277.port_a_first_address = 90112,
		ram_block1a_277.port_a_first_bit_number = 13,
		ram_block1a_277.port_a_last_address = 98303,
		ram_block1a_277.port_a_logical_ram_depth = 130400,
		ram_block1a_277.port_a_logical_ram_width = 24,
		ram_block1a_277.ram_block_type = "AUTO",
		ram_block1a_277.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_278
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_278portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_278.clk0_core_clock_enable = "ena0",
		ram_block1a_278.clk0_input_clock_enable = "none",
		ram_block1a_278.clk0_output_clock_enable = "none",
		ram_block1a_278.connectivity_checking = "OFF",
		ram_block1a_278.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_278.init_file_layout = "port_a",
		ram_block1a_278.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_278.mem_init0 = 2048'hBFFFEFFFFFFFFFFEFFF7FEF00DFFFBFFFFFFFFFFE3F9FFEE0057FE3FFFFFFFFFFFB0BFFEF00147EFFFFFFFFFFFFFFFFFFF80047BFFFFFFFFFFFFFFFFFE70000FBFFFFFFFFFFFFFFFFFF7C000FBFFFFFFFFFFFFFFFFFFBE000FBFFFFFFFFFFFFFFFFFFBD000BBFFFFFFFFFFFFFFFFFF9E8003BFFFFFFFFFFFFFFFFFFEF4003BFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFBE807FFFFFFFFFFFFFFFFFFFFDFA1F3FFFFFFFFFFFFFFFFFFFCFECF3FFFFFFFFFFFFFFFFFFFFBFDF7FFFFFFFFFFFFFFFFFFFF8FFF7FFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFAFE7FFFFFFFFFFFFFFFFFFFFFF9EFFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFF,
		ram_block1a_278.mem_init1 = 2048'hFFFFFDFBFFFFFFFFFFFFFFFFFFFFFF02DFFFFFFFFFFFFFFFEFFFFFDFE0FFFFFFFFFFFFFFFEFFFFFBFF93FFFFFFFFFFFFFFEFFFFE7FFDA7FFFFFFFFFFFFFE7FFFEF3BEF7FFFFFFFFFFFFFE7FFFCE7EE7FFFFFFFFFFFFFFEFFFFCFFFEFEFFFFFFFFFF9FFEFFFFFCFE7FBFFFFFFFFFFFFFEFFFFFCFF7F7FFFFFFFFFFFFFFFFFFCFFE7CFFFFFFFFFFFFFFDFFFFEEFFFBFFFFFFFFFFFFFFFFFFFEF3EFFFC7FF9FFFFEF7FBFFFFE7A3FFF0FFFF7FFFF6FF7FFFFFFE3FFF8FFFFFFFFFFFEFFFFFFBFFFBF83FFFFFEFFFFDFFFFFFEFFE2E07FFFFFDDFFFBFFFFFFEFFAEF01FFF7F9C7FEFFFFFE3F7F7EF02FFEFFFF403FFFFFEE07EFCF01FFFFF7FF0FFFFFFCFFFDFCF00,
		ram_block1a_278.mem_init2 = 2048'hFFFFFFFFFFFF3FFFFFFCFFFFFFFFFFFFFFFFF3FFFFFFBFFFFFFFFFFFFFFFFF3FFFFFF7FFFFFFFFFFFFFFFFF3FFFFFF7FFFFFFFFFFFFFFFFF3FFFFFEFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFE7FFFFF9FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF7FFCFFFFFFBFFFFFFFFBFFFFFB7FFFFFFFFBFFFFFFFF7FFFFFFFFBFFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFBFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFBFFFFFBFFFFFFF7FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFDFF7DFFFFFFFFFFFF3FFFFFFFEFF7DFFFFFFFFFFFFBFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FBFFFFFFFFFFFFFDF,
		ram_block1a_278.mem_init3 = 2048'hBFFFFFFFFFFFFFFFFFFFFE7FFBFFFFFF9FFFFFFFFFFFFFFFFFBFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFBDFEFFFFFFFFFFFFFFFFFFFFFDBFDFFFFFFEFFFFFFFFFFFFFFFFFBFFFFFFEFFFFFFFFFEFFFFFFF7FFFFFFEFFFFFFFFFEFFFFFFEFFFFFFFEFFFFFFFFBFFFFFFFBFFFFFFFEFFFFFFFFDDFFFFFF7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF9FFFFFFFF7FDF7FFFFFFFFFFFDFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFEFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF7FFFF,
		ram_block1a_278.operation_mode = "rom",
		ram_block1a_278.port_a_address_clear = "none",
		ram_block1a_278.port_a_address_width = 13,
		ram_block1a_278.port_a_data_out_clear = "none",
		ram_block1a_278.port_a_data_out_clock = "clock0",
		ram_block1a_278.port_a_data_width = 1,
		ram_block1a_278.port_a_first_address = 90112,
		ram_block1a_278.port_a_first_bit_number = 14,
		ram_block1a_278.port_a_last_address = 98303,
		ram_block1a_278.port_a_logical_ram_depth = 130400,
		ram_block1a_278.port_a_logical_ram_width = 24,
		ram_block1a_278.ram_block_type = "AUTO",
		ram_block1a_278.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_279
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_279portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_279.clk0_core_clock_enable = "ena0",
		ram_block1a_279.clk0_input_clock_enable = "none",
		ram_block1a_279.clk0_output_clock_enable = "none",
		ram_block1a_279.connectivity_checking = "OFF",
		ram_block1a_279.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_279.init_file_layout = "port_a",
		ram_block1a_279.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_279.mem_init0 = 2048'h00000FFFFFFFFFFE0003FE0FF80001FFFFFFFFFFF000FFE0FFE0007FFFFFFFFFFFC07FFE0FFF801FFFFFFFFFFFFFFFFFE07FFF83FFFFFFFFFFFFFFFFFF07FFF83FFFFFFFFFFFFFFFFFF03FFF83FFFFFFFFFFFFFFFFFF01FFF83FFFFFFFFFFFFFFFFFF80FFF83FFFFFFFFFFFFFFFFFFC07FF83FFFFFFFFFFFFFFFFFFC03FF83FFFFFFFFFFFFFFFFFFE01FF83FFFFFFFFFFFFFFFFFFF007F83FFFFFFFFFFFFFFFFFFF801F07FFFFFFFFFFFFFFFFFFFE00307FFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFF,
		ram_block1a_279.mem_init1 = 2048'hFFFFFFF00000000000000000FFFFFE0180000000000000000FFFFF80060000000000000000FFFFF00030000000000000000FFFFF0001C000000000000000FFFFE0000F800000000000000FFFFE0FC0FE00000000000000FFFFE0FE07C00000000006000FFFFC1FF0780000000000F000FFFFC1FF0600000000001F800FFFFE0FF0400000000001F801FFFFE0FE0000000000001F801FFFFE07E0003000600001F803FFFFF01C0007000F80000F003FFFFF0000007001F800000007FFFFF8000007801F80100000FFFFFFC00060F801F80180001FFFFFFF001E0FC00F803E0007FFFFF1F807E0FC007003F801FFFFFE0000FE0FE000007FFFFFFFFFE0001FE0FF,
		ram_block1a_279.mem_init2 = 2048'h0000000000007FFFFFFC000000000000000007FFFFFF8000000000000000007FFFFFF0000000000000000007FFFFFE0000000000000000007FFFFFE0000000000000078007FFFFFC00000000000000FC007FFFFFC00000000000000FC00FFFFFFC00000000000000FC00FFFFFF800000000000000FC01FFFFFF8000000007800007801FFFFFF800000000FC00000003FFFFFF800000000FC00000007FFFFFF800000000FC0000000FFFFFFF800000000FC0000003FFFFFFF80078000078000000FFFFFFFFC007C0000000000007FFFFFFFC00FE0000000000007FFFFFFFC00FE0000000000003FFFFFFFE007C0000000000001FFFFFFFF00780000000000001F,
		ram_block1a_279.mem_init3 = 2048'h3FFFFFFC000000000000018003FFFFFFC00000000000003C003FFFFFF800000000000007E003FFFFFF000000000000007E007FFFFFF000000000000007E007FFFFFF000000000000007E00FFFFFFE000000001C00003C00FFFFFFE000000003E00000001FFFFFFE000000007F00000003FFFFFFE000000007F00000007FFFFFFE000000007E0000001FFFFFFFE000000003E0000007FFFFFFFE000E0000000000003FFFFFFFF001F0000000000003FFFFFFFF003F8000000000001FFFFFFFF003F8000000000000FFFFFFFF803F0000000000000FFFFFFFF801F00000000000007FFFFFFFC00400000000000007FFFFFFF800000000000000007FFFFFFE00000,
		ram_block1a_279.operation_mode = "rom",
		ram_block1a_279.port_a_address_clear = "none",
		ram_block1a_279.port_a_address_width = 13,
		ram_block1a_279.port_a_data_out_clear = "none",
		ram_block1a_279.port_a_data_out_clock = "clock0",
		ram_block1a_279.port_a_data_width = 1,
		ram_block1a_279.port_a_first_address = 90112,
		ram_block1a_279.port_a_first_bit_number = 15,
		ram_block1a_279.port_a_last_address = 98303,
		ram_block1a_279.port_a_logical_ram_depth = 130400,
		ram_block1a_279.port_a_logical_ram_width = 24,
		ram_block1a_279.ram_block_type = "AUTO",
		ram_block1a_279.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_280
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_280portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_280.clk0_core_clock_enable = "ena0",
		ram_block1a_280.clk0_input_clock_enable = "none",
		ram_block1a_280.clk0_output_clock_enable = "none",
		ram_block1a_280.connectivity_checking = "OFF",
		ram_block1a_280.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_280.init_file_layout = "port_a",
		ram_block1a_280.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_280.mem_init0 = 2048'hDE67E7FFFFFFFFFE7FF3FCD7D6FFFDFFFFFFFFFFE0547FED7E15FEFFFFFFFFFFFFDF5FFF7FE78BEFFFFFFFFFFFFFFFFFF6BFF69BFFFFFFFFFFFFFFFFFE6BF4E1FFFFFFFFFFFFFFFFFFE33F8F1BFFFFFFFFFFFFFFFFFF3CFDF5FFFFFFFFFFFFFFFFFFF5A7D75BFFFFFFFFFFFFFFFFFFCDBFB97FFFFFFFFFFFFFFFFFFEEDEFB7FFFFFFFFFFFFFFFFFFEF27C3BFFFFFFFFFFFFFFFFFFF3D16F3FFFFFFFFFFFFFFFFFFFCE56B3FFFFFFFFFFFFFFFFFFFD795F3FFFFFFFFFFFFFFFFFFFF5F72FFFFFFFFFFFFFFFFFFFFFD7C67FFFFFFFFFFFFFFFFFFFFDDFE7FFFFFFFFFFFFFFFFFFFFFF3F7FFFFFFFFFFFFFFFFFFFFFEDC7FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFF,
		ram_block1a_280.mem_init1 = 2048'hFFFFF0FB9FD7FB8CFF3FFF9CFFFFFC80AEFAFE47E7F1801AEFFFFFA79EFFFFCEFDBE214027FFFFF7FF41FFF8BFE5EC7FE8EFFFFEFCF88F7FBFFF0EFFFFA77FFFE67BFEBBF2FFFBEBFFFF7FFFFEDF9F7FFF1801E73F0FEE7FFFCDFF7FAFFE00C6EFE0FB77FFFECFE67BFE9FFF57DCF7AEFFFFCEFFF6BFF6FFFDF1A9FBDFFFFDFFF6F78FBFFFEF9B0978FFFFDCFFE1F16BF2FD7AB1A5DFFFFFE3F73F6B3E3FFFD5F9B7FFFFE717FFF9B9CF7F7E9C173FFFFF3B1FEE0F0D998E70D7EFFFFFFFFFF86E1ED8FEEFE67FFFFFFFF3FBE765868D999FFE1FFFFFFEDFDFD7CCCFF79F1FAFFFFFFBE5FBED76E63273FEFAFFFFFD863C7FD797F8EFBFE2FFFFFFFF9F4FFD7D,
		ram_block1a_280.mem_init2 = 2048'hFBFE2FA1FE8B7FFFFFFA7CFFFEFFF8F5FFFDF3FFFFFFFFBCFF87FFEF1FFFF33FFFFFFFBADBFDE00F7DF97EFBFFFFFF79D99FE1C8231F67FF3FFFFFDF9FF2F71FF07BE3FF2BFFFFFEC3FF87E7FFCF9E4EC6FFFFFFECFFFF7EFFFFFAC86967FFFFF9EF01C31FCFEFC8465C7FFFFFF88BA2F2F6FFFFEFD9DFFFFFFFC6FE13AE7FDBF290FBFFFFFFDC3FFD3FECEC77A6877FFFFFFFBFFFE38F45E6BE81F3FFFFFF9FFC7FBDBC5FF7FFFB7FFFFFFDDFFBF3E06D3FFFFFBFFFFFFFDCFF7FBF6B77FE97FFFFFFFFFF87EFC3F8F77FE83F7FFFFFFFED746E7FE71FEFF37BFFFFFFFDDF469FFFFFFCAF2B3FFFFFFFC6C6CAFFFFFFB7FE1FFFFFFFFF73349FE93FF9FFF7AF,
		ram_block1a_280.mem_init3 = 2048'hBFFFFFFFE8D5FEC241B9F8FE1BFFFFFFBD6377C9FE0DE77BE77FFFFFF193F8BBFFFD1C665FF3FFFFFFB0FFF78FFFFBDE434FFFFFFFF37FFF1B7FFF7E64497FFFFFFEEDE0F2D7D1F3F17CED7FFFFFFEE0E1CE79DF7FA60DEFFFFFFEF09F51F73D619C4BB9FFFFFFE5DFFE5E7226B0F18EFFFFFFFD47FFF8EF63EF9FFFC7FFFFFFE43FFFCFA2627FFFF5FFFFFFFFEBF6FAFFDC8FF87EBFFFFFFFE7BC0FDFC617FC28F3FFFFFFFE73DFB8FF2D7FEB57BFFFFFFFE39D1F9FFFFFFB7CDBFFFFFFFF35B1B1FFFFBF5FEAFFFFFFFFFDC11B3F87F5EFFF9DFFFFFFFFFE8F17C16F587FFDFFFFFFFFFFE57CFEADBBCE00CE7FFFFFFFBFAD3FE731F61362B3FFFFFFE7FFFF,
		ram_block1a_280.operation_mode = "rom",
		ram_block1a_280.port_a_address_clear = "none",
		ram_block1a_280.port_a_address_width = 13,
		ram_block1a_280.port_a_data_out_clear = "none",
		ram_block1a_280.port_a_data_out_clock = "clock0",
		ram_block1a_280.port_a_data_width = 1,
		ram_block1a_280.port_a_first_address = 90112,
		ram_block1a_280.port_a_first_bit_number = 16,
		ram_block1a_280.port_a_last_address = 98303,
		ram_block1a_280.port_a_logical_ram_depth = 130400,
		ram_block1a_280.port_a_logical_ram_width = 24,
		ram_block1a_280.ram_block_type = "AUTO",
		ram_block1a_280.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_281
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_281portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_281.clk0_core_clock_enable = "ena0",
		ram_block1a_281.clk0_input_clock_enable = "none",
		ram_block1a_281.clk0_output_clock_enable = "none",
		ram_block1a_281.connectivity_checking = "OFF",
		ram_block1a_281.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_281.init_file_layout = "port_a",
		ram_block1a_281.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_281.mem_init0 = 2048'h009027FFFFFFFFFF0003FF07EA0008FFFFFFFFFFFF157FD17E4400BFFFFFFFFFFF87BFFE1FF9403FFFFFFFFFFFFFFFFFE03F35C7FFFFFFFFFFFFFFFFFE0FFCEC7FFFFFFFFFFFFFFFFFE05FDF03FFFFFFFFFFFFFFFFFF84FC745FFFFFFFFFFFFFFFFFF837E705FFFFFFFFFFFFFFFFFFA13EF01FFFFFFFFFFFFFFFFFFD09FB83FFFFFFFFFFFFFFFFFFF00720BFFFFFFFFFFFFFFFFFFF015F87FFFFFFFFFFFFFFFFFFFA04747FFFFFFFFFFFFFFFFFFFE819C3FFFFFFFFFFFFFFFFFFFF4060BFFFFFFFFFFFFFFFFFFFFB0007FFFFFFFFFFFFFFFFFFFFE200FFFFFFFFFFFFFFFFFFFFFF9817FFFFFFFFFFFFFFFFFFFFFFA8FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFF,
		ram_block1a_281.mem_init1 = 2048'hFFFFFD7C2DB8032A00FFFFB2FFFFFF3780C2006E4003FFFB2FFFFFE02F800008FF803D0BB0FFFFF800020001BFF41E7FEF97FFFE0483F2001FFFA09FFFA9FFFFE06E3F6002FFFC07FFFE97FFFD0FF07E807FFF90BF9FE97FFFE2FE0FC00DD0BC83E37807FFFF0FE0F0003FFE30BDEBB3FFFFF0FE0F8016FFF98DFFFD3FFFFF3FE070313FFFD87FFFC2FFFFE17E060587FBFF00DF783FFFFE8FF000489FDFF807F205FFFFF83200098FF7FA009E803FFFFFC12020AC6DFBC185820FFFFFFC00080F44EF90100900FFFFFFF802617037FE83F000DFFFFFFE00FF17E1AFFC3F8023FFFFF67C1FD07D0F8703F49EFFFFFEB883FD17F853C0BFF67FFFFFD0002FD17D,
		ram_block1a_281.mem_init2 = 2048'h0BFEA09FFFE43FFFFFFC0000023FFD0EFFFE0FFFFFFF81BE002FFFD8FFFFE0FFFFFFF01E5800FFFF0BFEFE07FFFFFE0E11C03EB3E81FCBE4FFFFFFF17FF6019FEF81F79C83FFFFFE13FFF0AFFFEC5EFFF17FFFFFA3FFFD0CFFFFC3FFFA1FFFFFFE4FFFC05FFFFC17FD717FFFFFE3F83E86FBBE81EFAE1FFFFFFE1FFFFC6FF1D804B741FFFFFF843FFC85FFDE801D60FFFFFFFC6FFFF00F7E8080B40FFFFFFFC4FFFF00FFE00000007FFFFFFA3FEBEC0EFAE000005FFFFFFFE0F73FC0273800F007FFFFFFFE36FCE80172004E61FFFFFFFFA16FDF800C80026B0BFFFFFFFC16FD80000001EF385FFFFFFFD00FDE00000017FFC3FFFFFFFE00B4400F0001FFFA1F,
		ram_block1a_281.mem_init3 = 2048'h7FFFFFFC0436027E7F23F85EC7FFFFFFA1CE80067F302F3AE07FFFFFF82BFE82FFFEA37BDF4FFFFFFFC4FFF00FFFF417FFE0BFFFFFE85FFFE37FFF00F7FC07FFFFFF05FFFE0FDBFE05FEC1FFFFFFF87FFFB3FE6FE022901FFFFFFE8F3FC92F7FFC011681FFFFFFE17FFF00F7E64202407FFFFFFD07FFFA053FF000002FFFFFFFE13FFFC0A7E1000000FFFFFFFE87E5F9047D800000BFFFFFFFF1FD57A01CF800200BFFFFFFFF9BBEF60016003F405FFFFFFFF059FF80000005FBC1FFFFFFFF009F64000000DFEA1FFFFFFFFC43FF0000001FFFD17FFFFFFFC2BFE01800437FFC9FFFFFFFFD0DBC0719007FFFD07FFFFFFF202600137004F7BE03FFFFFFF00000,
		ram_block1a_281.operation_mode = "rom",
		ram_block1a_281.port_a_address_clear = "none",
		ram_block1a_281.port_a_address_width = 13,
		ram_block1a_281.port_a_data_out_clear = "none",
		ram_block1a_281.port_a_data_out_clock = "clock0",
		ram_block1a_281.port_a_data_width = 1,
		ram_block1a_281.port_a_first_address = 90112,
		ram_block1a_281.port_a_first_bit_number = 17,
		ram_block1a_281.port_a_last_address = 98303,
		ram_block1a_281.port_a_logical_ram_depth = 130400,
		ram_block1a_281.port_a_logical_ram_width = 24,
		ram_block1a_281.ram_block_type = "AUTO",
		ram_block1a_281.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_282
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_282portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_282.clk0_core_clock_enable = "ena0",
		ram_block1a_282.clk0_input_clock_enable = "none",
		ram_block1a_282.clk0_output_clock_enable = "none",
		ram_block1a_282.connectivity_checking = "OFF",
		ram_block1a_282.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_282.init_file_layout = "port_a",
		ram_block1a_282.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_282.mem_init0 = 2048'h40F007FFFFFFFFFD001FFE07F80008FFFFFFFFFFE11E7FD17FEC03BFFFFFFFFFFFE83FFF17F4387FFFFFFFFFFFFFFFFFF8BFD1C5FFFFFFFFFFFFFFFFFF8FF8EC7FFFFFFFFFFFFFFFFFF81FCF81FFFFFFFFFFFFFFFFFF84FE7C7FFFFFFFFFFFFFFFFFF427F7C7FFFFFFFFFFFFFFFFFFA13F347FFFFFFFFFFFFFFFFFFD0DF743FFFFFFFFFFFFFFFFFFF017CCFFFFFFFFFFFFFFFFFFFF81DA4FFFFFFFFFFFFFFFFFFFFC07743FFFFFFFFFFFFFFFFFFFE813CFFFFFFFFFFFFFFFFFFFFF8070BFFFFFFFFFFFFFFFFFFFFB0007FFFFFFFFFFFFFFFFFFFFEE017FFFFFFFFFFFFFFFFFFFFFD01FFFFFFFFFFFFFFFFFFFFFFE48FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF,
		ram_block1a_282.mem_init1 = 2048'hFFFFF8BC3E58010A00A00071FFFFFE00E08600A9400600003FFFFF903D8000090780C30C51FFFFF400660001C00C1100028FFFFE07809900700021800008FFFFF0F42E280300071000008FFFFE07D0FF00C00051C00038FFFFC0FE8FA00E30C38C0A071FFFFC2FE9F600480098E0F002FFFFE2FF1E001B00000C0F051FFFFD0FF93031C0001061F882FFFFC17E0206840200823F1C5FFFFE8BF00030A018381DF783FFFFF024000F041F4500C720BFFFFF83C0202413FC70846207FFFFFC000F0FC20FC6080F02FFFFFFF80061F421F800F000BFFFFFFFC0EF17E16F7C7C400BFFFFE07C13E07F04CD0BF26EFFFFFD8E82FC07E85761FFEE7FFFFFC0000FC07F,
		ram_block1a_282.mem_init2 = 2048'h1A01E0A4009CFFFFFFFA00000240060D0002CBFFFFFF613A00380038800004FFFFFFFC10000700020A00014BFFFFFE0D6AC0107C180010147FFFFFE1000E024008430B038FFFFFFF100010900020717C29FFFFFFC10003890001830FE31FFFFFFA70003060000018FE50FFFFFF8607C1C7050141EFF23FFFFFFE32009800383804FEC7FFFFFF8740018717C1003C30BFFFFFF850001800FC6000CC17FFFFFF8500010107CD000002FFFFFFFA1050000A7C8000003FFFFFFF870D61406F0400F003FFFFFFFC287C3803240049207FFFFFFFC317F2800840059607FFFFFFFC1D7F20000001F0883FFFFFFFE097DA000000280147FFFFFFFF037B800F000200083F,
		ram_block1a_282.mem_init3 = 2048'h1FFFFFFC0C66010180E10281C5FFFFFF81EEC0190046383C087FFFFFF82C078340018303E147FFFFFF87001810000C187E30FFFFFFE0E000A3800040CFC517FFFFFE86000E080400077DE07FFFFFF10000500760E034E83FFFFFFE848062283E14013A81FFFFFFE1A000C08BF04403C0FFFFFFFF0800060CBEA0000037FFFFFFE140004097EB000003FFFFFFFF8C0A02073C000000FFFFFFFFF801B050032C012207FFFFFFFF9C1E0E005D007C283FFFFFFFE825F4A000000485C0FFFFFFFFC65FDC000000E01E3FFFFFFFF859FB8000002800417FFFFFFF83DEF0102001800287FFFFFFFF00BE06BB80000000FFFFFFFF400A80F4C8070FC003FFFFFFFC0000,
		ram_block1a_282.operation_mode = "rom",
		ram_block1a_282.port_a_address_clear = "none",
		ram_block1a_282.port_a_address_width = 13,
		ram_block1a_282.port_a_data_out_clear = "none",
		ram_block1a_282.port_a_data_out_clock = "clock0",
		ram_block1a_282.port_a_data_width = 1,
		ram_block1a_282.port_a_first_address = 90112,
		ram_block1a_282.port_a_first_bit_number = 18,
		ram_block1a_282.port_a_last_address = 98303,
		ram_block1a_282.port_a_logical_ram_depth = 130400,
		ram_block1a_282.port_a_logical_ram_width = 24,
		ram_block1a_282.ram_block_type = "AUTO",
		ram_block1a_282.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_283
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_283portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_283.clk0_core_clock_enable = "ena0",
		ram_block1a_283.clk0_input_clock_enable = "none",
		ram_block1a_283.clk0_output_clock_enable = "none",
		ram_block1a_283.connectivity_checking = "OFF",
		ram_block1a_283.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_283.init_file_layout = "port_a",
		ram_block1a_283.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_283.mem_init0 = 2048'h3F0FDFFFFFFFFFFFFFE3FDF80DFFF5FFFFFFFFFFE4E4FFCE8073FD3FFFFFFFFFFF91BFFEE003878FFFFFFFFFFFFFFFFFF7C06F3BFFFFFFFFFFFFFFFFFEF0011BBFFFFFFFFFFFFFFFFFF7E030FFFFFFFFFFFFFFFFFFFFB9018BBFFFFFFFFFFFFFFFFFFBC808B9FFFFFFFFFFFFFFFFFFDE404B9FFFFFFFFFFFFFFFFFFFF6003FFFFFFFFFFFFFFFFFFFF7E87B3FFFFFFFFFFFFFFFFFFFBEA337FFFFFFFFFFFFFFFFFFFFFA9B3FFFFFFFFFFFFFFFFFFFE7E9BFFFFFFFFFFFFFFFFFFFFE7F9F7FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF5FEFFFFFFFFFFFFFFFFFFFFFFC7F7FFFFFFFFFFFFFFFFFFFFFF267FFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFF,
		ram_block1a_283.mem_init1 = 2048'hFFFFF877DEF7FDE9FF20004CFFFFFD7BBF01FF0F8FF40006DFFFFFCFD47FFFEE03FF40F01E7FFFFFFF9DFFFD8017ECFFF377FFFFF87DC8FFB000FE7FFFF77FFFEFF1DF57F80006EBFFFD77FFFDF79FFF7F60003EBFFFD77FFFCCFF6F8FF80F0373F2FFE7FFFEEFFEF1FF47FF27BEFF8DFFFFEFFFE77FEDFFFE73DFBADFFFFFCFEE7FCEBFFFC7CFFB1DFFFFDEFF7DFB73FDFD7F5FA7BFFFFF77EFFFF7BF47D7F3F4FBFFFFFFE0FFF1F1E7BDFF9EEFFFFFFFBDDFDFDB9DFB8E7861E7FFFFFDFFF5F8B9DFB3CBF0FEFFFFFFC7FDFE0FFDFE3DCFFF1FFFFFFF3F1EE81FBF9BFDBFD7FFFFE86BE7DF80F1CBF7F5F0FFFFFD51FC7FF827965E3FE1FFFFFFFFFFAFFF81,
		ram_block1a_283.mem_init2 = 2048'hEC00BF63FF13FFFFFFFEFFFFFD8006F2FFFD3FFFFFFF9E39FFE000375FFFEBBFFFFFFBC1A7FB000171FFFE3BFFFFFF7787FFA000179FB7EBFFFFFFEE600FF83FF13BF77FF7FFFFFCFC007F6FFFD38E7DC67FFFFF9C800275FFFF3E6FD9F7FFFFFF9000079FFFE3FAFD0EFFFFFF9B0001BDF87EBEDFC9FFFFFFFDA1FF0B8F3FFFFCBDB9FFFFFFBEFFFEBAEF9D7FD8AF3FFFFFFBDFFFF3C67DEFFF03E7FFFFFFBDFFFF3FA7D8FFFFFEFFFFFFFDBF87EBF9F89FFFFF1FFFFFFF98F79E3FDB03FF0FEBFFFFFFFFFF7FFFFDA8FF8F1EFFFFFFFFDDEFEC7FF03FF4F4FBFFFFFFFEFAFEEFFFFFFF407F9FFFFFFFCFF7F7FFFFFFF801FBFFFFFFFFF93CBFF0FFFB000DDF,
		ram_block1a_283.mem_init3 = 2048'hDFFFFFFCF7C5FC8000DCFCBFF9FFFFFFFFF18FC0FF8DEFBFE3BFFFFFF3E803FE3FFE1CF7EEB7FFFFFF3D001BDFFFF9F3FEC73FFFFFE720009FFFFF1F97EBEFFFFFFEF00003CFE3F1FCFD3EFFFFFFE6C0004C79DF5FE6BBEFFFFFFE687F84D7BCFFFE1A79FFFFFFFF9FFF2EB3FF3FFC3FFFFFFFFEE7FFFEFD7E47FFFFC7FFFFFFFFFFFFCF2BFDFFFFFCFFFFFFFF67F1FAFA7C5FFFFFBFFFFFFFF63F2FAFE5BBFE11F7FFFFFFFEE3FF7BFF9CFFABA7DFFFFFFFE75BF31FFFFFF102FCFFFFFFFF3E9FA7FFFFFE400BCFFFFFFFFB95FCFFFFFFD8006E7FFFFFFFDD3FDFE01FFC000367FFFFFFFCF165FACD7F9000277FFFFFFF9FCE7F382BFE00017BFFFFFFE3FFFF,
		ram_block1a_283.operation_mode = "rom",
		ram_block1a_283.port_a_address_clear = "none",
		ram_block1a_283.port_a_address_width = 13,
		ram_block1a_283.port_a_data_out_clear = "none",
		ram_block1a_283.port_a_data_out_clock = "clock0",
		ram_block1a_283.port_a_data_width = 1,
		ram_block1a_283.port_a_first_address = 90112,
		ram_block1a_283.port_a_first_bit_number = 19,
		ram_block1a_283.port_a_last_address = 98303,
		ram_block1a_283.port_a_logical_ram_depth = 130400,
		ram_block1a_283.port_a_logical_ram_width = 24,
		ram_block1a_283.ram_block_type = "AUTO",
		ram_block1a_283.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_284
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_284portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_284.clk0_core_clock_enable = "ena0",
		ram_block1a_284.clk0_input_clock_enable = "none",
		ram_block1a_284.clk0_output_clock_enable = "none",
		ram_block1a_284.connectivity_checking = "OFF",
		ram_block1a_284.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_284.init_file_layout = "port_a",
		ram_block1a_284.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_284.mem_init0 = 2048'h800017FFFFFFFFFE000BFD0FFC0007FFFFFFFFFFEC077FD0FF4001BFFFFFFFFFFFEFFFFF0FFF402FFFFFFFFFFFFFFFFFF07FFE07FFFFFFFFFFFFFFFFFE87FFF87FFFFFFFFFFFFFFFFFF83FFF87FFFFFFFFFFFFFFFFFF83FEF87FFFFFFFFFFFFFFFFFFC1FFF85FFFFFFFFFFFFFFFFFFA0FF787FFFFFFFFFFFFFFFFFFD03FF87FFFFFFFFFFFFFFFFFFE01FF03FFFFFFFFFFFFFFFFFFF007D07FFFFFFFFFFFFFFFFFFFE01F83FFFFFFFFFFFFFFFFFFFD0060BFFFFFFFFFFFFFFFFFFFF4000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFEC00FFFFFFFFFFFFFFFFFFFFFFD01FFFFFFFFFFFFFFFFFFFFFFEE1FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFF,
		ram_block1a_284.mem_init1 = 2048'hFFFFFCF41290017800400001FFFFFDFDA0000020200000021FFFFFA01D00000801800000117FFFFC004C0000000C08000017FFFF8002D800200020000011FFFFF0F41F400000020400031FFFFF1791FE00000030C000217FFFC1FF0FC00C000004020117FFFC3FF8F400000000C1F041FFFFC2FE8F80000001061F040FFFFD0FF8F00040003051F8C2FFFFD17F0403040002039F941FFFFF0FF0003080402014F385FFFFF85E0006060F8100E000FFFFFF01C0007821F84000F00FFFFFFC000407811FCE000003FFFFFFF001F0F838F903E0007FFFFFFF805F0FC15FA85F8013FFFFFEE00BD0FE00B703FFFCFFFFFC1F81FF0FF01F40FFF9FFFFFFD0002FF0FE,
		ram_block1a_284.mem_init2 = 2048'h000060000008BFFFFFFA00000000000400000FFFFFFF403800300000600010FFFFFFF80CE00200000600010BFFFFFE060040000000200010FFFFFFD040020000000003818BFFFFFE1800100000083078207FFFFFA10000020000828FC71FFFFFFE0000002000181CFC81FFFFFF80000084000180A7D82FFFFFFC000008107008047881FFFFFFC600000107C30013605FFFFFFC40000808FE0000000FFFFFFFC4000081CFE60000027FFFFFF80000180E7D4000005FFFFFFFC107C18047E0000007FFFFFFFA20FC1801E80006007FFFFFFFE18FC300000000040BFFFFFFFE1CFC4000000180087FFFFFFFF0EFCA0000002000C1FFFFFFFF83BF0000000200002F,
		ram_block1a_284.mem_init3 = 2048'h5FFFFFFE071C01000001008045FFFFFFA1C060100000307C107FFFFFF420008200000187C103FFFFFF040000000000147E30BFFFFFF8000042000080E7E507FFFFFE80000610000C053CE17FFFFFE000002182C08039003FFFFFFE000002087E0C003E03FFFFFFF1800000C3F1800000BFFFFFFF0000000E3E3000001FFFFFFFF100002033E7000004FFFFFFFF08000603BD400000BFFFFFFFF0C060600178000003FFFFFFFF841F02001C0020405FFFFFFFE863F08000000400C3FFFFFFFF871F1400000000060FFFFFFFF419F28000001000017FFFFFFF81DE10000000000007FFFFFFFC026403C900200000FFFFFFFF400E0000080600000FFFFFFFE80000,
		ram_block1a_284.operation_mode = "rom",
		ram_block1a_284.port_a_address_clear = "none",
		ram_block1a_284.port_a_address_width = 13,
		ram_block1a_284.port_a_data_out_clear = "none",
		ram_block1a_284.port_a_data_out_clock = "clock0",
		ram_block1a_284.port_a_data_width = 1,
		ram_block1a_284.port_a_first_address = 90112,
		ram_block1a_284.port_a_first_bit_number = 20,
		ram_block1a_284.port_a_last_address = 98303,
		ram_block1a_284.port_a_logical_ram_depth = 130400,
		ram_block1a_284.port_a_logical_ram_width = 24,
		ram_block1a_284.ram_block_type = "AUTO",
		ram_block1a_284.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_285
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_285portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_285.clk0_core_clock_enable = "ena0",
		ram_block1a_285.clk0_input_clock_enable = "none",
		ram_block1a_285.clk0_output_clock_enable = "none",
		ram_block1a_285.connectivity_checking = "OFF",
		ram_block1a_285.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_285.init_file_layout = "port_a",
		ram_block1a_285.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_285.mem_init0 = 2048'h00001FFFFFFFFFFD000FFD00080005FFFFFFFFFFFC067FF000E001FFFFFFFFFFFFEF1FFF0007801FFFFFFFFFFFFFFFFFE0003F87FFFFFFFFFFFFFFFFFF8003F85FFFFFFFFFFFFFFFFFF8001F85FFFFFFFFFFFFFFFFFF8001F85FFFFFFFFFFFFFFFFFFC000F87FFFFFFFFFFFFFFFFFFE000F87FFFFFFFFFFFFFFFFFFF000787FFFFFFFFFFFFFFFFFFE000383FFFFFFFFFFFFFFFFFFF000383FFFFFFFFFFFFFFFFFFFA00103FFFFFFFFFFFFFFFFFFFD0010FFFFFFFFFFFFFFFFFFFFE4000BFFFFFFFFFFFFFFFFFFFFB000FFFFFFFFFFFFFFFFFFFFFEC007FFFFFFFFFFFFFFFFFFFFF9017FFFFFFFFFFFFFFFFFFFFFEE17FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF,
		ram_block1a_285.mem_init1 = 2048'hFFFFF87C16D00108003FFFC1FFFFFCFCE000003F8003FFFE1FFFFFE01D000007FF807FFFF1FFFFF4006C0001FFF407FFFE17FFFE800298001FFFA0FFFFE1FFFFF0C41EF003FFFC0FFFFE1FFFFF1FF1FF007FFFD07FFFE17FFFC1FE0FC00BFFFE07FBFF1FFFFE3FF874007FFFF0BFFFC1FFFFE3FE878007FFFF03FFFC1FFFFD1FF8B0007FFFF05FFFC2FFFFD17F040007FFFF02FFF41FFFFF0FF00010FFDFE016F785FFFFE84E000107FFFF009680FFFFFF01C000003EFFE0000007FFFFFC00040003FFFA000002FFFFFFD001B0003FFF83A0007FFFFFFF007D0001FF685F8013FFFFFEF80FD00001E903FBFEFFFFFF1F817F00001040FFEF7FFFFFF0003FF001,
		ram_block1a_285.mem_init2 = 2048'h07FFE03FFFF0FFFFFFFE000000FFFE03FFFF8BFFFFFFC038002FFFE03FFFF8BFFFFFF80B4001FFFE03FFFF8FFFFFFF07FFC01FFFF03FFFF0FFFFFFD03FFA03FFFF81FFFE8FFFFFFC17FFD03FFFF81FFFF07FFFFFE1FFFF03FFFF82FFFD17FFFFFA1FFFF03FFFF817FFC1FFFFFFC3FFFF07FFFF00B7B02FFFFFFC1FFFF81FBFF807B781FFFFFFC5FFFF01F7FF0017A07FFFFFFC7FFFF00FFFE000000BFFFFFFC7FFFF017FFC000002FFFFFFF81FFFF80B7F8000005FFFFFFFC3FFFF007BE0000007FFFFFFFE3FFFE8016C000000FFFFFFFFE0F7DE00000001FC0BFFFFFFFE1F7DE0000001FFF85FFFFFFFF0FFFE0000002FFFC1FFFFFFFE80BE00000003FFFC2F,
		ram_block1a_285.mem_init3 = 2048'h5FFFFFFC051401FFFF81FEFFC7FFFFFFA13F800FFFFC2FFFF07FFFFFFC2FFF83FFFF80FFFF07FFFFFF85FFF81FFFF817FFF0BFFFFFF87FFF83FFFF80BFFD07FFFFFF87FFFA0FFFFC05BDE17FFFFFF0FFFFC1FFBF8025A03FFFFFFE07FFFE0FFFF4000201FFFFFFF17FFFC0FFFF000000BFFFFFFF0FFFFC0BFEF000001FFFFFFFF1FFFFC01BFF000004FFFFFFFF07FFFE03DD800000BFFFFFFFE0FFDFC004A8000007FFFFFFFE87FFFE001C0037A05FFFFFFFF87DF7C0000003FF42FFFFFFFF05FF74000000FFFE0FFFFFFFF40DFE8000000FFFE17FFFFFFFC1EEF0000001FFFE0FFFFFFFFC02CC02B3003FFFE0FFFFFFFF000E001FF005FFFF0BFFFFFFF80000,
		ram_block1a_285.operation_mode = "rom",
		ram_block1a_285.port_a_address_clear = "none",
		ram_block1a_285.port_a_address_width = 13,
		ram_block1a_285.port_a_data_out_clear = "none",
		ram_block1a_285.port_a_data_out_clock = "clock0",
		ram_block1a_285.port_a_data_width = 1,
		ram_block1a_285.port_a_first_address = 90112,
		ram_block1a_285.port_a_first_bit_number = 21,
		ram_block1a_285.port_a_last_address = 98303,
		ram_block1a_285.port_a_logical_ram_depth = 130400,
		ram_block1a_285.port_a_logical_ram_width = 24,
		ram_block1a_285.ram_block_type = "AUTO",
		ram_block1a_285.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_286
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_286portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_286.clk0_core_clock_enable = "ena0",
		ram_block1a_286.clk0_input_clock_enable = "none",
		ram_block1a_286.clk0_output_clock_enable = "none",
		ram_block1a_286.connectivity_checking = "OFF",
		ram_block1a_286.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_286.init_file_layout = "port_a",
		ram_block1a_286.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_286.mem_init0 = 2048'hFFFFEFFFFFFFFFFEFFF7FEFFFFFFFBFFFFFFFFFFE3F9FFEFFFFFFE3FFFFFFFFFFFB0BFFEFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFE7FFFFFBFFFFFFFFFFFFFFFFFF7FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFBFFFFFBFFFFFFFFFFFFFFFFFF9FFFFFBFFFFFFFFFFFFFFFFFFEFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFBFFFFFFFFFFFFFFFFFFFCFFFF3FFFFFFFFFFFFFFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFF8FFF7FFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFAFE7FFFFFFFFFFFFFFFFFFFFFF9EFFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFF,
		ram_block1a_286.mem_init1 = 2048'hFFFFFFFBEEEFFEF7FFC0003FFFFFFF02DFFFFFE03FF80003EFFFFFDFE0FFFFF8017F80000EFFFFFBFF93FFFF0003F80001EFFFFE7FFDA7FFE0001F80001E7FFFEF3BEF7FFC0003F80001E7FFFCE7EE7FFFC0000F80001EFFFFDFFFFFFFF00001F80400EFFFFFCFE7FBFF80001F00F01EFFFFFCFF7F7FF80001FC1F83FFFFFCFFE7CFFF80001F81F87DFFFFEEFFFBFFF80001FC1F83FFFFFEF3EFFFFF00201FE1F97BFFFFE7A3FFFFFC0F00FF4F3F7FFFFFFE3FFFFFC1F83FFFFFFFFFFFFBFFFBFFFE1F81EFFFFDFFFFFFEFFE2FFFD1F87DDFFFBFFFFFFEFFAEFFFE8F879C7FEFFFFFE3F7F7EFFFFC72FFF403FFFFFEE07EFCFFFFEFBF7FF0FFFFFFCFFFDFCFFF,
		ram_block1a_286.mem_init2 = 2048'hF8005FC0000F3FFFFFFDFFFFFF0003FC0000F3FFFFFFBFC7FFC0001FC0000F3FFFFFF7F87FFE0000FC0000F3FFFFFFFA00BFC0000FC0000F3FFFFFEF8001FC0000FC078077FFFFFFE0000FC0000FE0FC1FFFFFFFDF0001FC0000FC0FC0E7FFFFF9E0000FC0000FE0FC3EFFFFFFFE0000F80000FF0FC7CFFFFFFBC0000FC07807FA797FFFFFFFB800007E0FC1FFEFDFBFFFFFFB800007E0FC1FFFFFF7FFFFFFB800007E0FC3FFFFFDFFFFFFFFC0000FF0FC7FFFFF9FFFFFFFFE0380FFA78FFFFFF7FFFFFFF9C07C07FEEFFFFFFFFFFFFFFFDF0FE1FFFFFFFC07F3FFFFFFFFE8FE3FFFFFFE8017BFFFFFFFEF47C5FFFFFFC000BFFFFFFFFE7E78FFFFFFFE0007DF,
		ram_block1a_286.mem_init3 = 2048'hBFFFFFFFFB1BFF00007E01003BFFFFFF9E803FE00007C03C07BFFFFFFBC0017C00003F07E0FFFFFFFFF8000FE00003E07E1F7FFFFFF7C0007C00003F07E0FFFFFFFE780001E00007F87E5EFFFFFFFF80003F01C07FD3CFDFFFFFFFF00003F03E03FFFDFFFFFFFFEE00001F87E0FFFFFF7FFFFFFEF00001F07F1FFFFFEFFFFFFFEE00001FC7E2FFFFFBFFFFFFFEF00003FD3E7FFFFF7FFFFFFFFF80E03FFC37FFFFFFFFFFFFFE781F01FFE3FFD03F9FFFFFFFF7C3F87FFFFFFC00BDFFFFFFFFF83F83FFFFFF8005FFFFFFFFFBE3F07FFFFFF0003EFFFFFFFFFE9F2FFFFFFE0001FFFFFFFFFFFE0BFD82FFE0000F7FFFFFFFFFF1FFC00FF80000F7FFFFFFF7FFFF,
		ram_block1a_286.operation_mode = "rom",
		ram_block1a_286.port_a_address_clear = "none",
		ram_block1a_286.port_a_address_width = 13,
		ram_block1a_286.port_a_data_out_clear = "none",
		ram_block1a_286.port_a_data_out_clock = "clock0",
		ram_block1a_286.port_a_data_width = 1,
		ram_block1a_286.port_a_first_address = 90112,
		ram_block1a_286.port_a_first_bit_number = 22,
		ram_block1a_286.port_a_last_address = 98303,
		ram_block1a_286.port_a_logical_ram_depth = 130400,
		ram_block1a_286.port_a_logical_ram_width = 24,
		ram_block1a_286.ram_block_type = "AUTO",
		ram_block1a_286.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_287
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[11]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_287portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_287.clk0_core_clock_enable = "ena0",
		ram_block1a_287.clk0_input_clock_enable = "none",
		ram_block1a_287.clk0_output_clock_enable = "none",
		ram_block1a_287.connectivity_checking = "OFF",
		ram_block1a_287.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_287.init_file_layout = "port_a",
		ram_block1a_287.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_287.mem_init0 = 2048'h00000FFFFFFFFFFE0003FE00000001FFFFFFFFFFF000FFE00000007FFFFFFFFFFFC07FFE0000001FFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFF,
		ram_block1a_287.mem_init1 = 2048'hFFFFFFF001000000003FFFC0FFFFFE018000001FC007FFFC0FFFFF8006000007FE007FFFE0FFFFF000300000FFF807FFFE0FFFFF0001C0001FFFC07FFFE0FFFFE0000F8003FFFC07FFFE0FFFFE0FC0FE003FFFE07FFFE0FFFFE0FE07C007FFFE07FFFE0FFFFC1FF078007FFFE07FFFE0FFFFC1FF060007FFFE03FFFC0FFFFE0FF040007FFFE03FFF81FFFFE0FE000007FFFE01FFF81FFFFE07E000007FFFE00FFE03FFFFF01C000003FFFE003FC03FFFFF000000003FFFC0000007FFFFF800000001FFFC100000FFFFFFC00060000FFF8180001FFFFFFF001E00007FF03E0007FFFFF1F807E00003FC03F801FFFFFE0000FE000000007FFFFFFFFFE0001FE000,
		ram_block1a_287.mem_init2 = 2048'h07FF803FFFF07FFFFFFC000000FFFC03FFFF07FFFFFF8000001FFFE03FFFF07FFFFFF0078001FFFF03FFFF07FFFFFE01FF003FFFF03FFFF07FFFFFE07FFC03FFFF03FFFF07FFFFFC0FFFE03FFFF01FFFE07FFFFFC0FFFE03FFFF01FFFE0FFFFFFC1FFFF03FFFF00FFFC0FFFFFF81FFFF03FFFF007FF81FFFFFF83FFFF03FFFF001FE01FFFFFF83FFFF81FFFE0000003FFFFFF83FFFF81FFFE0000007FFFFFF83FFFF80FFFC000000FFFFFFF83FFFF007FF8000003FFFFFFF81FFFF001FF000000FFFFFFFFC1FFFF000100000007FFFFFFFC0FFFE00000003F807FFFFFFFC07FFC00000007FE03FFFFFFFE03FF80000001FFF01FFFFFFFF01FF00000001FFF81F,
		ram_block1a_287.mem_init3 = 2048'h3FFFFFFC00E000FFFF81FFFF83FFFFFFC07FC01FFFF81FFFF83FFFFFF81FFE01FFFFC0FFFF03FFFFFF03FFF01FFFFC0FFFE07FFFFFF03FFF81FFFFC07FFE07FFFFFF07FFFC1FFFF803FF80FFFFFFE07FFFC0FFFF800FF00FFFFFFE0FFFFC0FFFF8000001FFFFFFE0FFFFE07FFF0000003FFFFFFE0FFFFE07FFE0000007FFFFFFE0FFFFE03FFC000001FFFFFFFE0FFFFC00FF8000007FFFFFFFE07FFFC003C0000003FFFFFFFF07FFFC0000000FC03FFFFFFFF03FFF80000003FF01FFFFFFFF03FFF80000007FF80FFFFFFFF81FFF0000000FFFC0FFFFFFFF807FC0000001FFFE07FFFFFFFC01F0007C001FFFF07FFFFFFF8000003FF003FFFF07FFFFFFE00000,
		ram_block1a_287.operation_mode = "rom",
		ram_block1a_287.port_a_address_clear = "none",
		ram_block1a_287.port_a_address_width = 13,
		ram_block1a_287.port_a_data_out_clear = "none",
		ram_block1a_287.port_a_data_out_clock = "clock0",
		ram_block1a_287.port_a_data_width = 1,
		ram_block1a_287.port_a_first_address = 90112,
		ram_block1a_287.port_a_first_bit_number = 23,
		ram_block1a_287.port_a_last_address = 98303,
		ram_block1a_287.port_a_logical_ram_depth = 130400,
		ram_block1a_287.port_a_logical_ram_width = 24,
		ram_block1a_287.ram_block_type = "AUTO",
		ram_block1a_287.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_288
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_288portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_288.clk0_core_clock_enable = "ena0",
		ram_block1a_288.clk0_input_clock_enable = "none",
		ram_block1a_288.clk0_output_clock_enable = "none",
		ram_block1a_288.connectivity_checking = "OFF",
		ram_block1a_288.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_288.init_file_layout = "port_a",
		ram_block1a_288.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_288.mem_init0 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFE7EFFFFFFFFFFFFFFFFFFFFFFA7FCFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFC799E7FFFFFFFFFFFFFFFFFFF9EA07BFFFFFFFFFFFFFFF997FFAD81DFFFFFFFFFFFFFF8CBBFB6000D7FFFFFFFFFFFFF8FF6EE00067FFFFFFFFFFFFFFBFFFFF80027FFFFFFFFFFFFF8F7D72E8000B3FFFFFFFFFFFF9CCC7DF9C383FFFFFFFFF87BFF8DCFFA58321FFFFFFFFD3E0F3600CFD7C301FFFFFFFFBFF83E0002FCC0007DFFFFFFF1FFFA7C001BA00013FFFFFFFF3AE3AD07F19F03C03,
		ram_block1a_288.mem_init1 = 2048'hFFFCD2B0BC1BCCBABD522FFFFFFFE5AD77838F8F66A2E1FFFFFFFF1CA03B27025FCE2C3FFFFFFFF9A5BC588AC3985CCFFFFFFFFFC82821F00B17D651FFFFFFFFFE853927181638C95FFFFFFFFFF734F0764ECD65EBFFFFFFFFFE0AF2D508DC77637FFFFFFFFFFD08954F3BB0AB6FFFFFFFFFFFB195347F3569E5FFFFFFFFFFFE58AA47E4AA50FFFFFFFFFFFFE616A610CA937FFFFFFFFFFFFFA6B26019649FFFFFFFFFFFFFFD5C67033130FFFFFFFFFFFFFFEA91F0F8E01FFFFFFFFFFFFFFF90A000D267FFFFFFFFFFFFFFFD891F169BFFFFFFFFFFFFFFFFFB88EE9FFFFFFFFFFFFFFFFFFFF500377FFFFFFFFFFFFFFFFFFF9D501FFFFFFFFFFFFFFFFFFFFFE3,
		ram_block1a_288.mem_init2 = 2048'h400000E5A48FF9DAAC02927E4800011E1BF5FFBB55B03394C80000009D02DFF86A9624BAE020000030A585FF9952ABBEE0400001000CA17FFD6AD4649540000019F78507FFD75AE0972D0000030B80A2FFFF0B5776130A0000BE790C4FFFEF2A40796830000B818D61FFFFB55EFD4085000549838C9FFFF32B01D72C1000910A7127FFFF8D7AF6F651000A7955CA5FFFFBABA89C50C000720990E3FFFF89E695C681001E1CC2A8FFFFFEB54C3501A005C138EE9FFFFFF6A4C380F4005E4E1ECBFFFFFF455C1F6AC034CE964EBFFFFFF6AC407F320DD0F83281FFFFFF2D859908A9DF83C716BFFFFFFA31CE233AC2FA629A07FFFFFFE909801EFF1ABD4AC7FFFF,
		ram_block1a_288.mem_init3 = 2048'h9FFFFAAD6CAAC806C1B73EC7FDFFFF55AF907EFA0C6F9C163E7FFFEAB58BED6B31041C1DC3FFFFFD56B1A27C247E6BFC36FEDFFFAAD7263FA1185CCC008FE9FFF55A81A3B17D580756293F1FFEAB5708ADA257E8B19C87E1FFD56BE50B9E40BAB7E3287F9FFAAD417F557C6969316D93E1FF55A83C4F1F8932A13978FE1FEAB5459B6C91068A314F8FE9FD56A3266C8F400A2A38F8FE3FAAD50DC15ECC00005F1C87F7F55AA9574C4D000007359A7FDEAB5641B0956800005434AFE5D56A8235188700000271837F7AAD5047E3A150000053F307F155AA465DD00000000342407FBAB55819A4AD6000007B270FF852A92CE8421800000CDD4BFF2A5528774E0C,
		ram_block1a_288.operation_mode = "rom",
		ram_block1a_288.port_a_address_clear = "none",
		ram_block1a_288.port_a_address_width = 13,
		ram_block1a_288.port_a_data_out_clear = "none",
		ram_block1a_288.port_a_data_out_clock = "clock0",
		ram_block1a_288.port_a_data_width = 1,
		ram_block1a_288.port_a_first_address = 98304,
		ram_block1a_288.port_a_first_bit_number = 0,
		ram_block1a_288.port_a_last_address = 106495,
		ram_block1a_288.port_a_logical_ram_depth = 130400,
		ram_block1a_288.port_a_logical_ram_width = 24,
		ram_block1a_288.ram_block_type = "AUTO",
		ram_block1a_288.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_289
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_289portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_289.clk0_core_clock_enable = "ena0",
		ram_block1a_289.clk0_input_clock_enable = "none",
		ram_block1a_289.clk0_output_clock_enable = "none",
		ram_block1a_289.connectivity_checking = "OFF",
		ram_block1a_289.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_289.init_file_layout = "port_a",
		ram_block1a_289.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_289.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFD99FFFFFFFFFFFFFFFFFFFFFFB011FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF0180BFFFFFFFFFFFFFFFFFFFA02505FFFFFFFFFFFFFFF45FFC1E642FFFFFFFFFFFFFFB9FFE057E807FFFFFFFFFFFFFA005687FFE0FFFFFFFFFFFFFE0001D0FFFE87FFFFFFFFFFFF8043022FFFF8BFFFFFFFFFFFF813F401E0064BFFFFFFFFD6BFC09D001858181FFFFFFFD31DE01FFC045FFAC3FFFFFFFF802A05FFE067FFC67FFFFFFF8000E03FFF85FFFFA5FFFFFFF031021F80F05FC3F2,
		ram_block1a_289.mem_init1 = 2048'hFFFF12B511BF089576787FFFFFFFE029DEA86FE4DE3F99FFFFFFFF0ACAAE02E41EA763BFFFFFFFFB49A9F1022614A56FFFFFFFFFFC4D454A0279372CFFFFFFFFFDB6531B0C4653C4FFFFFFFFFFEB46B54283FC4CF3FFFFFFFFFE03649B306AEF05FFFFFFFFFFF6F12668660E65FFFFFFFFFFFFDF19B87D0CD8DBFFFFFFFFFFFDCCCC781C6627FFFFFFFFFFFFF82738103988BFFFFFFFFFFFFFF93C7FF8E2ABFFFFFFFFFFFFFD787800F0AC7FFFFFFFFFFFFFEB21FFF8239FFFFFFFFFFFFFFF8AC0003687FFFFFFFFFFFFFFFE71E0F767FFFFFFFFFFFFFFFFFBF20A667FFFFFFFFFFFFFFFFFEDFFD2FFFFFFFFFFFFFFFFFFFFACE5DFFFFFFFFFFFFFFFFFFFFFEB,
		ram_block1a_289.mem_init2 = 2048'h800001F3F54FFD399CDA706980000096A359FFC733991056BB00002D1208DFF9E671B512F44000009406BBFFB8CE4AE2B1A00000F20F30BFFC19CF4268C8000022880557FFFB39F6B1A720000427FE02FFFF87375D329A00001A1DB2BFFFF6E624C864000000A179A5FFFE1CC094234F00032EF2F5DFFFFD18AD0E9180005A175D87FFFF631EB2DA4B0008D6CACABFFFFD67A9E51BB00193966FB3FFFF886282C78700018CCFC3FFFFFE0C812DA1E003A4EDDAE7FFFFEF90120D3600B8C7C6DCFFFFFE43112C12E019DCA3EC7FFFFFE36196917900738A651DFFFFFF5C98CAD62778BC6AF73FFFFFF9891B23981B020B2EFFFFFFFF8F01542C2BBF4863D4FFFF,
		ram_block1a_289.mem_init3 = 2048'h6000019CDD3F45E749929647F400003399A01BA60C56B54DFFC00006736DCFC9B508754B5BE60000CE6D651837A46EAAB07EC00019CCBCAB268F30A5AA5FE6000339F2D291320542C4853EE000673F4D85135CBF725747FA000CE7E87D8F38D24075547FA0019CCD55BCAF8B38BE3553EA00339BABCE14FE6EE50C55BFE006735684719E0B31E39D47E600CE634FE28F00184FF9D5BF4019CC2B9DF8F00000D68577EE033985BAD6C0000004C877FFE06730D1AD85F000004AF667EC0CE65B7B0C3600000071227E619CCD633EA26000003FFBAFFC339994CE096400000082AB7F66733E51A803C00001A0AACFFECE67A91D420000002B2203FF79CCE4AB221B,
		ram_block1a_289.operation_mode = "rom",
		ram_block1a_289.port_a_address_clear = "none",
		ram_block1a_289.port_a_address_width = 13,
		ram_block1a_289.port_a_data_out_clear = "none",
		ram_block1a_289.port_a_data_out_clock = "clock0",
		ram_block1a_289.port_a_data_width = 1,
		ram_block1a_289.port_a_first_address = 98304,
		ram_block1a_289.port_a_first_bit_number = 1,
		ram_block1a_289.port_a_last_address = 106495,
		ram_block1a_289.port_a_logical_ram_depth = 130400,
		ram_block1a_289.port_a_logical_ram_width = 24,
		ram_block1a_289.ram_block_type = "AUTO",
		ram_block1a_289.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_290
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_290portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_290.clk0_core_clock_enable = "ena0",
		ram_block1a_290.clk0_input_clock_enable = "none",
		ram_block1a_290.clk0_output_clock_enable = "none",
		ram_block1a_290.connectivity_checking = "OFF",
		ram_block1a_290.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_290.init_file_layout = "port_a",
		ram_block1a_290.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_290.mem_init0 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFC3D7FFFFFFFFFFFFFFFFFFFFF1FEBFFFFFFFFFFFFFFFFFFFFEBFFD7FFFFFFFFFFFFFFFFFFFEFE7FBFFFFFFFFFFFFFFFFFFFFF3CF9FFFFFFFFFFFFFFE2C7F3DC3BEFFFFFFFFFFFFFFDC25F7C7E5FFFFFFFFFFFFFFF7FF8671FF8E7FFFFFFFFFFFFE7FFEBE3FFD73FFFFFFFFFFFFEF80FDC7FFE7BFFFFFFFFFFFFDE383FCFFFEB7FFFFFFFFF1FFBD9C1FCF42FBBFFFFFFFCD12E7AFFAFADFFB7DFFFFFFFA7FCF75FFD787FFC1DFFFFFFFFFFF1E3FFEFAFFFF5DFFFFFFEFC0FFE7FFFB8FE7F9,
		ram_block1a_290.mem_init1 = 2048'hFFFE2EC65730074A82164FFFFFFFE1EE6432E2A0230C4FFFFFFFFEFEF332CFA2789919BFFFFFFFF36E31E6EE23BA2327FFFFFFFFF2718CEBE42408E5FFFFFFFFFCB79D811E57ED9CFFFFFFFFFFFB78D384499C63FBFFFFFFFFFE13879F80BE50EE7FFFFFFFFFF5BE3867961E1DAFFFFFFFFFFFC5E1C07E03C7DDFFFFFFFFFFFDAF0F8003E1E7FFFFFFFFFFFFEAB83FEFF87AAFFFFFFFFFFFFFDDC07FF81EFFFFFFFFFFFFFFFFDF80000FBE7FFFFFFFFFFFFFEB3E0007EFBFFFFFFFFFFFFFFF98FFFFF6EFFFFFFFFFFFFFFFFDFDFFF563FFFFFFFFFFFFFFFFF4E9F373FFFFFFFFFFFFFFFFFFE8FFE73FFFFFFFFFFFFFFFFFFFF4071FFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_290.mem_init2 = 2048'h7FFFFD7813DFFF07835CABCAAFFFFF5B153DFF90F079DA9FC3FFFFF27966FFFF9E0FB958B37FFFF826526FFFB7C1FB3450E7FFFF820D6C3FFD783D7BF54EFFFFEB2C74F3FFF307F72528BFFFFDEE6A99FFFE40F5662261FFFFD273F9EFFFEA1E2762F75FFFF5631492FFFEC3C6E672B3FFFDBACC534FFFFAF82E6A8CEFFFA2F41F61FFFFBF02C49EA7FFF0391E66FFFFFFE06ECFD66FFFF2439577FFFFA81EE407A3FFD0836279FFFFFC03CE48B49FFAF0D869A7FFFFD474E4E665FF67A896BDFFFFFE1F5E48D4DFE96E6D427FFFFFFFE5E4D1DFFB938945DFFFFFFFFC5EEFC508B81C44DDFFFFFFFB85EC23AC58F21E89E7FFFFFF80CE605B1EB993D036FFFF,
		ram_block1a_290.mem_init3 = 2048'hBFFFFF83ED9400628B0E71D7F9FFFFF07FBC0FD25032733FBE9FFFFE0FEE7B06C2CA3338D7E1FFFFC1FDF61A16F8CD998CFF3FFFF83FBDF46609C89199CFFBFFFF07D373F35864C2459C7EBFFFE0FF76045B461701CCD7EFFFFC1F6C4654F3BA4D0CCD7FFFFF83CD99D46DC31E1EECC7EFFFF07AB93B0E71497224CCFFBFFE0F7764E8C5FACC7744CBEBFFC1E775A1093FF81C944D7FBFF83C6EFDDE5FFFFFF04CF3E1FF078DDF509E7FFFFAD4CDFF9FE0F1DB134AEFFFFFDA6DF7E9FC1E0B8874D1FFFFF9FC98FFBF83C17A7CE0FFFFFF9AE8B7FBF078376B0371FFFFF3019FFFDE0F0269403D7FFFFF4659FFF9C1E06EAB02ABFFFFDE1933FFC83C14C41B1A,
		ram_block1a_290.operation_mode = "rom",
		ram_block1a_290.port_a_address_clear = "none",
		ram_block1a_290.port_a_address_width = 13,
		ram_block1a_290.port_a_data_out_clear = "none",
		ram_block1a_290.port_a_data_out_clock = "clock0",
		ram_block1a_290.port_a_data_width = 1,
		ram_block1a_290.port_a_first_address = 98304,
		ram_block1a_290.port_a_first_bit_number = 2,
		ram_block1a_290.port_a_last_address = 106495,
		ram_block1a_290.port_a_logical_ram_depth = 130400,
		ram_block1a_290.port_a_logical_ram_width = 24,
		ram_block1a_290.ram_block_type = "AUTO",
		ram_block1a_290.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_291
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_291portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_291.clk0_core_clock_enable = "ena0",
		ram_block1a_291.clk0_input_clock_enable = "none",
		ram_block1a_291.clk0_output_clock_enable = "none",
		ram_block1a_291.connectivity_checking = "OFF",
		ram_block1a_291.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_291.init_file_layout = "port_a",
		ram_block1a_291.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_291.mem_init0 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFD007FFFFFFFFFFFFFFFFFFFFF100AFFFFFFFFFFFFFFFFFFFFF80017FFFFFFFFFFFFFFFFFFFD00007FFFFFFFFFFFFFFFFFFFA01807FFFFFFFFFFFFFFF49FF40C300FFFFFFFFFFFFFFB431E067E017FFFFFFFFFFFFFE002F01FFA0FFFFFFFFFFFFFC800080BFFC07FFFFFFFFFFFF80000617FFE0BFFFFFFFFFFFFC023000FFFE83FFFFFFFFA53F409CC00F3CF81FFFFFFFE31BF00FF802FFFF01FFFFFFFF001701FFC00FFFD41FFFFFFF000030BFFE00FFFF41FFFFFFE8000207FFF00FFFF4,
		ram_block1a_291.mem_init1 = 2048'hFFFEBEF814AC7E0602267FFFFFFFFFEF84C261C42100CDFFFFFFFFFEFC3F3E3C1CBEF9BFFFFFFFF36FC198E7858ECF27FFFFFFFFD27E0C836B5BC0E5FFFFFFFFFFF7E03E38F8225CFFFFFFFFFFF97F07C587787FFFFFFFFFFFFF83F85F7CE78FEFFFFFFFFFFFF13FC067A601FCEFFFFFFFFFFFE9FE007C003FD7FFFFFFFFFFFDCFF000001FEFFFFFFFFFFFFFF6BFC00007FAEFFFFFFFFFFFFF99FF8007FEBBFFFFFFFFFFFFFDDFFFFFFFADFFFFFFFFFFFFFFE7BFFFFFEB3FFFFFFFFFFFFFFFDAFFFFF4C7FFFFFFFFFFFFFFFC75FFF677FFFFFFFFFFFFFFFFF9E7FC7BFFFFFFFFFFFFFFFFFFEBFFFA3FFFFFFFFFFFFFFFFFFFB405DFFFFFFFFFFFFFFFFFFFFFEE,
		ram_block1a_291.mem_init2 = 2048'h7FFFF8280FCFF8007FDF39718FFFFF43D8F7FF800FF9E311D9FFFFF65D9E9FFE81FEBEC840FFFFF93331FDFFC83FFBCDF0E7FFFF821B1CBFFE87FD7C062CFFFFFEB05BF7FFF8FFD7C767FFFFFDA86CF9FFFFFFF778333DFFFFD8257FEFFFE5FE2784B4BFFFF9D28C73FFFEDFC2F81F0BFFFE36504FCFFFF7F86F8C7C8FFFC7919AE5FFFFAF06F8D047FFF841368FDFFFFFE06F094E4FFFF36D61FFFFFFC006F84047FFDF1F9639FFFFFC004F88215FFA05CE47EFFFFFC00CF8E115FF6417A67FFFFFFE00DF8FB25FE7EFD3F67FFFFFF01DF8ECC5FB53B6E6CDFFFFFF53DF0EC8F0A51FD23F3FFFFFF87DF0037B0519E117F7FFFFFFFFCF842A01A4CE73F6FFFF,
		ram_block1a_291.mem_init3 = 2048'h1FFFFF800D88CE254CFE0FFFF3FFFFF001BF987C1C8DF0FFFE3FFFFE002F9F67F28A4F07D7FBFFFFC005D82E55E0C4787C3EBFFFF800BB22262634CB87C3EBFFFF0013B31706BB4F447CFFBFFFE0077A33FBCEA352C3CBEBFFFC00ED8276CC09901C3CBFBFFF803DA12AAFBBA241E3CFEBFFF005BF7D8441FC37DC3C3EBFFE0097E37C4DFBBAC4C3C3EBFFC01F781444BFF8038C3D3FBFF803EF1280E7FFFFBBC3F7EBFF0075C7B9E67FFFF81C3FFE3FE00FD8834EEFFFFFFFE3D7E3FC01FBE8B4F1FFFFF9D0797F1F803D7C62E63FFFFFFE07AFF9F007F78D5F8FFFFFF6027F7F5E00FA79AC70FFFFFFB487BFFDC01FEF98429FFFFFD940F1FF9803F4FD0409,
		ram_block1a_291.operation_mode = "rom",
		ram_block1a_291.port_a_address_clear = "none",
		ram_block1a_291.port_a_address_width = 13,
		ram_block1a_291.port_a_data_out_clear = "none",
		ram_block1a_291.port_a_data_out_clock = "clock0",
		ram_block1a_291.port_a_data_width = 1,
		ram_block1a_291.port_a_first_address = 98304,
		ram_block1a_291.port_a_first_bit_number = 3,
		ram_block1a_291.port_a_last_address = 106495,
		ram_block1a_291.port_a_logical_ram_depth = 130400,
		ram_block1a_291.port_a_logical_ram_width = 24,
		ram_block1a_291.ram_block_type = "AUTO",
		ram_block1a_291.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_292
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_292portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_292.clk0_core_clock_enable = "ena0",
		ram_block1a_292.clk0_input_clock_enable = "none",
		ram_block1a_292.clk0_output_clock_enable = "none",
		ram_block1a_292.connectivity_checking = "OFF",
		ram_block1a_292.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_292.init_file_layout = "port_a",
		ram_block1a_292.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_292.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99FFFFFFFFFFFFFFFFFFFFFFCFFBFFFFFFFFFFFFFFFFFFFFF300DFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFD0000FFFFFFFFFFFFFFFFFFFFA00007FFFFFFFFFFFFFFFE87F40BD02FFFFFFFFFFFFFF8C3FF8781C0FFFFFFFFFFFFFFA003F0200607FFFFFFFFFFFFE800030C0030BFFFFFFFFFFFFE00006080010FFFFFFFFFFFFFC062000000187FFFFFFFF8AFF41630010FF005FFFFFFFEF1FE81006013FFC85FFFFFFFD001E0200303FFFD87FFFFFFFC00050C00102FFFF07FFFFFFE800020800002FFFF0,
		ram_block1a_292.mem_init1 = 2048'hFFFF810027C16CE062794FFFFFFFFC1004FE964662232BFFFFFFFE61003FF1CE7EFE053FFFFFFFF79001BFB2E7BE70BFFFFFFFFFF58001E9233AC716FFFFFFFFFD88002E1873AC229FFFFFFFFFF8800DC18EE08037FFFFFFFFFF8C001E386600167FFFFFFFFFFD400067860002CFFFFFFFFFFFAA00007C00001FFFFFFFFFFFFFD00000000016FFFFFFFFFFFFF64000000004DFFFFFFFFFFFFFFA0000000137FFFFFFFFFFFFFEC00000004FFFFFFFFFFFFFFFEF40000013FFFFFFFFFFFFFFFFF9000008FFFFFFFFFFFFFFFFFFF200087FFFFFFFFFFFFFFFFFFFE0007DFFFFFFFFFFFFFFFFFFD7FFFD7FFFFFFFFFFFFFFFFFFFCBFA3FFFFFFFFFFFFFFFFFFFFFCE,
		ram_block1a_292.mem_init2 = 2048'hFFFFFA18006FFCFFFF2038D99FFFFF43E007FF8FFFF603EF1BFFFFF99E01FFFE7FFE4039FF7FFFFA9BF00BFFE7FFE403C017FFFFBC0F02FFFE7FFC800738FFFFFED9601FFFF7FFC807103FFFFFA90F05FFFF3FF4800029FFFF9A030037FFF3FE1803483FFFF1F3BC0BFFFEBFC100058BFFFE3DA1407FFFF9F8100FBC8FFFC2E91C15FFFF1F0100CFA7FFF85ECAF09FFFF8E01009674FFFF0F1EE1FFFFF98010005E7FFDF0B0E057FFFFF803009D3DFFBE5844037FFFFEC0300E0E9FF5EA94706FFFFFEC0200FDF9FE9320FF95FFFFFE60200FC39FB32C4232BFFFFFF30200E2730E1200001BFFFFFFF0200228C0D22060037FFFFFFD8300079DB36083B0FFFFF,
		ram_block1a_292.mem_init3 = 2048'h8000007FE271CDC70FFE001FE800000FFC438B4C2477F0017F800001FF903B00E34E7F003FF800003FF2203A659B27F802BE800007FE4731830364F9802FF80000FFCC73001637951402BE80001FFC8238072FD830C02BE80003FF920384801F249C02BF80007FF271131819741FE02BE8000FFE47389BB134A8FC02FE8001FFC823C835FADAE7C02BF8003FFC810185BFF80CFC03FF8007FF90104AFFFFFF87C01BF800FFF23BE55E7FFFF91C017E801FFF27959EFFFFFFC3E017E803FFE4180471FFFFF8B0057F807FFC8021E01FFFFFB30077F80FFFC80FBF83FFFFF34002FF41FFF98630F03FFFFFF1803FF43FFF90786087FFFFDDC00AFFC7FFF3030318,
		ram_block1a_292.operation_mode = "rom",
		ram_block1a_292.port_a_address_clear = "none",
		ram_block1a_292.port_a_address_width = 13,
		ram_block1a_292.port_a_data_out_clear = "none",
		ram_block1a_292.port_a_data_out_clock = "clock0",
		ram_block1a_292.port_a_data_width = 1,
		ram_block1a_292.port_a_first_address = 98304,
		ram_block1a_292.port_a_first_bit_number = 4,
		ram_block1a_292.port_a_last_address = 106495,
		ram_block1a_292.port_a_logical_ram_depth = 130400,
		ram_block1a_292.port_a_logical_ram_width = 24,
		ram_block1a_292.ram_block_type = "AUTO",
		ram_block1a_292.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_293
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_293portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_293.clk0_core_clock_enable = "ena0",
		ram_block1a_293.clk0_input_clock_enable = "none",
		ram_block1a_293.clk0_output_clock_enable = "none",
		ram_block1a_293.connectivity_checking = "OFF",
		ram_block1a_293.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_293.init_file_layout = "port_a",
		ram_block1a_293.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_293.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFFFFFFFFFFF300CFFFFFFFFFFFFFFFFFFFFF80017FFFFFFFFFFFFFFFFFFFD0000BFFFFFFFFFFFFFFFFFFFA00005FFFFFFFFFFFFFFFCA7FC07E02FFFFFFFFFFFFFFFC3DF85FF817FFFFFFFFFFFFFE003F07FFC07FFFFFFFFFFFFE8000B07FFE0BFFFFFFFFFFFFE000060FFFF0FFFFFFFFFFFFFC01C001FFFF07FFFFFFFF913FC0FF801FFFF87FFFFFFFEF1EE83FFC01FFFF85FFFFFFFB001E07FFE01FFFD87FFFFFFF4000707FFF00FFFF07FFFFFFE800020FFFF80FFFF0,
		ram_block1a_293.mem_init1 = 2048'hFFFD800007E4493DFE007FFFFFFFFC0004FEC903FAC00DFFFFFFFFE0003FF992673001BFFFFFFFF70001AFB32222003FFFFFFFFFB00000E322620007FFFFFFFFFD80000F38FA2000FFFFFFFFFFF80005C58E60003FFFFFFFFFFF80001F386600077FFFFFFFFFFD000067960000FFFFFFFFFFFFE800007C00001FFFFFFFFFFFFFC000000000077FFFFFFFFFFFF60000000000EFFFFFFFFFFFFFB8000000003BFFFFFFFFFFFFFFC00000000F7FFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFB8000000FFFFFFFFFFFFFFFFFDF000007FFFFFFFFFFFFFFFFFFFE0007E7FFFFFFFFFFFFFFFFFCFFFFFBFFFFFFFFFFFFFFFFFFFAFFEBFFFFFFFFFFFFFFFFFFFFFF1,
		ram_block1a_293.mem_init2 = 2048'h000007F8007FFBFFFF00383D800000FC0007FFBFFFF003FF5800000FE000FFFDFFFE0007BF00000525F00FFFDFFFE00030E800003E0F00BFFFFFFC00072500000EF8801BFFEFFFC0070FC00001A8F001FFFEFFF40011C600001A1F0037FFEFFE00010DC00001B33C03FFFF7FC000077600003D5E406FFFFFF8000F80700003FCE005FFFF7F0000C0D800001FB900FFFFFFE0000B703000F89FE01BFFFFB80000042A003F1DF601FFFFFF80000A846007F0FB8037FFFFDC0000E18E00FEAED806FFFFFEC0000FF3601F26F7007FFFFFFE0000FC6604D37FA00DFFFFFFF0000E6C8F4DBB5C01FFFFFFFF00002199FBF37EE037FFFFFFB800003B24DBF5B407FFFF,
		ram_block1a_293.mem_init3 = 2048'h7FFFFFFFE000010307FE001FF7FFFFFFFC00059024F7F001FE7FFFFFFF8003E5324E7F001BF7FFFFFFF001F41A4887F800BF7FFFFFFE002D61FC9479800FE7FFFFFFC00BF73B13479400FE7FFFFFFC01F6E5992462C00FE7FFFFFF801DFBEB448DDC00FF7FFFFFF001EB3EE4111FE00FE7FFFFFE00BF1F6E4003FC00FE7FFFFFC01DFD3E04FFA7C00BE7FFFFFC00F58FC007F0FC01BE7FFFFF8017AAF000005FC01FF7FFFFF003DD5E8000071C01FE7FFFFF006782E0000003E017F7FFFFE007D870000004F001FF7FFFFC001F40000000698037F7FFFFC00F7E0000000A8003FF3FFFF8003F700000000C803FFBFFFF8007A080000021C003FF3FFFF000FF18,
		ram_block1a_293.operation_mode = "rom",
		ram_block1a_293.port_a_address_clear = "none",
		ram_block1a_293.port_a_address_width = 13,
		ram_block1a_293.port_a_data_out_clear = "none",
		ram_block1a_293.port_a_data_out_clock = "clock0",
		ram_block1a_293.port_a_data_width = 1,
		ram_block1a_293.port_a_first_address = 98304,
		ram_block1a_293.port_a_first_bit_number = 5,
		ram_block1a_293.port_a_last_address = 106495,
		ram_block1a_293.port_a_logical_ram_depth = 130400,
		ram_block1a_293.port_a_logical_ram_width = 24,
		ram_block1a_293.ram_block_type = "AUTO",
		ram_block1a_293.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_294
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_294portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_294.clk0_core_clock_enable = "ena0",
		ram_block1a_294.clk0_input_clock_enable = "none",
		ram_block1a_294.clk0_output_clock_enable = "none",
		ram_block1a_294.connectivity_checking = "OFF",
		ram_block1a_294.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_294.init_file_layout = "port_a",
		ram_block1a_294.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_294.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFCFF3FFFFFFFFFFFFFFFFFFFFF7FFE7FFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFDFFFFBFFFFFFFFFFFFFFF76FFBFFFFCFFFFFFFFFFFFFFE3C1E7BFFFEFFFFFFFFFFFFFF9FFC6FFFFFFFFFFFFFFFFFFFF7FFF0FFFFFF7FFFFFFFFFFFFDFFFF9FFFFFF7FFFFFFFFFFFFBFFFFFFFFFFFBFFFFFFFFDF7FBFFFFFFFFFFFBFFFFFFFE0E0F7FFFFFFFFFFFBFFFFFFF8FFE3FFFFFFFFFFDF9FFFFFFFBFFFAFFFFFFEFFFF79FFFFFFF7FFFDFFFFFFEFFFF7,
		ram_block1a_294.mem_init1 = 2048'hFFFD800037E4492462007FFFFFFFFC0004FEC90262000FFFFFFFFFE0003FF992663001FFFFFFFFFF00019F9326220037FFFFFFFFB00001E102620006FFFFFFFFFD80008F38F22000DFFFFFFFFFF80009D18E60003BFFFFFFFFFF80001FB8660007FFFFFFFFFFFD000067B60000FFFFFFFFFFFFE800007C00001FFFFFFFFFFFFFC000000000077FFFFFFFFFFFF60000000000FFFFFFFFFFFFFFB8000000003BFFFFFFFFFFFFFDC00000000FFFFFFFFFFFFFFFFF00000003DFFFFFFFFFFFFFFFB8000000F7FFFFFFFFFFFFFFFFF000007DFFFFFFFFFFFFFFFFF7E0007EFFFFFFFFFFFFFFFFFFEFFFFF7FFFFFFFFFFFFFFFFFFFCFFE7FFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_294.mem_init2 = 2048'hFFFFFDF8007FFFFFFF0038067FFFFF800007FFBFFFF003FF27FFFFF00000DFFBFFFE0000E0FFFFFE23F00FFFFFFFE000001FFFFFC01F00BFFFFFFC0007E3FFFFF10E001FFFDFFFC007003FFFFE400001FFFFFFF4000003FFFFE61F003FFFEFFE00002C3FFFFE103C03FFFFFFC0000701FFFFC140407FFFFFF8000F801FFFFC0C0005FFFFFF0000C0C1FFFFE83800FFFFFFE0000AF01FFF0141E01BFFFFF800004021FFE0930601FFFFFF80000B847FFC0C18003FFFFFFC0000E18BFF8040C006FFFFFEC0000FF33FF04087007FFFFFFE0000FC67FE008C200FFFFFFF70000EAC9F80084001BFFFFFFF000023990920460037FFFFFFF800007B2492443007FFFF,
		ram_block1a_294.mem_init3 = 2048'hFFFFFFFFE00001070FFE001FFFFFFFFFFC00021064FFF001FFFFFFFFFF800309264E7F001FEFFFFFFFF00032124B87F800FEFFFFFFFE0021052494F9800BEFFFFFFFC003115213579400BEFFFFFFFC003081092470C00BEFFFFFFF80018880048D5C00BFFFFFFFF001080800111FE00BEFFFFFFE0038041F8023FC00BEFFFFFFC001C083FF00E7C00FEFFFFFFC0004007FFFF8FC01FEFFFFFF8010248FFFFFDFC01FEFFFFFF003C331FFFFFD1C01FFFFFFFF0007111FFFFFE3E017FFFFFFE000180FFFFFFEF0017FFFFFFC000067FFFFFFFA403FFFFFFFC00F00BFFFFFFE0003FF7FFFF8003E8FFFFFFF80003FF7FFFF8000217FFFFFF1C002FFFFFFF0000107,
		ram_block1a_294.operation_mode = "rom",
		ram_block1a_294.port_a_address_clear = "none",
		ram_block1a_294.port_a_address_width = 13,
		ram_block1a_294.port_a_data_out_clear = "none",
		ram_block1a_294.port_a_data_out_clock = "clock0",
		ram_block1a_294.port_a_data_width = 1,
		ram_block1a_294.port_a_first_address = 98304,
		ram_block1a_294.port_a_first_bit_number = 6,
		ram_block1a_294.port_a_last_address = 106495,
		ram_block1a_294.port_a_logical_ram_depth = 130400,
		ram_block1a_294.port_a_logical_ram_width = 24,
		ram_block1a_294.ram_block_type = "AUTO",
		ram_block1a_294.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_295
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_295portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_295.clk0_core_clock_enable = "ena0",
		ram_block1a_295.clk0_input_clock_enable = "none",
		ram_block1a_295.clk0_output_clock_enable = "none",
		ram_block1a_295.connectivity_checking = "OFF",
		ram_block1a_295.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_295.init_file_layout = "port_a",
		ram_block1a_295.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_295.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFF81FF000001FFFFFFFFFFFFFFC003F000000FFFFFFFFFFFFFF0000E0000007FFFFFFFFFFFFE000060000007FFFFFFFFFFFFC000000000003FFFFFFFFFFFF8000000000003FFFFFFFFE0FF0000000000003FFFFFFFF001F0000000000003FFFFFFFC00060000000000203FFFFFFF000000000001000083FFFFFFE00000000000100008,
		ram_block1a_295.mem_init1 = 2048'hFFFE7FFFC81BB6DB9DFF9FFFFFFFE3FFFB0136E59DFFF3FFFFFFFF1FFFC0066C19CFFE7FFFFFFFF8FFFE400CC1DDFFCFFFFFFFFFCFFFF810CC1DFFF9FFFFFFFFFE7FFF100405DFFF3FFFFFFFFFE7FFF222419FFFC7FFFFFFFFFF7FFFE04499FFF8FFFFFFFFFFFAFFFF9849FFFF1FFFFFFFFFFFD7FFFF83FFFFE3FFFFFFFFFFFE3FFFFFFFFFF8FFFFFFFFFFFFF9FFFFFFFFFF1FFFFFFFFFFFFFC7FFFFFFFFC7FFFFFFFFFFFFFE3FFFFFFFF0FFFFFFFFFFFFFFF0FFFFFFFC3FFFFFFFFFFFFFFFC7FFFFFF0FFFFFFFFFFFFFFFFE0FFFFF83FFFFFFFFFFFFFFFFF81FFF81FFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_295.mem_init2 = 2048'hFFFFFE07FF9FF80000FFC7F9FFFFFFFFFFF9FFC0000FFC00FFFFFFFFFFFF3FFC0001FFFF1FFFFFFFC00FF3FFC0001FFFE1FFFFFFFE00FF7FFC0003FFF81FFFFFFFF1FFE7FFE0003FF8FFFFFFFFC7FFFE7FFE000BFFE1FFFFFFFC20FFCFFFF001FFFE13FFFFFFE1C3FCFFFF003FFFF8FFFFFFFEBFBF9FFFF007FFF07FFFFFFFF3FFFBFFFF80FFFF3F3FFFFFB7C7FF3FFFF81FFFF40FFFFFF9BE1FE7FFFFC7FFFF83DFFFFF8CF9FE7FFFFC7FFFF47BBFFFF8E7FFCFFFFFE3FFFF1E77FFFFCF3FF9FFFFFF3FFFF00CFFFF3F78FF9FFFFFF1FFFF039BFFF373DFF3FFFFFF8FFFF1137FFF37BFFE7FFFFFF8FFFFC066F6DBB9FFCFFFFFFFC7FFFC04DB6DBBCFF8FFFF,
		ram_block1a_295.mem_init3 = 2048'h000000001FFFFEE0C001FFE7F000000003FFFCEE18000FFE7F000000007FFCC6C18000FFE7F00000000FFFCC6D344007FF7F00000001FFDEE2DB68067FF7F00000003FFCEE2DEC880BFF7F00000003FFCF7EF6DB813FF7F00000007FFE777FFB7223FF7E0000000FFEF7F7FFEEE01FF7F0000001FFC79BFFFFDC03FF7F0000003FFE38FFFFFF183FF7F0000003FFFBCFFFFFFF03FE7F0000007FEFDC7FFFFFE03FE7F000000FFC3EEFFFFFFEE3FE7F000000FFF8CFFFFFFFFC1FEFF000001FFFE47FFFFFFF0FFEFF000003FFFF83FFFFFFC43FCFF000003FF0FF7FFFFFFD83FCFF800007FFC07FFFFFFFF87FCFF800007FFFC3FFFFFFFE3FFDFF80000FFFFE1F,
		ram_block1a_295.operation_mode = "rom",
		ram_block1a_295.port_a_address_clear = "none",
		ram_block1a_295.port_a_address_width = 13,
		ram_block1a_295.port_a_data_out_clear = "none",
		ram_block1a_295.port_a_data_out_clock = "clock0",
		ram_block1a_295.port_a_data_width = 1,
		ram_block1a_295.port_a_first_address = 98304,
		ram_block1a_295.port_a_first_bit_number = 7,
		ram_block1a_295.port_a_last_address = 106495,
		ram_block1a_295.port_a_logical_ram_depth = 130400,
		ram_block1a_295.port_a_logical_ram_width = 24,
		ram_block1a_295.ram_block_type = "AUTO",
		ram_block1a_295.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_296
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_296portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_296.clk0_core_clock_enable = "ena0",
		ram_block1a_296.clk0_input_clock_enable = "none",
		ram_block1a_296.clk0_output_clock_enable = "none",
		ram_block1a_296.connectivity_checking = "OFF",
		ram_block1a_296.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_296.init_file_layout = "port_a",
		ram_block1a_296.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_296.mem_init0 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFCE1BFFFFFFFFFFFFFFFFFFFFF5803FFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFD87E1BFFFFFFFFFFFFFFFFFFFE18187FFFFFFFFFFFFFFF23FF86BCC1FFFFFFFFFFFFFF834DE4B0093FFFFFFFFFFFFFFB009F120048FFFFFFFFFFFFFE400000400283FFFFFFFFFFFFB0E38D28001CBFFFFFFFFFFFFE3794201C3847FFFFFFFFDBFF0441607583283FFFFFFFDC1CECB004047C30A5FFFFFFFC007A1400286C002A1FFFFFFFA00079C001460001A3FFFFFFEC7BC5387F08602C0E,
		ram_block1a_296.mem_init1 = 2048'hFFFFAE2F572F5CE560C1EFFFFFFFE64C0FD7CD6E4DC209FFFFFFFE522AB28FA22AAD52BFFFFFFFFC7AD36D4E07B73F57FFFFFFFF99CB7060083DB9E5FFFFFFFFFEC4E61B106C5ECA7FFFFFFFFFF270E412C33E6CBFFFFFFFFFFF86CF07E08ABCDCFFFFFFFFFFFF73FDB43307ECEFFFFFFFFFFF90DE3518A9F211FFFFFFFFFFFC1A86B3CC9D05FFFFFFFFFFFFF91594FEC95CCFFFFFFFFFFFFFEFB69865A6B3FFFFFFFFFFFFFFD2D3035B9C7FFFFFFFFFFFFFF47B870D961FFFFFFFFFFFFFFFC571F1AFBFFFFFFFFFFFFFFFFECD60D069FFFFFFFFFFFFFFFFF5D3A5477FFFFFFFFFFFFFFFFFE691BB3FFFFFFFFFFFFFFFFFFF9BFA7FFFFFFFFFFFFFFFFFFFFFDE,
		ram_block1a_296.mem_init2 = 2048'hBFFFF943C1AFF9B24D006BE077FFFF5C2F9BFFF24DB3C6A099FFFFF2B43F9FFC493361CE5BDFFFFDDE703DFFB126DAFD4047FFFE90130F7FFF24D86C100DFFFFE183B857FFC4DB0402FF7FFFFC4A3A5A7FFF9B244FC207FFFFA25A88DFFFEB6CCF07B15FFFFB018E3BFFFFDD91BDF11EFFFA9B5EC1FFFFF7B228DFF5FFFF56C769F1FFFF8E4BE92250FFF3F6C85ABFFFFE49C928698FFE2808363FFFFFA52E7545D8FFFC83431D7FFFFEA6A99DD5FFF9B0A45117FFFFD6D779EA95FF2B79F416FFFFFE133F865A1FDB0E1FA71FFFFFE067F7C1DDFD6051F841FFFFFF147DDAD1599F357B1EBFFFFFFC3323C0AA5B787F2307FFFFFFCEDC7852D2DEBB62DFFFFF,
		ram_block1a_296.mem_init3 = 2048'h400004D93BAE98810FFCCB27EE00009B2635044C1854CD52FFC0001324A735CDF30A35A5A7F400026C9187EC52BF295289BE40004D92B08E231ABC2D5613F40009B23FDA996B649013DE3FC001324465DD2603AF916FC3F40026C833E37E2A38525FED3E4004D9244D2EBC1AE368608BE4009B27C83BD8809E2569AD3EC01364EBB311F0FE20B6AA67E4026C93FF75C2FFF259031EFEC04D92E2374CEBFFFF606BF7EC09B277CFE61F7FFFFAC951FE61B64C3CA60647FFFFF9C947EC26C9041D2CB4FFFFFC05F37EE4D927B965A00FFFFF9BA8EFF89B26A0FF976DFFFFF3830B7FAB64D17949125FFFFF8C4E0FF66493F147A29BFFFFD017FBFF4D926CEAA517,
		ram_block1a_296.operation_mode = "rom",
		ram_block1a_296.port_a_address_clear = "none",
		ram_block1a_296.port_a_address_width = 13,
		ram_block1a_296.port_a_data_out_clear = "none",
		ram_block1a_296.port_a_data_out_clock = "clock0",
		ram_block1a_296.port_a_data_width = 1,
		ram_block1a_296.port_a_first_address = 98304,
		ram_block1a_296.port_a_first_bit_number = 8,
		ram_block1a_296.port_a_last_address = 106495,
		ram_block1a_296.port_a_logical_ram_depth = 130400,
		ram_block1a_296.port_a_logical_ram_width = 24,
		ram_block1a_296.ram_block_type = "AUTO",
		ram_block1a_296.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_297
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_297portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_297.clk0_core_clock_enable = "ena0",
		ram_block1a_297.clk0_input_clock_enable = "none",
		ram_block1a_297.clk0_output_clock_enable = "none",
		ram_block1a_297.connectivity_checking = "OFF",
		ram_block1a_297.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_297.init_file_layout = "port_a",
		ram_block1a_297.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_297.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFE183FFFFFFFFFFFFFFFFFFFFF6813FFFFFFFFFFFFFFFFFFFFE80007FFFFFFFFFFFFFFFFFFFC87E13FFFFFFFFFFFFFFFFFFFC1DB83FFFFFFFFFFFFFFFA2FF4681C3FFFFFFFFFFFFFF9AB9F4C00327FFFFFFFFFFFFF100CF9800387FFFFFFFFFFFFE4001B1800083FFFFFFFFFFFFB0FF8F20000C7FFFFFFFFFFFFE3E2C221FF8CBFFFFFFFFED3FC600A067A7EC1FFFFFFFCF00FCC00106A00521FFFFFFFF805618000868001E5FFFFFFF200099000045000067FFFFFFFC7FC7307F04503C0A,
		ram_block1a_297.mem_init1 = 2048'hFFFDE98300EB2A2BA7C45FFFFFFFE126C6CE9E04A506B7FFFFFFFE5BA9942B94654257FFFFFFFFFE0BB611D0E0084ADFFFFFFFFFB696D1A3A9216B5DFFFFFFFFFC61538B066800FD1FFFFFFFFFE2DA5C838C0D0AC3FFFFFFFFFF189A953C20DA42FFFFFFFFFFFA2556D7E12D5A4FFFFFFFFFFF936B59E69B5675FFFFFFFFFFFD3B2B3C3DB4B17FFFFFFFFFFFE3992701DB317FFFFFFFFFFFFF80C4E01C9CD3FFFFFFFFFFFFFF5B1C00C7377FFFFFFFFFFFFFE01C0703A85FFFFFFFFFFFFFFF8EBE0F927FFFFFFFFFFFFFFFFC798031B9FFFFFFFFFFFFFFFFF632B3D87FFFFFFFFFFFFFFFFFC4A059BFFFFFFFFFFFFFFFFFFF9FA43FFFFFFFFFFFFFFFFFFFFFA6,
		ram_block1a_297.mem_init2 = 2048'hBFFFFD3482BFFE6924F4719927FFFF1FCC37FFA9249CB8DF80FFFFD7963A7FFBA497A8DE811FFFFDD83055FFDC92407CB00FFFFE3608F57FFE924BD345D7FFFFCC7E98B7FFDE4955037E5FFFF9A013E87FFFC96F1FB1FDFFFF4E609947FFFD25A2F1735FFFFDE0E1D1FFFF64B1A2CA15FFF8D007C24FFFF896EA02493FFF3C7C67AFFFFFB2DA481587FFF86DA7461FFFFCDB232558AFFEF072B1ABFFFFFB6FDD413FFFF91A7FC8FFFFFCEDE5D7E25FF9E0168DEFFFFFE9B75D1F0DFF2AEC7D29FFFFFFD635C1CA9FCB3724A2FFFFFFE3D75E30FEFFF187A8C5FFFFFFE2B5C7FF70F713D37EBFFFFFFA6350E02D8F98A95DA7FFFFFFD9B61C741394310AAAFFFF,
		ram_block1a_297.mem_init3 = 2048'hA00005B4AC80FF8188D69107FA0000B69559B441647696563FA0001692C21629964266C8C3E80002DA5D22945FC64D9B1A7F00005B4B276CE1AE388666A7F8000B691526952D25524CE93E8001692534319E0B71B08C87E0002DA47B00E92383D6A38D7F0005B493237C38F7F3C07C13E000B6912F99C7509AA06B44BF8016D21105D99CF44CFBF4D3F802DA4FAFF0CC7FEFEB5ED8FF005B49AA1E64B3FFFF76F48FE80B69394426FBFFFFFA7FAC7F216D25ADB50097FFFF8DFECFE22DA492BEC86EFFFFF8B9E1FE25B49196F5074FFFFF91C987FAB6925DFD308FFFFFFB0214FF06D24D2C636B5FFFFE3C91CFFCD2498BB743D7FFFFDA7BD5FF2B492A5FC019,
		ram_block1a_297.operation_mode = "rom",
		ram_block1a_297.port_a_address_clear = "none",
		ram_block1a_297.port_a_address_width = 13,
		ram_block1a_297.port_a_data_out_clear = "none",
		ram_block1a_297.port_a_data_out_clock = "clock0",
		ram_block1a_297.port_a_data_width = 1,
		ram_block1a_297.port_a_first_address = 98304,
		ram_block1a_297.port_a_first_bit_number = 9,
		ram_block1a_297.port_a_last_address = 106495,
		ram_block1a_297.port_a_logical_ram_depth = 130400,
		ram_block1a_297.port_a_logical_ram_width = 24,
		ram_block1a_297.ram_block_type = "AUTO",
		ram_block1a_297.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_298
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_298portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_298.clk0_core_clock_enable = "ena0",
		ram_block1a_298.clk0_input_clock_enable = "none",
		ram_block1a_298.clk0_output_clock_enable = "none",
		ram_block1a_298.connectivity_checking = "OFF",
		ram_block1a_298.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_298.init_file_layout = "port_a",
		ram_block1a_298.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_298.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFDC2BFFFFFFFFFFFFFFFFFFFFFA817FFFFFFFFFFFFFFFFFFFFF4002FFFFFFFFFFFFFFFFFFFFD87E17FFFFFFFFFFFFFFFFFFFC1C385FFFFFFFFFFFFFFE717FC6FFC0FFFFFFFFFFFFFFE1DBFCFFFF2FFFFFFFFFFFFFF900F69BFFF9FFFFFFFFFFFFFFC00161FFFF8FFFFFFFFFFFFFE0FF8F2FFFFC3FFFFFFFFFFFFC3A2C22E007CBFFFFFFFFE77F47FF2078E5147FFFFFFFDEEDE4DFFF057FFEA3FFFFFFF980669BFFF85FFFF23FFFFFFF2000F9FFFF47FFFFA1FFFFFFFC7FC53F80F47FDBFA,
		ram_block1a_298.mem_init1 = 2048'hFFFC18CA63DEEBC0E27A7FFFFFFFED7894968B021A3145FFFFFFFED7CD27F3D203D0C93FFFFFFFF1CCDBAECBC40E0917FFFFFFFFC0E49521A944D824FFFFFFFFFEFE643E3A462C44FFFFFFFFFFEB6361104F18F9D3FFFFFFFFFF8B135B3887F623FFFFFFFFFFFDF998F8071CC45FFFFFFFFFFFCF8C61FF87314DFFFFFFFFFFFD8C33C0038C6A7FFFFFFFFFFFE721C7FFC70A8FFFFFFFFFFFFF9507000382CFFFFFFFFFFFFFFE1C1FFFC0B37FFFFFFFFFFFFFFDA00700653FFFFFFFFFFFFFFFD6C0007407FFFFFFFFFFFFFFFE99FFF001FFFFFFFFFFFFFFFFF7264545FFFFFFFFFFFFFFFFFFD7C02A3FFFFFFFFFFFFFFFFFFF9B58DFFFFFFFFFFFFFFFFFFFFFDA,
		ram_block1a_298.mem_init2 = 2048'h3FFFFE85A93FFD18E3F920EEE7FFFFDFF293FFB71C712A5364FFFFDDF7E85FFD638FB2C01E9FFFFA51A537FFD471DF5C3197FFFE0E1550FFFF0E3965921CFFFFD472DA53FFD5C70657041FFFFA6D9C227FFF78E3EAC0F3FFFF705EC49FFFFF1C44A384FFFFF6337544FFFEC38CCAF6E6FFFAE44FE94FFFFC718CA9C1AFFF7FD76487FFFF5E3982B000FFFF2D42431FFFFDC77D8C21DFFE186B086FFFFFF0E29781FAFFC8156A837FFFFF9C09791F7FFEED1434EFFFFFC789978D63FFFA05639AFFFFFFB1996A177FDC9E29D81FFFFFE63994AFC6FA51354703FFFFFFFE9969EC6FEE330626BFFFFFFEE59AC27158DBBAA4CFFFFFFF8038AC612D046F559BFFFF,
		ram_block1a_298.mem_init3 = 2048'h9FFFFB8C557BC345C2B248B7E9FFFF718BE254AC40B5B2CD3F1FFFEE715C4F42C34A6DA447EBFFFDC628EB1C4C588349443E3FFFB8C51F5044DBD019D25FF3FFF718FA7B0E1E739FCDA5BE3FFEE71BC3982072E2935A43EBFFDC633DBEA77408C4D6A13FBFFB8C79F59FBC3718912A5BEBFF718FF7A45D8E9AF4FEA1FF3FEE31F23F71BEF0FBA2AA0FE3FDC6394B87843FE0172AB4BE3FB8C7ECB09E93FFFF61AA6FEBF718FFB177FD7FFFFFFAA57E9EE31C124C0FF7FFFF82AA67E1DC639B30749EFFFFFA9CABFF9B8C73A564C50FFFFF9DDC1FF9718E3EAB3C21FFFFF1434A7FDE31C64EFEDEDFFFFECC749FFDCE385DF7424BFFFFF55942FF98C71891FF1C,
		ram_block1a_298.operation_mode = "rom",
		ram_block1a_298.port_a_address_clear = "none",
		ram_block1a_298.port_a_address_width = 13,
		ram_block1a_298.port_a_data_out_clear = "none",
		ram_block1a_298.port_a_data_out_clock = "clock0",
		ram_block1a_298.port_a_data_width = 1,
		ram_block1a_298.port_a_first_address = 98304,
		ram_block1a_298.port_a_first_bit_number = 10,
		ram_block1a_298.port_a_last_address = 106495,
		ram_block1a_298.port_a_logical_ram_depth = 130400,
		ram_block1a_298.port_a_logical_ram_width = 24,
		ram_block1a_298.ram_block_type = "AUTO",
		ram_block1a_298.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_299
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_299portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_299.clk0_core_clock_enable = "ena0",
		ram_block1a_299.clk0_input_clock_enable = "none",
		ram_block1a_299.clk0_output_clock_enable = "none",
		ram_block1a_299.connectivity_checking = "OFF",
		ram_block1a_299.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_299.init_file_layout = "port_a",
		ram_block1a_299.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_299.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFD3D3FFFFFFFFFFFFFFFFFFFFF07E2FFFFFFFFFFFFFFFFFFFFF3FFC7FFFFFFFFFFFFFFFFFFFF781EFFFFFFFFFFFFFFFFFFFF9E3C7FFFFFFFFFFFFFFFF45FF79813EFFFFFFFFFFFFFFA815E32004C7FFFFFFFFFFFFF8FF2F600026FFFFFFFFFFFFFCBFFE1E800177FFFFFFFFFFFF8F0076D000033FFFFFFFFFFFFDC633DC0000B7FFFFFFFFB5BFF9005F8066039FFFFFFFE209F30002FA20045DFFFFFFFD7F9E600017A80015DFFFFFFFDFFF368000BA00005DFFFFFFEB8038C00003A01805,
		ram_block1a_299.mem_init1 = 2048'hFFFCBAF3C8785EA41DBECFFFFFFFFF0F1BE5C84223D3DBFFFFFFFFD6F1C50D8C444E3BBFFFFFFFF81F1C28CBA6217757FFFFFFFFA9F8E851C9213FEDFFFFFFFFFE47860E1CE6503DFFFFFFFFFFE6FC6233CF9F07EFFFFFFFFFFEFBE3213819F1ECFFFFFFFFFFFE7E1F0868FC3CFFFFFFFFFFFFD1F07E037F0F67FFFFFFFFFFFC8FC3FFFF83E7FFFFFFFFFFFFF5BE07FFC0FB3FFFFFFFFFFFFF8DF800007EEFFFFFFFFFFFFFFF7FE0003FBA7FFFFFFFFFFFFFF63FF8FFEEFFFFFFFFFFFFFFFFD8FFFFF5D7FFFFFFFFFFFFFFFC2DFFF2E5FFFFFFFFFFFFFFFFFF51F9A67FFFFFFFFFFFFFFFFFCE3F8EFFFFFFFFFFFFFFFFFFFFFEEC7FFFFFFFFFFFFFFFFFFFFFF0,
		ram_block1a_299.mem_init2 = 2048'hC00005AC67FFFB07E05E404FF80000FFFE75FFD0FC01CC939D000025D7E6DFFD1F807CC0F0600007D16CE1FFB3F0239C201800018004CD3FFF7E06F9E4350000290A19E3FFC3C0FF9AE06000078E001A7FFF381D7311C60000B80443E7FFFB03C73DC9800007A0D335FFFF207DF31E730004FFF1279FFFFA0FFF327D5000BBAB9869FFFF71FCF31699000712ADBE5FFFFB3F0E36AFB001F89597FBFFFFF7E0E6C01300378299BBFFFFFFFC0E6646200611C7F38FFFFFE383E60E9200E0E31E7CFFFFFFB07E73A22036D8DC7EFFFFFFF007E73FA704E2CADBC7FFFFFF517E71D40F0EA81F1DBFFFFFFD1BE32063F3E8C7E3F7FFFFFFBF9F302F2472ECC77FFFFF,
		ram_block1a_299.mem_init3 = 2048'h7FFFFF83E3F230C2C5F1C79FF7FFFFF07C3FFE0E048F8E3EFEFFFFFE0FB7BC81F4085C63DBFFFFFFC1F4F3D43D0DE8C73DFE7FFFF83E9F6F85D0AC4C31D3F7FFFF07CBFCEA1B9B43839DFE7FFFE0F87BDEC67C605339C3F7FFFC1F0E3D55234097719D3E7FFF83F3F6FDC970436F19DFF7FFF07E7F871AAF1297199D3F7FFE0FDBFDE8CF0FBFFD99DBF7FFC1F872F7CFC01FF3998DFF7FF83FBF2FDE240000FB99FBEFFF07F3FA7EF7800007F99FFFFFE0FC5FE11AF800006399D7FFFC1F87CF94BF0000042F9BFF7F83F039DB873000001C1BAFFFF07E0733E50000000C813D7FBE0FC370AED22000013373BFFFC1F82E0862C000002A7F35FF783F06E0000C,
		ram_block1a_299.operation_mode = "rom",
		ram_block1a_299.port_a_address_clear = "none",
		ram_block1a_299.port_a_address_width = 13,
		ram_block1a_299.port_a_data_out_clear = "none",
		ram_block1a_299.port_a_data_out_clock = "clock0",
		ram_block1a_299.port_a_data_width = 1,
		ram_block1a_299.port_a_first_address = 98304,
		ram_block1a_299.port_a_first_bit_number = 11,
		ram_block1a_299.port_a_last_address = 106495,
		ram_block1a_299.port_a_logical_ram_depth = 130400,
		ram_block1a_299.port_a_logical_ram_width = 24,
		ram_block1a_299.ram_block_type = "AUTO",
		ram_block1a_299.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_300
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_300portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_300.clk0_core_clock_enable = "ena0",
		ram_block1a_300.clk0_input_clock_enable = "none",
		ram_block1a_300.clk0_output_clock_enable = "none",
		ram_block1a_300.connectivity_checking = "OFF",
		ram_block1a_300.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_300.init_file_layout = "port_a",
		ram_block1a_300.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_300.mem_init0 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99FFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF2005FFFFFFFFFFFFFFFFFFFFE80017FFFFFFFFFFFFFFFFFFFD0000FFFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFE07F407E02FFFFFFFFFFFFFF981FF81FF81FFFFFFFFFFFFFFC003F07FFC07FFFFFFFFFFFFE8000B07FFE0BFFFFFFFFFFFFE000060FFFF07FFFFFFFFFFFFC01C001FFFF07FFFFFFFF8AFF40FF801FE7F85FFFFFFFEE0DE83FFC01E00785FFFFFFFF001F07FFE01800187FFFFFFFC000507FFF00000007FFFFFFE800000FFFF8001800,
		ram_block1a_300.mem_init1 = 2048'hFFFE7903FC656C660381CFFFFFFFE3301F04F7E2051031FFFFFFFEB301FA0FFC4070067FFFFFFFFB501F8024C44300E7FFFFFFFFD900F5906747381BFFFFFFFFFFD80601240C70033FFFFFFFFFFC806DF2497F0023FFFFFFFFFF74033F007FF016FFFFFFFFFFF2401FFFDFFC02DFFFFFFFFFFFBE007FFFFF00B7FFFFFFFFFFFF1003FFFF80167FFFFFFFFFFFF74007FFC005CFFFFFFFFFFFFFEE0000000177FFFFFFFFFFFFFC600000005BFFFFFFFFFFFFFFFB400000161FFFFFFFFFFFFFFFFD000009C7FFFFFFFFFFFFFFFD3A000CCFFFFFFFFFFFFFFFFFF2F001E4FFFFFFFFFFFFFFFFFFD77FD93FFFFFFFFFFFFFFFFFFFA1F3DFFFFFFFFFFFFFFFFFFFFFDE,
		ram_block1a_300.mem_init2 = 2048'h80000063E05FFCFFE0607FD01000003FFE07FF8FFC060F132000000417E19FF8FF8040C1008000037C1C0BFFEFF00C1C11100000400BC37FFEFE0081F82E00000395181FFFEFC0081DF04000024160077FFFF80083D2EC0000443DC037FFF700183D5DC00008418F0FFFFF600303FAFC000101C1E06FFFFE00103C3DE000050D0019FFFF300103F7FE0000A864009FFFFF00B03DB6E00002207013FFFFD0190787FC0000980F877FFFFF83B07D71C0001994303FFFFFD07A07F1E80024792007FFFFFE8FA07C2F8007638B01DFFFFFE9FA07C07801D2087829FFFFFFCFA07F6FA02F0CA301FFFFFFFCFA03C014FFEA410037FFFFFFE7A03843DBF66E7004FFFF,
		ram_block1a_300.mem_init3 = 2048'h8000007FE60232C4400FC05FE800000FFC4073AE58007E017E800001FF88076FD58003E03FE800003FF302227F78E43F037F000007FE6062A5F77405F03BF00000FFC407015F378A4F83FF00001FF880299A1F9F53F827E00003FF30200D235F2C2F837E00007FF2071A086D3400F83FE0000FFE40380400A60B0783BE0001FFCC000C880125A07837F0003FF8820C4A0000040783BE0007FFB03866400000187813E800FFF603A23000000307807F801FFC20089D1000003C7817F803FF8C003C400000031F877F807FF0C1C082E000004C986FF80FFE083C9B7C0000054102FF01FFC180CEADC0000075F03FFC3FF81000433800000C3F0FFFC7FF03000203,
		ram_block1a_300.operation_mode = "rom",
		ram_block1a_300.port_a_address_clear = "none",
		ram_block1a_300.port_a_address_width = 13,
		ram_block1a_300.port_a_data_out_clear = "none",
		ram_block1a_300.port_a_data_out_clock = "clock0",
		ram_block1a_300.port_a_data_width = 1,
		ram_block1a_300.port_a_first_address = 98304,
		ram_block1a_300.port_a_first_bit_number = 12,
		ram_block1a_300.port_a_last_address = 106495,
		ram_block1a_300.port_a_logical_ram_depth = 130400,
		ram_block1a_300.port_a_logical_ram_width = 24,
		ram_block1a_300.ram_block_type = "AUTO",
		ram_block1a_300.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_301
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_301portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_301.clk0_core_clock_enable = "ena0",
		ram_block1a_301.clk0_input_clock_enable = "none",
		ram_block1a_301.clk0_output_clock_enable = "none",
		ram_block1a_301.connectivity_checking = "OFF",
		ram_block1a_301.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_301.init_file_layout = "port_a",
		ram_block1a_301.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_301.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFFFFFFFFFFF2004FFFFFFFFFFFFFFFFFFFFF80017FFFFFFFFFFFFFFFFFFFD0000BFFFFFFFFFFFFFFFFFFF800005FFFFFFFFFFFFFFFC27FC00002FFFFFFFFFFFFFFF81DF8000017FFFFFFFFFFFFFC003F0000007FFFFFFFFFFFFE8000B000000BFFFFFFFFFFFFE000060000007FFFFFFFFFFFFC000000000007FFFFFFFF913FC000000018007FFFFFFFEE0CE80000001FF805FFFFFFFB001E00000007FFE07FFFFFFF400070000001FFFF87FFFFFFE800000000001FE7F8,
		ram_block1a_301.mem_init1 = 2048'hFFFDFC03FF9BB6C263809FFFFFFFFF601FFB36E0671019FFFFFFFF7401FFF66E2670037FFFFFFFFF401F8F9EE663006FFFFFFFFFBA00F1F9CE27380CFFFFFFFFFFF006AE1C7E70019FFFFFFFFFFE0069E3C77F0037FFFFFFFFFFE0033EB87FF004FFFFFFFFFFFF001FFFEFFC00CFFFFFFFFFFFF4007FFFFF003BFFFFFFFFFFFFC003FFFF80047FFFFFFFFFFFF30007FFC001CFFFFFFFFFFFFF8C0000000067FFFFFFFFFFFFFE600000001C7FFFFFFFFFFFFFE700000007BFFFFFFFFFFFFFFFCC000001AFFFFFFFFFFFFFFFFCF80000E3FFFFFFFFFFFFFFFFF8F001F07FFFFFFFFFFFFFFFFFD2FFEC3FFFFFFFFFFFFFFFFFFF90017FFFFFFFFFFFFFFFFFFFFFE1,
		ram_block1a_301.mem_init2 = 2048'h7FFFFC1FE04FFC001F807FC40FFFFFBFFE01FFC003F80FEC83FFFFF417E0FFFC007F00C0407FFFFD85FC0BFFE00FF81C100FFFFF801FC17FFC01FF01FFDDFFFFF0011813FFE03FE01FF07FFFFC070002FFFF07FF03D0FFFFFF8023C027FFF0FFE03D33FFFFF040FF04FFFE1FFE03FDFDFFFE02E1E04FFFF1FFC03FFEFFFFC103000BFFFF0FFE03F73FFFF8405C00BFFFF8FFE03C4F7FFF0921F01BFFFFCFFC07C3CDFFE0110F827FFFFC7FC07DFBBFFC140C302FFFFFCFFC07FE73FFA121E007FFFFFF7FC07FDCBFF6190F009FFFFFF7FC07FF9BFFE0047809FFFFFF3FC07FD37FBC84E3013FFFFFFBFC03E1EEF6C087003FFFFFFF9FC0387CDB642A7004FFFF,
		ram_block1a_301.mem_init3 = 2048'h800000001C0233C7C7FFC007F80000000300723E3C7FFE017E80000000600722F3CE7FE013F80000000C02326DB747FF01FE00000001806380D3687DF01FF00000003007180DEC9D1F81BF0000000600391B76DBB3F803F0000000E02185B7FB723F813F0000000C0714C17FEEFFF81BF00000010038009F3DDCFF81FF0000003001C54BFE251FF81FF0000006020A0A7FFFFFFF813E0000004038520FFFFFE7F817F800000C03E190FFFFFEFF817F800003800F4C0FFFFFDFF80FE8000070002401FFFFFDFF837F80000F01C0C01FFFFFE4D83FF80001F03F8183FFFFFB0102FF80003E00F3003FFFFFF4700FF40007E0004007FFFFFFFF06FF4000FC000000,
		ram_block1a_301.operation_mode = "rom",
		ram_block1a_301.port_a_address_clear = "none",
		ram_block1a_301.port_a_address_width = 13,
		ram_block1a_301.port_a_data_out_clear = "none",
		ram_block1a_301.port_a_data_out_clock = "clock0",
		ram_block1a_301.port_a_data_width = 1,
		ram_block1a_301.port_a_first_address = 98304,
		ram_block1a_301.port_a_first_bit_number = 13,
		ram_block1a_301.port_a_last_address = 106495,
		ram_block1a_301.port_a_logical_ram_depth = 130400,
		ram_block1a_301.port_a_logical_ram_width = 24,
		ram_block1a_301.ram_block_type = "AUTO",
		ram_block1a_301.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_302
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_302portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_302.clk0_core_clock_enable = "ena0",
		ram_block1a_302.clk0_input_clock_enable = "none",
		ram_block1a_302.clk0_output_clock_enable = "none",
		ram_block1a_302.connectivity_checking = "OFF",
		ram_block1a_302.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_302.init_file_layout = "port_a",
		ram_block1a_302.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_302.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFFFFFFFFFFF7FFE7FFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7EFFBFFFFCFFFFFFFFFFFFFFE7E1E7FFFFEFFFFFFFFFFFFFFBFFC6FFFFFFFFFFFFFFFFFFFF7FFF0FFFFFF7FFFFFFFFFFFFDFFFF9FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFBFFFFFFFFDF7FBFFFFFFFFFFFBFFFFFFFE1F2F7FFFFFFFFFFFBFFFFFFF8FFE3FFFFFFFFFFFF9FFFFFFFBFFFAFFFFFFFFFFFF9FFFFFFF7FFFFFFFFFFFFFFFF,
		ram_block1a_302.mem_init1 = 2048'hFFFDFFFC300000199C7F3FFFFFFFFF5FE000000598EFE7FFFFFFFFF5FE000000198FFCBFFFFFFFF75FE06020059CFF97FFFFFFFFBBFF09022018C7F2FFFFFFFFFFEFF99000018FFE5FFFFFFFFFFEFF9E140080FFCBFFFFFFFFFFFFFCC0C4800FF97FFFFFFFFFFF7FE0002003FF7FFFFFFFFFFFFBFF800000FFCFFFFFFFFFFFFFFFFC00007FF97FFFFFFFFFFFF6FFF8003FFE7FFFFFFFFFFFFFA3FFFFFFFF8FFFFFFFFFFFFFFD1FFFFFFFE3FFFFFFFFFFFFFFFCFFFFFFF8DFFFFFFFFFFFFFFFE3FFFFFE37FFFFFFFFFFFFFFFF87FFFF0DFFFFFFFFFFFFFFFFF60FFE06FFFFFFFFFFFFFFFFFFFE000F7FFFFFFFFFFFFFFFFFFFDFFF3FFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_302.mem_init2 = 2048'hFFFFFE001FBFFBFFFFBF803FFFFFFFC001FBFFFFFFFFF0007FFFFFFBE81F5FFBFFFF7F3F5FFFFFFE0003F7FFDFFFF7E3E0FFFFFFFE103E7FFFFFFFFE00C3FFFFFFF6E7EFFFDFFFEFE00FBFFFFFE8FFFCFFFEFFFEFC2103FFFFFC003FDFFFFFFFFFC2203FFFFFA300F9FFFFFFFFFC0003FFFFFC5E1FBFFFFFFFDFC0001FFFFEF0FFF3FFFFFFFDFC0801FFFFF783FF7FFFFFFFDFC1801FFFF19E0FEBFFFFBFFFF84403FFFF9CF07CFFFFFFFFFF81003FFFECE3CFD7FFFFFFFFF80007FFDECE1FFBFFFFFFFFFF80007FF96670FF3FFFFFFFFFF80003FE137387F7FFFFFF7FFF80801FC1331CFEBFFFFFFFFFFC0000001338FFDFFFFFFFFFFFC4400009918FF9FFFF,
		ram_block1a_302.mem_init3 = 2048'h7FFFFFFFFBFDCC2400003FEFF7FFFFFFFFFF8FC0400801FEFF7FFFFFFFFFF8CC0400001FEFE7FFFFFFFFFDCE00030000FEBEFFFFFFFFFF9C660800020FEBFFFFFFFFFFF8E6600010007EBFFFFFFFFFFFC66480001007F3FFFFFFFFDFDE72480000807E3FFFFFFFFBF8E33680000007EBFFFFFFFF7FC79B7FC000007EBFFFFFFFFFFE38B7FFDA0007EBFFFFFFFFFDF185FFFFF8007EFEFFFFFFDFC78C7FFFFFC007EFE7FFFFFFFC1E7FFFFFFC007EFE7FFFFFFFF093FFFFFFE007EFF7FFFFF7FFC07FFFFFFE007D7F7FFFFFFE3F07FFFFFFC167D7F7FFFFEFC07EBFFFFFFC82FDFFFFFFFFFF02FFFFFFFF888FDFF3FFFFDFFF81FFFFFFF000FAFFBFFFFFFFFE1F,
		ram_block1a_302.operation_mode = "rom",
		ram_block1a_302.port_a_address_clear = "none",
		ram_block1a_302.port_a_address_width = 13,
		ram_block1a_302.port_a_data_out_clear = "none",
		ram_block1a_302.port_a_data_out_clock = "clock0",
		ram_block1a_302.port_a_data_width = 1,
		ram_block1a_302.port_a_first_address = 98304,
		ram_block1a_302.port_a_first_bit_number = 14,
		ram_block1a_302.port_a_last_address = 106495,
		ram_block1a_302.port_a_logical_ram_depth = 130400,
		ram_block1a_302.port_a_logical_ram_width = 24,
		ram_block1a_302.ram_block_type = "AUTO",
		ram_block1a_302.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_303
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_303portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_303.clk0_core_clock_enable = "ena0",
		ram_block1a_303.clk0_input_clock_enable = "none",
		ram_block1a_303.clk0_output_clock_enable = "none",
		ram_block1a_303.connectivity_checking = "OFF",
		ram_block1a_303.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_303.init_file_layout = "port_a",
		ram_block1a_303.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_303.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFF81FF000001FFFFFFFFFFFFFFC003F000000FFFFFFFFFFFFFF0000E0000007FFFFFFFFFFFFE000060000007FFFFFFFFFFFFC000000000003FFFFFFFFFFFF8000000000003FFFFFFFFE0FF0000000000003FFFFFFFF001F0000000000003FFFFFFFC00060000000000003FFFFFFF000000000000000003FFFFFFE00000000000000000,
		ram_block1a_303.mem_init1 = 2048'hFFFE03FFCFFFFFFFFFFFDFFFFFFFE0BFFFFFFFE7FFFFFBFFFFFFFF0BFFFFFFFE7FFFFF7FFFFFFFF8BFFFDF9FE3FFFFEFFFFFFFFFC5FFF8F1CE7FFFFDFFFFFFFFFC1FFF1F3CF7FFFFBFFFFFFFFFE1FFF3E3CFFFFFF7FFFFFFFFFF0FFFFF7CFFFFFEFFFFFFFFFFF8FFFFFFDFFFFF9FFFFFFFFFFFC7FFFFFFFFFFF3FFFFFFFFFFFE3FFFFFFFFFFEFFFFFFFFFFFFF9FFFFFFFFFF9FFFFFFFFFFFFFDFFFFFFFFFF3FFFFFFFFFFFFFEFFFFFFFFFCFFFFFFFFFFFFFFF3FFFFFFFF3FFFFFFFFFFFFFFF9FFFFFFFCFFFFFFFFFFFFFFFFE7FFFFFF3FFFFFFFFFFFFFFFFF9FFFFF9FFFFFFFFFFFFFFFFFFE1FFF0FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_303.mem_init2 = 2048'hFFFFFFFFFFDFF800007FFFF9FFFFFFFFFFFDFF800007FFFFFFFFFFFFFFFFBFFC0000FFFFBFFFFFFFE3FFFBFFC0000FFFE1FFFFFFFE0FFFBFFC0000FFFF3FFFFFFFF9FFF7FFE0001FFFFFFFFFFFC7FFFF7FFE0001FFE1FFFFFFFE3FFFEFFFE0001FFE1FFFFFFFF1FFFEFFFF0001FFFFFFFFFFFFBFFFDFFFF0003FFFFFFFFFFFFFFFFDFFFF8003FFFFFFFFFFBFFFFFBFFFF8003FFE7FFFFFF9FFFFF7FFFFC003FF83FFFFFF8FFFFF7FFFFC003FFEFFFFFFF8FFFFEFFFFFE003FFFFFFFFFFCFFFFCFFFFFE003FFFFFFFFF3FFFFFDFFFFFF003FFFFFFFFF3FFFFFBFFFFFF803FFF3FFFFF3FFFFF7FFFFFF803FFE3FFFFFBFFFFE7FFFFFFC03FFC3FFFFFFFFFFEFFFF,
		ram_block1a_303.mem_init3 = 2048'h0000000007FFFFE3CFFFFFF7F000000000FFFCFE3CF7FFFF7F000000001FFFC7E3CE7FFFF7F000000003FFFC7F7CC7FFFF7F000000007FFFE3FFFCFFFFF7E00000000FFFFF3FFFCF9FFF7E00000001FFFFFFFFFFE1FFFFE00000003FFFFFFFFFFF7FFFFE00000007FFFFFFFFFFFFFFF7E0000000FFFF9FFFFFFFFFFF7E0000000FFFF8FFFFFFFFFFF7E0000001FFFFCFFFFFFFFFFF7F0000003FFFFCFFFFFFFFFFF7F0000003FFFFEFFFFFFFFFFF7F0000007FFFCFFFFFFFFFFFF7F000000FFFFC7FFFFFFFFFFEFF000000FFFFE3FFFFFFFE3FEFF000001FFFFF7FFFFFFF83FEFF000001FFFC7FFFFFFFF87FEFF800003FFFE3FFFFFFFFFFFDFF800003FFFF1F,
		ram_block1a_303.operation_mode = "rom",
		ram_block1a_303.port_a_address_clear = "none",
		ram_block1a_303.port_a_address_width = 13,
		ram_block1a_303.port_a_data_out_clear = "none",
		ram_block1a_303.port_a_data_out_clock = "clock0",
		ram_block1a_303.port_a_data_width = 1,
		ram_block1a_303.port_a_first_address = 98304,
		ram_block1a_303.port_a_first_bit_number = 15,
		ram_block1a_303.port_a_last_address = 106495,
		ram_block1a_303.port_a_logical_ram_depth = 130400,
		ram_block1a_303.port_a_logical_ram_width = 24,
		ram_block1a_303.ram_block_type = "AUTO",
		ram_block1a_303.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_304
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_304portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_304.clk0_core_clock_enable = "ena0",
		ram_block1a_304.clk0_input_clock_enable = "none",
		ram_block1a_304.clk0_output_clock_enable = "none",
		ram_block1a_304.connectivity_checking = "OFF",
		ram_block1a_304.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_304.init_file_layout = "port_a",
		ram_block1a_304.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_304.mem_init0 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFFFFFFFFFFC9E3FFFFFFFFFFFFFFFFFFFFF67FDFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFC7A5EBFFFFFFFFFFFFFFFFFFF9F0AF9FFFFFFFFFFFFFFF5AFF7A1A5FFFFFFFFFFFFFFFBEB7E32BC0CFFFFFFFFFFFFFF4FF6EE5FFA77FFFFFFFFFFFFEBFFFDC3FFCF7FFFFFFFFFFFF8F4672DFFFF77FFFFFFFFFFFF9DFCBDD60063BFFFFFFFFF4FFB869AFB85A09FFFFFFFFC3E2E327F9791FFAB9FFFFFFFBFF8BE7FFF7B7FFC9DFFFFFFF5FFFC67FFE39FFFFDDFFFFFFF39F38F780EDEFC3FB,
		ram_block1a_304.mem_init1 = 2048'hFFFE4FC37DBA68370BE01FFFFFFFEFAE38EA54CE4FD481FFFFFFFFAAE58A11207886A0BFFFFFFFFD2E15F1CE86317727FFFFFFFF8450E0382A454DE5FFFFFFFFFD270FA8306AA5489FFFFFFFFFFAE96944822C466BFFFFFFFFFFBF8B4A444D65C07FFFFFFFFFFA545B301CF1F18FFFFFFFFFFFC0E2CE1E3A2E41FFFFFFFFFFFCD7131FF0998BFFFFFFFFFFFFFEB84701CC6ACFFFFFFFFFFFFFCD41800E38BFFFFFFFFFFFFFFE8303FE0C35FFFFFFFFFFFFFFE38F000F05BFFFFFFFFFFFFFFFBE1FFF065FFFFFFFFFFFFFFFFCB000013FFFFFFFFFFFFFFFFFF20CF3C7FFFFFFFFFFFFFFFFFFD20462FFFFFFFFFFFFFFFFFFFF8434FFFFFFFFFFFFFFFFFFFFFFE9,
		ram_block1a_304.mem_init2 = 2048'h9FFFF37BBAFFF91A351D1FA023FFFE4DB825FF8342A584C03C7FFFAC2CC41FFA68513BE2CE8FFFF7883049FF8D0A1A9681BBFFFF6005057FFCA347B1FEA6FFFF888492BBFFDE28BF4E774FFFF064296BFFFE451DD3D297FFFF9046774FFFECA3D63F582FFFD143FFB7FFFF546063044CFFF8679F624FFFF08DDE3492CFFF485CBECBFFFFE9A6A93FDFFFF8B2CA05DFFFF9346C683B3FFC430FEA13FFFFD287C687DBFFB88B1C0A7FFFFD14CC61715FF3E49E835FFFFFC62EC6C773FF82A44CE6FFFFFF661C67C8BFF63F6EF89FFFFFFACBC60096F9E1995C55FFFFFF327C524D49F8161F50BFFFFFFB4CCB40C3AE22FB3B6FFFFFFFCECC342806FC730576FFFF,
		ram_block1a_304.mem_init3 = 2048'hBFFFFE8D278498434DD0E197EFFFFFD1A7AFAC5A3459AE9BFFFFFFFA34BB4AA812082D714FE7FFFF469231CA3A7AE5230C3EFFFFE8D2046122A494E1B4CFFFFFFD1A12A1CD43E1864B8CBF7FFFA34DBC5117C5069328C3FFFFF469C0AA0AB622CAC58C3FFFFE8D10B194EA7BAD6D98CFFFFFD1A045291D2BED28F98C7F7FFA34432E1C63FFA9ED98C7FFFF468B732F081FFA67B98D7FFFE8D06A4E4057FFFF4118B7EFFD1A341B45FB3FFFF971887F7FA340BB5A55F7FFFFAB1897FFF4687BCE10B67FFFFC4989FF7E8D18B0D0803FFFFFA96D9FFFD1A325CB1496FFFFFCC1177FBA342570C3D6AFFFFF3D512FF742855B72037BFFFFE40B14FF6850A2E72608,
		ram_block1a_304.operation_mode = "rom",
		ram_block1a_304.port_a_address_clear = "none",
		ram_block1a_304.port_a_address_width = 13,
		ram_block1a_304.port_a_data_out_clear = "none",
		ram_block1a_304.port_a_data_out_clock = "clock0",
		ram_block1a_304.port_a_data_width = 1,
		ram_block1a_304.port_a_first_address = 98304,
		ram_block1a_304.port_a_first_bit_number = 16,
		ram_block1a_304.port_a_last_address = 106495,
		ram_block1a_304.port_a_logical_ram_depth = 130400,
		ram_block1a_304.port_a_logical_ram_width = 24,
		ram_block1a_304.ram_block_type = "AUTO",
		ram_block1a_304.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_305
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_305portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_305.clk0_core_clock_enable = "ena0",
		ram_block1a_305.clk0_input_clock_enable = "none",
		ram_block1a_305.clk0_output_clock_enable = "none",
		ram_block1a_305.connectivity_checking = "OFF",
		ram_block1a_305.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_305.init_file_layout = "port_a",
		ram_block1a_305.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_305.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9DFFFFFFFFFFFFFFFFFFFFFFEF9BFFFFFFFFFFFFFFFFFFFFF3011FFFFFFFFFFFFFFFFFFFFF40007FFFFFFFFFFFFFFFFFFFF03C0BFFFFFFFFFFFFFFFFFFFA1B385FFFFFFFFFFFFFFF87FFC0DAC3FFFFFFFFFFFFFF99F5F85BC617FFFFFFFFFFFFFA005E89FFF0FFFFFFFFFFFFFE0001B0BFFF8BFFFFFFFFFFFF8023022FFFECFFFFFFFFFFFFF8140C01FFFE4FFFFFFFFFE63F82F4C00F42EC1FFFFFFFD31CF027F5079FFB25FFFFFFFB802E0DFFE827FFCA5FFFFFFF8000E1FFFFC1FFFFA5FFFFFFF0318037FFF40FE7F6,
		ram_block1a_305.mem_init1 = 2048'hFFFEBEB90C5834D409EBCFFFFFFFEB0D8887E909D023F1FFFFFFFF11D89F3F4A3D764E3FFFFFFFF9EDC5BB1841E631F7FFFFFFFF8EEC6DD1C36B433EFFFFFFFFFE96E29F009C8F377FFFFFFFFFF9F603D180E729D7FFFFFFFFFFA3700EB822EC327FFFFFFFFFF0FB83378DF40EDFFFFFFFFFFFC59C0E1C3811E1FFFFFFFFFFFDECE01FF00672FFFFFFFFFFFFF3E78000039FCFFFFFFFFFFFFFFFBE0001C7F7FFFFFFFFFFFFFC5CFC01F3E4FFFFFFFFFFFFFFED70FFF0F03FFFFFFFFFFFFFFFDDE000FD67FFFFFFFFFFFFFFFE7BFFFC87FFFFFFFFFFFFFFFFFAB0F016FFFFFFFFFFFFFFFFFFCC0007FFFFFFFFFFFFFFFFFFFF9CE53FFFFFFFFFFFFFFFFFFFFF87,
		ram_block1a_305.mem_init2 = 2048'h0000011DE5AFFD3D857A50483800001568D7FFE7B0A361D7AD00003F6F4B7FFEF6113404BCA000001EA9A5FF9EC2634B90600001E2169AFFFFD848EC5F1300001995956FFFE909A68A99C000050563D47FFFE139E9F38A0001960314DFFFFC271D956F400023B029C8FFFFA4F5D996B80006C0FBED2FFFFE9ECD92314000EB73FE37FFFF0BDBD148E40018A8547A1FFFFA7B4B2B4CC001C259DA73FFFF8764B286DA00041E23F57FFFFE685B286B4007792D14BFFFFFE583B2F066009B01A49FFFFFFFD17B241BE00F282F931FFFFFF613B277E706938BBB2BFFFFFFA33B162C7131001E747FFFFFF953B1609FB313799CF7FFFFFFD77B9052A656F2B41BFFFF,
		ram_block1a_305.mem_init3 = 2048'h8000009EE31E5DA404BC8ECFE0000013DCF6839858EEEC6FBF0000027BACD46A568A5746E3E000004F769344736CE4F276FE800009EFD36266AAE80BA367F000013D83EAA8743F0F4A367E800027B0C009FFFBD430A363E80004F71D1835EFE71A9D363E80009ED16F6A89CC510AD363F80013D93B4A1FD4369C8D363F80027B3675C8AE010CEED363F0004F6C49A0804007BD2D36FF8009EC0DDAFE0C000086D377F0013D83E7A3F20000062D34FE8027B11373198800006FD357E804F623393033000007B134FF809EC66DAFC0D0000049C2C7F413D86E76DD43000009826FFF427B09C005BB8000001906BFF04F61FCDAE17C00001C6A6AFF49EC3F9F130E,
		ram_block1a_305.operation_mode = "rom",
		ram_block1a_305.port_a_address_clear = "none",
		ram_block1a_305.port_a_address_width = 13,
		ram_block1a_305.port_a_data_out_clear = "none",
		ram_block1a_305.port_a_data_out_clock = "clock0",
		ram_block1a_305.port_a_data_width = 1,
		ram_block1a_305.port_a_first_address = 98304,
		ram_block1a_305.port_a_first_bit_number = 17,
		ram_block1a_305.port_a_last_address = 106495,
		ram_block1a_305.port_a_logical_ram_depth = 130400,
		ram_block1a_305.port_a_logical_ram_width = 24,
		ram_block1a_305.ram_block_type = "AUTO",
		ram_block1a_305.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_306
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_306portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_306.clk0_core_clock_enable = "ena0",
		ram_block1a_306.clk0_input_clock_enable = "none",
		ram_block1a_306.clk0_output_clock_enable = "none",
		ram_block1a_306.connectivity_checking = "OFF",
		ram_block1a_306.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_306.init_file_layout = "port_a",
		ram_block1a_306.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_306.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFDC2BFFFFFFFFFFFFFFFFFFFFFE015FFFFFFFFFFFFFFFFFFFFFC002FFFFFFFFFFFFFFFFFFFFD03C07FFFFFFFFFFFFFFFFFFF812687FFFFFFFFFFFFFFE517FC16580FFFFFFFFFFFFFFE3D3F87C2A0FFFFFFFFFFFFFF800778A0051FFFFFFFFFFFFFF80016040020FFFFFFFFFFFFFD0410228001C3FFFFFFFFFFFFA00DC0080008BFFFFFFFFEE7F03BD8010C3147FFFFFFFD2EDE8380F044000E3FFFFFFFD80368800206000223FFFFFFF0000E08001C4000023FFFFFFF0208238001470000E,
		ram_block1a_306.mem_init1 = 2048'hFFFC35FEC180674964973FFFFFFFFB1FF7042E03826A6DFFFFFFFE94FF6046A45B31FCBFFFFFFFFD6FFA416AE05E6FB7FFFFFFFFEAFF98094B33B2F6FFFFFFFFFC8FFDB1241286BE5FFFFFFFFFF5FFF632C33C7FDFFFFFFFFFFFF7FFF0C4A011F3FFFFFFFFFFF5FFFCC85397FE8FFFFFFFFFFFB3FFF1E3C7FFD9FFFFFFFFFFFCFFFFE00FFFF1FFFFFFFFFFFFF7FFFFFFFFFE4FFFFFFFFFFFFFBBFFFFFFFFBBFFFFFFFFFFFFFDFFFFFFFFE6FFFFFFFFFFFFFFE07FFFFFF11FFFFFFFFFFFFFFFA9FFFFFC07FFFFFFFFFFFFFFFD63FFFC1BFFFFFFFFFFFFFFFFFC80F01B7FFFFFFFFFFFFFFFFFDBC07F7FFFFFFFFFFFFFFFFFFF8516DFFFFFFFFFFFFFFFFFFFFFDB,
		ram_block1a_306.mem_init2 = 2048'h7FFFF8E95FBFF93FFB1F9DC22FFFFFD333F1FFC7FF57F93B03FFFFDAE27F5FFCFFECBFD6591FFFFA8667EFFFDFFDA7F9D057FFFE36067EFFFEFFB1FF45F2FFFFC4F77FEBFFEFF607F2157FFFFF2DC27C7FFFFEC77E701DFFFE8C0697D7FFEFD81FE171BFFFDB215879FFFE7B07FEB555FFF8DC3E5F2FFFF3608FEB9A1FFF3A1013F7FFFFF40EFE90EFFFE923368EDFFFFD80DFD3859FFE890063F7FFFFF80FFD0479FFC881EC1C7FFFFE807FD61FDFFB8845CF97FFFFC80FFD0F2BFF17AEA17EFFFFFF813FD9D17FF639D23F5FFFFFF013FD8275FF9122E86DFFFFFF033FE966C1E53C14ACFFFFFFF85FFE816A91E0FFE7FFFFFFFFE75FEC1D5082AD3978FFFF,
		ram_block1a_306.mem_init3 = 2048'h0000009FE3E15821C0037FC7E8000013FFBE1998584813FEBE0000027F87A1E6434200BFEFF800004FF39FF07FA8600DFEBF800009FF73B8442114865FE7F000013F97302421AFC685FEBE000027F1797AC9CC92D15FEFE00004FE0ED2B57B38AE62FEFF00009FE9B0035466CD682FEBF00013FCF4AD992FA42102FE7F00027F97AF40F9FE70AC2FEFE0004FF1FCC0C5BFFFABA2FE3E8009FF0D3AF293FFFFF12FF7E8013FEBDBD4177FFFFA42FCFF0027FF7F18D997FFFFC22FCFF804FFE3CD64B8FFFFFD6EFDFE009FFB7E39E11FFFFFEF7FCFFC13FFF7845806FFFFF903FD7F827FF1FCEB97BFFFFF84FF9FF44FFECFCC0085FFFFCA55F9FF49FFCBF35B1F,
		ram_block1a_306.operation_mode = "rom",
		ram_block1a_306.port_a_address_clear = "none",
		ram_block1a_306.port_a_address_width = 13,
		ram_block1a_306.port_a_data_out_clear = "none",
		ram_block1a_306.port_a_data_out_clock = "clock0",
		ram_block1a_306.port_a_data_width = 1,
		ram_block1a_306.port_a_first_address = 98304,
		ram_block1a_306.port_a_first_bit_number = 18,
		ram_block1a_306.port_a_last_address = 106495,
		ram_block1a_306.port_a_logical_ram_depth = 130400,
		ram_block1a_306.port_a_logical_ram_width = 24,
		ram_block1a_306.ram_block_type = "AUTO",
		ram_block1a_306.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_307
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_307portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_307.clk0_core_clock_enable = "ena0",
		ram_block1a_307.clk0_input_clock_enable = "none",
		ram_block1a_307.clk0_output_clock_enable = "none",
		ram_block1a_307.connectivity_checking = "OFF",
		ram_block1a_307.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_307.init_file_layout = "port_a",
		ram_block1a_307.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_307.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3D3FFFFFFFFFFFFFFFFFFFFF0FE0FFFFFFFFFFFFFFFFFFFFF3FFC7FFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFDE3E7FFFFFFFFFFFFFFFF65FF7D3D3EFFFFFFFFFFFFFFA81DE7D01FE7FFFFFFFFFFFFF9FFAF7E007EFFFFFFFFFFFFFCFFFE1EC00377FFFFFFFFFFFFAF80FBC800133FFFFFFFFFFFF9E06BFD0001B7FFFFFFFFB4BFBF431FD03C079FFFFFFFEE09F7B007FB3FFCDDFFFFFFFD7FDE7A00379FFFFDDFFFFFFFFFFF2E4001BAFFFF5DFFFFFFE7C07DC80007AFFFF5,
		ram_block1a_307.mem_init1 = 2048'hFFFCC5FFCF76C4C1132F2FFFFFFFF45FFFFA5DC7FC5FEFFFFFFFFFE5FFFFC2426049FDBFFFFFFFF25FFFEE008609DF97FFFFFFFFF7FFF8F3295D3BF3FFFFFFFFFE2FFF9E08A0E99EFFFFFFFFFFE07FF7F7CEC35FDBFFFFFFFFFF97FFFFFC7FB1F1FFFFFFFFFFF4BFFFFFCFF7FE9FFFFFFFFFFFEFFFFFFFFFFFCBFFFFFFFFFFFD7FFFFFFFFFF17FFFFFFFFFFFF3FFFFFFFFFE1FFFFFFFFFFFFFCBFFFFFFFFAFFFFFFFFFFFFFFD5FFFFFFFE7FFFFFFFFFFFFFFE47FFFFFF1BFFFFFFFFFFFFFFFE9FFFFFC27FFFFFFFFFFFFFFFCE3FFFC3FFFFFFFFFFFFFFFFFF300F01E7FFFFFFFFFFFFFFFFFCE802ABFFFFFFFFFFFFFFFFFFFE5F47FFFFFFFFFFFFFFFFFFFFFF1,
		ram_block1a_307.mem_init2 = 2048'hC00004267FBFFD3FFE3FE9C4A800001A6BF3FFE7FFF7FE084900000CB6FF1FF8FFFE7F63DA800002AD1FE5FFBFFFD7F291F000006401FEBFFFFFFD7F391A0000184977EBFFCFFFCFFDE4C00006E996FD7FFEFFF8FFF2540000B20C9FD7FFF7FFDFF6D140000E7247FBFFFEFFF8FFF93200026C6D3F3FFFF7FF1FFCCAA00069045DF5FFFF7FF7FFC5580005D2FA5E5FFFFBFF1FFAA44000FA7C06FBFFFFFFF5FF8036000011ABDC7FFFFDFFFFFC53E001E8145F9FFFFFFFFDFFE81C002446B7FCFFFFFE7E5FFF58800DCC416F1FFFFFF7E5FFFF4A0060F99667FFFFFF3C5FFF42AE318BB3ECFFFFFFFFADFFE250CAE9D96FE7FFFFFFD8FFFC3ACE1DE7C57AFFFF,
		ram_block1a_307.mem_init3 = 2048'h8000009FC1A624664FFFFFCFF8000013F97DFABA583FFFFEFE0000027F6FCF0691047FFFEBE000004FEF9FC40E4207FFFE7F000009FCF1D4440608BFFFE3E800013FD7AFEB7C23811FFEFF800027FCFD49E8D18223FFEBE80004FF1DF65C27D7AABFFEBF80009FFBCFDC7F9D83C7FFEFF80013FE32D909A03BDA3FFE3E80027FCFB81DE8007F5BFFE3E8004FF8FF2D4D80005DDFFEFE0009FFDDE6D488000055FFF3F0013FF1E438C8000004AFFDFE0027FF3A535040000035FFC7E804FFCFC46CEA0000029FFDFF809FFDFFBAE550000057FFDFF413FF9FF80A4800000743FD7F427FFEF4AC3EE0000060FF9FF84FFF3F6AA25C000033BFF9FF49FFF5F43514,
		ram_block1a_307.operation_mode = "rom",
		ram_block1a_307.port_a_address_clear = "none",
		ram_block1a_307.port_a_address_width = 13,
		ram_block1a_307.port_a_data_out_clear = "none",
		ram_block1a_307.port_a_data_out_clock = "clock0",
		ram_block1a_307.port_a_data_width = 1,
		ram_block1a_307.port_a_first_address = 98304,
		ram_block1a_307.port_a_first_bit_number = 19,
		ram_block1a_307.port_a_last_address = 106495,
		ram_block1a_307.port_a_logical_ram_depth = 130400,
		ram_block1a_307.port_a_logical_ram_width = 24,
		ram_block1a_307.ram_block_type = "AUTO",
		ram_block1a_307.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_308
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_308portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_308.clk0_core_clock_enable = "ena0",
		ram_block1a_308.clk0_input_clock_enable = "none",
		ram_block1a_308.clk0_output_clock_enable = "none",
		ram_block1a_308.connectivity_checking = "OFF",
		ram_block1a_308.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_308.init_file_layout = "port_a",
		ram_block1a_308.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_308.mem_init0 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99FFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF2007FFFFFFFFFFFFFFFFFFFFE80017FFFFFFFFFFFFFFFFFFFD0000FFFFFFFFFFFFFFFFFFFF801A07FFFFFFFFFFFFFFFE07F400102FFFFFFFFFFFFFF981FF860021FFFFFFFFFFFFFFC003F0800307FFFFFFFFFFFFE8000B080000BFFFFFFFFFFFFE000021000007FFFFFFFFFFFF801B800000087FFFFFFFF8BFF0200C00000045FFFFFFFEE0DE8000102000005FFFFFFFF001F0C00000000047FFFFFFFC000408000010000C7FFFFFFE0000000000C300008,
		ram_block1a_308.mem_init1 = 2048'hFFFDF9FFFF77AC857FF74FFFFFFFEFBFFFFD4363DBBCE1FFFFFFFFFDFFFFCE1E3BF1FC7FFFFFFFFBBFFFDF3827A36F87FFFFFFFFDDFFF9F1CE623CF1FFFFFFFFFFDFFF1F203AAD9E3FFFFFFFFFEFFFFBE3C7FB9FC3FFFFFFFFFEE7FFFF7C6631F2FFFFFFFFFFF77FFFFFFFF7FEBFFFFFFFFFFFF3FFFFFFFFFFC3FFFFFFFFFFFD7FFFFFFFFFF27FFFFFFFFFFFE5FFFFFFFFFE2FFFFFFFFFFFFFEBFFFFFFFFB7FFFFFFFFFFFFFE5FFFFFFFE17FFFFFFFFFFFFFE87FFFFFF05FFFFFFFFFFFFFFFD9FFFFFC57FFFFFFFFFFFFFFFD23FFFC15FFFFFFFFFFFFFFFFF500F008FFFFFFFFFFFFFFFFFFD300193FFFFFFFFFFFFFFFFFFFBA0BDFFFFFFFFFFFFFFFFFFFFFDF,
		ram_block1a_308.mem_init2 = 2048'h3FFFFEE07F9FF93FFF3FFB6387FFFFE3B3F7FFE7FFFFFFF9F8FFFFFF3B7F1FFAFFFFFF2E797FFFFE93FFE3FFDFFFEFF651DFFFFF8617FEFFFDFFFCFF0163FFFFFF70A7E7FFDFFFFFFFA3FFFFF8CC9B7D7FFEFFFDFFC007FFFF1E1267C7FFEFFFFFF310FFFFF3B1BFFBFFFF7FF9FF8687FFFF72AF7F0FFFF7FFFFFFFA7FFFCB9365F5FFFFBFFFFFD263FFF9AB8D6E1FFFFFFFBFFBF53FFFF930ECF3FFFF9FF9FFC3D1FFFF842FDDFFFFFFFFBFFF4DFFFC11499F8FFFFFEFFBFFE763FF800958FDFFFFFEFF3FFF66BFFE5587377FFFFFF7F3FFFD5BFEE141FB61FFFFFFFF3FFF99BF8DB8DDEC3FFFFFFBFBFFE35CE91A9E8FE7FFFFFFDFBFFC763E042BF97BFFFF,
		ram_block1a_308.mem_init3 = 2048'h0000009FFF9733028FFFFFDFE0000013FE7FE6647877FFFE7E8000027FCFE3E7C4447FFFE7E800004FFBBE3E5DD4C7FFFE7E800009FF77FF4227FCBFFFE3F800013FE7E7F026344B9FFEFE800027FAFCB90D28DEF1FFEFE80004FF7DED86C813807FFEFF80009FF3BFC77FA254EFFFEFF80013FEF63819BFC8A33FFE3E80027FEFA5AD2BFFA193FFE7F8004FFAFFE3CA7FFFF17FFE3E8009FF9DF610FFFFFFDDFFFBF8013FFBDBC437FFFFFCCFFC7F8027FFB934DBCFFFFFC5FFD7F004FFE7D37419FFFFFC7FFD7F009FFCFFD9A50FFFFFCA3FCFFC13FFDFFE3805FFFFFA83FCFF427FF9F3318E5FFFFFFC7FBFFC4FFFBF26E1CBFFFFF6FFF9FF89FFF3F2F20D,
		ram_block1a_308.operation_mode = "rom",
		ram_block1a_308.port_a_address_clear = "none",
		ram_block1a_308.port_a_address_width = 13,
		ram_block1a_308.port_a_data_out_clear = "none",
		ram_block1a_308.port_a_data_out_clock = "clock0",
		ram_block1a_308.port_a_data_width = 1,
		ram_block1a_308.port_a_first_address = 98304,
		ram_block1a_308.port_a_first_bit_number = 20,
		ram_block1a_308.port_a_last_address = 106495,
		ram_block1a_308.port_a_logical_ram_depth = 130400,
		ram_block1a_308.port_a_logical_ram_width = 24,
		ram_block1a_308.ram_block_type = "AUTO",
		ram_block1a_308.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_309
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_309portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_309.clk0_core_clock_enable = "ena0",
		ram_block1a_309.clk0_input_clock_enable = "none",
		ram_block1a_309.clk0_output_clock_enable = "none",
		ram_block1a_309.connectivity_checking = "OFF",
		ram_block1a_309.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_309.init_file_layout = "port_a",
		ram_block1a_309.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_309.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFFFFFFFFFFF2004FFFFFFFFFFFFFFFFFFFFF80017FFFFFFFFFFFFFFFFFFFD0000BFFFFFFFFFFFFFFFFFFF800205FFFFFFFFFFFFFFFC27FC07F02FFFFFFFFFFFFFFF81DF87FFE17FFFFFFFFFFFFFC003F0BFFF07FFFFFFFFFFFFE8000B0FFFF0BFFFFFFFFFFFFE000020FFFF07FFFFFFFFFFFF8042800FFFF87FFFFFFFF913F83FF001FFFFC7FFFFFFFEE0CE81FFF01FFFF85FFFFFFFB001E0BFFF03FFFF87FFFFFFF400060FFFF03FFFF87FFFFFFE000000FFFF41FFFF8,
		ram_block1a_309.mem_init1 = 2048'hFFFFFE000092C9388078DFFFFFFFFFE000038020252319FFFFFFFE78000037804440037FFFFFFFF78000008B0040F06FFFFFFFFFBE000000CC05070CFFFFFFFFFFF000001CD4DE619FFFFFFFFFFC000000099CE037FFFFFFFFFF7800000099CE0EFFFFFFFFFFFA0000000008010FFFFFFFFFFF9C000000000037FFFFFFFFFFFE00000000000E7FFFFFFFFFFFF800000000018FFFFFFFFFFFFFC40000000057FFFFFFFFFFFFFE200000001C7FFFFFFFFFFFFFE38000000F3FFFFFFFFFFFFFFFD6000003CFFFFFFFFFFFFFFFFC5C0003F3FFFFFFFFFFFFFFFFF9FF0FF87FFFFFFFFFFFFFFFFFD3FFF83FFFFFFFFFFFFFFFFFFF90017FFFFFFFFFFFFFFFFFFFFFE0,
		ram_block1a_309.mem_init2 = 2048'hFFFFFD1F804FFD3FFF8007227FFFFFFC3C0DFFA7FFF8000745FFFFFFC380BFFEFFFE00E1587FFFFE20001BFFFFFFF80E20DFFFFF860801FFFDFFFD00FE2BFFFFF0763813FFFFFFC0006FFFFFFD246383FFFFFFFF0021EFFFFFE001F827FFFFFFE00E3DFFFFFC634006FFFEFFFA00797FFFFF811180CFFFF7FF800046FFFFF51A860FFFFFFFFA00309FFFFE0B8471BFFFFFFFE004427FFF081F1F03FFFFFFFE00023FFFE005D8237FFFFFFFC000C87FFC1062206FFFFFFFFC001E8FFF802E2101FFFFFEFF4000937FFE457038DFFFFFEFF4000327FFC1764799FFFFFFFF4000341FED33A2133FFFFFFFFC0000C91FF3A1100FFFFFFFFFC0000D01FB924986FFFF,
		ram_block1a_309.mem_init3 = 2048'h8000009FEC790225C0000037F8000013FD8390221C8000017E8000027FB0240A220A000013F800004FF46002000F4000017E800009FE8F1225D80C400017F800013FD8600F5B135C0001BF800027FB000F6F9F2280001BF80004FF620073EB4C070001BE80009FF870277EFD30F0001BE80013FF0E471D3FF400C0017F80027FD060782BFFDABC0017F8004FFB011B8A7FFFF980013E8009FFC209920FFFFFC20007E8013FF43C1D00FFFFFDF0037F8027FFC719942FFFFFE6003FE804FFF030A007FFFFFE80037F809FFD004746FFFFFFE4002FFC13FFF001797DFFFFFE0002FFC27FFA0FC281FFFFFF80006FF44FFFE0E1223BFFFFFB0004FF49FFF40E0E03,
		ram_block1a_309.operation_mode = "rom",
		ram_block1a_309.port_a_address_clear = "none",
		ram_block1a_309.port_a_address_width = 13,
		ram_block1a_309.port_a_data_out_clear = "none",
		ram_block1a_309.port_a_data_out_clock = "clock0",
		ram_block1a_309.port_a_data_width = 1,
		ram_block1a_309.port_a_first_address = 98304,
		ram_block1a_309.port_a_first_bit_number = 21,
		ram_block1a_309.port_a_last_address = 106495,
		ram_block1a_309.port_a_logical_ram_depth = 130400,
		ram_block1a_309.port_a_logical_ram_width = 24,
		ram_block1a_309.ram_block_type = "AUTO",
		ram_block1a_309.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_310
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_310portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_310.clk0_core_clock_enable = "ena0",
		ram_block1a_310.clk0_input_clock_enable = "none",
		ram_block1a_310.clk0_output_clock_enable = "none",
		ram_block1a_310.connectivity_checking = "OFF",
		ram_block1a_310.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_310.init_file_layout = "port_a",
		ram_block1a_310.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_310.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFFFFFFFFFFF7FFE7FFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFF7EFFBF01FCFFFFFFFFFFFFFFE7E1E7A005EFFFFFFFFFFFFFFBFFC6F0002FFFFFFFFFFFFFFF7FFF0F8001F7FFFFFFFFFFFFDFFFFDF0000FFFFFFFFFFFFFFFFC37FE0000FBFFFFFFFFDF7FFD007FE00003BFFFFFFFE1F2F7C002FE00007BFFFFFFF8FFE3F0001FE000079FFFFFFFBFFFBF8000FE000079FFFFFFFFFFFFF00003E00007,
		ram_block1a_310.mem_init1 = 2048'hFFFE0400000936DB9C003FFFFFFFE040000036C598C007FFFFFFFF060000006C198E00BFFFFFFFF060000004C19C0017FFFFFFFFC20000000018C002FFFFFFFFFC200000000100005FFFFFFFFFE30000000000000BFFFFFFFFFF100000000000017FFFFFFFFFF98000000000007FFFFFFFFFFFC800000000000FFFFFFFFFFFFEC000000000017FFFFFFFFFFFF600000000007FFFFFFFFFFFFFB0000000000FFFFFFFFFFFFFFF8000000003FFFFFFFFFFFFFFFC00000000DFFFFFFFFFFFFFFFE000000037FFFFFFFFFFFFFFFF8000000DFFFFFFFFFFFFFFFFF6000006FFFFFFFFFFFFFFFFFFFC00077FFFFFFFFFFFFFFFFFFFDFFF3FFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_310.mem_init2 = 2048'h7FFFFE00003FFAC000C000E40FFFFFFFC003FFD800080000C1FFFFFFFC005FF90001801FB87FFFFEC00007FFC0001001E1DFFFFF8600007FFE000300001BFFFFF079C00FFFC00030001FFFFFFC03FC00FFFE00020001FFFFFF8220001FFFF000200003FFFFF0718001FFFF00060000FFFFFE02FE003FFFF80060003DFFFFC111F803FFFF0004000F3FFFF843C3807FFFF80040000FFFFF083E000BFFFF80040001CFFFE014F000FFFFFC00400033BFFC1467C017FFFFC004000077FF810F1E03FFFFFF00C0000CFFFE1C78C03FFFFFF00C00009BFFE1738007FFFFFF80C000037FFF371C00BFFFFFF804000026F6DB38E01FFFFFFF80400000DB6DB98601FFFF,
		ram_block1a_310.mem_init3 = 2048'h7FFFFF601800CCC00000000FF7FFFFEC03000CCC00000000FF7FFFFD806018C4C18000000FE7FFFFB00C01CC6D30000000BE7FFFF601800CE2DB6000000BF7FFFEC03018E62DEC8000003F7FFFD80603C676F6D9000003F7FFFB00C01E777FFB7000003F7FFF600C00F3B7FFEE000003F7FFEC01818799BFFFDC0000BF7FFD80301E386BFFFF00000BF7FFB00600F1CA7FFFFE0000FE7FF6006007C08FFFFFE0000FE7FEC00C003C90FFFFFE0000FE7FD80080E0CC0FFFFFF8000FF7FB00180FC401FFFFFF00007F7F6003003F801FFFFFC00017F3EC002000F9C1FFFFFD8001FFBD80060000003FFFFFF8001FF3B000401FC203FFFFFC0002FFB6000C01FF00,
		ram_block1a_310.operation_mode = "rom",
		ram_block1a_310.port_a_address_clear = "none",
		ram_block1a_310.port_a_address_width = 13,
		ram_block1a_310.port_a_data_out_clear = "none",
		ram_block1a_310.port_a_data_out_clock = "clock0",
		ram_block1a_310.port_a_data_width = 1,
		ram_block1a_310.port_a_first_address = 98304,
		ram_block1a_310.port_a_first_bit_number = 22,
		ram_block1a_310.port_a_last_address = 106495,
		ram_block1a_310.port_a_logical_ram_depth = 130400,
		ram_block1a_310.port_a_logical_ram_width = 24,
		ram_block1a_310.ram_block_type = "AUTO",
		ram_block1a_310.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_311
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[12]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_311portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_311.clk0_core_clock_enable = "ena0",
		ram_block1a_311.clk0_input_clock_enable = "none",
		ram_block1a_311.clk0_output_clock_enable = "none",
		ram_block1a_311.connectivity_checking = "OFF",
		ram_block1a_311.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_311.init_file_layout = "port_a",
		ram_block1a_311.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_311.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFF81FF00FE01FFFFFFFFFFFFFFC003F01FF80FFFFFFFFFFFFFF0000E07FFC07FFFFFFFFFFFFE0000607FFE07FFFFFFFFFFFFC000000FFFF03FFFFFFFFFFFF803C001FFFF03FFFFFFFFE0FF00FF801FFFF83FFFFFFFF001F03FFC01FFFF83FFFFFFFC000607FFE01FFFF83FFFFFFF0000007FFF01FFFF83FFFFFFE000000FFFF81FFFF8,
		ram_block1a_311.mem_init1 = 2048'hFFFC00000000000000001FFFFFFFE00000000000000003FFFFFFFF00000000000000007FFFFFFFF8000000000000000FFFFFFFFF8000000000000001FFFFFFFFFC000000000000003FFFFFFFFFE000000000000007FFFFFFFFFF00000000000000FFFFFFFFFFF80000000000001FFFFFFFFFFFC0000000000003FFFFFFFFFFFE000000000000FFFFFFFFFFFFF000000000001FFFFFFFFFFFFF800000000003FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_311.mem_init2 = 2048'h80000000001FF80000000019F00000000001FF80000000003E00000000003FFC0000000007800001000003FFC0000000002000007800003FFC000000000400000F800007FFE000000000000003C000007FFE000000000000007C00000FFFE00000000000000F800000FFFF00000000000001FC00001FFFF00000000000003EE00001FFFF80000000000007B400003FFFF8000000000000F1800007FFFFC000000000001F8800007FFFFC000000000003E880000FFFFFE000000000007EC00000FFFFFE0000000000012200001FFFFFF0000000000012000003FFFFFF0000000000000000007FFFFFF8000000000000000007FFFFFFC00000000000000000FFFF,
		ram_block1a_311.mem_init3 = 2048'h000000000000000000000007F000000000000000000000007F000000000000000000000007F000000000000000000000007F000000000000000000000007E000000000000000000000007E000000000000000000000007E000000000000000000000007E000000000000000000000007E000000000000240000000007E000000000000940000000007E000000000000580000000007F00000000000C700000000007F000000000026F00000000007F000000000003F00000000007F000000000007E0000000000FF000000000003E0000000000FF000000000063E0000000000FF00000000007FC0000000000FF80000000001FC0000000001FF80000000001F,
		ram_block1a_311.operation_mode = "rom",
		ram_block1a_311.port_a_address_clear = "none",
		ram_block1a_311.port_a_address_width = 13,
		ram_block1a_311.port_a_data_out_clear = "none",
		ram_block1a_311.port_a_data_out_clock = "clock0",
		ram_block1a_311.port_a_data_width = 1,
		ram_block1a_311.port_a_first_address = 98304,
		ram_block1a_311.port_a_first_bit_number = 23,
		ram_block1a_311.port_a_last_address = 106495,
		ram_block1a_311.port_a_logical_ram_depth = 130400,
		ram_block1a_311.port_a_logical_ram_width = 24,
		ram_block1a_311.ram_block_type = "AUTO",
		ram_block1a_311.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_312
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_312portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_312.clk0_core_clock_enable = "ena0",
		ram_block1a_312.clk0_input_clock_enable = "none",
		ram_block1a_312.clk0_output_clock_enable = "none",
		ram_block1a_312.connectivity_checking = "OFF",
		ram_block1a_312.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_312.init_file_layout = "port_a",
		ram_block1a_312.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_312.mem_init0 = 2048'hA95512FFFFFFFFE7FFFFFFAAD56AB6DFFFFFFFF93FFFFFF55AAD56A37FFFFFFFA7FFFFFEAB54AA55F3FFFFFFFCFFFFFFD56A956AB5EFFFFFFCFFFFFFFAAD56AD7522FFFFFFD7FFFFFF55AAD4A7E09FFFFFF9FFFFFFEAB54A6670153FFFFFBFFFFFFD56A96DDC0719FFFFF8FFFFFFAAD56878FFC271FFFF6FFFFFF55AAD9CE003CF5FFFFBFFFFFEAB54A663E3E33EFFFDDFFFFFD56AF0B39C39C9D7FFD7FFFFFAAD5F2D9201932ABFFE3FFFFF55A99B6A4019597FFF9FFFFFEA9534D90CF8955A3FFCFFFFFD52A4565D9F894A13FFDFFFFFAAD4649E17FC82D3FFF3FFFFF55AD29E7C62DAB627FF4FFFFEA95465F930DAA9148FF6FFFFD52AC4EFDC406A4C55FF,
		ram_block1a_312.mem_init1 = 2048'hFFFFFFFEF3FFFFFFFFFFFFFFFFFFFFFFE77FFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83EFFFFFFFFFFFFFFFFFFFFF607B5CFFFFFFFFFFFFFFFFFF33A79766FFFFFFFFFFFFFFFFB9C5FE9F93FFFFFFFFFFFFFFF81FFFFFDC53FFFFFFFFFFFFFD73FFFFF5770FFFFFFFFFFFFF5BFFFFFEAA829FFFFFFFFFFFE0FFFFFFD56B29FFFFFFFFFFFDFFFFFFFAAD5537FFFFFFFFFF77FFFFFF55AAD8F7FFFFFFFFE47FFFFFEAB54ABFBFFFFFFFFEAFFFFFFD56,
		ram_block1a_312.mem_init2 = 2048'hDC00DFBFFFFFFFFF3FFFFF4EFE8001EFFFFFFFFFFEFFFFD9BF60003D7FFFFFFFFFE7FFFD3FF80007EFFFFFFFFFFFFFFEC3FD000078FFFFFFFFFFFFFFE83FC0007FBFFFFFFFFFFFFFF81FF0000CF3FFFFFFFFFFFF7FE37FC0005F3FFFFFFFFFFFFFF40FD8002BE7FFFFFFFFFFFFFF07FC00077FFFFFFFFFFFFFFBC9BFA000CFEFFFFFFFFFFFFFDE2BF60025FBFFFFFFFFFFFFFFF4FF40137F7FFFFFFFFFFFFFFEFFEFF4DFE3FFFFFFFFFFFFFFE3FF58E7FBFFFFFFFFFFFFFFFE3FE007FE7FFFFFFFFFFFFFFFE3E8FFFF8BFFFFFFFFFFFFFFFE3CD4E0CAFFFFFFFFFFFFFFFFE3DBC200FFFFFFFFFFFFFFFFFE66FFFFFFFFFFFFFFFFFFFFFFE3CFFFFFFFFFFFFFFF,
		ram_block1a_312.mem_init3 = 2048'h7FFFFFFFFFFF02FFFFFFFFFFF7FFFFFFFFFFFC2FFFFFFFFFFF7FFFFFFFFFFF40FFFFFFFFFFFBFFFFFFFFFFEC1FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFBFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF0DFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFCFFFFFFFFFFD07FFFFFFFFFFFEFFFFFFFFFFC1FFFFFFFFFFFFE7FFFFFFFFFA1FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFBFFFFFFFFFC5FFFFFFFFFFFFFBFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFC0FFFFFF1FFFFFFFEFFFFFFFFF13FFB979FFFFFFFE7FFFFFFFE3FFE6FFC7FFFFFFF3FFFFFFF43FF40179FFFFFFFF9FFFFFFF8DFF804FDFFFFFFFFCFFFFFFF1BF9000FBFFFFFFFFE7FFFFFA37,
		ram_block1a_312.operation_mode = "rom",
		ram_block1a_312.port_a_address_clear = "none",
		ram_block1a_312.port_a_address_width = 13,
		ram_block1a_312.port_a_data_out_clear = "none",
		ram_block1a_312.port_a_data_out_clock = "clock0",
		ram_block1a_312.port_a_data_width = 1,
		ram_block1a_312.port_a_first_address = 106496,
		ram_block1a_312.port_a_first_bit_number = 0,
		ram_block1a_312.port_a_last_address = 114687,
		ram_block1a_312.port_a_logical_ram_depth = 130400,
		ram_block1a_312.port_a_logical_ram_width = 24,
		ram_block1a_312.ram_block_type = "AUTO",
		ram_block1a_312.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_313
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_313portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_313.clk0_core_clock_enable = "ena0",
		ram_block1a_313.clk0_input_clock_enable = "none",
		ram_block1a_313.clk0_output_clock_enable = "none",
		ram_block1a_313.connectivity_checking = "OFF",
		ram_block1a_313.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_313.init_file_layout = "port_a",
		ram_block1a_313.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_313.mem_init0 = 2048'h673353FFFFFFFFE800000019CCE6729FFFFFFFFF40000003399CCE69BFFFFFFF78000000673399CC41FFFFFFED0000000CE673198D67FFFFFCC00000019CCE631314BFFFFFDC0000003399CC4C0077FFFFFB800000067339D9F018AFFFFFF0000000CE6716DFFF1CBFFFFB00000019CCE9FF003E17FFFE50000003399EFF00003D3FFFE600000067333F83FFE0E0FFFEA000000CE60EC3E007C77FFFDC0000019CC3B1E3FF8F1D7FFD40000033997C73800738DFFFF0000006730D1DCF078CC79FFB000000CE6F676E1F87266DFFA0000019CDE8DFD80399B17FF600000339DB047CDFC66D14FFE00000673F462197219B4DB7F700000CE7EA06385666DACAFF,
		ram_block1a_313.mem_init1 = 2048'hFFFFFFFD67FFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF560BFFFFFFFFFFFFFFFFFFFEA5FDDAFFFFFFFFFFFFFFFFFF6DE01EF5FFFFFFFFFFFFFFFFDF92012B87FFFFFFFFFFFFFFF99000002B9BFFFFFFFFFFFFFDF40000032C3FFFFFFFFFFFFF58000000667A9FFFFFFFFFFFEF0000000CE6BDFFFFFFFFFFFFE00000019CCC4BFFFFFFFFFFB80000003399C88FFFFFFFFFEA8000000673399CFFFFFFFFFC50000000CE,
		ram_block1a_313.mem_init2 = 2048'hF3FF80BFFFFFFFFFFFFFFF30FB7FF417FFFFFFFFFDFFFFD6FF1FFE007FFFFFFFFFFFFFF8CFFFFFF80FFFFFFFFFFFBFFEB9FCFFFC01FFFFFFFFFFFDFFE77FBFFFF01FFFFFFFFFFFEFFDEFFBFFFA07FFFFFFFFFFFFFF5DFF3FFF40BFFFFFFFFFFFF7F3CFE7FFE807FFFFFFFFFFFFBE79FCFFFD017FFFFFFFFFFFFDC61FFFFFE02FFFFFFFFFFFFFEFCFF1FFE405FFFFFFFFFFFFFF6FFF7FFD009FFFFFFFFFFFFFFE3FEFFEC007FFFFFFFFFFFFFFDFFFC2E001FFFFFFFFFFFFFFFDFFC00000FFFFFFFFFFFFFFFFDFFA40005FFFFFFFFFFFFFFFFDF8BAA0BDFFFFFFFFFFFFFFFFDF61CC047FFFFFFFFFFFFFFFFDF27FFFFFFFFFFFFFFFFFFFFFDB4FFFFFFFFFFFFFFF,
		ram_block1a_313.mem_init3 = 2048'hFFFFFFFFFFFFBCFFFFFFFFFFFFFFFFFFFFFFF3CFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFBCFFFFFFFFFFFBFFFFFFFFFFF79FFFFFFFFFFFFFFFFFFFFFFF79FFFFFFFFFFFDFFFFFFFFFFDF7FFFFFFFFFFFDFFFFFFFFFFCF3FFFFFFFFFFFFFFFFFFFFFFCF7FFFFFFFFFFFFFFFFFFFFFF9EFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFF7FFFFFFFFFBCFFFFFFFFFFFFFFFFFFFFFFEB8FFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFDFFFFFFFFEF7FFFD5DFFFFFFFFFFFFFFFFEE7FFED03FFFFFFFFFFFFFFFF9DFFE4A80FFFFFFFFFFFFFFFFBFFF47F01FFFFFFFFFFFFFFFF77FD3FE03FFFFFFFFFFFFFFFEEFF6FFA0FFFFFFFFFFFFFFFFDD7,
		ram_block1a_313.operation_mode = "rom",
		ram_block1a_313.port_a_address_clear = "none",
		ram_block1a_313.port_a_address_width = 13,
		ram_block1a_313.port_a_data_out_clear = "none",
		ram_block1a_313.port_a_data_out_clock = "clock0",
		ram_block1a_313.port_a_data_width = 1,
		ram_block1a_313.port_a_first_address = 106496,
		ram_block1a_313.port_a_first_bit_number = 1,
		ram_block1a_313.port_a_last_address = 114687,
		ram_block1a_313.port_a_logical_ram_depth = 130400,
		ram_block1a_313.port_a_logical_ram_width = 24,
		ram_block1a_313.ram_block_type = "AUTO",
		ram_block1a_313.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_314
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_314portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_314.clk0_core_clock_enable = "ena0",
		ram_block1a_314.clk0_input_clock_enable = "none",
		ram_block1a_314.clk0_output_clock_enable = "none",
		ram_block1a_314.connectivity_checking = "OFF",
		ram_block1a_314.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_314.init_file_layout = "port_a",
		ram_block1a_314.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_314.mem_init0 = 2048'hE0F0D2FFFFFFFFC3FFFFFFF83C1E0E87FFFFFFFA7FFFFFFF0783C1E29FFFFFFF1FFFFFFFE0F0783C3FFFFFFFF3FFFFFFFC1E0F0783F7FFFFFE3FFFFFFF83C1E0F0F27FFFFFF3FFFFFFF0783C23FFC5FFFFFEFFFFFFFE0F07D7F01F07FFFF8FFFFFFFC1E0FBDFFF1A7FFFFCFFFFFFF83C11FFFFFE2FFFFE3FFFFFFF07807FFFFFFDBFFFE9FFFFFFE0F01FFC001FEFFFFE7FFFFFFC1E16FC00003F77FFC3FFFFFF83C3BE03FF80F9BFFCFFFFFFF0797F83FFFF07D3FFE7FFFFFE0F0DE1F0007C3FFFFAFFFFFFC1EF78701F80E1EFFFDFFFFFF83DEF1C1FFF878F7FF4FFFFFF07CBFF96613E1CF6FF9FFFFFE0FB7802D31878C3AFF5FFFFFC1FEE3FF02661C6387F,
		ram_block1a_314.mem_init1 = 2048'hFFFFFFFC63FFFFFFFFFFFFFFFFFFFFFFC17FFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFC5FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02C3FFFFFFFFFFFFFFFFFFFFEC0185FFFFFFFFFFFFFFFFFF541FE0AAFFFFFFFFFFFFFFFFEC4FFFCC33FFFFFFFFFFFFFFEA4FFFFFF3A3FFFFFFFFFFFFFF9FFFFFFF08DFFFFFFFFFFFFFA3FFFFFFE1EDBFFFFFFFFFFFF1FFFFFFFC1E197FFFFFFFFFF81FFFFFFF83C317FFFFFFFFFFEFFFFFFFF0783B2FFFFFFFFFF0FFFFFFFE0F078EFFFFFFFFFF1FFFFFFFC1,
		ram_block1a_314.mem_init2 = 2048'hD7FFBFFFFFFFFFFFFFFFFEFFFAFFFBE7FFFFFFFFFFFFFFEF3FFFFE7F7FFFFFFFFFFFFFF7F7E7FFE7CFFFFFFFFFFFFFFF7DFFFFFDFFFFFFFFFFFFFFFFDFBFFFFFCFBFFFFFFFFFFFFFFFFFFFFFF9FBFFFFFFFFFFFFFFBEFF7FFFBFFFFFFFFFFFFFFFF7FFDFFFF7FBFFFFFFFFFFFFFEFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFDFFF7FFEBF9FFFFFFFFFFFFFFA4FF3FFEFF5FFFFFFFFFFFFFFF7FE7FA3FE3FFFFFFFFFFFFFFCBFE431FFC7FFFFFFFFFFFFFFCBFAFFFFF9FFFFFFFFFFFFFFFCBFD3FFFA7FFFFFFFFFFFFFFFCBC8B9F26FFFFFFFFFFFFFFFFCBEBC9FE7FFFFFFFFFFFFFFFFCA2FFFFFFFFFFFFFFFFFFFFFFCA3FFFFFFFFFFFFFFF,
		ram_block1a_314.mem_init3 = 2048'hFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC9FFFFFFFFFFFFFFFF9FFFFC4037FFFFFFFFFFFFFFFFE7FE677FFFFFFFFFFFFFFFFFFDFF8FEFEFFFFFFFFFFFFFFFFFBFDFFDFDFFFFFFFFFFFFFFFFF7F3FFDF3FFFFFFFFFFFFFFFFE7,
		ram_block1a_314.operation_mode = "rom",
		ram_block1a_314.port_a_address_clear = "none",
		ram_block1a_314.port_a_address_width = 13,
		ram_block1a_314.port_a_data_out_clear = "none",
		ram_block1a_314.port_a_data_out_clock = "clock0",
		ram_block1a_314.port_a_data_width = 1,
		ram_block1a_314.port_a_first_address = 106496,
		ram_block1a_314.port_a_first_bit_number = 2,
		ram_block1a_314.port_a_last_address = 114687,
		ram_block1a_314.port_a_logical_ram_depth = 130400,
		ram_block1a_314.port_a_logical_ram_width = 24,
		ram_block1a_314.ram_block_type = "AUTO",
		ram_block1a_314.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_315
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_315portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_315.clk0_core_clock_enable = "ena0",
		ram_block1a_315.clk0_input_clock_enable = "none",
		ram_block1a_315.clk0_output_clock_enable = "none",
		ram_block1a_315.connectivity_checking = "OFF",
		ram_block1a_315.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_315.init_file_layout = "port_a",
		ram_block1a_315.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_315.mem_init0 = 2048'h1FF008FFFFFFFFE7FFFFFFF803FE01F7FFFFFFFEFFFFFFFF007FC01F7FFFFFFFCFFFFFFFE00FF803EFFFFFFFF1FFFFFFFC01FF007FEFFFFFFC3FFFFFFF803FE00FF0BFFFFFF7FFFFFFF007FC1FFFD6FFFFF87FFFFFFE00FFCFF01F97FFFF8FFFFFFFC01FF7DFFF1EBFFFFDFFFFFFF803FBFFFFFE3FFFFE1FFFFFFF007EFFFFFFFDDFFFFBFFFFFFE00FBFFFFFFFEDFFFC3FFFFFFC01FEFFFFFFFF3FFFD7FFFFFF803DBFFC007FF9BFFE7FFFFFF0067FFC0000FFDFFFCFFFFFFE00FDFE000003FF9FFEFFFFFFC0177F801F801FE7FF8FFFFFF8026FE01FFF807F5FF9FFFFFF003BF8D07FFE03F2FF5FFFFFE0077E416EFFF83FA7FDFFFFFC00EEC708609FC1F97F,
		ram_block1a_315.mem_init1 = 2048'hFFFFFFFE97FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8A7BFFFFFFFFFFFFFFFFFFFFA3FE02FFFFFFFFFFFFFFFFFF8C0000CEFFFFFFFFFFFFFFFFC43FFFF02BFFFFFFFFFFFFFFFA3FFFFFFC27FFFFFFFFFFFFFF8FFFFFFF0F5FFFFFFFFFFFFF27FFFFFFE00E9FFFFFFFFFFFE0FFFFFFFC01DDFFFFFFFFFFFD3FFFFFFF803F97FFFFFFFFFFA7FFFFFFF007FA1FFFFFFFFFF1FFFFFFFE00FF883FFFFFFFFC3FFFFFFFC0,
		ram_block1a_315.mem_init2 = 2048'hE7FFBFBFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFFFFFFFFFDFBFFFFE7FFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFEFDFEFFFDFFFFFFFFFFFFFFFFDFBFDFFFDFFFFFFFFFFFFFFFFBFFFBFFFFFDFFFFFFFFFFFFFFFFFE7FFFFF7FFFFFFFFFFFFFF7EFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF7FFFFFFFFFFFFFFFFFDFFFBFDFFFFFFFFFFFFFFBFFF7FFFFFDFFFFFFFFFFFFFFA5FF7FFBFFDFFFFFFFFFFFFFFD7FE7FCFFF7FFFFFFFFFFFFFFE3FEC3FFFCFFFFFFFFFFFFFFFE3FEFFFFF7FFFFFFFFFFFFFFFE3F2FFFFD3FFFFFFFFFFFFFFFE3E6E7FCFFFFFFFFFFFFFFFFFE3D1C7FE7FFFFFFFFFFFFFFFFE24FFFFFFFFFFFFFFFFFFFFFFE69FFFFFFFFFFFFFFF,
		ram_block1a_315.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFDFFFFFC7FFFFFFFFFFFFFFFFFFFFFFC4027FFFFFFFFFFFFFFFFFFFFDEFF7FFFFFFFFFFFFFFFFEFFDFFFFFFFFFFFFFFFFFFFFFDFD7FDF9FFFFFFFFFFFFFFFFFBF9FFFFBFFFFFFFFFFFFFFFFFF,
		ram_block1a_315.operation_mode = "rom",
		ram_block1a_315.port_a_address_clear = "none",
		ram_block1a_315.port_a_address_width = 13,
		ram_block1a_315.port_a_data_out_clear = "none",
		ram_block1a_315.port_a_data_out_clock = "clock0",
		ram_block1a_315.port_a_data_width = 1,
		ram_block1a_315.port_a_first_address = 106496,
		ram_block1a_315.port_a_first_bit_number = 3,
		ram_block1a_315.port_a_last_address = 114687,
		ram_block1a_315.port_a_logical_ram_depth = 130400,
		ram_block1a_315.port_a_logical_ram_width = 24,
		ram_block1a_315.ram_block_type = "AUTO",
		ram_block1a_315.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_316
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_316portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_316.clk0_core_clock_enable = "ena0",
		ram_block1a_316.clk0_input_clock_enable = "none",
		ram_block1a_316.clk0_output_clock_enable = "none",
		ram_block1a_316.connectivity_checking = "OFF",
		ram_block1a_316.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_316.init_file_layout = "port_a",
		ram_block1a_316.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_316.mem_init0 = 2048'hFFF01EFFFFFFFFE000000007FFFE00E7FFFFFFFA00000000FFFFC003DFFFFFFF400000001FFFF8000DFFFFFFF800000003FFFF00007FFFFFFF000000007FFFE0000CBFFFFFD00000000FFFFC000027FFFFFE00000001FFFFC00FE01FFFFFC00000003FFFF02000E2FFFFF400000007FFF8000001DFFFFF80000000FFFE00000002DFFFE80000001FFF8000000017FFFF00000003FFF100000000A7FFD00000007FFC40000000057FFE0000000FFF00000000003FFFA0000001FFE20000000000FFFA0000003FFC80001F800015FFC0000007FF10001FFF8000EFFC000000FFE400107FFE000BFF4000001FFC818D1BFFF8007FFC000003FF911BD630FFC0057F,
		ram_block1a_316.mem_init1 = 2048'hFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF522FFFFFFFFFFFFFFFFFFFFF3FFFE1FFFFFFFFFFFFFFFFFF3C0000FBFFFFFFFFFFFFFFFFBC00000033FFFFFFFFFFFFFFEE0000000023FFFFFFFFFFFFFC80000000F07FFFFFFFFFFFFF600000001FF0BFFFFFFFFFFFE800000003FFE07FFFFFFFFFFD000000007FFFE1FFFFFFFFFF600000000FFFFBDFFFFFFFFFE800000001FFFF8F7FFFFFFFFF000000003F,
		ram_block1a_316.mem_init2 = 2048'hEFFFC0BFFFFFFFFFFFFFFF01FDFFF80FFFFFFFFFFFFFFFE07F3FFE81FFFFFFFFFFFFFFF80FFFFFF01FFFFFFFFFFFFFFF03FDFFFC03FFFFFFFFFFFFFFE07FBFFFE03FFFFFFFFFFFFFFC07FFFFFC05FFFFFFFFFFFFFF80FFFFFF803FFFFFFFFFFFFFF81FCFFFF00FFFFFFFFFFFFFFF01FFFFFE01FFFFFFFFFFFFFFE03FFFFFC01FFFFFFFFFFFFFFC07F3FFF001FFFFFFFFFFFFFFDBFF7FFC007FFFFFFFFFFFFFFD7FFFFF0003FFFFFFFFFFFFFFC3FF3C0001FFFFFFFFFFFFFFFC3FE000005FFFFFFFFFFFFFFFC3EA00001FFFFFFFFFFFFFFFFC3E1A0009FFFFFFFFFFFFFFFFC3C0DDF6FFFFFFFFFFFFFFFFFC207FFFFFFFFFFFFFFFFFFFFFC23FFFFFFFFFFFFFFF,
		ram_block1a_316.mem_init3 = 2048'hFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFE03FFFE85FFFFFFFFFFFFFFFFC07FF8303FFFFFFFFFFFFFFFF80FFEBF017FFFFFFFFFFFFFFF01FFFFE02FFFFFFFFFFFFFFFE03FEFFE03FFFFFFFFFFFFFFFC07F7FFC03FFFFFFFFFFFFFFF80F,
		ram_block1a_316.operation_mode = "rom",
		ram_block1a_316.port_a_address_clear = "none",
		ram_block1a_316.port_a_address_width = 13,
		ram_block1a_316.port_a_data_out_clear = "none",
		ram_block1a_316.port_a_data_out_clock = "clock0",
		ram_block1a_316.port_a_data_width = 1,
		ram_block1a_316.port_a_first_address = 106496,
		ram_block1a_316.port_a_first_bit_number = 4,
		ram_block1a_316.port_a_last_address = 114687,
		ram_block1a_316.port_a_logical_ram_depth = 130400,
		ram_block1a_316.port_a_logical_ram_width = 24,
		ram_block1a_316.ram_block_type = "AUTO",
		ram_block1a_316.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_317
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_317portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_317.clk0_core_clock_enable = "ena0",
		ram_block1a_317.clk0_input_clock_enable = "none",
		ram_block1a_317.clk0_output_clock_enable = "none",
		ram_block1a_317.connectivity_checking = "OFF",
		ram_block1a_317.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_317.init_file_layout = "port_a",
		ram_block1a_317.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_317.mem_init0 = 2048'hFFF01FFFFFFFFFDFFFFFFFFFFFFE00FFFFFFFFFDFFFFFFFFFFFFC003FFFFFFFF3FFFFFFFFFFFF8000FFFFFFFF7FFFFFFFFFFFF000077FFFFFEFFFFFFFFFFFFE00000BFFFFFEFFFFFFFFFFFFC000007FFFFFDFFFFFFFFFFFFC000001FFFFFBFFFFFFFFFFFF0000002FFFFF3FFFFFFFFFFF80000001FFFFF7FFFFFFFFFFE00000000DFFFE7FFFFFFFFFF8000000006FFFEFFFFFFFFFFF00000000037FFEFFFFFFFFFFC0000000001FFFDFFFFFFFFFF00000000001FFF9FFFFFFFFFE00000000000FFF9FFFFFFFFFC00001F800007FFBFFFFFFFFF00001FFF80007FF3FFFFFFFFE000107FFE0003FFBFFFFFFFFC000103EFF80037FBFFFFFFFF80031032FFC001FF,
		ram_block1a_317.mem_init1 = 2048'hFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9DE7FFFFFFFFFFFFFFFFFFFE800015FFFFFFFFFFFFFFFFFF03FFFF03FFFFFFFFFFFFFFFFC3FFFFFFCDFFFFFFFFFFFFFFF9FFFFFFFFDFFFFFFFFFFFFFFC7FFFFFFFFFBFFFFFFFFFFFFF1FFFFFFFFFFF7FFFFFFFFFFFE7FFFFFFFFFFFEFFFFFFFFFFFEFFFFFFFFFFFFFBFFFFFFFFFF9FFFFFFFFFFFFBEFFFFFFFFFF7FFFFFFFFFFFF8FFFFFFFFFFEFFFFFFFFFF,
		ram_block1a_317.mem_init2 = 2048'hEFFFFF3FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFCFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFBFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFBFFFFFFFFFFFFFFFFBFFFFFFE7FFFFFFFFFFFFFFFFBFEDFFF7FFFFFFFFFFFFFFFFFB3DF60CFFFFFFFFFFFFFFFFFFAF7FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF,
		ram_block1a_317.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFD7FCFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_317.operation_mode = "rom",
		ram_block1a_317.port_a_address_clear = "none",
		ram_block1a_317.port_a_address_width = 13,
		ram_block1a_317.port_a_data_out_clear = "none",
		ram_block1a_317.port_a_data_out_clock = "clock0",
		ram_block1a_317.port_a_data_width = 1,
		ram_block1a_317.port_a_first_address = 106496,
		ram_block1a_317.port_a_first_bit_number = 5,
		ram_block1a_317.port_a_last_address = 114687,
		ram_block1a_317.port_a_logical_ram_depth = 130400,
		ram_block1a_317.port_a_logical_ram_width = 24,
		ram_block1a_317.ram_block_type = "AUTO",
		ram_block1a_317.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_318
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_318portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_318.clk0_core_clock_enable = "ena0",
		ram_block1a_318.clk0_input_clock_enable = "none",
		ram_block1a_318.clk0_output_clock_enable = "none",
		ram_block1a_318.connectivity_checking = "OFF",
		ram_block1a_318.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_318.init_file_layout = "port_a",
		ram_block1a_318.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_318.mem_init0 = 2048'hFFF01FFFFFFFFFFFFFFFFFFFFFFE00F7FFFFFFFFFFFFFFFFFFFFC003FFFFFFFF7FFFFFFFFFFFF8000EFFFFFFEFFFFFFFFFFFFF000077FFFFFFFFFFFFFFFFFFE00000BFFFFFFFFFFFFFFFFFFC000007FFFFFBFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFF0000002FFFFF7FFFFFFFFFFF80000001FFFFFFFFFFFFFFFFE00000000DFFFEFFFFFFFFFFF8000000006FFFFFFFFFFFFFFF0000000003FFFDFFFFFFFFFFC0000000001FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFE00000000000DFFBFFFFFFFFFC00001F800007FFFFFFFFFFFF00001FFF80006FFFFFFFFFFFE000107FFE0003FF7FFFFFFFFC00011BFFF8003FFFFFFFFFFF80031030FFC0017F,
		ram_block1a_318.mem_init1 = 2048'hFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFF3FFFF3FFFFFFFFFFFFFFFFFFBFFFFFF9FFFFFFFFFFFFFFFFDFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFEFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFF8FBFFFFFFFFFFFFFFFFFFF,
		ram_block1a_318.mem_init2 = 2048'hEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FDFFFFFDFFFFFFFFFFFFFFFE7F3FFFFF7FFFFFFFFFFFFFFFE7C0FFFFDFFFFFFFFFFFFFFFFE783E7FDFFFFFFFFFFFFFFFFFE70FFFFFFFFFFFFFFFFFFFFFFE41FFFFFFFFFFFFFFF,
		ram_block1a_318.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFDFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_318.operation_mode = "rom",
		ram_block1a_318.port_a_address_clear = "none",
		ram_block1a_318.port_a_address_width = 13,
		ram_block1a_318.port_a_data_out_clear = "none",
		ram_block1a_318.port_a_data_out_clock = "clock0",
		ram_block1a_318.port_a_data_width = 1,
		ram_block1a_318.port_a_first_address = 106496,
		ram_block1a_318.port_a_first_bit_number = 6,
		ram_block1a_318.port_a_last_address = 114687,
		ram_block1a_318.port_a_logical_ram_depth = 130400,
		ram_block1a_318.port_a_logical_ram_width = 24,
		ram_block1a_318.ram_block_type = "AUTO",
		ram_block1a_318.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_319
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_319portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_319.clk0_core_clock_enable = "ena0",
		ram_block1a_319.clk0_input_clock_enable = "none",
		ram_block1a_319.clk0_output_clock_enable = "none",
		ram_block1a_319.connectivity_checking = "OFF",
		ram_block1a_319.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_319.init_file_layout = "port_a",
		ram_block1a_319.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_319.mem_init0 = 2048'h000FE1FFFFFFFFC0000000000001FF0FFFFFFFF80000000000003FFC3FFFFFFF80000000000007FFF1FFFFFFF0000000000000FFFF8FFFFFFE0000000000001FFFFF7FFFFFC0000000000003FFFFF9FFFFFC0000000000003FFFFFEFFFFF8000000000000FFFFFFD7FFFF8000000000007FFFFFFE3FFFF000000000001FFFFFFFF3FFFF000000000007FFFFFFFF9FFFE00000000000FFFFFFFFFCFFFE00000000003FFFFFFFFFE7FFC0000000000FFFFFFFFFFE3FFC0000000001FFFFFFFFFFF3FFC0000000003FFFFE07FFFF9FF8000000000FFFFE0007FFF9FF8000000001FFFEF8001FFFCFF8000000003FFFEE40007FFCFF0000000007FFCEE4C003FFEFF,
		ram_block1a_319.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFF8000000000007FFFFFFFFFFFF0000000000001FFFFFFFFFFFC00000000000007FFFFFFFFFF800000000000041FFFFFFFFFF0000000000000707FFFFFFFFE0000000000,
		ram_block1a_319.mem_init2 = 2048'hF000007FFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFF800100FFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFE000201FFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFFFFFFFC000000FFFFFFFFFFFFFFFFFFC000000FFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_319.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFF,
		ram_block1a_319.operation_mode = "rom",
		ram_block1a_319.port_a_address_clear = "none",
		ram_block1a_319.port_a_address_width = 13,
		ram_block1a_319.port_a_data_out_clear = "none",
		ram_block1a_319.port_a_data_out_clock = "clock0",
		ram_block1a_319.port_a_data_width = 1,
		ram_block1a_319.port_a_first_address = 106496,
		ram_block1a_319.port_a_first_bit_number = 7,
		ram_block1a_319.port_a_last_address = 114687,
		ram_block1a_319.port_a_logical_ram_depth = 130400,
		ram_block1a_319.port_a_logical_ram_width = 24,
		ram_block1a_319.ram_block_type = "AUTO",
		ram_block1a_319.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_320
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_320portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_320.clk0_core_clock_enable = "ena0",
		ram_block1a_320.clk0_input_clock_enable = "none",
		ram_block1a_320.clk0_output_clock_enable = "none",
		ram_block1a_320.connectivity_checking = "OFF",
		ram_block1a_320.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_320.init_file_layout = "port_a",
		ram_block1a_320.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_320.mem_init0 = 2048'h93641AFFFFFFFFEC0000004D936C98EFFFFFFFF900000009926D9369BFFFFFFF600000013649924CBAFFFFFFF400000026C936499A9FFFFFFEC0000004D936C9C1A6BFFFFFDC0000009B26D934B325FFFFF900000013649970935767FFFFB00000026C936C37605FFFFFFF0000004D9369461E188BFFFEC000000DB26B9A600322DFFFEE000001364936A70076AFFFFE80000026C90D1258324A37FFCC000004D93E8554E65551BFFC000000DB2495494FCACAE3FF90000013249650967152B7BFFB0000026C9C3419206A7CABFFA000004D936B0E7B9D4FF41FFE000009B211A88740AB07BFFFA000013243D84837D2606637F6000026C89BF17748F006DAFF,
		ram_block1a_320.mem_init1 = 2048'hFFFFFFFF2BFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC0FFFFFFFFFFFFFFFFFFFFE108FFAFFFFFFFFFFFFFFFFFFCFF01FFCFFFFFFFFFFFFFFFF8FB80072E1FFFFFFFFFFFFFFE7900000657FFFFFFFFFFFFFFE68000009871FFFFFFFFFFFFFF8000001364BBFFFFFFFFFFFF200000026C9F4FFFFFFFFFFFCA0000004D9372DFFFFFFFFFF700000009926CF47FFFFFFFFF700000013649B2BBFFFFFFFFCE00000026C,
		ram_block1a_320.mem_init2 = 2048'hE400E07FFFFFFFFFB00001B4FA000207FFFFFFFFFE400027FFA001427FFFFFFFFFE6000AF7E000100FFFFFFFFFFFD00139FD000382FFFFFFFFFFFE80273FA000701FFFFFFFFFFFF009F7FC000D0DFFFFFFFFFFFFC01D7F000020FFFFFFFFFFFFF003CFE800141FFFFFFFFFFFFFE33FFD000480FFFFFFFFFFFFFC661FC000902FFFFFFFFFFFFFF1C3F0003E03FFFFFFFFFFFFFFE3FF401480BFFFFFFFFFFFFFFDFFFFF6200FFFFFFFFFFFFFFFF3FEDB3806FFFFFFFFFFFFFFFF3F9FF801FFFFFFFFFFFFFFFFF3E4C0004FFFFFFFFFFFFFFFFF3CC8BFA9FFFFFFFFFFFFFFFFF34DFCF9FFFFFFFFFFFFFFFFFF727FFFFFFFFFFFFFFFFFFFFFFE2FFFFFFFFFFFFFFF,
		ram_block1a_320.mem_init3 = 2048'h8000000000007CFFFFFFFFFFFC00000000001FEFFFFFFFFFFF0000000000003EFFFFFFFFFFFA000000000013EFFFFFFFFFFFE00000000002FFFFFFFFFFFFFF000000000007DFFFFFFFFFFFF00000000002F1FFFFFFFFFFFE00000000004F7FFFFFFFFFFFF80000000000EFFFFFFFFFFFFE0000000000BFFFFFFFFFFFFFF40000000005D7FFFFFFFFFFFF40000000007CFFFFFFFFFFFFFC0000000013BFFFFFFFFFFFFF90000000007DFFFFFFFFFFFFFE000000001F7FFFD5DFFFFFFFF000000008E3FFEBFD7FFFFFFF400000005CFFDEE83FFFFFFFF60000001B8FFA8087FFFFFFFF90000001F5FDC0505FFFFFFFFD8000003E3FF0050BFFFFFFFFE8000017E7,
		ram_block1a_320.operation_mode = "rom",
		ram_block1a_320.port_a_address_clear = "none",
		ram_block1a_320.port_a_address_width = 13,
		ram_block1a_320.port_a_data_out_clear = "none",
		ram_block1a_320.port_a_data_out_clock = "clock0",
		ram_block1a_320.port_a_data_width = 1,
		ram_block1a_320.port_a_first_address = 106496,
		ram_block1a_320.port_a_first_bit_number = 8,
		ram_block1a_320.port_a_last_address = 114687,
		ram_block1a_320.port_a_logical_ram_depth = 130400,
		ram_block1a_320.port_a_logical_ram_width = 24,
		ram_block1a_320.ram_block_type = "AUTO",
		ram_block1a_320.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_321
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_321portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_321.clk0_core_clock_enable = "ena0",
		ram_block1a_321.clk0_input_clock_enable = "none",
		ram_block1a_321.clk0_output_clock_enable = "none",
		ram_block1a_321.connectivity_checking = "OFF",
		ram_block1a_321.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_321.init_file_layout = "port_a",
		ram_block1a_321.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_321.mem_init0 = 2048'h492D60FFFFFFFFD40000005B4925B5EFFFFFFFFC8000000B4924B6D11FFFFFFFD00000016D24B6DA51FFFFFFFA0000002DA492DB4887FFFFFD00000005B4925B5F333FFFFFC4000000B6924B6D71FFFFFFFA80000016D24B305B225FFFFF80000002DA49274D9D4C3FFFF10000005B4921901E07EBFFFE2000000B6927CA7FFF1B9FFFFA0000016D24EE38000E76FFFF4000002DA489DC600E39CFFFC4000005B49B366701CCCDBFFE800000B69325927039A653FFE8000016925865278F37925FFE000002DA4519523FE6D597FFD000005B48EA55A3FCDAADCFF900000B6932CD335C995564FF800001692192916EE92AB297F800002DA4CB9CA6429554B57F,
		ram_block1a_321.mem_init1 = 2048'hFFFFFFFD2BFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF45A7FFFFFFFFFFFFFFFFFFFF158D6DFFFFFFFFFFFFFFFFFF2E0FE1E6FFFFFFFFFFFFFFFFFC78007D13FFFFFFFFFFFFFFF47000005F93FFFFFFFFFFFFFF1800000B47AFFFFFFFFFFFFF040000016D3B3FFFFFFFFFFFE90000002DA4D77FFFFFFFFFFA60000005B492EFFFFFFFFFFFC8000000B4925BFFFFFFFFFFF500000016D2497CFFFFFFFFFFA0000002DA,
		ram_block1a_321.mem_init2 = 2048'hCBFFE0BFFFFFFFFFF000037DF8FFF61FFFFFFFFFFFC0006EBF9FFFC37FFFFFFFFFFE001DEFEFFFF82FFFFFFFFFFFF0037DFFFFFF81FFFFFFFFFFFF804FFFFFFFD07FFFFFFFFFFFE005EFFFFFFB0BFFFFFFFFFFFF40BFFFFFFF607FFFFFFFFFFFFC1FFFC7FFEC13FFFFFFFFFFFFC07BFEFFFF81FFFFFFFFFFFFFE0F1FDFFFB01FFFFFFFFFFFFFE9C3F3FFEE07FFFFFFFFFFFFFF70FFBFFD80DFFFFFFFFFFFFFFFBFFFFFE01FFFFFFFFFFFFFFFDFFFBDF8077FFFFFFFFFFFFFFDFFBFF8013FFFFFFFFFFFFFFFDFEDC0004FFFFFFFFFFFFFFFFDFDEE7FC0FFFFFFFFFFFFFFFFDF2FEB0F7FFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFDA3FFFFFFFFFFFFFFF,
		ram_block1a_321.mem_init3 = 2048'h400000000000BEFFFFFFFFFFF800000000000BCFFFFFFFFFFFC000000000017FFFFFFFFFFFFA000000000017FFFFFFFFFFFF8000000000017BFFFFFFFFFFFB00000000002FDFFFFFFFFFFFF00000000000FDFFFFFFFFFFFC00000000003F7FFFFFFFFFFFE80000000001FBFFFFFFFFFFFF00000000001E7FFFFFFFFFFFF40000000003F7FFFFFFFFFFFFC000000001BDFFFFFFFFFFFFFA0000000007FFFFFFFFFFFFFFF000000002FBFFFFFFFFFFFFFE000000004F7FFFF33FFFFFFFE800000001F7FFA9FFFFFFFFFFC00000003FFFDA3827FFFFFFF60000000FEFF07F85FFFFFFFFB00000027FFEBFD03FFFFFFFFD8000004FFF2FFB0BFFFFFFFFE4000005D7,
		ram_block1a_321.operation_mode = "rom",
		ram_block1a_321.port_a_address_clear = "none",
		ram_block1a_321.port_a_address_width = 13,
		ram_block1a_321.port_a_data_out_clear = "none",
		ram_block1a_321.port_a_data_out_clock = "clock0",
		ram_block1a_321.port_a_data_width = 1,
		ram_block1a_321.port_a_first_address = 106496,
		ram_block1a_321.port_a_first_bit_number = 9,
		ram_block1a_321.port_a_last_address = 114687,
		ram_block1a_321.port_a_logical_ram_depth = 130400,
		ram_block1a_321.port_a_logical_ram_width = 24,
		ram_block1a_321.ram_block_type = "AUTO",
		ram_block1a_321.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_322
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_322portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_322.clk0_core_clock_enable = "ena0",
		ram_block1a_322.clk0_input_clock_enable = "none",
		ram_block1a_322.clk0_output_clock_enable = "none",
		ram_block1a_322.connectivity_checking = "OFF",
		ram_block1a_322.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_322.init_file_layout = "port_a",
		ram_block1a_322.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_322.mem_init0 = 2048'h38E320FFFFFFFFF3FFFFFFB8C71C7397FFFFFFFE7FFFFFF738E38E315FFFFFFF4FFFFFFEE31C71C630FFFFFFF9FFFFFFDC638E38C6E7FFFFFC3FFFFFFB8C71C73F6D7FFFFFD3FFFFFF718E38F63825FFFFFC7FFFFFEE31C707ACB4A7FFFFCFFFFFFDC638E5C9FCFBFFFFF0FFFFFFB8C7182BE1FE83FFFF1FFFFFF718E1A78000FA7FFFE1FFFFFEE31C72C00001EEFFFC3FFFFFDC639FE07FFE0767FFE3FFFFFB8C7A7878003C3ABFFC7FFFFF718FC61C7FF861CFFF87FFFFEE71DE863800F18F7FF8FFFFFDC63AE19C3FE1CC67FFCFFFFFB8C79C663C03C6633FF8FFFFF718F709131D873311FF1FFFFEE71B22A0123719919FFDFFFFDC631CD9307A0CCD8BFF,
		ram_block1a_322.mem_init1 = 2048'hFFFFFFFE4FFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0AFFFFFFFFFFFFFFFFFFFFF238E4CFFFFFFFFFFFFFFFFFFAA000154FFFFFFFFFFFFFFFF9007FF8045FFFFFFFFFFFFFFF00FFFFFBF8FFFFFFFFFFFFFFE87FFFFF738FFFFFFFFFFFFFF43FFFFFEE30B5FFFFFFFFFFFF8FFFFFFDC63EC7FFFFFFFFFFA1FFFFFFB8C717FFFFFFFFFFF67FFFFFF738E3A5FFFFFFFFFFCFFFFFFEE31C716FFFFFFFFFD9FFFFFFDC6,
		ram_block1a_322.mem_init2 = 2048'hE7FFA03FFFFFFFFFAFFFFFFBF9FFFE17FFFFFFFFFD3FFFFFBF3FFF427FFFFFFFFFF5FFFFD7F7FFE83FFFFFFFFFFFAFFFFBFCFFFF80FFFFFFFFFFFF7FFF7F9FFFF07FFFFFFFFFFFF7FBF7FBFFFB0BFFFFFFFFFFFFBF7F7F7FFFE0BFFFFFFFFFFFFFF7DFEFFFFC17FFFFFFFFFFFFDFFDFDFFFD807FFFFFFFFFFFFEDF9FFFFFF03FFFFFFFFFFFFFEBEFFBFFEE05FFFFFFFFFFFFFF49FFFFFD809FFFFFFFFFFFFFFE3FF7FAE017FFFFFFFFFFFFFFE7FE81F804FFFFFFFFFFFFFFFE7F9FF801BFFFFFFFFFFFFFFFE7E540006BFFFFFFFFFFFFFFFE7B41FFF1FFFFFFFFFFFFFFFFE74CCE0D7FFFFFFFFFFFFFFFFE797FFFFFFFFFFFFFFFFFFFFFE34FFFFFFFFFFFFFFF,
		ram_block1a_322.mem_init3 = 2048'hBFFFFFFFFFFFFEFFFFFFFFFFF3FFFFFFFFFFFFEFFFFFFFFFFF7FFFFFFFFFFF7DFFFFFFFFFFFDFFFFFFFFFFEFFFFFFFFFFFFFDFFFFFFFFFFEFFFFFFFFFFFFFAFFFFFFFFFFEFBFFFFFFFFFFFEFFFFFFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFE7FFFFFFFFFFFBFFFFFFFFFFFE7FFFFFFFFFBFFFFFFFFFFFFFF3FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFDFFFFFFFFEFEFFFFFFFFFFFFFAFFFFFFFFEFBFFFFFFFFFFFFFEFFFFFFFFDFBFFFD4BFFFFFFFE7FFFFFFFBF7FF88017FFFFFFF3FFFFFFFFFFFE1F82FFFFFFFFDFFFFFFFFFFF5FF84FFFFFFFFAFFFFFFEFFFE7FF07FFFFFFFFD7FFFFFDFFF9FFF0FFFFFFFFFF3FFFFFFF7,
		ram_block1a_322.operation_mode = "rom",
		ram_block1a_322.port_a_address_clear = "none",
		ram_block1a_322.port_a_address_width = 13,
		ram_block1a_322.port_a_data_out_clear = "none",
		ram_block1a_322.port_a_data_out_clock = "clock0",
		ram_block1a_322.port_a_data_width = 1,
		ram_block1a_322.port_a_first_address = 106496,
		ram_block1a_322.port_a_first_bit_number = 10,
		ram_block1a_322.port_a_last_address = 114687,
		ram_block1a_322.port_a_logical_ram_depth = 130400,
		ram_block1a_322.port_a_logical_ram_width = 24,
		ram_block1a_322.ram_block_type = "AUTO",
		ram_block1a_322.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_323
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_323portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_323.clk0_core_clock_enable = "ena0",
		ram_block1a_323.clk0_input_clock_enable = "none",
		ram_block1a_323.clk0_output_clock_enable = "none",
		ram_block1a_323.connectivity_checking = "OFF",
		ram_block1a_323.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_323.init_file_layout = "port_a",
		ram_block1a_323.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_323.mem_init0 = 2048'hF81F3AFFFFFFFFEFFFFFFFF83F03F0FFFFFFFFFDFFFFFFFF07E07E0DFFFFFFFF7FFFFFFFE0FC0FC1E1FFFFFFF7FFFFFFFC1F81F83E97FFFFFCFFFFFFFF83F03F00E27FFFFFCFFFFFFFF07E07F800A8FFFFFBFFFFFFFE0FC0F977FEA7FFFFBFFFFFFFC1F818F1FC223FFFFBFFFFFFF83F0633FFFE57FFFF7FFFFFFF07E02BFFFFF83FFFE7FFFFFFE0FC08FFFFFFE6FFFCFFFFFFFC1F827F8001FF37FFEFFFFFFF83F81F800003FB3FFFFFFFFFF07F3FE07FF81FD7FFBFFFFFFE0FC6F83FFFF07FDFF9FFFFFFC1F83E1FC01FC3E1FFBFFFFFF83F3F87C0003E1F7FFFFFFFFF07E5F12C9C80F0F1FF3FFFFFE0F8BD32FFE7078FAFFBFFFFFC1F1F021C2CFC3C7BFF,
		ram_block1a_323.mem_init1 = 2048'hFFFFFFFC6FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4827FFFFFFFFFFFFFFFFFFFE0F8F98FFFFFFFFFFFFFFFFFF99FFFE60FFFFFFFFFFFFFFFFCBFFFFFF93FFFFFFFFFFFFFFE9FFFFFFFFD3FFFFFFFFFFFFFC7FFFFFFF00AFFFFFFFFFFFFF9FFFFFFFE0F59FFFFFFFFFFFF7FFFFFFFC1FFAFFFFFFFFFFFCFFFFFFFF83F07FFFFFFFFFFF9FFFFFFFF07E045FFFFFFFFFE3FFFFFFFE0FC0F87FFFFFFFFC7FFFFFFFC1,
		ram_block1a_323.mem_init2 = 2048'hF0005F7FFFFFFFFFE00001FEF80001EFFFFFFFFFFF00001F3F0000BC7FFFFFFFFFFC000FF7F00007DFFFFFFFFFFFE000FFFE00007CFFFFFFFFFFFF001FFFC0002FBFFFFFFFFFFFE007F7F80000F1FFFFFFFFFFFF007EFE00001F3FFFFFFFFFFFF407EFC00003E7FFFFFFFFFFFFC1FFFC00007E7FFFFFFFFFFFFC1FFFC0004FDFFFFFFFFFFFFFEFF7F00001F9FFFFFFFFFFFFFF81FF00067F3FFFFFFFFFFFFFFD7FF0031FE3FFFFFFFFFFFFFFCFFF7E07F9FFFFFFFFFFFFFFFCFFA007FE3FFFFFFFFFFFFFFFCFE8BFFF87FFFFFFFFFFFFFFFCFFDC0005FFFFFFFFFFFFFFFFCF65C406FFFFFFFFFFFFFFFFFCFB7FFFFFFFFFFFFFFFFFFFFFCC1FFFFFFFFFFFFFFF,
		ram_block1a_323.mem_init3 = 2048'h800000000000FFFFFFFFFFFFF8000000000007FFFFFFFFFFFFC000000000007FFFFFFFFFFFF800000000000FCFFFFFFFFFFF800000000001FFFFFFFFFFFFFE00000000000FFFFFFFFFFFFFC00000000001FBFFFFFFFFFFFE00000000001FFFFFFFFFFFFFE00000000003F3FFFFFFFFFFFF00000000007F7FFFFFFFFFFFF00000000007E7FFFFFFFFFFFFC0000000007FFFFFFFFFFFFFF8000000000FDFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFC000000003FBFFFE79FFFFFFFF000000003FFFFE001FFFFFFFF000000007EFFC017C7FFFFFFFC0000000FCFF80079FFFFFFFFE0000000FBFC002F9FFFFFFFFF0000001F7F8000F3FFFFFFFFF0000007EF,
		ram_block1a_323.operation_mode = "rom",
		ram_block1a_323.port_a_address_clear = "none",
		ram_block1a_323.port_a_address_width = 13,
		ram_block1a_323.port_a_data_out_clear = "none",
		ram_block1a_323.port_a_data_out_clock = "clock0",
		ram_block1a_323.port_a_data_width = 1,
		ram_block1a_323.port_a_first_address = 106496,
		ram_block1a_323.port_a_first_bit_number = 11,
		ram_block1a_323.port_a_last_address = 114687,
		ram_block1a_323.port_a_logical_ram_depth = 130400,
		ram_block1a_323.port_a_logical_ram_width = 24,
		ram_block1a_323.ram_block_type = "AUTO",
		ram_block1a_323.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_324
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_324portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_324.clk0_core_clock_enable = "ena0",
		ram_block1a_324.clk0_input_clock_enable = "none",
		ram_block1a_324.clk0_output_clock_enable = "none",
		ram_block1a_324.connectivity_checking = "OFF",
		ram_block1a_324.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_324.init_file_layout = "port_a",
		ram_block1a_324.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_324.mem_init0 = 2048'hF800C0FFFFFFFFE000000007FF000F1FFFFFFFF800000000FFE001FE1FFFFFFFC00000001FFC003FFDFFFFFFE800000003FF8007FEEFFFFFFF000000007FF000FFE3FFFFFFE00000000FFE0000006FFFFFFA00000001FFC001AFD07FFFFFC00000003FF801FE03EBFFFFF800000007FF009C0001D7FFFE80000000FFE00C000007FFFFF00000001FFC0F00000019FFFF00000003FF8380000000A7FFC00000007FF8E0000000077FFE0000000FFF28007FF80037FFA0000001FFC3003FFFF000DFFC0000003FF8C01FFFFFC011FFC0000007FF1007FFFFFE00DFF4000000FFEA013FE37FF008FF8000001FF8C033FC08FF8077F8000003FF10032C4603FC077F,
		ram_block1a_324.mem_init1 = 2048'hFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2F8BFFFFFFFFFFFFFFFFFFFF5F8FE5FFFFFFFFFFFFFFFFFFF8000077FFFFFFFFFFFFFFFF980000001FFFFFFFFFFFFFFFE4000000000BFFFFFFFFFFFFFF00000000FF3FFFFFFFFFFFFFC00000001FFE7FFFFFFFFFFFE800000003FFFC7FFFFFFFFFFC000000007FF075FFFFFFFFFF400000000FFE006FFFFFFFFFE800000001FFC000BFFFFFFFFF000000003F,
		ram_block1a_324.mem_init2 = 2048'hFFFF803FFFFFFFFFDFFFFEFFFFFFF807FFFFFFFFFCFFFFDFFF7FFF00FFFFFFFFFFFBFFF7FFFFFFF00FFFFFFFFFFF9FFEFDFFFFFE01FFFFFFFFFFFCFFDFBFFFFFC01FFFFFFFFFFFEFFBF7FFFFFC03FFFFFFFFFFFFFFFFFEFFFF807FFFFFFFFFFFFBF7FFFFFFF007FFFFFFFFFFFFFEFFFFFFFE007FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFE3F7FFFFF001FFFFFFFFFFFFFFC2FFFFF8003FFFFFFFFFFFFFFEBFEFFC0007FFFFFFFFFFFFFFFBFE000000FFFFFFFFFFFFFFFFBFE000003FFFFFFFFFFFFFFFFBE900000FFFFFFFFFFFFFFFFFBEE80001FFFFFFFFFFFFFFFFFB2BE802FFFFFFFFFFFFFFFFFFA27FFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFF,
		ram_block1a_324.mem_init3 = 2048'hFFFFFFFFFFFF7FFFFFFFFFFFF7FFFFFFFFFFF7EFFFFFFFFFFFBFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFEFFFFFFFFFFFFFDFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFBF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFEFFFFFFFFFFFFFFFDFFFFFFFFDFBFFFF87FFFFFFFFFFFFFFFFFFFFFCF017FFFFFFFFFFFFFFFFF7FEFE00FFFFFFFFBFFFFFFFFEFF7FE00FFFFFFFFDFFFFFFEFFFDFFC03FFFFFFFFEFFFFFFDFFF7FFC03FFFFFFFFFFFFFFFFF7,
		ram_block1a_324.operation_mode = "rom",
		ram_block1a_324.port_a_address_clear = "none",
		ram_block1a_324.port_a_address_width = 13,
		ram_block1a_324.port_a_data_out_clear = "none",
		ram_block1a_324.port_a_data_out_clock = "clock0",
		ram_block1a_324.port_a_data_width = 1,
		ram_block1a_324.port_a_first_address = 106496,
		ram_block1a_324.port_a_first_bit_number = 12,
		ram_block1a_324.port_a_last_address = 114687,
		ram_block1a_324.port_a_logical_ram_depth = 130400,
		ram_block1a_324.port_a_logical_ram_width = 24,
		ram_block1a_324.ram_block_type = "AUTO",
		ram_block1a_324.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_325
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_325portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_325.clk0_core_clock_enable = "ena0",
		ram_block1a_325.clk0_input_clock_enable = "none",
		ram_block1a_325.clk0_output_clock_enable = "none",
		ram_block1a_325.connectivity_checking = "OFF",
		ram_block1a_325.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_325.init_file_layout = "port_a",
		ram_block1a_325.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_325.mem_init0 = 2048'h07FFFFFFFFFFFFE00000000000FFFFE7FFFFFFF800000000001FFFFFFFFFFFFFC00000000003FFFFFFFFFFFFF800000000007FFFFEF7FFFFFF00000000000FFFFFE3FFFFFFC00000000001FFFFFFEFFFFFFE00000000003FFF601BFFFFFFC00000000007FF400005FFFFF80000000000FFC000002FFFFF80000000001FC0000000BFFFF00000000003F000000000FFFF00000000007C0000000007FFC0000000000700000000027FFE0000000000E0007FF80013FFA0000000003C003FFFF000BFFC0000000006001FFFFFC005FFC000000000E007FFFFFE006FF40000000018013FFFFFF002FF00000000060033FFEFFF8027F000000000E0033C7EFFFC037F,
		ram_block1a_325.mem_init1 = 2048'hFFFFFFFC93FFFFFFFFFFFFFFFFFFFFFFCEFFFFFFFFFFFFFFFFFFFFFFFCDFFFFFFFFFFFFFFFFFFFFFFFC9FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB067FFFFFFFFFFFFFFFFFFFEDF8FE9FFFFFFFFFFFFFFFFFFF8000077FFFFFFFFFFFFFFFFD800000011FFFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFC000000000003FFFFFFFFFFFF8000000000000FFFFFFFFFFFC00000000000F87FFFFFFFFFFC00000000001FF8FFFFFFFFFF800000000003FFF7FFFFFFFFF0000000000,
		ram_block1a_325.mem_init2 = 2048'hE000007FFFFFFFFF800000FFFC000007FFFFFFFFFE00001FBF800000FFFFFFFFFFF00007FFE000000FFFFFFFFFFFC000FDFC000001FFFFFFFFFFFE001FBF8000001FFFFFFFFFFFF003F7F0000003FFFFFFFFFFFF007FFF0000003FFFFFFFFFFFF807EFE0000007FFFFFFFFFFFF80FFFC000000FFFFFFFFFFFFFC1FFF8000000FFFFFFFFFFFFFF3F7F8000001FFFFFFFFFFFFFF81FF0000003FFFFFFFFFFFFFFC3FF0000007FFFFFFFFFFFFFFC3FE000000FFFFFFFFFFFFFFFC3FE000001FFFFFFFFFFFFFFFC3FA000007FFFFFFFFFFFFFFFC3E100003FFFFFFFFFFFFFFFFC310F001FFFFFFFFFFFFFFFFFC24FFFFFFFFFFFFFFFFFFFFFFC0BFFFFFFFFFFFFFFF,
		ram_block1a_325.mem_init3 = 2048'h0000000000007FFFFFFFFFFFF8000000000007EFFFFFFFFFFF8000000000007EFFFFFFFFFFF800000000000FFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFC00000000000FDFFFFFFFFFFFC00000000001FFFFFFFFFFFFFE00000000001FBFFFFFFFFFFFE00000000003FFFFFFFFFFFFFF00000000003F7FFFFFFFFFFFF00000000007FFFFFFFFFFFFFF80000000007EFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFC000000000FDFFFFFFFFFFFFFE000000001FBFFFFFFFFFFFFFE000000003FFFFF0017FFFFFFF000000007FFFF0000FFFFFFFF80000000FFFF80001FFFFFFFFC0000000FDFE00001FFFFFFFFE0000001FBF800003FFFFFFFFF0000007FF,
		ram_block1a_325.operation_mode = "rom",
		ram_block1a_325.port_a_address_clear = "none",
		ram_block1a_325.port_a_address_width = 13,
		ram_block1a_325.port_a_data_out_clear = "none",
		ram_block1a_325.port_a_data_out_clock = "clock0",
		ram_block1a_325.port_a_data_width = 1,
		ram_block1a_325.port_a_first_address = 106496,
		ram_block1a_325.port_a_first_bit_number = 13,
		ram_block1a_325.port_a_last_address = 114687,
		ram_block1a_325.port_a_logical_ram_depth = 130400,
		ram_block1a_325.port_a_logical_ram_width = 24,
		ram_block1a_325.ram_block_type = "AUTO",
		ram_block1a_325.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_326
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_326portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_326.clk0_core_clock_enable = "ena0",
		ram_block1a_326.clk0_input_clock_enable = "none",
		ram_block1a_326.clk0_output_clock_enable = "none",
		ram_block1a_326.connectivity_checking = "OFF",
		ram_block1a_326.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_326.init_file_layout = "port_a",
		ram_block1a_326.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_326.mem_init0 = 2048'hFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFEFFFFFFE7FFFFFFFFFFFFFFFEF7FFFFFEFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF9FFFFFFFFFFFFFF1FE3FFFFFFBFFFFFFFFFFFFF3FFFF7FFFFFFFFFFFFFFFFFFBFFFFFDFFFFF7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFAFFFEFFFFFFFFFFFDFFFFFFFFDFFFDFFFFFFFFFFF7FFFFFFFFCFFFDFFFFFFFFFFFFFF8007FFE7FFDFFFFFFFFFFBFFC0000FFF5FFFFFFFFFFFFEFFE000003FFBFFBFFFFFFFFFDFF8000001FFAFFBFFFFFFFFFFFEC000000FFDFF7FFFFFFFFEFFCC1800007FDFFFFFFFFFFFDFFCC2000003FD7F,
		ram_block1a_326.mem_init1 = 2048'hFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFF60701BFFFFFFFFFFFFFFFFFF47FFFF8DFFFFFFFFFFFFFFFFC7FFFFFFEBFFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFFFEFFFFFFFFFFEFFFFFFFFFFFFF3FFFFFFFFFFFBFFFFFFFFFFFF7FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF,
		ram_block1a_326.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFFBFF7FFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFFAF7FFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFF,
		ram_block1a_326.mem_init3 = 2048'hFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFEFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFF80F,
		ram_block1a_326.operation_mode = "rom",
		ram_block1a_326.port_a_address_clear = "none",
		ram_block1a_326.port_a_address_width = 13,
		ram_block1a_326.port_a_data_out_clear = "none",
		ram_block1a_326.port_a_data_out_clock = "clock0",
		ram_block1a_326.port_a_data_width = 1,
		ram_block1a_326.port_a_first_address = 106496,
		ram_block1a_326.port_a_first_bit_number = 14,
		ram_block1a_326.port_a_last_address = 114687,
		ram_block1a_326.port_a_logical_ram_depth = 130400,
		ram_block1a_326.port_a_logical_ram_width = 24,
		ram_block1a_326.ram_block_type = "AUTO",
		ram_block1a_326.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_327
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_327portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_327.clk0_core_clock_enable = "ena0",
		ram_block1a_327.clk0_input_clock_enable = "none",
		ram_block1a_327.clk0_output_clock_enable = "none",
		ram_block1a_327.connectivity_checking = "OFF",
		ram_block1a_327.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_327.init_file_layout = "port_a",
		ram_block1a_327.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_327.mem_init0 = 2048'h000001FFFFFFFFC0000000000000000FFFFFFFF800000000000000003FFFFFFF000000000000000001FFFFFFF000000000000000010FFFFFFE00000000000000001C3FFFFFC0000000000000000011FFFFFC00000000000000FFFC0FFFFF80000000000000FFFFF87FFFF00000000000007FFFFFE3FFFF0000000000003FFFFFFF1FFFE000000000000FFFFFFFFDFFFE000000000003FFFFFFFFEFFFE00000000000FFFFFFFFFF7FFC00000000001FFFFFFFFFFBFFC00000000007FFFFFFFFFFBFF80000000001FFFFFFFFFFFDFF80000000003FFFFFFFFFFFDFF80000000007FFFFFFFFFFFEFF8000000001FFFFE7FFFFFFEFF0000000003FFFFE7CFFFFFEFF,
		ram_block1a_327.mem_init1 = 2048'hFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFC00000000001FFFFFFFFFFFFF8000000000007FFFFFFFFFFFE0000000000001FFFFFFFFFFFC00000000000003FFFFFFFFFF800000000000001FFFFFFFFFF0000000000000007FFFFFFFFE0000000000,
		ram_block1a_327.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7F3FFFFFFFFFFFFFFFFFFFFFE7C0FFFFFFFFFFFFFFFFFFFFFE783FFFFFFFFFFFFFFFFFFFFFE70FFFFFFFFFFFFFFFFFFFFFFE61FFFFFFFFFFFFFFF,
		ram_block1a_327.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_327.operation_mode = "rom",
		ram_block1a_327.port_a_address_clear = "none",
		ram_block1a_327.port_a_address_width = 13,
		ram_block1a_327.port_a_data_out_clear = "none",
		ram_block1a_327.port_a_data_out_clock = "clock0",
		ram_block1a_327.port_a_data_width = 1,
		ram_block1a_327.port_a_first_address = 106496,
		ram_block1a_327.port_a_first_bit_number = 15,
		ram_block1a_327.port_a_last_address = 114687,
		ram_block1a_327.port_a_logical_ram_depth = 130400,
		ram_block1a_327.port_a_logical_ram_width = 24,
		ram_block1a_327.ram_block_type = "AUTO",
		ram_block1a_327.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_328
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_328portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_328.clk0_core_clock_enable = "ena0",
		ram_block1a_328.clk0_input_clock_enable = "none",
		ram_block1a_328.clk0_output_clock_enable = "none",
		ram_block1a_328.connectivity_checking = "OFF",
		ram_block1a_328.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_328.init_file_layout = "port_a",
		ram_block1a_328.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_328.mem_init0 = 2048'h8D1ABEFFFFFFFFFFFFFFFFE8D1A3539FFFFFFFF9FFFFFFFD1A1468DDBFFFFFFF7FFFFFFFA3428D1A80FFFFFFE7FFFFFFF468D1A2892FFFFFFD7FFFFFFE8D1A35BE88FFFFFFEFFFFFFFD1A14479AF46FFFFFFFFFFFFFA342819A00BC7FFFF5FFFFFFF468D64457AC77FFFFBFFFFFFE8D1AB21003D95FFFFBFFFFFFD1A11B31FFE78BFFFEFFFFFFFA343599E003DF2FFFC7FFFFFF468998E0FF0377FFFDFFFFFFE8D04E31E0060D0FFFFFFFFFFD1A1D1CC78788683FFDFFFFFFA142FB361FE3215BFF9FFFFFF4287AC93800CD0E9FFDFFFFFE8D013E338073A0E3FF3FFFFFD1A6F4CE6A1E4D052FFBFFFFFA34FDE2EA68092833FFBFFFFF4685256F040D295287F,
		ram_block1a_328.mem_init1 = 2048'hFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB4CBFFFFFFFFFFFFFFFFFFFE3634E6FFFFFFFFFFFFFFFFFF18FFFC3DFFFFFFFFFFFFFFFFC9FFFFFF1DFFFFFFFFFFFFFFF0FFFFFFE87BFFFFFFFFFFFFFF3FFFFFFD0BDFFFFFFFFFFFFFCFFFFFFFA149BFFFFFFFFFFFE7FFFFFFF46875FFFFFFFFFFFCFFFFFFFE8D0A71FFFFFFFFFF5FFFFFFFD1A14307FFFFFFFFEBFFFFFFFA3428D63FFFFFFFFE7FFFFFFF46,
		ram_block1a_328.mem_init2 = 2048'hF800207FFFFFFFFFE0000201FA800617FFFFFFFFFDC000E07FC000C37FFFFFFFFFF2001807E800180FFFFFFFFFFF900103FD000187FFFFFFFFFFFD80007F8000205FFFFFFFFFFFE00407F0000B0DFFFFFFFFFFFFC080FF400160BFFFFFFFFFFFFA000FD8002417FFFFFFFFFFFF8001FF0001807FFFFFFFFFFFFDA01F8001F02FFFFFFFFFFFFFF80FF2005A01FFFFFFFFFFFFFFC3FF0024805FFFFFFFFFFFFFFE3FE7C1A017FFFFFFFFFFFFFFC7FF1118067FFFFFFFFFFFFFFC7FDFF8013FFFFFFFFFFFFFFFC7F3400027FFFFFFFFFFFFFFFC7C01FF85FFFFFFFFFFFFFFFFC781E40E7FFFFFFFFFFFFFFFFC607FFFFFFFFFFFFFFFFFFFFFC23FFFFFFFFFFFFFFF,
		ram_block1a_328.mem_init3 = 2048'hC0000000000100FFFFFFFFFFF80000000000080FFFFFFFFFFFA0000000000100FFFFFFFFFFF80000000000100FFFFFFFFFFFE0000000000003FFFFFFFFFFF90000000000103FFFFFFFFFFFE0000000000203FFFFFFFFFFFF0000000000603FFFFFFFFFFFE8000000000407FFFFFFFFFFFF800000000040FFFFFFFFFFFFFC000000000807FFFFFFFFFFFF000000000180FFFFFFFFFFFFF800000000201FFFFFFFFFFFFFD00000000001FFFFFFFFFFFFFD00000000407FFFF17FFFFFFFE80000000C03FF9F367FFFFFFF4000000000FFFA7017FFFFFFF0000000101FFD8085FFFFFFFFE000000303FCC0005FFFFFFFFE800000207F90030FFFFFFFFFE40000100F,
		ram_block1a_328.operation_mode = "rom",
		ram_block1a_328.port_a_address_clear = "none",
		ram_block1a_328.port_a_address_width = 13,
		ram_block1a_328.port_a_data_out_clear = "none",
		ram_block1a_328.port_a_data_out_clock = "clock0",
		ram_block1a_328.port_a_data_width = 1,
		ram_block1a_328.port_a_first_address = 106496,
		ram_block1a_328.port_a_first_bit_number = 16,
		ram_block1a_328.port_a_last_address = 114687,
		ram_block1a_328.port_a_logical_ram_depth = 130400,
		ram_block1a_328.port_a_logical_ram_width = 24,
		ram_block1a_328.ram_block_type = "AUTO",
		ram_block1a_328.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_329
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_329portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_329.clk0_core_clock_enable = "ena0",
		ram_block1a_329.clk0_input_clock_enable = "none",
		ram_block1a_329.clk0_output_clock_enable = "none",
		ram_block1a_329.connectivity_checking = "OFF",
		ram_block1a_329.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_329.init_file_layout = "port_a",
		ram_block1a_329.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_329.mem_init0 = 2048'h613D15FFFFFFFFE000000009EC27A177FFFFFFFA000000013D84F61C1FFFFFFF8000000027B09EC2E0FFFFFFF000000004F613D8F6BFFFFFFD000000009EC2792345FFFFFFE000000013D84EBFF77CFFFFFC000000027B09735F8FE7FFFF800000004F61604CFCB67FFFF000000009EC399BFFFE25FFFF800000013D862DE001FE3FFFF000000027B180E1FFC3E0FFFE00000004F61471F00FCFB7FFF00000009EC8DCE0001F3CFFFF00000013D91630000079E7FFC00000027B74CC01FE01EFBFFE0000004F65F303800C0F73FFC0000009EC8C015FFF3873AFF00000013DE1B0F91FFCC3BBFF40000027B1A2B22A2FF21DEFF0000004F60D20C6382F90DDFF,
		ram_block1a_329.mem_init1 = 2048'hFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF826FFFFFFFFFFFFFFFFFFFFE2AF983FFFFFFFFFFFFFFFFFFD60001DDFFFFFFFFFFFFFFFF84000000ABFFFFFFFFFFFFFFE0000000092FFFFFFFFFFFFFFF800000013E4FFFFFFFFFFFFF4000000027B7DFFFFFFFFFFFF400000004F6067FFFFFFFFFF9000000009EC26FFFFFFFFFFF0000000013D84F9FFFFFFFFFF4000000027B09EFBFFFFFFFFC800000004F,
		ram_block1a_329.mem_init2 = 2048'hFBFF5FBFFFFFFFFFAFFFFD00FE7FF5E7FFFFFFFFFC3FFF803F9FFE3DFFFFFFFFFFF9FFE807F7FFEFDFFFFFFFFFFFEFFE01FCFFFC79FFFFFFFFFFFF7FE07FBFFF8FFFFFFFFFFFFFF7F00FFBFFFAF5FFFFFFFFFFFFBF807EBFFF5F3FFFFFFFFFFFF9F01FC7FFE3EBFFFFFFFFFFFFFD01FFFFF97F7FFFFFFFFFFFFC003FDFFFAFCFFFFFFFFFFFFFF40BF5FFD1FDFFFFFFFFFFFFFF00FFFFEA7FFFFFFFFFFFFFFFFC7FEFCC9FF3FFFFFFFFFFFFFFC3FFBC07F8FFFFFFFFFFFFFFFC3FF007FE1FFFFFFFFFFFFFFFC3E3FFFFDFFFFFFFFFFFFFFFFC38082095FFFFFFFFFFFFFFFFC300E9F6FFFFFFFFFFFFFFFFFC70FFFFFFFFFFFFFFFFFFFFFFC61FFFFFFFFFFFFFFF,
		ram_block1a_329.mem_init3 = 2048'hBFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFF9FFFFFFFFFFE81FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFF9FFFFFFFFFFD03FFFFFFFFFFF8FFFFFFFFFFF03FFFFFFFFFFFCFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFA03FFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFE7FFFFFFFFF40FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFBFFFFFFFFE80FFFFFFFFFFFFFDFFFFFFFFF01FFFFFFFFFFFFF8FFFFFFFFF01FFFFFFFFFFFFFCFFFFFFFF807FFFFD1FFFFFFFEFFFFFFFFC03FFF4057FFFFFFFBFFFFFFF807FC1B7CFFFFFFFFFFFFFFFE01FFAFE7BFFFFFFFF9FFFFFFD01FC7F8FDFFFFFFFFF7FFFFFA03FAFFAFFFFFFFFFFE7FFFFF807,
		ram_block1a_329.operation_mode = "rom",
		ram_block1a_329.port_a_address_clear = "none",
		ram_block1a_329.port_a_address_width = 13,
		ram_block1a_329.port_a_data_out_clear = "none",
		ram_block1a_329.port_a_data_out_clock = "clock0",
		ram_block1a_329.port_a_data_width = 1,
		ram_block1a_329.port_a_first_address = 106496,
		ram_block1a_329.port_a_first_bit_number = 17,
		ram_block1a_329.port_a_last_address = 114687,
		ram_block1a_329.port_a_logical_ram_depth = 130400,
		ram_block1a_329.port_a_logical_ram_width = 24,
		ram_block1a_329.ram_block_type = "AUTO",
		ram_block1a_329.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_330
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_330portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_330.clk0_core_clock_enable = "ena0",
		ram_block1a_330.clk0_input_clock_enable = "none",
		ram_block1a_330.clk0_output_clock_enable = "none",
		ram_block1a_330.connectivity_checking = "OFF",
		ram_block1a_330.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_330.init_file_layout = "port_a",
		ram_block1a_330.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_330.mem_init0 = 2048'hFEC003FFFFFFFFD000000009FFD8013FFFFFFFFC000000013FFB001C9FFFFFFF4000000027FF6002E7FFFFFFE800000004FFEC00FFAFFFFFFD000000009FFD81D7A33FFFFFF000000013FFB0E9CE05FFFFFC000000027FF64E27976FFFFF800000004FFEA883FF33FFFFF000000009FFC917FFFF3BFFFE800000013FFB2BFFFFFD1FFFE000000027FEFDFFFFFFF6FFFC00000004FFD67FFFFFFFCFFFF00000009FF01FFFFFFFFDFFFF00000013FF67FFFFFFFFE7FFC00000027F9FFFFE01FFFFDFF80000004FF73FFC7FF3FFF7FF80000009FE9FF2E000C7FFBFF80000013F99EF22A0033FFAFFC0000027F2FFCC44D00DFFF7FC000004FE1DD0DE50006FFDFF,
		ram_block1a_330.mem_init1 = 2048'hFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0D17FFFFFFFFFFFFFFFFFFFF89FEC2FFFFFFFFFFFFFFFFFF3A00014FFFFFFFFFFFFFFFFFB00000008BFFFFFFFFFFFFFFF000000009DBFFFFFFFFFFFFFF000000013FEFFFFFFFFFFFFF8000000027FDDFFFFFFFFFFFFC00000004FFF9FFFFFFFFFFFB000000009FFD95FFFFFFFFFF6000000013FFB05FFFFFFFFFF4000000027FF6007FFFFFFFFD800000004F,
		ram_block1a_330.mem_init2 = 2048'hE7FF40BFFFFFFFFFC0000201FAFFFC17FFFFFFFFFE0000603F7FFE80FFFFFFFFFFFC00100FFFFFE82FFFFFFFFFFFA00303FEFFFC01FFFFFFFFFFFD00407FDFFF801FFFFFFFFFFFE0080FFBFFFA07FFFFFFFFFFFF4080FF7FFFC03FFFFFFFFFFFFC181FFFFFF003FFFFFFFFFFFFC301FEFFF901FFFFFFFFFFFFFE603FFFFFA00FFFFFFFFFFFFFEC07F7FFD005FFFFFFFFFFFFFF42FF3FEC009FFFFFFFFFFFFFFE3FEFCB8003FFFFFFFFFFFFFFE3FEFE00017FFFFFFFFFFFFFFE3F8000003FFFFFFFFFFFFFFFE3F3400073FFFFFFFFFFFFFFFE3A0B60C1FFFFFFFFFFFFFFFFE300DE037FFFFFFFFFFFFFFFFE207FFFFFFFFFFFFFFFFFFFFFE23FFFFFFFFFFFFFFF,
		ram_block1a_330.mem_init3 = 2048'h80000000000000FFFFFFFFFFF80000000000181FFFFFFFFFFF00000000000101FFFFFFFFFFFE0000000000001FFFFFFFFFFFA0000000000201FFFFFFFFFFFC0000000000201FFFFFFFFFFFF0000000000203FFFFFFFFFFFD0000000000403FFFFFFFFFFFF8000000000003FFFFFFFFFFFF0000000000C0FFFFFFFFFFFFF400000000000FFFFFFFFFFFFF400000000101FFFFFFFFFFFFFE00000000101FFFFFFFFFFFFFE00000000203FFFFFFFFFFFFFF00000000403FFFC03FFFFFFFE80000000007FFED06FFFFFFFF40000000007FD96007FFFFFFF2000000100FF17E00FFFFFFFF9000000203FE3F805FFFFFFFFE800000407FDFFE0BFFFFFFFFF40000000F,
		ram_block1a_330.operation_mode = "rom",
		ram_block1a_330.port_a_address_clear = "none",
		ram_block1a_330.port_a_address_width = 13,
		ram_block1a_330.port_a_data_out_clear = "none",
		ram_block1a_330.port_a_data_out_clock = "clock0",
		ram_block1a_330.port_a_data_width = 1,
		ram_block1a_330.port_a_first_address = 106496,
		ram_block1a_330.port_a_first_bit_number = 18,
		ram_block1a_330.port_a_last_address = 114687,
		ram_block1a_330.port_a_logical_ram_depth = 130400,
		ram_block1a_330.port_a_logical_ram_width = 24,
		ram_block1a_330.ram_block_type = "AUTO",
		ram_block1a_330.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_331
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_331portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_331.clk0_core_clock_enable = "ena0",
		ram_block1a_331.clk0_input_clock_enable = "none",
		ram_block1a_331.clk0_output_clock_enable = "none",
		ram_block1a_331.connectivity_checking = "OFF",
		ram_block1a_331.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_331.init_file_layout = "port_a",
		ram_block1a_331.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_331.mem_init0 = 2048'hFFFFFCFFFFFFFFD000000009FFFFFED7FFFFFFFA000000013FFFFFE39FFFFFFF8000000027FFFFFD1BFFFFFFF800000004FFFFFF004FFFFFFC000000009FFFFE0FC0FFFFFFD000000013FFFF33FF06FFFFFC000000027FFFBFE85DEFFFFFC00000004FFFD87FFFCFFFFFF400000009FFF30FFFFFE3FFFF000000013FFC37FFFFFF3FFFF800000027FF17FFFFFFFFFFFD00000004FFF5FFFFFFFFC7FFC00000009FFEFFFFFFFFFCFFFF00000013FEEFFFFFFFFFE7FFC00000027FF9FFFFFFFFFFDFFE0000004FFAFFFFFFFFFFF7FFC0000009FF2FF3FFFFFFFF9FF80000013FE3E7F5BFFFFFFAFF80000027FA7FB1ADEFFFFFFFF4000004FF8CEBE60EFFFFFDFF,
		ram_block1a_331.mem_init1 = 2048'hFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4777FFFFFFFFFFFFFFFFFFFEF800EAFFFFFFFFFFFFFFFFFFF6000197FFFFFFFFFFFFFFFFF4000000DDFFFFFFFFFFFFFFE600000009A3FFFFFFFFFFFFFE800000013F1FFFFFFFFFFFFF6000000027FF5FFFFFFFFFFFEC00000004FFF87FFFFFFFFFFE000000009FFFE7FFFFFFFFFFE000000013FFFF9FFFFFFFFFEC000000027FFFFE3FFFFFFFFD800000004F,
		ram_block1a_331.mem_init2 = 2048'hDFFF7F7FFFFFFFFFA0000101FDFFFBE7FFFFFFFFFF8000207F3FFEFE7FFFFFFFFFF400080FFFFFF7DFFFFFFFFFFFC00101FCFFFDFDFFFFFFFFFFFC00207F9FFF9F9FFFFFFFFFFFE0000FFBFFFDFFFFFFFFFFFFFFC080FEFFFFBF7FFFFFFFFFFFF0001FCFFFFFF7FFFFFFFFFFFFC001FFFFFAFE7FFFFFFFFFFFFC201FDFFF9FCFFFFFFFFFFFFFF003F3FFCFFBFFFFFFFFFFFFFF81FF7FEBFF3FFFFFFFFFFFFFFE3FFFCD7FEBFFFFFFFFFFFFFFE7FE7FFFFEFFFFFFFFFFFFFFFE7FDFFFFF1FFFFFFFFFFFFFFFE7FBBFFFB3FFFFFFFFFFFFFFFE7E0D1F16FFFFFFFFFFFFFFFFE781D40AFFFFFFFFFFFFFFFFFE70FFFFFFFFFFFFFFFFFFFFFFE62FFFFFFFFFFFFFFF,
		ram_block1a_331.mem_init3 = 2048'h40000000000080FFFFFFFFFFF80000000000080FFFFFFFFFFFC0000000000001FFFFFFFFFFFA0000000000001FFFFFFFFFFF80000000000001FFFFFFFFFFFA0000000000001FFFFFFFFFFFD0000000000201FFFFFFFFFFFF0000000000203FFFFFFFFFFFE8000000000007FFFFFFFFFFFE0000000000407FFFFFFFFFFFF4000000000007FFFFFFFFFFFFC00000000081FFFFFFFFFFFFFE00000000101FFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFF00000000003FFFF4FFFFFFFFE00000000407FF83F97FFFFFFFC0000000007FD4EFEFFFFFFFF6000000000FFEFFFCFFFFFFFFB000000003FF7F9FDFFFFFFFFF800000007FDFFDF7FFFFFFFFE800000007,
		ram_block1a_331.operation_mode = "rom",
		ram_block1a_331.port_a_address_clear = "none",
		ram_block1a_331.port_a_address_width = 13,
		ram_block1a_331.port_a_data_out_clear = "none",
		ram_block1a_331.port_a_data_out_clock = "clock0",
		ram_block1a_331.port_a_data_width = 1,
		ram_block1a_331.port_a_first_address = 106496,
		ram_block1a_331.port_a_first_bit_number = 19,
		ram_block1a_331.port_a_last_address = 114687,
		ram_block1a_331.port_a_logical_ram_depth = 130400,
		ram_block1a_331.port_a_logical_ram_width = 24,
		ram_block1a_331.ram_block_type = "AUTO",
		ram_block1a_331.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_332
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_332portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_332.clk0_core_clock_enable = "ena0",
		ram_block1a_332.clk0_input_clock_enable = "none",
		ram_block1a_332.clk0_output_clock_enable = "none",
		ram_block1a_332.connectivity_checking = "OFF",
		ram_block1a_332.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_332.init_file_layout = "port_a",
		ram_block1a_332.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_332.mem_init0 = 2048'hFFFFFBFFFFFFFFF000000009FFFFFFFFFFFFFFFA000000013FFFFFFF5FFFFFFF4000000027FFFFFFFFFFFFFFE000000004FFFFFFFFEFFFFFFE000000009FFFFFFFFF7FFFFFD000000013FFFFE80059FFFFFE000000027FFFE94FC8C7FFFF800000004FFFF23FFFE3BFFFFC00000009FFFA1FFFFFEBFFFE000000013FFE4FFFFFFFBFFFE800000027FF87FFFFFFFEFFFE00000004FFF1FFFFFFFFFFFFD00000009FFF7FFFFFFFFD3FFD00000013FF2FFFFFFFFFE7FFE00000027FF7FFFFFFFFFF9FFA0000004FF9FFFFFFFFFFF1FF80000009FFFFF3FFFFFFFF9FF40000013FE3E731BFFFFFF9FF40000027F9FE3D59FFFFFFE7FC000004FF5CFFDC50FFFFFD7F,
		ram_block1a_332.mem_init1 = 2048'hFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28DBFFFFFFFFFFFFFFFFFFFFA7FF07FFFFFFFFFFFFFFFFFF8E0001E8FFFFFFFFFFFFFFFFAC000000EBFFFFFFFFFFFFFFE200000009D3FFFFFFFFFFFFFC800000013F8FFFFFFFFFFFFFA000000027FE7FFFFFFFFFFFE400000004FFFC7FFFFFFFFFFF000000009FFFF5FFFFFFFFFF2000000013FFFFCFFFFFFFFFE4000000027FFFFF7FFFFFFFFE800000004F,
		ram_block1a_332.mem_init2 = 2048'hE7FF00BFFFFFFFFF80000101FDFFF80FFFFFFFFFFE8000003F3FFE017FFFFFFFFFF0000807F7FFF01FFFFFFFFFFFC00003FFFFFC02FFFFFFFFFFFE00007FFFFFA01FFFFFFFFFFFE80407F7FFFC03FFFFFFFFFFFF40807F7FFF807FFFFFFFFFFFF8001FEFFFF00FFFFFFFFFFFFFE101FDFFFA01FFFFFFFFFFFFFF201FBFFFC00FFFFFFFFFFFFFE00FFBFFD003FFFFFFFFFFFFFF21FF7FEC005FFFFFFFFFFFFFFC7FF7CE000BFFFFFFFFFFFFFFE3FF000003FFFFFFFFFFFFFFFE3FB000005FFFFFFFFFFFFFFFE3E0000027FFFFFFFFFFFFFFFE3C030019FFFFFFFFFFFFFFFFE382E5F07FFFFFFFFFFFFFFFFE207FFFFFFFFFFFFFFFFFFFFFE63FFFFFFFFFFFFFFF,
		ram_block1a_332.mem_init3 = 2048'hC0000000000080FFFFFFFFFFFC0000000000000FFFFFFFFFFF00000000000001FFFFFFFFFFFA0000000000001FFFFFFFFFFFA0000000000101FFFFFFFFFFF80000000000003FFFFFFFFFFFF0000000000203FFFFFFFFFFFC0000000000007FFFFFFFFFFFF8000000000003FFFFFFFFFFFF800000000000FFFFFFFFFFFFFC000000000007FFFFFFFFFFFF000000000000FFFFFFFFFFFFFA00000000100FFFFFFFFFFFFF800000000003FFFFFFFFFFFFFC00000000207FFFD7BFFFFFFFE80000000407FF90FEFFFFFFFFC0000000007FFBF01FFFFFFFFA000000001FFDFE03FFFFFFFF9000000003FCFFA05FFFFFFFFE800000007F3FFC07FFFFFFFFFC00000007,
		ram_block1a_332.operation_mode = "rom",
		ram_block1a_332.port_a_address_clear = "none",
		ram_block1a_332.port_a_address_width = 13,
		ram_block1a_332.port_a_data_out_clear = "none",
		ram_block1a_332.port_a_data_out_clock = "clock0",
		ram_block1a_332.port_a_data_width = 1,
		ram_block1a_332.port_a_first_address = 106496,
		ram_block1a_332.port_a_first_bit_number = 20,
		ram_block1a_332.port_a_last_address = 114687,
		ram_block1a_332.port_a_logical_ram_depth = 130400,
		ram_block1a_332.port_a_logical_ram_width = 24,
		ram_block1a_332.ram_block_type = "AUTO",
		ram_block1a_332.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_333
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_333portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_333.clk0_core_clock_enable = "ena0",
		ram_block1a_333.clk0_input_clock_enable = "none",
		ram_block1a_333.clk0_output_clock_enable = "none",
		ram_block1a_333.connectivity_checking = "OFF",
		ram_block1a_333.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_333.init_file_layout = "port_a",
		ram_block1a_333.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_333.mem_init0 = 2048'hFFFFFEFFFFFFFFF000000009FFFFFFEFFFFFFFFA000000013FFFFFFFFFFFFFFFC000000027FFFFFFFCFFFFFFF800000004FFFFFFFFF7FFFFFF000000009FFFFFFFFFFFFFFFD000000013FFFFE7FF9FFFFFFA000000027FFFE6703B7FFFFFC00000004FFFF74000157FFFFC00000009FFF9A0000037FFFF800000013FFED00000007FFFF800000027FFB000000005FFFF00000004FFFC000000002FFFD00000009FFD00000000037FFF00000013FF500000000013FFE00000027FEC00000000003FFE0000004FFA00000000000DFFC0000009FF600C000000004FF40000013FFC18CE40000006FF40000027FA01CEE600000007F4000004FF431CEE6C0000037F,
		ram_block1a_333.mem_init1 = 2048'hFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB037FFFFFFFFFFFFFFFFFFFE7FFFEBFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFC000000F9FFFFFFFFFFFFFFFE00000009F7FFFFFFFFFFFFFF800000013FDFFFFFFFFFFFFFE000000027FFFFFFFFFFFFFFFC00000004FFFFFFFFFFFFFFFF000000009FFFFBFFFFFFFFFFE000000013FFFFFFFFFFFFFFFC000000027FFFFFBFFFFFFFFF800000004F,
		ram_block1a_333.mem_init2 = 2048'hEFFF7F7FFFFFFFFF9FFFFE00FFFFFFFFFFFFFFFFFC7FFFC03F7FFEFE7FFFFFFFFFF3FFF007EFFFFFFFFFFFFFFFFF9FFE03FDFFFDFCFFFFFFFFFFFEFFC07FBFFFBFDFFFFFFFFFFFE7F807FFFFFFF9FFFFFFFFFFFFBF00FEFFFFFFBFFFFFFFFFFFF3F00FDFFFFFF7FFFFFFFFFFFF9E01FFFFFBFE7FFFFFFFFFFFFEC03FFFFFFFEFFFFFFFFFFFFFF007F7FFDFFDFFFFFFFFFFFFFFC1FF7FEFFFBFFFFFFFFFFFFFFC3FFFCFFFF7FFFFFFFFFFFFFFE3FFFFFFFDFFFFFFFFFFFFFFFE3FEFFFFF9FFFFFFFFFFFFFFFE3E9FFFFCFFFFFFFFFFFFFFFFE3E04FFE5FFFFFFFFFFFFFFFFE300CE0BFFFFFFFFFFFFFFFFFE20FFFFFFFFFFFFFFFFFFFFFFE21FFFFFFFFFFFFFFF,
		ram_block1a_333.mem_init3 = 2048'h3FFFFFFFFFFF00FFFFFFFFFFF3FFFFFFFFFFF01FFFFFFFFFFFBFFFFFFFFFFF01FFFFFFFFFFFDFFFFFFFFFFF00FFFFFFFFFFF9FFFFFFFFFFE01FFFFFFFFFFFDFFFFFFFFFFE03FFFFFFFFFFFEFFFFFFFFFFC03FFFFFFFFFFFEFFFFFFFFFFC07FFFFFFFFFFFE7FFFFFFFFFC03FFFFFFFFFFFE7FFFFFFFFF807FFFFFFFFFFFF3FFFFFFFFF807FFFFFFFFFFFFBFFFFFFFFF01FFFFFFFFFFFFFDFFFFFFFFE01FFFFFFFFFFFFFDFFFFFFFFE03FFFFFFFFFFFFFCFFFFFFFFC03FFFE79FFFFFFFE7FFFFFFF807FFF700FFFFFFFF3FFFFFFF807FDFFFE7FFFFFFF9FFFFFFF00FF7FFFDFFFFFFFFCFFFFFFE03FDFFBFBFFFFFFFFC7FFFFFC07FFFFFFBFFFFFFFFF3FFFFF80F,
		ram_block1a_333.operation_mode = "rom",
		ram_block1a_333.port_a_address_clear = "none",
		ram_block1a_333.port_a_address_width = 13,
		ram_block1a_333.port_a_data_out_clear = "none",
		ram_block1a_333.port_a_data_out_clock = "clock0",
		ram_block1a_333.port_a_data_width = 1,
		ram_block1a_333.port_a_first_address = 106496,
		ram_block1a_333.port_a_first_bit_number = 21,
		ram_block1a_333.port_a_last_address = 114687,
		ram_block1a_333.port_a_logical_ram_depth = 130400,
		ram_block1a_333.port_a_logical_ram_width = 24,
		ram_block1a_333.ram_block_type = "AUTO",
		ram_block1a_333.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_334
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_334portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_334.clk0_core_clock_enable = "ena0",
		ram_block1a_334.clk0_input_clock_enable = "none",
		ram_block1a_334.clk0_output_clock_enable = "none",
		ram_block1a_334.connectivity_checking = "OFF",
		ram_block1a_334.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_334.init_file_layout = "port_a",
		ram_block1a_334.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_334.mem_init0 = 2048'h000001FFFFFFFFCFFFFFFFF60000000FFFFFFFFDFFFFFFFEC00000003FFFFFFFBFFFFFFFD800000000FFFFFFE7FFFFFFFB000000000FFFFFFEFFFFFFFF60000000003FFFFFEFFFFFFFEC00001FFFE1FFFFF9FFFFFFFD80001F80078FFFFFBFFFFFFFB0000F80000E7FFFFBFFFFFFF60007C000001BFFFF7FFFFFFEC001E0000000DFFFF7FFFFFFD8007800000003FFFEFFFFFFFB000E0000000017FFCFFFFFFF60038000000000FFFCFFFFFFEC00E0000000000FFF9FFFFFFD801800000000005FFDFFFFFFB007000000000003FFBFFFFFF600C000000000002FFBFFFFFEC018000000000001FF3FFFFFD8070000000000001FFBFFFFFB00E00000000000007F,
		ram_block1a_334.mem_init1 = 2048'hFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFF400019FFFFFFFFFFFFFFFFFF41FFFE05FFFFFFFFFFFFFFFFE3FFFFFF03FFFFFFFFFFFFFFF9FFFFFFF607FFFFFFFFFFFFFE7FFFFFFEC02FFFFFFFFFFFFF1FFFFFFFD8007FFFFFFFFFFFF3FFFFFFFB0001FFFFFFFFFFFCFFFFFFFF600007FFFFFFFFFF9FFFFFFFEC00001FFFFFFFFFF3FFFFFFFD8000003FFFFFFFFE7FFFFFFFB0,
		ram_block1a_334.mem_init2 = 2048'hF000803FFFFFFFFFC0000001F8000007FFFFFFFFFC0000007F000100FFFFFFFFFFF800000FF000000FFFFFFFFFFF800001FE000201FFFFFFFFFFFC00003FC000403FFFFFFFFFFFE00007F8000003FFFFFFFFFFFF0000FE0000007FFFFFFFFFFFF8001FE0000007FFFFFFFFFFFFC001FC0004007FFFFFFFFFFFFC003FC000001FFFFFFFFFFFFFF007F8002001FFFFFFFFFFFFFFC2FF8010003FFFFFFFFFFFFFFE7FE0300007FFFFFFFFFFFFFFC7FE000000FFFFFFFFFFFFFFFC7FE000001FFFFFFFFFFFFFFFC7F000000FFFFFFFFFFFFFFFFC7C000001FFFFFFFFFFFFFFFFC703E806FFFFFFFFFFFFFFFFFC70FFFFFFFFFFFFFFFFFFFFFFC41FFFFFFFFFFFFFFF,
		ram_block1a_334.mem_init3 = 2048'h80000000000000FFFFFFFFFFF00000000000000FFFFFFFFFFF80000000000001FFFFFFFFFFF80000000000001FFFFFFFFFFF80000000000001FFFFFFFFFFFC0000000000003FFFFFFFFFFFC0000000000003FFFFFFFFFFFC0000000000003FFFFFFFFFFFE0000000000007FFFFFFFFFFFE0000000000007FFFFFFFFFFFF000000000000FFFFFFFFFFFFF000000000000FFFFFFFFFFFFF800000000001FFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFC00000000003FFFF87FFFFFFFF00000000007FFD8007FFFFFFF0000000000FFF0000FFFFFFFF8000000000FF00000FFFFFFFFC000000003FC00403FFFFFFFFE000000007F000003FFFFFFFFF000000007,
		ram_block1a_334.operation_mode = "rom",
		ram_block1a_334.port_a_address_clear = "none",
		ram_block1a_334.port_a_address_width = 13,
		ram_block1a_334.port_a_data_out_clear = "none",
		ram_block1a_334.port_a_data_out_clock = "clock0",
		ram_block1a_334.port_a_data_width = 1,
		ram_block1a_334.port_a_first_address = 106496,
		ram_block1a_334.port_a_first_bit_number = 22,
		ram_block1a_334.port_a_last_address = 114687,
		ram_block1a_334.port_a_logical_ram_depth = 130400,
		ram_block1a_334.port_a_logical_ram_width = 24,
		ram_block1a_334.ram_block_type = "AUTO",
		ram_block1a_334.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_335
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[13]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_335portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_335.clk0_core_clock_enable = "ena0",
		ram_block1a_335.clk0_input_clock_enable = "none",
		ram_block1a_335.clk0_output_clock_enable = "none",
		ram_block1a_335.connectivity_checking = "OFF",
		ram_block1a_335.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_335.init_file_layout = "port_a",
		ram_block1a_335.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_335.mem_init0 = 2048'h000001FFFFFFFFC00000000000000007FFFFFFF800000000000000003FFFFFFF000000000000000001FFFFFFF0000000000000000007FFFFFE0000000000000000003FFFFFC0000000000000000001FFFFFC0000000000000000000FFFFF800000000000000000007FFFF000000000000000000003FFFF000000000000000000001FFFE000000000000000000000FFFE000000000000000000000FFFE0000000000000000000007FFC0000000000000000000003FFC0000000000000000000003FF80000000000000000000001FF80000000000000000000001FF80000000000000000000000FF80000000000000000000000FF00000000000000000000000FF,
		ram_block1a_335.mem_init1 = 2048'hFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFC00000000001FFFFFFFFFFFFF8000000000003FFFFFFFFFFFE0000000000000FFFFFFFFFFFC00000000000003FFFFFFFFFF800000000000000FFFFFFFFFF0000000000000007FFFFFFFFE0000000000,
		ram_block1a_335.mem_init2 = 2048'hE000007FFFFFFFFF80000001FC000007FFFFFFFFFE0000003F800000FFFFFFFFFFF000000FE000000FFFFFFFFFFFC00001FC000001FFFFFFFFFFFE00003F8000001FFFFFFFFFFFF00007F0000003FFFFFFFFFFFF0000FF0000003FFFFFFFFFFFF8000FE0000007FFFFFFFFFFFF8001FC000000FFFFFFFFFFFFFC003F8000000FFFFFFFFFFFFFE007F8000001FFFFFFFFFFFFFF81FF0000003FFFFFFFFFFFFFFE3FF0000007FFFFFFFFFFFFFFE3FE000000FFFFFFFFFFFFFFFE3FC000003FFFFFFFFFFFFFFFE3F0000007FFFFFFFFFFFFFFFE3C000003FFFFFFFFFFFFFFFFE381F001FFFFFFFFFFFFFFFFFE207FFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF,
		ram_block1a_335.mem_init3 = 2048'h00000000000000FFFFFFFFFFF80000000000000FFFFFFFFFFF80000000000000FFFFFFFFFFF80000000000001FFFFFFFFFFFC0000000000001FFFFFFFFFFFC0000000000001FFFFFFFFFFFC0000000000003FFFFFFFFFFFE0000000000003FFFFFFFFFFFE0000000000007FFFFFFFFFFFF0000000000007FFFFFFFFFFFF000000000000FFFFFFFFFFFFF800000000000FFFFFFFFFFFFF800000000001FFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFE00000000007FFE0007FFFFFFF0000000000FFE0000FFFFFFFF8000000001FF80001FFFFFFFFC000000001FE00001FFFFFFFFE000000003F800003FFFFFFFFF00000000F,
		ram_block1a_335.operation_mode = "rom",
		ram_block1a_335.port_a_address_clear = "none",
		ram_block1a_335.port_a_address_width = 13,
		ram_block1a_335.port_a_data_out_clear = "none",
		ram_block1a_335.port_a_data_out_clock = "clock0",
		ram_block1a_335.port_a_data_width = 1,
		ram_block1a_335.port_a_first_address = 106496,
		ram_block1a_335.port_a_first_bit_number = 23,
		ram_block1a_335.port_a_last_address = 114687,
		ram_block1a_335.port_a_logical_ram_depth = 130400,
		ram_block1a_335.port_a_logical_ram_width = 24,
		ram_block1a_335.ram_block_type = "AUTO",
		ram_block1a_335.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_336
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_336portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_336.clk0_core_clock_enable = "ena0",
		ram_block1a_336.clk0_input_clock_enable = "none",
		ram_block1a_336.clk0_output_clock_enable = "none",
		ram_block1a_336.connectivity_checking = "OFF",
		ram_block1a_336.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_336.init_file_layout = "port_a",
		ram_block1a_336.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_336.mem_init0 = 2048'h2FFFFFFFFFFF7FFFFFFFFFFF607FFFFFFFFFEFFFFFFFFFFFFA0FFFFFFFFFFEFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFFA17FFFFFFFFFEFFFFFFFFFFFFC1FFFFFFFFFFEFFFFFFFFFFFFC1FFFFFFFFFFEFFFFFFFFFFFFC0BFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFEFFFFFFFFFFFFC03FFFFFFFFFEFFFFFFFFFFFFC17FFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFA17FFFFFFFFFEFFFFFFFFFFFFE1FFFFFFFFFFEFFFFFFFFFFFFE0FFFFFFFFFFF7FFFFFFFFFFF20FFFFFFFFFFF,
		ram_block1a_336.mem_init1 = 2048'hFE7FFFFF63FFFFFFFFFFFFFFFFCFFFFFFD1BFFFFFFFFFFFFFFF9FFFFFFE8DFFFFFFFFFFFFFFF3FFFFFFFC7FFFFFFFFFFFFFFE7FFFFFFF237FFFFFFFFFFFFFFFFFFFFFFB17FFFFFFFFFFFFFFFFFFFFFFC0BFFFFFFFFFFFFF9FFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFEC4FFFFFFFFFFFFFFFFFFFFFFF42FFFFFFFFFFFFE7FFFFFFFFFA37FFFFFFFFFFFFFFFFFFFFFFA17FFFFFFFFFFFCFFFFFFFFFFF1BFFFFFFFFFFFDFFFFFFFFFFF0BFFFFFFFFFFFDFFFFFFFFFFC0FFFFFFFFFFFFBFFFFFFFFFFE81FFFFFFFFFFFBFFFFFFFFFFE05FFFFFFFFFFFBFFFFFFFFFFF83FFFFFFFFFFF7FFFFFFFFFFF41FFFFFFFFFFF7FFFFFFFFFFF43FFFFFFFFFFFFFFFFFFFFFFF0,
		ram_block1a_336.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFE5FFFFFFFFFFFFFFFFFFFFFFCFEBFFFFFFFFFFFFFFFFFFFFFBC8BFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFF7F40FFFFFFFFFFFFFFFFFFFFE7FE37FFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFDFFE87FFFFFFFFFFFFFFFFFFFDFFEC1FFFFFFFFFFFFFFFFFFEFFFFB0FFFFFFFFFFFFFFFFFFCFFFFC9FFFFFFFFFFFFFFFFFF1FFFFF48FFFFFFFFFFFFFFF,
		ram_block1a_336.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_336.operation_mode = "rom",
		ram_block1a_336.port_a_address_clear = "none",
		ram_block1a_336.port_a_address_width = 13,
		ram_block1a_336.port_a_data_out_clear = "none",
		ram_block1a_336.port_a_data_out_clock = "clock0",
		ram_block1a_336.port_a_data_width = 1,
		ram_block1a_336.port_a_first_address = 114688,
		ram_block1a_336.port_a_first_bit_number = 0,
		ram_block1a_336.port_a_last_address = 122879,
		ram_block1a_336.port_a_logical_ram_depth = 130400,
		ram_block1a_336.port_a_logical_ram_width = 24,
		ram_block1a_336.ram_block_type = "AUTO",
		ram_block1a_336.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_337
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_337portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_337.clk0_core_clock_enable = "ena0",
		ram_block1a_337.clk0_input_clock_enable = "none",
		ram_block1a_337.clk0_output_clock_enable = "none",
		ram_block1a_337.connectivity_checking = "OFF",
		ram_block1a_337.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_337.init_file_layout = "port_a",
		ram_block1a_337.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_337.mem_init0 = 2048'hCFFFFFFFFFFFFFFFFFFFFFFFDE7FFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFFFFFFFFFFFF9E7FFFFFFFFFEFFFFFFFFFFFF9E7FFFFFFFFFFFFFFFFFFFFFFDE7FFFFFFFFFFFFFFFFFFFFFF9E7FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFEFFFFFFFFFFFF9F3FFFFFFFFFEFFFFFFFFFFFF9F3FFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFFFFFFFFFFFFFFDF3FFFFFFFFFEFFFFFFFFFFFF9F3FFFFFFFFFEFFFFFFFFFFFF9F3FFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFFFFFFFFFFFFFF9E7FFFFFFFFFEFFFFFFFFFFFFDE7FFFFFFFFFEFFFFFFFFFFFF9E7FFFFFFFFFFFFFFFFFFFFFF9EFFFFFFFFFFFFFFFFFFFFFFF9EFFFFFFFFFFFFFFFFFFFFFFF9EFFFFFFFFFFF,
		ram_block1a_337.mem_init1 = 2048'hFFFFFFFF9DFFFFFFFFFFFFFFFFFFFFFFFEEBFFFFFFFFFFFFFFFFFFFFFFF75FFFFFFFFFFFFFFFFFFFFFFF3AFFFFFFFFFFFFFFFFFFFFFFF9D7FFFFFFFFFFFFFEFFFFFFFFEE7FFFFFFFFFFFFFDFFFFFFFFCF3FFFFFFFFFFFFFFFFFFFFFFE7BFFFFFFFFFFFFFBFFFFFFFFEB9FFFFFFFFFFFFF7FFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFF9D7FFFFFFFFFFFEFFFFFFFFFF9E7FFFFFFFFFFFFFFFFFFFFFFEEBFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFCF7FFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFF3CFFFFFFFFFFF7FFFFFFFFFFFB,
		ram_block1a_337.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF1DFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFDC71FFFFFFFFFFFFFFFFFFFFFBE79FFFFFFFFFFFFFFFFFFFFFFF3CFFFFFFFFFFFFFFFFFFFFFFF5DFFFFFFFFFFFFFFFFFFFFEFFDEFFFFFFFFFFFFFFFFFFFFFFFC77FFFFFFFFFFFFFFFFFFFBFFFBBFFFFFFFFFFFFFFFFFFF7FFF0D7FFFFFFFFFFFFFFFFFFFFFFE6BFFFFFFFFFFFFFFFFFFFFFFE33FFFFFFFFFFFFFFF,
		ram_block1a_337.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_337.operation_mode = "rom",
		ram_block1a_337.port_a_address_clear = "none",
		ram_block1a_337.port_a_address_width = 13,
		ram_block1a_337.port_a_data_out_clear = "none",
		ram_block1a_337.port_a_data_out_clock = "clock0",
		ram_block1a_337.port_a_data_width = 1,
		ram_block1a_337.port_a_first_address = 114688,
		ram_block1a_337.port_a_first_bit_number = 1,
		ram_block1a_337.port_a_last_address = 122879,
		ram_block1a_337.port_a_logical_ram_depth = 130400,
		ram_block1a_337.port_a_logical_ram_width = 24,
		ram_block1a_337.ram_block_type = "AUTO",
		ram_block1a_337.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_338
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_338portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_338.clk0_core_clock_enable = "ena0",
		ram_block1a_338.clk0_input_clock_enable = "none",
		ram_block1a_338.clk0_output_clock_enable = "none",
		ram_block1a_338.connectivity_checking = "OFF",
		ram_block1a_338.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_338.init_file_layout = "port_a",
		ram_block1a_338.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_338.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFBF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF,
		ram_block1a_338.mem_init1 = 2048'hFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF7,
		ram_block1a_338.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFDEFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFE7DFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF,
		ram_block1a_338.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_338.operation_mode = "rom",
		ram_block1a_338.port_a_address_clear = "none",
		ram_block1a_338.port_a_address_width = 13,
		ram_block1a_338.port_a_data_out_clear = "none",
		ram_block1a_338.port_a_data_out_clock = "clock0",
		ram_block1a_338.port_a_data_width = 1,
		ram_block1a_338.port_a_first_address = 114688,
		ram_block1a_338.port_a_first_bit_number = 2,
		ram_block1a_338.port_a_last_address = 122879,
		ram_block1a_338.port_a_logical_ram_depth = 130400,
		ram_block1a_338.port_a_logical_ram_width = 24,
		ram_block1a_338.ram_block_type = "AUTO",
		ram_block1a_338.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_339
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_339portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_339.clk0_core_clock_enable = "ena0",
		ram_block1a_339.clk0_input_clock_enable = "none",
		ram_block1a_339.clk0_output_clock_enable = "none",
		ram_block1a_339.connectivity_checking = "OFF",
		ram_block1a_339.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_339.init_file_layout = "port_a",
		ram_block1a_339.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_339.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFBF7FFFFFFFFFFFFFFFFFFFFFFBF7FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBF7FFFFFFFFFFFFFFFFFFFFFFBF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_339.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_339.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF9DFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_339.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_339.operation_mode = "rom",
		ram_block1a_339.port_a_address_clear = "none",
		ram_block1a_339.port_a_address_width = 13,
		ram_block1a_339.port_a_data_out_clear = "none",
		ram_block1a_339.port_a_data_out_clock = "clock0",
		ram_block1a_339.port_a_data_width = 1,
		ram_block1a_339.port_a_first_address = 114688,
		ram_block1a_339.port_a_first_bit_number = 3,
		ram_block1a_339.port_a_last_address = 122879,
		ram_block1a_339.port_a_logical_ram_depth = 130400,
		ram_block1a_339.port_a_logical_ram_width = 24,
		ram_block1a_339.ram_block_type = "AUTO",
		ram_block1a_339.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_340
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_340portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_340.clk0_core_clock_enable = "ena0",
		ram_block1a_340.clk0_input_clock_enable = "none",
		ram_block1a_340.clk0_output_clock_enable = "none",
		ram_block1a_340.connectivity_checking = "OFF",
		ram_block1a_340.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_340.init_file_layout = "port_a",
		ram_block1a_340.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_340.mem_init0 = 2048'h0FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFF,
		ram_block1a_340.mem_init1 = 2048'hFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF8,
		ram_block1a_340.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFF,
		ram_block1a_340.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_340.operation_mode = "rom",
		ram_block1a_340.port_a_address_clear = "none",
		ram_block1a_340.port_a_address_width = 13,
		ram_block1a_340.port_a_data_out_clear = "none",
		ram_block1a_340.port_a_data_out_clock = "clock0",
		ram_block1a_340.port_a_data_width = 1,
		ram_block1a_340.port_a_first_address = 114688,
		ram_block1a_340.port_a_first_bit_number = 4,
		ram_block1a_340.port_a_last_address = 122879,
		ram_block1a_340.port_a_logical_ram_depth = 130400,
		ram_block1a_340.port_a_logical_ram_width = 24,
		ram_block1a_340.ram_block_type = "AUTO",
		ram_block1a_340.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_341
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_341portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_341.clk0_core_clock_enable = "ena0",
		ram_block1a_341.clk0_input_clock_enable = "none",
		ram_block1a_341.clk0_output_clock_enable = "none",
		ram_block1a_341.connectivity_checking = "OFF",
		ram_block1a_341.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_341.init_file_layout = "port_a",
		ram_block1a_341.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_341.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_341.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_341.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_341.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_341.operation_mode = "rom",
		ram_block1a_341.port_a_address_clear = "none",
		ram_block1a_341.port_a_address_width = 13,
		ram_block1a_341.port_a_data_out_clear = "none",
		ram_block1a_341.port_a_data_out_clock = "clock0",
		ram_block1a_341.port_a_data_width = 1,
		ram_block1a_341.port_a_first_address = 114688,
		ram_block1a_341.port_a_first_bit_number = 5,
		ram_block1a_341.port_a_last_address = 122879,
		ram_block1a_341.port_a_logical_ram_depth = 130400,
		ram_block1a_341.port_a_logical_ram_width = 24,
		ram_block1a_341.ram_block_type = "AUTO",
		ram_block1a_341.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_342
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_342portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_342.clk0_core_clock_enable = "ena0",
		ram_block1a_342.clk0_input_clock_enable = "none",
		ram_block1a_342.clk0_output_clock_enable = "none",
		ram_block1a_342.connectivity_checking = "OFF",
		ram_block1a_342.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_342.init_file_layout = "port_a",
		ram_block1a_342.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_342.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_342.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_342.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_342.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_342.operation_mode = "rom",
		ram_block1a_342.port_a_address_clear = "none",
		ram_block1a_342.port_a_address_width = 13,
		ram_block1a_342.port_a_data_out_clear = "none",
		ram_block1a_342.port_a_data_out_clock = "clock0",
		ram_block1a_342.port_a_data_width = 1,
		ram_block1a_342.port_a_first_address = 114688,
		ram_block1a_342.port_a_first_bit_number = 6,
		ram_block1a_342.port_a_last_address = 122879,
		ram_block1a_342.port_a_logical_ram_depth = 130400,
		ram_block1a_342.port_a_logical_ram_width = 24,
		ram_block1a_342.ram_block_type = "AUTO",
		ram_block1a_342.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_343
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_343portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_343.clk0_core_clock_enable = "ena0",
		ram_block1a_343.clk0_input_clock_enable = "none",
		ram_block1a_343.clk0_output_clock_enable = "none",
		ram_block1a_343.connectivity_checking = "OFF",
		ram_block1a_343.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_343.init_file_layout = "port_a",
		ram_block1a_343.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_343.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_343.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_343.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_343.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_343.operation_mode = "rom",
		ram_block1a_343.port_a_address_clear = "none",
		ram_block1a_343.port_a_address_width = 13,
		ram_block1a_343.port_a_data_out_clear = "none",
		ram_block1a_343.port_a_data_out_clock = "clock0",
		ram_block1a_343.port_a_data_width = 1,
		ram_block1a_343.port_a_first_address = 114688,
		ram_block1a_343.port_a_first_bit_number = 7,
		ram_block1a_343.port_a_last_address = 122879,
		ram_block1a_343.port_a_logical_ram_depth = 130400,
		ram_block1a_343.port_a_logical_ram_width = 24,
		ram_block1a_343.ram_block_type = "AUTO",
		ram_block1a_343.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_344
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_344portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_344.clk0_core_clock_enable = "ena0",
		ram_block1a_344.clk0_input_clock_enable = "none",
		ram_block1a_344.clk0_output_clock_enable = "none",
		ram_block1a_344.connectivity_checking = "OFF",
		ram_block1a_344.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_344.init_file_layout = "port_a",
		ram_block1a_344.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_344.mem_init0 = 2048'hCFFFFFFFFFFFC000000000009CFFFFFFFFFFE4000000000001E7FFFFFFFFFE000000000000DF7FFFFFFFFFE800000000000BF7FFFFFFFFFE800000000000BE7FFFFFFFFFE0000000000007E7FFFFFFFFFF0000000000007EFFFFFFFFFFF8000000000005F3FFFFFFFFFF8000000000001F7FFFFFFFFFF8000000000001F7FFFFFFFFFF8000000000005F7FFFFFFFFFF8000000000001F7FFFFFFFFFF8000000000005F7FFFFFFFFFE0000000000007E3FFFFFFFFFE0000000000007E7FFFFFFFFFE800000000000FEFFFFFFFFFFF800000000000FFFFFFFFFFFFE000000000000DF7FFFFFFFFFE4000000000005E7FFFFFFFFFF4000000000009EFFFFFFFFFFF,
		ram_block1a_344.mem_init1 = 2048'hFFC000015F7FFFFFFFFFFFFFFFD0000002E7FFFFFFFFFFFFFFF9000000371FFFFFFFFFFFFFFFA000000039FFFFFFFFFFFFFFF000000001C7FFFFFFFFFFFFFE800000008E7FFFFFFFFFFFFFD000000001F3FFFFFFFFFFFFFD0000000017BFFFFFFFFFFFFFC00000000038FFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFF40000000009DFFFFFFFFFFFFF0000000000BE7FFFFFFFFFFFE80000000000EFFFFFFFFFFFFE00000000002F3FFFFFFFFFFFE00000000000F7FFFFFFFFFFF90000000000179FFFFFFFFFFFE00000000003FDFFFFFFFFFFFE000000000007EFFFFFFFFFFFA00000000000BCFFFFFFFFFFF800000000001FCFFFFFFFFFFF800000000000F,
		ram_block1a_344.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFFE21FFFFFFFFFFFFFFFFFFFFFFE675FFFFFFFFFFFFFFFFFFFFF827DFFFFFFFFFFFFFFFFFFFFFA0BDFFFFFFFFFFFFFFFFFFFFFC01DFFFFFFFFFFFFFFFFFFFFF009F7FFFFFFFFFFFFFFFFFFFC80373FFFFFFFFFFFFFFFFFFFD00137FFFFFFFFFFFFFFFFFFFE000E8FFFFFFFFFFFFFFFFFFC8000873FFFFFFFFFFFFFFFFF90000032FFFFFFFFFFFFFFF,
		ram_block1a_344.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_344.operation_mode = "rom",
		ram_block1a_344.port_a_address_clear = "none",
		ram_block1a_344.port_a_address_width = 13,
		ram_block1a_344.port_a_data_out_clear = "none",
		ram_block1a_344.port_a_data_out_clock = "clock0",
		ram_block1a_344.port_a_data_width = 1,
		ram_block1a_344.port_a_first_address = 114688,
		ram_block1a_344.port_a_first_bit_number = 8,
		ram_block1a_344.port_a_last_address = 122879,
		ram_block1a_344.port_a_logical_ram_depth = 130400,
		ram_block1a_344.port_a_logical_ram_width = 24,
		ram_block1a_344.ram_block_type = "AUTO",
		ram_block1a_344.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_345
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_345portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_345.clk0_core_clock_enable = "ena0",
		ram_block1a_345.clk0_input_clock_enable = "none",
		ram_block1a_345.clk0_output_clock_enable = "none",
		ram_block1a_345.connectivity_checking = "OFF",
		ram_block1a_345.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_345.init_file_layout = "port_a",
		ram_block1a_345.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_345.mem_init0 = 2048'hEFFFFFFFFFFFC00000000000BE7FFFFFFFFFFC00000000000FF7FFFFFFFFFE0000000000007FFFFFFFFFFFE0000000000005EFFFFFFFFFFE0000000000005FFFFFFFFFFFE8000000000001FFFFFFFFFFFF8000000000005F7FFFFFFFFFE8000000000001F7FFFFFFFFFE8000000000005F7FFFFFFFFFE8000000000005F3FFFFFFFFFE8000000000005F3FFFFFFFFFE8000000000005F7FFFFFFFFFE8000000000001F3FFFFFFFFFF8000000000005F7FFFFFFFFFE8000000000001FFFFFFFFFFFE0000000000005F7FFFFFFFFFF0000000000005E7FFFFFFFFFE0000000000007F7FFFFFFFFFEC00000000000FFFFFFFFFFFFFC00000000000BEFFFFFFFFFFF,
		ram_block1a_345.mem_init1 = 2048'hFF000000BD7FFFFFFFFFFFFFFFC8000003FFFFFFFFFFFFFFFFF90000001FFFFFFFFFFFFFFFFFA0000000FFFFFFFFFFFFFFFFF40000000BFFFFFFFFFFFFFFFE000000005FFFFFFFFFFFFFFFD000000006F3FFFFFFFFFFFFFB000000003FBFFFFFFFFFFFFFA0000000007DFFFFFFFFFFFFF40000000017FFFFFFFFFFFFFFC000000000BF7FFFFFFFFFFFE00000000005E7FFFFFFFFFFFF80000000001FBFFFFFFFFFFFE00000000005F7FFFFFFFFFFFD00000000000FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFC000000000007BFFFFFFFFFFFA000000000017FFFFFFFFFFFFE00000000001FEFFFFFFFFFFF000000000000BDFFFFFFFFFFFC000000000003,
		ram_block1a_345.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFAEFFFFFFFFFFFFFFFFFFFFFFFBD3FFFFFFFFFFFFFFFFFFFFFE0F1FFFFFFFFFFFFFFFFFFFFF8079FFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFF40BFFFFFFFFFFFFFFFFFFFFFF001E7FFFFFFFFFFFFFFFFFFFF806FFFFFFFFFFFFFFFFFFFFFF00279FFFFFFFFFFFFFFFFFFFE0011E7FFFFFFFFFFFFFFFFFC00000EFFFFFFFFFFFFFFFFFFB000027CFFFFFFFFFFFFFFF,
		ram_block1a_345.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_345.operation_mode = "rom",
		ram_block1a_345.port_a_address_clear = "none",
		ram_block1a_345.port_a_address_width = 13,
		ram_block1a_345.port_a_data_out_clear = "none",
		ram_block1a_345.port_a_data_out_clock = "clock0",
		ram_block1a_345.port_a_data_width = 1,
		ram_block1a_345.port_a_first_address = 114688,
		ram_block1a_345.port_a_first_bit_number = 9,
		ram_block1a_345.port_a_last_address = 122879,
		ram_block1a_345.port_a_logical_ram_depth = 130400,
		ram_block1a_345.port_a_logical_ram_width = 24,
		ram_block1a_345.ram_block_type = "AUTO",
		ram_block1a_345.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_346
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_346portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_346.clk0_core_clock_enable = "ena0",
		ram_block1a_346.clk0_input_clock_enable = "none",
		ram_block1a_346.clk0_output_clock_enable = "none",
		ram_block1a_346.connectivity_checking = "OFF",
		ram_block1a_346.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_346.init_file_layout = "port_a",
		ram_block1a_346.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_346.mem_init0 = 2048'hEFFFFFFFFFFF3FFFFFFFFFFF7EFFFFFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFF7FFFFFFFFFFFBEFFFFFFFFFFF7FFFFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFFFFBFFFFFFFFFFFE7FFFFFFFFFFFFF7FFFFFFFFFE7FFFFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFFFFBF3FFFFFFFFFF7FFFFFFFFFFFBF7FFFFFFFFFF7FFFFFFFFFFFBF7FFFFFFFFFF7FFFFFFFFFFFBF7FFFFFFFFFF7FFFFFFFFFFFBF7FFFFFFFFFF7FFFFFFFFFFFBF3FFFFFFFFFE7FFFFFFFFFFFFF7FFFFFFFFFE7FFFFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFFFFBFFFFFFFFFFFE7FFFFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFFFFBEFFFFFFFFFFFBFFFFFFFFFFFFE7FFFFFFFFFF3FFFFFFFFFFF7E7FFFFFFFFFF,
		ram_block1a_346.mem_init1 = 2048'hFFBFFFFF7F7FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFFFFFFFFF9FFFFFFFFFFFFF9FFFFFFFFEFDFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFF3FFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFFFF7FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFDFFFFFFFFFFFFFAFFFFFFFFFFFFBFFFFFFFFFFFDFFFFFFFFFFEFDFFFFFFFFFFFDFFFFFFFFFFEFEFFFFFFFFFFF5FFFFFFFFFFFFCFFFFFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFBFFFFFFFFFFFF,
		ram_block1a_346.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF4EFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFEDF9FFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFDF7DFFFFFFFFFFFFFFFFFFFFFBF7F7FFFFFFFFFFFFFFFFFFFF7FBFFFFFFFFFFFFFFFFFFFFFD7FDF3FFFFFFFFFFFFFFFFFFFEFFFF9FFFFFFFFFFFFFFFFFFFDFFFFC7FFFFFFFFFFFFFFFFFC7FFFFFBFFFFFFFFFFFFFFFFFAFFFFFF9FFFFFFFFFFFFFFF,
		ram_block1a_346.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_346.operation_mode = "rom",
		ram_block1a_346.port_a_address_clear = "none",
		ram_block1a_346.port_a_address_width = 13,
		ram_block1a_346.port_a_data_out_clear = "none",
		ram_block1a_346.port_a_data_out_clock = "clock0",
		ram_block1a_346.port_a_data_width = 1,
		ram_block1a_346.port_a_first_address = 114688,
		ram_block1a_346.port_a_first_bit_number = 10,
		ram_block1a_346.port_a_last_address = 122879,
		ram_block1a_346.port_a_logical_ram_depth = 130400,
		ram_block1a_346.port_a_logical_ram_width = 24,
		ram_block1a_346.ram_block_type = "AUTO",
		ram_block1a_346.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_347
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_347portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_347.clk0_core_clock_enable = "ena0",
		ram_block1a_347.clk0_input_clock_enable = "none",
		ram_block1a_347.clk0_output_clock_enable = "none",
		ram_block1a_347.connectivity_checking = "OFF",
		ram_block1a_347.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_347.init_file_layout = "port_a",
		ram_block1a_347.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_347.mem_init0 = 2048'hFFFFFFFFFFFF0000000000007F7FFFFFFFFFF8000000000007F7FFFFFFFFFE0000000000003F7FFFFFFFFFF0000000000003FFFFFFFFFFFE0000000000007FFFFFFFFFFFE0000000000007FFFFFFFFFFFF0000000000007FFFFFFFFFFFE0000000000003FFFFFFFFFFFE0000000000003FBFFFFFFFFFE0000000000003FBFFFFFFFFFE0000000000003FBFFFFFFFFFE0000000000003FBFFFFFFFFFE0000000000003FFFFFFFFFFFF0000000000007FFFFFFFFFFFE0000000000007FFFFFFFFFFFE0000000000007FFFFFFFFFFFF0000000000003FFFFFFFFFFFE0000000000003F7FFFFFFFFFF8000000000007F7FFFFFFFFFF0000000000007F7FFFFFFFFFF,
		ram_block1a_347.mem_init1 = 2048'hFF0000007E7FFFFFFFFFFFFFFFE0000003F3FFFFFFFFFFFFFFFC0000001F9FFFFFFFFFFFFFFF80000000FDFFFFFFFFFFFFFFF000000007E7FFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFE000000001FDFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF40000000007FFFFFFFFFFFFFF00000000007E7FFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000003F3FFFFFFFFFFFE00000000001FFFFFFFFFFFFFE00000000001FBFFFFFFFFFFFE00000000001FFFFFFFFFFFFF800000000001FDFFFFFFFFFFF800000000000FDFFFFFFFFFFFC00000000000FEFFFFFFFFFFF8000000000007FFFFFFFFFFFF800000000000F,
		ram_block1a_347.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFE8FFFFFFFFFFFFFFFFFFFFFFEFE7FFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF407EFFFFFFFFFFFFFFFFFFFFF007EFFFFFFFFFFFFFFFFFFFFE007F7FFFFFFFFFFFFFFFFFFFD001FBFFFFFFFFFFFFFFFFFFFE000FDFFFFFFFFFFFFFFFFFFFC000FEFFFFFFFFFFFFFFFFFFC00001F7FFFFFFFFFFFFFFFFFA00001FDFFFFFFFFFFFFFFF,
		ram_block1a_347.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_347.operation_mode = "rom",
		ram_block1a_347.port_a_address_clear = "none",
		ram_block1a_347.port_a_address_width = 13,
		ram_block1a_347.port_a_data_out_clear = "none",
		ram_block1a_347.port_a_data_out_clock = "clock0",
		ram_block1a_347.port_a_data_width = 1,
		ram_block1a_347.port_a_first_address = 114688,
		ram_block1a_347.port_a_first_bit_number = 11,
		ram_block1a_347.port_a_last_address = 122879,
		ram_block1a_347.port_a_logical_ram_depth = 130400,
		ram_block1a_347.port_a_logical_ram_width = 24,
		ram_block1a_347.ram_block_type = "AUTO",
		ram_block1a_347.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_348
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_348portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_348.clk0_core_clock_enable = "ena0",
		ram_block1a_348.clk0_input_clock_enable = "none",
		ram_block1a_348.clk0_output_clock_enable = "none",
		ram_block1a_348.connectivity_checking = "OFF",
		ram_block1a_348.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_348.init_file_layout = "port_a",
		ram_block1a_348.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_348.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFEFFFFFFFFFFFFBF7FFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFEFFFFFFFFFFFFBF7FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF7FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_348.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFCFFFFFFFFDFBFFFFFFFFFFFFFDFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFBF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFF7FFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFF7,
		ram_block1a_348.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFE3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFBF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFBF7FFFFFFFFFFFFFFFFFFFEFFDFFFFFFFFFFFFFFFFFFFFF9FFEFFFFFFFFFFFFFFFFFFFFFBFFF7EFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFF9FFFFEFDFFFFFFFFFFFFFFF,
		ram_block1a_348.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_348.operation_mode = "rom",
		ram_block1a_348.port_a_address_clear = "none",
		ram_block1a_348.port_a_address_width = 13,
		ram_block1a_348.port_a_data_out_clear = "none",
		ram_block1a_348.port_a_data_out_clock = "clock0",
		ram_block1a_348.port_a_data_width = 1,
		ram_block1a_348.port_a_first_address = 114688,
		ram_block1a_348.port_a_first_bit_number = 12,
		ram_block1a_348.port_a_last_address = 122879,
		ram_block1a_348.port_a_logical_ram_depth = 130400,
		ram_block1a_348.port_a_logical_ram_width = 24,
		ram_block1a_348.ram_block_type = "AUTO",
		ram_block1a_348.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_349
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_349portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_349.clk0_core_clock_enable = "ena0",
		ram_block1a_349.clk0_input_clock_enable = "none",
		ram_block1a_349.clk0_output_clock_enable = "none",
		ram_block1a_349.connectivity_checking = "OFF",
		ram_block1a_349.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_349.init_file_layout = "port_a",
		ram_block1a_349.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_349.mem_init0 = 2048'hFFFFFFFFFFFF0000000000007FFFFFFFFFFFF0000000000007FFFFFFFFFFFF0000000000003F7FFFFFFFFFF0000000000003F7FFFFFFFFFF0000000000003FFFFFFFFFFFF0000000000003FFFFFFFFFFFE0000000000003FFFFFFFFFFFE0000000000003FFFFFFFFFFFE0000000000003FFFFFFFFFFFE0000000000003FFFFFFFFFFFE0000000000003FFFFFFFFFFFE0000000000003FFFFFFFFFFFE0000000000003FFFFFFFFFFFE0000000000003FFFFFFFFFFFF0000000000003FFFFFFFFFFFF0000000000003FFFFFFFFFFFF0000000000003F7FFFFFFFFFF0000000000003F7FFFFFFFFFF0000000000007FFFFFFFFFFFF0000000000007FFFFFFFFFFFF,
		ram_block1a_349.mem_init1 = 2048'hFF0000007FFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFE000000001FBFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFF80000000007EFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFF00000000003F7FFFFFFFFFFFE00000000003FFFFFFFFFFFFFE00000000001FBFFFFFFFFFFFC00000000001FFFFFFFFFFFFFC00000000001FDFFFFFFFFFFFC00000000000FDFFFFFFFFFFF800000000000FFFFFFFFFFFFF800000000000FFFFFFFFFFFFF8000000000007EFFFFFFFFFFF0000000000007,
		ram_block1a_349.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF89FFFFFFFFFFFFFFFFFFFFFFF3F7FFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF807EFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFF003F7FFFFFFFFFFFFFFFFFFFE001FBFFFFFFFFFFFFFFFFFFFC000FDFFFFFFFFFFFFFFFFFFF00007EFFFFFFFFFFFFFFFFFFE00001FBFFFFFFFFFFFFFFFFFC00000FDFFFFFFFFFFFFFFF,
		ram_block1a_349.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_349.operation_mode = "rom",
		ram_block1a_349.port_a_address_clear = "none",
		ram_block1a_349.port_a_address_width = 13,
		ram_block1a_349.port_a_data_out_clear = "none",
		ram_block1a_349.port_a_data_out_clock = "clock0",
		ram_block1a_349.port_a_data_width = 1,
		ram_block1a_349.port_a_first_address = 114688,
		ram_block1a_349.port_a_first_bit_number = 13,
		ram_block1a_349.port_a_last_address = 122879,
		ram_block1a_349.port_a_logical_ram_depth = 130400,
		ram_block1a_349.port_a_logical_ram_width = 24,
		ram_block1a_349.ram_block_type = "AUTO",
		ram_block1a_349.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_350
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_350portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_350.clk0_core_clock_enable = "ena0",
		ram_block1a_350.clk0_input_clock_enable = "none",
		ram_block1a_350.clk0_output_clock_enable = "none",
		ram_block1a_350.connectivity_checking = "OFF",
		ram_block1a_350.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_350.init_file_layout = "port_a",
		ram_block1a_350.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_350.mem_init0 = 2048'h0FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFF,
		ram_block1a_350.mem_init1 = 2048'hFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF8,
		ram_block1a_350.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFF,
		ram_block1a_350.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_350.operation_mode = "rom",
		ram_block1a_350.port_a_address_clear = "none",
		ram_block1a_350.port_a_address_width = 13,
		ram_block1a_350.port_a_data_out_clear = "none",
		ram_block1a_350.port_a_data_out_clock = "clock0",
		ram_block1a_350.port_a_data_width = 1,
		ram_block1a_350.port_a_first_address = 114688,
		ram_block1a_350.port_a_first_bit_number = 14,
		ram_block1a_350.port_a_last_address = 122879,
		ram_block1a_350.port_a_logical_ram_depth = 130400,
		ram_block1a_350.port_a_logical_ram_width = 24,
		ram_block1a_350.ram_block_type = "AUTO",
		ram_block1a_350.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_351
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_351portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_351.clk0_core_clock_enable = "ena0",
		ram_block1a_351.clk0_input_clock_enable = "none",
		ram_block1a_351.clk0_output_clock_enable = "none",
		ram_block1a_351.connectivity_checking = "OFF",
		ram_block1a_351.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_351.init_file_layout = "port_a",
		ram_block1a_351.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_351.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_351.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_351.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_351.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_351.operation_mode = "rom",
		ram_block1a_351.port_a_address_clear = "none",
		ram_block1a_351.port_a_address_width = 13,
		ram_block1a_351.port_a_data_out_clear = "none",
		ram_block1a_351.port_a_data_out_clock = "clock0",
		ram_block1a_351.port_a_data_width = 1,
		ram_block1a_351.port_a_first_address = 114688,
		ram_block1a_351.port_a_first_bit_number = 15,
		ram_block1a_351.port_a_last_address = 122879,
		ram_block1a_351.port_a_logical_ram_depth = 130400,
		ram_block1a_351.port_a_logical_ram_width = 24,
		ram_block1a_351.ram_block_type = "AUTO",
		ram_block1a_351.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_352
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_352portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_352.clk0_core_clock_enable = "ena0",
		ram_block1a_352.clk0_input_clock_enable = "none",
		ram_block1a_352.clk0_output_clock_enable = "none",
		ram_block1a_352.connectivity_checking = "OFF",
		ram_block1a_352.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_352.init_file_layout = "port_a",
		ram_block1a_352.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_352.mem_init0 = 2048'h0FFFFFFFFFFF800000000000807FFFFFFFFFF40000000000080FFFFFFFFFFE800000000000C0FFFFFFFFFFE000000000000407FFFFFFFFFF000000000000807FFFFFFFFFE000000000000C07FFFFFFFFFE800000000000C03FFFFFFFFFF800000000000003FFFFFFFFFE000000000000407FFFFFFFFFE000000000000007FFFFFFFFFE000000000000403FFFFFFFFFE000000000000407FFFFFFFFFE800000000000007FFFFFFFFFF800000000000C03FFFFFFFFFE000000000000C07FFFFFFFFFF000000000000C07FFFFFFFFFE00000000000040FFFFFFFFFFF000000000000807FFFFFFFFFE400000000000807FFFFFFFFFFC00000000000807FFFFFFFFFF,
		ram_block1a_352.mem_init1 = 2048'hFFC00000807FFFFFFFFFFFFFFFF000000C07FFFFFFFFFFFFFFFA000000003FFFFFFFFFFFFFFFA000000101FFFFFFFFFFFFFFF80000001007FFFFFFFFFFFFFF80000000407FFFFFFFFFFFFFE00000000403FFFFFFFFFFFFFB00000000201FFFFFFFFFFFFFC00000000200FFFFFFFFFFFFFC00000000181FFFFFFFFFFFFF8000000000807FFFFFFFFFFFE800000000080FFFFFFFFFFFFE0000000000407FFFFFFFFFFFD0000000000403FFFFFFFFFFFF0000000000403FFFFFFFFFFF90000000000101FFFFFFFFFFFC0000000000003FFFFFFFFFFFE0000000000101FFFFFFFFFFFA0000000000180FFFFFFFFFFFC0000000000000FFFFFFFFFFF4000000000018,
		ram_block1a_352.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFE803FFFFFFFFFFFFFFFFFFFFFCA01FFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFF2001FFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFC0807FFFFFFFFFFFFFFFFFFFE80207FFFFFFFFFFFFFFFFFFF900101FFFFFFFFFFFFFFFFFFF2000807FFFFFFFFFFFFFFFFFF4000607FFFFFFFFFFFFFFFFF90000001FFFFFFFFFFFFFFF,
		ram_block1a_352.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_352.operation_mode = "rom",
		ram_block1a_352.port_a_address_clear = "none",
		ram_block1a_352.port_a_address_width = 13,
		ram_block1a_352.port_a_data_out_clear = "none",
		ram_block1a_352.port_a_data_out_clock = "clock0",
		ram_block1a_352.port_a_data_width = 1,
		ram_block1a_352.port_a_first_address = 114688,
		ram_block1a_352.port_a_first_bit_number = 16,
		ram_block1a_352.port_a_last_address = 122879,
		ram_block1a_352.port_a_logical_ram_depth = 130400,
		ram_block1a_352.port_a_logical_ram_width = 24,
		ram_block1a_352.ram_block_type = "AUTO",
		ram_block1a_352.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_353
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_353portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_353.clk0_core_clock_enable = "ena0",
		ram_block1a_353.clk0_input_clock_enable = "none",
		ram_block1a_353.clk0_output_clock_enable = "none",
		ram_block1a_353.connectivity_checking = "OFF",
		ram_block1a_353.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_353.init_file_layout = "port_a",
		ram_block1a_353.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_353.mem_init0 = 2048'h0FFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFE3FFFFFFFFFFF007FFFFFFFFFF7FFFFFFFFFFF407FFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFF7FFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFF7FFFFFFFFFFFC03FFFFFFFFFEFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFEFFFFFFFFFFFFC03FFFFFFFFFF7FFFFFFFFFFFC07FFFFFFFFFEFFFFFFFFFFFFC03FFFFFFFFFF7FFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFF407FFFFFFFFFE3FFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFF,
		ram_block1a_353.mem_init1 = 2048'hFF7FFFFE807FFFFFFFFFFFFFFFEFFFFFFC07FFFFFFFFFFFFFFF8FFFFFFC01FFFFFFFFFFFFFFFDFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFE7FFFFFFF007FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFEFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFF3FFFFFFFFE01FFFFFFFFFFFFF7FFFFFFFFF007FFFFFFFFFFFEFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFEFFFFFFFFFFA03FFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFF8FFFFFFFFFFE03FFFFFFFFFFFDFFFFFFFFFFC01FFFFFFFFFFF9FFFFFFFFFFF00FFFFFFFFFFF1FFFFFFFFFFE01FFFFFFFFFFFBFFFFFFFFFFE01FFFFFFFFFFF3FFFFFFFFFFF8,
		ram_block1a_353.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF9CFFFFFFFFFFFFFFFFFFFFFFF407FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFDD01FFFFFFFFFFFFFFFFFFFFF9F00FFFFFFFFFFFFFFFFFFFFFBF807FFFFFFFFFFFFFFFFFFFEBF00FFFFFFFFFFFFFFFFFFFFD7FE03FFFFFFFFFFFFFFFFFFF8FFE01FFFFFFFFFFFFFFFFFFF9FFF807FFFFFFFFFFFFFFFFFDBFFF407FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFF,
		ram_block1a_353.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_353.operation_mode = "rom",
		ram_block1a_353.port_a_address_clear = "none",
		ram_block1a_353.port_a_address_width = 13,
		ram_block1a_353.port_a_data_out_clear = "none",
		ram_block1a_353.port_a_data_out_clock = "clock0",
		ram_block1a_353.port_a_data_width = 1,
		ram_block1a_353.port_a_first_address = 114688,
		ram_block1a_353.port_a_first_bit_number = 17,
		ram_block1a_353.port_a_last_address = 122879,
		ram_block1a_353.port_a_logical_ram_depth = 130400,
		ram_block1a_353.port_a_logical_ram_width = 24,
		ram_block1a_353.ram_block_type = "AUTO",
		ram_block1a_353.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_354
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_354portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_354.clk0_core_clock_enable = "ena0",
		ram_block1a_354.clk0_input_clock_enable = "none",
		ram_block1a_354.clk0_output_clock_enable = "none",
		ram_block1a_354.connectivity_checking = "OFF",
		ram_block1a_354.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_354.init_file_layout = "port_a",
		ram_block1a_354.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_354.mem_init0 = 2048'h0FFFFFFFFFFF400000000000007FFFFFFFFFF00000000000080FFFFFFFFFFF800000000000C0FFFFFFFFFFE000000000000C0FFFFFFFFFFE800000000000007FFFFFFFFFE000000000000407FFFFFFFFFE000000000000007FFFFFFFFFF800000000000407FFFFFFFFFF800000000000403FFFFFFFFFE800000000000003FFFFFFFFFE800000000000003FFFFFFFFFF800000000000403FFFFFFFFFF800000000000403FFFFFFFFFF000000000000007FFFFFFFFFE000000000000407FFFFFFFFFF800000000000007FFFFFFFFFF000000000000C07FFFFFFFFFE800000000000C07FFFFFFFFFE00000000000080FFFFFFFFFFFC00000000000007FFFFFFFFFF,
		ram_block1a_354.mem_init1 = 2048'hFF00000180FFFFFFFFFFFFFFFFD000000007FFFFFFFFFFFFFFFD000000203FFFFFFFFFFFFFFFA000000001FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFE80000000807FFFFFFFFFFFFFC00000000607FFFFFFFFFFFFFA00000000203FFFFFFFFFFFFFC00000000101FFFFFFFFFFFFF800000000101FFFFFFFFFFFFFC000000000007FFFFFFFFFFFF8000000000C0FFFFFFFFFFFFF8000000000003FFFFFFFFFFFF0000000000407FFFFFFFFFFFE0000000000203FFFFFFFFFFFC0000000000203FFFFFFFFFFFA0000000000203FFFFFFFFFFFE0000000000100FFFFFFFFFFF00000000000101FFFFFFFFFFF80000000000181FFFFFFFFFFF8000000000008,
		ram_block1a_354.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF16FFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFC603FFFFFFFFFFFFFFFFFFFFF8301FFFFFFFFFFFFFFFFFFFFF4180FFFFFFFFFFFFFFFFFFFFFC0807FFFFFFFFFFFFFFFFFFFF8080FFFFFFFFFFFFFFFFFFFFF00607FFFFFFFFFFFFFFFFFFFE00201FFFFFFFFFFFFFFFFFFF8001807FFFFFFFFFFFFFFFFFC8000803FFFFFFFFFFFFFFFFFB0000300FFFFFFFFFFFFFFF,
		ram_block1a_354.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_354.operation_mode = "rom",
		ram_block1a_354.port_a_address_clear = "none",
		ram_block1a_354.port_a_address_width = 13,
		ram_block1a_354.port_a_data_out_clear = "none",
		ram_block1a_354.port_a_data_out_clock = "clock0",
		ram_block1a_354.port_a_data_width = 1,
		ram_block1a_354.port_a_first_address = 114688,
		ram_block1a_354.port_a_first_bit_number = 18,
		ram_block1a_354.port_a_last_address = 122879,
		ram_block1a_354.port_a_logical_ram_depth = 130400,
		ram_block1a_354.port_a_logical_ram_width = 24,
		ram_block1a_354.ram_block_type = "AUTO",
		ram_block1a_354.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_355
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_355portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_355.clk0_core_clock_enable = "ena0",
		ram_block1a_355.clk0_input_clock_enable = "none",
		ram_block1a_355.clk0_output_clock_enable = "none",
		ram_block1a_355.connectivity_checking = "OFF",
		ram_block1a_355.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_355.init_file_layout = "port_a",
		ram_block1a_355.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_355.mem_init0 = 2048'h0FFFFFFFFFFF40000000000000FFFFFFFFFFF800000000000007FFFFFFFFFF80000000000000FFFFFFFFFFE00000000000040FFFFFFFFFFF000000000000007FFFFFFFFFE800000000000007FFFFFFFFFF800000000000407FFFFFFFFFF800000000000407FFFFFFFFFF800000000000403FFFFFFFFFF800000000000007FFFFFFFFFF800000000000007FFFFFFFFFF800000000000403FFFFFFFFFF800000000000407FFFFFFFFFE800000000000407FFFFFFFFFE800000000000007FFFFFFFFFE000000000000007FFFFFFFFFF00000000000040FFFFFFFFFFF80000000000000FFFFFFFFFFF80000000000000FFFFFFFFFFFC00000000000007FFFFFFFFFF,
		ram_block1a_355.mem_init1 = 2048'hFF800000807FFFFFFFFFFFFFFFC800000007FFFFFFFFFFFFFFF9000000003FFFFFFFFFFFFFFFA000000001FFFFFFFFFFFFFFF4000000000FFFFFFFFFFFFFFE00000000407FFFFFFFFFFFFFD00000000203FFFFFFFFFFFFFC00000000001FFFFFFFFFFFFFE00000000101FFFFFFFFFFFFFC00000000081FFFFFFFFFFFFFC00000000000FFFFFFFFFFFFE8000000000407FFFFFFFFFFFF8000000000007FFFFFFFFFFFD0000000000207FFFFFFFFFFFF0000000000203FFFFFFFFFFFE0000000000003FFFFFFFFFFFC0000000000003FFFFFFFFFFFE0000000000101FFFFFFFFFFF40000000000000FFFFFFFFFFF00000000000081FFFFFFFFFFFC000000000000,
		ram_block1a_355.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFF00BFFFFFFFFFFFFFFFFFFFFFE201FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFC0807FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFF800103FFFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFE0000207FFFFFFFFFFFFFFFFF90000002FFFFFFFFFFFFFFF,
		ram_block1a_355.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_355.operation_mode = "rom",
		ram_block1a_355.port_a_address_clear = "none",
		ram_block1a_355.port_a_address_width = 13,
		ram_block1a_355.port_a_data_out_clear = "none",
		ram_block1a_355.port_a_data_out_clock = "clock0",
		ram_block1a_355.port_a_data_width = 1,
		ram_block1a_355.port_a_first_address = 114688,
		ram_block1a_355.port_a_first_bit_number = 19,
		ram_block1a_355.port_a_last_address = 122879,
		ram_block1a_355.port_a_logical_ram_depth = 130400,
		ram_block1a_355.port_a_logical_ram_width = 24,
		ram_block1a_355.ram_block_type = "AUTO",
		ram_block1a_355.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_356
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_356portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_356.clk0_core_clock_enable = "ena0",
		ram_block1a_356.clk0_input_clock_enable = "none",
		ram_block1a_356.clk0_output_clock_enable = "none",
		ram_block1a_356.connectivity_checking = "OFF",
		ram_block1a_356.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_356.init_file_layout = "port_a",
		ram_block1a_356.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_356.mem_init0 = 2048'h0FFFFFFFFFFF40000000000000FFFFFFFFFFF00000000000000FFFFFFFFFFE00000000000000FFFFFFFFFFE800000000000007FFFFFFFFFF800000000000407FFFFFFFFFE800000000000407FFFFFFFFFE800000000000407FFFFFFFFFE800000000000403FFFFFFFFFE800000000000403FFFFFFFFFE800000000000007FFFFFFFFFE800000000000007FFFFFFFFFE800000000000403FFFFFFFFFE800000000000403FFFFFFFFFE800000000000407FFFFFFFFFE800000000000407FFFFFFFFFF800000000000407FFFFFFFFFF800000000000007FFFFFFFFFE00000000000000FFFFFFFFFFF000000000000007FFFFFFFFFFC0000000000000FFFFFFFFFFF,
		ram_block1a_356.mem_init1 = 2048'hFF400000807FFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFF4000000000FFFFFFFFFFFFFFF80000000407FFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFE00000000101FFFFFFFFFFFFF800000000001FFFFFFFFFFFFFC00000000000FFFFFFFFFFFFE0000000000007FFFFFFFFFFFF8000000000007FFFFFFFFFFFE0000000000007FFFFFFFFFFFF0000000000203FFFFFFFFFFF80000000000003FFFFFFFFFFFA0000000000101FFFFFFFFFFFA0000000000100FFFFFFFFFFF80000000000000FFFFFFFFFFF40000000000000FFFFFFFFFFFC000000000008,
		ram_block1a_356.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFE6FFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFF201FFFFFFFFFFFFFFFFFFFFFA101FFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFF4080FFFFFFFFFFFFFFFFFFFFE0040FFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFF8000807FFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFF90000101FFFFFFFFFFFFFFF,
		ram_block1a_356.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_356.operation_mode = "rom",
		ram_block1a_356.port_a_address_clear = "none",
		ram_block1a_356.port_a_address_width = 13,
		ram_block1a_356.port_a_data_out_clear = "none",
		ram_block1a_356.port_a_data_out_clock = "clock0",
		ram_block1a_356.port_a_data_width = 1,
		ram_block1a_356.port_a_first_address = 114688,
		ram_block1a_356.port_a_first_bit_number = 20,
		ram_block1a_356.port_a_last_address = 122879,
		ram_block1a_356.port_a_logical_ram_depth = 130400,
		ram_block1a_356.port_a_logical_ram_width = 24,
		ram_block1a_356.ram_block_type = "AUTO",
		ram_block1a_356.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_357
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_357portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_357.clk0_core_clock_enable = "ena0",
		ram_block1a_357.clk0_input_clock_enable = "none",
		ram_block1a_357.clk0_output_clock_enable = "none",
		ram_block1a_357.connectivity_checking = "OFF",
		ram_block1a_357.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_357.init_file_layout = "port_a",
		ram_block1a_357.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_357.mem_init0 = 2048'h0FFFFFFFFFFFBFFFFFFFFFFF807FFFFFFFFFF7FFFFFFFFFFF807FFFFFFFFFE7FFFFFFFFFFF807FFFFFFFFFF7FFFFFFFFFFF80FFFFFFFFFFF7FFFFFFFFFFF807FFFFFFFFFF7FFFFFFFFFFF807FFFFFFFFFE7FFFFFFFFFFF807FFFFFFFFFF7FFFFFFFFFFF807FFFFFFFFFF7FFFFFFFFFFF807FFFFFFFFFF7FFFFFFFFFFFC03FFFFFFFFFF7FFFFFFFFFFFC03FFFFFFFFFF7FFFFFFFFFFF807FFFFFFFFFF7FFFFFFFFFFF807FFFFFFFFFE7FFFFFFFFFFF807FFFFFFFFFF7FFFFFFFFFFF807FFFFFFFFFF7FFFFFFFFFFF807FFFFFFFFFE7FFFFFFFFFFF80FFFFFFFFFFE7FFFFFFFFFFF807FFFFFFFFFF7FFFFFFFFFFF807FFFFFFFFFF3FFFFFFFFFFF807FFFFFFFFFF,
		ram_block1a_357.mem_init1 = 2048'hFFBFFFFF007FFFFFFFFFFFFFFFE7FFFFFC03FFFFFFFFFFFFFFFCFFFFFFE01FFFFFFFFFFFFFFF9FFFFFFF01FFFFFFFFFFFFFFFBFFFFFFF807FFFFFFFFFFFFFE7FFFFFFF807FFFFFFFFFFFFFEFFFFFFFFC07FFFFFFFFFFFFFDFFFFFFFFE01FFFFFFFFFFFFFDFFFFFFFFE01FFFFFFFFFFFFFBFFFFFFFFF01FFFFFFFFFFFFF3FFFFFFFFF807FFFFFFFFFFFF7FFFFFFFFF80FFFFFFFFFFFFE7FFFFFFFFFC03FFFFFFFFFFFEFFFFFFFFFFC07FFFFFFFFFFFEFFFFFFFFFFC03FFFFFFFFFFFDFFFFFFFFFFE03FFFFFFFFFFF9FFFFFFFFFFE01FFFFFFFFFFFDFFFFFFFFFFE01FFFFFFFFFFFBFFFFFFFFFFF00FFFFFFFFFFFBFFFFFFFFFFF01FFFFFFFFFFF3FFFFFFFFFFF0,
		ram_block1a_357.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFEC03FFFFFFFFFFFFFFFFFFFFFDE01FFFFFFFFFFFFFFFFFFFFF3F01FFFFFFFFFFFFFFFFFFFFFBF00FFFFFFFFFFFFFFFFFFFFE7F807FFFFFFFFFFFFFFFFFFFCFFC03FFFFFFFFFFFFFFFFFFFDFFE01FFFFFFFFFFFFFFFFFFF3FFF00FFFFFFFFFFFFFFFFFFE7FFFC07FFFFFFFFFFFFFFFFFCFFFFE01FFFFFFFFFFFFFFF,
		ram_block1a_357.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_357.operation_mode = "rom",
		ram_block1a_357.port_a_address_clear = "none",
		ram_block1a_357.port_a_address_width = 13,
		ram_block1a_357.port_a_data_out_clear = "none",
		ram_block1a_357.port_a_data_out_clock = "clock0",
		ram_block1a_357.port_a_data_width = 1,
		ram_block1a_357.port_a_first_address = 114688,
		ram_block1a_357.port_a_first_bit_number = 21,
		ram_block1a_357.port_a_last_address = 122879,
		ram_block1a_357.port_a_logical_ram_depth = 130400,
		ram_block1a_357.port_a_logical_ram_width = 24,
		ram_block1a_357.ram_block_type = "AUTO",
		ram_block1a_357.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_358
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_358portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_358.clk0_core_clock_enable = "ena0",
		ram_block1a_358.clk0_input_clock_enable = "none",
		ram_block1a_358.clk0_output_clock_enable = "none",
		ram_block1a_358.connectivity_checking = "OFF",
		ram_block1a_358.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_358.init_file_layout = "port_a",
		ram_block1a_358.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_358.mem_init0 = 2048'h0FFFFFFFFFFF00000000000000FFFFFFFFFFF000000000000007FFFFFFFFFF00000000000000FFFFFFFFFFE000000000000007FFFFFFFFFF000000000000007FFFFFFFFFF000000000000007FFFFFFFFFF000000000000007FFFFFFFFFE000000000000007FFFFFFFFFE000000000000007FFFFFFFFFE000000000000007FFFFFFFFFE000000000000007FFFFFFFFFE000000000000007FFFFFFFFFE000000000000007FFFFFFFFFF000000000000007FFFFFFFFFF000000000000007FFFFFFFFFF000000000000007FFFFFFFFFE000000000000007FFFFFFFFFF00000000000000FFFFFFFFFFF000000000000007FFFFFFFFFF00000000000000FFFFFFFFFFF,
		ram_block1a_358.mem_init1 = 2048'hFF00000000FFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFC00000000001FFFFFFFFFFFFF800000000001FFFFFFFFFFFFF000000000000FFFFFFFFFFFFF000000000000FFFFFFFFFFFFE0000000000007FFFFFFFFFFFE0000000000007FFFFFFFFFFFC0000000000003FFFFFFFFFFFC0000000000003FFFFFFFFFFFC0000000000003FFFFFFFFFFF80000000000001FFFFFFFFFFF80000000000001FFFFFFFFFFF80000000000000FFFFFFFFFFF00000000000000FFFFFFFFFFF8000000000000,
		ram_block1a_358.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFF,
		ram_block1a_358.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_358.operation_mode = "rom",
		ram_block1a_358.port_a_address_clear = "none",
		ram_block1a_358.port_a_address_width = 13,
		ram_block1a_358.port_a_data_out_clear = "none",
		ram_block1a_358.port_a_data_out_clock = "clock0",
		ram_block1a_358.port_a_data_width = 1,
		ram_block1a_358.port_a_first_address = 114688,
		ram_block1a_358.port_a_first_bit_number = 22,
		ram_block1a_358.port_a_last_address = 122879,
		ram_block1a_358.port_a_logical_ram_depth = 130400,
		ram_block1a_358.port_a_logical_ram_width = 24,
		ram_block1a_358.ram_block_type = "AUTO",
		ram_block1a_358.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_359
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[14]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_359portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_359.clk0_core_clock_enable = "ena0",
		ram_block1a_359.clk0_input_clock_enable = "none",
		ram_block1a_359.clk0_output_clock_enable = "none",
		ram_block1a_359.connectivity_checking = "OFF",
		ram_block1a_359.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_359.init_file_layout = "port_a",
		ram_block1a_359.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_359.mem_init0 = 2048'h0FFFFFFFFFFF00000000000000FFFFFFFFFFF00000000000000FFFFFFFFFFF000000000000007FFFFFFFFFF000000000000007FFFFFFFFFE000000000000007FFFFFFFFFE000000000000007FFFFFFFFFE000000000000007FFFFFFFFFE000000000000007FFFFFFFFFE000000000000007FFFFFFFFFE000000000000007FFFFFFFFFE000000000000007FFFFFFFFFE000000000000007FFFFFFFFFE000000000000007FFFFFFFFFE000000000000007FFFFFFFFFE000000000000007FFFFFFFFFE000000000000007FFFFFFFFFF000000000000007FFFFFFFFFF000000000000007FFFFFFFFFF00000000000000FFFFFFFFFFF00000000000000FFFFFFFFFFF,
		ram_block1a_359.mem_init1 = 2048'hFF00000000FFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFFC000000003FFFFFFFFFFFFFFF8000000001FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFC00000000003FFFFFFFFFFFFF800000000001FFFFFFFFFFFFF800000000000FFFFFFFFFFFFF000000000000FFFFFFFFFFFFF0000000000007FFFFFFFFFFFE0000000000007FFFFFFFFFFFE0000000000003FFFFFFFFFFFC0000000000003FFFFFFFFFFFC0000000000001FFFFFFFFFFFC0000000000001FFFFFFFFFFF80000000000001FFFFFFFFFFF80000000000001FFFFFFFFFFF80000000000000FFFFFFFFFFF0000000000000,
		ram_block1a_359.mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFF80000001FFFFFFFFFFFFFFF,
		ram_block1a_359.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_359.operation_mode = "rom",
		ram_block1a_359.port_a_address_clear = "none",
		ram_block1a_359.port_a_address_width = 13,
		ram_block1a_359.port_a_data_out_clear = "none",
		ram_block1a_359.port_a_data_out_clock = "clock0",
		ram_block1a_359.port_a_data_width = 1,
		ram_block1a_359.port_a_first_address = 114688,
		ram_block1a_359.port_a_first_bit_number = 23,
		ram_block1a_359.port_a_last_address = 122879,
		ram_block1a_359.port_a_logical_ram_depth = 130400,
		ram_block1a_359.port_a_logical_ram_width = 24,
		ram_block1a_359.ram_block_type = "AUTO",
		ram_block1a_359.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_360
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_360portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_360.clk0_core_clock_enable = "ena0",
		ram_block1a_360.clk0_input_clock_enable = "none",
		ram_block1a_360.clk0_output_clock_enable = "none",
		ram_block1a_360.connectivity_checking = "OFF",
		ram_block1a_360.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_360.init_file_layout = "port_a",
		ram_block1a_360.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_360.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_360.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_360.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_360.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_360.operation_mode = "rom",
		ram_block1a_360.port_a_address_clear = "none",
		ram_block1a_360.port_a_address_width = 13,
		ram_block1a_360.port_a_data_out_clear = "none",
		ram_block1a_360.port_a_data_out_clock = "clock0",
		ram_block1a_360.port_a_data_width = 1,
		ram_block1a_360.port_a_first_address = 122880,
		ram_block1a_360.port_a_first_bit_number = 0,
		ram_block1a_360.port_a_last_address = 130399,
		ram_block1a_360.port_a_logical_ram_depth = 130400,
		ram_block1a_360.port_a_logical_ram_width = 24,
		ram_block1a_360.ram_block_type = "AUTO",
		ram_block1a_360.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_361
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_361portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_361.clk0_core_clock_enable = "ena0",
		ram_block1a_361.clk0_input_clock_enable = "none",
		ram_block1a_361.clk0_output_clock_enable = "none",
		ram_block1a_361.connectivity_checking = "OFF",
		ram_block1a_361.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_361.init_file_layout = "port_a",
		ram_block1a_361.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_361.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_361.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_361.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_361.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_361.operation_mode = "rom",
		ram_block1a_361.port_a_address_clear = "none",
		ram_block1a_361.port_a_address_width = 13,
		ram_block1a_361.port_a_data_out_clear = "none",
		ram_block1a_361.port_a_data_out_clock = "clock0",
		ram_block1a_361.port_a_data_width = 1,
		ram_block1a_361.port_a_first_address = 122880,
		ram_block1a_361.port_a_first_bit_number = 1,
		ram_block1a_361.port_a_last_address = 130399,
		ram_block1a_361.port_a_logical_ram_depth = 130400,
		ram_block1a_361.port_a_logical_ram_width = 24,
		ram_block1a_361.ram_block_type = "AUTO",
		ram_block1a_361.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_362
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_362portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_362.clk0_core_clock_enable = "ena0",
		ram_block1a_362.clk0_input_clock_enable = "none",
		ram_block1a_362.clk0_output_clock_enable = "none",
		ram_block1a_362.connectivity_checking = "OFF",
		ram_block1a_362.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_362.init_file_layout = "port_a",
		ram_block1a_362.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_362.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_362.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_362.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_362.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_362.operation_mode = "rom",
		ram_block1a_362.port_a_address_clear = "none",
		ram_block1a_362.port_a_address_width = 13,
		ram_block1a_362.port_a_data_out_clear = "none",
		ram_block1a_362.port_a_data_out_clock = "clock0",
		ram_block1a_362.port_a_data_width = 1,
		ram_block1a_362.port_a_first_address = 122880,
		ram_block1a_362.port_a_first_bit_number = 2,
		ram_block1a_362.port_a_last_address = 130399,
		ram_block1a_362.port_a_logical_ram_depth = 130400,
		ram_block1a_362.port_a_logical_ram_width = 24,
		ram_block1a_362.ram_block_type = "AUTO",
		ram_block1a_362.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_363
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_363portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_363.clk0_core_clock_enable = "ena0",
		ram_block1a_363.clk0_input_clock_enable = "none",
		ram_block1a_363.clk0_output_clock_enable = "none",
		ram_block1a_363.connectivity_checking = "OFF",
		ram_block1a_363.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_363.init_file_layout = "port_a",
		ram_block1a_363.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_363.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_363.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_363.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_363.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_363.operation_mode = "rom",
		ram_block1a_363.port_a_address_clear = "none",
		ram_block1a_363.port_a_address_width = 13,
		ram_block1a_363.port_a_data_out_clear = "none",
		ram_block1a_363.port_a_data_out_clock = "clock0",
		ram_block1a_363.port_a_data_width = 1,
		ram_block1a_363.port_a_first_address = 122880,
		ram_block1a_363.port_a_first_bit_number = 3,
		ram_block1a_363.port_a_last_address = 130399,
		ram_block1a_363.port_a_logical_ram_depth = 130400,
		ram_block1a_363.port_a_logical_ram_width = 24,
		ram_block1a_363.ram_block_type = "AUTO",
		ram_block1a_363.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_364
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_364portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_364.clk0_core_clock_enable = "ena0",
		ram_block1a_364.clk0_input_clock_enable = "none",
		ram_block1a_364.clk0_output_clock_enable = "none",
		ram_block1a_364.connectivity_checking = "OFF",
		ram_block1a_364.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_364.init_file_layout = "port_a",
		ram_block1a_364.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_364.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_364.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_364.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_364.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_364.operation_mode = "rom",
		ram_block1a_364.port_a_address_clear = "none",
		ram_block1a_364.port_a_address_width = 13,
		ram_block1a_364.port_a_data_out_clear = "none",
		ram_block1a_364.port_a_data_out_clock = "clock0",
		ram_block1a_364.port_a_data_width = 1,
		ram_block1a_364.port_a_first_address = 122880,
		ram_block1a_364.port_a_first_bit_number = 4,
		ram_block1a_364.port_a_last_address = 130399,
		ram_block1a_364.port_a_logical_ram_depth = 130400,
		ram_block1a_364.port_a_logical_ram_width = 24,
		ram_block1a_364.ram_block_type = "AUTO",
		ram_block1a_364.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_365
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_365portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_365.clk0_core_clock_enable = "ena0",
		ram_block1a_365.clk0_input_clock_enable = "none",
		ram_block1a_365.clk0_output_clock_enable = "none",
		ram_block1a_365.connectivity_checking = "OFF",
		ram_block1a_365.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_365.init_file_layout = "port_a",
		ram_block1a_365.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_365.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_365.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_365.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_365.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_365.operation_mode = "rom",
		ram_block1a_365.port_a_address_clear = "none",
		ram_block1a_365.port_a_address_width = 13,
		ram_block1a_365.port_a_data_out_clear = "none",
		ram_block1a_365.port_a_data_out_clock = "clock0",
		ram_block1a_365.port_a_data_width = 1,
		ram_block1a_365.port_a_first_address = 122880,
		ram_block1a_365.port_a_first_bit_number = 5,
		ram_block1a_365.port_a_last_address = 130399,
		ram_block1a_365.port_a_logical_ram_depth = 130400,
		ram_block1a_365.port_a_logical_ram_width = 24,
		ram_block1a_365.ram_block_type = "AUTO",
		ram_block1a_365.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_366
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_366portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_366.clk0_core_clock_enable = "ena0",
		ram_block1a_366.clk0_input_clock_enable = "none",
		ram_block1a_366.clk0_output_clock_enable = "none",
		ram_block1a_366.connectivity_checking = "OFF",
		ram_block1a_366.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_366.init_file_layout = "port_a",
		ram_block1a_366.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_366.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_366.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_366.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_366.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_366.operation_mode = "rom",
		ram_block1a_366.port_a_address_clear = "none",
		ram_block1a_366.port_a_address_width = 13,
		ram_block1a_366.port_a_data_out_clear = "none",
		ram_block1a_366.port_a_data_out_clock = "clock0",
		ram_block1a_366.port_a_data_width = 1,
		ram_block1a_366.port_a_first_address = 122880,
		ram_block1a_366.port_a_first_bit_number = 6,
		ram_block1a_366.port_a_last_address = 130399,
		ram_block1a_366.port_a_logical_ram_depth = 130400,
		ram_block1a_366.port_a_logical_ram_width = 24,
		ram_block1a_366.ram_block_type = "AUTO",
		ram_block1a_366.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_367
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_367portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_367.clk0_core_clock_enable = "ena0",
		ram_block1a_367.clk0_input_clock_enable = "none",
		ram_block1a_367.clk0_output_clock_enable = "none",
		ram_block1a_367.connectivity_checking = "OFF",
		ram_block1a_367.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_367.init_file_layout = "port_a",
		ram_block1a_367.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_367.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_367.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_367.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_367.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_367.operation_mode = "rom",
		ram_block1a_367.port_a_address_clear = "none",
		ram_block1a_367.port_a_address_width = 13,
		ram_block1a_367.port_a_data_out_clear = "none",
		ram_block1a_367.port_a_data_out_clock = "clock0",
		ram_block1a_367.port_a_data_width = 1,
		ram_block1a_367.port_a_first_address = 122880,
		ram_block1a_367.port_a_first_bit_number = 7,
		ram_block1a_367.port_a_last_address = 130399,
		ram_block1a_367.port_a_logical_ram_depth = 130400,
		ram_block1a_367.port_a_logical_ram_width = 24,
		ram_block1a_367.ram_block_type = "AUTO",
		ram_block1a_367.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_368
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_368portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_368.clk0_core_clock_enable = "ena0",
		ram_block1a_368.clk0_input_clock_enable = "none",
		ram_block1a_368.clk0_output_clock_enable = "none",
		ram_block1a_368.connectivity_checking = "OFF",
		ram_block1a_368.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_368.init_file_layout = "port_a",
		ram_block1a_368.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_368.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_368.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_368.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_368.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_368.operation_mode = "rom",
		ram_block1a_368.port_a_address_clear = "none",
		ram_block1a_368.port_a_address_width = 13,
		ram_block1a_368.port_a_data_out_clear = "none",
		ram_block1a_368.port_a_data_out_clock = "clock0",
		ram_block1a_368.port_a_data_width = 1,
		ram_block1a_368.port_a_first_address = 122880,
		ram_block1a_368.port_a_first_bit_number = 8,
		ram_block1a_368.port_a_last_address = 130399,
		ram_block1a_368.port_a_logical_ram_depth = 130400,
		ram_block1a_368.port_a_logical_ram_width = 24,
		ram_block1a_368.ram_block_type = "AUTO",
		ram_block1a_368.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_369
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_369portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_369.clk0_core_clock_enable = "ena0",
		ram_block1a_369.clk0_input_clock_enable = "none",
		ram_block1a_369.clk0_output_clock_enable = "none",
		ram_block1a_369.connectivity_checking = "OFF",
		ram_block1a_369.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_369.init_file_layout = "port_a",
		ram_block1a_369.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_369.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_369.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_369.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_369.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_369.operation_mode = "rom",
		ram_block1a_369.port_a_address_clear = "none",
		ram_block1a_369.port_a_address_width = 13,
		ram_block1a_369.port_a_data_out_clear = "none",
		ram_block1a_369.port_a_data_out_clock = "clock0",
		ram_block1a_369.port_a_data_width = 1,
		ram_block1a_369.port_a_first_address = 122880,
		ram_block1a_369.port_a_first_bit_number = 9,
		ram_block1a_369.port_a_last_address = 130399,
		ram_block1a_369.port_a_logical_ram_depth = 130400,
		ram_block1a_369.port_a_logical_ram_width = 24,
		ram_block1a_369.ram_block_type = "AUTO",
		ram_block1a_369.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_370
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_370portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_370.clk0_core_clock_enable = "ena0",
		ram_block1a_370.clk0_input_clock_enable = "none",
		ram_block1a_370.clk0_output_clock_enable = "none",
		ram_block1a_370.connectivity_checking = "OFF",
		ram_block1a_370.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_370.init_file_layout = "port_a",
		ram_block1a_370.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_370.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_370.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_370.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_370.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_370.operation_mode = "rom",
		ram_block1a_370.port_a_address_clear = "none",
		ram_block1a_370.port_a_address_width = 13,
		ram_block1a_370.port_a_data_out_clear = "none",
		ram_block1a_370.port_a_data_out_clock = "clock0",
		ram_block1a_370.port_a_data_width = 1,
		ram_block1a_370.port_a_first_address = 122880,
		ram_block1a_370.port_a_first_bit_number = 10,
		ram_block1a_370.port_a_last_address = 130399,
		ram_block1a_370.port_a_logical_ram_depth = 130400,
		ram_block1a_370.port_a_logical_ram_width = 24,
		ram_block1a_370.ram_block_type = "AUTO",
		ram_block1a_370.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_371
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_371portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_371.clk0_core_clock_enable = "ena0",
		ram_block1a_371.clk0_input_clock_enable = "none",
		ram_block1a_371.clk0_output_clock_enable = "none",
		ram_block1a_371.connectivity_checking = "OFF",
		ram_block1a_371.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_371.init_file_layout = "port_a",
		ram_block1a_371.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_371.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_371.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_371.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_371.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_371.operation_mode = "rom",
		ram_block1a_371.port_a_address_clear = "none",
		ram_block1a_371.port_a_address_width = 13,
		ram_block1a_371.port_a_data_out_clear = "none",
		ram_block1a_371.port_a_data_out_clock = "clock0",
		ram_block1a_371.port_a_data_width = 1,
		ram_block1a_371.port_a_first_address = 122880,
		ram_block1a_371.port_a_first_bit_number = 11,
		ram_block1a_371.port_a_last_address = 130399,
		ram_block1a_371.port_a_logical_ram_depth = 130400,
		ram_block1a_371.port_a_logical_ram_width = 24,
		ram_block1a_371.ram_block_type = "AUTO",
		ram_block1a_371.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_372
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_372portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_372.clk0_core_clock_enable = "ena0",
		ram_block1a_372.clk0_input_clock_enable = "none",
		ram_block1a_372.clk0_output_clock_enable = "none",
		ram_block1a_372.connectivity_checking = "OFF",
		ram_block1a_372.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_372.init_file_layout = "port_a",
		ram_block1a_372.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_372.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_372.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_372.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_372.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_372.operation_mode = "rom",
		ram_block1a_372.port_a_address_clear = "none",
		ram_block1a_372.port_a_address_width = 13,
		ram_block1a_372.port_a_data_out_clear = "none",
		ram_block1a_372.port_a_data_out_clock = "clock0",
		ram_block1a_372.port_a_data_width = 1,
		ram_block1a_372.port_a_first_address = 122880,
		ram_block1a_372.port_a_first_bit_number = 12,
		ram_block1a_372.port_a_last_address = 130399,
		ram_block1a_372.port_a_logical_ram_depth = 130400,
		ram_block1a_372.port_a_logical_ram_width = 24,
		ram_block1a_372.ram_block_type = "AUTO",
		ram_block1a_372.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_373
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_373portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_373.clk0_core_clock_enable = "ena0",
		ram_block1a_373.clk0_input_clock_enable = "none",
		ram_block1a_373.clk0_output_clock_enable = "none",
		ram_block1a_373.connectivity_checking = "OFF",
		ram_block1a_373.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_373.init_file_layout = "port_a",
		ram_block1a_373.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_373.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_373.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_373.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_373.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_373.operation_mode = "rom",
		ram_block1a_373.port_a_address_clear = "none",
		ram_block1a_373.port_a_address_width = 13,
		ram_block1a_373.port_a_data_out_clear = "none",
		ram_block1a_373.port_a_data_out_clock = "clock0",
		ram_block1a_373.port_a_data_width = 1,
		ram_block1a_373.port_a_first_address = 122880,
		ram_block1a_373.port_a_first_bit_number = 13,
		ram_block1a_373.port_a_last_address = 130399,
		ram_block1a_373.port_a_logical_ram_depth = 130400,
		ram_block1a_373.port_a_logical_ram_width = 24,
		ram_block1a_373.ram_block_type = "AUTO",
		ram_block1a_373.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_374
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_374portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_374.clk0_core_clock_enable = "ena0",
		ram_block1a_374.clk0_input_clock_enable = "none",
		ram_block1a_374.clk0_output_clock_enable = "none",
		ram_block1a_374.connectivity_checking = "OFF",
		ram_block1a_374.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_374.init_file_layout = "port_a",
		ram_block1a_374.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_374.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_374.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_374.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_374.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_374.operation_mode = "rom",
		ram_block1a_374.port_a_address_clear = "none",
		ram_block1a_374.port_a_address_width = 13,
		ram_block1a_374.port_a_data_out_clear = "none",
		ram_block1a_374.port_a_data_out_clock = "clock0",
		ram_block1a_374.port_a_data_width = 1,
		ram_block1a_374.port_a_first_address = 122880,
		ram_block1a_374.port_a_first_bit_number = 14,
		ram_block1a_374.port_a_last_address = 130399,
		ram_block1a_374.port_a_logical_ram_depth = 130400,
		ram_block1a_374.port_a_logical_ram_width = 24,
		ram_block1a_374.ram_block_type = "AUTO",
		ram_block1a_374.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_375
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_375portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_375.clk0_core_clock_enable = "ena0",
		ram_block1a_375.clk0_input_clock_enable = "none",
		ram_block1a_375.clk0_output_clock_enable = "none",
		ram_block1a_375.connectivity_checking = "OFF",
		ram_block1a_375.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_375.init_file_layout = "port_a",
		ram_block1a_375.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_375.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_375.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_375.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_375.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_375.operation_mode = "rom",
		ram_block1a_375.port_a_address_clear = "none",
		ram_block1a_375.port_a_address_width = 13,
		ram_block1a_375.port_a_data_out_clear = "none",
		ram_block1a_375.port_a_data_out_clock = "clock0",
		ram_block1a_375.port_a_data_width = 1,
		ram_block1a_375.port_a_first_address = 122880,
		ram_block1a_375.port_a_first_bit_number = 15,
		ram_block1a_375.port_a_last_address = 130399,
		ram_block1a_375.port_a_logical_ram_depth = 130400,
		ram_block1a_375.port_a_logical_ram_width = 24,
		ram_block1a_375.ram_block_type = "AUTO",
		ram_block1a_375.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_376
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_376portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_376.clk0_core_clock_enable = "ena0",
		ram_block1a_376.clk0_input_clock_enable = "none",
		ram_block1a_376.clk0_output_clock_enable = "none",
		ram_block1a_376.connectivity_checking = "OFF",
		ram_block1a_376.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_376.init_file_layout = "port_a",
		ram_block1a_376.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_376.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_376.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_376.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_376.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_376.operation_mode = "rom",
		ram_block1a_376.port_a_address_clear = "none",
		ram_block1a_376.port_a_address_width = 13,
		ram_block1a_376.port_a_data_out_clear = "none",
		ram_block1a_376.port_a_data_out_clock = "clock0",
		ram_block1a_376.port_a_data_width = 1,
		ram_block1a_376.port_a_first_address = 122880,
		ram_block1a_376.port_a_first_bit_number = 16,
		ram_block1a_376.port_a_last_address = 130399,
		ram_block1a_376.port_a_logical_ram_depth = 130400,
		ram_block1a_376.port_a_logical_ram_width = 24,
		ram_block1a_376.ram_block_type = "AUTO",
		ram_block1a_376.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_377
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_377portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_377.clk0_core_clock_enable = "ena0",
		ram_block1a_377.clk0_input_clock_enable = "none",
		ram_block1a_377.clk0_output_clock_enable = "none",
		ram_block1a_377.connectivity_checking = "OFF",
		ram_block1a_377.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_377.init_file_layout = "port_a",
		ram_block1a_377.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_377.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_377.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_377.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_377.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_377.operation_mode = "rom",
		ram_block1a_377.port_a_address_clear = "none",
		ram_block1a_377.port_a_address_width = 13,
		ram_block1a_377.port_a_data_out_clear = "none",
		ram_block1a_377.port_a_data_out_clock = "clock0",
		ram_block1a_377.port_a_data_width = 1,
		ram_block1a_377.port_a_first_address = 122880,
		ram_block1a_377.port_a_first_bit_number = 17,
		ram_block1a_377.port_a_last_address = 130399,
		ram_block1a_377.port_a_logical_ram_depth = 130400,
		ram_block1a_377.port_a_logical_ram_width = 24,
		ram_block1a_377.ram_block_type = "AUTO",
		ram_block1a_377.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_378
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_378portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_378.clk0_core_clock_enable = "ena0",
		ram_block1a_378.clk0_input_clock_enable = "none",
		ram_block1a_378.clk0_output_clock_enable = "none",
		ram_block1a_378.connectivity_checking = "OFF",
		ram_block1a_378.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_378.init_file_layout = "port_a",
		ram_block1a_378.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_378.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_378.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_378.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_378.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_378.operation_mode = "rom",
		ram_block1a_378.port_a_address_clear = "none",
		ram_block1a_378.port_a_address_width = 13,
		ram_block1a_378.port_a_data_out_clear = "none",
		ram_block1a_378.port_a_data_out_clock = "clock0",
		ram_block1a_378.port_a_data_width = 1,
		ram_block1a_378.port_a_first_address = 122880,
		ram_block1a_378.port_a_first_bit_number = 18,
		ram_block1a_378.port_a_last_address = 130399,
		ram_block1a_378.port_a_logical_ram_depth = 130400,
		ram_block1a_378.port_a_logical_ram_width = 24,
		ram_block1a_378.ram_block_type = "AUTO",
		ram_block1a_378.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_379
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_379portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_379.clk0_core_clock_enable = "ena0",
		ram_block1a_379.clk0_input_clock_enable = "none",
		ram_block1a_379.clk0_output_clock_enable = "none",
		ram_block1a_379.connectivity_checking = "OFF",
		ram_block1a_379.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_379.init_file_layout = "port_a",
		ram_block1a_379.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_379.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_379.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_379.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_379.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_379.operation_mode = "rom",
		ram_block1a_379.port_a_address_clear = "none",
		ram_block1a_379.port_a_address_width = 13,
		ram_block1a_379.port_a_data_out_clear = "none",
		ram_block1a_379.port_a_data_out_clock = "clock0",
		ram_block1a_379.port_a_data_width = 1,
		ram_block1a_379.port_a_first_address = 122880,
		ram_block1a_379.port_a_first_bit_number = 19,
		ram_block1a_379.port_a_last_address = 130399,
		ram_block1a_379.port_a_logical_ram_depth = 130400,
		ram_block1a_379.port_a_logical_ram_width = 24,
		ram_block1a_379.ram_block_type = "AUTO",
		ram_block1a_379.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_380
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_380portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_380.clk0_core_clock_enable = "ena0",
		ram_block1a_380.clk0_input_clock_enable = "none",
		ram_block1a_380.clk0_output_clock_enable = "none",
		ram_block1a_380.connectivity_checking = "OFF",
		ram_block1a_380.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_380.init_file_layout = "port_a",
		ram_block1a_380.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_380.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_380.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_380.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_380.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_380.operation_mode = "rom",
		ram_block1a_380.port_a_address_clear = "none",
		ram_block1a_380.port_a_address_width = 13,
		ram_block1a_380.port_a_data_out_clear = "none",
		ram_block1a_380.port_a_data_out_clock = "clock0",
		ram_block1a_380.port_a_data_width = 1,
		ram_block1a_380.port_a_first_address = 122880,
		ram_block1a_380.port_a_first_bit_number = 20,
		ram_block1a_380.port_a_last_address = 130399,
		ram_block1a_380.port_a_logical_ram_depth = 130400,
		ram_block1a_380.port_a_logical_ram_width = 24,
		ram_block1a_380.ram_block_type = "AUTO",
		ram_block1a_380.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_381
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_381portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_381.clk0_core_clock_enable = "ena0",
		ram_block1a_381.clk0_input_clock_enable = "none",
		ram_block1a_381.clk0_output_clock_enable = "none",
		ram_block1a_381.connectivity_checking = "OFF",
		ram_block1a_381.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_381.init_file_layout = "port_a",
		ram_block1a_381.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_381.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_381.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_381.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_381.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_381.operation_mode = "rom",
		ram_block1a_381.port_a_address_clear = "none",
		ram_block1a_381.port_a_address_width = 13,
		ram_block1a_381.port_a_data_out_clear = "none",
		ram_block1a_381.port_a_data_out_clock = "clock0",
		ram_block1a_381.port_a_data_width = 1,
		ram_block1a_381.port_a_first_address = 122880,
		ram_block1a_381.port_a_first_bit_number = 21,
		ram_block1a_381.port_a_last_address = 130399,
		ram_block1a_381.port_a_logical_ram_depth = 130400,
		ram_block1a_381.port_a_logical_ram_width = 24,
		ram_block1a_381.ram_block_type = "AUTO",
		ram_block1a_381.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_382
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_382portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_382.clk0_core_clock_enable = "ena0",
		ram_block1a_382.clk0_input_clock_enable = "none",
		ram_block1a_382.clk0_output_clock_enable = "none",
		ram_block1a_382.connectivity_checking = "OFF",
		ram_block1a_382.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_382.init_file_layout = "port_a",
		ram_block1a_382.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_382.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_382.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_382.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_382.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_382.operation_mode = "rom",
		ram_block1a_382.port_a_address_clear = "none",
		ram_block1a_382.port_a_address_width = 13,
		ram_block1a_382.port_a_data_out_clear = "none",
		ram_block1a_382.port_a_data_out_clock = "clock0",
		ram_block1a_382.port_a_data_width = 1,
		ram_block1a_382.port_a_first_address = 122880,
		ram_block1a_382.port_a_first_bit_number = 22,
		ram_block1a_382.port_a_last_address = 130399,
		ram_block1a_382.port_a_logical_ram_depth = 130400,
		ram_block1a_382.port_a_logical_ram_width = 24,
		ram_block1a_382.ram_block_type = "AUTO",
		ram_block1a_382.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block1a_383
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_eq[15]),
	.portaaddr({address_a_wire[12:0]}),
	.portadataout(wire_ram_block1a_383portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_383.clk0_core_clock_enable = "ena0",
		ram_block1a_383.clk0_input_clock_enable = "none",
		ram_block1a_383.clk0_output_clock_enable = "none",
		ram_block1a_383.connectivity_checking = "OFF",
		ram_block1a_383.init_file = "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif",
		ram_block1a_383.init_file_layout = "port_a",
		ram_block1a_383.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_383.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_383.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_383.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_383.mem_init3 = 1376'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_383.operation_mode = "rom",
		ram_block1a_383.port_a_address_clear = "none",
		ram_block1a_383.port_a_address_width = 13,
		ram_block1a_383.port_a_data_out_clear = "none",
		ram_block1a_383.port_a_data_out_clock = "clock0",
		ram_block1a_383.port_a_data_width = 1,
		ram_block1a_383.port_a_first_address = 122880,
		ram_block1a_383.port_a_first_bit_number = 23,
		ram_block1a_383.port_a_last_address = 130399,
		ram_block1a_383.port_a_logical_ram_depth = 130400,
		ram_block1a_383.port_a_logical_ram_width = 24,
		ram_block1a_383.ram_block_type = "AUTO",
		ram_block1a_383.lpm_type = "cyclonev_ram_block";
	assign
		address_a_sel = address_a[16:13],
		address_a_wire = address_a,
		q_a = wire_mux2_result,
		rden_decode_addr_sel_a = address_a_wire[16:13];
	initial/*synthesis enable_verilog_initial_construct*/
 	begin
		$display("Warning: Memory initialization file D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif is not of the dimensions 130400 X 24, the resulting memory design may not produce consistent simulation results.");
	end
endmodule //ImageROM_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module ImageROM (
	address,
	clock,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	[16:0]  address;
	input	  clock;
	output	[23:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [23:0] sub_wire0;
	wire [23:0] q = sub_wire0[23:0];

	ImageROM_altsyncram	ImageROM_altsyncram_component (
				.address_a (address),
				.clock0 (clock),
				.q_a (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif"
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "130400"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "17"
// Retrieval info: PRIVATE: WidthData NUMERIC "24"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: ADDRESS_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "D:/EE/EE314/Project/Resources/ROM_Init/ROM_IMAGES.mif"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "130400"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "ROM"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "17"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "24"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: address 0 0 17 0 INPUT NODEFVAL "address[16..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: q 0 0 24 0 OUTPUT NODEFVAL "q[23..0]"
// Retrieval info: CONNECT: @address_a 0 0 17 0 address 0 0 17 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: q 0 0 24 0 @q_a 0 0 24 0
// Retrieval info: GEN_FILE: TYPE_NORMAL ImageROM.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL ImageROM.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL ImageROM.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL ImageROM.bsf TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL ImageROM_inst.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL ImageROM_bb.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL ImageROM_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
