{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/* Generated by Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os) */\n",
      "\n",
      "(* top =  1  *)\n",
      "(* src = \"/tmp/ipykernel_3328329/3832506143.py:16\" *)\n",
      "(* generator = \"Amaranth\" *)\n",
      "module top(a, b, o, co, sel);\n",
      "  reg \\$auto$verilog_backend.cc:2352:dump_module$1  = 0;\n",
      "  wire \\$1 ;\n",
      "  wire \\$2 ;\n",
      "  wire \\$3 ;\n",
      "  wire [15:0] \\$4 ;\n",
      "  wire [15:0] \\$5 ;\n",
      "  wire [15:0] \\$6 ;\n",
      "  wire [16:0] \\$7 ;\n",
      "  (* src = \"/tmp/ipykernel_3328329/3832506143.py:9\" *)\n",
      "  input [15:0] a;\n",
      "  wire [15:0] a;\n",
      "  (* src = \"/tmp/ipykernel_3328329/3832506143.py:10\" *)\n",
      "  input [15:0] b;\n",
      "  wire [15:0] b;\n",
      "  (* src = \"/tmp/ipykernel_3328329/3832506143.py:12\" *)\n",
      "  output co;\n",
      "  reg co;\n",
      "  (* src = \"/tmp/ipykernel_3328329/3832506143.py:11\" *)\n",
      "  output [15:0] o;\n",
      "  reg [15:0] o;\n",
      "  (* src = \"/tmp/ipykernel_3328329/3832506143.py:8\" *)\n",
      "  input [1:0] sel;\n",
      "  wire [1:0] sel;\n",
      "  assign \\$3  = sel == (* src = \"/tmp/ipykernel_3328329/3832506143.py:21\" *) 2'h2;\n",
      "  assign \\$4  = a | (* src = \"/tmp/ipykernel_3328329/3832506143.py:18\" *) b;\n",
      "  assign \\$5  = a & (* src = \"/tmp/ipykernel_3328329/3832506143.py:20\" *) b;\n",
      "  assign \\$6  = a ^ (* src = \"/tmp/ipykernel_3328329/3832506143.py:22\" *) b;\n",
      "  assign \\$7  = a - (* src = \"/tmp/ipykernel_3328329/3832506143.py:24\" *) b;\n",
      "  assign \\$1  = ! (* src = \"/tmp/ipykernel_3328329/3832506143.py:17\" *) sel;\n",
      "  assign \\$2  = sel == (* src = \"/tmp/ipykernel_3328329/3832506143.py:19\" *) 1'h1;\n",
      "  always @* begin\n",
      "    if (\\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end\n",
      "    (* full_case = 32'd1 *)\n",
      "    if (\\$1 ) begin\n",
      "      o = \\$4 ;\n",
      "    end else if (\\$2 ) begin\n",
      "      o = \\$5 ;\n",
      "    end else if (\\$3 ) begin\n",
      "      o = \\$6 ;\n",
      "    end else begin\n",
      "      o = \\$7 [15:0];\n",
      "    end\n",
      "  end\n",
      "  always @* begin\n",
      "    if (\\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end\n",
      "    co = 1'h0;\n",
      "    (* full_case = 32'd1 *)\n",
      "    if (\\$1 ) begin\n",
      "    end else if (\\$2 ) begin\n",
      "    end else if (\\$3 ) begin\n",
      "    end else begin\n",
      "      co = \\$7 [16];\n",
      "    end\n",
      "  end\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/tmp/ipykernel_3328329/3832506143.py:16: UnusedElaboratable: <amaranth.hdl._dsl.Module object at 0x71a4361dffe0> created but never used\n",
      "  m = Module()\n",
      "UnusedElaboratable: Enable tracemalloc to get the object allocation traceback\n"
     ]
    }
   ],
   "source": [
    "from amaranth import *\n",
    "from amaranth.lib import wiring\n",
    "from amaranth.lib.wiring import In, Out\n",
    "from amaranth.cli import main\n",
    "class ALU(wiring.Component):\n",
    "    def __init__(self, width):\n",
    "        super().__init__({\n",
    "            \"sel\": In(2),\n",
    "            \"a\": In(width),\n",
    "            \"b\": In(width),\n",
    "            \"o\": Out(width),\n",
    "            \"co\": Out(1),\n",
    "        })\n",
    "\n",
    "    def elaborate(self, platform):\n",
    "        m = Module()\n",
    "        with m.If(self.sel == 0b00):\n",
    "            m.d.comb += self.o.eq(self.a | self.b)\n",
    "        with m.Elif(self.sel == 0b01):\n",
    "            m.d.comb += self.o.eq(self.a & self.b)\n",
    "        with m.Elif(self.sel == 0b10):\n",
    "            m.d.comb += self.o.eq(self.a ^ self.b)\n",
    "        with m.Else():\n",
    "            m.d.comb += Cat(self.o, self.co).eq(self.a - self.b)\n",
    "        return m\n",
    "\n",
    "\n",
    "alu = ALU(width=16)\n",
    "alu.elaborate(None)\n",
    "from amaranth.back import verilog\n",
    "print(verilog.convert(alu))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "(top)\n",
      "(== 2'd0 2'd0)\n",
      "(== 2'd0 2'd1)\n",
      "(== 2'd0 2'd2)\n",
      "(match 1 (cat 1.0 2.0 3.0) --1 -1- 1-- ---)\n",
      "(| 16'd0 16'd0)\n",
      "(& 16'd0 16'd0)\n",
      "(^ 16'd0 16'd0)\n",
      "(- 17'd0 17'd0)\n",
      "(assignment_list 16'd0 (4.0 0:16 5.0:16) (4.1 0:16 6.0:16) (4.2 0:16 7.0:16) (4.3 0:16 8.0:16))\n",
      "(assignment_list 1'd0 (4.3 0:1 8.16))\n"
     ]
    }
   ],
   "source": [
    "alu.signature\n",
    "fragment = Fragment.get(alu, None)\n",
    "import amaranth.hdl._ir as _ir\n",
    "netlist = _ir.build_netlist(fragment, ports=[], name=\"hithere\")\n",
    "# https://github.com/amaranth-lang/amaranth/blob/main/amaranth/back/rtlil.py\n",
    "for c in netlist.cells:\n",
    "    print(c)\n",
    "for m in netlist.modules"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['__add__', '__class__', '__contains__', '__delattr__', '__dir__', '__doc__', '__eq__', '__format__', '__ge__', '__getattribute__', '__getitem__', '__getnewargs__', '__getstate__', '__gt__', '__hash__', '__init__', '__init_subclass__', '__iter__', '__le__', '__len__', '__lt__', '__mod__', '__mul__', '__ne__', '__new__', '__reduce__', '__reduce_ex__', '__repr__', '__rmod__', '__rmul__', '__setattr__', '__sizeof__', '__str__', '__subclasshook__', 'capitalize', 'casefold', 'center', 'count', 'encode', 'endswith', 'expandtabs', 'find', 'format', 'format_map', 'index', 'isalnum', 'isalpha', 'isascii', 'isdecimal', 'isdigit', 'isidentifier', 'islower', 'isnumeric', 'isprintable', 'isspace', 'istitle', 'isupper', 'join', 'ljust', 'lower', 'lstrip', 'maketrans', 'partition', 'removeprefix', 'removesuffix', 'replace', 'rfind', 'rindex', 'rjust', 'rpartition', 'rsplit', 'rstrip', 'split', 'splitlines', 'startswith', 'strip', 'swapcase', 'title', 'translate', 'upper', 'zfill']\n",
      "<class 'str'>\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/tmp/ipykernel_3328329/2992507267.py:10: UnusedElaboratable: <amaranth.hdl._dsl.Module object at 0x71a4342d5be0> created but never used\n",
      "  m = Module()\n",
      "UnusedElaboratable: Enable tracemalloc to get the object allocation traceback\n",
      "/tmp/ipykernel_3328329/2992507267.py:10: UnusedElaboratable: <amaranth.hdl._dsl.Module object at 0x71a43411c5f0> created but never used\n",
      "  m = Module()\n",
      "UnusedElaboratable: Enable tracemalloc to get the object allocation traceback\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "OrderedDict()"
      ]
     },
     "execution_count": 24,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from amaranth import *\n",
    "\n",
    "class SimpleALU(Elaboratable):\n",
    "    def __init__(self):\n",
    "        self.a = Signal(8)\n",
    "        self.b = Signal(8)\n",
    "        self.out = Signal(8)\n",
    "\n",
    "    def elaborate(self, platform):\n",
    "        m = Module()\n",
    "        m.d.comb += self.out.eq(self.a + self.b)\n",
    "        return m\n",
    "\n",
    "\n",
    "from amaranth.hdl import Fragment, Period, Fragment\n",
    "dut = SimpleALU()\n",
    "dir(dut)\n",
    "for stmt in Fragment.get(dut,None).statements:\n",
    "    print(dir(stmt))\n",
    "    print(type(stmt))\n",
    "Fragment.get(dut,None).domains"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 42,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['__class__',\n",
       " '__delattr__',\n",
       " '__dict__',\n",
       " '__dir__',\n",
       " '__doc__',\n",
       " '__eq__',\n",
       " '__format__',\n",
       " '__ge__',\n",
       " '__getattribute__',\n",
       " '__getstate__',\n",
       " '__gt__',\n",
       " '__hash__',\n",
       " '__init__',\n",
       " '__init_subclass__',\n",
       " '__le__',\n",
       " '__lt__',\n",
       " '__module__',\n",
       " '__ne__',\n",
       " '__new__',\n",
       " '__reduce__',\n",
       " '__reduce_ex__',\n",
       " '__repr__',\n",
       " '__setattr__',\n",
       " '__sizeof__',\n",
       " '__str__',\n",
       " '__subclasshook__',\n",
       " '__weakref__',\n",
       " '_add_io_ports',\n",
       " '_assign_names',\n",
       " '_assign_port_names',\n",
       " '_check_domain_requires',\n",
       " '_collect_used_signals',\n",
       " '_collect_used_signals_format',\n",
       " '_collect_used_signals_io_value',\n",
       " '_collect_used_signals_stmt',\n",
       " '_collect_used_signals_value',\n",
       " '_compute_fragment_depth_parent',\n",
       " '_use_io_port',\n",
       " '_use_signal',\n",
       " 'elaboratables',\n",
       " 'fragment',\n",
       " 'fragments',\n",
       " 'hierarchy',\n",
       " 'lookup_domain',\n",
       " 'ports',\n",
       " 'signal_lca']"
      ]
     },
     "execution_count": 42,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "dir(Fragment.get(dut,None).prepare())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "()"
      ]
     },
     "execution_count": 27,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "dut.elaborate(None)._top_comb_statements"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Or we could mimic them at the surface level.\n",
    "\n",
    "Signal = FreshBitVec\n",
    "\n",
    "class Signal():\n",
    "    def eq(self, other):\n",
    "        return self == other\n",
    "\n",
    "#?\n",
    "class Domain():\n",
    "    comb = []\n",
    "    sync = []\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "ename": "NameError",
     "evalue": "Domain 'sync' is not present in simulation",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mNameError\u001b[0m                                 Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[14], line 4\u001b[0m\n\u001b[1;32m      2\u001b[0m dut \u001b[38;5;241m=\u001b[39m SimpleALU()\n\u001b[1;32m      3\u001b[0m sim \u001b[38;5;241m=\u001b[39m Simulator(dut)\n\u001b[0;32m----> 4\u001b[0m \u001b[43msim\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43madd_clock\u001b[49m\u001b[43m(\u001b[49m\u001b[43mPeriod\u001b[49m\u001b[43m(\u001b[49m\u001b[43mMHz\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;241;43m1\u001b[39;49m\u001b[43m)\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m      5\u001b[0m sim\u001b[38;5;241m.\u001b[39madd_process(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mtest\u001b[39m\u001b[38;5;124m\"\u001b[39m, [dut\u001b[38;5;241m.\u001b[39ma\u001b[38;5;241m.\u001b[39meq(\u001b[38;5;241m1\u001b[39m), dut\u001b[38;5;241m.\u001b[39mb\u001b[38;5;241m.\u001b[39meq(\u001b[38;5;241m2\u001b[39m)])\n\u001b[1;32m      6\u001b[0m sim\u001b[38;5;241m.\u001b[39mrun()\n",
      "File \u001b[0;32m~/philzook58.github.io/.venv/lib/python3.12/site-packages/amaranth/sim/core.py:117\u001b[0m, in \u001b[0;36mSimulator.add_clock\u001b[0;34m(self, period, phase, domain, if_exists)\u001b[0m\n\u001b[1;32m    115\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m\n\u001b[1;32m    116\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[0;32m--> 117\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mNameError\u001b[39;00m(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mDomain \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mdomain\u001b[38;5;132;01m!r}\u001b[39;00m\u001b[38;5;124m is not present in simulation\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m    118\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m domain \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_clocked:\n\u001b[1;32m    119\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m DriverConflict(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mDomain \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mdomain\u001b[38;5;241m.\u001b[39mname\u001b[38;5;132;01m!r}\u001b[39;00m\u001b[38;5;124m already has a clock driving it\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n",
      "\u001b[0;31mNameError\u001b[0m: Domain 'sync' is not present in simulation"
     ]
    }
   ],
   "source": [
    "from amaranth.sim import Simulator\n",
    "dut = SimpleALU()\n",
    "sim = Simulator(dut)\n",
    "sim.add_clock(Period(MHz=1))\n",
    "sim.add_process(\"test\", [dut.a.eq(1), dut.b.eq(2)])\n",
    "sim.run()"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": ".venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
