$date
	Tue Feb  4 20:49:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder $end
$var wire 4 ! A [3:0] $end
$var wire 4 " B [3:0] $end
$var reg 5 # X [4:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
bz "
bz !
$end
