// Seed: 2214135141
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always $display(-1);
  tri id_4, id_5, id_6;
  generate
    wire id_7;
  endgenerate
  assign module_1.id_5 = 0;
  always id_6 = id_2 / -1;
  wire id_8;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    input wand id_4,
    output tri0 id_5,
    output wand id_6
);
  wire id_8;
  assign id_6 = ~id_3;
  always_ff disable id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8
  );
  assign id_6 = id_2;
endmodule
