
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs traces/SPEC2017/603.bwaves_s-1740B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000000 cycles: 3310381 heartbeat IPC: 3.0208 cumulative IPC: 3.0208 (Simulation time: 0 hr 28 min 54 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 3310382 (Simulation time: 0 hr 28 min 54 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 13731763 heartbeat IPC: 0.959566 cumulative IPC: 0.959565 (Simulation time: 0 hr 46 min 51 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 24143337 heartbeat IPC: 0.96047 cumulative IPC: 0.960017 (Simulation time: 1 hr 5 min 0 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 34555745 heartbeat IPC: 0.960393 cumulative IPC: 0.960142 (Simulation time: 1 hr 23 min 8 sec) 
