{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742806261266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742806261272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 16:51:01 2025 " "Processing started: Mon Mar 24 16:51:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742806261272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806261272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806261272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742806261586 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742806261586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk_1Hz CLK_1Hz chengfaqi.v(15) " "Verilog HDL Declaration information at chengfaqi.v(15): object \"clk_1Hz\" differs only in case from object \"CLK_1Hz\" in the same scope" {  } { { "UserCode/chengfaqi.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/chengfaqi.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742806268603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk_1000Hz CLK_1000Hz chengfaqi.v(22) " "Verilog HDL Declaration information at chengfaqi.v(22): object \"clk_1000Hz\" differs only in case from object \"CLK_1000Hz\" in the same scope" {  } { { "UserCode/chengfaqi.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/chengfaqi.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742806268604 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting a description chengfaqi.v(78) " "Verilog HDL syntax error at chengfaqi.v(78) near text: \";\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "UserCode/chengfaqi.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/chengfaqi.v" 78 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1742806268604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usercode/chengfaqi.v 0 0 " "Found 0 design units, including 0 entities, in source file usercode/chengfaqi.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806268605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usercode/muxa.v 1 1 " "Found 1 design units, including 1 entities, in source file usercode/muxa.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxa " "Found entity 1: muxa" {  } { { "UserCode/muxa.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/muxa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806268608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806268608 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FrequencyDivider.v(11) " "Verilog HDL information at FrequencyDivider.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "UserCode/FrequencyDivider.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/FrequencyDivider.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742806268610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usercode/frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file usercode/frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "UserCode/FrequencyDivider.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/FrequencyDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806268610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806268610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usercode/ecode.v 1 1 " "Found 1 design units, including 1 entities, in source file usercode/ecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecode " "Found entity 1: ecode" {  } { { "UserCode/ecode.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/ecode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806268611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806268611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usercode/dtob.v 0 0 " "Found 0 design units, including 0 entities, in source file usercode/dtob.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806268612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usercode/decl7s.v 1 1 " "Found 1 design units, including 1 entities, in source file usercode/decl7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 decl7s " "Found entity 1: decl7s" {  } { { "UserCode/decl7s.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/decl7s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806268614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806268614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.v 1 1 " "Found 1 design units, including 1 entities, in source file multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/multi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806268616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806268616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/output_files/lab2.map.smsg " "Generated suppressed messages file D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806268657 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742806268701 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 24 16:51:08 2025 " "Processing ended: Mon Mar 24 16:51:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742806268701 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742806268701 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742806268701 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806268701 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806269345 ""}
