design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/root/mpw7/openlane/user_proj_example,user_proj_example,22_08_28_15_38,flow completed,0h10m0s0ms,0h7m0s0ms,-2.0,0.25,-1,15.47,1373.15,-1,0,0,0,0,0,0,0,0,0,-1,-1,235688,38705,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,188920877.0,0.0,28.59,26.75,11.51,13.91,-1,4127,5504,58,1399,0,0,0,4536,142,6,108,306,942,238,122,988,307,271,23,350,3274,0,3624,233840.23040000003,0.00118,0.000682,2.51e-05,0.00147,0.000871,4.98e-08,0.00167,0.00103,6.21e-08,6.6,21.0,47.61904761904762,20,AREA 0,5,50,1,153.6,153.18,0.35,0.3,sky130_fd_sc_hd,4,4
