Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Nov 14 05:20:19 2022
| Host         : ubuntu running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file p2_ddr3_wrapper_control_sets_placed.rpt
| Design       : p2_ddr3_wrapper
| Device       : xc7z045
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1999 |
|    Minimum number of control sets                        |  1842 |
|    Addition due to synthesis replication                 |   138 |
|    Addition due to physical synthesis replication        |    19 |
| Unused register locations in slices containing registers |  5454 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1999 |
| >= 0 to < 4        |   198 |
| >= 4 to < 6        |   425 |
| >= 6 to < 8        |   264 |
| >= 8 to < 10       |   254 |
| >= 10 to < 12      |    47 |
| >= 12 to < 14      |    74 |
| >= 14 to < 16      |    18 |
| >= 16              |   719 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           19038 |         5557 |
| No           | No                    | Yes                    |             489 |          177 |
| No           | Yes                   | No                     |            3158 |         1484 |
| Yes          | No                    | No                     |           30570 |         9938 |
| Yes          | No                    | Yes                    |             116 |           34 |
| Yes          | Yes                   | No                     |           17255 |         4995 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                         Clock Signal                                                        |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                        |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                             |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                              |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                             |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                        |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                   | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                        |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.w_cmd_push_0                                                                                                                                                                                                  | p2_ddr3_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/p_0_in                                                                                                                                                                        |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rvalid_i                                                                                                                                                          | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[4]_i_1_n_0                                                                                                                                                 | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN                                                                                                                                                                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.awcnt                                                                                                                                                                                                         | p2_ddr3_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/p_0_in                                                                                                                                                                        |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.arcnt                                                                                                                                                                                                         | p2_ddr3_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/p_0_in                                                                                                                                                                        |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.r_cmd_push_0                                                                                                                                                                                                  | p2_ddr3_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/p_0_in                                                                                                                                                                        |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                              |                2 |              2 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/gen_pipelined.state_reg[1]                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                              |                2 |              2 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                              |                2 |              2 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_masterPortShim_arff/E[0]                                                                                                                                                                                               | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_masterPortShim_arff/SR[0]                                                                                                                                                |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                              |                2 |              2 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                             |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                         |                2 |              2 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/gen_pipelined.state_reg[1]                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                            |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                              |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                              |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                              |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                              |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                              |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                              |                2 |              3 |         1.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                              |                2 |              3 |         1.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__6_n_0              | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__5_n_0              | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                           |                2 |              3 |         1.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__4_n_0              | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                              |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                              |                2 |              3 |         1.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__3_n_0              | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__2_n_0              | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__1_n_0              | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                           |                2 |              3 |         1.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0              | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                           |                2 |              3 |         1.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                              |                2 |              3 |         1.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                              |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                    | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                             |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                                             | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                     | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                         | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                          | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                    | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                      | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                                    | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                                                                                | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                   | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                                     | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__6_n_0                                                                                                                                                   | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                         | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                                                                                                        | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                  |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                    |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                                 | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                   |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                                     | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                   |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                      |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                              | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                          |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                              | p2_ddr3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                   | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_f_reset_reqs/E[0]                                                                                                                                                                                                      | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_masterPortShim_bff/p_218_in                                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_f_reset_reqs/stage1_rg_stage_input_reg[263]                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_run_halt_reqs/stageF_rg_full_reg_1[0]                                                                                                                                                                                                      | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fResult_S5/CAN_FIRE_RL_passResult                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mReqs_ff_ltail$EN                                                                                                                                                                                             | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_newRst/rst_reg_1                                                                                                                                                                 |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/sel                                                                                                                                                                                                                     | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_newRst/rst_reg_1                                                                                                                                                                 |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/plic/m_slavePortShim_rff/moreFlits_1_2_reg[6]_0                                                                                                                                                                                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/tagLookup_tagCache_cts_reg[279]_rep_6[0]                                                                                                                                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_newRst/rst_reg_1                                                                                                                                                                 |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/tagLookup_tagCache_orderer_mastReqIds_lhead_reg[0]_4                                                                                                                                      | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_newRst/rst_reg_1                                                                                                                                                                 |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_tags_3_bramA_bram/NOT_tagLookup_tagCache_missedResp_whas__460_46_ETC___d5515                                                                                                                         | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_newRst/rst_reg_1                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                 | p2_ddr3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                    | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_state_reg[1][0]                                                                                                                                                                         | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/SR[0]                                                                                                                                               |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                                             | p2_ddr3_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                                                 | p2_ddr3_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                                            |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                   | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                      |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                   | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                           | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                 | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                    | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                              | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                   | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_1                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                   | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  p2_ddr3_i/xilinx_jtag_0/inst/tck                                                                                           |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                 | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  p2_ddr3_i/xilinx_jtag_0/inst/tck                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/jtagtap/r_drmask[39]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                              | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                    | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |              4 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                           | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                              | p2_ddr3_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                 | p2_ddr3_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                    |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/SR[0]                                                                         |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                           |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_2                                                      |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                              | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                    |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r[3]_i_1_n_0                                                                                                 | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                          |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1_n_0                                                                                 |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                               |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                           |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                    |                4 |              4 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                             |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                             |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                              |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__1_n_0                                                   |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/init_calib_complete_reg                                                                               |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                              |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                              |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                              |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                              |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                              |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                              |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                              |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/wrlvl_final_r_reg                                                                                                                                           |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                               |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                              |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                              |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                           |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                              |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__0_n_0                                                      |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                              |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_2                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                                                                                                        | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__6_n_0                                                                                                                                                   | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                 | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                     | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                                                                                | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                         | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                                     | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0]                                                                                                                    | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                             |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                             |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                             |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_rep__0_3                                                                                                 |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_2                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                              |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0]                                                                                                                    | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                             |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                         | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                         | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                      | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                          | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                         | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                     | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                    | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_3                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                                                                   | p2_ddr3_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                                                 | p2_ddr3_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                                            |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/g_inst/inst/SLOT_3.inst_slot0/AXI4LITE.write_ptr[1]_i_1_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |              4 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |              4 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |              4 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                                            |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/g_inst/inst/SLOT_2.inst_slot0/AXI4LITE.write_ptr[1]_i_1_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                                             | p2_ddr3_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                                            |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                                            |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                                            |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                      |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                       | p2_ddr3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                               |                4 |              4 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                              | p2_ddr3_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                                                                   | p2_ddr3_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mReqs_ff_rf/axi4_mem_shim_tmp_shimMaster_awff_rv_reg[99]_2                                                                                                      |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_f_reset_reqs/SR[0]                                                                                                                                                       |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_f_reset_reqs/SR[0]                                                                                                                                                       |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                       |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |              4 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                      |                2 |              4 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                      |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                              | p2_ddr3_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                       |                1 |              4 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                           |                3 |              4 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                           |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                              |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/rst_reg_1                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_state_and_ctag_cset/stage2_rg_full_reg                                                                                                                                                                             | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_state_and_ctag_cset/stage2_rg_stage2_reg[1025]_rep__2                                                                                                                |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/E[0]                                                                                                                                                                                                             | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                    |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/rst_reg_12                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/rst_reg_13                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/rst_reg_2                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                             | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                  |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/rst_reg_5                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/rst_reg_4                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/rst_reg_3                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/rst_reg_10                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_tlb/tlb0_entries_mem_1_bram/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/rst_reg_11                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/mReqs_rf/axi4_mem_shim_tmp_writeBurst_reg                                                                                                                                                                               | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_newRst/rst_reg_1                                                                                                                                                                 |                3 |              5 |         1.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/rst_reg                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/rst_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                            | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/merged_1_wff/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                           |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                                             | p2_ddr3_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                             | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                  |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/empty_reg_reg_0[0]                                                                                                                                                                                                                | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                3 |              5 |         1.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                               | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                3 |              5 |         1.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                 |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                 |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                             |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                           |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_tags_3_bramA_bram/IF_tagLookup_tagCache_orderer_slaveReqs_insert_ETC___d1981                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_tlb/tlb2_entries_mem_0/cache_rg_lrsc_valid_reg_1[0]                                                                                                                                                                    | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                             |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                            | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_tlb/tlb1_entries_mem_0/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                                             | p2_ddr3_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                        |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/rst_reg_6                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/rst_reg_7                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |              5 |         1.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/rst_reg_8                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_state_and_ctag_cset/stage2_rg_full_reg                                                                                                                                                                             | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_state_and_ctag_cset/stage2_rg_stage2_reg[1025]_rep                                                                                                                   |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/rst_reg_9                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |              5 |         1.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_state_and_ctag_cset/stage2_rg_stage2[1282]_i_2_0                                                                                                                                                                   | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                              |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_67_out                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                             |                3 |              5 |         1.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_run_halt_reqs/rg_state_reg[0][0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/gpr_regfile/rg_j                                                                                                                                                                               |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                           |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_run_halt_reqs/stage3_rg_stage3_reg[69][1]                                                                                                                                                                                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                               | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                3 |              5 |         1.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                             |                4 |              5 |         1.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_tags_3_bramA_bram/tagLookup_tagCache_orderer_lookupState$EN                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0[0]                                                                                                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                             |                2 |              5 |         2.50 |
|  p2_ddr3_i/xilinx_jtag_0/inst/tck                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/jtagtap/r_ir[5]_i_2_n_0                                                                                                                                                                                                                                    | p2_ddr3_i/mkP2_Core_1/inst/jtagtap/r_ir[5]_i_1_n_0                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/rst_p2_ddr3_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_3[0]                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                           |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                            | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                4 |              5 |         1.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_1[0]                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                           |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_0_in                                                                                                              | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                              |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                           |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_fflags$EN                                                                                                                                                                                                                      | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/WILL_FIRE_RL_rl_reset_start                                                                                                                                                         |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                             |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/mReqs_ltail[4]_i_1_n_0                                                                                                                                                                                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_newRst/rst_reg_1                                                                                                                                                                 |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                    | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                         |                3 |              5 |         1.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                    |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_1[0]                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                             |                5 |              5 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_2[0]                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                            | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                  |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                              |                5 |              5 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_4[0]                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                           |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                           |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                               |                3 |              5 |         1.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                            |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_5[0]                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_0[0]                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                             | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                  |                2 |              5 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_masterPortShim_arff/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | p2_ddr3_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                 |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_f_reset_rsps/E[0]                                                                                                                                                                                                      | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_f_reset_rsps/SR[0]                                                                                                                                                       |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                                      | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0                                        |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt[5]_i_1_n_0                                                                                               | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                             |                4 |              6 |         1.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[5].srl_nx1/shift_qual                                                                                              |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                                      | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0                                        |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                                      | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0                                        |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_orderer_mastReqs_bag_reg[353]_0                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0                                         |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_edge_pb[35]_i_1_n_0                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.arcnt                                                                                                                                                                                                         | p2_ddr3_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/p_0_in                                                                                                                                                                        |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg                                                                                                      |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_edge_pb[41]_i_1_n_0                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                                      | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0                                        |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg                                                                                                      |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                                      | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0                                        |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/E[0]                                                                                                                        | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                  |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[5].srl_nx1/shift_qual                                                                                              |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_edge_pb[47]_i_1_n_0                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                |                4 |              6 |         1.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/E[0]                                                                                                                        | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                  |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                                      | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0                                        |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                             |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_orderer_mastReqs_bag_reg[412]_1                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/SS[0]                                                                                                                                                                              |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_2_n_0                                                                                        | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/mRsps_ff_rf/E[0]                                                                                                                                                                                                        | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_newRst/rst_reg_1                                                                                                                                                                 |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_orderer_mastReqs_bag_reg[294]                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_orderer_mastReqs_bag_reg[117]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/bus_dmi_req_fifof/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                                        | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                                          |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                             |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_orderer_mastReqs_bag_reg[117]_0                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_orderer_mastReqs_bag_reg[530]_2                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_2_n_0                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0                                         |                4 |              6 |         1.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_orderer_mastReqs_bag_reg[648]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                       |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fState_S1/CAN_FIRE_RL_fpu_div_s1_stage                                                                                                                                                                     | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fOperands_S0/empty_reg_reg_1                                                                                                                                 |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SR[0]                                                                                     |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.w_cmd_push_0                                                                                                                                                                                                  | p2_ddr3_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/p_0_in                                                                                                                                                                        |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                                                |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[3]_i_1_n_0                                                                           |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_59                                                                                                     |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_abstract_commands/f_hart0_fpr_reqs/d1di                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              6 |         1.20 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_edge_pb[11]_i_1_n_0                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                                      | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0                                        |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_edge_pb[17]_i_1_n_0                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_abstract_commands/f_hart0_gpr_reqs/d1di                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                                      | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0                                        |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                                      | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0                                        |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0                                         |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                                      | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0                                        |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                                      | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0                                        |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |              6 |         1.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/CAN_FIRE_RL_core_mem_master_synth_bSynth_snk_doPut                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                                      | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0                                        |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_orderer_mastReqs_bag_reg[294]_1                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                                                          | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                      |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                                                                          | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                      |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[2]                                                                                                                          | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                      |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[3]                                                                                                                          | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                      |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[3]                                                                                                                          | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                      |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                        |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[15]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[6]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/SS[0]                                                                                                                                                                              |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[12]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[14]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                                                          | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                      |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                                                                          | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                      |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[2]                                                                                                                          | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                      |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_orderer_mastReqs_bag_reg[766]_0                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[8]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[9]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[4]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[5]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_orderer_mastReqs_bag_reg[707]_0                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[5]_i_1_n_0                                                                                                                                                 | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                    |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rvalid_i                                                                                                                                                          | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                    |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_orderer_mastReqs_bag_reg[530]_0                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[2]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_edge_pb[29]_i_1_n_0                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                          | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                                  |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                           | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                                   |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt[5]_i_1_n_0                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                             |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                          | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                             |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_orderer_mastReqs_bag_reg[943]_0                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_orderer_mastReqs_bag_reg[825]_2                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/E[10]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagOnlyReads_rf/moreFlits_1_2$EN                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagOnlyReads_rf/E[0]                                                                                                                                                                                                    | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_newRst/rst_reg_1                                                                                                                                                                 |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fState_S1/RST_N_1                                                                                                                                            |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_orderer_mastReqs_bag_reg[884]_0                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_orderer_mastReqs_bag_reg[825]                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/E[0]                                                                                                                        | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_run_control/f_hart0_reset_reqs/RST_N_0                                                                                                                                             |                4 |              6 |         1.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_cacheState                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/tagLookup_tagCache_cacheState_reg                                                                                                           |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_rst                                                                                                                                                       |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[19]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt[5]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                                   | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                                   | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[20]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/E[0]                                                                                                                        | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                          |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[17]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[7]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/prev_samp_r_reg[1][0]                                                                                                   |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                             |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                              | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                        | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                             |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[1]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                           | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                   | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                             |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[11]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_1                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                 |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r0_0                                                                                     |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_tags_3_bramA_bram/tagLookup_tagCache_orderer_slaveRespState_reg[12]                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                        |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_2                                                                                        |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_tags_3_bramA_bram/tagLookup_tagCache_lastRespId$EN                                                                                                                                                   | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_newRst/rst_reg_1                                                                                                                                                                 |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_tags_3_bramA_bram/tagLookup_tagCache_cts_reg[231]_1                                                                                                                                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_newRst/rst_reg_1                                                                                                                                                                 |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                             |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_orderer_mastReqs_bag_reg[471]_0                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                             |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                             |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                             |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/rst_p2_ddr3_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | p2_ddr3_i/rst_p2_ddr3_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                          |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_f_reset_reqs/E[0]                                                                                                                                                                                                      | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_f_reset_reqs/RST_N_0[0]                                                                                                                                                  |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_masterPortShim_awff/cache_rg_state_reg[1]_1[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                                      | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0                                        |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0                                         |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                                      | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0                                        |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_1                                                                                                        |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                            |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                           |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                              |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_rst                                                                                                                                                       |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.awcnt                                                                                                                                                                                                         | p2_ddr3_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/p_0_in                                                                                                                                                                        |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.r_cmd_push_0                                                                                                                                                                                                  | p2_ddr3_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/p_0_in                                                                                                                                                                        |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                    |                3 |              6 |         2.00 |
|  p2_ddr3_i/xilinx_jtag_0/inst/tck                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/jtagtap/r_dr[33]_i_1_n_0                                                                                                                                                                                                                                   | p2_ddr3_i/mkP2_Core_1/inst/jtagtap/r_dr[39]_i_1_n_0                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[0]                                                                                                     |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[1]                                                                                                     |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[2]                                                                                                     |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                     |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt[5]_i_1_n_0                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                             |                1 |              6 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                                        | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                                          |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                        | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                          |                2 |              6 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                       |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_cacheState_reg_4[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_cacheState_reg_9[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_cacheState_reg_11[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_cacheState_reg_1[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_5                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                3 |              7 |         2.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                          |                4 |              7 |         1.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_43[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                4 |              7 |         1.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_23[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                4 |              7 |         1.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_24[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                             |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_25[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                3 |              7 |         2.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                              |                1 |              7 |         7.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_26[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                5 |              7 |         1.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_31[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                4 |              7 |         1.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_30[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                            | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                           |                1 |              7 |         7.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                            | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                           |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_46[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                4 |              7 |         1.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_45[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                3 |              7 |         2.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_44[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                5 |              7 |         1.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_22[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_42[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_41[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_40[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                5 |              7 |         1.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_39[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                4 |              7 |         1.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_38[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                4 |              7 |         1.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_37[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                4 |              7 |         1.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_36[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                5 |              7 |         1.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_35[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                4 |              7 |         1.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_34[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                3 |              7 |         2.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_33[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                4 |              7 |         1.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_32[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                4 |              7 |         1.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_27[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_28[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                3 |              7 |         2.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_29[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                3 |              7 |         2.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_scause$EN                                                                                                                                                                                                                      | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/WILL_FIRE_RL_rl_reset_start                                                                                                                                                         |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                          |                5 |              7 |         1.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                            |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                     |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/CAN_FIRE_RL_tagLookup_tagCache_initialize                                                                                                                                                                               | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_newRst/rst_reg_1                                                                                                                                                                 |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                   |                3 |              7 |         2.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_mcause$EN                                                                                                                                                                                                                      | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/WILL_FIRE_RL_rl_reset_start                                                                                                                                                         |                3 |              7 |         2.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/mc_aux_out0_1                                                                                          |                3 |              7 |         2.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_21[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                3 |              7 |         2.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                               |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_tags_3_bramA_bram/tagLookup_tagCache_cts_reg[231]_1                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_20[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                5 |              7 |         1.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                               |                2 |              7 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_18[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                5 |              7 |         1.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_19[0]                                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                5 |              7 |         1.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |              8 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                                                       | p2_ddr3_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                    |                7 |              8 |         1.14 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][56][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][52][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[5]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                     | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                4 |              8 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_packing_boundary_reg[0]_0[0]                                                                                                   | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                 | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt                                                                                                                                                                | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[3]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[4]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][20][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][28][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][36][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][44][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__4_n_0                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                           |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__2_n_0                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                           |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                     |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                        |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                           |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__3_n_0                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                           |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                           |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                           | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/cmp_err_pb_4to1.genblk1[0].compare_err_pb_reg0                              |                5 |              8 |         1.60 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                           |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_18[0]                                                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                    |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                           |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                           |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                           |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                           |                4 |              8 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                           |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                               | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                           |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                           |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                           |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                        | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                             |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_46[0]                                                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                    |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_57[0]                                                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                    |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_37[0]                                                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                    |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_reset_rd_addr_reg_0[0]                                                                      |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_8[0]                                                                                                                                                 | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/SR[0]                                                               |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                        |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg[0]                                                                                                                                               | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                    |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg_0[0]                                                                                                                                             | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                    |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_2[0]                                                                                   | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/qcntr_ns__0                                                                                                                                                 |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                     |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                           |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                           |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg_1[0]                                                                                                                                             | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                    |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                     |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                     |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/p_0_in                                                                                                                                                                        |                6 |              8 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/p_0_in                                                                                                                                                                        |                5 |              8 |         1.60 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                                        | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                    |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[5]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[4]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[3]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                    | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                5 |              8 |         1.60 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                     | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                4 |              8 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt                                                                                                                                                                | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                    |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |              8 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r_reg0                                      |                4 |              8 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                            |                6 |              8 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                               |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                               |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                               |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                               |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                               |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                               |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                           |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                           |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                           |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                           |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                         | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                 |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                           |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                           |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                           |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                           |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/merged_0_awff/merged_0_flitLeft$EN                                                                                                                                                                                                               | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                5 |              8 |         1.60 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                              | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                    |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                    |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                                                                                                       | p2_ddr3_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                                                 | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                   |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                               | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                    |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stageF_branch_predictor/rf_btb_fsms/arr_reg_128_255_0_0_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |              8 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                              | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                    |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][56][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][52][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                                             | p2_ddr3_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                                                                                                       | p2_ddr3_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                               | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                    |                4 |              8 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_state_reg_6                                                                                                                                                                                                                    | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/WILL_FIRE_RL_rl_reset_start                                                                                                                                                         |                4 |              8 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/merged_0_awff/D[1]                                                                                                                                                                                                                               | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/bus_dmi_req_fifof/d1di                                                                                                                                                                                                                                     | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_system_bus/masterPortShim_wff/data1_reg[73]_i_1__11_n_0                                                                                                                            |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/bus_dmi_req_fifof/d1di                                                                                                                                                                                                                                     | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_system_bus/masterPortShim_wff/data1_reg[9]_i_1__11_n_0                                                                                                                             |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/merged_0_awff/E[0]                                                                                                                                                                                                                               | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_newRst/rst_reg_1                                                                                                                                                                 |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/bus_dmi_req_fifof/d1di                                                                                                                                                                                                                                     | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_system_bus/masterPortShim_wff/data1_reg[17]_i_1__11_n_0                                                                                                                            |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/bus_dmi_req_fifof/d1di                                                                                                                                                                                                                                     | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_system_bus/masterPortShim_wff/data1_reg[49]_i_1__19_n_0                                                                                                                            |                5 |              8 |         1.60 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                    |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                                                       | p2_ddr3_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                                                | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                   |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/lookupId_ff_rf/tagLookup_readReqs_ff_full$EN_port1__write                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                                                | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                   |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                           | p2_ddr3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                               |                4 |              8 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                                             | p2_ddr3_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_state_and_ctag_cset/stage1_rg_pcc_reg[168]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stageF_branch_predictor/rf_btb_fsms/arr_reg_256_383_0_0_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                                             | p2_ddr3_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |              8 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                                             | p2_ddr3_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_ram_state_and_ctag_cset/cache_rg_lrsc_pa$EN                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_tlb/tlb1_entries_mem_0/tlb1_entries_clearReg_reg_6                                                                                                                       |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                                             | p2_ddr3_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                         | p2_ddr3_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                                             | p2_ddr3_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/merged_1_awff/E[0]                                                                                                                                                                                                                               | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_masterPortShim_arff/d1di                                                                                                                                                                                               | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_masterPortShim_arff/data1_reg[92]_i_1__4_n_0                                                                                                                             |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/near_mem_io/slavePortShim_wff/moreFlits_reg[1]                                                                                                                                                                                                   | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                                             | p2_ddr3_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                         | p2_ddr3_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                                             | p2_ddr3_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/plic/m_slavePortShim_awff/full_reg_reg_2                                                                                                                                                                                                         | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_awreqff/MUX_tagLookup_currentDepth$write_1__SEL_2                                                                                                                                                                              | p2_ddr3_i/mkP2_Core_1/inst/core/core/merged_0_awff/rst_reg                                                                                                                                                                              |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                                                 | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                   |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                                             | p2_ddr3_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][44][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][36][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][28][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][20][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                                             | p2_ddr3_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_state_and_ctag_cset/stage1_rg_pcc_reg[168]_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                             |                3 |              9 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_run_control/rg_dmcontrol_dmactive_reg_2                                                                                                                                            |                8 |              9 |         1.12 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_sqr_fState_S4/E[0]                                                                                                                                                                                             | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_sqr_fResult_S5/D_OUT[66]_i_1_n_0                                                                                                                                 |                5 |              9 |         1.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                3 |              9 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_useNextRsp_ff_rf/E[0]                                                                                                                                                                                         | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_newRst/rst_reg_1                                                                                                                                                                 |                3 |              9 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                4 |              9 |         2.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                5 |              9 |         1.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                              |                3 |              9 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1                                                                                                                                                        | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                   |                2 |              9 |         4.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                             | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                4 |              9 |         2.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                |                4 |              9 |         2.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/plic/m_slavePortShim_rff/d1di                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                    | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                2 |              9 |         4.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                          | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                4 |              9 |         2.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                                | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                    |                2 |              9 |         4.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                5 |              9 |         1.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                           | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                  |                2 |              9 |         4.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              9 |         2.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              9 |         2.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[8].srl_nx1/shift_qual                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                5 |              9 |         1.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                5 |              9 |         1.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                5 |              9 |         1.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fState_S4/E[0]                                                                                                                                                                                             | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fResult_S5/D_OUT[66]_i_1_n_0                                                                                                                                 |                6 |              9 |         1.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                5 |              9 |         1.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              9 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                     |                3 |              9 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                 |                3 |              9 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                5 |              9 |         1.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                5 |              9 |         1.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              9 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                    |                2 |              9 |         4.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                             |                2 |              9 |         4.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[8].srl_nx1/shift_qual                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |              9 |         2.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                                | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                    |                2 |              9 |         4.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                          | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                4 |              9 |         2.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                                                    | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg_0                                                                                                       |                3 |              9 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                 | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                               |                2 |              9 |         4.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                        | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                             |                2 |              9 |         4.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[6]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                           | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                  |                2 |              9 |         4.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                4 |              9 |         2.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_system_bus/masterPortShim_rff/E[0]                                                                                                                                                                                               | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                3 |              9 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stageF_branch_predictor/WILL_FIRE_RL_rl_reset                                                                                                                                                                                                | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                3 |              9 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                                        | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                             |                2 |              9 |         4.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mReqs_ff_rf/axi4_mem_shim_tmp_shimMaster_awff_rv_reg[99]                                                                                                                                                      | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mReqs_ff_rf/master1_arid[5]_INST_0_i_3_0                                                                                                                        |                4 |              9 |         2.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift_qual                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_3                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                4 |              9 |         2.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |              9 |         2.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                                | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                4 |             10 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                      | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                      |                2 |             10 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |             10 |         3.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                      |                2 |             10 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                                            | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                    |                2 |             10 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |             10 |         3.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                      |                3 |             10 |         3.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/empty_reg_reg_0[1]                                                                                                                                                                                                                | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                5 |             10 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                      | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                            |                2 |             10 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                      |                3 |             10 |         3.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                                    | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                        |                2 |             10 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/agg_samp_r_reg[0]_0[0]                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                        |                2 |             10 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |             10 |         3.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                                            | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                    |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                              | p2_ddr3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                 |                4 |             10 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                |                4 |             10 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                5 |             10 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                               | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                       |                3 |             10 |         3.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0                 | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                           |                3 |             10 |         3.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                      |                3 |             10 |         3.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1_n_0                                                       |                3 |             10 |         3.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_tlb/tlb0_entries_mem_1_bram/empty_reg_reg_0                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_tlb/tlb0_entries_mem_1_bram/empty_reg_reg                                                                                                                                |                3 |             10 |         3.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/axi_clock_converter_0/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_areset_r                                                                                         |                5 |             10 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |             10 |         3.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                             |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                              |                5 |             11 |         2.20 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                            |                2 |             11 |         5.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0                                                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                4 |             11 |         2.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_tlb/tlb0_entries_clearReqQ/empty_reg_reg_1                                                                                                                                                                             | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_tlb/tlb1_entries_mem_0/empty_reg_reg_0                                                                                                                                   |                4 |             11 |         2.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |             11 |         3.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_6                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                4 |             11 |         2.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |             11 |         3.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/rg_mccsr$EN                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/rg_sccsr$EN                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                             |                9 |             11 |         1.22 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                             |                6 |             11 |         1.83 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift_qual                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                     |                3 |             12 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                             |                5 |             12 |         2.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                              |                5 |             12 |         2.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                            | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                                        | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                             |                3 |             12 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/addrFrame_fifos_3_rf/addrFrame_fifos_2_lhead$EN                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                     |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                                               | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                   |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fState_S1/CAN_FIRE_RL_fpu_div_s1_stage                                                                                                                                                                     | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fOperands_S0/empty_reg_reg_2                                                                                                                                 |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                   | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                7 |             12 |         1.71 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |             12 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                                               | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                   |                3 |             12 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |             12 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                                                | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                5 |             12 |         2.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                            | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                   | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |             12 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |             12 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             12 |         1.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                       |                5 |             12 |         2.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/prev_sr_diff_r1                                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                     |                3 |             12 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                                                | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                            | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                                   | p2_ddr3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                               |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                                          | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                5 |             12 |         2.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                            | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             12 |         2.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/addrFrame_fifos_3_rf/addrFrame_fifos_0_lhead$EN                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                5 |             12 |         2.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/addrFrame_fifos_3_rf/addrFrame_fifos_3_lhead$EN                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[11]_i_1_n_0                                                                                                                                                             | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                    |                3 |             12 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_mideleg$EN                                                                                                                                                                                                                     | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_state_reg_2                                                                                                                                                                      |                5 |             12 |         2.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                     |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/addrFrame_fifos_1_rf/addrFrame_fifos_1_lhead$EN                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                            | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             12 |         2.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |             12 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                            | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                           |                3 |             12 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___22_n_0                                                                                                                                       |                3 |             12 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |             12 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                     |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                             | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |             12 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                            | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             12 |         2.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                     |                3 |             12 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                      |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                             | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                            | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                                                | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |             12 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |             12 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[11]_i_1_n_0                                                                                                                                                             | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                    |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                                      |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[11]_i_1_n_0                                                                                                                                                           | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                    |                3 |             12 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[11]_i_1_n_0                                                                                                                                                           | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                    |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                      |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                                      |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mkP2_Core_1/inst/jtagtap/rst_tck/SR[0]                                                                                                                                                                                        |                2 |             13 |         6.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_tags_3_bramA_bram/tagLookup_tagCache_readReqReg_reg[8]                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             13 |         1.08 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/bus_dmi_req_fifof/rg_dmcontrol_dmactive_reg                                                                                                                                                                                                                | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_run_control/rg_dmcontrol_dmactive_reg_1                                                                                                                                            |                6 |             13 |         2.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                       |                4 |             13 |         3.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                             |                6 |             13 |         2.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_abstract_commands/f_hart0_csr_reqs/d1di                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             13 |         1.86 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_67_out                                                                                                                  | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                             |                3 |             13 |         4.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                                               |               10 |             13 |         1.30 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                              |                2 |             13 |         6.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_4                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                                                  | p2_ddr3_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                9 |             14 |         1.56 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                                                  | p2_ddr3_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                9 |             14 |         1.56 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_cword_set/p_1_in[1]                                                                                                                                                                                                | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                3 |             14 |         4.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                             |                8 |             14 |         1.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                                        | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                             |                4 |             14 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/plic/m_slavePortShim_rff/d1di                                                                                                                                                                                                                    | p2_ddr3_i/mkP2_Core_1/inst/core/core/plic/m_slavePortShim_arff/data0_reg_reg[32]_0                                                                                                                                                      |                3 |             14 |         4.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/plic/m_slavePortShim_rff/d1di                                                                                                                                                                                                                    | p2_ddr3_i/mkP2_Core_1/inst/core/core/plic/m_slavePortShim_arff/empty_reg_reg_8                                                                                                                                                          |                5 |             14 |         2.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  p2_ddr3_i/xilinx_jtag_0/inst/tck                                                                                           |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                6 |             15 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_12[0]                                                                                                  |                6 |             15 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |                                                                                                                                                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                                              |                3 |             15 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push85_out                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             15 |         2.14 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                             |                7 |             15 |         2.14 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push85_out                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             15 |         1.88 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/lookupId_ff_rf/lookupRsp_fifos_1_lhead$EN                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/lookupId_ff_rf/lookupRsp_fifos_0_lhead$EN                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_cword_set/empty_reg_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/lookupId_ff_rf/lookupRsp_fifos_2_lhead$EN                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/lookupId_ff_rf/lookupRsp_fifos_3_lhead$EN                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                5 |             16 |         3.20 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  p2_ddr3_i/xilinx_jtag_0/inst/tck                                                                                           |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mkP2_Core_1/inst/jtagtap/rst_tck/SR[0]                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                              |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/plic/m_slavePortShim_awff/m_vvrg_ie_0_1$EN                                                                                                                                                                                                       | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                8 |             16 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/plic/m_slavePortShim_awff/m_vvrg_ie_1_1$EN                                                                                                                                                                                                       | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |                6 |             16 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_state_and_ctag_cset/p_54_in                                                                                                                                                                                        | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_state_and_ctag_cset/stageD_rg_full_reg_1                                                                                                                             |               12 |             16 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_run_halt_reqs/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_rd_addrb/rd_addrb_incr                                                                                                 | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                7 |             16 |         2.29 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                          |                8 |             16 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_medeleg$EN                                                                                                                                                                                                                     | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_state_reg_1                                                                                                                                                                      |                7 |             16 |         2.29 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                           |                3 |             16 |         5.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                              |                5 |             17 |         3.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                5 |             17 |         3.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             17 |         2.83 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                      |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                   |                6 |             18 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                   |                4 |             18 |         4.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_state_and_ctag_cset/stageD_rg_full_reg_4                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_state_and_ctag_cset/IF_stage1_rw_fresh_pcc_whas__75_THEN_stage1_rw_ETC___d481[0]                                                                                     |                6 |             18 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                             |               12 |             18 |         1.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                9 |             18 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                    |                9 |             19 |         2.11 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |               10 |             19 |         1.90 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[1]_i_1_n_0                                                                                                                                                         | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                    |                4 |             20 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[1]_i_1_n_0                                                                                                                                                         | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                    |                9 |             20 |         2.22 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                            |                5 |             20 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                             |               12 |             21 |         1.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                             |               12 |             22 |         1.83 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                7 |             22 |         3.14 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                7 |             22 |         3.14 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                8 |             22 |         2.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_2                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             23 |         5.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/gen_wsplitter.s_axi_awid_d                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             23 |         2.56 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                              |                6 |             23 |         3.83 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                   | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                9 |             24 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                   | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                9 |             24 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                    | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                9 |             24 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                6 |             24 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                   | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                8 |             24 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                               | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |               13 |             24 |         1.85 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                    | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                6 |             24 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fState_S3/E[0]                                                                                                                                                                                             | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fState_S4/D_OUT[49]_i_1_n_0                                                                                                                                  |               18 |             24 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_5                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             24 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                    | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                9 |             24 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                   | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                7 |             24 |         3.43 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                    | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                9 |             24 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                |               15 |             24 |         1.60 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                7 |             24 |         3.43 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[17]                                                  |               14 |             25 |         1.79 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                                 | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                             |                7 |             25 |         3.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             25 |         2.08 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             25 |         2.08 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             25 |         1.92 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |             25 |         1.79 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             25 |         1.92 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                              |               10 |             26 |         2.60 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                8 |             26 |         3.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                9 |             26 |         2.89 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/gen_wsplitter.s_axi_awid_d                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_f_reset_reqs/empty_reg_reg_1                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               12 |             27 |         2.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                9 |             27 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                7 |             27 |         3.86 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_f_reset_reqs/WILL_FIRE_RL_cache_do_req                                                                                                                                                                                 | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               20 |             27 |         1.35 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_madd_fState_S7/E[0]                                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_madd_fState_S8/D_OUT[65]_i_1_n_0                                                                                                                                 |               17 |             27 |         1.59 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_3                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             27 |         3.86 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             27 |         4.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                8 |             27 |         3.38 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             27 |         3.86 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             27 |         3.86 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_1                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             27 |         3.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                             |               17 |             29 |         1.71 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                    |               12 |             29 |         2.42 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[75]_0[0]                                                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               17 |             29 |         1.71 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                    |               13 |             29 |         2.23 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                             |               14 |             29 |         2.07 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                               |               18 |             30 |         1.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_1                                                      |                7 |             30 |         4.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fResult_S5/CAN_FIRE_RL_passResult                                                                                                                                                                          | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fResult_S5/data0_reg_reg[0]                                                                                                                                  |               13 |             31 |         2.38 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                  | p2_ddr3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                               |                6 |             32 |         5.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                    | p2_ddr3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                 |                5 |             32 |         6.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][56][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][20][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_mcounteren$EN                                                                                                                                                                                                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_state_reg_4                                                                                                                                                                      |               16 |             32 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][28][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][36][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][44][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][52][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_abstract_commands/f_hart0_gpr_rsps/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_system_bus/rg_sbaddress1$EN                                                                                                                                                                                                      | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               12 |             32 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_system_bus/masterPortShim_rff/rg_dmcontrol_dmactive_reg_0[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_system_bus/rg_sbaddress0$EN                                                                                                                                                                                                      | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               10 |             32 |         3.20 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_abstract_commands/f_hart0_gpr_rsps/rg_dmcontrol_dmactive_reg[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                             |               22 |             33 |         1.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               14 |             33 |         2.36 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/bus_dmi_req_fifof/sNotFullReg_reg[0]                                                                                                                                                                                                                       | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               11 |             33 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/bus_dmi_req_fifof/bus_dmi_rsp_fifof_cntr_r_reg[1][0]                                                                                                                                                                                                       | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               12 |             33 |         2.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_2                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |               11 |             33 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |               11 |             33 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                              |               14 |             33 |         2.36 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |               11 |             33 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                 | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |               12 |             34 |         2.83 |
|  p2_ddr3_i/xilinx_jtag_0/inst/tck                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/jtagtap/f_dmi_busy/E[0]                                                                                                                                                                                                                                    | p2_ddr3_i/mkP2_Core_1/inst/jtagtap/rst_tck/SR[0]                                                                                                                                                                                        |                7 |             34 |         4.86 |
|  p2_ddr3_i/xilinx_jtag_0/inst/tck                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/jtagtap/f_dmi_rsp/dDoutReg0_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             34 |         4.86 |
|  p2_ddr3_i/xilinx_jtag_0/inst/tck                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/jtagtap/r_dr[33]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             34 |         2.83 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/plic/m_slavePortShim_wff/d1di                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             34 |         5.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                        | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |               10 |             34 |         3.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                        | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                9 |             34 |         3.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                    | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |               11 |             34 |         3.09 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                        | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |               10 |             34 |         3.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                 | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |               10 |             34 |         3.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_awreqff/MUX_tagLookup_currentDepth$write_1__SEL_2                                                                                                                                                                              | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_newRst/rst_reg_1                                                                                                                                                                 |                9 |             34 |         3.78 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/E[2]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/E[1]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               10 |             35 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/E[8]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             35 |         7.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/E[3]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             35 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/E[4]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/E[5]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/E[6]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             35 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/E[9]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             35 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/E[7]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                        | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                             |                8 |             35 |         4.38 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                             |               19 |             35 |         1.84 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[18]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[10]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[3]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |               14 |             35 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[16]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/E[13]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_run_halt_reqs/rg_trap_instr$EN                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               14 |             35 |         2.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_cacheState                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             36 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             36 |         7.20 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             36 |         5.14 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             36 |         7.20 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_clock_converter_0/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             37 |         5.29 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             37 |         6.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             37 |         5.29 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_1                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             37 |         5.29 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_useNextRsp_ff_rf/tagLookup_tagCacheReq_ff_ltail_reg[0]                                                                                                                                                        | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_newRst/rst_reg_1                                                                                                                                                                 |               10 |             37 |         3.70 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             37 |         7.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_clock_converter_0/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             37 |         5.29 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/tagLookup_tagCache_writebacks$ENQ                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             37 |         2.47 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             37 |         3.36 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             37 |         4.62 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             37 |         6.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_cts_reg[280]_rep                                                                                                                                                               |                                                                                                                                                                                                                                         |               30 |             38 |         1.27 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               10 |             39 |         3.90 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                9 |             39 |         4.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_tags_3_bramA_bram/tagLookup_tagCache_orderer_slaveReqs_bag_reg[58]_4                                                                                                                                 | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_newRst/rst_reg_1                                                                                                                                                                 |               15 |             40 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/merged_0_awff/axi4_mem_shim_tmp_shimSlave_awff_rv_reg[98]                                                                                                                                                                                        | p2_ddr3_i/mkP2_Core_1/inst/core/core/merged_0_awff/RST_N_0                                                                                                                                                                              |               10 |             40 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/jtagtap/f_dmi_req/dDoutReg0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               14 |             40 |         2.86 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/bus_dmi_req_fifof/d1di                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               15 |             40 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/bus_dmi_req_fifof/d1di_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               20 |             40 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               18 |             41 |         2.28 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_cacheState_reg_1[0]                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_cacheState_reg_2                                                                                                                 |               18 |             42 |         2.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_cacheState_reg_11[0]                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_cacheState_reg_12                                                                                                                |               13 |             42 |         3.23 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_cacheState_reg_4[0]                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_cacheState_reg_5                                                                                                                 |               13 |             42 |         3.23 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_cacheState_reg_9[0]                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_cacheState_reg_10                                                                                                                |               19 |             42 |         2.21 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mReqs_ff_rf/axi4_mem_shim_tmp_shimMaster_awff_rv_reg[99]                                                                                                                                                      |                                                                                                                                                                                                                                         |               18 |             43 |         2.39 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                              |               13 |             43 |         3.31 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                                               |               23 |             44 |         1.91 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               12 |             45 |         3.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/i___3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             46 |         3.83 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                                         |               17 |             46 |         2.71 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_6                                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             47 |         3.62 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/jtagtap/f_dmi_rsp/CAN_FIRE_RL_dmi_response                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             48 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                              |               14 |             48 |         3.43 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |               19 |             48 |         2.53 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |               18 |             48 |         2.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             49 |         3.06 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/i___3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                             |               28 |             49 |         1.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                              |               16 |             49 |         3.06 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |                7 |             52 |         7.43 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_sqr_fOperand_S0/CAN_FIRE_RL_fpu_sqr_s1_stage                                                                                                                                                                   | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_sqr_fOperand_S0/empty_reg_reg_1                                                                                                                                  |               12 |             52 |         4.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_masterPortShim_awff/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               23 |             53 |         2.30 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             53 |         3.31 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/i___3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             53 |         4.42 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_masterPortShim_rff/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               27 |             53 |         1.96 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fState_S1/D_OUT_reg[318]_0[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               30 |             53 |         1.77 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fState_S1/D_OUT_reg[318]_0[1]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               20 |             53 |         2.65 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_masterPortShim_arff/d1di                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             54 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |               27 |             54 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |               29 |             54 |         1.86 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_sqr_fState_S2/fpu_sqr_fState_S2$DEQ                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_sqr_fState_S2/empty_reg_reg_2                                                                                                                                    |               16 |             54 |         3.38 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fState_S2/fpu_div_fState_S2$DEQ                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fState_S2/crg_busy_reg_0                                                                                                                                     |               19 |             55 |         2.89 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_ram_state_and_ctag_cset/cache_rg_lrsc_pa$EN                                                                                                                                                                            |                                                                                                                                                                                                                                         |               13 |             56 |         4.31 |
|  p2_ddr3_i/xilinx_jtag_0/inst/tck                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/jtagtap/f_dmi_busy/CAN_FIRE_RL_dmi_start                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             56 |         6.22 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             56 |         5.09 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_15                                        |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN                                                                                                                                                                 |                                                                                                                                                                                                                                         |               19 |             57 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               15 |             57 |         3.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mReqs_ff_rf/axi4_mem_shim_tmp_doneSendingAW_reg                                                                                                                                                               |                                                                                                                                                                                                                                         |               18 |             57 |         3.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_f_reset_reqs/empty_reg_reg_3[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               19 |             58 |         3.05 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/merged_0_awff/D[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               35 |             58 |         1.66 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_sqr_fState_S2/fpu_sqr_fState_S2$DEQ                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_sqr_fState_S2/empty_reg_reg_1                                                                                                                                    |               24 |             58 |         2.42 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_awreqff/d1di                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               24 |             58 |         2.42 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_sqr_fState_S4/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               32 |             59 |         1.84 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_sqr_fState_S2/rg_busy_reg_2                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               20 |             59 |         2.95 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_sqr_fOperand_S0/CAN_FIRE_RL_fpu_sqr_s1_stage                                                                                                                                                                   |                                                                                                                                                                                                                                         |               19 |             59 |         3.11 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fState_S4/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               35 |             60 |         1.71 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_tdata1$EN                                                                                                                                                                                                                      | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_state_reg_0                                                                                                                                                                      |               48 |             60 |         1.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             60 |         3.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             60 |         5.45 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             60 |         6.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/i___3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               15 |             60 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                                 |                                                                                                                                                                                                                                         |               18 |             62 |         3.44 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/state_reg[s_ready_i]_0[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |               18 |             62 |         3.44 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                                 |                                                                                                                                                                                                                                         |               17 |             62 |         3.65 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/state_reg[s_ready_i]_0[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |               17 |             62 |         3.65 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             62 |         5.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_cword_set/E[0]                                                                                                                                                                                                     | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               23 |             62 |         2.70 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             62 |         5.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_3                                                                                                                                                                       |                                                                                                                                                                                                                                         |               25 |             62 |         2.48 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fState_S1/D_OUT_reg[318]_0[0]                                                                                                                                                                              | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fState_S1/D_OUT_reg[318]_0[1]                                                                                                                                |               22 |             62 |         2.82 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             63 |         6.30 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             63 |         4.85 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               23 |             63 |         2.74 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/iFifo/fpu_madd_fOperand_S0$ENQ                                                                                                                                                                                     | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_madd_fOperand_S0/D_OUT[65]_i_1_n_0                                                                                                                               |               28 |             63 |         2.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             63 |         4.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             63 |         4.85 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___3_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               13 |             63 |         4.85 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             63 |         6.30 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[65]_3[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               48 |             64 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[7][0]                                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[14][0]                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[13][0]                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[12][0]                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_f_reset_reqs/rg_v2$EN                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               41 |             64 |         1.56 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[15][0]                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_f_reset_reqs/empty_reg_reg_4[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_satp$EN                                                                                                                                                                                                                        | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_state_reg_3                                                                                                                                                                      |               11 |             64 |         5.82 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[11][0]                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/rg_stval$EN                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               33 |             64 |         1.94 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[10][0]                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[0][0]                                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[9][0]                                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_ctr_inhib_ir_cy_reg[0][0]                                                                                                                                                                                                      | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               26 |             64 |         2.46 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_ctr_inhib_ir_cy_reg[1][0]                                                                                                                                                                                                      | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               28 |             64 |         2.29 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[65]_0[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               47 |             64 |         1.36 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_masterPortShim_rff/cache_rg_lower_word64$EN                                                                                                                                                                            |                                                                                                                                                                                                                                         |               48 |             64 |         1.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_mbox/rg_v1                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               42 |             64 |         1.52 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_mbox/intDiv_rg_quo$EN                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               31 |             64 |         2.06 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[4][0]                                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_58[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               39 |             64 |         1.64 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[3][0]                                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_59[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               50 |             64 |         1.28 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[2][0]                                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[28][0]                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_abstract_commands/f_hart0_gpr_reqs/d1di                                                                                                                                                                                          | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_abstract_commands/f_hart0_gpr_reqs/data1_reg[63]_i_1__19_n_0                                                                                                                       |               25 |             64 |         2.56 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[27][0]                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[26][0]                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[25][0]                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[24][0]                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[23][0]                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[22][0]                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               51 |             64 |         1.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[21][0]                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[20][0]                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_57[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               55 |             64 |         1.16 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[1][0]                                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[19][0]                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[5][0]                                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[18][0]                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[6][0]                                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[17][0]                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[16][0]                                                                                                                                                                                           | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/perf_counters_rg_ctr_inhibit_reg[8][0]                                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_cur_priv_reg[0]_0[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               22 |             64 |         2.91 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/gpr_regfile/regfile/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               54 |             64 |         1.19 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_cword_set/p_1_in[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               26 |             64 |         2.46 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb1156_out                                                                                                      | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                         |               16 |             64 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_14                                        |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_f_reset_reqs/cache_rg_lower_word64_full_reg_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |               30 |             64 |         2.13 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_cword_set/p_1_in[2]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               30 |             64 |         2.13 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/near_mem_io/slavePortShim_awff/E[0]                                                                                                                                                                                                              | p2_ddr3_i/mkP2_Core_1/inst/core/core/near_mem_io/f_reset_reqs/empty_reg_reg_1                                                                                                                                                           |               18 |             64 |         3.56 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_abstract_commands/f_hart0_csr_reqs/d1di                                                                                                                                                                                          | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_abstract_commands/f_hart0_csr_reqs/data1_reg[63]_i_1__18_n_0                                                                                                                       |               33 |             64 |         1.94 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_mbox/rg_result[63]_i_2_n_0                                                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_mbox/rg_result                                                                                                                                                                          |               34 |             64 |         1.88 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             64 |         6.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             64 |         5.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_tlb/tlb2_entries_mem_0/d1di                                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_tlb/tlb2_entries_mem_0/empty_reg_reg                                                                                                                                     |               18 |             64 |         3.56 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_abstract_commands/f_hart0_fpr_reqs/d1di                                                                                                                                                                                          | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_abstract_commands/f_hart0_fpr_reqs/data1_reg[63]_i_1__20_n_0                                                                                                                       |               36 |             64 |         1.78 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mux_rd_valid_r_reg_n_0                                                                                                              |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_madd_fState_S3/CAN_FIRE_RL_fpu_madd_s4_stage                                                                                                                                                                   | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_madd_fState_S3/empty_reg_reg_2                                                                                                                                   |               34 |             65 |         1.91 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                 | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               13 |             65 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_abstract_commands/f_hart0_fpr_rsps/d1di                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               39 |             65 |         1.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/near_mem_io/slavePortShim_wff/empty_reg_reg_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               21 |             65 |         3.10 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/plic/m_slavePortShim_awff/d1di                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               32 |             65 |         2.03 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_gpr_reqs/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               13 |             65 |         5.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_fpr_rsps/d1di                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               33 |             65 |         1.97 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_masterPortShim_arff/empty_reg_reg_3[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               33 |             65 |         1.97 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_system_bus/masterPortShim_arff/empty_reg_reg_3[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               29 |             65 |         2.24 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_abstract_commands/f_hart0_gpr_rsps/d1di                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             65 |         4.06 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_rsps/d1di                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               31 |             65 |         2.10 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/debug_module/dm_abstract_commands/f_hart0_csr_rsps/d1di                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               30 |             65 |         2.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_f_fabric_write_reqs/data0_reg_reg[193]_1[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               24 |             65 |         2.71 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                 | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               12 |             65 |         5.42 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/plic/m_slavePortShim_rff/empty_reg_reg_4[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             66 |         4.71 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_f_fabric_write_reqs/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               16 |             66 |         4.12 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_sqr_fOperand_S0/CAN_FIRE_RL_fpu_sqr_s1_stage                                                                                                                                                                   | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_sqr_fOperand_S0/empty_reg_reg_2                                                                                                                                  |               23 |             66 |         2.87 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                             |                                                                                                                                                                                                                                         |               17 |             66 |         3.88 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[75].srl_nx1/push                                                                                                                           |                                                                                                                                                                                                                                         |               18 |             66 |         3.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                                                                            |                                                                                                                                                                                                                                         |               18 |             66 |         3.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[75].srl_nx1/push                                                                                                                           |                                                                                                                                                                                                                                         |               18 |             66 |         3.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_1                                                                                                                                                                       |                                                                                                                                                                                                                                         |               29 |             66 |         2.28 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/near_mem_io/slavePortShim_rff/data1_reg[71]_i_1__9_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               26 |             66 |         2.54 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                             |                                                                                                                                                                                                                                         |               17 |             66 |         3.88 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_unshelve_reg[0]_0[0]                                                                                                  |                                                                                                                                                                                                                                         |               18 |             66 |         3.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___3_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             67 |         5.58 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             67 |         6.09 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/bus_dmi_req_fifof/empty_reg_reg_1[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               33 |             67 |         2.03 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/iFifo/data0_reg_reg[1]_1[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               28 |             67 |         2.39 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/merged_1_awff/d1di                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               28 |             67 |         2.39 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/bus_dmi_req_fifof/empty_reg_reg_0[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               24 |             67 |         2.79 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_masterPortShim_rff/d1di                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               24 |             67 |         2.79 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/delay_shim_rff/D_OUT[67]_i_1__10_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               21 |             67 |         3.19 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               19 |             68 |         3.58 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_masterPortShim_awff/empty_reg_reg_1[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               26 |             68 |         2.62 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             68 |         6.18 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_masterPortShim_awff/d1di                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               35 |             68 |         1.94 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/plic/m_slavePortShim_rff/empty_reg_reg_6[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               35 |             68 |         1.94 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/merged_0_awff/data1_reg[92]_i_1__12_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               31 |             68 |         2.19 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_madd_fState_S8/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               24 |             68 |         2.83 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             69 |         4.93 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             69 |         5.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             70 |         5.83 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             70 |         5.38 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             70 |         5.83 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/resetReqsF/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               59 |             70 |         1.19 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_fpr_reqs/d1di                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               38 |             70 |         1.84 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_gpr_reqs/d1di                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               25 |             70 |         2.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/delay_shim_arff/D_OUT[93]_i_1__4_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               18 |             70 |         3.89 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_sqr_fState_S2/fpu_sqr_fState_S2$DEQ                                                                                                                                                                            |                                                                                                                                                                                                                                         |               31 |             70 |         2.26 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/delay_shim_awff/D_OUT[93]_i_1__3_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               19 |             70 |         3.68 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_4                                                                                                                                                                       |                                                                                                                                                                                                                                         |               21 |             70 |         3.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               18 |             70 |         3.89 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/CAN_FIRE_RL_core_mem_master_synth_rSynth_snk_doPut                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               25 |             71 |         2.84 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_2                                                                                                                                                                       |                                                                                                                                                                                                                                         |               20 |             71 |         3.55 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mkP2_Core_1/inst/core/core/near_mem_io/f_reset_reqs/empty_reg_reg_1                                                                                                                                                           |               23 |             71 |         3.09 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_f_fabric_write_reqs/d1di                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               18 |             72 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             72 |         5.54 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               16 |             72 |         4.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               16 |             72 |         4.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mReqs_ff_rf/axi4_mem_shim_tmp_shimMaster_awff_rv_reg[99]_0                                                                                                                                                    |                                                                                                                                                                                                                                         |               39 |             72 |         1.85 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               16 |             72 |         4.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               18 |             72 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               19 |             72 |         3.79 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               18 |             72 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/near_mem_io/slavePortShim_wff/d1di                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               23 |             72 |         3.13 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               18 |             72 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               19 |             72 |         3.79 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               16 |             72 |         4.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               21 |             72 |         3.43 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               19 |             72 |         3.79 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               18 |             72 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                       |                                                                                                                                                                                                                                         |               15 |             72 |         4.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               17 |             72 |         4.24 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               18 |             72 |         4.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/delay_shim_wff/D_OUT[73]_i_1__7_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               22 |             73 |         3.32 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/WEBWE[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               32 |             73 |         2.28 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               17 |             73 |         4.29 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             73 |         5.21 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_cacheState_reg_6[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |               41 |             73 |         1.78 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/merged_1_wff/d1di                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               19 |             73 |         3.84 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             73 |         6.08 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               20 |             73 |         3.65 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               18 |             73 |         4.06 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_cacheState_reg_7[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |               29 |             73 |         2.52 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_tagCache_cacheState_reg_8[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |               33 |             73 |         2.21 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             73 |         5.62 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_f_fabric_second_write_reqs/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               41 |             74 |         1.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/merged_0_wff/data1_reg[73]_i_1__10_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               31 |             74 |         2.39 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_2[0]                                                                                                                            |                                                                                                                                                                                                                                         |               20 |             76 |         3.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                                                                                                             |                                                                                                                                                                                                                                         |               20 |             76 |         3.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                                                                                                             |                                                                                                                                                                                                                                         |               20 |             76 |         3.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_2[0]                                                                                                                            |                                                                                                                                                                                                                                         |               20 |             76 |         3.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             77 |         5.13 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               16 |             77 |         4.81 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                 | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               15 |             77 |         5.13 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                                                         |               21 |             77 |         3.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               21 |             77 |         3.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                            |                                                                                                                                                                                                                                         |               24 |             77 |         3.21 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                 | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               14 |             77 |         5.50 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/d1di                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               39 |             77 |         1.97 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               21 |             77 |         3.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                            |                                                                                                                                                                                                                                         |               13 |             78 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             78 |         6.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fState_S2/fpu_div_fState_S2$DEQ                                                                                                                                                                            |                                                                                                                                                                                                                                         |               33 |             79 |         2.39 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_cur_priv_reg[0][1]                                                                                                                                                                                                             | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               49 |             79 |         1.61 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_state_reg_5[1]                                                                                                                                                                                                                 | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               51 |             79 |         1.55 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_trap_instr_reg[20]_rep__3[0]                                                                                                                                                                                                   | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               40 |             79 |         1.98 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_tags_3_bramA_bram/tagLookup_tagCacheReq_ff_rf_reg[92]                                                                                                                                                |                                                                                                                                                                                                                                         |               33 |             79 |         2.39 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_trap_instr_reg[21]_rep__3[0]                                                                                                                                                                                                   | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               40 |             79 |         1.98 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                         |               13 |             80 |         6.15 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___3_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               14 |             80 |         5.71 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/data0_reg_reg[64]_7[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               27 |             81 |         3.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               22 |             81 |         3.68 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               25 |             81 |         3.24 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               24 |             81 |         3.38 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               23 |             81 |         3.52 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               24 |             81 |         3.38 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               22 |             81 |         3.68 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               20 |             81 |         4.05 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               20 |             81 |         4.05 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                         |               18 |             83 |         4.61 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___3_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               21 |             83 |         3.95 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_cur_priv_reg[0][0]                                                                                                                                                                                                             | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               43 |             84 |         1.95 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/gpr_regfile/regfile/rg_run_on_reset_reg_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               26 |             84 |         3.23 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_run_halt_reqs/rg_trap_instr_reg[20]_rep__3[0]                                                                                                                                                                                              | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               35 |             84 |         2.40 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_run_halt_reqs/rg_trap_instr_reg[21]_rep__3[0]                                                                                                                                                                                              | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               41 |             84 |         2.05 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_state_reg_5[0]                                                                                                                                                                                                                 | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               50 |             85 |         1.70 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fState_S1/WILL_FIRE_RL_fpu_div_s2_stage                                                                                                                                                                    |                                                                                                                                                                                                                                         |               40 |             87 |         2.17 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_state_and_ctag_cset/stageD_rg_full_reg_5                                                                                                                                                                           |                                                                                                                                                                                                                                         |               31 |             88 |         2.84 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_9                             |                                                                                                                                                                                                                                         |               12 |             92 |         7.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               12 |             92 |         7.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               12 |             92 |         7.67 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_5                                                                                                                                                                       |                                                                                                                                                                                                                                         |               35 |             95 |         2.71 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/delay_shim_rff/p_0_in8_out                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_19                                        |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_18                                        |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_16                                        |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/delay_shim_wff/p_0_in8_out                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |            100 |         7.69 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_13                            |                                                                                                                                                                                                                                         |               13 |            100 |         7.69 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN                                                                                                                                                                         |                                                                                                                                                                                                                                         |               33 |            100 |         3.03 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_17                                        |                                                                                                                                                                                                                                         |               13 |            100 |         7.69 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_8                             |                                                                                                                                                                                                                                         |               13 |            100 |         7.69 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               13 |            100 |         7.69 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/mRsps_ff_rf/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/delay_shim_awff/p_0_in8_out                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_mRsps_ff_rf/tagLookup_mRsps_ff_lhead$EN                                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fState_S3/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               51 |            104 |         2.04 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/delay_shim_arff/p_0_in8_out                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_madd_fState_S7/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               49 |            113 |         2.31 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_sqr_fState_S2/WILL_FIRE_RL_fpu_sqr_s2_stage                                                                                                                                                                    |                                                                                                                                                                                                                                         |               43 |            123 |         2.86 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_useNextRsp_ff_rf/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               52 |            123 |         2.37 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/rg_busy                                                                                                                                                                                                            | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_sqr_fState_S2/rg_index_1                                                                                                                                         |               47 |            126 |         2.68 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_sqr_fState_S3/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               63 |            127 |         2.02 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_tlb/tlb0_entries_mem_1_bram/empty_reg_reg_4[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |               22 |            127 |         5.77 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_f_fabric_write_reqs/d1di_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               23 |            128 |         5.57 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_mbox/intDiv_rg_denom2$EN                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               44 |            128 |         2.91 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_masterPortShim_rff/cache_rg_ld_val$EN                                                                                                                                                                                  |                                                                                                                                                                                                                                         |              122 |            128 |         1.05 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_f_pte_writebacks/data1_reg[127]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |               56 |            128 |         2.29 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               33 |            129 |         3.91 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_f_reset_reqs/empty_reg_reg_5[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               63 |            130 |         2.06 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/iFifo/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               52 |            131 |         2.52 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_f_reset_reqs/WILL_FIRE_RL_cache_do_req                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               45 |            131 |         2.91 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/gpr_regfile/regfile/rg_run_on_reset_reg_rep[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               57 |            131 |         2.30 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_tlb/tlb2_entries_mem_0/d1di                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               59 |            132 |         2.24 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/iFifo/fpu_madd_fOperand_S0$ENQ                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               57 |            133 |         2.33 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_madd_fState_S3/CAN_FIRE_RL_fpu_madd_s4_stage                                                                                                                                                                   |                                                                                                                                                                                                                                         |               40 |            138 |         3.45 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_state_and_ctag_cset/stageD_rg_full_reg_4                                                                                                                                                                           |                                                                                                                                                                                                                                         |               58 |            140 |         2.41 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_newRst/rst_reg_1                                                                                                                                                                 |               71 |            142 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_trap_instr_reg[20]_rep__3_0[0]                                                                                                                                                                                                 | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |              100 |            151 |         1.51 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_trap_instr_reg[20]_rep__3_1[0]                                                                                                                                                                                                 | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               60 |            151 |         2.52 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_trap_instr_reg[21]_rep__3_1[0]                                                                                                                                                                                                 | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               64 |            151 |         2.36 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_csr_reqs/rg_trap_instr_reg[21]_rep__3_0[0]                                                                                                                                                                                                 | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |               70 |            151 |         2.16 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_tlb/tlb0_entries_clearReqQ/empty_reg_reg_1                                                                                                                                                                             |                                                                                                                                                                                                                                         |               66 |            159 |         2.41 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_run_halt_reqs/rg_ddc$EN                                                                                                                                                                                                                    | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_run_halt_reqs/rg_run_on_reset_reg_rep                                                                                                                                                        |               88 |            159 |         1.81 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_tlb/tlb0_entries_mem_1_bram/empty_reg_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |               64 |            161 |         2.52 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_state_and_ctag_cset/rg_next_pcc[160]_i_6[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |               81 |            161 |         1.99 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_sqr_fState_S2/rg_busy_reg_3[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               60 |            168 |         2.80 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_state_and_ctag_cset/stageF_rg_full_reg_2                                                                                                                                                                           |                                                                                                                                                                                                                                         |               84 |            168 |         2.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/gpr_regfile/regfile/stage1_rg_stage_input_reg[272]_rep__0_2                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               96 |            168 |         1.75 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_madd_fState_S3/CAN_FIRE_RL_fpu_madd_s1_stage                                                                                                                                                                   |                                                                                                                                                                                                                                         |               43 |            169 |         3.93 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_f_reset_reqs/empty_reg_reg_1                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               75 |            170 |         2.27 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_div_fState_S1/CAN_FIRE_RL_fpu_div_s1_stage                                                                                                                                                                     |                                                                                                                                                                                                                                         |               76 |            171 |         2.25 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_writebacks/tagLookup_tagCache_cts_reg[279]_rep_6[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |               23 |            184 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/axi4_mem_shim_tmp_tagCon/mReqs_rf/axi4_mem_shim_tmp_writeBurst_reg                                                                                                                                                                               |                                                                                                                                                                                                                                         |               23 |            184 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_madd_fState_S5/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               76 |            197 |         2.59 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_madd_fState_S6/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               55 |            199 |         3.62 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/iFifo/d1di                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               96 |            202 |         2.10 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_madd_fState_S3/empty_reg_reg_7[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               54 |            203 |         3.76 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_tlb/tlb1_entries_mem_0/tlb2_entries_mem_0$WE                                                                                                                                                                           |                                                                                                                                                                                                                                         |               26 |            204 |         7.85 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_tlb/tlb0_entries_mem_1_bram/tlb2_entries_mem_0$WE                                                                                                                                                                      |                                                                                                                                                                                                                                         |               26 |            204 |         7.85 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_madd_fState_S4/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               46 |            209 |         4.54 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_run_halt_reqs/empty_reg_reg_12                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               91 |            215 |         2.36 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_tlb/tlb0_entries_mem_1_bram/tlb1_entries_mem_0$WE                                                                                                                                                                      |                                                                                                                                                                                                                                         |               27 |            216 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/dcache/cache_tlb/tlb1_entries_mem_0/tlb1_entries_mem_0$WE                                                                                                                                                                           |                                                                                                                                                                                                                                         |               27 |            216 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_state_and_ctag_cset/stage2_rg_full_reg                                                                                                                                                                             |                                                                                                                                                                                                                                         |              163 |            218 |         1.34 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_state_and_ctag_cset/p_54_in                                                                                                                                                                                        |                                                                                                                                                                                                                                         |              146 |            235 |         1.61 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/stage2_fbox$EN_req                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              141 |            240 |         1.70 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                            |              118 |            244 |         2.07 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/stage2_fbox/fbox_core/fpu/fpu_madd_fState_S3/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               79 |            254 |         3.22 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_fpr_reqs/fpr_regfile$EN_write_rd                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               44 |            352 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/csr_regfile/perf_counters/RST_N_0                                                                                                                                                              |              180 |            357 |         1.98 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |              106 |            395 |         3.73 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/f_run_halt_reqs/regfile$WE                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               62 |            492 |         7.94 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                        |                                                                                                                                                                                                                                         |              132 |            512 |         3.88 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1570]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              103 |            513 |         4.98 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_clock_converter_0/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                                      |                                                                                                                                                                                                                                         |              150 |            513 |         3.42 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_clock_converter_0/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r[514]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                         |              104 |            513 |         4.93 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               97 |            513 |         5.29 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               94 |            537 |         5.71 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               94 |            537 |         5.71 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               97 |            537 |         5.54 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               94 |            537 |         5.71 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                                                 | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               93 |            537 |         5.77 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                                                 | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               93 |            537 |         5.77 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                                                         |              149 |            576 |         3.87 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2112]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               93 |            576 |         6.19 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               95 |            576 |         6.06 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_clock_converter_0/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r[576]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                         |              111 |            576 |         5.19 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/axi_clock_converter_0/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                                     |                                                                                                                                                                                                                                         |              171 |            576 |         3.37 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_rd_addrb/rd_addrb_incr                                                                                                 | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |              106 |            597 |         5.63 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |              107 |            603 |         5.64 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |              109 |            603 |         5.53 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_rd_addrb/rd_addrb_incr                                                                                                 | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |              107 |            606 |         5.66 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_rd_addrb/rd_addrb_incr                                                                                                 | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |              107 |            606 |         5.66 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                                                         |               86 |            688 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |               88 |            704 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |               88 |            704 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |               90 |            720 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |               90 |            720 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |               90 |            720 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |               90 |            720 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_state_and_ctag_cset/stage2_rg_stage2[1282]_i_2_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |              391 |            736 |         1.88 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                                                         |               96 |            768 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |               98 |            784 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |               99 |            792 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |               99 |            792 |         8.00 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |              101 |            796 |         7.88 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |              101 |            796 |         7.88 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | p2_ddr3_i/mkP2_Core_1/inst/core/core/cpu/near_mem/icache/cache_ram_cword_set/p_1_in[1]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |              147 |            896 |         6.10 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |             1124 |           3763 |         3.35 |
|  p2_ddr3_i/mig_7series_0/u_p2_ddr3_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |             4409 |          16237 |         3.68 |
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


