(pcb C:\Users\krisp\Documents\Coriolis\GitHub\EurorackModules\Corona\hardware\Corona_KiCad\Corona_mainBoard.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.0.0)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  78000 -108000  0 -108000  0 0  78000 0  78000 -108000)
    )
    (keepout "" (polygon signal 0  38302.3 -3520.3  36916.2 -3682.31  35558.4 -4004.13  34247 -4481.41
            33000 -5107.69  31834.1 -5874.52  30765.1 -6771.52  29807.5 -7786.55
            28974.1 -8905.89  28276.4 -10114.4  27723.7 -11395.8  27323.5 -12732.6
            27081.1 -14106.9  27000 -15500  27081.1 -16893.1  27323.5 -18267.4
            27723.7 -19604.2  28276.4 -20885.6  28974.1 -22094.1  29807.5 -23213.5
            30765.1 -24228.5  31834.1 -25125.5  33000 -25892.3  34247 -26518.6
            35558.4 -26995.9  36916.2 -27317.7  38302.3 -27479.7  39697.7 -27479.7
            41083.8 -27317.7  42441.6 -26995.9  43753 -26518.6  45000 -25892.3
            46165.9 -25125.5  47234.9 -24228.5  48192.5 -23213.5  49025.9 -22094.1
            49723.6 -20885.6  50276.3 -19604.2  50676.5 -18267.4  50918.9 -16893.1
            51000 -15500  50918.9 -14106.9  50676.5 -12732.6  50276.3 -11395.8
            49723.6 -10114.4  49025.9 -8905.89  48192.5 -7786.55  47234.9 -6771.52
            46165.9 -5874.52  45000 -5107.69  43753 -4481.41  42441.6 -4004.13
            41083.8 -3682.31  39697.7 -3520.3  38302.3 -3520.3))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Mounting_Holes:MountingHole_3.2mm_M3
      (place MK4 98175 -39725 front 0 (PN Mounting_Hole))
    )
    (component Mounting_Holes:MountingHole_3.2mm_M3::1
      (place MK3 91225 -39725 front 0 (PN Mounting_Hole))
    )
    (component "Fuse_Holders_and_Fuses:Fuse_TE5_Littlefuse-395Series"
      (place F1 41500 -31500 front 180 (PN 72V/0.25A))
    )
    (component "Fuse_Holders_and_Fuses:Fuse_TE5_Littlefuse-395Series::1"
      (place F2 53500 -29000 front 180 (PN 72V/0.25A))
    )
    (component "Coriolis-KiCad:WQP-PJ301M-12_JACK"
      (place J_IN1 9000 -102001 front 180 (PN "Audio-Jack-2_Switch"))
      (place J_IN_FB1 53000 -102000 front 180 (PN "Audio-Jack-2_Switch"))
      (place J_IN_TONE1 39000 -102000 front 180 (PN "Audio-Jack-2_Switch"))
    )
    (component "Coriolis-KiCad:WQP-PJ301M-12_JACK::1"
      (place J_OUT1 69000 -102000 front 180 (PN "Audio-Jack-2_Switch"))
      (place J_IN_DRV1 25000 -102000 front 180 (PN "Audio-Jack-2_Switch"))
    )
    (component "Coriolis-KiCad:9MM_SNAP-IN_POT"
      (place RV_FB1 63000 -45000 front 0 (PN 100K))
      (place RV_DRV1 15000 -45000 front 0 (PN 100K))
      (place RV_TONE1 39000 -62000 front 0 (PN 100K))
    )
    (component "Coriolis-KiCad:SUBMINI_TOGGLE"
      (place SW1 39000 -40500 front 90 (PN SW_SPDT))
    )
    (component "Coriolis-KiCad:9MM_SNAP-IN_POT::1"
      (place RV_GAIN1 69000 -86000 front 0 (PN A500K))
      (place RV_DRV_CV1 25000 -86000 front 0 (PN 100K))
      (place RV_FB_CV1 53000 -86000 front 0 (PN 100K))
      (place RV_IN1 9000 -86000 front 0 (PN 100K))
      (place RV_TONE_CV1 39000 -86000 front 0 (PN 100K))
    )
    (component OptoDevice:PerkinElmer_VTL5C
      (place U5 19000 -95000 back 270 (PN VTL5C))
      (place U6 59140 -80500 back 90 (PN VTL5C))
    )
    (component Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm
      (place C1 4000 -3250 front 0 (PN 47nF))
      (place C6 75000 -4000 front 270 (PN 100nF))
      (place C8 4000 -42750 front 270 (PN 100nF))
    )
    (component Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm::1
      (place C2 9000 -7500 front 180 (PN 47nF))
      (place C5 75000 -18000 front 90 (PN 100nF))
      (place C9 14500 -8250 front 90 (PN 22nF))
    )
    (component Capacitor_THT:CP_Radial_D4.0mm_P2.00mm
      (place C3 9000 -33500 front 0 (PN "10uF (25V)"))
      (place C10 27250 -29250 front 0 (PN 0.22uF))
      (place C12 30500 -72000 front 90 (PN "1uF (25V)"))
    )
    (component Capacitor_THT:CP_Radial_D4.0mm_P2.00mm::1
      (place C4 15500 -33500 front 0 (PN "10uF (25V)"))
      (place C7 22250 -24250 front 0 (PN "1uF (25V)"))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (place D1 22000 -40500 front 0 (PN IN4001))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal::1"
      (place D2 22090 -36250 front 0 (PN IN4001))
    )
    (component "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (place D3 70500 -41870 front 90 (PN IN4148))
      (place D5 75500 -41870 front 90 (PN IN4148))
    )
    (component "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal::1"
      (place D4 73000 -41870 front 90 (PN IN4148))
    )
    (component LED_THT:LED_D3.0mm
      (place D6 70250 -75000 front 180 (PN LED))
      (place D7 64250 -62000 front 180 (PN LED))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical
      (place J1 28000 -58403 back 180 (PN Conn_02x05_Odd_Even))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical::1
      (place J3 7000 -25000 back 90 (PN Conn_02x05_Odd_Even))
    )
    (component "Coriolis-KiCad:art_Coriolis_logo_copper"
      (place MK5 120340 -21644.3 front 0 (PN CoriolisLogo))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline"
      (place Q1 36000 -51290 front 90 (PN BC547))
      (place Q4 51960 -55500 front 0 (PN BC547))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline::1"
      (place Q2 46000 -95500 front 90 (PN BC557))
      (place Q3 54500 -48500 front 180 (PN BC547))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R1 10000 -12500 front 180 (PN 1M))
      (place R5 17000 -98750 front 270 (PN 47K))
      (place R8 60000 -8000 front 180 (PN 5K))
      (place R10 20000 -66000 front 270 (PN 10K))
      (place R14 24000 -55380 front 270 (PN 10K))
      (place R15 75250 -53880 front 270 (PN 10K))
      (place R17 24000 -66000 front 270 (PN 10K))
      (place R19 62000 -106000 front 90 (PN 470r))
      (place R21 75250 -72620 front 90 (PN 10K))
      (place R22 43500 -77000 front 180 (PN 10K))
      (place R27 17000 -82380 front 270 (PN 100K))
      (place R30 32000 -75880 front 270 (PN 200K))
      (place R32 70620 -29000 front 180 (PN 200K))
      (place R34 70620 -21000 front 180 (PN 200K))
      (place R35 63000 -4000 front 0 (PN 200K))
      (place R36 47500 -53500 front 180 (PN 10K))
      (place R37 52380 -4000 front 0 (PN 10K))
      (place R38 75000 -29000 front 90 (PN 10K))
      (place R39 63000 -8000 front 0 (PN 10K))
      (place R41 24000 -77000 front 180 (PN 1K))
      (place R42 4000 -31380 front 270 (PN 10K))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (place R2 19500 -2500 front 270 (PN 220K))
      (place R3 2380 -16500 front 0 (PN 470K))
      (place R4 23500 -10000 front 90 (PN 100K))
      (place R6 58880 -56500 front 0 (PN 1M))
      (place R7 4000 -77000 front 0 (PN 10K))
      (place R9 20000 -63120 front 90 (PN 1K))
      (place R11 16000 -63120 front 90 (PN 10K))
      (place R12 46500 -98750 front 270 (PN 200K))
      (place R13 60000 -23000 front 180 (PN 10K))
      (place R16 32500 -106370 front 90 (PN 100K))
      (place R18 28380 -95500 front 0 (PN 5K))
      (place R20 35880 -73000 front 0 (PN 10K))
      (place R25 47500 -49000 front 180 (PN 1K))
      (place R26 71500 -53880 front 270 (PN 100K))
      (place R31 63000 -75120 front 90 (PN 200K))
      (place R33 63000 -25000 front 0 (PN 10K))
      (place R40 16000 -73620 front 90 (PN 1K))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U1 4000 -57000 front 0 (PN TL074))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (place U3 48880 -61760 front 0 (PN TL074))
    )
    (component "Package_DIP:DIP-8_W7.62mm_Socket"
      (place U4 46000 -35000 front 0 (PN TL072))
    )
  )
  (library
    (image Mounting_Holes:MountingHole_3.2mm_M3
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (keepout "" (circle F.Cu 3200 -35175 24725))
      (keepout "" (circle B.Cu 3200 -35175 24725))
    )
    (image Mounting_Holes:MountingHole_3.2mm_M3::1
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (keepout "" (circle F.Cu 3200 -76225 24725))
      (keepout "" (circle B.Cu 3200 -76225 24725))
    )
    (image "Fuse_Holders_and_Fuses:Fuse_TE5_Littlefuse-395Series"
      (outline (path signal 120  6910 -2120  -1830 -2120))
      (outline (path signal 120  6910 -2120  6910 2120))
      (outline (path signal 120  -1830 2120  -1830 -2120))
      (outline (path signal 120  -1830 2120  6910 2120))
      (outline (path signal 50  7040 -2250  -1960 -2250))
      (outline (path signal 50  7040 -2250  7040 2250))
      (outline (path signal 50  -1960 2250  -1960 -2250))
      (outline (path signal 50  -1960 2250  7040 2250))
      (outline (path signal 100  -1710 2000  -1710 -2000))
      (outline (path signal 100  6790 2000  -1710 2000))
      (outline (path signal 100  6790 -2000  6790 2000))
      (outline (path signal 100  -1710 -2000  6790 -2000))
      (pin Round[A]Pad_2000_um 2 5080 -10)
      (pin Round[A]Pad_2000_um 1 0 0)
    )
    (image "Fuse_Holders_and_Fuses:Fuse_TE5_Littlefuse-395Series::1"
      (outline (path signal 100  -1710 -2000  6790 -2000))
      (outline (path signal 100  6790 -2000  6790 2000))
      (outline (path signal 100  6790 2000  -1710 2000))
      (outline (path signal 100  -1710 2000  -1710 -2000))
      (outline (path signal 50  -1960 2250  7040 2250))
      (outline (path signal 50  -1960 2250  -1960 -2250))
      (outline (path signal 50  7040 -2250  7040 2250))
      (outline (path signal 50  7040 -2250  -1960 -2250))
      (outline (path signal 120  -1830 2120  6910 2120))
      (outline (path signal 120  -1830 2120  -1830 -2120))
      (outline (path signal 120  6910 -2120  6910 2120))
      (outline (path signal 120  6910 -2120  -1830 -2120))
      (pin Round[A]Pad_2000_um 1 0 0)
      (pin Round[A]Pad_2000_um 2 5080 -10)
    )
    (image "Coriolis-KiCad:WQP-PJ301M-12_JACK"
      (outline (path signal 127  2689.86 0  2611.7 -643.726  2381.75 -1250.04  2013.39 -1783.71
            1528.02 -2213.71  953.838 -2515.06  324.227 -2670.25  -324.227 -2670.25
            -953.838 -2515.06  -1528.02 -2213.71  -2013.39 -1783.71  -2381.75 -1250.04
            -2611.7 -643.726  -2689.86 0  -2611.7 643.726  -2381.75 1250.04
            -2013.39 1783.71  -1528.02 2213.71  -953.838 2515.06  -324.227 2670.25
            324.227 2670.25  953.838 2515.06  1528.02 2213.71  2013.39 1783.71
            2381.75 1250.04  2611.7 643.726  2689.86 0))
      (outline (path signal 127  3159.76 0  3080.54 -703.113  2846.84 -1370.97  2470.4 -1970.08
            1970.08 -2470.4  1370.97 -2846.84  703.113 -3080.54  0 -3159.76
            -703.113 -3080.54  -1370.97 -2846.84  -1970.08 -2470.4  -2470.4 -1970.08
            -2846.84 -1370.97  -3080.54 -703.113  -3159.76 0  -3080.54 703.113
            -2846.84 1370.97  -2470.4 1970.08  -1970.08 2470.4  -1370.97 2846.84
            -703.113 3080.54  0 3159.76  703.113 3080.54  1370.97 2846.84
            1970.08 2470.4  2470.4 1970.08  2846.84 1370.97  3080.54 703.113
            3159.76 0))
      (outline (path signal 127  -4498.34 -4498.34  -3997.96 -4498.34))
      (outline (path signal 127  -4498.34 -3997.96  -4498.34 -4498.34))
      (outline (path signal 127  4498.34 -4498.34  3997.96 -4498.34))
      (outline (path signal 127  4498.34 -3997.96  4498.34 -4498.34))
      (outline (path signal 127  4498.34 5999.48  4498.34 5499.1))
      (outline (path signal 127  3997.96 5999.48  4498.34 5999.48))
      (outline (path signal 127  -4498.34 5999.48  -3997.96 5999.48))
      (outline (path signal 127  -4498.34 5499.1  -4498.34 5999.48))
      (outline (path signal 127  198.12 -6697.98  198.12 -4498.34))
      (outline (path signal 127  -198.12 -6697.98  198.12 -6697.98))
      (outline (path signal 127  -198.12 -4599.94  -198.12 -6697.98))
      (outline (path signal 127  1498.6 3997.96  1498.6 5999.48))
      (outline (path signal 127  -1498.6 3997.96  1498.6 3997.96))
      (outline (path signal 127  -1498.6 5999.48  -1498.6 3997.96))
      (outline (path signal 127  4498.34 -4498.34  4498.34 5999.48))
      (outline (path signal 127  198.12 -4498.34  4498.34 -4498.34))
      (outline (path signal 127  -4498.34 -4498.34  198.12 -4498.34))
      (outline (path signal 127  -4498.34 5999.48  -4498.34 -4498.34))
      (outline (path signal 127  1498.6 5999.48  4498.34 5999.48))
      (outline (path signal 127  -1498.6 5999.48  1498.6 5999.48))
      (outline (path signal 127  -4498.34 5999.48  -1498.6 5999.48))
      (pin Round[A]Pad_1648.46_um 2 0 -6499.86)
      (pin Round[A]Pad_1648.46_um 3 0 -3497.58)
      (pin Round[A]Pad_1648.46_um 1 0 4998.72)
      (keepout "" (circle F.Cu 3000))
      (keepout "" (circle B.Cu 3000))
    )
    (image "Coriolis-KiCad:WQP-PJ301M-12_JACK::1"
      (outline (path signal 127  -4498.34 5999.48  -1498.6 5999.48))
      (outline (path signal 127  -1498.6 5999.48  1498.6 5999.48))
      (outline (path signal 127  1498.6 5999.48  4498.34 5999.48))
      (outline (path signal 127  -4498.34 5999.48  -4498.34 -4498.34))
      (outline (path signal 127  -4498.34 -4498.34  198.12 -4498.34))
      (outline (path signal 127  198.12 -4498.34  4498.34 -4498.34))
      (outline (path signal 127  4498.34 -4498.34  4498.34 5999.48))
      (outline (path signal 127  -1498.6 5999.48  -1498.6 3997.96))
      (outline (path signal 127  -1498.6 3997.96  1498.6 3997.96))
      (outline (path signal 127  1498.6 3997.96  1498.6 5999.48))
      (outline (path signal 127  -198.12 -4599.94  -198.12 -6697.98))
      (outline (path signal 127  -198.12 -6697.98  198.12 -6697.98))
      (outline (path signal 127  198.12 -6697.98  198.12 -4498.34))
      (outline (path signal 127  -4498.34 5499.1  -4498.34 5999.48))
      (outline (path signal 127  -4498.34 5999.48  -3997.96 5999.48))
      (outline (path signal 127  3997.96 5999.48  4498.34 5999.48))
      (outline (path signal 127  4498.34 5999.48  4498.34 5499.1))
      (outline (path signal 127  4498.34 -3997.96  4498.34 -4498.34))
      (outline (path signal 127  4498.34 -4498.34  3997.96 -4498.34))
      (outline (path signal 127  -4498.34 -3997.96  -4498.34 -4498.34))
      (outline (path signal 127  -4498.34 -4498.34  -3997.96 -4498.34))
      (outline (path signal 127  3159.76 0  3080.54 -703.113  2846.84 -1370.97  2470.4 -1970.08
            1970.08 -2470.4  1370.97 -2846.84  703.113 -3080.54  0 -3159.76
            -703.113 -3080.54  -1370.97 -2846.84  -1970.08 -2470.4  -2470.4 -1970.08
            -2846.84 -1370.97  -3080.54 -703.113  -3159.76 0  -3080.54 703.113
            -2846.84 1370.97  -2470.4 1970.08  -1970.08 2470.4  -1370.97 2846.84
            -703.113 3080.54  0 3159.76  703.113 3080.54  1370.97 2846.84
            1970.08 2470.4  2470.4 1970.08  2846.84 1370.97  3080.54 703.113
            3159.76 0))
      (outline (path signal 127  2689.86 0  2611.7 -643.726  2381.75 -1250.04  2013.39 -1783.71
            1528.02 -2213.71  953.838 -2515.06  324.227 -2670.25  -324.227 -2670.25
            -953.838 -2515.06  -1528.02 -2213.71  -2013.39 -1783.71  -2381.75 -1250.04
            -2611.7 -643.726  -2689.86 0  -2611.7 643.726  -2381.75 1250.04
            -2013.39 1783.71  -1528.02 2213.71  -953.838 2515.06  -324.227 2670.25
            324.227 2670.25  953.838 2515.06  1528.02 2213.71  2013.39 1783.71
            2381.75 1250.04  2611.7 643.726  2689.86 0))
      (pin Round[A]Pad_1648.46_um 1 0 4998.72)
      (pin Round[A]Pad_1648.46_um 3 0 -3497.58)
      (pin Round[A]Pad_1648.46_um 2 0 -6499.86)
      (keepout "" (circle F.Cu 3000))
      (keepout "" (circle B.Cu 3000))
    )
    (image "Coriolis-KiCad:9MM_SNAP-IN_POT"
      (outline (path signal 66.04  -2923.54 -7322.82  -2072.64 -7322.82))
      (outline (path signal 66.04  -2072.64 -7322.82  -2072.64 -5999.48))
      (outline (path signal 66.04  -2923.54 -5999.48  -2072.64 -5999.48))
      (outline (path signal 66.04  -2923.54 -7322.82  -2923.54 -5999.48))
      (outline (path signal 66.04  -424.18 -7322.82  424.18 -7322.82))
      (outline (path signal 66.04  424.18 -7322.82  424.18 -5999.48))
      (outline (path signal 66.04  -424.18 -5999.48  424.18 -5999.48))
      (outline (path signal 66.04  -424.18 -7322.82  -424.18 -5999.48))
      (outline (path signal 66.04  2072.64 -7322.82  2923.54 -7322.82))
      (outline (path signal 66.04  2923.54 -7322.82  2923.54 -5999.48))
      (outline (path signal 66.04  2072.64 -5999.48  2923.54 -5999.48))
      (outline (path signal 66.04  2072.64 -7322.82  2072.64 -5999.48))
      (outline (path signal 203.2  -4099.56 5397.5  4099.56 5397.5))
      (outline (path signal 203.2  4648.2 4848.86  4648.2 -5349.24))
      (outline (path signal 203.2  4099.56 -5897.88  -4099.56 -5897.88))
      (outline (path signal 203.2  -4648.2 -5349.24  -4648.2 4848.86))
      (outline (path signal 203.2  -4749.8 899.16  -5499.1 899.16))
      (outline (path signal 203.2  -5499.1 899.16  -5499.1 -899.16))
      (outline (path signal 203.2  -5499.1 -899.16  -4749.8 -899.16))
      (outline (path signal 203.2  4749.8 -899.16  5499.1 -899.16))
      (outline (path signal 203.2  5499.1 -899.16  5499.1 899.16))
      (outline (path signal 203.2  5499.1 899.16  4749.8 899.16))
      (outline (path signal 203.2  -4099.56 4848.86  -4648.2 4848.86))
      (outline (path signal 203.2  -4099.56 5397.5  -4099.56 4848.86))
      (outline (path signal 203.2  -4099.56 -5349.24  -4099.56 -5897.88))
      (outline (path signal 203.2  -4648.2 -5349.24  -4099.56 -5349.24))
      (outline (path signal 203.2  4099.56 -5349.24  4648.2 -5349.24))
      (outline (path signal 203.2  4099.56 -5897.88  4099.56 -5349.24))
      (outline (path signal 203.2  4099.56 4848.86  4099.56 5397.5))
      (outline (path signal 203.2  4648.2 4848.86  4099.56 4848.86))
      (outline (path signal 203.2  -4648.2 2649.22  -4648.2 4848.86))
      (outline (path signal 203.2  -4648.2 -5349.24  -4648.2 -2148.84))
      (outline (path signal 203.2  4648.2 4848.86  4648.2 2649.22))
      (outline (path signal 203.2  4648.2 -2148.84  4648.2 -5349.24))
      (outline (path signal 50.8  1397 0  1321.31 -453.605  1102.43 -858.055  764.087 -1169.52
            342.943 -1354.25  -115.363 -1392.23  -561.169 -1279.34  -946.162 -1027.81
            -1228.62 -664.899  -1377.95 -229.939  -1377.95 229.939  -1228.62 664.899
            -946.162 1027.81  -561.169 1279.34  -115.363 1392.23  342.943 1354.25
            764.087 1169.52  1102.43 858.055  1321.31 453.605  1397 0))
      (outline (path signal 50.8  1016 0  938.662 -388.806  718.42 -718.42  388.806 -938.662
            0 -1016  -388.806 -938.662  -718.42 -718.42  -938.662 -388.806
            -1016 0  -938.662 388.806  -718.42 718.42  -388.806 938.662
            0 1016  388.806 938.662  718.42 718.42  938.662 388.806  1016 0))
      (pin Rect[A]Pad_1648.46x1648.46_um 1 -2499.36 -6997.7)
      (pin Round[A]Pad_1648.46_um 2 0 -6997.7)
      (pin Round[A]Pad_1648.46_um 3 2499.36 -6997.7)
      (pin Round[A]Pad_2794_um CHASSIS1 -4498.34 0)
      (pin Round[A]Pad_2794_um CHASSIS2 4498.34 0)
    )
    (image "Coriolis-KiCad:SUBMINI_TOGGLE"
      (outline (path signal 127  -4099.56 2540  4099.56 2540))
      (outline (path signal 127  4099.56 2540  4099.56 -2540))
      (outline (path signal 127  4099.56 -2540  -4099.56 -2540))
      (outline (path signal 127  -4099.56 -2540  -4099.56 2540))
      (outline (path signal 50.8  -3175 1270  0 1270))
      (outline (path signal 50.8  -3175 -1270  0 -1270))
      (outline (path signal 50.8  -1905 0  -1981.59 -434.366  -2202.12 -816.34  -2540 -1099.85
            -2954.47 -1250.71  -3395.53 -1250.71  -3810 -1099.85  -4147.88 -816.34
            -4368.41 -434.366  -4445 0  -4368.41 434.366  -4147.88 816.34
            -3810 1099.85  -3395.53 1250.71  -2954.47 1250.71  -2540 1099.85
            -2202.12 816.34  -1981.59 434.366  -1905 0))
      (outline (path signal 50.8  3997.96 0  3916.12 -804.783  3673.96 -1576.62  3281.38 -2283.91
            2754.46 -2897.69  2114.78 -3392.85  1388.51 -3749.1  605.402 -3951.86
            -202.493 -3992.83  -1002.1 -3870.33  -1760.68 -3589.39  -2447.18 -3161.49
            -3033.49 -2604.16  -3495.6 -1940.22  -3814.61 -1196.84  -3977.45 -404.467
            -3977.45 404.467  -3814.61 1196.84  -3495.6 1940.22  -3033.49 2604.16
            -2447.18 3161.49  -1760.68 3589.39  -1002.1 3870.33  -202.493 3992.83
            605.402 3951.86  1388.51 3749.1  2114.78 3392.85  2754.46 2897.69
            3281.38 2283.91  3673.96 1576.62  3916.12 804.783  3997.96 0))
      (pin Round[A]Pad_1422.4_um 1 -2540 0)
      (pin Round[A]Pad_1422.4_um 3 2540 0)
      (pin Round[A]Pad_1422.4_um 2 0 0)
    )
    (image "Coriolis-KiCad:9MM_SNAP-IN_POT::1"
      (outline (path signal 50.8  1016 0  938.662 -388.806  718.42 -718.42  388.806 -938.662
            0 -1016  -388.806 -938.662  -718.42 -718.42  -938.662 -388.806
            -1016 0  -938.662 388.806  -718.42 718.42  -388.806 938.662
            0 1016  388.806 938.662  718.42 718.42  938.662 388.806  1016 0))
      (outline (path signal 50.8  1397 0  1321.31 -453.605  1102.43 -858.055  764.087 -1169.52
            342.943 -1354.25  -115.363 -1392.23  -561.169 -1279.34  -946.162 -1027.81
            -1228.62 -664.899  -1377.95 -229.939  -1377.95 229.939  -1228.62 664.899
            -946.162 1027.81  -561.169 1279.34  -115.363 1392.23  342.943 1354.25
            764.087 1169.52  1102.43 858.055  1321.31 453.605  1397 0))
      (outline (path signal 203.2  4648.2 -2148.84  4648.2 -5349.24))
      (outline (path signal 203.2  4648.2 4848.86  4648.2 2649.22))
      (outline (path signal 203.2  -4648.2 -5349.24  -4648.2 -2148.84))
      (outline (path signal 203.2  -4648.2 2649.22  -4648.2 4848.86))
      (outline (path signal 203.2  4648.2 4848.86  4099.56 4848.86))
      (outline (path signal 203.2  4099.56 4848.86  4099.56 5397.5))
      (outline (path signal 203.2  4099.56 -5897.88  4099.56 -5349.24))
      (outline (path signal 203.2  4099.56 -5349.24  4648.2 -5349.24))
      (outline (path signal 203.2  -4648.2 -5349.24  -4099.56 -5349.24))
      (outline (path signal 203.2  -4099.56 -5349.24  -4099.56 -5897.88))
      (outline (path signal 203.2  -4099.56 5397.5  -4099.56 4848.86))
      (outline (path signal 203.2  -4099.56 4848.86  -4648.2 4848.86))
      (outline (path signal 203.2  5499.1 899.16  4749.8 899.16))
      (outline (path signal 203.2  5499.1 -899.16  5499.1 899.16))
      (outline (path signal 203.2  4749.8 -899.16  5499.1 -899.16))
      (outline (path signal 203.2  -5499.1 -899.16  -4749.8 -899.16))
      (outline (path signal 203.2  -5499.1 899.16  -5499.1 -899.16))
      (outline (path signal 203.2  -4749.8 899.16  -5499.1 899.16))
      (outline (path signal 203.2  -4648.2 -5349.24  -4648.2 4848.86))
      (outline (path signal 203.2  4099.56 -5897.88  -4099.56 -5897.88))
      (outline (path signal 203.2  4648.2 4848.86  4648.2 -5349.24))
      (outline (path signal 203.2  -4099.56 5397.5  4099.56 5397.5))
      (outline (path signal 66.04  2072.64 -7322.82  2072.64 -5999.48))
      (outline (path signal 66.04  2072.64 -5999.48  2923.54 -5999.48))
      (outline (path signal 66.04  2923.54 -7322.82  2923.54 -5999.48))
      (outline (path signal 66.04  2072.64 -7322.82  2923.54 -7322.82))
      (outline (path signal 66.04  -424.18 -7322.82  -424.18 -5999.48))
      (outline (path signal 66.04  -424.18 -5999.48  424.18 -5999.48))
      (outline (path signal 66.04  424.18 -7322.82  424.18 -5999.48))
      (outline (path signal 66.04  -424.18 -7322.82  424.18 -7322.82))
      (outline (path signal 66.04  -2923.54 -7322.82  -2923.54 -5999.48))
      (outline (path signal 66.04  -2923.54 -5999.48  -2072.64 -5999.48))
      (outline (path signal 66.04  -2072.64 -7322.82  -2072.64 -5999.48))
      (outline (path signal 66.04  -2923.54 -7322.82  -2072.64 -7322.82))
      (pin Round[A]Pad_2794_um CHASSIS2 4498.34 0)
      (pin Round[A]Pad_2794_um CHASSIS1 -4498.34 0)
      (pin Round[A]Pad_1648.46_um 3 2499.36 -6997.7)
      (pin Round[A]Pad_1648.46_um 2 0 -6997.7)
      (pin Rect[A]Pad_1648.46x1648.46_um 1 -2499.36 -6997.7)
    )
    (image OptoDevice:PerkinElmer_VTL5C
      (outline (path signal 100  700 -250  2550 -900))
      (outline (path signal 100  14300 -4440  12450 -4440))
      (outline (path signal 100  5100 3050  12450 3050))
      (outline (path signal 100  12450 3050  12450 -6850))
      (outline (path signal 100  12450 -6850  2550 -6850))
      (outline (path signal 100  2550 -6850  2550 500))
      (outline (path signal 100  5100 3050  2550 500))
      (outline (path signal 100  14300 640  12450 640))
      (outline (path signal 100  700 -3550  2550 -2900))
      (outline (path signal 50  12700 3300  12700 -7100))
      (outline (path signal 50  12700 -7100  2300 -7100))
      (outline (path signal 50  2300 -7100  2300 600))
      (outline (path signal 50  2300 600  5000 3300))
      (outline (path signal 50  5000 3300  12700 3300))
      (outline (path signal 120  12510 3110  5070 3110))
      (outline (path signal 120  5070 3110  2490 530))
      (outline (path signal 120  2490 530  2490 -6910))
      (outline (path signal 120  2490 -6910  12510 -6910))
      (outline (path signal 120  12510 -6910  12510 3110))
      (pin Round[A]Pad_1150_um 2 0 -3800)
      (pin Round[A]Pad_1150_um 4 15000 -4440)
      (pin Round[A]Pad_1150_um 3 15000 640)
      (pin Round[A]Pad_1150_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm
      (outline (path signal 50  6250 1500  -1250 1500))
      (outline (path signal 50  6250 -1500  6250 1500))
      (outline (path signal 50  -1250 -1500  6250 -1500))
      (outline (path signal 50  -1250 1500  -1250 -1500))
      (outline (path signal 120  6120 1370  6120 -1370))
      (outline (path signal 120  -1120 1370  -1120 -1370))
      (outline (path signal 120  -1120 -1370  6120 -1370))
      (outline (path signal 120  -1120 1370  6120 1370))
      (outline (path signal 100  6000 1250  -1000 1250))
      (outline (path signal 100  6000 -1250  6000 1250))
      (outline (path signal 100  -1000 -1250  6000 -1250))
      (outline (path signal 100  -1000 1250  -1000 -1250))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm::1
      (outline (path signal 100  -1000 1250  -1000 -1250))
      (outline (path signal 100  -1000 -1250  6000 -1250))
      (outline (path signal 100  6000 -1250  6000 1250))
      (outline (path signal 100  6000 1250  -1000 1250))
      (outline (path signal 120  -1120 1370  6120 1370))
      (outline (path signal 120  -1120 -1370  6120 -1370))
      (outline (path signal 120  -1120 1370  -1120 -1370))
      (outline (path signal 120  6120 1370  6120 -1370))
      (outline (path signal 50  -1250 1500  -1250 -1500))
      (outline (path signal 50  -1250 -1500  6250 -1500))
      (outline (path signal 50  6250 -1500  6250 1500))
      (outline (path signal 50  6250 1500  -1250 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:CP_Radial_D4.0mm_P2.00mm
      (outline (path signal 100  3000 0  2918.99 -563.465  2682.51 -1081.28  2309.72 -1511.5
            1830.83 -1819.26  1284.63 -1979.64  715.37 -1979.64  169.17 -1819.26
            -309.721 -1511.5  -682.507 -1081.28  -918.986 -563.465  -1000 0
            -918.986 563.465  -682.507 1081.28  -309.721 1511.5  169.17 1819.26
            715.37 1979.64  1284.63 1979.64  1830.83 1819.26  2309.72 1511.5
            2682.51 1081.28  2918.99 563.465  3000 0))
      (outline (path signal 120  3120 0  3041.39 -571.969  2811.37 -1101.52  2447.01 -1549.37
            1975.34 -1882.32  1431.33 -2075.66  855.326 -2115.06  290.055 -1997.59
            -222.562 -1731.98  -644.508 -1337.91  -944.488 -844.61  -1100.25 -288.673
            -1100.25 288.673  -944.488 844.61  -644.508 1337.91  -222.562 1731.98
            290.055 1997.59  855.326 2115.06  1431.33 2075.66  1975.34 1882.32
            2447.01 1549.37  2811.37 1101.52  3041.39 571.969  3120 0))
      (outline (path signal 50  3250 0  3173.33 -582.343  2948.56 -1125  2590.99 -1590.99
            2125 -1948.56  1582.34 -2173.33  1000 -2250  417.657 -2173.33
            -125 -1948.56  -590.99 -1590.99  -948.557 -1125  -1173.33 -582.343
            -1250 0  -1173.33 582.343  -948.557 1125  -590.99 1590.99  -125 1948.56
            417.657 2173.33  1000 2250  1582.34 2173.33  2125 1948.56  2590.99 1590.99
            2948.56 1125  3173.33 582.343  3250 0))
      (outline (path signal 100  -702.554 867.5  -302.554 867.5))
      (outline (path signal 100  -502.554 1067.5  -502.554 667.5))
      (outline (path signal 120  1000 2080  1000 -2080))
      (outline (path signal 120  1040 2080  1040 -2080))
      (outline (path signal 120  1080 2079  1080 -2079))
      (outline (path signal 120  1120 2077  1120 -2077))
      (outline (path signal 120  1160 2074  1160 -2074))
      (outline (path signal 120  1200 2071  1200 840))
      (outline (path signal 120  1200 -840  1200 -2071))
      (outline (path signal 120  1240 2067  1240 840))
      (outline (path signal 120  1240 -840  1240 -2067))
      (outline (path signal 120  1280 2062  1280 840))
      (outline (path signal 120  1280 -840  1280 -2062))
      (outline (path signal 120  1320 2056  1320 840))
      (outline (path signal 120  1320 -840  1320 -2056))
      (outline (path signal 120  1360 2050  1360 840))
      (outline (path signal 120  1360 -840  1360 -2050))
      (outline (path signal 120  1400 2042  1400 840))
      (outline (path signal 120  1400 -840  1400 -2042))
      (outline (path signal 120  1440 2034  1440 840))
      (outline (path signal 120  1440 -840  1440 -2034))
      (outline (path signal 120  1480 2025  1480 840))
      (outline (path signal 120  1480 -840  1480 -2025))
      (outline (path signal 120  1520 2016  1520 840))
      (outline (path signal 120  1520 -840  1520 -2016))
      (outline (path signal 120  1560 2005  1560 840))
      (outline (path signal 120  1560 -840  1560 -2005))
      (outline (path signal 120  1600 1994  1600 840))
      (outline (path signal 120  1600 -840  1600 -1994))
      (outline (path signal 120  1640 1982  1640 840))
      (outline (path signal 120  1640 -840  1640 -1982))
      (outline (path signal 120  1680 1968  1680 840))
      (outline (path signal 120  1680 -840  1680 -1968))
      (outline (path signal 120  1721 1954  1721 840))
      (outline (path signal 120  1721 -840  1721 -1954))
      (outline (path signal 120  1761 1940  1761 840))
      (outline (path signal 120  1761 -840  1761 -1940))
      (outline (path signal 120  1801 1924  1801 840))
      (outline (path signal 120  1801 -840  1801 -1924))
      (outline (path signal 120  1841 1907  1841 840))
      (outline (path signal 120  1841 -840  1841 -1907))
      (outline (path signal 120  1881 1889  1881 840))
      (outline (path signal 120  1881 -840  1881 -1889))
      (outline (path signal 120  1921 1870  1921 840))
      (outline (path signal 120  1921 -840  1921 -1870))
      (outline (path signal 120  1961 1851  1961 840))
      (outline (path signal 120  1961 -840  1961 -1851))
      (outline (path signal 120  2001 1830  2001 840))
      (outline (path signal 120  2001 -840  2001 -1830))
      (outline (path signal 120  2041 1808  2041 840))
      (outline (path signal 120  2041 -840  2041 -1808))
      (outline (path signal 120  2081 1785  2081 840))
      (outline (path signal 120  2081 -840  2081 -1785))
      (outline (path signal 120  2121 1760  2121 840))
      (outline (path signal 120  2121 -840  2121 -1760))
      (outline (path signal 120  2161 1735  2161 840))
      (outline (path signal 120  2161 -840  2161 -1735))
      (outline (path signal 120  2201 1708  2201 840))
      (outline (path signal 120  2201 -840  2201 -1708))
      (outline (path signal 120  2241 1680  2241 840))
      (outline (path signal 120  2241 -840  2241 -1680))
      (outline (path signal 120  2281 1650  2281 840))
      (outline (path signal 120  2281 -840  2281 -1650))
      (outline (path signal 120  2321 1619  2321 840))
      (outline (path signal 120  2321 -840  2321 -1619))
      (outline (path signal 120  2361 1587  2361 840))
      (outline (path signal 120  2361 -840  2361 -1587))
      (outline (path signal 120  2401 1552  2401 840))
      (outline (path signal 120  2401 -840  2401 -1552))
      (outline (path signal 120  2441 1516  2441 840))
      (outline (path signal 120  2441 -840  2441 -1516))
      (outline (path signal 120  2481 1478  2481 840))
      (outline (path signal 120  2481 -840  2481 -1478))
      (outline (path signal 120  2521 1438  2521 840))
      (outline (path signal 120  2521 -840  2521 -1438))
      (outline (path signal 120  2561 1396  2561 840))
      (outline (path signal 120  2561 -840  2561 -1396))
      (outline (path signal 120  2601 1351  2601 840))
      (outline (path signal 120  2601 -840  2601 -1351))
      (outline (path signal 120  2641 1304  2641 840))
      (outline (path signal 120  2641 -840  2641 -1304))
      (outline (path signal 120  2681 1254  2681 840))
      (outline (path signal 120  2681 -840  2681 -1254))
      (outline (path signal 120  2721 1200  2721 840))
      (outline (path signal 120  2721 -840  2721 -1200))
      (outline (path signal 120  2761 1142  2761 840))
      (outline (path signal 120  2761 -840  2761 -1142))
      (outline (path signal 120  2801 1080  2801 840))
      (outline (path signal 120  2801 -840  2801 -1080))
      (outline (path signal 120  2841 1013  2841 -1013))
      (outline (path signal 120  2881 940  2881 -940))
      (outline (path signal 120  2921 859  2921 -859))
      (outline (path signal 120  2961 768  2961 -768))
      (outline (path signal 120  3001 664  3001 -664))
      (outline (path signal 120  3041 537  3041 -537))
      (outline (path signal 120  3081 370  3081 -370))
      (outline (path signal 120  -1269.8 1195  -869.801 1195))
      (outline (path signal 120  -1069.8 1395  -1069.8 995))
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
      (pin Round[A]Pad_1200_um 2 2000 0)
    )
    (image Capacitor_THT:CP_Radial_D4.0mm_P2.00mm::1
      (outline (path signal 120  -1069.8 1395  -1069.8 995))
      (outline (path signal 120  -1269.8 1195  -869.801 1195))
      (outline (path signal 120  3081 370  3081 -370))
      (outline (path signal 120  3041 537  3041 -537))
      (outline (path signal 120  3001 664  3001 -664))
      (outline (path signal 120  2961 768  2961 -768))
      (outline (path signal 120  2921 859  2921 -859))
      (outline (path signal 120  2881 940  2881 -940))
      (outline (path signal 120  2841 1013  2841 -1013))
      (outline (path signal 120  2801 -840  2801 -1080))
      (outline (path signal 120  2801 1080  2801 840))
      (outline (path signal 120  2761 -840  2761 -1142))
      (outline (path signal 120  2761 1142  2761 840))
      (outline (path signal 120  2721 -840  2721 -1200))
      (outline (path signal 120  2721 1200  2721 840))
      (outline (path signal 120  2681 -840  2681 -1254))
      (outline (path signal 120  2681 1254  2681 840))
      (outline (path signal 120  2641 -840  2641 -1304))
      (outline (path signal 120  2641 1304  2641 840))
      (outline (path signal 120  2601 -840  2601 -1351))
      (outline (path signal 120  2601 1351  2601 840))
      (outline (path signal 120  2561 -840  2561 -1396))
      (outline (path signal 120  2561 1396  2561 840))
      (outline (path signal 120  2521 -840  2521 -1438))
      (outline (path signal 120  2521 1438  2521 840))
      (outline (path signal 120  2481 -840  2481 -1478))
      (outline (path signal 120  2481 1478  2481 840))
      (outline (path signal 120  2441 -840  2441 -1516))
      (outline (path signal 120  2441 1516  2441 840))
      (outline (path signal 120  2401 -840  2401 -1552))
      (outline (path signal 120  2401 1552  2401 840))
      (outline (path signal 120  2361 -840  2361 -1587))
      (outline (path signal 120  2361 1587  2361 840))
      (outline (path signal 120  2321 -840  2321 -1619))
      (outline (path signal 120  2321 1619  2321 840))
      (outline (path signal 120  2281 -840  2281 -1650))
      (outline (path signal 120  2281 1650  2281 840))
      (outline (path signal 120  2241 -840  2241 -1680))
      (outline (path signal 120  2241 1680  2241 840))
      (outline (path signal 120  2201 -840  2201 -1708))
      (outline (path signal 120  2201 1708  2201 840))
      (outline (path signal 120  2161 -840  2161 -1735))
      (outline (path signal 120  2161 1735  2161 840))
      (outline (path signal 120  2121 -840  2121 -1760))
      (outline (path signal 120  2121 1760  2121 840))
      (outline (path signal 120  2081 -840  2081 -1785))
      (outline (path signal 120  2081 1785  2081 840))
      (outline (path signal 120  2041 -840  2041 -1808))
      (outline (path signal 120  2041 1808  2041 840))
      (outline (path signal 120  2001 -840  2001 -1830))
      (outline (path signal 120  2001 1830  2001 840))
      (outline (path signal 120  1961 -840  1961 -1851))
      (outline (path signal 120  1961 1851  1961 840))
      (outline (path signal 120  1921 -840  1921 -1870))
      (outline (path signal 120  1921 1870  1921 840))
      (outline (path signal 120  1881 -840  1881 -1889))
      (outline (path signal 120  1881 1889  1881 840))
      (outline (path signal 120  1841 -840  1841 -1907))
      (outline (path signal 120  1841 1907  1841 840))
      (outline (path signal 120  1801 -840  1801 -1924))
      (outline (path signal 120  1801 1924  1801 840))
      (outline (path signal 120  1761 -840  1761 -1940))
      (outline (path signal 120  1761 1940  1761 840))
      (outline (path signal 120  1721 -840  1721 -1954))
      (outline (path signal 120  1721 1954  1721 840))
      (outline (path signal 120  1680 -840  1680 -1968))
      (outline (path signal 120  1680 1968  1680 840))
      (outline (path signal 120  1640 -840  1640 -1982))
      (outline (path signal 120  1640 1982  1640 840))
      (outline (path signal 120  1600 -840  1600 -1994))
      (outline (path signal 120  1600 1994  1600 840))
      (outline (path signal 120  1560 -840  1560 -2005))
      (outline (path signal 120  1560 2005  1560 840))
      (outline (path signal 120  1520 -840  1520 -2016))
      (outline (path signal 120  1520 2016  1520 840))
      (outline (path signal 120  1480 -840  1480 -2025))
      (outline (path signal 120  1480 2025  1480 840))
      (outline (path signal 120  1440 -840  1440 -2034))
      (outline (path signal 120  1440 2034  1440 840))
      (outline (path signal 120  1400 -840  1400 -2042))
      (outline (path signal 120  1400 2042  1400 840))
      (outline (path signal 120  1360 -840  1360 -2050))
      (outline (path signal 120  1360 2050  1360 840))
      (outline (path signal 120  1320 -840  1320 -2056))
      (outline (path signal 120  1320 2056  1320 840))
      (outline (path signal 120  1280 -840  1280 -2062))
      (outline (path signal 120  1280 2062  1280 840))
      (outline (path signal 120  1240 -840  1240 -2067))
      (outline (path signal 120  1240 2067  1240 840))
      (outline (path signal 120  1200 -840  1200 -2071))
      (outline (path signal 120  1200 2071  1200 840))
      (outline (path signal 120  1160 2074  1160 -2074))
      (outline (path signal 120  1120 2077  1120 -2077))
      (outline (path signal 120  1080 2079  1080 -2079))
      (outline (path signal 120  1040 2080  1040 -2080))
      (outline (path signal 120  1000 2080  1000 -2080))
      (outline (path signal 100  -502.554 1067.5  -502.554 667.5))
      (outline (path signal 100  -702.554 867.5  -302.554 867.5))
      (outline (path signal 50  3250 0  3173.33 -582.343  2948.56 -1125  2590.99 -1590.99
            2125 -1948.56  1582.34 -2173.33  1000 -2250  417.657 -2173.33
            -125 -1948.56  -590.99 -1590.99  -948.557 -1125  -1173.33 -582.343
            -1250 0  -1173.33 582.343  -948.557 1125  -590.99 1590.99  -125 1948.56
            417.657 2173.33  1000 2250  1582.34 2173.33  2125 1948.56  2590.99 1590.99
            2948.56 1125  3173.33 582.343  3250 0))
      (outline (path signal 120  3120 0  3041.39 -571.969  2811.37 -1101.52  2447.01 -1549.37
            1975.34 -1882.32  1431.33 -2075.66  855.326 -2115.06  290.055 -1997.59
            -222.562 -1731.98  -644.508 -1337.91  -944.488 -844.61  -1100.25 -288.673
            -1100.25 288.673  -944.488 844.61  -644.508 1337.91  -222.562 1731.98
            290.055 1997.59  855.326 2115.06  1431.33 2075.66  1975.34 1882.32
            2447.01 1549.37  2811.37 1101.52  3041.39 571.969  3120 0))
      (outline (path signal 100  3000 0  2918.99 -563.465  2682.51 -1081.28  2309.72 -1511.5
            1830.83 -1819.26  1284.63 -1979.64  715.37 -1979.64  169.17 -1819.26
            -309.721 -1511.5  -682.507 -1081.28  -918.986 -563.465  -1000 0
            -918.986 563.465  -682.507 1081.28  -309.721 1511.5  169.17 1819.26
            715.37 1979.64  1284.63 1979.64  1830.83 1819.26  2309.72 1511.5
            2682.51 1081.28  2918.99 563.465  3000 0))
      (pin Round[A]Pad_1200_um 2 2000 0)
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (outline (path signal 50  11510 1600  -1350 1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  2480 1350  2480 -1350))
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal::1"
      (outline (path signal 100  2480 1350  2480 -1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  11510 1600  -1350 1600))
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
    )
    (image "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (outline (path signal 100  1810 1000  1810 -1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  2510 1000  2510 -1000))
      (outline (path signal 100  2310 1000  2310 -1000))
      (outline (path signal 120  1690 1120  1690 -1120))
      (outline (path signal 120  1690 -1120  5930 -1120))
      (outline (path signal 120  5930 -1120  5930 1120))
      (outline (path signal 120  5930 1120  1690 1120))
      (outline (path signal 120  1040 0  1690 0))
      (outline (path signal 120  6580 0  5930 0))
      (outline (path signal 120  2410 1120  2410 -1120))
      (outline (path signal 120  2530 1120  2530 -1120))
      (outline (path signal 120  2290 1120  2290 -1120))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 50  -1050 -1250  8670 -1250))
      (outline (path signal 50  8670 -1250  8670 1250))
      (outline (path signal 50  8670 1250  -1050 1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal::1"
      (outline (path signal 50  8670 1250  -1050 1250))
      (outline (path signal 50  8670 -1250  8670 1250))
      (outline (path signal 50  -1050 -1250  8670 -1250))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 120  2290 1120  2290 -1120))
      (outline (path signal 120  2530 1120  2530 -1120))
      (outline (path signal 120  2410 1120  2410 -1120))
      (outline (path signal 120  6580 0  5930 0))
      (outline (path signal 120  1040 0  1690 0))
      (outline (path signal 120  5930 1120  1690 1120))
      (outline (path signal 120  5930 -1120  5930 1120))
      (outline (path signal 120  1690 -1120  5930 -1120))
      (outline (path signal 120  1690 1120  1690 -1120))
      (outline (path signal 100  2310 1000  2310 -1000))
      (outline (path signal 100  2510 1000  2510 -1000))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  1810 1000  1810 -1000))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image LED_THT:LED_D3.0mm
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -11430))
      (outline (path signal 100  3810 -11430  -1270 -11430))
      (outline (path signal 100  -1270 -11430  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -11490  3870 -11490))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 120  3870 1330  3870 -11490))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 50  -1800 -11950  4350 -11950))
      (outline (path signal 50  4350 -11950  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical::1
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -11950  4350 1800))
      (outline (path signal 50  -1800 -11950  4350 -11950))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -11490))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 120  -1330 -11490  3870 -11490))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -11430  -1270 0))
      (outline (path signal 100  3810 -11430  -1270 -11430))
      (outline (path signal 100  3810 1270  3810 -11430))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Coriolis-KiCad:art_Coriolis_logo_copper"
    )
    (image "Package_TO_SOT_THT:TO-92_Inline"
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 120  -530 -1850  3070 -1850))
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline::1"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -8950))
      (outline (path signal 100  -1270 -8950  8890 -8950))
      (outline (path signal 100  8890 -8950  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -9010))
      (outline (path signal 120  -1330 -9010  8950 -9010))
      (outline (path signal 120  8950 -9010  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -9200))
      (outline (path signal 50  -1550 -9200  9150 -9200))
      (outline (path signal 50  9150 -9200  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (padstack Round[A]Pad_1150_um
      (shape (circle F.Cu 1150))
      (shape (circle B.Cu 1150))
      (attach off)
    )
    (padstack Round[A]Pad_1200_um
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
    (padstack Round[A]Pad_1422.4_um
      (shape (circle F.Cu 1422.4))
      (shape (circle B.Cu 1422.4))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1648.46_um
      (shape (circle F.Cu 1648.46))
      (shape (circle B.Cu 1648.46))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2794_um
      (shape (circle F.Cu 2794))
      (shape (circle B.Cu 2794))
      (attach off)
    )
    (padstack Oval[A]Pad_1050x1500_um
      (shape (path F.Cu 1050  0 -225  0 225))
      (shape (path B.Cu 1050  0 -225  0 225))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x2200_um
      (shape (path F.Cu 2200  0 0  0 0))
      (shape (path B.Cu 2200  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2200x2200_um
      (shape (rect F.Cu -1100 -1100 1100 1100))
      (shape (rect B.Cu -1100 -1100 1100 1100))
      (attach off)
    )
    (padstack Rect[A]Pad_1050x1500_um
      (shape (rect F.Cu -525 -750 525 750))
      (shape (rect B.Cu -525 -750 525 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1200x1200_um
      (shape (rect F.Cu -600 -600 600 600))
      (shape (rect B.Cu -600 -600 600 600))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1648.46x1648.46_um
      (shape (rect F.Cu -824.23 -824.23 824.23 824.23))
      (shape (rect B.Cu -824.23 -824.23 824.23 824.23))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "/Main board/TUBE_2"
      (pins C1-1 J3-2 R1-2)
    )
    (net "/Main board/TUBE_1"
      (pins C2-2 J3-1 R2-1)
    )
    (net "/Main board/TUBE_7"
      (pins C2-1 J3-7 R3-2)
    )
    (net "/Main board/GND"
      (pins J_IN1-2 J_OUT1-2 RV_FB1-1 SW1-1 J_IN_DRV1-2 J_IN_FB1-2 RV_DRV1-1 RV_DRV_CV1-1
        RV_FB_CV1-1 J_IN_TONE1-2 RV_IN1-1 RV_TONE1-1 RV_TONE_CV1-1 U6-3 C5-2 C6-1
        C3-2 C4-1 C10-2 D1-2 D2-1 J1-3 J1-4 J1-5 J1-6 J1-7 J1-8 J3-4 R7-2 R8-1 R15-1
        R16-1 R18-1 R20-1 R25-1 R26-1 R27-1 R38-1 U1-5 U1-10)
    )
    (net "/Main board/+12V"
      (pins F1-1 RV_FB1-3 RV_DRV1-3 RV_TONE1-3 C5-1 C3-1 D3-2 J3-9 Q1-1 Q3-1 R2-2
        R4-2 U1-4 U3-4 U4-8)
    )
    (net "/Main board/-12V"
      (pins F2-1 SW1-3 C6-2 C4-2 J3-10 U1-11 U3-11 U4-4)
    )
    (net "/Main board/TUBE_6"
      (pins C7-1 J3-6 R4-1)
    )
    (net "Net-(C10-Pad1)"
      (pins C10-1 Q1-3 R16-2 R17-2)
    )
    (net "Net-(D1-Pad1)"
      (pins F1-2 D1-1 J1-9 J1-10)
    )
    (net "Net-(D2-Pad2)"
      (pins F2-2 D2-2 J1-1 J1-2)
    )
    (net "Net-(D3-Pad1)"
      (pins D3-1 D4-2)
    )
    (net "Net-(D4-Pad1)"
      (pins D4-1 D5-2)
    )
    (net "Net-(D5-Pad1)"
      (pins D5-1 D6-2 Q2-3)
    )
    (net "/Main board/TUBE_8"
      (pins SW1-2 U5-3 J3-8 R1-1 R3-1)
    )
    (net "/Main board/TUBE_3"
      (pins U5-4 J3-3)
    )
    (net "Net-(Q1-Pad2)"
      (pins Q1-2 R14-1)
    )
    (net "Net-(Q2-Pad2)"
      (pins Q2-2 R17-1)
    )
    (net "Net-(J_IN1-Pad1)"
      (pins J_IN1-1 R5-2)
    )
    (net "Net-(R9-Pad1)"
      (pins RV_GAIN1-3 RV_GAIN1-2 R9-1 U1-9)
    )
    (net "/Main board/TUBE_OUT"
      (pins C12-2 R14-2 R40-2)
    )
    (net "Net-(J_OUT1-Pad1)"
      (pins J_OUT1-1 R19-1)
    )
    (net "Net-(D6-Pad1)"
      (pins D6-1 Q2-1 R18-2)
    )
    (net "Net-(C12-Pad1)"
      (pins RV_GAIN1-1 C12-1 U1-8)
    )
    (net "/Main board/TUBE_IN"
      (pins C1-2 C9-2 R42-1 U1-1)
    )
    (net "Net-(C7-Pad2)"
      (pins C7-2 R9-2)
    )
    (net "Net-(C9-Pad1)"
      (pins C9-1 D7-2 Q4-3 R25-2)
    )
    (net "Net-(D7-Pad1)"
      (pins D7-1 R8-2)
    )
    (net "Net-(J_IN_DRV1-Pad1)"
      (pins J_IN_DRV1-1 RV_DRV_CV1-3 R30-2)
    )
    (net "Net-(Q3-Pad2)"
      (pins Q3-2 R6-2)
    )
    (net "Net-(Q4-Pad1)"
      (pins Q4-1 R41-1 U1-7 U1-12)
    )
    (net "Net-(R5-Pad1)"
      (pins RV_IN1-3 R5-1)
    )
    (net "/Main board/CV_FB"
      (pins R6-1 R22-1 U3-1)
    )
    (net "Net-(R10-Pad1)"
      (pins R10-1 R11-1 U3-5)
    )
    (net "Net-(R10-Pad2)"
      (pins R10-2 R31-1 U3-8)
    )
    (net "Net-(R11-Pad2)"
      (pins RV_DRV1-2 R11-2)
    )
    (net "Net-(R12-Pad1)"
      (pins R12-1 R32-2 U3-13)
    )
    (net "Net-(R13-Pad2)"
      (pins RV_FB1-2 R13-2)
    )
    (net "Net-(R15-Pad2)"
      (pins R15-2 R21-2 U3-6)
    )
    (net "Net-(R20-Pad2)"
      (pins R20-2 R22-2 U3-2)
    )
    (net "/Main board/CV_DRV"
      (pins U5-2 R21-1 U3-7)
    )
    (net "Net-(Q3-Pad3)"
      (pins Q3-3 Q4-2)
    )
    (net "Net-(J_IN_FB1-Pad1)"
      (pins J_IN_FB1-1 RV_FB_CV1-3 R12-2)
    )
    (net "Net-(J_IN_TONE1-Pad1)"
      (pins J_IN_TONE1-1 RV_TONE_CV1-3 R34-2)
    )
    (net "Net-(R42-Pad2)"
      (pins R7-1 R42-2 U1-2)
    )
    (net "Net-(R13-Pad1)"
      (pins R13-1 R33-1 U3-3)
    )
    (net "/Main board/CV_TONE"
      (pins U6-2 R39-1 U4-7)
    )
    (net "Net-(R30-Pad1)"
      (pins R30-1 R31-2 U3-9)
    )
    (net "Net-(R32-Pad1)"
      (pins R32-1 R33-2 U3-14)
    )
    (net "Net-(R34-Pad1)"
      (pins R34-1 R35-2 U4-2)
    )
    (net "Net-(R35-Pad1)"
      (pins R35-1 R37-2 U4-1)
    )
    (net "Net-(R36-Pad2)"
      (pins RV_TONE1-2 R36-2)
    )
    (net "Net-(R36-Pad1)"
      (pins R36-1 R37-1 U4-5)
    )
    (net "Net-(R38-Pad2)"
      (pins R38-2 R39-2 U4-6)
    )
    (net "Net-(R40-Pad1)"
      (pins R40-1 R41-2 U1-6)
    )
    (net "Net-(RV_DRV_CV1-Pad2)"
      (pins RV_DRV_CV1-2 U3-10)
    )
    (net "Net-(RV_FB_CV1-Pad2)"
      (pins RV_FB_CV1-2 U3-12)
    )
    (net "Net-(RV_IN1-Pad2)"
      (pins RV_IN1-2 U1-3)
    )
    (net "Net-(RV_TONE_CV1-Pad2)"
      (pins RV_TONE_CV1-2 U4-3)
    )
    (net "Net-(R26-Pad2)"
      (pins U6-1 R26-2)
    )
    (net "Net-(R27-Pad2)"
      (pins U5-1 R27-2)
    )
    (net "/Main board/AUDIO_OUT"
      (pins C8-2 J3-5 R19-2 U1-14 U1-13)
    )
    (net "Net-(C8-Pad1)"
      (pins U6-4 C8-1)
    )
    (class kicad_default "" "/Main board/+12V" "/Main board/-12V" "/Main board/AUDIO_OUT"
      "/Main board/CV_DRV" "/Main board/CV_FB" "/Main board/CV_TONE" "/Main board/GND"
      "/Main board/TUBE_1" "/Main board/TUBE_2" "/Main board/TUBE_3" "/Main board/TUBE_6"
      "/Main board/TUBE_7" "/Main board/TUBE_8" "/Main board/TUBE_IN" "/Main board/TUBE_OUT"
      "Net-(C10-Pad1)" "Net-(C12-Pad1)" "Net-(C7-Pad2)" "Net-(C8-Pad1)" "Net-(C9-Pad1)"
      "Net-(D1-Pad1)" "Net-(D2-Pad2)" "Net-(D3-Pad1)" "Net-(D4-Pad1)" "Net-(D5-Pad1)"
      "Net-(D6-Pad1)" "Net-(D7-Pad1)" "Net-(J_IN1-Pad1)" "Net-(J_IN_DRV1-Pad1)"
      "Net-(J_IN_FB1-Pad1)" "Net-(J_IN_TONE1-Pad1)" "Net-(J_OUT1-Pad1)" "Net-(Q1-Pad2)"
      "Net-(Q2-Pad2)" "Net-(Q3-Pad2)" "Net-(Q3-Pad3)" "Net-(Q4-Pad1)" "Net-(R10-Pad1)"
      "Net-(R10-Pad2)" "Net-(R11-Pad2)" "Net-(R12-Pad1)" "Net-(R13-Pad1)"
      "Net-(R13-Pad2)" "Net-(R15-Pad2)" "Net-(R20-Pad2)" "Net-(R26-Pad2)"
      "Net-(R27-Pad2)" "Net-(R30-Pad1)" "Net-(R32-Pad1)" "Net-(R34-Pad1)"
      "Net-(R35-Pad1)" "Net-(R36-Pad1)" "Net-(R36-Pad2)" "Net-(R38-Pad2)"
      "Net-(R40-Pad1)" "Net-(R42-Pad2)" "Net-(R5-Pad1)" "Net-(R9-Pad1)" "Net-(RV_DRV_CV1-Pad2)"
      "Net-(RV_FB_CV1-Pad2)" "Net-(RV_IN1-Pad2)" "Net-(RV_TONE_CV1-Pad2)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
