
*** Running vivado
    with args -log Lab_9.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab_9.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Lab_9.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 448.023 ; gain = 160.762
Command: synth_design -top Lab_9 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 40032
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1278.566 ; gain = 409.953
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab_9' [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/sources_1/new/nf.v:23]
INFO: [Synth 8-6157] synthesizing module 'Clk_Divide' [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/sources_1/new/nf.v:121]
	Parameter size1 bound to: 100000000 - type: integer 
	Parameter size2 bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clk_Divide' (0#1) [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/sources_1/new/nf.v:121]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/sources_1/new/nf.v:87]
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (0#1) [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/sources_1/new/nf.v:87]
INFO: [Synth 8-6157] synthesizing module 'Digit_Set_Segs' [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/sources_1/new/nf.v:152]
INFO: [Synth 8-226] default block is never used [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/sources_1/new/nf.v:162]
INFO: [Synth 8-6155] done synthesizing module 'Digit_Set_Segs' (0#1) [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/sources_1/new/nf.v:152]
INFO: [Synth 8-6157] synthesizing module 'Display_Digit' [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/sources_1/new/nf.v:191]
INFO: [Synth 8-226] default block is never used [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/sources_1/new/nf.v:210]
INFO: [Synth 8-6155] done synthesizing module 'Display_Digit' (0#1) [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/sources_1/new/nf.v:191]
INFO: [Synth 8-6155] done synthesizing module 'Lab_9' (0#1) [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/sources_1/new/nf.v:23]
WARNING: [Synth 8-3917] design Lab_9 has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design Lab_9 has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design Lab_9 has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design Lab_9 has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design Lab_9 has port LED[8] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1369.344 ; gain = 500.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1369.344 ; gain = 500.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1369.344 ; gain = 500.730
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1369.344 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'SEG[0]'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[1]'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[2]'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[3]'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[4]'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[5]'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[6]'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[7]'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.srcs/constrs_1/new/cf.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab_9_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab_9_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1458.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1458.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1458.512 ; gain = 589.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1458.512 ; gain = 589.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1458.512 ; gain = 589.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1458.512 ; gain = 589.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input    8 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design Lab_9 has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design Lab_9 has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design Lab_9 has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design Lab_9 has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design Lab_9 has port LED[8] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1458.512 ; gain = 589.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1458.512 ; gain = 589.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1458.512 ; gain = 589.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1458.512 ; gain = 589.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1458.512 ; gain = 589.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1458.512 ; gain = 589.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1458.512 ; gain = 589.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1458.512 ; gain = 589.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1458.512 ; gain = 589.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1458.512 ; gain = 589.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     3|
|4     |LUT2   |     4|
|5     |LUT3   |     6|
|6     |LUT4   |    24|
|7     |LUT5   |     5|
|8     |LUT6   |     5|
|9     |MUXF7  |     3|
|10    |FDRE   |    25|
|11    |FDSE   |     9|
|12    |IBUF   |     9|
|13    |OBUF   |    32|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1458.512 ; gain = 589.898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 1458.512 ; gain = 500.730
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1458.512 ; gain = 589.898
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1458.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1458.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a1d30cea
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 32 Warnings, 21 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 1458.512 ; gain = 1010.488
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'E:/School/3rdYear/Semester-I/DSD/Labs/Lab 9/Lab 9.runs/synth_1/Lab_9.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab_9_utilization_synth.rpt -pb Lab_9_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 30 18:33:58 2023...
