

================================================================
== Vivado HLS Report for 'img_filter_hw'
================================================================
* Date:           Sat Jan 23 17:42:51 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        VentanaDeslizanteHLS
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.453|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  307841|  307841|  307841|  307841|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- L3      |     637|     637|         1|          -|          -|     637|    no    |
        |- L1_L2   |  307201|  307201|         3|          1|          1|  307200|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    338|    -|
|FIFO             |        2|      -|      76|    116|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    297|    -|
|Register         |        -|      -|     256|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      1|     368|    791|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+----+----+
    |            Instance            |            Module            | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------------+------------------------------+---------+-------+----+----+
    |img_filter_hw_AXILiteS_s_axi_U  |img_filter_hw_AXILiteS_s_axi  |        0|      0|  36|  40|
    +--------------------------------+------------------------------+---------+-------+----+----+
    |Total                           |                              |        0|      0|  36|  40|
    +--------------------------------+------------------------------+---------+-------+----+----+

    * DSP48: 
    +-------------------------+----------------------+----------------+
    |         Instance        |        Module        |   Expression   |
    +-------------------------+----------------------+----------------+
    |img_filter_hw_am_bkb_U1  |img_filter_hw_am_bkb  | i0 * (i1 + i2) |
    +-------------------------+----------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+----+----+------+-----+---------+
    |       Name       | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +------------------+---------+----+----+------+-----+---------+
    |buff1_V_V_fifo_U  |        1|  38|  58|   640|    8|     5120|
    |buff2_V_V_fifo_U  |        1|  38|  58|   640|    8|     5120|
    +------------------+---------+----+----+------+-----+---------+
    |Total             |        2|  76| 116|  1280|   16|    10240|
    +------------------+---------+----+----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |col_2_fu_338_p2                   |     +    |      0|  0|  17|          10|           1|
    |col_3_fu_619_p2                   |     +    |      0|  0|  17|           1|          10|
    |indvar_flatten_next_fu_350_p2     |     +    |      0|  0|  26|          19|           1|
    |ret_V_4_fu_545_p2                 |     +    |      0|  0|  22|          10|          10|
    |ret_V_fu_388_p2                   |     +    |      0|  0|  16|           9|           9|
    |row_s_fu_480_p2                   |     +    |      0|  0|  16|           1|           9|
    |ret_V_2_fu_522_p2                 |     -    |      0|  0|  16|           9|           9|
    |ret_V_3_fu_536_p2                 |     -    |      0|  0|  22|          10|          10|
    |ap_block_state3_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_A              |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_B              |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |out_V_last_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |out_V_last_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |tmp_last_V_fu_612_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_344_p2        |   icmp   |      0|  0|  20|          19|          19|
    |icmp_fu_577_p2                    |   icmp   |      0|  0|   8|           2|           1|
    |in_V_data_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |out_V_data_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |out_V_last_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |tmp_1_fu_492_p2                   |   icmp   |      0|  0|  13|           9|           7|
    |tmp_3_fu_606_p2                   |   icmp   |      0|  0|  13|          10|          10|
    |tmp_5_mid1_fu_486_p2              |   icmp   |      0|  0|  13|           9|           7|
    |tmp_fu_332_p2                     |   icmp   |      0|  0|  13|          10|          10|
    |tmp_s_fu_466_p2                   |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6                   |    or    |      0|  0|   2|           1|           1|
    |col_1_mid2_fu_472_p3              |  select  |      0|  0|   9|           1|           1|
    |p_s_fu_559_p3                     |  select  |      0|  0|   9|           1|           1|
    |row_mid2_fu_506_p3                |  select  |      0|  0|   9|           1|           9|
    |tmp_5_mid2_fu_498_p3              |  select  |      0|  0|   2|           1|           1|
    |tmp_9_fu_587_p3                   |  select  |      0|  0|   8|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 338|         165|         157|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |  15|          3|    1|          3|
    |buff1_V_V_din            |  15|          3|    8|         24|
    |buff2_V_V_din            |  15|          3|    8|         24|
    |col_1_reg_321            |   9|          2|   10|         20|
    |col_reg_288              |   9|          2|   10|         20|
    |in_V_data_V_0_data_out   |   9|          2|   24|         48|
    |in_V_data_V_0_state      |  15|          3|    2|          6|
    |in_V_dest_V_0_state      |  15|          3|    2|          6|
    |in_r_TDATA_blk_n         |   9|          2|    1|          2|
    |indvar_flatten_reg_299   |   9|          2|   19|         38|
    |out_V_data_V_1_data_out  |   9|          2|   24|         48|
    |out_V_data_V_1_state     |  15|          3|    2|          6|
    |out_V_dest_V_1_state     |  15|          3|    2|          6|
    |out_V_id_V_1_state       |  15|          3|    2|          6|
    |out_V_keep_V_1_state     |  15|          3|    2|          6|
    |out_V_last_V_1_data_out  |   9|          2|    1|          2|
    |out_V_last_V_1_state     |  15|          3|    2|          6|
    |out_V_strb_V_1_state     |  15|          3|    2|          6|
    |out_V_user_V_1_state     |  15|          3|    2|          6|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    |row_reg_310              |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 297|         61|  136|        310|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |col_1_reg_321                           |  10|   0|   10|          0|
    |col_reg_288                             |  10|   0|   10|          0|
    |exitcond_flatten_reg_717                |   1|   0|    1|          0|
    |exitcond_flatten_reg_717_pp0_iter1_reg  |   1|   0|    1|          0|
    |in_V_data_V_0_payload_A                 |  24|   0|   24|          0|
    |in_V_data_V_0_payload_B                 |  24|   0|   24|          0|
    |in_V_data_V_0_sel_rd                    |   1|   0|    1|          0|
    |in_V_data_V_0_sel_wr                    |   1|   0|    1|          0|
    |in_V_data_V_0_state                     |   2|   0|    2|          0|
    |in_V_dest_V_0_state                     |   2|   0|    2|          0|
    |indvar_flatten_reg_299                  |  19|   0|   19|          0|
    |out_V_data_V_1_payload_A                |  24|   0|   24|          0|
    |out_V_data_V_1_payload_B                |  24|   0|   24|          0|
    |out_V_data_V_1_sel_rd                   |   1|   0|    1|          0|
    |out_V_data_V_1_sel_wr                   |   1|   0|    1|          0|
    |out_V_data_V_1_state                    |   2|   0|    2|          0|
    |out_V_dest_V_1_sel_rd                   |   1|   0|    1|          0|
    |out_V_dest_V_1_state                    |   2|   0|    2|          0|
    |out_V_id_V_1_sel_rd                     |   1|   0|    1|          0|
    |out_V_id_V_1_state                      |   2|   0|    2|          0|
    |out_V_keep_V_1_sel_rd                   |   1|   0|    1|          0|
    |out_V_keep_V_1_state                    |   2|   0|    2|          0|
    |out_V_last_V_1_payload_A                |   1|   0|    1|          0|
    |out_V_last_V_1_payload_B                |   1|   0|    1|          0|
    |out_V_last_V_1_sel_rd                   |   1|   0|    1|          0|
    |out_V_last_V_1_sel_wr                   |   1|   0|    1|          0|
    |out_V_last_V_1_state                    |   2|   0|    2|          0|
    |out_V_strb_V_1_sel_rd                   |   1|   0|    1|          0|
    |out_V_strb_V_1_state                    |   2|   0|    2|          0|
    |out_V_user_V_1_sel_rd                   |   1|   0|    1|          0|
    |out_V_user_V_1_state                    |   2|   0|    2|          0|
    |row_reg_310                             |   9|   0|    9|          0|
    |swin_0_1_V_fu_188                       |   8|   0|    8|          0|
    |swin_1_0_V_fu_196                       |   8|   0|    8|          0|
    |swin_1_1_V_fu_200                       |   8|   0|    8|          0|
    |swin_2_0_V_fu_208                       |   8|   0|    8|          0|
    |swin_2_1_V_fu_212                       |   8|   0|    8|          0|
    |swin_2_2_V_reg_726                      |   8|   0|    8|          0|
    |swin_V_0_1_1_fu_184                     |   8|   0|    8|          0|
    |tmp_V_1_fu_204                          |   8|   0|    8|          0|
    |tmp_V_fu_192                            |   8|   0|    8|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 256|   0|  256|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs | img_filter_hw | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | img_filter_hw | return value |
|interrupt               | out |    1| ap_ctrl_hs | img_filter_hw | return value |
|in_r_TDATA              |  in |   24|    axis    |  in_V_data_V  |    pointer   |
|in_r_TVALID             |  in |    1|    axis    |  in_V_dest_V  |    pointer   |
|in_r_TREADY             | out |    1|    axis    |  in_V_dest_V  |    pointer   |
|in_r_TDEST              |  in |    1|    axis    |  in_V_dest_V  |    pointer   |
|in_r_TKEEP              |  in |    3|    axis    |  in_V_keep_V  |    pointer   |
|in_r_TSTRB              |  in |    3|    axis    |  in_V_strb_V  |    pointer   |
|in_r_TUSER              |  in |    1|    axis    |  in_V_user_V  |    pointer   |
|in_r_TLAST              |  in |    1|    axis    |  in_V_last_V  |    pointer   |
|in_r_TID                |  in |    1|    axis    |   in_V_id_V   |    pointer   |
|out_r_TDATA             | out |   24|    axis    |  out_V_data_V |    pointer   |
|out_r_TREADY            |  in |    1|    axis    |  out_V_data_V |    pointer   |
|out_r_TVALID            | out |    1|    axis    |  out_V_dest_V |    pointer   |
|out_r_TDEST             | out |    1|    axis    |  out_V_dest_V |    pointer   |
|out_r_TKEEP             | out |    3|    axis    |  out_V_keep_V |    pointer   |
|out_r_TSTRB             | out |    3|    axis    |  out_V_strb_V |    pointer   |
|out_r_TUSER             | out |    1|    axis    |  out_V_user_V |    pointer   |
|out_r_TLAST             | out |    1|    axis    |  out_V_last_V |    pointer   |
|out_r_TID               | out |    1|    axis    |   out_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

