// Seed: 382042151
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  assign module_1.id_6 = 0;
  inout wire id_2;
  input wire id_1;
  logic id_6;
  supply0 [1 : 1 'b0] id_7 = 1;
  wire id_8;
  supply1 [1 : -1] id_9 = -1, id_10 = id_7;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input wand id_4,
    input wor id_5,
    input wire id_6,
    input wire id_7,
    output wand id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  wire id_11, id_12;
endmodule
