Warning (10268): Verilog HDL information at STREAM_REG_TEST.v(14): always construct contains both blocking and non-blocking assignments File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG_TEST.v Line: 14
