
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.22

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rd_data_reg[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_data_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.85    0.01    0.08    0.08 v rd_data_reg[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rd_data_reg[0] (net)
                  0.01    0.00    0.08 v _0780_/A1 (NOR2_X1)
     1    1.80    0.02    0.02    0.10 ^ _0780_/ZN (NOR2_X1)
                                         _0226_ (net)
                  0.02    0.00    0.10 ^ _0814_/A2 (NOR3_X1)
     1    1.19    0.01    0.01    0.12 v _0814_/ZN (NOR3_X1)
                                         _0132_ (net)
                  0.01    0.00    0.12 v rd_data_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_data_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     3    8.89    0.01    0.12    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.01    0.00    0.12 ^ _0999_/A (HA_X1)
     2    5.78    0.02    0.04    0.16 ^ _0999_/CO (HA_X1)
                                         _0568_ (net)
                  0.02    0.00    0.16 ^ _0579_/A (INV_X1)
     2    5.90    0.01    0.02    0.18 v _0579_/ZN (INV_X1)
                                         _0549_ (net)
                  0.01    0.00    0.18 v _0990_/CI (FA_X1)
     2    6.18    0.02    0.08    0.26 v _0990_/CO (FA_X1)
                                         _0550_ (net)
                  0.02    0.00    0.26 v _0577_/B (XOR2_X2)
     5   18.55    0.03    0.07    0.33 v _0577_/Z (XOR2_X2)
                                         net9 (net)
                  0.03    0.00    0.33 v _0590_/A3 (OR3_X4)
     3   13.82    0.01    0.08    0.41 v _0590_/ZN (OR3_X4)
                                         _0166_ (net)
                  0.01    0.00    0.41 v _0591_/A (INV_X4)
     1    6.71    0.01    0.02    0.43 ^ _0591_/ZN (INV_X4)
                                         _0167_ (net)
                  0.01    0.00    0.43 ^ _0592_/B (OAI211_X4)
     2    9.25    0.02    0.03    0.46 v _0592_/ZN (OAI211_X4)
                                         _0168_ (net)
                  0.02    0.00    0.46 v _0593_/A (BUF_X8)
    10   50.42    0.01    0.04    0.49 v _0593_/Z (BUF_X8)
                                         _0169_ (net)
                  0.01    0.00    0.49 v _0594_/A (BUF_X16)
    10   47.49    0.01    0.03    0.52 v _0594_/Z (BUF_X16)
                                         _0170_ (net)
                  0.01    0.00    0.52 v _0595_/A (INV_X4)
     1   27.38    0.02    0.02    0.54 ^ _0595_/ZN (INV_X4)
                                         net6 (net)
                  0.02    0.01    0.56 ^ output6/A (BUF_X1)
     1    0.38    0.00    0.02    0.58 ^ output6/Z (BUF_X1)
                                         full (net)
                  0.00    0.00    0.58 ^ full (out)
                                  0.58   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     3    8.89    0.01    0.12    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.01    0.00    0.12 ^ _0999_/A (HA_X1)
     2    5.78    0.02    0.04    0.16 ^ _0999_/CO (HA_X1)
                                         _0568_ (net)
                  0.02    0.00    0.16 ^ _0579_/A (INV_X1)
     2    5.90    0.01    0.02    0.18 v _0579_/ZN (INV_X1)
                                         _0549_ (net)
                  0.01    0.00    0.18 v _0990_/CI (FA_X1)
     2    6.18    0.02    0.08    0.26 v _0990_/CO (FA_X1)
                                         _0550_ (net)
                  0.02    0.00    0.26 v _0577_/B (XOR2_X2)
     5   18.55    0.03    0.07    0.33 v _0577_/Z (XOR2_X2)
                                         net9 (net)
                  0.03    0.00    0.33 v _0590_/A3 (OR3_X4)
     3   13.82    0.01    0.08    0.41 v _0590_/ZN (OR3_X4)
                                         _0166_ (net)
                  0.01    0.00    0.41 v _0591_/A (INV_X4)
     1    6.71    0.01    0.02    0.43 ^ _0591_/ZN (INV_X4)
                                         _0167_ (net)
                  0.01    0.00    0.43 ^ _0592_/B (OAI211_X4)
     2    9.25    0.02    0.03    0.46 v _0592_/ZN (OAI211_X4)
                                         _0168_ (net)
                  0.02    0.00    0.46 v _0593_/A (BUF_X8)
    10   50.42    0.01    0.04    0.49 v _0593_/Z (BUF_X8)
                                         _0169_ (net)
                  0.01    0.00    0.49 v _0594_/A (BUF_X16)
    10   47.49    0.01    0.03    0.52 v _0594_/Z (BUF_X16)
                                         _0170_ (net)
                  0.01    0.00    0.52 v _0595_/A (INV_X4)
     1   27.38    0.02    0.02    0.54 ^ _0595_/ZN (INV_X4)
                                         net6 (net)
                  0.02    0.01    0.56 ^ output6/A (BUF_X1)
     1    0.38    0.00    0.02    0.58 ^ output6/Z (BUF_X1)
                                         full (net)
                  0.00    0.00    0.58 ^ full (out)
                                  0.58   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.13098125159740448

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6597

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
8.36166763305664

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7282

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[4]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.04    0.16 ^ _0999_/CO (HA_X1)
   0.02    0.18 v _0579_/ZN (INV_X1)
   0.08    0.26 v _0990_/CO (FA_X1)
   0.07    0.33 v _0577_/Z (XOR2_X2)
   0.08    0.41 v _0590_/ZN (OR3_X4)
   0.02    0.44 ^ _0774_/ZN (NAND2_X1)
   0.03    0.47 v _0777_/ZN (OAI221_X2)
   0.04    0.51 v _0778_/Z (BUF_X4)
   0.03    0.54 v _0779_/Z (BUF_X8)
   0.02    0.56 ^ _0955_/ZN (NAND4_X1)
   0.06    0.62 v _0956_/Z (MUX2_X1)
   0.00    0.62 v rd_ptr[4]$_SDFFE_PN0P_/D (DFF_X1)
           0.62   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ rd_ptr[4]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.62   data arrival time
---------------------------------------------------------
           0.34   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rd_data_reg[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_data_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.08 v rd_data_reg[0]$_SDFFE_PN0P_/Q (DFF_X1)
   0.02    0.10 ^ _0780_/ZN (NOR2_X1)
   0.01    0.12 v _0814_/ZN (NOR3_X1)
   0.00    0.12 v rd_data_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
           0.12   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rd_data_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.12   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.5788

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.2212

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
38.217001

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.47e-03   1.20e-04   1.16e-05   1.60e-03  41.2%
Combinational          1.22e-03   1.05e-03   1.80e-05   2.28e-03  58.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.69e-03   1.17e-03   2.95e-05   3.89e-03 100.0%
                          69.2%      30.0%       0.8%
