[2025-09-18 05:12:03] START suite=qualcomm_srv trace=srv360_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv360_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2570377 heartbeat IPC: 3.89 cumulative IPC: 3.89 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 4992322 heartbeat IPC: 4.129 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4992322 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4992322 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13161295 heartbeat IPC: 1.224 cumulative IPC: 1.224 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 21346367 heartbeat IPC: 1.222 cumulative IPC: 1.223 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 29524824 heartbeat IPC: 1.223 cumulative IPC: 1.223 (Simulation time: 00 hr 04 min 35 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv360_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000005 cycles: 37750230 heartbeat IPC: 1.216 cumulative IPC: 1.221 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 70000005 cycles: 46005818 heartbeat IPC: 1.211 cumulative IPC: 1.219 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 54258464 heartbeat IPC: 1.212 cumulative IPC: 1.218 (Simulation time: 00 hr 07 min 58 sec)
Heartbeat CPU 0 instructions: 90000007 cycles: 62553327 heartbeat IPC: 1.206 cumulative IPC: 1.216 (Simulation time: 00 hr 09 min 02 sec)
Heartbeat CPU 0 instructions: 100000009 cycles: 70885349 heartbeat IPC: 1.2 cumulative IPC: 1.214 (Simulation time: 00 hr 10 min 10 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv360_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000010 cycles: 79095941 heartbeat IPC: 1.218 cumulative IPC: 1.215 (Simulation time: 00 hr 11 min 17 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 82208553 cumulative IPC: 1.216 (Simulation time: 00 hr 12 min 23 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 82208553 cumulative IPC: 1.216 (Simulation time: 00 hr 12 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv360_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.216 instructions: 100000004 cycles: 82208553
CPU 0 Branch Prediction Accuracy: 92.5% MPKI: 13.31 Average ROB Occupancy at Mispredict: 30.56
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08473
BRANCH_INDIRECT: 0.3684
BRANCH_CONDITIONAL: 11.49
BRANCH_DIRECT_CALL: 0.4182
BRANCH_INDIRECT_CALL: 0.5422
BRANCH_RETURN: 0.4038


====Backend Stall Breakdown====
ROB_STALL: 66843
LQ_STALL: 0
SQ_STALL: 42362


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 7.214571

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 66843

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 9265

cpu0->cpu0_STLB TOTAL        ACCESS:    2109509 HIT:    2108873 MISS:        636 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2109509 HIT:    2108873 MISS:        636 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 113.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9596209 HIT:    8797207 MISS:     799002 MSHR_MERGE:      35548
cpu0->cpu0_L2C LOAD         ACCESS:    7706499 HIT:    7093679 MISS:     612820 MSHR_MERGE:        336
cpu0->cpu0_L2C RFO          ACCESS:     578495 HIT:     468395 MISS:     110100 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     168053 HIT:     117470 MISS:      50583 MSHR_MERGE:      35212
cpu0->cpu0_L2C WRITE        ACCESS:    1142065 HIT:    1117141 MISS:      24924 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1097 HIT:        522 MISS:        575 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     118883 ISSUED:     109910 USEFUL:       1057 USELESS:       5240
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 29.86 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15819238 HIT:    7751523 MISS:    8067715 MSHR_MERGE:    1988345
cpu0->cpu0_L1I LOAD         ACCESS:   15819238 HIT:    7751523 MISS:    8067715 MSHR_MERGE:    1988345
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.22 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30834577 HIT:   26818901 MISS:    4015676 MSHR_MERGE:    1750688
cpu0->cpu0_L1D LOAD         ACCESS:   16648436 HIT:   14507302 MISS:    2141134 MSHR_MERGE:     514006
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     346557 HIT:     249318 MISS:      97239 MSHR_MERGE:      38977
cpu0->cpu0_L1D WRITE        ACCESS:   13838311 HIT:   12062142 MISS:    1776169 MSHR_MERGE:    1197668
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1273 HIT:        139 MISS:       1134 MSHR_MERGE:         37
cpu0->cpu0_L1D PREFETCH REQUESTED:     538789 ISSUED:     346557 USEFUL:       9794 USELESS:      40118
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.91 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12963367 HIT:   10682454 MISS:    2280913 MSHR_MERGE:    1154372
cpu0->cpu0_ITLB LOAD         ACCESS:   12963367 HIT:   10682454 MISS:    2280913 MSHR_MERGE:    1154372
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.013 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28966550 HIT:   27646343 MISS:    1320207 MSHR_MERGE:     337239
cpu0->cpu0_DTLB LOAD         ACCESS:   28966550 HIT:   27646343 MISS:    1320207 MSHR_MERGE:     337239
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.079 cycles
cpu0->LLC TOTAL        ACCESS:     926918 HIT:     919321 MISS:       7597 MSHR_MERGE:        208
cpu0->LLC LOAD         ACCESS:     612484 HIT:     607208 MISS:       5276 MSHR_MERGE:         32
cpu0->LLC RFO          ACCESS:     110100 HIT:     110100 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      15371 HIT:      13206 MISS:       2165 MSHR_MERGE:        176
cpu0->LLC WRITE        ACCESS:     188388 HIT:     188387 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        575 HIT:        420 MISS:        155 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 113.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         15
  ROW_BUFFER_MISS:       7373
  AVG DBUS CONGESTED CYCLE: 2.992
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       6850

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       545496       520894        70942          407
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           44           89           12
  STLB miss resolved @ L2C                0           61          222          311           28
  STLB miss resolved @ LLC                0           41          133          277           29
  STLB miss resolved @ MEM                0            0           60           92           82

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             196040        55792      1566255       106534            3
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           12            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0           12           30           21            0
  STLB miss resolved @ MEM                0            0            1            1            0
[2025-09-18 05:24:26] END   suite=qualcomm_srv trace=srv360_ap (rc=0)
