 
****************************************
Report : area
Design : dec4
Version: P-2019.03
Date   : Fri Jun  3 23:27:37 2022
****************************************

Library(s) Used:

    tcbn40ulpbwp40_c170815tt1p1v25c (File: /tsmc40r/organized_pdk/N40ULP/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn40ulpbwp40_c170815_130d/tcbn40ulpbwp40_c170815tt1p1v25c.db)

Number of ports:                            6
Number of nets:                             8
Number of cells:                            6
Number of combinational cells:              6
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       2

Combinational area:                  3.880800
Buf/Inv area:                        1.058400
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                     3.880800
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  ---------
dec4                                 3.8808    100.0    3.8808     0.0000  0.0000  dec4
--------------------------------  ---------  -------  --------  ---------  ------  ---------
Total                                                   3.8808     0.0000  0.0000

1
