Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.1/ALU_ver1/testbench_isim_beh.exe -prj D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.1/ALU_ver1/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.1/ALU_ver1/fullAdder.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.1/ALU_ver1/shift.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.1/ALU_ver1/ALCell.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.1/ALU_ver1/ALU.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.1/ALU_ver1/ALU_tb.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:794 - "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.1/ALU_ver1/ALU.vhd" Line 64: Statement might not cover all choices ; 'others' clause recommended
WARNING:HDLCompiler:794 - "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.1/ALU_ver1/ALCell.vhd" Line 62: Statement might not cover all choices ; 'others' clause recommended
WARNING:HDLCompiler:794 - "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.1/ALU_ver1/ALCell.vhd" Line 68: Statement might not cover all choices ; 'others' clause recommended
WARNING:HDLCompiler:794 - "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.1/ALU_ver1/ALCell.vhd" Line 82: Statement might not cover all choices ; 'others' clause recommended
WARNING:HDLCompiler:794 - "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.1/ALU_ver1/ALCell.vhd" Line 88: Statement might not cover all choices ; 'others' clause recommended
WARNING:HDLCompiler:794 - "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.1/ALU_ver1/shift.vhd" Line 42: Statement might not cover all choices ; 'others' clause recommended
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture dataflow of entity fullAdder [fulladder_default]
Compiling architecture dataflow of entity ALCell [alcell_default]
Compiling architecture dataflow of entity shift [shift_default]
Compiling architecture rtl of entity ALU [alu_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.1/ALU_ver1/testbench_isim_beh.exe
Fuse Memory Usage: 35376 KB
Fuse CPU Usage: 592 ms
