{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1532418735448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532418735449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 24 15:52:15 2018 " "Processing started: Tue Jul 24 15:52:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532418735449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1532418735449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off musicplayer_1 -c musicplayer_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off musicplayer_1 -c musicplayer_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1532418735449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1532418736068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_rw_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_rw_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_rw_control " "Found entity 1: ram_rw_control" {  } { { "ram_rw_control.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/ram_rw_control.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418736104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418736104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_audio " "Found entity 1: sd_audio" {  } { { "sd_audio.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sd_audio.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418736133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418736133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_initial.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_initial.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_initial " "Found entity 1: sd_initial" {  } { { "sd_initial.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sd_initial.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418736136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418736136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_read.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_read " "Found entity 1: sd_read" {  } { { "sd_read.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sd_read.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418736138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418736138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mywav.v 1 1 " "Found 1 design units, including 1 entities, in source file mywav.v" { { "Info" "ISGN_ENTITY_NAME" "1 mywav " "Found entity 1: mywav" {  } { { "mywav.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/mywav.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418736140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418736140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinwave_store.v 1 1 " "Found 1 design units, including 1 entities, in source file sinwave_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinwave_store " "Found entity 1: sinwave_store" {  } { { "sinwave_store.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sinwave_store.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418736143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418736143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinwave_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file sinwave_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinwave_gen " "Found entity 1: sinwave_gen" {  } { { "sinwave_gen.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sinwave_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418736145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418736145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_config.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_config " "Found entity 1: reg_config" {  } { { "reg_config.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/reg_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418736147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418736147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_com.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_com " "Found entity 1: iic_com" {  } { { "i2c_com.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/i2c_com.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418736149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418736149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/i2c.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418736151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418736151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_500.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "CLOCK_500.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/CLOCK_500.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418736154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418736154 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2ccfg.v(54) " "Verilog HDL information at i2ccfg.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "i2ccfg.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/i2ccfg.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1532418736156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2ccfg.v 1 1 " "Found 1 design units, including 1 entities, in source file i2ccfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2ccfg " "Found entity 1: i2ccfg" {  } { { "i2ccfg.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/i2ccfg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418736156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418736156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/pll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418736158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418736158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bclk_lrc.v 1 1 " "Found 1 design units, including 1 entities, in source file bclk_lrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 bclk_lrc " "Found entity 1: bclk_lrc" {  } { { "bclk_lrc.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/bclk_lrc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418736160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418736160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SD_cs_i sd_audio.v(57) " "Verilog HDL Implicit Net warning at sd_audio.v(57): created implicit net for \"SD_cs_i\"" {  } { { "sd_audio.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sd_audio.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532418736160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SD_datain_i sd_audio.v(58) " "Verilog HDL Implicit Net warning at sd_audio.v(58): created implicit net for \"SD_datain_i\"" {  } { { "sd_audio.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sd_audio.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532418736160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SD_cs_r sd_audio.v(68) " "Verilog HDL Implicit Net warning at sd_audio.v(68): created implicit net for \"SD_cs_r\"" {  } { { "sd_audio.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sd_audio.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532418736160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SD_datain_r sd_audio.v(69) " "Verilog HDL Implicit Net warning at sd_audio.v(69): created implicit net for \"SD_datain_r\"" {  } { { "sd_audio.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sd_audio.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532418736160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_come sd_audio.v(75) " "Verilog HDL Implicit Net warning at sd_audio.v(75): created implicit net for \"data_come\"" {  } { { "sd_audio.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sd_audio.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532418736160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack reg_config.v(18) " "Verilog HDL Implicit Net warning at reg_config.v(18): created implicit net for \"ack\"" {  } { { "reg_config.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/reg_config.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532418736160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tr_end reg_config.v(21) " "Verilog HDL Implicit Net warning at reg_config.v(21): created implicit net for \"tr_end\"" {  } { { "reg_config.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/reg_config.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532418736160 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sd_audio " "Elaborating entity \"sd_audio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1532418741427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "sd_audio.v" "pll_inst" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sd_audio.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418741429 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pll.v(25) " "Verilog HDL assignment warning at pll.v(25): truncated value with size 32 to match size of target (17)" {  } { { "pll.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/pll.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532418741430 "|sd_audio|pll:pll_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pll.v(41) " "Verilog HDL assignment warning at pll.v(41): truncated value with size 32 to match size of target (17)" {  } { { "pll.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/pll.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532418741430 "|sd_audio|pll:pll_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_initial sd_initial:sd_initial_inst " "Elaborating entity \"sd_initial\" for hierarchy \"sd_initial:sd_initial_inst\"" {  } { { "sd_audio.v" "sd_initial_inst" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sd_audio.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418741431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_read sd_read:sd_read_inst " "Elaborating entity \"sd_read\" for hierarchy \"sd_read:sd_read_inst\"" {  } { { "sd_audio.v" "sd_read_inst" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sd_audio.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418741436 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "myen sd_read.v(26) " "Verilog HDL or VHDL warning at sd_read.v(26): object \"myen\" assigned a value but never read" {  } { { "sd_read.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sd_read.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1532418741438 "|sd_audio|sd_read:sd_read_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mywav mywav:mywav_inst " "Elaborating entity \"mywav\" for hierarchy \"mywav:mywav_inst\"" {  } { { "sd_audio.v" "mywav_inst" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sd_audio.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418741439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2ccfg mywav:mywav_inst\|i2ccfg:reg_config_inst " "Elaborating entity \"i2ccfg\" for hierarchy \"mywav:mywav_inst\|i2ccfg:reg_config_inst\"" {  } { { "mywav.v" "reg_config_inst" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/mywav.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418741441 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2ccfg.v(111) " "Verilog HDL assignment warning at i2ccfg.v(111): truncated value with size 32 to match size of target (16)" {  } { { "i2ccfg.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/i2ccfg.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532418741442 "|i2ccfg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rLED i2ccfg.v(54) " "Verilog HDL Always Construct warning at i2ccfg.v(54): inferring latch(es) for variable \"rLED\", which holds its previous value in one or more paths through the always construct" {  } { { "i2ccfg.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/i2ccfg.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1532418741442 "|i2ccfg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rLED\[0\] i2ccfg.v(54) " "Inferred latch for \"rLED\[0\]\" at i2ccfg.v(54)" {  } { { "i2ccfg.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/i2ccfg.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532418741442 "|i2ccfg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rLED\[1\] i2ccfg.v(54) " "Inferred latch for \"rLED\[1\]\" at i2ccfg.v(54)" {  } { { "i2ccfg.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/i2ccfg.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532418741442 "|i2ccfg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rLED\[2\] i2ccfg.v(54) " "Inferred latch for \"rLED\[2\]\" at i2ccfg.v(54)" {  } { { "i2ccfg.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/i2ccfg.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532418741442 "|i2ccfg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rLED\[3\] i2ccfg.v(54) " "Inferred latch for \"rLED\[3\]\" at i2ccfg.v(54)" {  } { { "i2ccfg.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/i2ccfg.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532418741442 "|i2ccfg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_com mywav:mywav_inst\|i2ccfg:reg_config_inst\|iic_com:U1 " "Elaborating entity \"iic_com\" for hierarchy \"mywav:mywav_inst\|i2ccfg:reg_config_inst\|iic_com:U1\"" {  } { { "i2ccfg.v" "U1" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/i2ccfg.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418741444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinwave_gen mywav:mywav_inst\|sinwave_gen:sinwave_gen_inst " "Elaborating entity \"sinwave_gen\" for hierarchy \"mywav:mywav_inst\|sinwave_gen:sinwave_gen_inst\"" {  } { { "mywav.v" "sinwave_gen_inst" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/mywav.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418741446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinwave_store mywav:mywav_inst\|sinwave_store:sinwave_store_inst " "Elaborating entity \"sinwave_store\" for hierarchy \"mywav:mywav_inst\|sinwave_store:sinwave_store_inst\"" {  } { { "mywav.v" "sinwave_store_inst" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/mywav.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418741448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_rw_control ram_rw_control:ram_rw_control_inst " "Elaborating entity \"ram_rw_control\" for hierarchy \"ram_rw_control:ram_rw_control_inst\"" {  } { { "sd_audio.v" "ram_rw_control_inst" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sd_audio.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418741451 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "raddr_o ram_rw_control.v(20) " "Verilog HDL or VHDL warning at ram_rw_control.v(20): object \"raddr_o\" assigned a value but never read" {  } { { "ram_rw_control.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/ram_rw_control.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1532418741451 "|sd_audio|ram_rw_control:ram_rw_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ram_rw_control.v(119) " "Verilog HDL assignment warning at ram_rw_control.v(119): truncated value with size 32 to match size of target (13)" {  } { { "ram_rw_control.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/ram_rw_control.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532418741463 "|sd_audio|ram_rw_control:ram_rw_control_inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ls14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ls14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ls14 " "Found entity 1: altsyncram_ls14" {  } { { "db/altsyncram_ls14.tdf" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/altsyncram_ls14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418742721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418742721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgq1 " "Found entity 1: altsyncram_tgq1" {  } { { "db/altsyncram_tgq1.tdf" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/altsyncram_tgq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418742783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418742783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_boc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_boc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_boc " "Found entity 1: mux_boc" {  } { { "db/mux_boc.tdf" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/mux_boc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418742937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418742937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418743002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418743002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9ci " "Found entity 1: cntr_9ci" {  } { { "db/cntr_9ci.tdf" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/cntr_9ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418743243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418743243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bcc " "Found entity 1: cmpr_bcc" {  } { { "db/cmpr_bcc.tdf" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/cmpr_bcc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418743294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418743294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_45j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_45j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_45j " "Found entity 1: cntr_45j" {  } { { "db/cntr_45j.tdf" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/cntr_45j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418743519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418743519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ubi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ubi " "Found entity 1: cntr_ubi" {  } { { "db/cntr_ubi.tdf" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/cntr_ubi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418743754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418743754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418743804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418743804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418744031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418744031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418744080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418744080 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532418744164 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram_rw_control:ram_rw_control_inst\|myram_rtl_0 " "Inferred dual-clock RAM node \"ram_rw_control:ram_rw_control_inst\|myram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1532418744730 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram_rw_control:ram_rw_control_inst\|myram_rtl_1 " "Inferred dual-clock RAM node \"ram_rw_control:ram_rw_control_inst\|myram_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1532418744730 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_rw_control:ram_rw_control_inst\|myram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_rw_control:ram_rw_control_inst\|myram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_rw_control:ram_rw_control_inst\|myram_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"ram_rw_control:ram_rw_control_inst\|myram_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1532418745435 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1532418745435 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1532418745435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_rw_control:ram_rw_control_inst\|altsyncram:myram_rtl_0 " "Elaborated megafunction instantiation \"ram_rw_control:ram_rw_control_inst\|altsyncram:myram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532418745471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_rw_control:ram_rw_control_inst\|altsyncram:myram_rtl_0 " "Instantiated megafunction \"ram_rw_control:ram_rw_control_inst\|altsyncram:myram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745471 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532418745471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_krd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_krd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_krd1 " "Found entity 1: altsyncram_krd1" {  } { { "db/altsyncram_krd1.tdf" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/altsyncram_krd1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418745521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418745521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_meh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_meh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_meh1 " "Found entity 1: altsyncram_meh1" {  } { { "db/altsyncram_meh1.tdf" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/altsyncram_meh1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418745574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418745574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418745624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418745624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418745677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418745677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_rw_control:ram_rw_control_inst\|altsyncram:myram_rtl_1 " "Elaborated megafunction instantiation \"ram_rw_control:ram_rw_control_inst\|altsyncram:myram_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532418745700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_rw_control:ram_rw_control_inst\|altsyncram:myram_rtl_1 " "Instantiated megafunction \"ram_rw_control:ram_rw_control_inst\|altsyncram:myram_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532418745700 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532418745700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_42d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_42d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_42d1 " "Found entity 1: altsyncram_42d1" {  } { { "db/altsyncram_42d1.tdf" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/altsyncram_42d1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418745748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418745748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7lg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7lg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7lg1 " "Found entity 1: altsyncram_7lg1" {  } { { "db/altsyncram_7lg1.tdf" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/altsyncram_7lg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532418745801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532418745801 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1532418746260 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_com.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/i2c_com.v" 42 -1 0 } } { "sd_initial.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sd_initial.v" 24 -1 0 } } { "i2c_com.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/i2c_com.v" 19 -1 0 } } { "i2c_com.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/i2c_com.v" 18 -1 0 } } { "i2c_com.v" "" { Text "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/i2c_com.v" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1532418746419 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1532418746419 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1532418747422 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/software/quartusii13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/software/quartusii13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1532418747460 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1532418747460 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/software/quartusii13.0/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1532418747510 "|sd_audio|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1532418747510 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/output_files/musicplayer_1.map.smsg " "Generated suppressed messages file C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/output_files/musicplayer_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1532418747722 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 141 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 141 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1532418748280 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1532418748330 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532418748330 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2617 " "Implemented 2617 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1532418748615 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1532418748615 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1532418748615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2497 " "Implemented 2497 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1532418748615 ""} { "Info" "ICUT_CUT_TM_RAMS" "102 " "Implemented 102 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1532418748615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1532418748615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "551 " "Peak virtual memory: 551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532418748645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 24 15:52:28 2018 " "Processing ended: Tue Jul 24 15:52:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532418748645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532418748645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532418748645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1532418748645 ""}
