Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Sun Dec 11 11:34:55 2016
| Host             : en-ec-ecelinux-02.coecis.cornell.edu running 64-bit Red Hat Enterprise Linux Server release 7.2 (Maipo)
| Command          : report_power -file xillydemo_power_routed.rpt -pb xillydemo_power_summary_routed.pb -rpx xillydemo_power_routed.rpx
| Design           : xillydemo
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.033 |
| Dynamic (W)              | 1.864 |
| Device Static (W)        | 0.170 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 61.5  |
| Junction Temperature (C) | 48.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.046 |        6 |       --- |             --- |
| Slice Logic              |     0.045 |    27797 |       --- |             --- |
|   LUT as Logic           |     0.037 |    10880 |     53200 |           20.45 |
|   CARRY4                 |     0.004 |     1127 |     13300 |            8.47 |
|   Register               |     0.003 |    11485 |    106400 |           10.79 |
|   LUT as Shift Register  |    <0.001 |      302 |     17400 |            1.74 |
|   LUT as Distributed RAM |    <0.001 |      464 |     17400 |            2.67 |
|   F7/F8 Muxes            |    <0.001 |      290 |     53200 |            0.55 |
|   Others                 |     0.000 |     1880 |       --- |             --- |
| Signals                  |     0.057 |    20807 |       --- |             --- |
| Block RAM                |     0.008 |       79 |       140 |           56.43 |
| PLL                      |     0.107 |        1 |         4 |           25.00 |
| DSPs                     |     0.021 |       28 |       220 |           12.73 |
| I/O                      |     0.046 |       85 |       200 |           42.50 |
| PS7                      |     1.533 |        1 |       --- |             --- |
| Static Power             |     0.170 |          |           |                 |
| Total                    |     2.033 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.209 |       0.188 |      0.021 |
| Vccaux    |       1.800 |     0.076 |       0.055 |      0.021 |
| Vcco33    |       3.300 |     0.014 |       0.013 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.000 |      0.007 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.757 |       0.722 |      0.034 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------+---------------------------------------------------------------------------------------------+-----------------+
| Clock               | Domain                                                                                      | Constraint (ns) |
+---------------------+---------------------------------------------------------------------------------------------+-----------------+
| clk_fpga_1          | xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]      |            10.0 |
| gclk                | clk_100                                                                                     |            10.0 |
| vga_clk_ins/clk_fb  | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clk_fb  |            40.0 |
| vga_clk_ins/clkout0 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0 |            15.4 |
+---------------------+---------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------+-----------+
| Name                                                                         | Power (W) |
+------------------------------------------------------------------------------+-----------+
| xillydemo                                                                    |     1.864 |
|   PS_GPIO_IOBUF[0]_inst                                                      |    <0.001 |
|   PS_GPIO_IOBUF[10]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[11]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[12]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[13]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[14]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[15]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[16]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[17]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[18]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[19]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[1]_inst                                                      |    <0.001 |
|   PS_GPIO_IOBUF[20]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[21]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[22]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[23]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[24]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[25]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[26]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[27]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[28]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[29]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[2]_inst                                                      |    <0.001 |
|   PS_GPIO_IOBUF[30]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[31]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[32]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[33]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[34]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[35]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[36]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[37]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[38]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[39]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[3]_inst                                                      |    <0.001 |
|   PS_GPIO_IOBUF[40]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[41]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[42]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[43]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[44]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[45]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[46]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[47]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[48]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[49]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[4]_inst                                                      |    <0.001 |
|   PS_GPIO_IOBUF[50]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[51]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[52]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[53]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[54]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[55]_inst                                                     |    <0.001 |
|   PS_GPIO_IOBUF[5]_inst                                                      |    <0.001 |
|   PS_GPIO_IOBUF[6]_inst                                                      |    <0.001 |
|   PS_GPIO_IOBUF[7]_inst                                                      |    <0.001 |
|   PS_GPIO_IOBUF[8]_inst                                                      |    <0.001 |
|   PS_GPIO_IOBUF[9]_inst                                                      |    <0.001 |
|   audio                                                                      |     0.003 |
|     playback_fifo                                                            |    <0.001 |
|       U0                                                                     |    <0.001 |
|         inst_fifo_gen                                                        |    <0.001 |
|           gconvfifo.rf                                                       |    <0.001 |
|             grf.rf                                                           |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                 grss.rsts                                                    |    <0.001 |
|                   c1                                                         |    <0.001 |
|                   c2                                                         |     0.000 |
|                 rpntr                                                        |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                 gwss.wsts                                                    |    <0.001 |
|                   c0                                                         |    <0.001 |
|                   c1                                                         |     0.000 |
|                 wpntr                                                        |    <0.001 |
|               gntv_or_sync_fifo.mem                                          |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                   inst_blk_mem_gen                                           |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                       valid.cstr                                             |    <0.001 |
|                         ramloop[0].ram.r                                     |    <0.001 |
|                           prim_noinit.ram                                    |    <0.001 |
|     record_fifo                                                              |     0.001 |
|       U0                                                                     |     0.001 |
|         inst_fifo_gen                                                        |     0.001 |
|           gconvfifo.rf                                                       |     0.001 |
|             grf.rf                                                           |     0.001 |
|               gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                 grss.rsts                                                    |    <0.001 |
|                   c1                                                         |    <0.001 |
|                   c2                                                         |    <0.001 |
|                 rpntr                                                        |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                 gwss.wsts                                                    |    <0.001 |
|                   c0                                                         |    <0.001 |
|                   c1                                                         |    <0.001 |
|                 wpntr                                                        |    <0.001 |
|               gntv_or_sync_fifo.mem                                          |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                   inst_blk_mem_gen                                           |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                       valid.cstr                                             |    <0.001 |
|                         ramloop[0].ram.r                                     |    <0.001 |
|                           prim_noinit.ram                                    |    <0.001 |
|   demoarray_reg_0_31_0_0                                                     |    <0.001 |
|   demoarray_reg_0_31_1_1                                                     |    <0.001 |
|   demoarray_reg_0_31_2_2                                                     |    <0.001 |
|   demoarray_reg_0_31_3_3                                                     |    <0.001 |
|   demoarray_reg_0_31_4_4                                                     |    <0.001 |
|   demoarray_reg_0_31_5_5                                                     |    <0.001 |
|   demoarray_reg_0_31_6_6                                                     |    <0.001 |
|   demoarray_reg_0_31_7_7                                                     |    <0.001 |
|   fifo_32_0                                                                  |     0.002 |
|     U0                                                                       |     0.002 |
|       inst_fifo_gen                                                          |     0.002 |
|         gconvfifo.rf                                                         |     0.002 |
|           grf.rf                                                             |     0.002 |
|             gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|               grss.rsts                                                      |    <0.001 |
|                 c1                                                           |    <0.001 |
|                 c2                                                           |     0.000 |
|               rpntr                                                          |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|               gwss.wsts                                                      |    <0.001 |
|                 c0                                                           |    <0.001 |
|                 c1                                                           |     0.000 |
|               wpntr                                                          |    <0.001 |
|             gntv_or_sync_fifo.mem                                            |     0.002 |
|               gbm.gbmg.gbmga.ngecc.bmg                                       |     0.002 |
|                 inst_blk_mem_gen                                             |     0.002 |
|                   gnbram.gnativebmg.native_blk_mem_gen                       |     0.002 |
|                     valid.cstr                                               |     0.002 |
|                       ramloop[0].ram.r                                       |     0.002 |
|                         prim_noinit.ram                                      |     0.002 |
|   fifo_32_1                                                                  |     0.001 |
|     U0                                                                       |     0.001 |
|       inst_fifo_gen                                                          |     0.001 |
|         gconvfifo.rf                                                         |     0.001 |
|           grf.rf                                                             |     0.001 |
|             gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|               grss.rsts                                                      |    <0.001 |
|                 c1                                                           |     0.000 |
|                 c2                                                           |     0.000 |
|               rpntr                                                          |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|               gwss.wsts                                                      |    <0.001 |
|                 c0                                                           |    <0.001 |
|                 c1                                                           |     0.000 |
|               wpntr                                                          |    <0.001 |
|             gntv_or_sync_fifo.mem                                            |     0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                                       |     0.001 |
|                 inst_blk_mem_gen                                             |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                       |     0.001 |
|                     valid.cstr                                               |     0.001 |
|                       ramloop[0].ram.r                                       |     0.001 |
|                         prim_noinit.ram                                      |     0.001 |
|   fifo_8                                                                     |     0.001 |
|     U0                                                                       |     0.001 |
|       inst_fifo_gen                                                          |     0.001 |
|         gconvfifo.rf                                                         |     0.001 |
|           grf.rf                                                             |     0.001 |
|             gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|               grss.rsts                                                      |    <0.001 |
|                 c1                                                           |    <0.001 |
|                 c2                                                           |     0.000 |
|               rpntr                                                          |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|               gwss.wsts                                                      |    <0.001 |
|                 c0                                                           |    <0.001 |
|                 c1                                                           |     0.000 |
|               wpntr                                                          |    <0.001 |
|             gntv_or_sync_fifo.mem                                            |    <0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                                       |    <0.001 |
|                 inst_blk_mem_gen                                             |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                       |    <0.001 |
|                     valid.cstr                                               |    <0.001 |
|                       ramloop[0].ram.r                                       |    <0.001 |
|                         prim_noinit.ram                                      |    <0.001 |
|   litearray0_reg_0_31_0_0                                                    |    <0.001 |
|   litearray0_reg_0_31_1_1                                                    |    <0.001 |
|   litearray0_reg_0_31_2_2                                                    |    <0.001 |
|   litearray0_reg_0_31_3_3                                                    |    <0.001 |
|   litearray0_reg_0_31_4_4                                                    |    <0.001 |
|   litearray0_reg_0_31_5_5                                                    |    <0.001 |
|   litearray0_reg_0_31_6_6                                                    |    <0.001 |
|   litearray0_reg_0_31_7_7                                                    |    <0.001 |
|   litearray1_reg_0_31_0_0                                                    |    <0.001 |
|   litearray1_reg_0_31_1_1                                                    |    <0.001 |
|   litearray1_reg_0_31_2_2                                                    |    <0.001 |
|   litearray1_reg_0_31_3_3                                                    |    <0.001 |
|   litearray1_reg_0_31_4_4                                                    |    <0.001 |
|   litearray1_reg_0_31_5_5                                                    |    <0.001 |
|   litearray1_reg_0_31_6_6                                                    |    <0.001 |
|   litearray1_reg_0_31_7_7                                                    |    <0.001 |
|   litearray2_reg_0_31_0_0                                                    |    <0.001 |
|   litearray2_reg_0_31_1_1                                                    |    <0.001 |
|   litearray2_reg_0_31_2_2                                                    |    <0.001 |
|   litearray2_reg_0_31_3_3                                                    |    <0.001 |
|   litearray2_reg_0_31_4_4                                                    |    <0.001 |
|   litearray2_reg_0_31_5_5                                                    |    <0.001 |
|   litearray2_reg_0_31_6_6                                                    |    <0.001 |
|   litearray2_reg_0_31_7_7                                                    |    <0.001 |
|   litearray3_reg_0_31_0_0                                                    |    <0.001 |
|   litearray3_reg_0_31_1_1                                                    |    <0.001 |
|   litearray3_reg_0_31_2_2                                                    |    <0.001 |
|   litearray3_reg_0_31_3_3                                                    |    <0.001 |
|   litearray3_reg_0_31_4_4                                                    |    <0.001 |
|   litearray3_reg_0_31_5_5                                                    |    <0.001 |
|   litearray3_reg_0_31_6_6                                                    |    <0.001 |
|   litearray3_reg_0_31_7_7                                                    |    <0.001 |
|   smb_sdata_IOBUF_inst                                                       |     0.000 |
|   smbus                                                                      |     0.001 |
|     fifo                                                                     |    <0.001 |
|       U0                                                                     |    <0.001 |
|         inst_fifo_gen                                                        |    <0.001 |
|           gconvfifo.rf                                                       |    <0.001 |
|             grf.rf                                                           |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                 grss.rsts                                                    |    <0.001 |
|                   c1                                                         |    <0.001 |
|                   c2                                                         |     0.000 |
|                 rpntr                                                        |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                 gwss.wsts                                                    |    <0.001 |
|                   c0                                                         |    <0.001 |
|                   c1                                                         |     0.000 |
|                 wpntr                                                        |    <0.001 |
|               gntv_or_sync_fifo.mem                                          |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                   inst_blk_mem_gen                                           |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                       valid.cstr                                             |    <0.001 |
|                         ramloop[0].ram.r                                     |    <0.001 |
|                           prim_noinit.ram                                    |    <0.001 |
|   test_fpga_design                                                           |     0.114 |
|     dut_fadd_32ns_32ns_32_5_full_dsp_U37                                     |     0.006 |
|       dut_ap_fadd_3_full_dsp_32_u                                            |     0.005 |
|         U0                                                                   |     0.005 |
|           i_synth                                                            |     0.005 |
|             ADDSUB_OP.ADDSUB                                                 |     0.005 |
|               SPEED_OP.DSP.OP                                                |     0.005 |
|                 A_IP_DELAY                                                   |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 B_IP_DELAY                                                   |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 DSP48E1_BODY.ALIGN_ADD                                       |     0.001 |
|                   DSP2                                                       |     0.001 |
|                   ZERO_14_DET.CARRY_MUX                                      |     0.000 |
|                   ZERO_14_DET.ZERO_DET                                       |    <0.001 |
|                     CARRY_ZERO_DET                                           |    <0.001 |
|                   Z_14_LZD_DELAY                                             |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                 DSP48E1_BODY.EXP                                             |     0.001 |
|                   A_EXP_DELAY                                                |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   A_SIGN_DELAY                                               |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   BMA_EXP_DELAY                                              |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   B_EXP_DELAY                                                |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   B_SIGN_DELAY                                               |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   CANCELLATION_DELAY                                         |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   COND_DET_A                                                 |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                              |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                             |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                             |    <0.001 |
|                       CARRY_ZERO_DET                                         |    <0.001 |
|                   COND_DET_B                                                 |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                              |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                             |     0.000 |
|                       i_pipe                                                 |     0.000 |
|                   DET_SIGN_DELAY                                             |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   EXP_OFF.LRG_EXP_DELAY                                      |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   EXP_OFF.STRUCT_ADD                                         |    <0.001 |
|                   NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                   |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   NUMB_CMP                                                   |    <0.001 |
|                     NOT_FAST.CMP                                             |    <0.001 |
|                       C_CHAIN                                                |    <0.001 |
|                   STATE_DELAY                                                |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   SUB_DELAY                                                  |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   merged_sub_mux.STRUCT_ADD                                  |    <0.001 |
|                 DSP48E1_BODY.NORM_RND                                        |     0.001 |
|                   FULL_USAGE_DSP.LOD                                         |    <0.001 |
|                   FULL_USAGE_DSP.MSBS_DELAY                                  |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   FULL_USAGE_DSP.ROUND_BIT_DELAY                             |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   FULL_USAGE_DSP.SHIFT_RND                                   |     0.001 |
|     dut_fdiv_32ns_32ns_32_16_U38                                             |     0.016 |
|       dut_ap_fdiv_14_no_dsp_32_u                                             |     0.016 |
|         U0                                                                   |     0.016 |
|           i_synth                                                            |     0.016 |
|             DIV_OP.SPD.OP                                                    |     0.016 |
|               EXP                                                            |    <0.001 |
|                 DIV_BY_ZERO_DEL                                              |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 EXP_PRE_RND_DEL                                              |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 EXP_SIG_DEL                                                  |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 FLOW_DEC_DEL                                                 |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 INV_OP_DEL                                                   |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 SIGN_UP_DELAY                                                |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 STATE_DELAY                                                  |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 STATE_UP_DELAY                                               |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|               MANT_DIV                                                       |     0.015 |
|                 RT[0].ADDSUB                                                 |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                 RT[10].ADDSUB                                                |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                 RT[11].ADDSUB                                                |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                     Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                 RT[11].MANT_DEL                                              |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 RT[12].ADDSUB                                                |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                 RT[13].ADDSUB                                                |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                     Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                 RT[13].MANT_DEL                                              |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 RT[14].ADDSUB                                                |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                 RT[15].ADDSUB                                                |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                     Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                 RT[15].MANT_DEL                                              |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 RT[16].ADDSUB                                                |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                 RT[17].ADDSUB                                                |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                     Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                 RT[17].MANT_DEL                                              |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 RT[18].ADDSUB                                                |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                 RT[19].ADDSUB                                                |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                     Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                 RT[19].MANT_DEL                                              |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 RT[1].ADDSUB                                                 |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                     Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                 RT[1].MANT_DEL                                               |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 RT[1].Q_DEL                                                  |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 RT[20].ADDSUB                                                |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                 RT[21].ADDSUB                                                |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                     Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                 RT[21].MANT_DEL                                              |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 RT[22].ADDSUB                                                |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                 RT[23].ADDSUB                                                |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                     Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                 RT[23].MANT_DEL                                              |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 RT[23].Q_DEL                                                 |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 RT[24].ADDSUB                                                |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                 RT[25].ADDSUB                                                |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                     Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                 RT[25].Q_DEL                                                 |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 RT[2].ADDSUB                                                 |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                 RT[3].ADDSUB                                                 |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                     Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                 RT[3].MANT_DEL                                               |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 RT[4].ADDSUB                                                 |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                 RT[5].ADDSUB                                                 |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                     Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                 RT[5].MANT_DEL                                               |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 RT[6].ADDSUB                                                 |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                 RT[7].ADDSUB                                                 |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                     Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                 RT[7].MANT_DEL                                               |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 RT[8].ADDSUB                                                 |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                 RT[9].ADDSUB                                                 |    <0.001 |
|                   ADDSUB                                                     |    <0.001 |
|                     Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                 RT[9].MANT_DEL                                               |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|               OP                                                             |    <0.001 |
|               ROUND                                                          |    <0.001 |
|                 EXP_ADD.ADD                                                  |    <0.001 |
|                 LOGIC.RND1                                                   |    <0.001 |
|                 LOGIC.RND2                                                   |    <0.001 |
|                 RND_BIT_GEN                                                  |    <0.001 |
|                   NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                        |    <0.001 |
|     dut_uitofp_64ns_32_6_U39                                                 |    <0.001 |
|       dut_ap_uitofp_4_no_dsp_64_u                                            |    <0.001 |
|         U0                                                                   |    <0.001 |
|           i_synth                                                            |    <0.001 |
|             FIX_TO_FLT_OP.SPD.OP                                             |    <0.001 |
|               EXP                                                            |    <0.001 |
|                 ZERO_DELAY                                                   |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|               LZE                                                            |    <0.001 |
|                 ENCODE[0].DIST_DEL                                           |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 ENCODE[0].MUX_0                                              |    <0.001 |
|                   OP_DEL                                                     |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                 ENCODE[0].MUX_Z                                              |    <0.001 |
|                   OP_DEL                                                     |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                 ENCODE[1].DIST_DEL                                           |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 ENCODE[1].MUX_0                                              |    <0.001 |
|                   OP_DEL                                                     |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                 TWO.DIST_DEL                                                 |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 ZERO_DET_CC_1                                                |     0.000 |
|                 ZERO_DET_CC_2.CC                                             |     0.000 |
|               NEED_Z_DET.Z_DET                                               |    <0.001 |
|                 ENCODE[0].Z_DET_DEL                                          |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 ENCODE[1].Z_DET_DEL                                          |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 ENCODE[2].Z_DET_DEL                                          |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|               NORM_SHIFT                                                     |    <0.001 |
|                 MUX_LOOP[0].DEL_SHIFT                                        |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 MUX_LOOP[1].DEL_SHIFT                                        |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 MUX_LOOP[2].DEL_SHIFT                                        |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|               OP                                                             |    <0.001 |
|               ROUND                                                          |    <0.001 |
|                 LOGIC.RND1                                                   |    <0.001 |
|                 LOGIC.RND2                                                   |    <0.001 |
|                 RND_BIT_GEN                                                  |     0.000 |
|                   NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                        |     0.000 |
|     grp_dut_mfcc_fu_119                                                      |     0.090 |
|       M_U                                                                    |    <0.001 |
|         dut_mfcc_M_ram_U                                                     |    <0.001 |
|       X_U                                                                    |    <0.001 |
|         dut_mfcc_z_ram_U                                                     |    <0.001 |
|       dut_fadd_32ns_32ns_32_5_full_dsp_U23                                   |     0.008 |
|         dut_ap_fadd_3_full_dsp_32_u                                          |     0.007 |
|           U0                                                                 |     0.007 |
|             i_synth                                                          |     0.007 |
|               ADDSUB_OP.ADDSUB                                               |     0.007 |
|                 SPEED_OP.DSP.OP                                              |     0.007 |
|                   A_IP_DELAY                                                 |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   B_IP_DELAY                                                 |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   DSP48E1_BODY.ALIGN_ADD                                     |     0.001 |
|                     DSP2                                                     |     0.001 |
|                     ZERO_14_DET.CARRY_MUX                                    |     0.000 |
|                     ZERO_14_DET.ZERO_DET                                     |    <0.001 |
|                       CARRY_ZERO_DET                                         |    <0.001 |
|                     Z_14_LZD_DELAY                                           |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                   DSP48E1_BODY.EXP                                           |     0.003 |
|                     A_EXP_DELAY                                              |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     A_SIGN_DELAY                                             |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     BMA_EXP_DELAY                                            |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     B_EXP_DELAY                                              |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     B_SIGN_DELAY                                             |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     CANCELLATION_DELAY                                       |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     COND_DET_A                                               |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                            |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                           |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                           |    <0.001 |
|                         CARRY_ZERO_DET                                       |    <0.001 |
|                     COND_DET_B                                               |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                            |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                           |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                           |    <0.001 |
|                         CARRY_ZERO_DET                                       |    <0.001 |
|                     DET_SIGN_DELAY                                           |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     EXP_OFF.LRG_EXP_DELAY                                    |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     EXP_OFF.STRUCT_ADD                                       |    <0.001 |
|                     NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                 |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     NUMB_CMP                                                 |    <0.001 |
|                       NOT_FAST.CMP                                           |    <0.001 |
|                         C_CHAIN                                              |    <0.001 |
|                     STATE_DELAY                                              |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     SUB_DELAY                                                |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     merged_sub_mux.STRUCT_ADD                                |    <0.001 |
|                   DSP48E1_BODY.NORM_RND                                      |     0.001 |
|                     FULL_USAGE_DSP.LOD                                       |    <0.001 |
|                     FULL_USAGE_DSP.MSBS_DELAY                                |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     FULL_USAGE_DSP.ROUND_BIT_DELAY                           |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     FULL_USAGE_DSP.SHIFT_RND                                 |     0.001 |
|       dut_fdiv_32ns_32ns_32_16_U25                                           |     0.017 |
|         dut_ap_fdiv_14_no_dsp_32_u                                           |     0.017 |
|           U0                                                                 |     0.017 |
|             i_synth                                                          |     0.017 |
|               DIV_OP.SPD.OP                                                  |     0.017 |
|                 EXP                                                          |    <0.001 |
|                   DIV_BY_ZERO_DEL                                            |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   EXP_PRE_RND_DEL                                            |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   EXP_SIG_DEL                                                |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   FLOW_DEC_DEL                                               |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   INV_OP_DEL                                                 |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   STATE_DELAY                                                |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   STATE_UP_DELAY                                             |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                 MANT_DIV                                                     |     0.015 |
|                   RT[0].ADDSUB                                               |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                   RT[10].ADDSUB                                              |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                   RT[11].ADDSUB                                              |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                       Q_DEL                                                  |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                   RT[11].MANT_DEL                                            |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   RT[12].ADDSUB                                              |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                   RT[13].ADDSUB                                              |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                       Q_DEL                                                  |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                   RT[13].MANT_DEL                                            |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   RT[14].ADDSUB                                              |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                   RT[15].ADDSUB                                              |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                       Q_DEL                                                  |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                   RT[15].MANT_DEL                                            |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   RT[16].ADDSUB                                              |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                   RT[17].ADDSUB                                              |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                       Q_DEL                                                  |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                   RT[17].MANT_DEL                                            |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   RT[18].ADDSUB                                              |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                   RT[19].ADDSUB                                              |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                       Q_DEL                                                  |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                   RT[19].MANT_DEL                                            |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   RT[1].ADDSUB                                               |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                       Q_DEL                                                  |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                   RT[1].MANT_DEL                                             |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   RT[1].Q_DEL                                                |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   RT[20].ADDSUB                                              |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                   RT[21].ADDSUB                                              |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                       Q_DEL                                                  |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                   RT[21].MANT_DEL                                            |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   RT[22].ADDSUB                                              |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                   RT[23].ADDSUB                                              |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                       Q_DEL                                                  |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                   RT[23].MANT_DEL                                            |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   RT[23].Q_DEL                                               |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   RT[24].ADDSUB                                              |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                   RT[25].ADDSUB                                              |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                       Q_DEL                                                  |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                   RT[25].Q_DEL                                               |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   RT[2].ADDSUB                                               |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                   RT[3].ADDSUB                                               |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                       Q_DEL                                                  |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                   RT[3].MANT_DEL                                             |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   RT[4].ADDSUB                                               |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                   RT[5].ADDSUB                                               |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                       Q_DEL                                                  |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                   RT[5].MANT_DEL                                             |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   RT[6].ADDSUB                                               |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                   RT[7].ADDSUB                                               |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                       Q_DEL                                                  |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                   RT[7].MANT_DEL                                             |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   RT[8].ADDSUB                                               |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                   RT[9].ADDSUB                                               |    <0.001 |
|                     ADDSUB                                                   |    <0.001 |
|                       Q_DEL                                                  |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                   RT[9].MANT_DEL                                             |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                 OP                                                           |    <0.001 |
|                 ROUND                                                        |    <0.001 |
|                   EXP_ADD.ADD                                                |    <0.001 |
|                   LOGIC.RND1                                                 |    <0.001 |
|                   LOGIC.RND2                                                 |    <0.001 |
|                   RND_BIT_GEN                                                |    <0.001 |
|                     NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                      |    <0.001 |
|       dut_flog_32ns_32ns_32_13_full_dsp_U27                                  |     0.028 |
|         dut_ap_flog_11_full_dsp_32_u                                         |     0.028 |
|           U0                                                                 |     0.028 |
|             i_synth                                                          |     0.028 |
|               LOG_OP.OP                                                      |     0.028 |
|                 exp_sign_to_recombination_delay                              |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 exponent_proc                                                |     0.003 |
|                   ccm                                                        |     0.002 |
|                     gCCM.iCCM                                                |     0.002 |
|                       use_ccm_core.ccm_core                                  |     0.002 |
|                         b0g2.b1g4.bg[0].use_dist_ram.dg1.dmem                |    <0.001 |
|                           sp_mem.dist_mem.dmg0                               |    <0.001 |
|                         b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1            |     0.001 |
|                         b0g2.b1g4.bg[1].use_dist_ram.dg1.dmem                |    <0.001 |
|                           sp_mem.dist_mem.dmg0                               |    <0.001 |
|                   check_zero                                                 |    <0.001 |
|                     WIDE_AND                                                 |    <0.001 |
|                   e_sum_del_to_ccm_delay                                     |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   exp_no_bias_delay                                          |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   exp_zero_delay                                             |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   g_adder_e_sum.sum_i_delay                                  |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   sign_delay                                                 |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                 firstbit_taylor_delay                                        |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 input_processing                                             |     0.001 |
|                   check_leading_zeros                                        |    <0.001 |
|                     WIDE_AND                                                 |    <0.001 |
|                   complementer                                               |    <0.001 |
|                   fb_2s_comp_del                                             |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   leading_zero_count                                         |    <0.001 |
|                     ENCODE[0].DIST_DEL                                       |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     ENCODE[0].MUX_0                                          |    <0.001 |
|                       OP_DEL                                                 |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                     ZERO_DET_CC_1                                            |    <0.001 |
|                     ZERO_DET_CC_2.CC                                         |    <0.001 |
|                   shift_mux                                                  |    <0.001 |
|                   single_one_detect                                          |    <0.001 |
|                   trailing_bits_delay                                        |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   twos_comp_del                                              |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                 normaliser                                                   |     0.002 |
|                   normalize_1                                                |     0.002 |
|                     LZE                                                      |    <0.001 |
|                       ENCODE[0].DIST_DEL                                     |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                       ENCODE[0].MUX_0                                        |    <0.001 |
|                         OP_DEL                                               |    <0.001 |
|                           i_pipe                                             |    <0.001 |
|                       ENCODE[0].MUX_Z                                        |    <0.001 |
|                         OP_DEL                                               |    <0.001 |
|                           i_pipe                                             |    <0.001 |
|                       ZERO_DET_CC_1                                          |    <0.001 |
|                       ZERO_DET_CC_2.CC                                       |    <0.001 |
|                     NORM_SHIFT                                               |     0.001 |
|                       MUX_LOOP[0].DEL_SHIFT                                  |     0.001 |
|                         i_pipe                                               |     0.001 |
|                 recombination                                                |    <0.001 |
|                   result_delay                                               |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                 res_exp_hp_delay                                             |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 rr                                                           |     0.013 |
|                   L_path                                                     |     0.004 |
|                     g_A_delay[0].delay_address                               |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     g_A_delay[1].delay_address                               |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     g_adders[0].add                                          |    <0.001 |
|                       dsp.one.dsp48e1_add                                    |    <0.001 |
|                     g_adders[1].add                                          |     0.001 |
|                       dsp.one.dsp48e1_add                                    |     0.001 |
|                     g_mem[0].L_table                                         |     0.001 |
|                       delay_address                                          |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                     g_mem[0].stage_0.delay_special_case_address              |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     g_mem[1].L_table                                         |    <0.001 |
|                       delay_address                                          |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                     g_mem[2].L_table                                         |    <0.001 |
|                       delay_address                                          |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                   mul                                                        |     0.009 |
|                     dsp_mult.z1_mult                                         |     0.002 |
|                     gen_iter[1].rr_mult                                      |     0.004 |
|                       az_mult_no_combined_adder.az_mult                      |     0.001 |
|                         gDSP.gHYBRID.iHYBRID                                 |     0.001 |
|                           one_fabric_mult.bypass_delay                       |    <0.001 |
|                           one_fabric_mult.dsp_based.iDSP                     |     0.001 |
|                           one_fabric_mult.iLUT                               |    <0.001 |
|                       other_precision_bez_add.bez_add                        |    <0.001 |
|                         dsp.one.dsp48e1_add                                  |    <0.001 |
|                       zi_add_no_combined_adder.other_precision_zi_add.zi_add |     0.002 |
|                         dsp.one.dsp48e1_add                                  |     0.002 |
|                     gen_iter[2].rr_mult                                      |     0.003 |
|                       az_mult_no_combined_adder.az_mult                      |     0.001 |
|                         gDSP.gDSP_only.iDSP                                  |     0.001 |
|                       other_precision_bez_add.bez_add                        |    <0.001 |
|                         dsp.one.dsp48e1_add                                  |    <0.001 |
|                       zi_add_no_combined_adder.other_precision_zi_add.zi_add |    <0.001 |
|                         dsp.one.dsp48e1_add                                  |    <0.001 |
|                 special_detect                                               |    <0.001 |
|                   detector                                                   |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                              |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                             |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     MANT_LUTS.CHUNK_IS_ZERO_DEL                              |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                   exponent_is_one_detect                                     |    <0.001 |
|                     WIDE_AND                                                 |    <0.001 |
|                   input_sign_delay_balance                                   |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   specialcase_delay_balance                                  |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   x_is_plus_one_delay_balance                                |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                 taylor                                                       |     0.007 |
|                   gen_combiner_dsp48.addsub_comb                             |    <0.001 |
|                     dsp.one.dsp48e1_add                                      |    <0.001 |
|                   gen_combiner_dsp48.z_select_mux                            |     0.001 |
|                   gen_sum_addsub_dsp48.sum_addsub                            |     0.002 |
|                     dsp.one.dsp48e1_add                                      |     0.002 |
|                   other_precisions_z_plus_L_adder.z_plus_L_adder             |     0.001 |
|                     dsp.one.dsp48e1_add                                      |     0.001 |
|                   squarer                                                    |     0.001 |
|                     gDSP.gDSP_only.iDSP                                      |     0.001 |
|                   sum_addsub_control_delay                                   |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   use_hp_path_mux2_delay                                     |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   use_hp_path_to_mux_3_delay                                 |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   y0_hp_input_delay                                          |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   z_squarer_select                                           |    <0.001 |
|                 use_hp_path_lz_delay                                         |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 use_hp_path_to_rounder_delay                                 |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|                 y0_hp_delay                                                  |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|       dut_fmul_32ns_32ns_32_4_max_dsp_U24                                    |     0.006 |
|         dut_ap_fmul_2_max_dsp_32_u                                           |     0.005 |
|           U0                                                                 |     0.005 |
|             i_synth                                                          |     0.005 |
|               MULT.OP                                                        |     0.005 |
|                 EXP                                                          |    <0.001 |
|                   COND_DET_A                                                 |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                             |    <0.001 |
|                       CARRY_ZERO_DET                                         |    <0.001 |
|                   COND_DET_B                                                 |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                             |    <0.001 |
|                       CARRY_ZERO_DET                                         |    <0.001 |
|                   EXP_ADD.C_CHAIN                                            |    <0.001 |
|                   EXP_PRE_RND_DEL                                            |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   IP_SIGN_DELAY                                              |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   SIG_DELAY                                                  |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   STATE_DELAY                                                |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                 MULT                                                         |     0.002 |
|                   DSP48E1_SPD_SGL_VARIANT.FIX_MULT                           |     0.002 |
|                     DSP1                                                     |    <0.001 |
|                     DSP2                                                     |     0.002 |
|                 OP                                                           |     0.001 |
|                 R_AND_R                                                      |    <0.001 |
|                   LAT_OPT.FULL.R_AND_R                                       |    <0.001 |
|                     DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                           |    <0.001 |
|       dut_sitofp_32ns_32_6_U26                                               |     0.001 |
|         dut_ap_sitofp_4_no_dsp_32_u                                          |     0.001 |
|           U0                                                                 |     0.001 |
|             i_synth                                                          |     0.001 |
|               FIX_TO_FLT_OP.SPD.OP                                           |     0.001 |
|                 EXP                                                          |    <0.001 |
|                   ZERO_DELAY                                                 |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   a_is_signed.IP_SIGN_DELAY                                  |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                 FIXED_DATA_SIGNED.M_ABS                                      |    <0.001 |
|                   Q_DEL                                                      |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                 LZE                                                          |    <0.001 |
|                   ENCODE[0].DIST_DEL                                         |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   ENCODE[1].DIST_DEL                                         |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   ENCODE[1].MUX_0                                            |    <0.001 |
|                     OP_DEL                                                   |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                   ZERO_DET_CC_1                                              |    <0.001 |
|                   ZERO_DET_CC_2.CC                                           |    <0.001 |
|                 NEED_Z_DET.Z_DET                                             |    <0.001 |
|                   ENCODE[1].Z_DET_DEL                                        |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                   Z_C_DEL                                                    |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                 NORM_SHIFT                                                   |    <0.001 |
|                   MUX_LOOP[1].DEL_SHIFT                                      |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|                 OP                                                           |    <0.001 |
|                 ROUND                                                        |    <0.001 |
|                   LOGIC.RND1                                                 |     0.000 |
|                   LOGIC.RND2                                                 |    <0.001 |
|                   RND_BIT_GEN                                                |     0.000 |
|                     NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                      |     0.000 |
|                 Z_C_DEL                                                      |    <0.001 |
|                   i_pipe                                                     |    <0.001 |
|       grp_dut_knn_fu_616                                                     |     0.016 |
|         distance_U                                                           |    <0.001 |
|           dut_knn_distance_ram_U                                             |    <0.001 |
|             ram_reg_0_15_0_0                                                 |    <0.001 |
|             ram_reg_0_15_10_10                                               |    <0.001 |
|             ram_reg_0_15_11_11                                               |    <0.001 |
|             ram_reg_0_15_12_12                                               |    <0.001 |
|             ram_reg_0_15_13_13                                               |    <0.001 |
|             ram_reg_0_15_14_14                                               |    <0.001 |
|             ram_reg_0_15_15_15                                               |    <0.001 |
|             ram_reg_0_15_16_16                                               |    <0.001 |
|             ram_reg_0_15_17_17                                               |    <0.001 |
|             ram_reg_0_15_18_18                                               |    <0.001 |
|             ram_reg_0_15_19_19                                               |    <0.001 |
|             ram_reg_0_15_1_1                                                 |    <0.001 |
|             ram_reg_0_15_20_20                                               |    <0.001 |
|             ram_reg_0_15_21_21                                               |    <0.001 |
|             ram_reg_0_15_22_22                                               |    <0.001 |
|             ram_reg_0_15_23_23                                               |    <0.001 |
|             ram_reg_0_15_24_24                                               |    <0.001 |
|             ram_reg_0_15_25_25                                               |    <0.001 |
|             ram_reg_0_15_26_26                                               |    <0.001 |
|             ram_reg_0_15_27_27                                               |    <0.001 |
|             ram_reg_0_15_28_28                                               |    <0.001 |
|             ram_reg_0_15_29_29                                               |    <0.001 |
|             ram_reg_0_15_2_2                                                 |    <0.001 |
|             ram_reg_0_15_30_30                                               |    <0.001 |
|             ram_reg_0_15_31_31                                               |    <0.001 |
|             ram_reg_0_15_3_3                                                 |    <0.001 |
|             ram_reg_0_15_4_4                                                 |    <0.001 |
|             ram_reg_0_15_5_5                                                 |    <0.001 |
|             ram_reg_0_15_6_6                                                 |    <0.001 |
|             ram_reg_0_15_7_7                                                 |    <0.001 |
|             ram_reg_0_15_8_8                                                 |    <0.001 |
|             ram_reg_0_15_9_9                                                 |    <0.001 |
|         dut_fcmp_32ns_32ns_1_1_U16                                           |    <0.001 |
|           dut_ap_fcmp_0_no_dsp_32_u                                          |    <0.001 |
|             U0                                                               |    <0.001 |
|               i_synth                                                        |    <0.001 |
|                 COMP_OP.SPD.OP                                               |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                                      |    <0.001 |
|                     WIDE_AND                                                 |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                               |    <0.001 |
|                     CARRY_ZERO_DET                                           |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                             |     0.000 |
|                     WIDE_NOR                                                 |     0.000 |
|                   STRUCT_CMP.A_GT_B_DET                                      |    <0.001 |
|                     C_CHAIN                                                  |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                                |     0.000 |
|                     CARRY_ZERO_DET                                           |     0.000 |
|         dut_fsub_32ns_32ns_32_5_full_dsp_U13                                 |     0.008 |
|           dut_ap_fsub_3_full_dsp_32_u                                        |     0.007 |
|             U0                                                               |     0.007 |
|               i_synth                                                        |     0.007 |
|                 ADDSUB_OP.ADDSUB                                             |     0.007 |
|                   SPEED_OP.DSP.OP                                            |     0.007 |
|                     A_IP_DELAY                                               |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     B_IP_DELAY                                               |     0.001 |
|                       i_pipe                                                 |     0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                   |     0.001 |
|                       DSP2                                                   |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                                  |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                   |    <0.001 |
|                         CARRY_ZERO_DET                                       |    <0.001 |
|                       Z_14_LZD_DELAY                                         |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                     DSP48E1_BODY.EXP                                         |     0.003 |
|                       A_EXP_DELAY                                            |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                       A_SIGN_DELAY                                           |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                       BMA_EXP_DELAY                                          |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                       B_EXP_DELAY                                            |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                       B_SIGN_DELAY                                           |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                       CANCELLATION_DELAY                                     |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                       COND_DET_A                                             |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                          |    <0.001 |
|                           i_pipe                                             |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                         |    <0.001 |
|                           i_pipe                                             |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                         |    <0.001 |
|                           CARRY_ZERO_DET                                     |    <0.001 |
|                       COND_DET_B                                             |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                          |    <0.001 |
|                           i_pipe                                             |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                         |    <0.001 |
|                           i_pipe                                             |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                         |    <0.001 |
|                           CARRY_ZERO_DET                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                  |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                     |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY               |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                       NUMB_CMP                                               |    <0.001 |
|                         NOT_FAST.CMP                                         |    <0.001 |
|                           C_CHAIN                                            |    <0.001 |
|                       STATE_DELAY                                            |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                       SUB_DELAY                                              |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                              |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                    |     0.001 |
|                       FULL_USAGE_DSP.LOD                                     |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                              |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                         |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                               |     0.001 |
|         dut_sitofp_32ns_32_6_U15                                             |    <0.001 |
|           dut_ap_sitofp_4_no_dsp_32_u                                        |    <0.001 |
|             U0                                                               |    <0.001 |
|               i_synth                                                        |    <0.001 |
|                 FIX_TO_FLT_OP.SPD.OP                                         |    <0.001 |
|                   EXP                                                        |    <0.001 |
|                     ZERO_DELAY                                               |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     a_is_signed.IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                                    |    <0.001 |
|                     Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                   LZE                                                        |    <0.001 |
|                     ENCODE[0].DIST_DEL                                       |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     ENCODE[1].DIST_DEL                                       |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     ENCODE[1].MUX_0                                          |    <0.001 |
|                       OP_DEL                                                 |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                     ZERO_DET_CC_1                                            |    <0.001 |
|                     ZERO_DET_CC_2.CC                                         |    <0.001 |
|                   NEED_Z_DET.Z_DET                                           |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                                      |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     Z_C_DEL                                                  |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                   NORM_SHIFT                                                 |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                                    |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                   OP                                                         |    <0.001 |
|                   ROUND                                                      |    <0.001 |
|                     LOGIC.RND1                                               |     0.000 |
|                     LOGIC.RND2                                               |    <0.001 |
|                     RND_BIT_GEN                                              |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                    |     0.000 |
|                   Z_C_DEL                                                    |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|         dut_uitofp_32ns_32_6_U14                                             |     0.002 |
|           dut_ap_uitofp_4_no_dsp_32_u                                        |     0.002 |
|             U0                                                               |     0.002 |
|               i_synth                                                        |     0.002 |
|                 FIX_TO_FLT_OP.SPD.OP                                         |     0.002 |
|                   EXP                                                        |    <0.001 |
|                     ZERO_DELAY                                               |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     a_is_signed.IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                                    |    <0.001 |
|                   LZE                                                        |    <0.001 |
|                     ENCODE[0].DIST_DEL                                       |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     ENCODE[1].DIST_DEL                                       |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     ENCODE[1].MUX_0                                          |    <0.001 |
|                       OP_DEL                                                 |    <0.001 |
|                         i_pipe                                               |    <0.001 |
|                     TWO.DIST_DEL                                             |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     ZERO_DET_CC_1                                            |    <0.001 |
|                     ZERO_DET_CC_2.CC                                         |    <0.001 |
|                   NEED_Z_DET.Z_DET                                           |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                                      |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     ENCODE[2].Z_DET_DEL                                      |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     Z_C_DEL                                                  |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                   NORM_SHIFT                                                 |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                                    |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                     MUX_LOOP[2].DEL_SHIFT                                    |    <0.001 |
|                       i_pipe                                                 |    <0.001 |
|                   OP                                                         |    <0.001 |
|                   ROUND                                                      |    <0.001 |
|                     LOGIC.RND1                                               |     0.000 |
|                     LOGIC.RND2                                               |    <0.001 |
|                     RND_BIT_GEN                                              |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                    |     0.000 |
|                   Z_C_DEL                                                    |    <0.001 |
|                     i_pipe                                                   |    <0.001 |
|         group_U                                                              |    <0.001 |
|           dut_knn_min_distance_ram_U                                         |    <0.001 |
|             ram_reg_0_15_0_0                                                 |    <0.001 |
|             ram_reg_0_15_0_0__0                                              |    <0.001 |
|             ram_reg_0_15_0_0__1                                              |    <0.001 |
|             ram_reg_0_15_0_0__10                                             |    <0.001 |
|             ram_reg_0_15_0_0__11                                             |    <0.001 |
|             ram_reg_0_15_0_0__12                                             |    <0.001 |
|             ram_reg_0_15_0_0__13                                             |    <0.001 |
|             ram_reg_0_15_0_0__14                                             |    <0.001 |
|             ram_reg_0_15_0_0__15                                             |    <0.001 |
|             ram_reg_0_15_0_0__16                                             |    <0.001 |
|             ram_reg_0_15_0_0__17                                             |    <0.001 |
|             ram_reg_0_15_0_0__18                                             |    <0.001 |
|             ram_reg_0_15_0_0__19                                             |    <0.001 |
|             ram_reg_0_15_0_0__2                                              |    <0.001 |
|             ram_reg_0_15_0_0__20                                             |    <0.001 |
|             ram_reg_0_15_0_0__21                                             |    <0.001 |
|             ram_reg_0_15_0_0__22                                             |    <0.001 |
|             ram_reg_0_15_0_0__23                                             |    <0.001 |
|             ram_reg_0_15_0_0__24                                             |    <0.001 |
|             ram_reg_0_15_0_0__25                                             |    <0.001 |
|             ram_reg_0_15_0_0__26                                             |    <0.001 |
|             ram_reg_0_15_0_0__27                                             |    <0.001 |
|             ram_reg_0_15_0_0__28                                             |    <0.001 |
|             ram_reg_0_15_0_0__29                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                              |    <0.001 |
|             ram_reg_0_15_0_0__30                                             |    <0.001 |
|             ram_reg_0_15_0_0__31                                             |    <0.001 |
|             ram_reg_0_15_0_0__32                                             |    <0.001 |
|             ram_reg_0_15_0_0__33                                             |    <0.001 |
|             ram_reg_0_15_0_0__34                                             |    <0.001 |
|             ram_reg_0_15_0_0__35                                             |    <0.001 |
|             ram_reg_0_15_0_0__36                                             |    <0.001 |
|             ram_reg_0_15_0_0__37                                             |    <0.001 |
|             ram_reg_0_15_0_0__38                                             |    <0.001 |
|             ram_reg_0_15_0_0__39                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                              |    <0.001 |
|             ram_reg_0_15_0_0__40                                             |    <0.001 |
|             ram_reg_0_15_0_0__41                                             |    <0.001 |
|             ram_reg_0_15_0_0__42                                             |    <0.001 |
|             ram_reg_0_15_0_0__43                                             |    <0.001 |
|             ram_reg_0_15_0_0__44                                             |    <0.001 |
|             ram_reg_0_15_0_0__45                                             |    <0.001 |
|             ram_reg_0_15_0_0__46                                             |    <0.001 |
|             ram_reg_0_15_0_0__47                                             |    <0.001 |
|             ram_reg_0_15_0_0__48                                             |    <0.001 |
|             ram_reg_0_15_0_0__49                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                              |    <0.001 |
|             ram_reg_0_15_0_0__50                                             |    <0.001 |
|             ram_reg_0_15_0_0__51                                             |    <0.001 |
|             ram_reg_0_15_0_0__52                                             |    <0.001 |
|             ram_reg_0_15_0_0__53                                             |    <0.001 |
|             ram_reg_0_15_0_0__54                                             |    <0.001 |
|             ram_reg_0_15_0_0__55                                             |    <0.001 |
|             ram_reg_0_15_0_0__56                                             |    <0.001 |
|             ram_reg_0_15_0_0__57                                             |    <0.001 |
|             ram_reg_0_15_0_0__58                                             |    <0.001 |
|             ram_reg_0_15_0_0__59                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                              |    <0.001 |
|             ram_reg_0_15_0_0__60                                             |    <0.001 |
|             ram_reg_0_15_0_0__61                                             |    <0.001 |
|             ram_reg_0_15_0_0__62                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                              |    <0.001 |
|             ram_reg_0_15_0_0__8                                              |    <0.001 |
|             ram_reg_0_15_0_0__9                                              |    <0.001 |
|         min_distance_U                                                       |    <0.001 |
|           dut_knn_min_distance_ram_U                                         |    <0.001 |
|             ram_reg_0_15_0_0                                                 |    <0.001 |
|             ram_reg_0_15_0_0__0                                              |    <0.001 |
|             ram_reg_0_15_0_0__1                                              |    <0.001 |
|             ram_reg_0_15_0_0__10                                             |    <0.001 |
|             ram_reg_0_15_0_0__11                                             |    <0.001 |
|             ram_reg_0_15_0_0__12                                             |    <0.001 |
|             ram_reg_0_15_0_0__13                                             |    <0.001 |
|             ram_reg_0_15_0_0__14                                             |    <0.001 |
|             ram_reg_0_15_0_0__15                                             |    <0.001 |
|             ram_reg_0_15_0_0__16                                             |    <0.001 |
|             ram_reg_0_15_0_0__17                                             |    <0.001 |
|             ram_reg_0_15_0_0__18                                             |    <0.001 |
|             ram_reg_0_15_0_0__19                                             |    <0.001 |
|             ram_reg_0_15_0_0__2                                              |    <0.001 |
|             ram_reg_0_15_0_0__20                                             |    <0.001 |
|             ram_reg_0_15_0_0__21                                             |    <0.001 |
|             ram_reg_0_15_0_0__22                                             |    <0.001 |
|             ram_reg_0_15_0_0__23                                             |    <0.001 |
|             ram_reg_0_15_0_0__24                                             |    <0.001 |
|             ram_reg_0_15_0_0__25                                             |    <0.001 |
|             ram_reg_0_15_0_0__26                                             |    <0.001 |
|             ram_reg_0_15_0_0__27                                             |    <0.001 |
|             ram_reg_0_15_0_0__28                                             |    <0.001 |
|             ram_reg_0_15_0_0__29                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                              |    <0.001 |
|             ram_reg_0_15_0_0__30                                             |    <0.001 |
|             ram_reg_0_15_0_0__31                                             |    <0.001 |
|             ram_reg_0_15_0_0__32                                             |    <0.001 |
|             ram_reg_0_15_0_0__33                                             |    <0.001 |
|             ram_reg_0_15_0_0__34                                             |    <0.001 |
|             ram_reg_0_15_0_0__35                                             |    <0.001 |
|             ram_reg_0_15_0_0__36                                             |    <0.001 |
|             ram_reg_0_15_0_0__37                                             |    <0.001 |
|             ram_reg_0_15_0_0__38                                             |    <0.001 |
|             ram_reg_0_15_0_0__39                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                              |    <0.001 |
|             ram_reg_0_15_0_0__40                                             |    <0.001 |
|             ram_reg_0_15_0_0__41                                             |    <0.001 |
|             ram_reg_0_15_0_0__42                                             |    <0.001 |
|             ram_reg_0_15_0_0__43                                             |    <0.001 |
|             ram_reg_0_15_0_0__44                                             |    <0.001 |
|             ram_reg_0_15_0_0__45                                             |    <0.001 |
|             ram_reg_0_15_0_0__46                                             |    <0.001 |
|             ram_reg_0_15_0_0__47                                             |    <0.001 |
|             ram_reg_0_15_0_0__48                                             |    <0.001 |
|             ram_reg_0_15_0_0__49                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                              |    <0.001 |
|             ram_reg_0_15_0_0__50                                             |    <0.001 |
|             ram_reg_0_15_0_0__51                                             |    <0.001 |
|             ram_reg_0_15_0_0__52                                             |    <0.001 |
|             ram_reg_0_15_0_0__53                                             |    <0.001 |
|             ram_reg_0_15_0_0__54                                             |    <0.001 |
|             ram_reg_0_15_0_0__55                                             |    <0.001 |
|             ram_reg_0_15_0_0__56                                             |    <0.001 |
|             ram_reg_0_15_0_0__57                                             |    <0.001 |
|             ram_reg_0_15_0_0__58                                             |    <0.001 |
|             ram_reg_0_15_0_0__59                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                              |    <0.001 |
|             ram_reg_0_15_0_0__60                                             |    <0.001 |
|             ram_reg_0_15_0_0__61                                             |    <0.001 |
|             ram_reg_0_15_0_0__62                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                              |    <0.001 |
|             ram_reg_0_15_0_0__8                                              |    <0.001 |
|             ram_reg_0_15_0_0__9                                              |    <0.001 |
|         training_data2_U                                                     |    <0.001 |
|           dut_knn_training_data2_ram_U                                       |    <0.001 |
|         training_data_V_U                                                    |    <0.001 |
|           dut_knn_training_data_V_rom_U                                      |    <0.001 |
|         training_instance_U                                                  |    <0.001 |
|           dut_knn_training_instance_ram_U                                    |    <0.001 |
|       grp_dut_sinf_or_cosf_fu_623                                            |     0.009 |
|         dut_mul_32s_31ns_62_6_U6                                             |     0.003 |
|           dut_mul_32s_31ns_62_6_MulnS_0_U                                    |     0.003 |
|         dut_mul_mul_17ns_15s_32_1_U8                                         |     0.001 |
|           dut_mul_mul_17ns_15s_32_1_DSP48_1_U                                |     0.001 |
|         dut_mul_mul_23s_17ns_40_1_U7                                         |    <0.001 |
|           dut_mul_mul_23s_17ns_40_1_DSP48_0_U                                |    <0.001 |
|         grp_dut_big_mult_v3small_71_24_17_s_fu_281                           |    <0.001 |
|           pp_V_U                                                             |    <0.001 |
|             dut_big_mult_v3small_71_24_17_s_pp_V_rom_U                       |    <0.001 |
|           pps_V_U                                                            |    <0.001 |
|             dut_big_mult_v3small_71_24_17_s_pps_V_ram_U                      |    <0.001 |
|         grp_dut_my_to_float_31_1_s_fu_287                                    |     0.001 |
|         hls_sin_cos_K0_V_U                                                   |    <0.001 |
|           dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U                            |    <0.001 |
|         hls_sin_cos_K1_V_U                                                   |    <0.001 |
|           dut_sinf_or_cosf_hls_sin_cos_K1_V_rom_U                            |    <0.001 |
|         hls_sin_cos_K2_V_U                                                   |    <0.001 |
|           dut_sinf_or_cosf_hls_sin_cos_K2_V_rom_U                            |    <0.001 |
|       grp_fft_config1_s_fu_636                                               |    <0.001 |
|       melfb_U                                                                |    <0.001 |
|         dut_mfcc_melfb_rom_U                                                 |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_0_0    |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_10_10  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_11_11  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_12_12  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_13_13  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_14_14  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_15_15  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_16_16  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_17_17  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_18_18  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_19_19  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_1_1    |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_20_20  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_21_21  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_22_22  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_23_23  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_24_24  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_25_25  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_26_26  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_27_27  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_2_2    |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_32_32  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_33_33  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_34_34  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_35_35  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_36_36  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_38_38  |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_3_3    |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_4_4    |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_5_5    |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_6_6    |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_7_7    |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_8_8    |    <0.001 |
|       pps_V_U/dut_big_mult_v3small_71_24_17_s_pps_V_ram_U/ram_reg_0_7_9_9    |    <0.001 |
|       z2_U                                                                   |    <0.001 |
|         dut_mfcc_z2_ram_U                                                    |    <0.001 |
|       z_U                                                                    |    <0.001 |
|         dut_mfcc_z_ram_U                                                     |    <0.001 |
|     sound_in_U                                                               |    <0.001 |
|       dut_mfcc_M_ram_U                                                       |    <0.001 |
|   xillybus_ins                                                               |     1.694 |
|     system_i                                                                 |     1.669 |
|       vivado_system_i                                                        |     1.669 |
|         processing_system7_0                                                 |     1.537 |
|           inst                                                               |     1.537 |
|         processing_system7_0_axi_periph                                      |     0.019 |
|           m00_couplers                                                       |     0.004 |
|             auto_pc                                                          |     0.004 |
|               inst                                                           |     0.004 |
|                 gen_axilite.gen_b2s_conv.axilite_b2s                         |     0.004 |
|                   RD.ar_channel_0                                            |    <0.001 |
|                     ar_cmd_fsm_0                                             |    <0.001 |
|                     cmd_translator_0                                         |    <0.001 |
|                       incr_cmd_0                                             |    <0.001 |
|                       wrap_cmd_0                                             |    <0.001 |
|                   RD.r_channel_0                                             |    <0.001 |
|                     rd_data_fifo_0                                           |    <0.001 |
|                     transaction_fifo_0                                       |    <0.001 |
|                   SI_REG                                                     |     0.002 |
|                     ar_pipe                                                  |    <0.001 |
|                     aw_pipe                                                  |    <0.001 |
|                     b_pipe                                                   |    <0.001 |
|                     r_pipe                                                   |    <0.001 |
|                   WR.aw_channel_0                                            |    <0.001 |
|                     aw_cmd_fsm_0                                             |    <0.001 |
|                     cmd_translator_0                                         |    <0.001 |
|                       incr_cmd_0                                             |    <0.001 |
|                       wrap_cmd_0                                             |    <0.001 |
|                   WR.b_channel_0                                             |    <0.001 |
|                     bid_fifo_0                                               |    <0.001 |
|                     bresp_fifo_0                                             |    <0.001 |
|           m01_couplers                                                       |     0.004 |
|             auto_pc                                                          |     0.004 |
|               inst                                                           |     0.004 |
|                 gen_axilite.gen_b2s_conv.axilite_b2s                         |     0.004 |
|                   RD.ar_channel_0                                            |    <0.001 |
|                     ar_cmd_fsm_0                                             |    <0.001 |
|                     cmd_translator_0                                         |    <0.001 |
|                       incr_cmd_0                                             |    <0.001 |
|                       wrap_cmd_0                                             |    <0.001 |
|                   RD.r_channel_0                                             |     0.001 |
|                     rd_data_fifo_0                                           |    <0.001 |
|                     transaction_fifo_0                                       |    <0.001 |
|                   SI_REG                                                     |     0.002 |
|                     ar_pipe                                                  |    <0.001 |
|                     aw_pipe                                                  |    <0.001 |
|                     b_pipe                                                   |    <0.001 |
|                     r_pipe                                                   |    <0.001 |
|                   WR.aw_channel_0                                            |    <0.001 |
|                     aw_cmd_fsm_0                                             |    <0.001 |
|                     cmd_translator_0                                         |    <0.001 |
|                       incr_cmd_0                                             |    <0.001 |
|                       wrap_cmd_0                                             |    <0.001 |
|                   WR.b_channel_0                                             |    <0.001 |
|                     bid_fifo_0                                               |    <0.001 |
|                     bresp_fifo_0                                             |    <0.001 |
|           m02_couplers                                                       |     0.004 |
|             auto_pc                                                          |     0.004 |
|               inst                                                           |     0.004 |
|                 gen_axilite.gen_b2s_conv.axilite_b2s                         |     0.004 |
|                   RD.ar_channel_0                                            |    <0.001 |
|                     ar_cmd_fsm_0                                             |    <0.001 |
|                     cmd_translator_0                                         |    <0.001 |
|                       incr_cmd_0                                             |    <0.001 |
|                       wrap_cmd_0                                             |    <0.001 |
|                   RD.r_channel_0                                             |    <0.001 |
|                     rd_data_fifo_0                                           |    <0.001 |
|                     transaction_fifo_0                                       |    <0.001 |
|                   SI_REG                                                     |     0.002 |
|                     ar_pipe                                                  |    <0.001 |
|                     aw_pipe                                                  |    <0.001 |
|                     b_pipe                                                   |    <0.001 |
|                     r_pipe                                                   |    <0.001 |
|                   WR.aw_channel_0                                            |    <0.001 |
|                     aw_cmd_fsm_0                                             |    <0.001 |
|                     cmd_translator_0                                         |    <0.001 |
|                       incr_cmd_0                                             |    <0.001 |
|                       wrap_cmd_0                                             |    <0.001 |
|                   WR.b_channel_0                                             |    <0.001 |
|                     bid_fifo_0                                               |    <0.001 |
|                     bresp_fifo_0                                             |    <0.001 |
|           s00_couplers                                                       |     0.000 |
|             auto_pc                                                          |     0.000 |
|           xbar                                                               |     0.005 |
|             inst                                                             |     0.005 |
|               gen_samd.crossbar_samd                                         |     0.005 |
|                 addr_arbiter_ar                                              |    <0.001 |
|                 addr_arbiter_aw                                              |    <0.001 |
|                 gen_decerr_slave.decerr_slave_inst                           |    <0.001 |
|                 gen_master_slots[0].reg_slice_mi                             |    <0.001 |
|                   b_pipe                                                     |    <0.001 |
|                   r_pipe                                                     |    <0.001 |
|                 gen_master_slots[1].reg_slice_mi                             |    <0.001 |
|                   b_pipe                                                     |    <0.001 |
|                   r_pipe                                                     |    <0.001 |
|                 gen_master_slots[2].reg_slice_mi                             |    <0.001 |
|                   b_pipe                                                     |    <0.001 |
|                   r_pipe                                                     |    <0.001 |
|                 gen_master_slots[3].reg_slice_mi                             |    <0.001 |
|                   b_pipe                                                     |    <0.001 |
|                   r_pipe                                                     |    <0.001 |
|                 gen_master_slots[4].reg_slice_mi                             |    <0.001 |
|                   b_pipe                                                     |    <0.001 |
|                   r_pipe                                                     |    <0.001 |
|                 gen_slave_slots[0].gen_si_read.si_transactor_ar              |     0.001 |
|                   gen_multi_thread.arbiter_resp_inst                         |    <0.001 |
|                   gen_multi_thread.mux_resp_multi_thread                     |    <0.001 |
|                 gen_slave_slots[0].gen_si_write.si_transactor_aw             |     0.001 |
|                   gen_multi_thread.arbiter_resp_inst                         |    <0.001 |
|                   gen_multi_thread.mux_resp_multi_thread                     |    <0.001 |
|                 gen_slave_slots[0].gen_si_write.splitter_aw_si               |    <0.001 |
|                 gen_slave_slots[0].gen_si_write.wdata_router_w               |    <0.001 |
|                   wrouter_aw_fifo                                            |    <0.001 |
|                     gen_srls[0].gen_rep[0].srl_nx1                           |    <0.001 |
|                     gen_srls[0].gen_rep[1].srl_nx1                           |    <0.001 |
|                     gen_srls[0].gen_rep[2].srl_nx1                           |    <0.001 |
|                 splitter_aw_mi                                               |    <0.001 |
|         rst_processing_system7_0_100M                                        |    <0.001 |
|           U0                                                                 |    <0.001 |
|             EXT_LPF                                                          |    <0.001 |
|               ACTIVE_LOW_EXT.ACT_LO_EXT                                      |    <0.001 |
|             SEQ                                                              |    <0.001 |
|               SEQ_COUNTER                                                    |    <0.001 |
|         xillybus_ip_0                                                        |    <0.001 |
|           inst                                                               |    <0.001 |
|         xillybus_lite_0                                                      |    <0.001 |
|           inst                                                               |    <0.001 |
|         xillyvga_0                                                           |     0.113 |
|           inst                                                               |     0.113 |
|             xillyvga_core_ins                                                |     0.113 |
|               vga_fifo_wrapper_ins/vga_fifo                                  |     0.001 |
|                 U0                                                           |     0.001 |
|                   inst_fifo_gen                                              |     0.001 |
|                     gconvfifo.rf                                             |     0.001 |
|                       grf.rf                                                 |     0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                           |    <0.001 |
|                           gsync_stage[1].rd_stg_inst                         |    <0.001 |
|                           gsync_stage[1].wr_stg_inst                         |    <0.001 |
|                           gsync_stage[2].rd_stg_inst                         |    <0.001 |
|                           gsync_stage[2].wr_stg_inst                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                             |    <0.001 |
|                           gras.rsts                                          |    <0.001 |
|                             c0                                               |    <0.001 |
|                             c1                                               |    <0.001 |
|                           rpntr                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                             |    <0.001 |
|                           gwas.gpf.wrpf                                      |    <0.001 |
|                           gwas.wsts                                          |    <0.001 |
|                             c1                                               |    <0.001 |
|                             c2                                               |    <0.001 |
|                           wpntr                                              |    <0.001 |
|                         gntv_or_sync_fifo.mem                                |    <0.001 |
|                           gbm.gbmg.gbmga.ngecc.bmg                           |    <0.001 |
|                             inst_blk_mem_gen                                 |    <0.001 |
|                               gnbram.gnativebmg.native_blk_mem_gen           |    <0.001 |
|                                 valid.cstr                                   |    <0.001 |
|                                   ramloop[0].ram.r                           |    <0.001 |
|                                     prim_noinit.ram                          |    <0.001 |
|                         rstblk                                               |    <0.001 |
|         xlconcat_0                                                           |     0.000 |
|     xillybus_core_ins                                                        |     0.026 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1                 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram2                 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram3                 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram4                 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram51                |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram52                |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram61                |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram62                |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram1                 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram2                 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram3                 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram4                 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram51                |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram52                |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61                |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62                |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram1                 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram2                 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram3                 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram4                 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram51                |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram52                |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram61                |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram62                |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram1                 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram2                 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram3                 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4                 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram51                |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram52                |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram61                |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram62                |    <0.001 |
|       msg_buf_ins                                                            |    <0.001 |
|         Mram_mem1                                                            |    <0.001 |
|         Mram_mem2                                                            |    <0.001 |
|         Mram_mem3                                                            |    <0.001 |
|         Mram_mem4                                                            |    <0.001 |
|         Mram_mem5                                                            |    <0.001 |
|         Mram_mem61                                                           |    <0.001 |
|         Mram_mem62                                                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets1                                      |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets10                                     |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets11                                     |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets12                                     |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets13                                     |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets14                                     |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets15                                     |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets16                                     |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets17                                     |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets18                                     |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets19                                     |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets2                                      |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets20                                     |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets3                                      |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets4                                      |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets5                                      |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets6                                      |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets7                                      |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets8                                      |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets9                                      |    <0.001 |
|       unitr_4_ins/Mram_unitr_4_offsets1                                      |    <0.001 |
|       unitr_4_ins/Mram_unitr_4_offsets2                                      |    <0.001 |
|       unitr_5_ins/Mram_unitr_5_offsets1                                      |    <0.001 |
|       unitr_5_ins/Mram_unitr_5_offsets2                                      |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets1                                      |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets21                                     |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets22                                     |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets23                                     |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets24                                     |    <0.001 |
|       unitr_7_ins/Mram_unitr_7_offsets1                                      |    <0.001 |
|       unitr_7_ins/Mram_unitr_7_offsets2                                      |    <0.001 |
+------------------------------------------------------------------------------+-----------+


