
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004372    0.119654    0.043371    4.043371 ^ ena (in)
                                                         ena (net)
                      0.119654    0.000000    4.043371 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019210    0.353569    0.343861    4.387232 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.353569    0.000504    4.387735 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037923    0.343720    0.271643    4.659379 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.343720    0.000294    4.659673 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004432    0.414389    0.297478    4.957150 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.414389    0.000049    4.957199 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.957199   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105171    0.000558   20.559732 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.459732   clock uncertainty
                                  0.000000   20.459732   clock reconvergence pessimism
                                 -0.354413   20.105318   library setup time
                                             20.105318   data required time
---------------------------------------------------------------------------------------------
                                             20.105318   data required time
                                             -4.957199   data arrival time
---------------------------------------------------------------------------------------------
                                             15.148120   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004372    0.119654    0.043371    4.043371 ^ ena (in)
                                                         ena (net)
                      0.119654    0.000000    4.043371 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019210    0.353569    0.343861    4.387232 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.353569    0.000504    4.387735 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037923    0.343720    0.271643    4.659379 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.343720    0.000441    4.659819 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003947    0.389791    0.286338    4.946157 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.389791    0.000075    4.946232 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.946232   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105172    0.000890   20.560064 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460064   clock uncertainty
                                  0.000000   20.460064   clock reconvergence pessimism
                                 -0.350657   20.109407   library setup time
                                             20.109407   data required time
---------------------------------------------------------------------------------------------
                                             20.109407   data required time
                                             -4.946232   data arrival time
---------------------------------------------------------------------------------------------
                                             15.163176   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004372    0.119654    0.043371    4.043371 ^ ena (in)
                                                         ena (net)
                      0.119654    0.000000    4.043371 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019210    0.353569    0.343861    4.387232 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.353569    0.000504    4.387735 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037923    0.343720    0.271643    4.659379 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.343721    0.000935    4.660313 v _170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004006    0.256126    0.228144    4.888457 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.256126    0.000045    4.888502 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.888502   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001348   20.560522 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460524   clock uncertainty
                                  0.000000   20.460524   clock reconvergence pessimism
                                 -0.327329   20.133194   library setup time
                                             20.133194   data required time
---------------------------------------------------------------------------------------------
                                             20.133194   data required time
                                             -4.888502   data arrival time
---------------------------------------------------------------------------------------------
                                             15.244691   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004372    0.119654    0.043371    4.043371 ^ ena (in)
                                                         ena (net)
                      0.119654    0.000000    4.043371 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019210    0.353569    0.343861    4.387232 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.353569    0.000504    4.387735 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037923    0.343720    0.271643    4.659379 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.343721    0.000863    4.660241 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003761    0.250008    0.223811    4.884052 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.250008    0.000070    4.884122 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.884122   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001357   20.560532 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460531   clock uncertainty
                                  0.000000   20.460531   clock reconvergence pessimism
                                 -0.326147   20.134386   library setup time
                                             20.134386   data required time
---------------------------------------------------------------------------------------------
                                             20.134386   data required time
                                             -4.884122   data arrival time
---------------------------------------------------------------------------------------------
                                             15.250264   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004372    0.119654    0.043371    4.043371 ^ ena (in)
                                                         ena (net)
                      0.119654    0.000000    4.043371 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019210    0.353569    0.343861    4.387232 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.353569    0.000504    4.387735 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037923    0.343720    0.271643    4.659379 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.343721    0.000943    4.660321 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003362    0.242358    0.216790    4.877111 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.242358    0.000032    4.877144 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.877144   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001364   20.560539 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460539   clock uncertainty
                                  0.000000   20.460539   clock reconvergence pessimism
                                 -0.324668   20.135870   library setup time
                                             20.135870   data required time
---------------------------------------------------------------------------------------------
                                             20.135870   data required time
                                             -4.877144   data arrival time
---------------------------------------------------------------------------------------------
                                             15.258726   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004372    0.119654    0.043371    4.043371 ^ ena (in)
                                                         ena (net)
                      0.119654    0.000000    4.043371 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019210    0.353569    0.343861    4.387232 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.353569    0.000504    4.387735 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037923    0.343720    0.271643    4.659379 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.343720    0.000823    4.660202 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003442    0.247660    0.210983    4.871184 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.247660    0.000033    4.871217 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.871217   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105174    0.001197   20.560371 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460371   clock uncertainty
                                  0.000000   20.460371   clock reconvergence pessimism
                                 -0.325693   20.134678   library setup time
                                             20.134678   data required time
---------------------------------------------------------------------------------------------
                                             20.134678   data required time
                                             -4.871217   data arrival time
---------------------------------------------------------------------------------------------
                                             15.263460   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004372    0.119654    0.043371    4.043371 ^ ena (in)
                                                         ena (net)
                      0.119654    0.000000    4.043371 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019210    0.353569    0.343861    4.387232 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.353569    0.000471    4.387702 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005102    0.244914    0.185981    4.573683 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.244914    0.000100    4.573783 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004055    0.325782    0.270393    4.844176 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.325782    0.000078    4.844254 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.844254   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105170    0.000252   20.559427 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.459427   clock uncertainty
                                  0.000000   20.459427   clock reconvergence pessimism
                                 -0.340793   20.118635   library setup time
                                             20.118635   data required time
---------------------------------------------------------------------------------------------
                                             20.118635   data required time
                                             -4.844254   data arrival time
---------------------------------------------------------------------------------------------
                                             15.274382   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544435    0.002309    4.728367 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072681    0.617359    0.532567    5.260934 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.617406    0.003025    5.263959 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.263959   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000977   20.319502 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032579    0.100046    0.235824   20.555325 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100046    0.000373   20.555698 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455698   clock uncertainty
                                  0.000000   20.455698   clock reconvergence pessimism
                                  0.165285   20.620983   library recovery time
                                             20.620983   data required time
---------------------------------------------------------------------------------------------
                                             20.620983   data required time
                                             -5.263959   data arrival time
---------------------------------------------------------------------------------------------
                                             15.357024   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544435    0.002309    4.728367 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072681    0.617359    0.532567    5.260934 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.617406    0.003020    5.263954 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.263954   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105170    0.000252   20.559427 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.459427   clock uncertainty
                                  0.000000   20.459427   clock reconvergence pessimism
                                  0.165870   20.625298   library recovery time
                                             20.625298   data required time
---------------------------------------------------------------------------------------------
                                             20.625298   data required time
                                             -5.263954   data arrival time
---------------------------------------------------------------------------------------------
                                             15.361344   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544435    0.002309    4.728367 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072681    0.617359    0.532567    5.260934 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.617398    0.002743    5.263677 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.263677   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105171    0.000558   20.559732 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.459732   clock uncertainty
                                  0.000000   20.459732   clock reconvergence pessimism
                                  0.165873   20.625605   library recovery time
                                             20.625605   data required time
---------------------------------------------------------------------------------------------
                                             20.625605   data required time
                                             -5.263677   data arrival time
---------------------------------------------------------------------------------------------
                                             15.361927   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544435    0.002309    4.728367 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072681    0.617359    0.532567    5.260934 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.617400    0.002808    5.263742 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.263742   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105172    0.000890   20.560064 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460064   clock uncertainty
                                  0.000000   20.460064   clock reconvergence pessimism
                                  0.165872   20.625937   library recovery time
                                             20.625937   data required time
---------------------------------------------------------------------------------------------
                                             20.625937   data required time
                                             -5.263742   data arrival time
---------------------------------------------------------------------------------------------
                                             15.362194   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390045    0.003217    5.249359 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.249359   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000977   20.319502 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032579    0.100046    0.235824   20.555325 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100047    0.000551   20.555876 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455875   clock uncertainty
                                  0.000000   20.455875   clock reconvergence pessimism
                                  0.200980   20.656857   library recovery time
                                             20.656857   data required time
---------------------------------------------------------------------------------------------
                                             20.656857   data required time
                                             -5.249359   data arrival time
---------------------------------------------------------------------------------------------
                                             15.407498   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390046    0.003242    5.249384 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.249384   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000977   20.319502 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032579    0.100046    0.235824   20.555325 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100047    0.000565   20.555889 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455891   clock uncertainty
                                  0.000000   20.455891   clock reconvergence pessimism
                                  0.200980   20.656870   library recovery time
                                             20.656870   data required time
---------------------------------------------------------------------------------------------
                                             20.656870   data required time
                                             -5.249384   data arrival time
---------------------------------------------------------------------------------------------
                                             15.407487   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390032    0.002833    5.248976 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.248976   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000977   20.319502 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032579    0.100046    0.235824   20.555325 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100047    0.000499   20.555824 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455824   clock uncertainty
                                  0.000000   20.455824   clock reconvergence pessimism
                                  0.200982   20.656807   library recovery time
                                             20.656807   data required time
---------------------------------------------------------------------------------------------
                                             20.656807   data required time
                                             -5.248976   data arrival time
---------------------------------------------------------------------------------------------
                                             15.407832   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390030    0.002762    5.248905 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.248905   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000977   20.319502 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032579    0.100046    0.235824   20.555325 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100047    0.000512   20.555838 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455837   clock uncertainty
                                  0.000000   20.455837   clock reconvergence pessimism
                                  0.200983   20.656818   library recovery time
                                             20.656818   data required time
---------------------------------------------------------------------------------------------
                                             20.656818   data required time
                                             -5.248905   data arrival time
---------------------------------------------------------------------------------------------
                                             15.407913   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390028    0.002690    5.248833 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.248833   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000977   20.319502 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032579    0.100046    0.235824   20.555325 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100047    0.000524   20.555849 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455849   clock uncertainty
                                  0.000000   20.455849   clock reconvergence pessimism
                                  0.200983   20.656832   library recovery time
                                             20.656832   data required time
---------------------------------------------------------------------------------------------
                                             20.656832   data required time
                                             -5.248833   data arrival time
---------------------------------------------------------------------------------------------
                                             15.407999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390003    0.001820    5.247962 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.247962   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001364   20.560539 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460539   clock uncertainty
                                  0.000000   20.460539   clock reconvergence pessimism
                                  0.201697   20.662235   library recovery time
                                             20.662235   data required time
---------------------------------------------------------------------------------------------
                                             20.662235   data required time
                                             -5.247962   data arrival time
---------------------------------------------------------------------------------------------
                                             15.414273   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.389998    0.001624    5.247767 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.247767   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001348   20.560522 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460524   clock uncertainty
                                  0.000000   20.460524   clock reconvergence pessimism
                                  0.201698   20.662222   library recovery time
                                             20.662222   data required time
---------------------------------------------------------------------------------------------
                                             20.662222   data required time
                                             -5.247767   data arrival time
---------------------------------------------------------------------------------------------
                                             15.414454   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.389986    0.001118    5.247260 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.247260   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001357   20.560532 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460531   clock uncertainty
                                  0.000000   20.460531   clock reconvergence pessimism
                                  0.201700   20.662231   library recovery time
                                             20.662231   data required time
---------------------------------------------------------------------------------------------
                                             20.662231   data required time
                                             -5.247260   data arrival time
---------------------------------------------------------------------------------------------
                                             15.414971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.389974    0.000461    5.246603 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.246603   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105174    0.001197   20.560371 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460371   clock uncertainty
                                  0.000000   20.460371   clock reconvergence pessimism
                                  0.201701   20.662073   library recovery time
                                             20.662073   data required time
---------------------------------------------------------------------------------------------
                                             20.662073   data required time
                                             -5.246603   data arrival time
---------------------------------------------------------------------------------------------
                                             15.415470   slack (MET)



