Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Apr  8 16:22:52 2024
| Host         : LAPTOP-V4AA5JHP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sumRes4BCA_timing_summary_routed.rpt -pb sumRes4BCA_timing_summary_routed.pb -rpx sumRes4BCA_timing_summary_routed.rpx -warn_on_violation
| Design       : sumRes4BCA
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AInv
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.581ns  (logic 4.959ns (51.754%)  route 4.623ns (48.246%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  AInv (IN)
                         net (fo=0)                   0.000     0.000    AInv
    G18                  IBUF (Prop_ibuf_I_O)         1.337     1.337 r  AInv_IBUF_inst/O
                         net (fo=8, routed)           1.282     2.618    AInv_IBUF
    SLICE_X0Y119         LUT5 (Prop_lut5_I3_O)        0.113     2.731 r  S_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.619     3.350    Cc_3
    SLICE_X1Y119         LUT6 (Prop_lut6_I0_O)        0.239     3.589 r  S_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.586     4.175    Cc_1
    SLICE_X0Y119         LUT5 (Prop_lut5_I0_O)        0.097     4.272 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.136     6.409    S_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.173     9.581 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.581    S[3]
    N14                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AInv
                            (input port)
  Destination:            C4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.514ns  (logic 5.105ns (53.659%)  route 4.409ns (46.341%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  AInv (IN)
                         net (fo=0)                   0.000     0.000    AInv
    G18                  IBUF (Prop_ibuf_I_O)         1.337     1.337 r  AInv_IBUF_inst/O
                         net (fo=8, routed)           1.282     2.618    AInv_IBUF
    SLICE_X0Y119         LUT5 (Prop_lut5_I3_O)        0.113     2.731 r  S_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.619     3.350    Cc_3
    SLICE_X1Y119         LUT6 (Prop_lut6_I0_O)        0.239     3.589 r  S_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.586     4.175    Cc_1
    SLICE_X0Y119         LUT5 (Prop_lut5_I0_O)        0.099     4.274 r  C4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.922     6.197    C4_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.317     9.514 r  C4_OBUF_inst/O
                         net (fo=0)                   0.000     9.514    C4
    R18                                                               r  C4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AInv
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.821ns  (logic 5.270ns (59.741%)  route 3.551ns (40.259%))
  Logic Levels:           5  (IBUF=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  AInv (IN)
                         net (fo=0)                   0.000     0.000    AInv
    G18                  IBUF (Prop_ibuf_I_O)         1.337     1.337 r  AInv_IBUF_inst/O
                         net (fo=8, routed)           1.282     2.618    AInv_IBUF
    SLICE_X0Y119         LUT5 (Prop_lut5_I3_O)        0.113     2.731 r  S_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.738     3.469    Cc_3
    SLICE_X0Y119         LUT5 (Prop_lut5_I0_O)        0.243     3.712 r  S_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.188     3.900    Cc_2
    SLICE_X0Y119         LUT5 (Prop_lut5_I0_O)        0.254     4.154 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.344     5.498    S_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.323     8.821 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.821    S[2]
    J13                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AInv
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.410ns  (logic 4.846ns (57.627%)  route 3.564ns (42.373%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  AInv (IN)
                         net (fo=0)                   0.000     0.000    AInv
    G18                  IBUF (Prop_ibuf_I_O)         1.337     1.337 r  AInv_IBUF_inst/O
                         net (fo=8, routed)           1.282     2.618    AInv_IBUF
    SLICE_X0Y119         LUT5 (Prop_lut5_I3_O)        0.113     2.731 r  S_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.738     3.469    Cc_3
    SLICE_X0Y119         LUT5 (Prop_lut5_I0_O)        0.239     3.708 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.544     5.252    S_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.158     8.410 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.410    S[1]
    K15                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AInv
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.214ns  (logic 4.577ns (63.442%)  route 2.637ns (36.558%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  AInv (IN)
                         net (fo=0)                   0.000     0.000    AInv
    G18                  IBUF (Prop_ibuf_I_O)         1.337     1.337 r  AInv_IBUF_inst/O
                         net (fo=8, routed)           1.282     2.618    AInv_IBUF
    SLICE_X0Y119         LUT5 (Prop_lut5_I1_O)        0.097     2.715 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.356     4.071    S_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.143     7.214 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.214    S[0]
    H17                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Co
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.501ns (63.472%)  route 0.864ns (36.528%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  Co (IN)
                         net (fo=0)                   0.000     0.000    Co
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  Co_IBUF_inst/O
                         net (fo=2, routed)           0.464     0.698    Co_IBUF
    SLICE_X0Y119         LUT5 (Prop_lut5_I0_O)        0.045     0.743 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.400     1.143    S_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.364 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.364    S[0]
    H17                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.520ns (60.786%)  route 0.981ns (39.214%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           0.467     0.706    A_IBUF[1]
    SLICE_X0Y119         LUT5 (Prop_lut5_I2_O)        0.045     0.751 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.513     1.265    S_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.501 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.501    S[1]
    K15                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.528ns  (logic 1.590ns (62.897%)  route 0.938ns (37.103%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           0.540     0.768    A_IBUF[2]
    SLICE_X0Y119         LUT5 (Prop_lut5_I2_O)        0.042     0.810 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.398     1.208    S_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.320     2.528 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.528    S[2]
    J13                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            C4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.928ns  (logic 1.618ns (55.281%)  route 1.309ns (44.719%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.606     0.865    B_IBUF[3]
    SLICE_X0Y119         LUT5 (Prop_lut5_I2_O)        0.042     0.907 r  C4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.703     1.610    C4_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.317     2.928 r  C4_OBUF_inst/O
                         net (fo=0)                   0.000     2.928    C4
    R18                                                               r  C4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.992ns  (logic 1.555ns (51.990%)  route 1.436ns (48.010%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.606     0.865    B_IBUF[3]
    SLICE_X0Y119         LUT5 (Prop_lut5_I4_O)        0.045     0.910 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.830     1.740    S_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.992 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.992    S[3]
    N14                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------





