
Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '5.15.0-48-generic' is not supported.
  Supported versions are 2.4* or 2.6*.


Warning-[UNKWN_OPTVSIM] Unknown option passed
  Ignoring unknown option '-debuc_access+all' passed to 'vcs' and continuing 
  compilation.

Command: vcs -debug_access -debug_access+class -debuc_access+all -debug_acc+all -debug_region+cell+encrypt \
-v -sverilog timescale.v full_adder.v full_adder_tb.v -l com.log
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Thu Oct 13 19:30:36 2022
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'timescale.v'
Parsing design file 'full_adder.v'
Parsing design file 'full_adder_tb.v'
Top Level Modules:
       full_adder_tb
TimeScale is 1 ns / 1 ns
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module full_adder_tb
make[1]: Entering directory '/home/wcz/prj/eecourse/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -no-pie  -Wl,--no-as-needed    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ \
-Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -L/usr/lib/x86_64-linux-gnu \
-L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic  -Wl,-rpath=/home/wcz/tools/Synopsys/vcs_2018.9/vcs/O-2018.09-SP2/linux64/lib \
-L/home/wcz/tools/Synopsys/vcs_2018.9/vcs/O-2018.09-SP2/linux64/lib   objs/amcQw_d.o \
_54752_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs \
-lvcsnew -lsimprofile -luclinative /home/wcz/tools/Synopsys/vcs_2018.9/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive       _vcs_pli_stub_.o   /home/wcz/tools/Synopsys/vcs_2018.9/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/home/wcz/tools/Synopsys/verdi_2018.9/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/wcz/prj/eecourse/csrc'
CPU time: .196 seconds to compile + .177 seconds to elab + .309 seconds to link
