module rs(
    input wire [9:0] SW,
    input wire [3:0] KEY, 
    output wire [9:0] LEDR
);

    wire R, S, Clk;
    wire Qa, Qb;
    
    // Connect inputs
    assign R = SW[0];
    assign S = SW[1]; 
    assign Clk = SW[3];
    
    // RS Latch using logic expressions
    assign Qa = ~(R & Clk & Qb);
    assign Qb = ~(S & Clk & Qa);
    
    // Connect outputs
    assign LEDR[0] = Qa;
    assign LEDR[1] = Qb;
    assign LEDR[9:2] = 8'b0;  // Turn off unused LEDs

endmodule