
youtube_stm32wb55.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000761c  0800013c  0800013c  0000113c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000274  08007758  08007758  00008758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080079cc  080079cc  000089cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080079d4  080079d4  000089d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080079d8  080079d8  000089d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000002c  20000008  080079dc  00009008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000035  20000034  08007a08  00009034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  2000006c  08007a3d  0000906c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d8  20000080  08007a4e  00009080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000458  08007a4e  00009458  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009a67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  0000a000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  0000a000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  08007a4e  000091e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   00023218  00000000  00000000  00009a97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00005220  00000000  00000000  0002ccaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00002290  00000000  00000000  00031ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00001a31  00000000  00000000  00034160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00029ea5  00000000  00000000  00035b91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0002418c  00000000  00000000  0005fa36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000f07cc  00000000  00000000  00083bc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  0017438e  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00008eb0  00000000  00000000  001743d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000053  00000000  00000000  0017d284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	@ (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000080 	.word	0x20000080
 8000158:	00000000 	.word	0x00000000
 800015c:	08007740 	.word	0x08007740

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	@ (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	@ (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	@ (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000084 	.word	0x20000084
 8000178:	08007740 	.word	0x08007740

0800017c <strlen>:
 800017c:	4603      	mov	r3, r0
 800017e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000182:	2a00      	cmp	r2, #0
 8000184:	d1fb      	bne.n	800017e <strlen+0x2>
 8000186:	1a18      	subs	r0, r3, r0
 8000188:	3801      	subs	r0, #1
 800018a:	4770      	bx	lr

0800018c <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 800018c:	b5b0      	push	{r4, r5, r7, lr}
 800018e:	b088      	sub	sp, #32
 8000190:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000192:	4b0b      	ldr	r3, [pc, #44]	@ (80001c0 <APPD_EnableCPU2+0x34>)
 8000194:	1d3c      	adds	r4, r7, #4
 8000196:	461d      	mov	r5, r3
 8000198:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800019a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800019c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001a0:	c403      	stmia	r4!, {r0, r1}
 80001a2:	8022      	strh	r2, [r4, #0]
 80001a4:	3402      	adds	r4, #2
 80001a6:	0c13      	lsrs	r3, r2, #16
 80001a8:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 80001aa:	f005 ff49 	bl	8006040 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 80001ae:	1d3b      	adds	r3, r7, #4
 80001b0:	4618      	mov	r0, r3
 80001b2:	f005 f9da 	bl	800556a <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 80001b6:	bf00      	nop
}
 80001b8:	3720      	adds	r7, #32
 80001ba:	46bd      	mov	sp, r7
 80001bc:	bdb0      	pop	{r4, r5, r7, pc}
 80001be:	bf00      	nop
 80001c0:	08007758 	.word	0x08007758

080001c4 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 80001c4:	b480      	push	{r7}
 80001c6:	b083      	sub	sp, #12
 80001c8:	af00      	add	r7, sp, #0
 80001ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 80001cc:	4b07      	ldr	r3, [pc, #28]	@ (80001ec <LL_C2_PWR_SetPowerMode+0x28>)
 80001ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80001d2:	f023 0207 	bic.w	r2, r3, #7
 80001d6:	4905      	ldr	r1, [pc, #20]	@ (80001ec <LL_C2_PWR_SetPowerMode+0x28>)
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	4313      	orrs	r3, r2
 80001dc:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80001e0:	bf00      	nop
 80001e2:	370c      	adds	r7, #12
 80001e4:	46bd      	mov	sp, r7
 80001e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001ea:	4770      	bx	lr
 80001ec:	58000400 	.word	0x58000400

080001f0 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80001f0:	b480      	push	{r7}
 80001f2:	b083      	sub	sp, #12
 80001f4:	af00      	add	r7, sp, #0
 80001f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80001f8:	4b06      	ldr	r3, [pc, #24]	@ (8000214 <LL_EXTI_EnableIT_32_63+0x24>)
 80001fa:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80001fe:	4905      	ldr	r1, [pc, #20]	@ (8000214 <LL_EXTI_EnableIT_32_63+0x24>)
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	4313      	orrs	r3, r2
 8000204:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000208:	bf00      	nop
 800020a:	370c      	adds	r7, #12
 800020c:	46bd      	mov	sp, r7
 800020e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000212:	4770      	bx	lr
 8000214:	58000800 	.word	0x58000800

08000218 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8000220:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000224:	4a0a      	ldr	r2, [pc, #40]	@ (8000250 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8000226:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 800022a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800022e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000232:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	021b      	lsls	r3, r3, #8
 800023a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800023e:	4313      	orrs	r3, r2
 8000240:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8000244:	bf00      	nop
 8000246:	370c      	adds	r7, #12
 8000248:	46bd      	mov	sp, r7
 800024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024e:	4770      	bx	lr
 8000250:	cafecafe 	.word	0xcafecafe

08000254 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8000254:	b480      	push	{r7}
 8000256:	b083      	sub	sp, #12
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 800025c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000260:	689b      	ldr	r3, [r3, #8]
 8000262:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000266:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	4313      	orrs	r3, r2
 800026e:	608b      	str	r3, [r1, #8]
}
 8000270:	bf00      	nop
 8000272:	370c      	adds	r7, #12
 8000274:	46bd      	mov	sp, r7
 8000276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800027a:	4770      	bx	lr

0800027c <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8000280:	4b04      	ldr	r3, [pc, #16]	@ (8000294 <LL_DBGMCU_GetDeviceID+0x18>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8000288:	4618      	mov	r0, r3
 800028a:	46bd      	mov	sp, r7
 800028c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000290:	4770      	bx	lr
 8000292:	bf00      	nop
 8000294:	e0042000 	.word	0xe0042000

08000298 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8000298:	b480      	push	{r7}
 800029a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 800029c:	4b04      	ldr	r3, [pc, #16]	@ (80002b0 <LL_DBGMCU_GetRevisionID+0x18>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	0c1b      	lsrs	r3, r3, #16
 80002a2:	b29b      	uxth	r3, r3
}
 80002a4:	4618      	mov	r0, r3
 80002a6:	46bd      	mov	sp, r7
 80002a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop
 80002b0:	e0042000 	.word	0xe0042000

080002b4 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 80002b4:	b480      	push	{r7}
 80002b6:	b083      	sub	sp, #12
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	22ff      	movs	r2, #255	@ 0xff
 80002c0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80002c2:	bf00      	nop
 80002c4:	370c      	adds	r7, #12
 80002c6:	46bd      	mov	sp, r7
 80002c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002cc:	4770      	bx	lr

080002ce <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 80002ce:	b480      	push	{r7}
 80002d0:	b083      	sub	sp, #12
 80002d2:	af00      	add	r7, sp, #0
 80002d4:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	22ca      	movs	r2, #202	@ 0xca
 80002da:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	2253      	movs	r2, #83	@ 0x53
 80002e0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80002e2:	bf00      	nop
 80002e4:	370c      	adds	r7, #12
 80002e6:	46bd      	mov	sp, r7
 80002e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ec:	4770      	bx	lr

080002ee <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 80002ee:	b480      	push	{r7}
 80002f0:	b083      	sub	sp, #12
 80002f2:	af00      	add	r7, sp, #0
 80002f4:	6078      	str	r0, [r7, #4]
 80002f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	689b      	ldr	r3, [r3, #8]
 80002fc:	f023 0207 	bic.w	r2, r3, #7
 8000300:	683b      	ldr	r3, [r7, #0]
 8000302:	431a      	orrs	r2, r3
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	609a      	str	r2, [r3, #8]
}
 8000308:	bf00      	nop
 800030a:	370c      	adds	r7, #12
 800030c:	46bd      	mov	sp, r7
 800030e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000312:	4770      	bx	lr

08000314 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000318:	4b04      	ldr	r3, [pc, #16]	@ (800032c <MX_APPE_Config+0x18>)
 800031a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800031e:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8000320:	f000 f824 	bl	800036c <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8000324:	f000 f829 	bl	800037a <Config_HSE>

  return;
 8000328:	bf00      	nop
}
 800032a:	bd80      	pop	{r7, pc}
 800032c:	58004000 	.word	0x58004000

08000330 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8000334:	f000 f835 	bl	80003a2 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8000338:	f000 f84e 	bl	80003d8 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 800033c:	4903      	ldr	r1, [pc, #12]	@ (800034c <MX_APPE_Init+0x1c>)
 800033e:	2000      	movs	r0, #0
 8000340:	f000 fd76 	bl	8000e30 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8000344:	f000 f856 	bl	80003f4 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8000348:	bf00      	nop
}
 800034a:	bd80      	pop	{r7, pc}
 800034c:	20000178 	.word	0x20000178

08000350 <Init_Smps>:

void Init_Smps(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8000354:	bf00      	nop
}
 8000356:	46bd      	mov	sp, r7
 8000358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035c:	4770      	bx	lr

0800035e <Init_Exti>:

void Init_Exti(void)
{
 800035e:	b580      	push	{r7, lr}
 8000360:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8000362:	2050      	movs	r0, #80	@ 0x50
 8000364:	f7ff ff44 	bl	80001f0 <LL_EXTI_EnableIT_32_63>

  return;
 8000368:	bf00      	nop
}
 800036a:	bd80      	pop	{r7, pc}

0800036c <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8000370:	bf00      	nop
}
 8000372:	46bd      	mov	sp, r7
 8000374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000378:	4770      	bx	lr

0800037a <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 800037a:	b580      	push	{r7, lr}
 800037c:	b082      	sub	sp, #8
 800037e:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8000380:	2000      	movs	r0, #0
 8000382:	f005 fee9 	bl	8006158 <OTP_Read>
 8000386:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	2b00      	cmp	r3, #0
 800038c:	d005      	beq.n	800039a <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	799b      	ldrb	r3, [r3, #6]
 8000392:	4618      	mov	r0, r3
 8000394:	f7ff ff40 	bl	8000218 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8000398:	bf00      	nop
 800039a:	bf00      	nop
}
 800039c:	3708      	adds	r7, #8
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}

080003a2 <System_Init>:

static void System_Init(void)
{
 80003a2:	b580      	push	{r7, lr}
 80003a4:	af00      	add	r7, sp, #0
  Init_Smps();
 80003a6:	f7ff ffd3 	bl	8000350 <Init_Smps>

  Init_Exti();
 80003aa:	f7ff ffd8 	bl	800035e <Init_Exti>

  Init_Rtc();
 80003ae:	f000 f803 	bl	80003b8 <Init_Rtc>

  return;
 80003b2:	bf00      	nop
}
 80003b4:	bd80      	pop	{r7, pc}
	...

080003b8 <Init_Rtc>:

static void Init_Rtc(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 80003bc:	4805      	ldr	r0, [pc, #20]	@ (80003d4 <Init_Rtc+0x1c>)
 80003be:	f7ff ff86 	bl	80002ce <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 80003c2:	2100      	movs	r1, #0
 80003c4:	4803      	ldr	r0, [pc, #12]	@ (80003d4 <Init_Rtc+0x1c>)
 80003c6:	f7ff ff92 	bl	80002ee <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 80003ca:	4802      	ldr	r0, [pc, #8]	@ (80003d4 <Init_Rtc+0x1c>)
 80003cc:	f7ff ff72 	bl	80002b4 <LL_RTC_EnableWriteProtection>

  return;
 80003d0:	bf00      	nop
}
 80003d2:	bd80      	pop	{r7, pc}
 80003d4:	40002800 	.word	0x40002800

080003d8 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 80003dc:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80003e0:	f7ff ff38 	bl	8000254 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 80003e4:	f006 fef6 	bl	80071d4 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 80003e8:	2004      	movs	r0, #4
 80003ea:	f7ff feeb 	bl	80001c4 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 80003ee:	bf00      	nop
}
 80003f0:	bd80      	pop	{r7, pc}
	...

080003f4 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b088      	sub	sp, #32
 80003f8:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 80003fa:	f005 fc6b 	bl	8005cd4 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 80003fe:	4a11      	ldr	r2, [pc, #68]	@ (8000444 <appe_Tl_Init+0x50>)
 8000400:	2100      	movs	r1, #0
 8000402:	2008      	movs	r0, #8
 8000404:	f007 f824 	bl	8007450 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8000408:	4b0f      	ldr	r3, [pc, #60]	@ (8000448 <appe_Tl_Init+0x54>)
 800040a:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 800040c:	4b0f      	ldr	r3, [pc, #60]	@ (800044c <appe_Tl_Init+0x58>)
 800040e:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8000410:	463b      	mov	r3, r7
 8000412:	4619      	mov	r1, r3
 8000414:	480e      	ldr	r0, [pc, #56]	@ (8000450 <appe_Tl_Init+0x5c>)
 8000416:	f005 fb1f 	bl	8005a58 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 800041a:	4b0e      	ldr	r3, [pc, #56]	@ (8000454 <appe_Tl_Init+0x60>)
 800041c:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 800041e:	4b0e      	ldr	r3, [pc, #56]	@ (8000458 <appe_Tl_Init+0x64>)
 8000420:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8000422:	4b0e      	ldr	r3, [pc, #56]	@ (800045c <appe_Tl_Init+0x68>)
 8000424:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8000426:	f240 533c 	movw	r3, #1340	@ 0x53c
 800042a:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 800042c:	f107 0308 	add.w	r3, r7, #8
 8000430:	4618      	mov	r0, r3
 8000432:	f005 fd91 	bl	8005f58 <TL_MM_Init>

  TL_Enable();
 8000436:	f005 fc47 	bl	8005cc8 <TL_Enable>

  return;
 800043a:	bf00      	nop
}
 800043c:	3720      	adds	r7, #32
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}
 8000442:	bf00      	nop
 8000444:	08005a91 	.word	0x08005a91
 8000448:	20030734 	.word	0x20030734
 800044c:	08000461 	.word	0x08000461
 8000450:	08000479 	.word	0x08000479
 8000454:	2003094c 	.word	0x2003094c
 8000458:	20030840 	.word	0x20030840
 800045c:	200301f8 	.word	0x200301f8

08000460 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8000460:	b480      	push	{r7}
 8000462:	b083      	sub	sp, #12
 8000464:	af00      	add	r7, sp, #0
 8000466:	4603      	mov	r3, r0
 8000468:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 800046a:	bf00      	nop
}
 800046c:	370c      	adds	r7, #12
 800046e:	46bd      	mov	sp, r7
 8000470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000474:	4770      	bx	lr
	...

08000478 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b088      	sub	sp, #32
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	685b      	ldr	r3, [r3, #4]
 8000484:	330b      	adds	r3, #11
 8000486:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8000488:	69fb      	ldr	r3, [r7, #28]
 800048a:	881b      	ldrh	r3, [r3, #0]
 800048c:	b29b      	uxth	r3, r3
 800048e:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 8000492:	2b07      	cmp	r3, #7
 8000494:	d81f      	bhi.n	80004d6 <APPE_SysUserEvtRx+0x5e>
 8000496:	a201      	add	r2, pc, #4	@ (adr r2, 800049c <APPE_SysUserEvtRx+0x24>)
 8000498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800049c:	080004bd 	.word	0x080004bd
 80004a0:	080004cf 	.word	0x080004cf
 80004a4:	080004d7 	.word	0x080004d7
 80004a8:	080004d7 	.word	0x080004d7
 80004ac:	080004d7 	.word	0x080004d7
 80004b0:	080004d7 	.word	0x080004d7
 80004b4:	080004d7 	.word	0x080004d7
 80004b8:	080004d7 	.word	0x080004d7
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 80004bc:	f107 030c 	add.w	r3, r7, #12
 80004c0:	4618      	mov	r0, r3
 80004c2:	f005 f87f 	bl	80055c4 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
    APPE_SysEvtReadyProcessing(pPayload);
 80004c6:	6878      	ldr	r0, [r7, #4]
 80004c8:	f000 f81b 	bl	8000502 <APPE_SysEvtReadyProcessing>
    break;
 80004cc:	e004      	b.n	80004d8 <APPE_SysUserEvtRx+0x60>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
    APPE_SysEvtError(pPayload);
 80004ce:	6878      	ldr	r0, [r7, #4]
 80004d0:	f000 f806 	bl	80004e0 <APPE_SysEvtError>
    break;
 80004d4:	e000      	b.n	80004d8 <APPE_SysUserEvtRx+0x60>
  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
    break;

  default:
    break;
 80004d6:	bf00      	nop
  }

  return;
 80004d8:	bf00      	nop
}
 80004da:	3720      	adds	r7, #32
 80004dc:	46bd      	mov	sp, r7
 80004de:	bd80      	pop	{r7, pc}

080004e0 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 80004e0:	b480      	push	{r7}
 80004e2:	b085      	sub	sp, #20
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	685b      	ldr	r3, [r3, #4]
 80004ec:	330b      	adds	r3, #11
 80004ee:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	3302      	adds	r3, #2
 80004f4:	60bb      	str	r3, [r7, #8]
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 80004f6:	bf00      	nop
}
 80004f8:	3714      	adds	r7, #20
 80004fa:	46bd      	mov	sp, r7
 80004fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000500:	4770      	bx	lr

08000502 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8000502:	b580      	push	{r7, lr}
 8000504:	b08a      	sub	sp, #40	@ 0x28
 8000506:	af00      	add	r7, sp, #0
 8000508:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 800050a:	f107 0308 	add.w	r3, r7, #8
 800050e:	2200      	movs	r2, #0
 8000510:	601a      	str	r2, [r3, #0]
 8000512:	605a      	str	r2, [r3, #4]
 8000514:	609a      	str	r2, [r3, #8]
 8000516:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 8000518:	2300      	movs	r3, #0
 800051a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 800051c:	2300      	movs	r3, #0
 800051e:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	685b      	ldr	r3, [r3, #4]
 8000524:	330b      	adds	r3, #11
 8000526:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8000528:	69fb      	ldr	r3, [r7, #28]
 800052a:	3302      	adds	r3, #2
 800052c:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 800052e:	69bb      	ldr	r3, [r7, #24]
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	2b00      	cmp	r3, #0
 8000534:	d11d      	bne.n	8000572 <APPE_SysEvtReadyProcessing+0x70>
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");

    /* Traces channel initialization */
    APPD_EnableCPU2();
 8000536:	f7ff fe29 	bl	800018c <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 800053a:	230f      	movs	r3, #15
 800053c:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 800053e:	237f      	movs	r3, #127	@ 0x7f
 8000540:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 8000542:	f7ff fea9 	bl	8000298 <LL_DBGMCU_GetRevisionID>
 8000546:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);

    config_param.RevisionID = (uint16_t)RevisionID;
 8000548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800054a:	b29b      	uxth	r3, r3
 800054c:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 800054e:	f7ff fe95 	bl	800027c <LL_DBGMCU_GetDeviceID>
 8000552:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
    config_param.DeviceID = (uint16_t)DeviceID;
 8000554:	6a3b      	ldr	r3, [r7, #32]
 8000556:	b29b      	uxth	r3, r3
 8000558:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 800055a:	f107 0308 	add.w	r3, r7, #8
 800055e:	4618      	mov	r0, r3
 8000560:	f005 f81a 	bl	8005598 <SHCI_C2_Config>

    APP_BLE_Init();
 8000564:	f005 ff02 	bl	800636c <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8000568:	2100      	movs	r1, #0
 800056a:	2001      	movs	r0, #1
 800056c:	f006 fe44 	bl	80071f8 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 8000570:	e007      	b.n	8000582 <APPE_SysEvtReadyProcessing+0x80>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 8000572:	69bb      	ldr	r3, [r7, #24]
 8000574:	781b      	ldrb	r3, [r3, #0]
 8000576:	2b01      	cmp	r3, #1
 8000578:	d103      	bne.n	8000582 <APPE_SysEvtReadyProcessing+0x80>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	2200      	movs	r2, #0
 800057e:	701a      	strb	r2, [r3, #0]
  return;
 8000580:	bf00      	nop
 8000582:	bf00      	nop
}
 8000584:	3728      	adds	r7, #40	@ 0x28
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}

0800058a <MX_APPE_Process>:
    __WFI();
  }
}

void MX_APPE_Process(void)
{
 800058a:	b580      	push	{r7, lr}
 800058c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800058e:	f04f 30ff 	mov.w	r0, #4294967295
 8000592:	f006 fe61 	bl	8007258 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 8000596:	bf00      	nop
 8000598:	bd80      	pop	{r7, pc}

0800059a <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 800059a:	b480      	push	{r7}
 800059c:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 800059e:	bf00      	nop
}
 80005a0:	46bd      	mov	sp, r7
 80005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a6:	4770      	bx	lr

080005a8 <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
 80005b0:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80005b2:	f04f 30ff 	mov.w	r0, #4294967295
 80005b6:	f006 fe4f 	bl	8007258 <UTIL_SEQ_Run>
  return;
 80005ba:	bf00      	nop
}
 80005bc:	3708      	adds	r7, #8
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}

080005c2 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80005c2:	b580      	push	{r7, lr}
 80005c4:	b082      	sub	sp, #8
 80005c6:	af00      	add	r7, sp, #0
 80005c8:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80005ca:	2100      	movs	r1, #0
 80005cc:	2008      	movs	r0, #8
 80005ce:	f006 ff61 	bl	8007494 <UTIL_SEQ_SetTask>
  return;
 80005d2:	bf00      	nop
}
 80005d4:	3708      	adds	r7, #8
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}

080005da <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80005da:	b580      	push	{r7, lr}
 80005dc:	b082      	sub	sp, #8
 80005de:	af00      	add	r7, sp, #0
 80005e0:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80005e2:	2002      	movs	r0, #2
 80005e4:	f006 ffc2 	bl	800756c <UTIL_SEQ_SetEvt>
  return;
 80005e8:	bf00      	nop
}
 80005ea:	3708      	adds	r7, #8
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}

080005f0 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80005f8:	2002      	movs	r0, #2
 80005fa:	f006 ffd7 	bl	80075ac <UTIL_SEQ_WaitEvt>
  return;
 80005fe:	bf00      	nop
}
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
	...

08000608 <LL_EXTI_EnableIT_0_31>:
{
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000610:	4b06      	ldr	r3, [pc, #24]	@ (800062c <LL_EXTI_EnableIT_0_31+0x24>)
 8000612:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8000616:	4905      	ldr	r1, [pc, #20]	@ (800062c <LL_EXTI_EnableIT_0_31+0x24>)
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	4313      	orrs	r3, r2
 800061c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8000620:	bf00      	nop
 8000622:	370c      	adds	r7, #12
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr
 800062c:	58000800 	.word	0x58000800

08000630 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8000638:	4b05      	ldr	r3, [pc, #20]	@ (8000650 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800063a:	681a      	ldr	r2, [r3, #0]
 800063c:	4904      	ldr	r1, [pc, #16]	@ (8000650 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	4313      	orrs	r3, r2
 8000642:	600b      	str	r3, [r1, #0]

}
 8000644:	bf00      	nop
 8000646:	370c      	adds	r7, #12
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr
 8000650:	58000800 	.word	0x58000800

08000654 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800065a:	4b0d      	ldr	r3, [pc, #52]	@ (8000690 <ReadRtcSsrValue+0x3c>)
 800065c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800065e:	b29b      	uxth	r3, r3
 8000660:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8000662:	4b0b      	ldr	r3, [pc, #44]	@ (8000690 <ReadRtcSsrValue+0x3c>)
 8000664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000666:	b29b      	uxth	r3, r3
 8000668:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 800066a:	e005      	b.n	8000678 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 800066c:	683b      	ldr	r3, [r7, #0]
 800066e:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8000670:	4b07      	ldr	r3, [pc, #28]	@ (8000690 <ReadRtcSsrValue+0x3c>)
 8000672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000674:	b29b      	uxth	r3, r3
 8000676:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8000678:	687a      	ldr	r2, [r7, #4]
 800067a:	683b      	ldr	r3, [r7, #0]
 800067c:	429a      	cmp	r2, r3
 800067e:	d1f5      	bne.n	800066c <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8000680:	683b      	ldr	r3, [r7, #0]
}
 8000682:	4618      	mov	r0, r3
 8000684:	370c      	adds	r7, #12
 8000686:	46bd      	mov	sp, r7
 8000688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop
 8000690:	40002800 	.word	0x40002800

08000694 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8000694:	b480      	push	{r7}
 8000696:	b085      	sub	sp, #20
 8000698:	af00      	add	r7, sp, #0
 800069a:	4603      	mov	r3, r0
 800069c:	460a      	mov	r2, r1
 800069e:	71fb      	strb	r3, [r7, #7]
 80006a0:	4613      	mov	r3, r2
 80006a2:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 80006a4:	79ba      	ldrb	r2, [r7, #6]
 80006a6:	491d      	ldr	r1, [pc, #116]	@ (800071c <LinkTimerAfter+0x88>)
 80006a8:	4613      	mov	r3, r2
 80006aa:	005b      	lsls	r3, r3, #1
 80006ac:	4413      	add	r3, r2
 80006ae:	00db      	lsls	r3, r3, #3
 80006b0:	440b      	add	r3, r1
 80006b2:	3315      	adds	r3, #21
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80006b8:	7bfb      	ldrb	r3, [r7, #15]
 80006ba:	2b06      	cmp	r3, #6
 80006bc:	d009      	beq.n	80006d2 <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 80006be:	7bfa      	ldrb	r2, [r7, #15]
 80006c0:	4916      	ldr	r1, [pc, #88]	@ (800071c <LinkTimerAfter+0x88>)
 80006c2:	4613      	mov	r3, r2
 80006c4:	005b      	lsls	r3, r3, #1
 80006c6:	4413      	add	r3, r2
 80006c8:	00db      	lsls	r3, r3, #3
 80006ca:	440b      	add	r3, r1
 80006cc:	3314      	adds	r3, #20
 80006ce:	79fa      	ldrb	r2, [r7, #7]
 80006d0:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 80006d2:	79fa      	ldrb	r2, [r7, #7]
 80006d4:	4911      	ldr	r1, [pc, #68]	@ (800071c <LinkTimerAfter+0x88>)
 80006d6:	4613      	mov	r3, r2
 80006d8:	005b      	lsls	r3, r3, #1
 80006da:	4413      	add	r3, r2
 80006dc:	00db      	lsls	r3, r3, #3
 80006de:	440b      	add	r3, r1
 80006e0:	3315      	adds	r3, #21
 80006e2:	7bfa      	ldrb	r2, [r7, #15]
 80006e4:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 80006e6:	79fa      	ldrb	r2, [r7, #7]
 80006e8:	490c      	ldr	r1, [pc, #48]	@ (800071c <LinkTimerAfter+0x88>)
 80006ea:	4613      	mov	r3, r2
 80006ec:	005b      	lsls	r3, r3, #1
 80006ee:	4413      	add	r3, r2
 80006f0:	00db      	lsls	r3, r3, #3
 80006f2:	440b      	add	r3, r1
 80006f4:	3314      	adds	r3, #20
 80006f6:	79ba      	ldrb	r2, [r7, #6]
 80006f8:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 80006fa:	79ba      	ldrb	r2, [r7, #6]
 80006fc:	4907      	ldr	r1, [pc, #28]	@ (800071c <LinkTimerAfter+0x88>)
 80006fe:	4613      	mov	r3, r2
 8000700:	005b      	lsls	r3, r3, #1
 8000702:	4413      	add	r3, r2
 8000704:	00db      	lsls	r3, r3, #3
 8000706:	440b      	add	r3, r1
 8000708:	3315      	adds	r3, #21
 800070a:	79fa      	ldrb	r2, [r7, #7]
 800070c:	701a      	strb	r2, [r3, #0]

  return;
 800070e:	bf00      	nop
}
 8000710:	3714      	adds	r7, #20
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	2000009c 	.word	0x2000009c

08000720 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8000720:	b480      	push	{r7}
 8000722:	b085      	sub	sp, #20
 8000724:	af00      	add	r7, sp, #0
 8000726:	4603      	mov	r3, r0
 8000728:	460a      	mov	r2, r1
 800072a:	71fb      	strb	r3, [r7, #7]
 800072c:	4613      	mov	r3, r2
 800072e:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8000730:	4b29      	ldr	r3, [pc, #164]	@ (80007d8 <LinkTimerBefore+0xb8>)
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	b2db      	uxtb	r3, r3
 8000736:	79ba      	ldrb	r2, [r7, #6]
 8000738:	429a      	cmp	r2, r3
 800073a:	d032      	beq.n	80007a2 <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 800073c:	79ba      	ldrb	r2, [r7, #6]
 800073e:	4927      	ldr	r1, [pc, #156]	@ (80007dc <LinkTimerBefore+0xbc>)
 8000740:	4613      	mov	r3, r2
 8000742:	005b      	lsls	r3, r3, #1
 8000744:	4413      	add	r3, r2
 8000746:	00db      	lsls	r3, r3, #3
 8000748:	440b      	add	r3, r1
 800074a:	3314      	adds	r3, #20
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8000750:	7bfa      	ldrb	r2, [r7, #15]
 8000752:	4922      	ldr	r1, [pc, #136]	@ (80007dc <LinkTimerBefore+0xbc>)
 8000754:	4613      	mov	r3, r2
 8000756:	005b      	lsls	r3, r3, #1
 8000758:	4413      	add	r3, r2
 800075a:	00db      	lsls	r3, r3, #3
 800075c:	440b      	add	r3, r1
 800075e:	3315      	adds	r3, #21
 8000760:	79fa      	ldrb	r2, [r7, #7]
 8000762:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8000764:	79fa      	ldrb	r2, [r7, #7]
 8000766:	491d      	ldr	r1, [pc, #116]	@ (80007dc <LinkTimerBefore+0xbc>)
 8000768:	4613      	mov	r3, r2
 800076a:	005b      	lsls	r3, r3, #1
 800076c:	4413      	add	r3, r2
 800076e:	00db      	lsls	r3, r3, #3
 8000770:	440b      	add	r3, r1
 8000772:	3315      	adds	r3, #21
 8000774:	79ba      	ldrb	r2, [r7, #6]
 8000776:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8000778:	79fa      	ldrb	r2, [r7, #7]
 800077a:	4918      	ldr	r1, [pc, #96]	@ (80007dc <LinkTimerBefore+0xbc>)
 800077c:	4613      	mov	r3, r2
 800077e:	005b      	lsls	r3, r3, #1
 8000780:	4413      	add	r3, r2
 8000782:	00db      	lsls	r3, r3, #3
 8000784:	440b      	add	r3, r1
 8000786:	3314      	adds	r3, #20
 8000788:	7bfa      	ldrb	r2, [r7, #15]
 800078a:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 800078c:	79ba      	ldrb	r2, [r7, #6]
 800078e:	4913      	ldr	r1, [pc, #76]	@ (80007dc <LinkTimerBefore+0xbc>)
 8000790:	4613      	mov	r3, r2
 8000792:	005b      	lsls	r3, r3, #1
 8000794:	4413      	add	r3, r2
 8000796:	00db      	lsls	r3, r3, #3
 8000798:	440b      	add	r3, r1
 800079a:	3314      	adds	r3, #20
 800079c:	79fa      	ldrb	r2, [r7, #7]
 800079e:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 80007a0:	e014      	b.n	80007cc <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 80007a2:	79fa      	ldrb	r2, [r7, #7]
 80007a4:	490d      	ldr	r1, [pc, #52]	@ (80007dc <LinkTimerBefore+0xbc>)
 80007a6:	4613      	mov	r3, r2
 80007a8:	005b      	lsls	r3, r3, #1
 80007aa:	4413      	add	r3, r2
 80007ac:	00db      	lsls	r3, r3, #3
 80007ae:	440b      	add	r3, r1
 80007b0:	3315      	adds	r3, #21
 80007b2:	79ba      	ldrb	r2, [r7, #6]
 80007b4:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 80007b6:	79ba      	ldrb	r2, [r7, #6]
 80007b8:	4908      	ldr	r1, [pc, #32]	@ (80007dc <LinkTimerBefore+0xbc>)
 80007ba:	4613      	mov	r3, r2
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	4413      	add	r3, r2
 80007c0:	00db      	lsls	r3, r3, #3
 80007c2:	440b      	add	r3, r1
 80007c4:	3314      	adds	r3, #20
 80007c6:	79fa      	ldrb	r2, [r7, #7]
 80007c8:	701a      	strb	r2, [r3, #0]
  return;
 80007ca:	bf00      	nop
}
 80007cc:	3714      	adds	r7, #20
 80007ce:	46bd      	mov	sp, r7
 80007d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop
 80007d8:	2000012c 	.word	0x2000012c
 80007dc:	2000009c 	.word	0x2000009c

080007e0 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b084      	sub	sp, #16
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	4603      	mov	r3, r0
 80007e8:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80007ea:	4b4e      	ldr	r3, [pc, #312]	@ (8000924 <linkTimer+0x144>)
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	b2db      	uxtb	r3, r3
 80007f0:	2b06      	cmp	r3, #6
 80007f2:	d118      	bne.n	8000826 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 80007f4:	4b4b      	ldr	r3, [pc, #300]	@ (8000924 <linkTimer+0x144>)
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	b2da      	uxtb	r2, r3
 80007fa:	4b4b      	ldr	r3, [pc, #300]	@ (8000928 <linkTimer+0x148>)
 80007fc:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 80007fe:	4a49      	ldr	r2, [pc, #292]	@ (8000924 <linkTimer+0x144>)
 8000800:	79fb      	ldrb	r3, [r7, #7]
 8000802:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8000804:	79fa      	ldrb	r2, [r7, #7]
 8000806:	4949      	ldr	r1, [pc, #292]	@ (800092c <linkTimer+0x14c>)
 8000808:	4613      	mov	r3, r2
 800080a:	005b      	lsls	r3, r3, #1
 800080c:	4413      	add	r3, r2
 800080e:	00db      	lsls	r3, r3, #3
 8000810:	440b      	add	r3, r1
 8000812:	3315      	adds	r3, #21
 8000814:	2206      	movs	r2, #6
 8000816:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000818:	4b45      	ldr	r3, [pc, #276]	@ (8000930 <linkTimer+0x150>)
 800081a:	f04f 32ff 	mov.w	r2, #4294967295
 800081e:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8000820:	2300      	movs	r3, #0
 8000822:	81fb      	strh	r3, [r7, #14]
 8000824:	e078      	b.n	8000918 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8000826:	f000 f909 	bl	8000a3c <ReturnTimeElapsed>
 800082a:	4603      	mov	r3, r0
 800082c:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 800082e:	79fa      	ldrb	r2, [r7, #7]
 8000830:	493e      	ldr	r1, [pc, #248]	@ (800092c <linkTimer+0x14c>)
 8000832:	4613      	mov	r3, r2
 8000834:	005b      	lsls	r3, r3, #1
 8000836:	4413      	add	r3, r2
 8000838:	00db      	lsls	r3, r3, #3
 800083a:	440b      	add	r3, r1
 800083c:	3308      	adds	r3, #8
 800083e:	6819      	ldr	r1, [r3, #0]
 8000840:	89fb      	ldrh	r3, [r7, #14]
 8000842:	79fa      	ldrb	r2, [r7, #7]
 8000844:	4419      	add	r1, r3
 8000846:	4839      	ldr	r0, [pc, #228]	@ (800092c <linkTimer+0x14c>)
 8000848:	4613      	mov	r3, r2
 800084a:	005b      	lsls	r3, r3, #1
 800084c:	4413      	add	r3, r2
 800084e:	00db      	lsls	r3, r3, #3
 8000850:	4403      	add	r3, r0
 8000852:	3308      	adds	r3, #8
 8000854:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8000856:	79fa      	ldrb	r2, [r7, #7]
 8000858:	4934      	ldr	r1, [pc, #208]	@ (800092c <linkTimer+0x14c>)
 800085a:	4613      	mov	r3, r2
 800085c:	005b      	lsls	r3, r3, #1
 800085e:	4413      	add	r3, r2
 8000860:	00db      	lsls	r3, r3, #3
 8000862:	440b      	add	r3, r1
 8000864:	3308      	adds	r3, #8
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 800086a:	4b2e      	ldr	r3, [pc, #184]	@ (8000924 <linkTimer+0x144>)
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	b2db      	uxtb	r3, r3
 8000870:	4619      	mov	r1, r3
 8000872:	4a2e      	ldr	r2, [pc, #184]	@ (800092c <linkTimer+0x14c>)
 8000874:	460b      	mov	r3, r1
 8000876:	005b      	lsls	r3, r3, #1
 8000878:	440b      	add	r3, r1
 800087a:	00db      	lsls	r3, r3, #3
 800087c:	4413      	add	r3, r2
 800087e:	3308      	adds	r3, #8
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	68ba      	ldr	r2, [r7, #8]
 8000884:	429a      	cmp	r2, r3
 8000886:	d337      	bcc.n	80008f8 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8000888:	4b26      	ldr	r3, [pc, #152]	@ (8000924 <linkTimer+0x144>)
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 800088e:	7b7a      	ldrb	r2, [r7, #13]
 8000890:	4926      	ldr	r1, [pc, #152]	@ (800092c <linkTimer+0x14c>)
 8000892:	4613      	mov	r3, r2
 8000894:	005b      	lsls	r3, r3, #1
 8000896:	4413      	add	r3, r2
 8000898:	00db      	lsls	r3, r3, #3
 800089a:	440b      	add	r3, r1
 800089c:	3315      	adds	r3, #21
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80008a2:	e013      	b.n	80008cc <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 80008a4:	7b7a      	ldrb	r2, [r7, #13]
 80008a6:	4921      	ldr	r1, [pc, #132]	@ (800092c <linkTimer+0x14c>)
 80008a8:	4613      	mov	r3, r2
 80008aa:	005b      	lsls	r3, r3, #1
 80008ac:	4413      	add	r3, r2
 80008ae:	00db      	lsls	r3, r3, #3
 80008b0:	440b      	add	r3, r1
 80008b2:	3315      	adds	r3, #21
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 80008b8:	7b7a      	ldrb	r2, [r7, #13]
 80008ba:	491c      	ldr	r1, [pc, #112]	@ (800092c <linkTimer+0x14c>)
 80008bc:	4613      	mov	r3, r2
 80008be:	005b      	lsls	r3, r3, #1
 80008c0:	4413      	add	r3, r2
 80008c2:	00db      	lsls	r3, r3, #3
 80008c4:	440b      	add	r3, r1
 80008c6:	3315      	adds	r3, #21
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80008cc:	7b3b      	ldrb	r3, [r7, #12]
 80008ce:	2b06      	cmp	r3, #6
 80008d0:	d00b      	beq.n	80008ea <linkTimer+0x10a>
 80008d2:	7b3a      	ldrb	r2, [r7, #12]
 80008d4:	4915      	ldr	r1, [pc, #84]	@ (800092c <linkTimer+0x14c>)
 80008d6:	4613      	mov	r3, r2
 80008d8:	005b      	lsls	r3, r3, #1
 80008da:	4413      	add	r3, r2
 80008dc:	00db      	lsls	r3, r3, #3
 80008de:	440b      	add	r3, r1
 80008e0:	3308      	adds	r3, #8
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	68ba      	ldr	r2, [r7, #8]
 80008e6:	429a      	cmp	r2, r3
 80008e8:	d2dc      	bcs.n	80008a4 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 80008ea:	7b7a      	ldrb	r2, [r7, #13]
 80008ec:	79fb      	ldrb	r3, [r7, #7]
 80008ee:	4611      	mov	r1, r2
 80008f0:	4618      	mov	r0, r3
 80008f2:	f7ff fecf 	bl	8000694 <LinkTimerAfter>
 80008f6:	e00f      	b.n	8000918 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 80008f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000924 <linkTimer+0x144>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	b2da      	uxtb	r2, r3
 80008fe:	79fb      	ldrb	r3, [r7, #7]
 8000900:	4611      	mov	r1, r2
 8000902:	4618      	mov	r0, r3
 8000904:	f7ff ff0c 	bl	8000720 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8000908:	4b06      	ldr	r3, [pc, #24]	@ (8000924 <linkTimer+0x144>)
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	b2da      	uxtb	r2, r3
 800090e:	4b06      	ldr	r3, [pc, #24]	@ (8000928 <linkTimer+0x148>)
 8000910:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8000912:	4a04      	ldr	r2, [pc, #16]	@ (8000924 <linkTimer+0x144>)
 8000914:	79fb      	ldrb	r3, [r7, #7]
 8000916:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8000918:	89fb      	ldrh	r3, [r7, #14]
}
 800091a:	4618      	mov	r0, r3
 800091c:	3710      	adds	r7, #16
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	2000012c 	.word	0x2000012c
 8000928:	2000012d 	.word	0x2000012d
 800092c:	2000009c 	.word	0x2000009c
 8000930:	20000130 	.word	0x20000130

08000934 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8000934:	b480      	push	{r7}
 8000936:	b085      	sub	sp, #20
 8000938:	af00      	add	r7, sp, #0
 800093a:	4603      	mov	r3, r0
 800093c:	460a      	mov	r2, r1
 800093e:	71fb      	strb	r3, [r7, #7]
 8000940:	4613      	mov	r3, r2
 8000942:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8000944:	4b39      	ldr	r3, [pc, #228]	@ (8000a2c <UnlinkTimer+0xf8>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	b2db      	uxtb	r3, r3
 800094a:	79fa      	ldrb	r2, [r7, #7]
 800094c:	429a      	cmp	r2, r3
 800094e:	d111      	bne.n	8000974 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8000950:	4b36      	ldr	r3, [pc, #216]	@ (8000a2c <UnlinkTimer+0xf8>)
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	b2da      	uxtb	r2, r3
 8000956:	4b36      	ldr	r3, [pc, #216]	@ (8000a30 <UnlinkTimer+0xfc>)
 8000958:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 800095a:	79fa      	ldrb	r2, [r7, #7]
 800095c:	4935      	ldr	r1, [pc, #212]	@ (8000a34 <UnlinkTimer+0x100>)
 800095e:	4613      	mov	r3, r2
 8000960:	005b      	lsls	r3, r3, #1
 8000962:	4413      	add	r3, r2
 8000964:	00db      	lsls	r3, r3, #3
 8000966:	440b      	add	r3, r1
 8000968:	3315      	adds	r3, #21
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	b2da      	uxtb	r2, r3
 800096e:	4b2f      	ldr	r3, [pc, #188]	@ (8000a2c <UnlinkTimer+0xf8>)
 8000970:	701a      	strb	r2, [r3, #0]
 8000972:	e03e      	b.n	80009f2 <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8000974:	79fa      	ldrb	r2, [r7, #7]
 8000976:	492f      	ldr	r1, [pc, #188]	@ (8000a34 <UnlinkTimer+0x100>)
 8000978:	4613      	mov	r3, r2
 800097a:	005b      	lsls	r3, r3, #1
 800097c:	4413      	add	r3, r2
 800097e:	00db      	lsls	r3, r3, #3
 8000980:	440b      	add	r3, r1
 8000982:	3314      	adds	r3, #20
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8000988:	79fa      	ldrb	r2, [r7, #7]
 800098a:	492a      	ldr	r1, [pc, #168]	@ (8000a34 <UnlinkTimer+0x100>)
 800098c:	4613      	mov	r3, r2
 800098e:	005b      	lsls	r3, r3, #1
 8000990:	4413      	add	r3, r2
 8000992:	00db      	lsls	r3, r3, #3
 8000994:	440b      	add	r3, r1
 8000996:	3315      	adds	r3, #21
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 800099c:	79f9      	ldrb	r1, [r7, #7]
 800099e:	7bfa      	ldrb	r2, [r7, #15]
 80009a0:	4824      	ldr	r0, [pc, #144]	@ (8000a34 <UnlinkTimer+0x100>)
 80009a2:	460b      	mov	r3, r1
 80009a4:	005b      	lsls	r3, r3, #1
 80009a6:	440b      	add	r3, r1
 80009a8:	00db      	lsls	r3, r3, #3
 80009aa:	4403      	add	r3, r0
 80009ac:	3315      	adds	r3, #21
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	b2d8      	uxtb	r0, r3
 80009b2:	4920      	ldr	r1, [pc, #128]	@ (8000a34 <UnlinkTimer+0x100>)
 80009b4:	4613      	mov	r3, r2
 80009b6:	005b      	lsls	r3, r3, #1
 80009b8:	4413      	add	r3, r2
 80009ba:	00db      	lsls	r3, r3, #3
 80009bc:	440b      	add	r3, r1
 80009be:	3315      	adds	r3, #21
 80009c0:	4602      	mov	r2, r0
 80009c2:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80009c4:	7bbb      	ldrb	r3, [r7, #14]
 80009c6:	2b06      	cmp	r3, #6
 80009c8:	d013      	beq.n	80009f2 <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 80009ca:	79f9      	ldrb	r1, [r7, #7]
 80009cc:	7bba      	ldrb	r2, [r7, #14]
 80009ce:	4819      	ldr	r0, [pc, #100]	@ (8000a34 <UnlinkTimer+0x100>)
 80009d0:	460b      	mov	r3, r1
 80009d2:	005b      	lsls	r3, r3, #1
 80009d4:	440b      	add	r3, r1
 80009d6:	00db      	lsls	r3, r3, #3
 80009d8:	4403      	add	r3, r0
 80009da:	3314      	adds	r3, #20
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	b2d8      	uxtb	r0, r3
 80009e0:	4914      	ldr	r1, [pc, #80]	@ (8000a34 <UnlinkTimer+0x100>)
 80009e2:	4613      	mov	r3, r2
 80009e4:	005b      	lsls	r3, r3, #1
 80009e6:	4413      	add	r3, r2
 80009e8:	00db      	lsls	r3, r3, #3
 80009ea:	440b      	add	r3, r1
 80009ec:	3314      	adds	r3, #20
 80009ee:	4602      	mov	r2, r0
 80009f0:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 80009f2:	79fa      	ldrb	r2, [r7, #7]
 80009f4:	490f      	ldr	r1, [pc, #60]	@ (8000a34 <UnlinkTimer+0x100>)
 80009f6:	4613      	mov	r3, r2
 80009f8:	005b      	lsls	r3, r3, #1
 80009fa:	4413      	add	r3, r2
 80009fc:	00db      	lsls	r3, r3, #3
 80009fe:	440b      	add	r3, r1
 8000a00:	330c      	adds	r3, #12
 8000a02:	2201      	movs	r2, #1
 8000a04:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8000a06:	4b09      	ldr	r3, [pc, #36]	@ (8000a2c <UnlinkTimer+0xf8>)
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	2b06      	cmp	r3, #6
 8000a0e:	d107      	bne.n	8000a20 <UnlinkTimer+0xec>
 8000a10:	79bb      	ldrb	r3, [r7, #6]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d104      	bne.n	8000a20 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000a16:	4b08      	ldr	r3, [pc, #32]	@ (8000a38 <UnlinkTimer+0x104>)
 8000a18:	f04f 32ff 	mov.w	r2, #4294967295
 8000a1c:	601a      	str	r2, [r3, #0]
  }

  return;
 8000a1e:	bf00      	nop
 8000a20:	bf00      	nop
}
 8000a22:	3714      	adds	r7, #20
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr
 8000a2c:	2000012c 	.word	0x2000012c
 8000a30:	2000012d 	.word	0x2000012d
 8000a34:	2000009c 	.word	0x2000009c
 8000a38:	20000130 	.word	0x20000130

08000a3c <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8000a42:	4b1a      	ldr	r3, [pc, #104]	@ (8000aac <ReturnTimeElapsed+0x70>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a4a:	d026      	beq.n	8000a9a <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8000a4c:	f7ff fe02 	bl	8000654 <ReadRtcSsrValue>
 8000a50:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8000a52:	4b16      	ldr	r3, [pc, #88]	@ (8000aac <ReturnTimeElapsed+0x70>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	687a      	ldr	r2, [r7, #4]
 8000a58:	429a      	cmp	r2, r3
 8000a5a:	d805      	bhi.n	8000a68 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8000a5c:	4b13      	ldr	r3, [pc, #76]	@ (8000aac <ReturnTimeElapsed+0x70>)
 8000a5e:	681a      	ldr	r2, [r3, #0]
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	1ad3      	subs	r3, r2, r3
 8000a64:	607b      	str	r3, [r7, #4]
 8000a66:	e00a      	b.n	8000a7e <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8000a68:	4b11      	ldr	r3, [pc, #68]	@ (8000ab0 <ReturnTimeElapsed+0x74>)
 8000a6a:	881b      	ldrh	r3, [r3, #0]
 8000a6c:	461a      	mov	r2, r3
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	1ad3      	subs	r3, r2, r3
 8000a72:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8000a74:	4b0d      	ldr	r3, [pc, #52]	@ (8000aac <ReturnTimeElapsed+0x70>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	683a      	ldr	r2, [r7, #0]
 8000a7a:	4413      	add	r3, r2
 8000a7c:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8000a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ab4 <ReturnTimeElapsed+0x78>)
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	461a      	mov	r2, r3
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	fb02 f303 	mul.w	r3, r2, r3
 8000a8a:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8000a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab8 <ReturnTimeElapsed+0x7c>)
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	461a      	mov	r2, r3
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	40d3      	lsrs	r3, r2
 8000a96:	607b      	str	r3, [r7, #4]
 8000a98:	e001      	b.n	8000a9e <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	b29b      	uxth	r3, r3
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	20000130 	.word	0x20000130
 8000ab0:	20000138 	.word	0x20000138
 8000ab4:	20000136 	.word	0x20000136
 8000ab8:	20000135 	.word	0x20000135

08000abc <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8000ac6:	88fb      	ldrh	r3, [r7, #6]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d108      	bne.n	8000ade <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8000acc:	f7ff fdc2 	bl	8000654 <ReadRtcSsrValue>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	4a21      	ldr	r2, [pc, #132]	@ (8000b58 <RestartWakeupCounter+0x9c>)
 8000ad4:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8000ad6:	2003      	movs	r0, #3
 8000ad8:	f001 f89b 	bl	8001c12 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8000adc:	e039      	b.n	8000b52 <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8000ade:	88fb      	ldrh	r3, [r7, #6]
 8000ae0:	2b01      	cmp	r3, #1
 8000ae2:	d803      	bhi.n	8000aec <RestartWakeupCounter+0x30>
 8000ae4:	4b1d      	ldr	r3, [pc, #116]	@ (8000b5c <RestartWakeupCounter+0xa0>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d002      	beq.n	8000af2 <RestartWakeupCounter+0x36>
      Value -= 1;
 8000aec:	88fb      	ldrh	r3, [r7, #6]
 8000aee:	3b01      	subs	r3, #1
 8000af0:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8000af2:	bf00      	nop
 8000af4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b60 <RestartWakeupCounter+0xa4>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	68db      	ldr	r3, [r3, #12]
 8000afa:	f003 0304 	and.w	r3, r3, #4
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d0f8      	beq.n	8000af4 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8000b02:	4b17      	ldr	r3, [pc, #92]	@ (8000b60 <RestartWakeupCounter+0xa4>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	68db      	ldr	r3, [r3, #12]
 8000b08:	b2da      	uxtb	r2, r3
 8000b0a:	4b15      	ldr	r3, [pc, #84]	@ (8000b60 <RestartWakeupCounter+0xa4>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8000b12:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8000b14:	4b13      	ldr	r3, [pc, #76]	@ (8000b64 <RestartWakeupCounter+0xa8>)
 8000b16:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000b1a:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8000b1c:	2003      	movs	r0, #3
 8000b1e:	f001 f886 	bl	8001c2e <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8000b22:	4b11      	ldr	r3, [pc, #68]	@ (8000b68 <RestartWakeupCounter+0xac>)
 8000b24:	695b      	ldr	r3, [r3, #20]
 8000b26:	0c1b      	lsrs	r3, r3, #16
 8000b28:	041b      	lsls	r3, r3, #16
 8000b2a:	88fa      	ldrh	r2, [r7, #6]
 8000b2c:	490e      	ldr	r1, [pc, #56]	@ (8000b68 <RestartWakeupCounter+0xac>)
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8000b32:	f7ff fd8f 	bl	8000654 <ReadRtcSsrValue>
 8000b36:	4603      	mov	r3, r0
 8000b38:	4a07      	ldr	r2, [pc, #28]	@ (8000b58 <RestartWakeupCounter+0x9c>)
 8000b3a:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8000b3c:	4b08      	ldr	r3, [pc, #32]	@ (8000b60 <RestartWakeupCounter+0xa4>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	689a      	ldr	r2, [r3, #8]
 8000b42:	4b07      	ldr	r3, [pc, #28]	@ (8000b60 <RestartWakeupCounter+0xa4>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000b4a:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8000b4c:	f3af 8000 	nop.w
  return ;
 8000b50:	bf00      	nop
}
 8000b52:	3708      	adds	r7, #8
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	20000130 	.word	0x20000130
 8000b5c:	20000135 	.word	0x20000135
 8000b60:	20000178 	.word	0x20000178
 8000b64:	58000800 	.word	0x58000800
 8000b68:	40002800 	.word	0x40002800

08000b6c <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b084      	sub	sp, #16
 8000b70:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8000b72:	4b45      	ldr	r3, [pc, #276]	@ (8000c88 <RescheduleTimerList+0x11c>)
 8000b74:	689b      	ldr	r3, [r3, #8]
 8000b76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b7e:	d107      	bne.n	8000b90 <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8000b80:	bf00      	nop
 8000b82:	4b42      	ldr	r3, [pc, #264]	@ (8000c8c <RescheduleTimerList+0x120>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	68db      	ldr	r3, [r3, #12]
 8000b88:	f003 0304 	and.w	r3, r3, #4
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d1f8      	bne.n	8000b82 <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8000b90:	4b3e      	ldr	r3, [pc, #248]	@ (8000c8c <RescheduleTimerList+0x120>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	689a      	ldr	r2, [r3, #8]
 8000b96:	4b3d      	ldr	r3, [pc, #244]	@ (8000c8c <RescheduleTimerList+0x120>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000b9e:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8000ba0:	4b3b      	ldr	r3, [pc, #236]	@ (8000c90 <RescheduleTimerList+0x124>)
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8000ba6:	7bfa      	ldrb	r2, [r7, #15]
 8000ba8:	493a      	ldr	r1, [pc, #232]	@ (8000c94 <RescheduleTimerList+0x128>)
 8000baa:	4613      	mov	r3, r2
 8000bac:	005b      	lsls	r3, r3, #1
 8000bae:	4413      	add	r3, r2
 8000bb0:	00db      	lsls	r3, r3, #3
 8000bb2:	440b      	add	r3, r1
 8000bb4:	3308      	adds	r3, #8
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8000bba:	f7ff ff3f 	bl	8000a3c <ReturnTimeElapsed>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8000bc2:	88fb      	ldrh	r3, [r7, #6]
 8000bc4:	68ba      	ldr	r2, [r7, #8]
 8000bc6:	429a      	cmp	r2, r3
 8000bc8:	d205      	bcs.n	8000bd6 <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000bce:	4b32      	ldr	r3, [pc, #200]	@ (8000c98 <RescheduleTimerList+0x12c>)
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	701a      	strb	r2, [r3, #0]
 8000bd4:	e04d      	b.n	8000c72 <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8000bd6:	88fb      	ldrh	r3, [r7, #6]
 8000bd8:	4a30      	ldr	r2, [pc, #192]	@ (8000c9c <RescheduleTimerList+0x130>)
 8000bda:	8812      	ldrh	r2, [r2, #0]
 8000bdc:	b292      	uxth	r2, r2
 8000bde:	4413      	add	r3, r2
 8000be0:	461a      	mov	r2, r3
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	4293      	cmp	r3, r2
 8000be6:	d906      	bls.n	8000bf6 <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8000be8:	4b2c      	ldr	r3, [pc, #176]	@ (8000c9c <RescheduleTimerList+0x130>)
 8000bea:	881b      	ldrh	r3, [r3, #0]
 8000bec:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8000bee:	4b2a      	ldr	r3, [pc, #168]	@ (8000c98 <RescheduleTimerList+0x12c>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	701a      	strb	r2, [r3, #0]
 8000bf4:	e03d      	b.n	8000c72 <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8000bf6:	68bb      	ldr	r3, [r7, #8]
 8000bf8:	b29a      	uxth	r2, r3
 8000bfa:	88fb      	ldrh	r3, [r7, #6]
 8000bfc:	1ad3      	subs	r3, r2, r3
 8000bfe:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000c00:	4b25      	ldr	r3, [pc, #148]	@ (8000c98 <RescheduleTimerList+0x12c>)
 8000c02:	2201      	movs	r2, #1
 8000c04:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000c06:	e034      	b.n	8000c72 <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8000c08:	7bfa      	ldrb	r2, [r7, #15]
 8000c0a:	4922      	ldr	r1, [pc, #136]	@ (8000c94 <RescheduleTimerList+0x128>)
 8000c0c:	4613      	mov	r3, r2
 8000c0e:	005b      	lsls	r3, r3, #1
 8000c10:	4413      	add	r3, r2
 8000c12:	00db      	lsls	r3, r3, #3
 8000c14:	440b      	add	r3, r1
 8000c16:	3308      	adds	r3, #8
 8000c18:	681a      	ldr	r2, [r3, #0]
 8000c1a:	88fb      	ldrh	r3, [r7, #6]
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d20a      	bcs.n	8000c36 <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8000c20:	7bfa      	ldrb	r2, [r7, #15]
 8000c22:	491c      	ldr	r1, [pc, #112]	@ (8000c94 <RescheduleTimerList+0x128>)
 8000c24:	4613      	mov	r3, r2
 8000c26:	005b      	lsls	r3, r3, #1
 8000c28:	4413      	add	r3, r2
 8000c2a:	00db      	lsls	r3, r3, #3
 8000c2c:	440b      	add	r3, r1
 8000c2e:	3308      	adds	r3, #8
 8000c30:	2200      	movs	r2, #0
 8000c32:	601a      	str	r2, [r3, #0]
 8000c34:	e013      	b.n	8000c5e <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8000c36:	7bfa      	ldrb	r2, [r7, #15]
 8000c38:	4916      	ldr	r1, [pc, #88]	@ (8000c94 <RescheduleTimerList+0x128>)
 8000c3a:	4613      	mov	r3, r2
 8000c3c:	005b      	lsls	r3, r3, #1
 8000c3e:	4413      	add	r3, r2
 8000c40:	00db      	lsls	r3, r3, #3
 8000c42:	440b      	add	r3, r1
 8000c44:	3308      	adds	r3, #8
 8000c46:	6819      	ldr	r1, [r3, #0]
 8000c48:	88fb      	ldrh	r3, [r7, #6]
 8000c4a:	7bfa      	ldrb	r2, [r7, #15]
 8000c4c:	1ac9      	subs	r1, r1, r3
 8000c4e:	4811      	ldr	r0, [pc, #68]	@ (8000c94 <RescheduleTimerList+0x128>)
 8000c50:	4613      	mov	r3, r2
 8000c52:	005b      	lsls	r3, r3, #1
 8000c54:	4413      	add	r3, r2
 8000c56:	00db      	lsls	r3, r3, #3
 8000c58:	4403      	add	r3, r0
 8000c5a:	3308      	adds	r3, #8
 8000c5c:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8000c5e:	7bfa      	ldrb	r2, [r7, #15]
 8000c60:	490c      	ldr	r1, [pc, #48]	@ (8000c94 <RescheduleTimerList+0x128>)
 8000c62:	4613      	mov	r3, r2
 8000c64:	005b      	lsls	r3, r3, #1
 8000c66:	4413      	add	r3, r2
 8000c68:	00db      	lsls	r3, r3, #3
 8000c6a:	440b      	add	r3, r1
 8000c6c:	3315      	adds	r3, #21
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000c72:	7bfb      	ldrb	r3, [r7, #15]
 8000c74:	2b06      	cmp	r3, #6
 8000c76:	d1c7      	bne.n	8000c08 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8000c78:	89bb      	ldrh	r3, [r7, #12]
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f7ff ff1e 	bl	8000abc <RestartWakeupCounter>

  return ;
 8000c80:	bf00      	nop
}
 8000c82:	3710      	adds	r7, #16
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	40002800 	.word	0x40002800
 8000c8c:	20000178 	.word	0x20000178
 8000c90:	2000012c 	.word	0x2000012c
 8000c94:	2000009c 	.word	0x2000009c
 8000c98:	20000134 	.word	0x20000134
 8000c9c:	2000013a 	.word	0x2000013a

08000ca0 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b08a      	sub	sp, #40	@ 0x28
 8000ca4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000ca6:	f3ef 8310 	mrs	r3, PRIMASK
 8000caa:	617b      	str	r3, [r7, #20]
  return(result);
 8000cac:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8000cae:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8000cb0:	b672      	cpsid	i
}
 8000cb2:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8000cb4:	4b59      	ldr	r3, [pc, #356]	@ (8000e1c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	22ca      	movs	r2, #202	@ 0xca
 8000cba:	625a      	str	r2, [r3, #36]	@ 0x24
 8000cbc:	4b57      	ldr	r3, [pc, #348]	@ (8000e1c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	2253      	movs	r2, #83	@ 0x53
 8000cc2:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8000cc4:	4b55      	ldr	r3, [pc, #340]	@ (8000e1c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	689a      	ldr	r2, [r3, #8]
 8000cca:	4b54      	ldr	r3, [pc, #336]	@ (8000e1c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000cd2:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8000cd4:	4b52      	ldr	r3, [pc, #328]	@ (8000e20 <HW_TS_RTC_Wakeup_Handler+0x180>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8000cdc:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000ce0:	4950      	ldr	r1, [pc, #320]	@ (8000e24 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8000ce2:	4613      	mov	r3, r2
 8000ce4:	005b      	lsls	r3, r3, #1
 8000ce6:	4413      	add	r3, r2
 8000ce8:	00db      	lsls	r3, r3, #3
 8000cea:	440b      	add	r3, r1
 8000cec:	330c      	adds	r3, #12
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	b2db      	uxtb	r3, r3
 8000cf2:	2b02      	cmp	r3, #2
 8000cf4:	d16e      	bne.n	8000dd4 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8000cf6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000cfa:	494a      	ldr	r1, [pc, #296]	@ (8000e24 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8000cfc:	4613      	mov	r3, r2
 8000cfe:	005b      	lsls	r3, r3, #1
 8000d00:	4413      	add	r3, r2
 8000d02:	00db      	lsls	r3, r3, #3
 8000d04:	440b      	add	r3, r1
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8000d0a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000d0e:	4945      	ldr	r1, [pc, #276]	@ (8000e24 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8000d10:	4613      	mov	r3, r2
 8000d12:	005b      	lsls	r3, r3, #1
 8000d14:	4413      	add	r3, r2
 8000d16:	00db      	lsls	r3, r3, #3
 8000d18:	440b      	add	r3, r1
 8000d1a:	3310      	adds	r3, #16
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8000d20:	4b41      	ldr	r3, [pc, #260]	@ (8000e28 <HW_TS_RTC_Wakeup_Handler+0x188>)
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	b2db      	uxtb	r3, r3
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d04c      	beq.n	8000dc4 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8000d2a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000d2e:	493d      	ldr	r1, [pc, #244]	@ (8000e24 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8000d30:	4613      	mov	r3, r2
 8000d32:	005b      	lsls	r3, r3, #1
 8000d34:	4413      	add	r3, r2
 8000d36:	00db      	lsls	r3, r3, #3
 8000d38:	440b      	add	r3, r1
 8000d3a:	330d      	adds	r3, #13
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	b2db      	uxtb	r3, r3
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d124      	bne.n	8000d8e <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8000d44:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000d48:	2101      	movs	r1, #1
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f7ff fdf2 	bl	8000934 <UnlinkTimer>
 8000d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d52:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000d54:	693b      	ldr	r3, [r7, #16]
 8000d56:	f383 8810 	msr	PRIMASK, r3
}
 8000d5a:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8000d5c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000d60:	4930      	ldr	r1, [pc, #192]	@ (8000e24 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8000d62:	4613      	mov	r3, r2
 8000d64:	005b      	lsls	r3, r3, #1
 8000d66:	4413      	add	r3, r2
 8000d68:	00db      	lsls	r3, r3, #3
 8000d6a:	440b      	add	r3, r1
 8000d6c:	3304      	adds	r3, #4
 8000d6e:	681a      	ldr	r2, [r3, #0]
 8000d70:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000d74:	4611      	mov	r1, r2
 8000d76:	4618      	mov	r0, r3
 8000d78:	f000 f9b8 	bl	80010ec <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8000d7c:	4b27      	ldr	r3, [pc, #156]	@ (8000e1c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	22ca      	movs	r2, #202	@ 0xca
 8000d82:	625a      	str	r2, [r3, #36]	@ 0x24
 8000d84:	4b25      	ldr	r3, [pc, #148]	@ (8000e1c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	2253      	movs	r2, #83	@ 0x53
 8000d8a:	625a      	str	r2, [r3, #36]	@ 0x24
 8000d8c:	e012      	b.n	8000db4 <HW_TS_RTC_Wakeup_Handler+0x114>
 8000d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d90:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	f383 8810 	msr	PRIMASK, r3
}
 8000d98:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8000d9a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f000 f920 	bl	8000fe4 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8000da4:	4b1d      	ldr	r3, [pc, #116]	@ (8000e1c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	22ca      	movs	r2, #202	@ 0xca
 8000daa:	625a      	str	r2, [r3, #36]	@ 0x24
 8000dac:	4b1b      	ldr	r3, [pc, #108]	@ (8000e1c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	2253      	movs	r2, #83	@ 0x53
 8000db2:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8000db4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000db8:	69fa      	ldr	r2, [r7, #28]
 8000dba:	4619      	mov	r1, r3
 8000dbc:	69b8      	ldr	r0, [r7, #24]
 8000dbe:	f000 fa1b 	bl	80011f8 <HW_TS_RTC_Int_AppNot>
 8000dc2:	e022      	b.n	8000e0a <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8000dc4:	f7ff fed2 	bl	8000b6c <RescheduleTimerList>
 8000dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dca:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	f383 8810 	msr	PRIMASK, r3
}
 8000dd2:	e01a      	b.n	8000e0a <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8000dd4:	bf00      	nop
 8000dd6:	4b11      	ldr	r3, [pc, #68]	@ (8000e1c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	68db      	ldr	r3, [r3, #12]
 8000ddc:	f003 0304 	and.w	r3, r3, #4
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d0f8      	beq.n	8000dd6 <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8000de4:	4b0d      	ldr	r3, [pc, #52]	@ (8000e1c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	68db      	ldr	r3, [r3, #12]
 8000dea:	b2da      	uxtb	r2, r3
 8000dec:	4b0b      	ldr	r3, [pc, #44]	@ (8000e1c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8000df4:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8000df6:	4b0d      	ldr	r3, [pc, #52]	@ (8000e2c <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000df8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000dfc:	60da      	str	r2, [r3, #12]
 8000dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e00:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	f383 8810 	msr	PRIMASK, r3
}
 8000e08:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8000e0a:	4b04      	ldr	r3, [pc, #16]	@ (8000e1c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	22ff      	movs	r2, #255	@ 0xff
 8000e10:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 8000e12:	bf00      	nop
}
 8000e14:	3728      	adds	r7, #40	@ 0x28
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	20000178 	.word	0x20000178
 8000e20:	2000012c 	.word	0x2000012c
 8000e24:	2000009c 	.word	0x2000009c
 8000e28:	20000134 	.word	0x20000134
 8000e2c:	58000800 	.word	0x58000800

08000e30 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b088      	sub	sp, #32
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	4603      	mov	r3, r0
 8000e38:	6039      	str	r1, [r7, #0]
 8000e3a:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8000e3c:	4b5e      	ldr	r3, [pc, #376]	@ (8000fb8 <HW_TS_Init+0x188>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	22ca      	movs	r2, #202	@ 0xca
 8000e42:	625a      	str	r2, [r3, #36]	@ 0x24
 8000e44:	4b5c      	ldr	r3, [pc, #368]	@ (8000fb8 <HW_TS_Init+0x188>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	2253      	movs	r2, #83	@ 0x53
 8000e4a:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8000e4c:	4b5b      	ldr	r3, [pc, #364]	@ (8000fbc <HW_TS_Init+0x18c>)
 8000e4e:	689b      	ldr	r3, [r3, #8]
 8000e50:	4a5a      	ldr	r2, [pc, #360]	@ (8000fbc <HW_TS_Init+0x18c>)
 8000e52:	f043 0320 	orr.w	r3, r3, #32
 8000e56:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8000e58:	4b58      	ldr	r3, [pc, #352]	@ (8000fbc <HW_TS_Init+0x18c>)
 8000e5a:	689b      	ldr	r3, [r3, #8]
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	f003 0307 	and.w	r3, r3, #7
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	f1c3 0304 	rsb	r3, r3, #4
 8000e68:	b2da      	uxtb	r2, r3
 8000e6a:	4b55      	ldr	r3, [pc, #340]	@ (8000fc0 <HW_TS_Init+0x190>)
 8000e6c:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8000e6e:	4b53      	ldr	r3, [pc, #332]	@ (8000fbc <HW_TS_Init+0x18c>)
 8000e70:	691b      	ldr	r3, [r3, #16]
 8000e72:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8000e76:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 8000e7a:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e7c:	693a      	ldr	r2, [r7, #16]
 8000e7e:	fa92 f2a2 	rbit	r2, r2
 8000e82:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000e84:	68fa      	ldr	r2, [r7, #12]
 8000e86:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000e88:	697a      	ldr	r2, [r7, #20]
 8000e8a:	2a00      	cmp	r2, #0
 8000e8c:	d101      	bne.n	8000e92 <HW_TS_Init+0x62>
  {
    return 32U;
 8000e8e:	2220      	movs	r2, #32
 8000e90:	e003      	b.n	8000e9a <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8000e92:	697a      	ldr	r2, [r7, #20]
 8000e94:	fab2 f282 	clz	r2, r2
 8000e98:	b2d2      	uxtb	r2, r2
 8000e9a:	40d3      	lsrs	r3, r2
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	b2da      	uxtb	r2, r3
 8000ea2:	4b48      	ldr	r3, [pc, #288]	@ (8000fc4 <HW_TS_Init+0x194>)
 8000ea4:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8000ea6:	4b45      	ldr	r3, [pc, #276]	@ (8000fbc <HW_TS_Init+0x18c>)
 8000ea8:	691b      	ldr	r3, [r3, #16]
 8000eaa:	b29b      	uxth	r3, r3
 8000eac:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000eb0:	b29b      	uxth	r3, r3
 8000eb2:	3301      	adds	r3, #1
 8000eb4:	b29a      	uxth	r2, r3
 8000eb6:	4b44      	ldr	r3, [pc, #272]	@ (8000fc8 <HW_TS_Init+0x198>)
 8000eb8:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8000eba:	4b43      	ldr	r3, [pc, #268]	@ (8000fc8 <HW_TS_Init+0x198>)
 8000ebc:	881b      	ldrh	r3, [r3, #0]
 8000ebe:	3b01      	subs	r3, #1
 8000ec0:	4a40      	ldr	r2, [pc, #256]	@ (8000fc4 <HW_TS_Init+0x194>)
 8000ec2:	7812      	ldrb	r2, [r2, #0]
 8000ec4:	fb02 f303 	mul.w	r3, r2, r3
 8000ec8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000ecc:	4a3c      	ldr	r2, [pc, #240]	@ (8000fc0 <HW_TS_Init+0x190>)
 8000ece:	7812      	ldrb	r2, [r2, #0]
 8000ed0:	40d3      	lsrs	r3, r2
 8000ed2:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8000ed4:	69bb      	ldr	r3, [r7, #24]
 8000ed6:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d904      	bls.n	8000ee8 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8000ede:	4b3b      	ldr	r3, [pc, #236]	@ (8000fcc <HW_TS_Init+0x19c>)
 8000ee0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ee4:	801a      	strh	r2, [r3, #0]
 8000ee6:	e003      	b.n	8000ef0 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8000ee8:	69bb      	ldr	r3, [r7, #24]
 8000eea:	b29a      	uxth	r2, r3
 8000eec:	4b37      	ldr	r3, [pc, #220]	@ (8000fcc <HW_TS_Init+0x19c>)
 8000eee:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8000ef0:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8000ef4:	f7ff fb9c 	bl	8000630 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8000ef8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8000efc:	f7ff fb84 	bl	8000608 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8000f00:	79fb      	ldrb	r3, [r7, #7]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d13d      	bne.n	8000f82 <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000f06:	4b32      	ldr	r3, [pc, #200]	@ (8000fd0 <HW_TS_Init+0x1a0>)
 8000f08:	2201      	movs	r2, #1
 8000f0a:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000f0c:	4b31      	ldr	r3, [pc, #196]	@ (8000fd4 <HW_TS_Init+0x1a4>)
 8000f0e:	f04f 32ff 	mov.w	r2, #4294967295
 8000f12:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8000f14:	2300      	movs	r3, #0
 8000f16:	77fb      	strb	r3, [r7, #31]
 8000f18:	e00c      	b.n	8000f34 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8000f1a:	7ffa      	ldrb	r2, [r7, #31]
 8000f1c:	492e      	ldr	r1, [pc, #184]	@ (8000fd8 <HW_TS_Init+0x1a8>)
 8000f1e:	4613      	mov	r3, r2
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	4413      	add	r3, r2
 8000f24:	00db      	lsls	r3, r3, #3
 8000f26:	440b      	add	r3, r1
 8000f28:	330c      	adds	r3, #12
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8000f2e:	7ffb      	ldrb	r3, [r7, #31]
 8000f30:	3301      	adds	r3, #1
 8000f32:	77fb      	strb	r3, [r7, #31]
 8000f34:	7ffb      	ldrb	r3, [r7, #31]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d9ef      	bls.n	8000f1a <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8000f3a:	4b28      	ldr	r3, [pc, #160]	@ (8000fdc <HW_TS_Init+0x1ac>)
 8000f3c:	2206      	movs	r2, #6
 8000f3e:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8000f40:	4b1d      	ldr	r3, [pc, #116]	@ (8000fb8 <HW_TS_Init+0x188>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	689a      	ldr	r2, [r3, #8]
 8000f46:	4b1c      	ldr	r3, [pc, #112]	@ (8000fb8 <HW_TS_Init+0x188>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000f4e:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8000f50:	4b19      	ldr	r3, [pc, #100]	@ (8000fb8 <HW_TS_Init+0x188>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	68db      	ldr	r3, [r3, #12]
 8000f56:	b2da      	uxtb	r2, r3
 8000f58:	4b17      	ldr	r3, [pc, #92]	@ (8000fb8 <HW_TS_Init+0x188>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8000f60:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8000f62:	4b1f      	ldr	r3, [pc, #124]	@ (8000fe0 <HW_TS_Init+0x1b0>)
 8000f64:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000f68:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8000f6a:	2003      	movs	r0, #3
 8000f6c:	f000 fe5f 	bl	8001c2e <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8000f70:	4b11      	ldr	r3, [pc, #68]	@ (8000fb8 <HW_TS_Init+0x188>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	689a      	ldr	r2, [r3, #8]
 8000f76:	4b10      	ldr	r3, [pc, #64]	@ (8000fb8 <HW_TS_Init+0x188>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000f7e:	609a      	str	r2, [r3, #8]
 8000f80:	e009      	b.n	8000f96 <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8000f82:	4b0d      	ldr	r3, [pc, #52]	@ (8000fb8 <HW_TS_Init+0x188>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	68db      	ldr	r3, [r3, #12]
 8000f88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d002      	beq.n	8000f96 <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8000f90:	2003      	movs	r0, #3
 8000f92:	f000 fe3e 	bl	8001c12 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8000f96:	4b08      	ldr	r3, [pc, #32]	@ (8000fb8 <HW_TS_Init+0x188>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	22ff      	movs	r2, #255	@ 0xff
 8000f9c:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	2103      	movs	r1, #3
 8000fa2:	2003      	movs	r0, #3
 8000fa4:	f000 fdf3 	bl	8001b8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8000fa8:	2003      	movs	r0, #3
 8000faa:	f000 fe0a 	bl	8001bc2 <HAL_NVIC_EnableIRQ>

  return;
 8000fae:	bf00      	nop
}
 8000fb0:	3720      	adds	r7, #32
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	20000178 	.word	0x20000178
 8000fbc:	40002800 	.word	0x40002800
 8000fc0:	20000135 	.word	0x20000135
 8000fc4:	20000136 	.word	0x20000136
 8000fc8:	20000138 	.word	0x20000138
 8000fcc:	2000013a 	.word	0x2000013a
 8000fd0:	20000134 	.word	0x20000134
 8000fd4:	20000130 	.word	0x20000130
 8000fd8:	2000009c 	.word	0x2000009c
 8000fdc:	2000012c 	.word	0x2000012c
 8000fe0:	58000800 	.word	0x58000800

08000fe4 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000fee:	f3ef 8310 	mrs	r3, PRIMASK
 8000ff2:	60fb      	str	r3, [r7, #12]
  return(result);
 8000ff4:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8000ff6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8000ff8:	b672      	cpsid	i
}
 8000ffa:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8000ffc:	2003      	movs	r0, #3
 8000ffe:	f000 fdee 	bl	8001bde <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001002:	4b34      	ldr	r3, [pc, #208]	@ (80010d4 <HW_TS_Stop+0xf0>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	22ca      	movs	r2, #202	@ 0xca
 8001008:	625a      	str	r2, [r3, #36]	@ 0x24
 800100a:	4b32      	ldr	r3, [pc, #200]	@ (80010d4 <HW_TS_Stop+0xf0>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	2253      	movs	r2, #83	@ 0x53
 8001010:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001012:	79fa      	ldrb	r2, [r7, #7]
 8001014:	4930      	ldr	r1, [pc, #192]	@ (80010d8 <HW_TS_Stop+0xf4>)
 8001016:	4613      	mov	r3, r2
 8001018:	005b      	lsls	r3, r3, #1
 800101a:	4413      	add	r3, r2
 800101c:	00db      	lsls	r3, r3, #3
 800101e:	440b      	add	r3, r1
 8001020:	330c      	adds	r3, #12
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	b2db      	uxtb	r3, r3
 8001026:	2b02      	cmp	r3, #2
 8001028:	d142      	bne.n	80010b0 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 800102a:	79fb      	ldrb	r3, [r7, #7]
 800102c:	2100      	movs	r1, #0
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff fc80 	bl	8000934 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8001034:	4b29      	ldr	r3, [pc, #164]	@ (80010dc <HW_TS_Stop+0xf8>)
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800103a:	7cfb      	ldrb	r3, [r7, #19]
 800103c:	2b06      	cmp	r3, #6
 800103e:	d12f      	bne.n	80010a0 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001040:	4b27      	ldr	r3, [pc, #156]	@ (80010e0 <HW_TS_Stop+0xfc>)
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001048:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800104c:	d107      	bne.n	800105e <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 800104e:	bf00      	nop
 8001050:	4b20      	ldr	r3, [pc, #128]	@ (80010d4 <HW_TS_Stop+0xf0>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	f003 0304 	and.w	r3, r3, #4
 800105a:	2b00      	cmp	r3, #0
 800105c:	d1f8      	bne.n	8001050 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 800105e:	4b1d      	ldr	r3, [pc, #116]	@ (80010d4 <HW_TS_Stop+0xf0>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	689a      	ldr	r2, [r3, #8]
 8001064:	4b1b      	ldr	r3, [pc, #108]	@ (80010d4 <HW_TS_Stop+0xf0>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800106c:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 800106e:	bf00      	nop
 8001070:	4b18      	ldr	r3, [pc, #96]	@ (80010d4 <HW_TS_Stop+0xf0>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	68db      	ldr	r3, [r3, #12]
 8001076:	f003 0304 	and.w	r3, r3, #4
 800107a:	2b00      	cmp	r3, #0
 800107c:	d0f8      	beq.n	8001070 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800107e:	4b15      	ldr	r3, [pc, #84]	@ (80010d4 <HW_TS_Stop+0xf0>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	68db      	ldr	r3, [r3, #12]
 8001084:	b2da      	uxtb	r2, r3
 8001086:	4b13      	ldr	r3, [pc, #76]	@ (80010d4 <HW_TS_Stop+0xf0>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800108e:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001090:	4b14      	ldr	r3, [pc, #80]	@ (80010e4 <HW_TS_Stop+0x100>)
 8001092:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001096:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001098:	2003      	movs	r0, #3
 800109a:	f000 fdc8 	bl	8001c2e <HAL_NVIC_ClearPendingIRQ>
 800109e:	e007      	b.n	80010b0 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80010a0:	4b11      	ldr	r3, [pc, #68]	@ (80010e8 <HW_TS_Stop+0x104>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	7cfa      	ldrb	r2, [r7, #19]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	d001      	beq.n	80010b0 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 80010ac:	f7ff fd5e 	bl	8000b6c <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80010b0:	4b08      	ldr	r3, [pc, #32]	@ (80010d4 <HW_TS_Stop+0xf0>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	22ff      	movs	r2, #255	@ 0xff
 80010b6:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80010b8:	2003      	movs	r0, #3
 80010ba:	f000 fd82 	bl	8001bc2 <HAL_NVIC_EnableIRQ>
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	f383 8810 	msr	PRIMASK, r3
}
 80010c8:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80010ca:	bf00      	nop
}
 80010cc:	3718      	adds	r7, #24
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	20000178 	.word	0x20000178
 80010d8:	2000009c 	.word	0x2000009c
 80010dc:	2000012c 	.word	0x2000012c
 80010e0:	40002800 	.word	0x40002800
 80010e4:	58000800 	.word	0x58000800
 80010e8:	2000012d 	.word	0x2000012d

080010ec <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	6039      	str	r1, [r7, #0]
 80010f6:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80010f8:	79fa      	ldrb	r2, [r7, #7]
 80010fa:	493b      	ldr	r1, [pc, #236]	@ (80011e8 <HW_TS_Start+0xfc>)
 80010fc:	4613      	mov	r3, r2
 80010fe:	005b      	lsls	r3, r3, #1
 8001100:	4413      	add	r3, r2
 8001102:	00db      	lsls	r3, r3, #3
 8001104:	440b      	add	r3, r1
 8001106:	330c      	adds	r3, #12
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	b2db      	uxtb	r3, r3
 800110c:	2b02      	cmp	r3, #2
 800110e:	d103      	bne.n	8001118 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff ff66 	bl	8000fe4 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001118:	f3ef 8310 	mrs	r3, PRIMASK
 800111c:	60fb      	str	r3, [r7, #12]
  return(result);
 800111e:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001120:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001122:	b672      	cpsid	i
}
 8001124:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8001126:	2003      	movs	r0, #3
 8001128:	f000 fd59 	bl	8001bde <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800112c:	4b2f      	ldr	r3, [pc, #188]	@ (80011ec <HW_TS_Start+0x100>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	22ca      	movs	r2, #202	@ 0xca
 8001132:	625a      	str	r2, [r3, #36]	@ 0x24
 8001134:	4b2d      	ldr	r3, [pc, #180]	@ (80011ec <HW_TS_Start+0x100>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2253      	movs	r2, #83	@ 0x53
 800113a:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 800113c:	79fa      	ldrb	r2, [r7, #7]
 800113e:	492a      	ldr	r1, [pc, #168]	@ (80011e8 <HW_TS_Start+0xfc>)
 8001140:	4613      	mov	r3, r2
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	4413      	add	r3, r2
 8001146:	00db      	lsls	r3, r3, #3
 8001148:	440b      	add	r3, r1
 800114a:	330c      	adds	r3, #12
 800114c:	2202      	movs	r2, #2
 800114e:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8001150:	79fa      	ldrb	r2, [r7, #7]
 8001152:	4925      	ldr	r1, [pc, #148]	@ (80011e8 <HW_TS_Start+0xfc>)
 8001154:	4613      	mov	r3, r2
 8001156:	005b      	lsls	r3, r3, #1
 8001158:	4413      	add	r3, r2
 800115a:	00db      	lsls	r3, r3, #3
 800115c:	440b      	add	r3, r1
 800115e:	3308      	adds	r3, #8
 8001160:	683a      	ldr	r2, [r7, #0]
 8001162:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8001164:	79fa      	ldrb	r2, [r7, #7]
 8001166:	4920      	ldr	r1, [pc, #128]	@ (80011e8 <HW_TS_Start+0xfc>)
 8001168:	4613      	mov	r3, r2
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	4413      	add	r3, r2
 800116e:	00db      	lsls	r3, r3, #3
 8001170:	440b      	add	r3, r1
 8001172:	3304      	adds	r3, #4
 8001174:	683a      	ldr	r2, [r7, #0]
 8001176:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	4618      	mov	r0, r3
 800117c:	f7ff fb30 	bl	80007e0 <linkTimer>
 8001180:	4603      	mov	r3, r0
 8001182:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8001184:	4b1a      	ldr	r3, [pc, #104]	@ (80011f0 <HW_TS_Start+0x104>)
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 800118a:	4b1a      	ldr	r3, [pc, #104]	@ (80011f4 <HW_TS_Start+0x108>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	b2db      	uxtb	r3, r3
 8001190:	7c7a      	ldrb	r2, [r7, #17]
 8001192:	429a      	cmp	r2, r3
 8001194:	d002      	beq.n	800119c <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 8001196:	f7ff fce9 	bl	8000b6c <RescheduleTimerList>
 800119a:	e013      	b.n	80011c4 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 800119c:	79fa      	ldrb	r2, [r7, #7]
 800119e:	4912      	ldr	r1, [pc, #72]	@ (80011e8 <HW_TS_Start+0xfc>)
 80011a0:	4613      	mov	r3, r2
 80011a2:	005b      	lsls	r3, r3, #1
 80011a4:	4413      	add	r3, r2
 80011a6:	00db      	lsls	r3, r3, #3
 80011a8:	440b      	add	r3, r1
 80011aa:	3308      	adds	r3, #8
 80011ac:	6819      	ldr	r1, [r3, #0]
 80011ae:	8a7b      	ldrh	r3, [r7, #18]
 80011b0:	79fa      	ldrb	r2, [r7, #7]
 80011b2:	1ac9      	subs	r1, r1, r3
 80011b4:	480c      	ldr	r0, [pc, #48]	@ (80011e8 <HW_TS_Start+0xfc>)
 80011b6:	4613      	mov	r3, r2
 80011b8:	005b      	lsls	r3, r3, #1
 80011ba:	4413      	add	r3, r2
 80011bc:	00db      	lsls	r3, r3, #3
 80011be:	4403      	add	r3, r0
 80011c0:	3308      	adds	r3, #8
 80011c2:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80011c4:	4b09      	ldr	r3, [pc, #36]	@ (80011ec <HW_TS_Start+0x100>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	22ff      	movs	r2, #255	@ 0xff
 80011ca:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80011cc:	2003      	movs	r0, #3
 80011ce:	f000 fcf8 	bl	8001bc2 <HAL_NVIC_EnableIRQ>
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	f383 8810 	msr	PRIMASK, r3
}
 80011dc:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80011de:	bf00      	nop
}
 80011e0:	3718      	adds	r7, #24
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	2000009c 	.word	0x2000009c
 80011ec:	20000178 	.word	0x20000178
 80011f0:	2000012c 	.word	0x2000012c
 80011f4:	2000012d 	.word	0x2000012d

080011f8 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	60f8      	str	r0, [r7, #12]
 8001200:	460b      	mov	r3, r1
 8001202:	607a      	str	r2, [r7, #4]
 8001204:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4798      	blx	r3

  return;
 800120a:	bf00      	nop
}
 800120c:	3710      	adds	r7, #16
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}

08001212 <LL_RCC_LSE_SetDriveCapability>:
{
 8001212:	b480      	push	{r7}
 8001214:	b083      	sub	sp, #12
 8001216:	af00      	add	r7, sp, #0
 8001218:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 800121a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800121e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001222:	f023 0218 	bic.w	r2, r3, #24
 8001226:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	4313      	orrs	r3, r2
 800122e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001232:	bf00      	nop
 8001234:	370c      	adds	r7, #12
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr

0800123e <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800123e:	b480      	push	{r7}
 8001240:	b085      	sub	sp, #20
 8001242:	af00      	add	r7, sp, #0
 8001244:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001246:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800124a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800124c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	4313      	orrs	r3, r2
 8001254:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001256:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800125a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	4013      	ands	r3, r2
 8001260:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001262:	68fb      	ldr	r3, [r7, #12]
}
 8001264:	bf00      	nop
 8001266:	3714      	adds	r7, #20
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001274:	f000 faca 	bl	800180c <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 8001278:	f7ff f84c 	bl	8000314 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800127c:	f000 f828 	bl	80012d0 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001280:	f000 f888 	bl	8001394 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 8001284:	f000 f8a6 	bl	80013d4 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001288:	f000 f8f4 	bl	8001474 <MX_GPIO_Init>
  MX_RTC_Init();
 800128c:	f000 f8be 	bl	800140c <MX_RTC_Init>
  MX_RF_Init();
 8001290:	f000 f8b4 	bl	80013fc <MX_RF_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 8001294:	f7ff f84c 	bl	8000330 <MX_APPE_Init>
//    3, AD_TYPE_16_BIT_SERV_UUID_CMPLT_LIST, 0x0D, 0x18,
//    4, AD_TYPE_MANUFACTURER_SPECIFIC_DATA, 0x30, 0x00, 0x00 /*  */,
//  };
  while (1)
  {
	  abc++;
 8001298:	4b0b      	ldr	r3, [pc, #44]	@ (80012c8 <main+0x58>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	3301      	adds	r3, #1
 800129e:	b2da      	uxtb	r2, r3
 80012a0:	4b09      	ldr	r3, [pc, #36]	@ (80012c8 <main+0x58>)
 80012a2:	701a      	strb	r2, [r3, #0]
	  if(abc > 10) {
 80012a4:	4b08      	ldr	r3, [pc, #32]	@ (80012c8 <main+0x58>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	2b0a      	cmp	r3, #10
 80012aa:	d902      	bls.n	80012b2 <main+0x42>
		  abc = 0;
 80012ac:	4b06      	ldr	r3, [pc, #24]	@ (80012c8 <main+0x58>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	701a      	strb	r2, [r3, #0]
	  }
//	  abc = 1;
	  a_AdvData[17] = abc;
 80012b2:	4b05      	ldr	r3, [pc, #20]	@ (80012c8 <main+0x58>)
 80012b4:	781a      	ldrb	r2, [r3, #0]
 80012b6:	4b05      	ldr	r3, [pc, #20]	@ (80012cc <main+0x5c>)
 80012b8:	745a      	strb	r2, [r3, #17]
	  hci_le_set_advertising_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 80012ba:	4904      	ldr	r1, [pc, #16]	@ (80012cc <main+0x5c>)
 80012bc:	2013      	movs	r0, #19
 80012be:	f003 ff19 	bl	80050f4 <hci_le_set_advertising_data>
//	  aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
//	  hci_le_set_advertising_data(19, a_AdvData);
    /* USER CODE END WHILE */
    MX_APPE_Process();
 80012c2:	f7ff f962 	bl	800058a <MX_APPE_Process>
	  abc++;
 80012c6:	e7e7      	b.n	8001298 <main+0x28>
 80012c8:	2000019c 	.word	0x2000019c
 80012cc:	20000014 	.word	0x20000014

080012d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b09a      	sub	sp, #104	@ 0x68
 80012d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012d6:	f107 0320 	add.w	r3, r7, #32
 80012da:	2248      	movs	r2, #72	@ 0x48
 80012dc:	2100      	movs	r1, #0
 80012de:	4618      	mov	r0, r3
 80012e0:	f006 f9f4 	bl	80076cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]
 80012ec:	609a      	str	r2, [r3, #8]
 80012ee:	60da      	str	r2, [r3, #12]
 80012f0:	611a      	str	r2, [r3, #16]
 80012f2:	615a      	str	r2, [r3, #20]
 80012f4:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80012f6:	f000 ff0d 	bl	8002114 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 80012fa:	2010      	movs	r0, #16
 80012fc:	f7ff ff89 	bl	8001212 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001300:	4b23      	ldr	r3, [pc, #140]	@ (8001390 <SystemClock_Config+0xc0>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001308:	4a21      	ldr	r2, [pc, #132]	@ (8001390 <SystemClock_Config+0xc0>)
 800130a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800130e:	6013      	str	r3, [r2, #0]
 8001310:	4b1f      	ldr	r3, [pc, #124]	@ (8001390 <SystemClock_Config+0xc0>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001318:	603b      	str	r3, [r7, #0]
 800131a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 800131c:	2327      	movs	r3, #39	@ 0x27
 800131e:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001320:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001324:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001326:	2301      	movs	r3, #1
 8001328:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800132a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800132e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001330:	2301      	movs	r3, #1
 8001332:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001334:	2340      	movs	r3, #64	@ 0x40
 8001336:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001338:	2300      	movs	r3, #0
 800133a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 800133c:	23a0      	movs	r3, #160	@ 0xa0
 800133e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001340:	2300      	movs	r3, #0
 8001342:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001344:	f107 0320 	add.w	r3, r7, #32
 8001348:	4618      	mov	r0, r3
 800134a:	f001 fa5f 	bl	800280c <HAL_RCC_OscConfig>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8001354:	f000 f8c6 	bl	80014e4 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8001358:	236f      	movs	r3, #111	@ 0x6f
 800135a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800135c:	2300      	movs	r3, #0
 800135e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001360:	2300      	movs	r3, #0
 8001362:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001364:	2300      	movs	r3, #0
 8001366:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001368:	2300      	movs	r3, #0
 800136a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 800136c:	2300      	movs	r3, #0
 800136e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8001370:	2300      	movs	r3, #0
 8001372:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001374:	1d3b      	adds	r3, r7, #4
 8001376:	2101      	movs	r1, #1
 8001378:	4618      	mov	r0, r3
 800137a:	f001 fdbb 	bl	8002ef4 <HAL_RCC_ClockConfig>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8001384:	f000 f8ae 	bl	80014e4 <Error_Handler>
  }
}
 8001388:	bf00      	nop
 800138a:	3768      	adds	r7, #104	@ 0x68
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	58000400 	.word	0x58000400

08001394 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b094      	sub	sp, #80	@ 0x50
 8001398:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800139a:	463b      	mov	r3, r7
 800139c:	2250      	movs	r2, #80	@ 0x50
 800139e:	2100      	movs	r1, #0
 80013a0:	4618      	mov	r0, r3
 80013a2:	f006 f993 	bl	80076cc <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 80013a6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80013aa:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 80013ac:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80013b0:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 80013b2:	2300      	movs	r3, #0
 80013b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 80013b6:	2310      	movs	r3, #16
 80013b8:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013ba:	463b      	mov	r3, r7
 80013bc:	4618      	mov	r0, r3
 80013be:	f002 f9aa 	bl	8003716 <HAL_RCCEx_PeriphCLKConfig>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 80013c8:	f000 f88c 	bl	80014e4 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 80013cc:	bf00      	nop
 80013ce:	3750      	adds	r7, #80	@ 0x50
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 80013d8:	4b06      	ldr	r3, [pc, #24]	@ (80013f4 <MX_IPCC_Init+0x20>)
 80013da:	4a07      	ldr	r2, [pc, #28]	@ (80013f8 <MX_IPCC_Init+0x24>)
 80013dc:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 80013de:	4805      	ldr	r0, [pc, #20]	@ (80013f4 <MX_IPCC_Init+0x20>)
 80013e0:	f000 fe12 	bl	8002008 <HAL_IPCC_Init>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 80013ea:	f000 f87b 	bl	80014e4 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	2000013c 	.word	0x2000013c
 80013f8:	58000c00 	.word	0x58000c00

080013fc <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8001400:	bf00      	nop
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
	...

0800140c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001410:	4b16      	ldr	r3, [pc, #88]	@ (800146c <MX_RTC_Init+0x60>)
 8001412:	4a17      	ldr	r2, [pc, #92]	@ (8001470 <MX_RTC_Init+0x64>)
 8001414:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001416:	4b15      	ldr	r3, [pc, #84]	@ (800146c <MX_RTC_Init+0x60>)
 8001418:	2200      	movs	r2, #0
 800141a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 800141c:	4b13      	ldr	r3, [pc, #76]	@ (800146c <MX_RTC_Init+0x60>)
 800141e:	220f      	movs	r2, #15
 8001420:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8001422:	4b12      	ldr	r3, [pc, #72]	@ (800146c <MX_RTC_Init+0x60>)
 8001424:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001428:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800142a:	4b10      	ldr	r3, [pc, #64]	@ (800146c <MX_RTC_Init+0x60>)
 800142c:	2200      	movs	r2, #0
 800142e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001430:	4b0e      	ldr	r3, [pc, #56]	@ (800146c <MX_RTC_Init+0x60>)
 8001432:	2200      	movs	r2, #0
 8001434:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001436:	4b0d      	ldr	r3, [pc, #52]	@ (800146c <MX_RTC_Init+0x60>)
 8001438:	2200      	movs	r2, #0
 800143a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800143c:	4b0b      	ldr	r3, [pc, #44]	@ (800146c <MX_RTC_Init+0x60>)
 800143e:	2200      	movs	r2, #0
 8001440:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001442:	480a      	ldr	r0, [pc, #40]	@ (800146c <MX_RTC_Init+0x60>)
 8001444:	f002 fbee 	bl	8003c24 <HAL_RTC_Init>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_RTC_Init+0x46>
  {
    Error_Handler();
 800144e:	f000 f849 	bl	80014e4 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8001452:	2200      	movs	r2, #0
 8001454:	2100      	movs	r1, #0
 8001456:	4805      	ldr	r0, [pc, #20]	@ (800146c <MX_RTC_Init+0x60>)
 8001458:	f002 fce4 	bl	8003e24 <HAL_RTCEx_SetWakeUpTimer_IT>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 8001462:	f000 f83f 	bl	80014e4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001466:	bf00      	nop
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	20000178 	.word	0x20000178
 8001470:	40002800 	.word	0x40002800

08001474 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b086      	sub	sp, #24
 8001478:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147a:	1d3b      	adds	r3, r7, #4
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	605a      	str	r2, [r3, #4]
 8001482:	609a      	str	r2, [r3, #8]
 8001484:	60da      	str	r2, [r3, #12]
 8001486:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001488:	2004      	movs	r0, #4
 800148a:	f7ff fed8 	bl	800123e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800148e:	2001      	movs	r0, #1
 8001490:	f7ff fed5 	bl	800123e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001494:	2002      	movs	r0, #2
 8001496:	f7ff fed2 	bl	800123e <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800149a:	2200      	movs	r2, #0
 800149c:	2120      	movs	r1, #32
 800149e:	480f      	ldr	r0, [pc, #60]	@ (80014dc <MX_GPIO_Init+0x68>)
 80014a0:	f000 fd5c 	bl	8001f5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80014a4:	2310      	movs	r3, #16
 80014a6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014a8:	2300      	movs	r3, #0
 80014aa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014ac:	2301      	movs	r3, #1
 80014ae:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014b0:	1d3b      	adds	r3, r7, #4
 80014b2:	4619      	mov	r1, r3
 80014b4:	480a      	ldr	r0, [pc, #40]	@ (80014e0 <MX_GPIO_Init+0x6c>)
 80014b6:	f000 fbc9 	bl	8001c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80014ba:	2320      	movs	r3, #32
 80014bc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014be:	2301      	movs	r3, #1
 80014c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c2:	2300      	movs	r3, #0
 80014c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c6:	2300      	movs	r3, #0
 80014c8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014ca:	1d3b      	adds	r3, r7, #4
 80014cc:	4619      	mov	r1, r3
 80014ce:	4803      	ldr	r0, [pc, #12]	@ (80014dc <MX_GPIO_Init+0x68>)
 80014d0:	f000 fbbc 	bl	8001c4c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80014d4:	bf00      	nop
 80014d6:	3718      	adds	r7, #24
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	48000400 	.word	0x48000400
 80014e0:	48000800 	.word	0x48000800

080014e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80014e8:	b672      	cpsid	i
}
 80014ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014ec:	bf00      	nop
 80014ee:	e7fd      	b.n	80014ec <Error_Handler+0x8>

080014f0 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80014f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001500:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001504:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001508:	bf00      	nop
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr

08001512 <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001512:	b480      	push	{r7}
 8001514:	b085      	sub	sp, #20
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 800151a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800151e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001520:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	4313      	orrs	r3, r2
 8001528:	650b      	str	r3, [r1, #80]	@ 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800152a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800152e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	4013      	ands	r3, r2
 8001534:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001536:	68fb      	ldr	r3, [r7, #12]
}
 8001538:	bf00      	nop
 800153a:	3714      	adds	r7, #20
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr

08001544 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001544:	b480      	push	{r7}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800154c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001550:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001552:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4313      	orrs	r3, r2
 800155a:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800155c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001560:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4013      	ands	r3, r2
 8001566:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001568:	68fb      	ldr	r3, [r7, #12]
}
 800156a:	bf00      	nop
 800156c:	3714      	adds	r7, #20
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 800157a:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800157e:	f7ff ffc8 	bl	8001512 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001582:	2200      	movs	r2, #0
 8001584:	2100      	movs	r1, #0
 8001586:	2005      	movs	r0, #5
 8001588:	f000 fb01 	bl	8001b8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800158c:	2005      	movs	r0, #5
 800158e:	f000 fb18 	bl	8001bc2 <HAL_NVIC_EnableIRQ>
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8001592:	2200      	movs	r2, #0
 8001594:	2100      	movs	r1, #0
 8001596:	202e      	movs	r0, #46	@ 0x2e
 8001598:	f000 faf9 	bl	8001b8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 800159c:	202e      	movs	r0, #46	@ 0x2e
 800159e:	f000 fb10 	bl	8001bc2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
	...

080015a8 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a0d      	ldr	r2, [pc, #52]	@ (80015ec <HAL_IPCC_MspInit+0x44>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d113      	bne.n	80015e2 <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 80015ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80015be:	f7ff ffa8 	bl	8001512 <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 80015c2:	2200      	movs	r2, #0
 80015c4:	2100      	movs	r1, #0
 80015c6:	202c      	movs	r0, #44	@ 0x2c
 80015c8:	f000 fae1 	bl	8001b8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 80015cc:	202c      	movs	r0, #44	@ 0x2c
 80015ce:	f000 faf8 	bl	8001bc2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 80015d2:	2200      	movs	r2, #0
 80015d4:	2100      	movs	r1, #0
 80015d6:	202d      	movs	r0, #45	@ 0x2d
 80015d8:	f000 fad9 	bl	8001b8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 80015dc:	202d      	movs	r0, #45	@ 0x2d
 80015de:	f000 faf0 	bl	8001bc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 80015e2:	bf00      	nop
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	58000c00 	.word	0x58000c00

080015f0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b096      	sub	sp, #88	@ 0x58
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015f8:	f107 0308 	add.w	r3, r7, #8
 80015fc:	2250      	movs	r2, #80	@ 0x50
 80015fe:	2100      	movs	r1, #0
 8001600:	4618      	mov	r0, r3
 8001602:	f006 f863 	bl	80076cc <memset>
  if(hrtc->Instance==RTC)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a12      	ldr	r2, [pc, #72]	@ (8001654 <HAL_RTC_MspInit+0x64>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d11d      	bne.n	800164c <HAL_RTC_MspInit+0x5c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001610:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001614:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001616:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800161a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800161c:	f107 0308 	add.w	r3, r7, #8
 8001620:	4618      	mov	r0, r3
 8001622:	f002 f878 	bl	8003716 <HAL_RCCEx_PeriphCLKConfig>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 800162c:	f7ff ff5a 	bl	80014e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001630:	f7ff ff5e 	bl	80014f0 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001634:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001638:	f7ff ff84 	bl	8001544 <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 800163c:	2200      	movs	r2, #0
 800163e:	2100      	movs	r1, #0
 8001640:	2003      	movs	r0, #3
 8001642:	f000 faa4 	bl	8001b8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8001646:	2003      	movs	r0, #3
 8001648:	f000 fabb 	bl	8001bc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800164c:	bf00      	nop
 800164e:	3758      	adds	r7, #88	@ 0x58
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	40002800 	.word	0x40002800

08001658 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800165c:	bf00      	nop
 800165e:	e7fd      	b.n	800165c <NMI_Handler+0x4>

08001660 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001664:	bf00      	nop
 8001666:	e7fd      	b.n	8001664 <HardFault_Handler+0x4>

08001668 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800166c:	bf00      	nop
 800166e:	e7fd      	b.n	800166c <MemManage_Handler+0x4>

08001670 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001674:	bf00      	nop
 8001676:	e7fd      	b.n	8001674 <BusFault_Handler+0x4>

08001678 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800167c:	bf00      	nop
 800167e:	e7fd      	b.n	800167c <UsageFault_Handler+0x4>

08001680 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001684:	bf00      	nop
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr

0800168e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800168e:	b480      	push	{r7}
 8001690:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001692:	bf00      	nop
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016a0:	bf00      	nop
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr

080016aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016ae:	f000 f907 	bl	80018c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}

080016b6 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 80016b6:	b580      	push	{r7, lr}
 80016b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80016ba:	f7ff faf1 	bl	8000ca0 <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 80016be:	bf00      	nop
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80016c2:	b480      	push	{r7}
 80016c4:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80016c6:	bf00      	nop
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 80016d4:	f005 fc40 	bl	8006f58 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 80016d8:	bf00      	nop
 80016da:	bd80      	pop	{r7, pc}

080016dc <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 80016e0:	f005 fc70 	bl	8006fc4 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 80016e4:	bf00      	nop
 80016e6:	bd80      	pop	{r7, pc}

080016e8 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 80016ec:	f000 fc68 	bl	8001fc0 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 80016f0:	bf00      	nop
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 80016f8:	4b24      	ldr	r3, [pc, #144]	@ (800178c <SystemInit+0x98>)
 80016fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016fe:	4a23      	ldr	r2, [pc, #140]	@ (800178c <SystemInit+0x98>)
 8001700:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001704:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001708:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001712:	f043 0301 	orr.w	r3, r3, #1
 8001716:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001718:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800171c:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8001720:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8001722:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800172c:	4b18      	ldr	r3, [pc, #96]	@ (8001790 <SystemInit+0x9c>)
 800172e:	4013      	ands	r3, r2
 8001730:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8001732:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001736:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800173a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800173e:	f023 0305 	bic.w	r3, r3, #5
 8001742:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001746:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800174a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800174e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001752:	f023 0301 	bic.w	r3, r3, #1
 8001756:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 800175a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800175e:	4a0d      	ldr	r2, [pc, #52]	@ (8001794 <SystemInit+0xa0>)
 8001760:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8001762:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001766:	4a0b      	ldr	r2, [pc, #44]	@ (8001794 <SystemInit+0xa0>)
 8001768:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800176a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001774:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001778:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800177a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800177e:	2200      	movs	r2, #0
 8001780:	619a      	str	r2, [r3, #24]
}
 8001782:	bf00      	nop
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr
 800178c:	e000ed00 	.word	0xe000ed00
 8001790:	faf6fefb 	.word	0xfaf6fefb
 8001794:	22041000 	.word	0x22041000

08001798 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001798:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800179a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800179c:	3304      	adds	r3, #4

0800179e <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800179e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017a0:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80017a2:	d3f9      	bcc.n	8001798 <CopyDataInit>
  bx lr
 80017a4:	4770      	bx	lr

080017a6 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80017a6:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80017a8:	3004      	adds	r0, #4

080017aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80017aa:	4288      	cmp	r0, r1
  bcc FillZerobss
 80017ac:	d3fb      	bcc.n	80017a6 <FillZerobss>
  bx lr
 80017ae:	4770      	bx	lr

080017b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80017b0:	480c      	ldr	r0, [pc, #48]	@ (80017e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80017b2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80017b4:	f7ff ff9e 	bl	80016f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80017b8:	480b      	ldr	r0, [pc, #44]	@ (80017e8 <LoopForever+0x6>)
 80017ba:	490c      	ldr	r1, [pc, #48]	@ (80017ec <LoopForever+0xa>)
 80017bc:	4a0c      	ldr	r2, [pc, #48]	@ (80017f0 <LoopForever+0xe>)
 80017be:	2300      	movs	r3, #0
 80017c0:	f7ff ffed 	bl	800179e <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80017c4:	480b      	ldr	r0, [pc, #44]	@ (80017f4 <LoopForever+0x12>)
 80017c6:	490c      	ldr	r1, [pc, #48]	@ (80017f8 <LoopForever+0x16>)
 80017c8:	4a0c      	ldr	r2, [pc, #48]	@ (80017fc <LoopForever+0x1a>)
 80017ca:	2300      	movs	r3, #0
 80017cc:	f7ff ffe7 	bl	800179e <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80017d0:	480b      	ldr	r0, [pc, #44]	@ (8001800 <LoopForever+0x1e>)
 80017d2:	490c      	ldr	r1, [pc, #48]	@ (8001804 <LoopForever+0x22>)
 80017d4:	2300      	movs	r3, #0
 80017d6:	f7ff ffe8 	bl	80017aa <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80017da:	f005 ff7f 	bl	80076dc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80017de:	f7ff fd47 	bl	8001270 <main>

080017e2 <LoopForever>:

LoopForever:
  b LoopForever
 80017e2:	e7fe      	b.n	80017e2 <LoopForever>
  ldr   r0, =_estack
 80017e4:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80017e8:	20000008 	.word	0x20000008
 80017ec:	20000034 	.word	0x20000034
 80017f0:	080079dc 	.word	0x080079dc
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80017f4:	200301e4 	.word	0x200301e4
 80017f8:	20030a67 	.word	0x20030a67
 80017fc:	08007a4e 	.word	0x08007a4e
  INIT_BSS _sbss, _ebss
 8001800:	20000080 	.word	0x20000080
 8001804:	20000458 	.word	0x20000458

08001808 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001808:	e7fe      	b.n	8001808 <ADC1_IRQHandler>
	...

0800180c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001812:	2300      	movs	r3, #0
 8001814:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001816:	4b0c      	ldr	r3, [pc, #48]	@ (8001848 <HAL_Init+0x3c>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a0b      	ldr	r2, [pc, #44]	@ (8001848 <HAL_Init+0x3c>)
 800181c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001820:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001822:	2003      	movs	r0, #3
 8001824:	f000 f9a8 	bl	8001b78 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001828:	200f      	movs	r0, #15
 800182a:	f000 f80f 	bl	800184c <HAL_InitTick>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d002      	beq.n	800183a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	71fb      	strb	r3, [r7, #7]
 8001838:	e001      	b.n	800183e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800183a:	f7ff fe9c 	bl	8001576 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800183e:	79fb      	ldrb	r3, [r7, #7]
}
 8001840:	4618      	mov	r0, r3
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	58004000 	.word	0x58004000

0800184c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001854:	2300      	movs	r3, #0
 8001856:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8001858:	4b17      	ldr	r3, [pc, #92]	@ (80018b8 <HAL_InitTick+0x6c>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d024      	beq.n	80018aa <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001860:	f001 fcf4 	bl	800324c <HAL_RCC_GetHCLKFreq>
 8001864:	4602      	mov	r2, r0
 8001866:	4b14      	ldr	r3, [pc, #80]	@ (80018b8 <HAL_InitTick+0x6c>)
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	4619      	mov	r1, r3
 800186c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001870:	fbb3 f3f1 	udiv	r3, r3, r1
 8001874:	fbb2 f3f3 	udiv	r3, r2, r3
 8001878:	4618      	mov	r0, r3
 800187a:	f000 f9be 	bl	8001bfa <HAL_SYSTICK_Config>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d10f      	bne.n	80018a4 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2b0f      	cmp	r3, #15
 8001888:	d809      	bhi.n	800189e <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800188a:	2200      	movs	r2, #0
 800188c:	6879      	ldr	r1, [r7, #4]
 800188e:	f04f 30ff 	mov.w	r0, #4294967295
 8001892:	f000 f97c 	bl	8001b8e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001896:	4a09      	ldr	r2, [pc, #36]	@ (80018bc <HAL_InitTick+0x70>)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6013      	str	r3, [r2, #0]
 800189c:	e007      	b.n	80018ae <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	73fb      	strb	r3, [r7, #15]
 80018a2:	e004      	b.n	80018ae <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	73fb      	strb	r3, [r7, #15]
 80018a8:	e001      	b.n	80018ae <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80018ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3710      	adds	r7, #16
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	20000010 	.word	0x20000010
 80018bc:	2000000c 	.word	0x2000000c

080018c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80018c4:	4b06      	ldr	r3, [pc, #24]	@ (80018e0 <HAL_IncTick+0x20>)
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	461a      	mov	r2, r3
 80018ca:	4b06      	ldr	r3, [pc, #24]	@ (80018e4 <HAL_IncTick+0x24>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4413      	add	r3, r2
 80018d0:	4a04      	ldr	r2, [pc, #16]	@ (80018e4 <HAL_IncTick+0x24>)
 80018d2:	6013      	str	r3, [r2, #0]
}
 80018d4:	bf00      	nop
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	20000010 	.word	0x20000010
 80018e4:	200001a0 	.word	0x200001a0

080018e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  return uwTick;
 80018ec:	4b03      	ldr	r3, [pc, #12]	@ (80018fc <HAL_GetTick+0x14>)
 80018ee:	681b      	ldr	r3, [r3, #0]
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	200001a0 	.word	0x200001a0

08001900 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001904:	4b03      	ldr	r3, [pc, #12]	@ (8001914 <HAL_GetTickPrio+0x14>)
 8001906:	681b      	ldr	r3, [r3, #0]
}
 8001908:	4618      	mov	r0, r3
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	2000000c 	.word	0x2000000c

08001918 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001918:	b480      	push	{r7}
 800191a:	b085      	sub	sp, #20
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	f003 0307 	and.w	r3, r3, #7
 8001926:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001928:	4b0c      	ldr	r3, [pc, #48]	@ (800195c <__NVIC_SetPriorityGrouping+0x44>)
 800192a:	68db      	ldr	r3, [r3, #12]
 800192c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800192e:	68ba      	ldr	r2, [r7, #8]
 8001930:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001934:	4013      	ands	r3, r2
 8001936:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001940:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001944:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001948:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800194a:	4a04      	ldr	r2, [pc, #16]	@ (800195c <__NVIC_SetPriorityGrouping+0x44>)
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	60d3      	str	r3, [r2, #12]
}
 8001950:	bf00      	nop
 8001952:	3714      	adds	r7, #20
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	e000ed00 	.word	0xe000ed00

08001960 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001964:	4b04      	ldr	r3, [pc, #16]	@ (8001978 <__NVIC_GetPriorityGrouping+0x18>)
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	0a1b      	lsrs	r3, r3, #8
 800196a:	f003 0307 	and.w	r3, r3, #7
}
 800196e:	4618      	mov	r0, r3
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr
 8001978:	e000ed00 	.word	0xe000ed00

0800197c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198a:	2b00      	cmp	r3, #0
 800198c:	db0b      	blt.n	80019a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	f003 021f 	and.w	r2, r3, #31
 8001994:	4907      	ldr	r1, [pc, #28]	@ (80019b4 <__NVIC_EnableIRQ+0x38>)
 8001996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199a:	095b      	lsrs	r3, r3, #5
 800199c:	2001      	movs	r0, #1
 800199e:	fa00 f202 	lsl.w	r2, r0, r2
 80019a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019a6:	bf00      	nop
 80019a8:	370c      	adds	r7, #12
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	e000e100 	.word	0xe000e100

080019b8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	db12      	blt.n	80019f0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019ca:	79fb      	ldrb	r3, [r7, #7]
 80019cc:	f003 021f 	and.w	r2, r3, #31
 80019d0:	490a      	ldr	r1, [pc, #40]	@ (80019fc <__NVIC_DisableIRQ+0x44>)
 80019d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d6:	095b      	lsrs	r3, r3, #5
 80019d8:	2001      	movs	r0, #1
 80019da:	fa00 f202 	lsl.w	r2, r0, r2
 80019de:	3320      	adds	r3, #32
 80019e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80019e4:	f3bf 8f4f 	dsb	sy
}
 80019e8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80019ea:	f3bf 8f6f 	isb	sy
}
 80019ee:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80019f0:	bf00      	nop
 80019f2:	370c      	adds	r7, #12
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr
 80019fc:	e000e100 	.word	0xe000e100

08001a00 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	4603      	mov	r3, r0
 8001a08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	db0c      	blt.n	8001a2c <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a12:	79fb      	ldrb	r3, [r7, #7]
 8001a14:	f003 021f 	and.w	r2, r3, #31
 8001a18:	4907      	ldr	r1, [pc, #28]	@ (8001a38 <__NVIC_SetPendingIRQ+0x38>)
 8001a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1e:	095b      	lsrs	r3, r3, #5
 8001a20:	2001      	movs	r0, #1
 8001a22:	fa00 f202 	lsl.w	r2, r0, r2
 8001a26:	3340      	adds	r3, #64	@ 0x40
 8001a28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a2c:	bf00      	nop
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr
 8001a38:	e000e100 	.word	0xe000e100

08001a3c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	4603      	mov	r3, r0
 8001a44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	db0c      	blt.n	8001a68 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a4e:	79fb      	ldrb	r3, [r7, #7]
 8001a50:	f003 021f 	and.w	r2, r3, #31
 8001a54:	4907      	ldr	r1, [pc, #28]	@ (8001a74 <__NVIC_ClearPendingIRQ+0x38>)
 8001a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a5a:	095b      	lsrs	r3, r3, #5
 8001a5c:	2001      	movs	r0, #1
 8001a5e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a62:	3360      	adds	r3, #96	@ 0x60
 8001a64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a68:	bf00      	nop
 8001a6a:	370c      	adds	r7, #12
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr
 8001a74:	e000e100 	.word	0xe000e100

08001a78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	4603      	mov	r3, r0
 8001a80:	6039      	str	r1, [r7, #0]
 8001a82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	db0a      	blt.n	8001aa2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	b2da      	uxtb	r2, r3
 8001a90:	490c      	ldr	r1, [pc, #48]	@ (8001ac4 <__NVIC_SetPriority+0x4c>)
 8001a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a96:	0112      	lsls	r2, r2, #4
 8001a98:	b2d2      	uxtb	r2, r2
 8001a9a:	440b      	add	r3, r1
 8001a9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001aa0:	e00a      	b.n	8001ab8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	b2da      	uxtb	r2, r3
 8001aa6:	4908      	ldr	r1, [pc, #32]	@ (8001ac8 <__NVIC_SetPriority+0x50>)
 8001aa8:	79fb      	ldrb	r3, [r7, #7]
 8001aaa:	f003 030f 	and.w	r3, r3, #15
 8001aae:	3b04      	subs	r3, #4
 8001ab0:	0112      	lsls	r2, r2, #4
 8001ab2:	b2d2      	uxtb	r2, r2
 8001ab4:	440b      	add	r3, r1
 8001ab6:	761a      	strb	r2, [r3, #24]
}
 8001ab8:	bf00      	nop
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr
 8001ac4:	e000e100 	.word	0xe000e100
 8001ac8:	e000ed00 	.word	0xe000ed00

08001acc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b089      	sub	sp, #36	@ 0x24
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	60f8      	str	r0, [r7, #12]
 8001ad4:	60b9      	str	r1, [r7, #8]
 8001ad6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	f003 0307 	and.w	r3, r3, #7
 8001ade:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	f1c3 0307 	rsb	r3, r3, #7
 8001ae6:	2b04      	cmp	r3, #4
 8001ae8:	bf28      	it	cs
 8001aea:	2304      	movcs	r3, #4
 8001aec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	3304      	adds	r3, #4
 8001af2:	2b06      	cmp	r3, #6
 8001af4:	d902      	bls.n	8001afc <NVIC_EncodePriority+0x30>
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	3b03      	subs	r3, #3
 8001afa:	e000      	b.n	8001afe <NVIC_EncodePriority+0x32>
 8001afc:	2300      	movs	r3, #0
 8001afe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b00:	f04f 32ff 	mov.w	r2, #4294967295
 8001b04:	69bb      	ldr	r3, [r7, #24]
 8001b06:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0a:	43da      	mvns	r2, r3
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	401a      	ands	r2, r3
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b14:	f04f 31ff 	mov.w	r1, #4294967295
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b1e:	43d9      	mvns	r1, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b24:	4313      	orrs	r3, r2
         );
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3724      	adds	r7, #36	@ 0x24
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
	...

08001b34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b44:	d301      	bcc.n	8001b4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b46:	2301      	movs	r3, #1
 8001b48:	e00f      	b.n	8001b6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b74 <SysTick_Config+0x40>)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b52:	210f      	movs	r1, #15
 8001b54:	f04f 30ff 	mov.w	r0, #4294967295
 8001b58:	f7ff ff8e 	bl	8001a78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b5c:	4b05      	ldr	r3, [pc, #20]	@ (8001b74 <SysTick_Config+0x40>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b62:	4b04      	ldr	r3, [pc, #16]	@ (8001b74 <SysTick_Config+0x40>)
 8001b64:	2207      	movs	r2, #7
 8001b66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b68:	2300      	movs	r3, #0
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	e000e010 	.word	0xe000e010

08001b78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f7ff fec9 	bl	8001918 <__NVIC_SetPriorityGrouping>
}
 8001b86:	bf00      	nop
 8001b88:	3708      	adds	r7, #8
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b086      	sub	sp, #24
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	4603      	mov	r3, r0
 8001b96:	60b9      	str	r1, [r7, #8]
 8001b98:	607a      	str	r2, [r7, #4]
 8001b9a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b9c:	f7ff fee0 	bl	8001960 <__NVIC_GetPriorityGrouping>
 8001ba0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ba2:	687a      	ldr	r2, [r7, #4]
 8001ba4:	68b9      	ldr	r1, [r7, #8]
 8001ba6:	6978      	ldr	r0, [r7, #20]
 8001ba8:	f7ff ff90 	bl	8001acc <NVIC_EncodePriority>
 8001bac:	4602      	mov	r2, r0
 8001bae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bb2:	4611      	mov	r1, r2
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7ff ff5f 	bl	8001a78 <__NVIC_SetPriority>
}
 8001bba:	bf00      	nop
 8001bbc:	3718      	adds	r7, #24
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}

08001bc2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	b082      	sub	sp, #8
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	4603      	mov	r3, r0
 8001bca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7ff fed3 	bl	800197c <__NVIC_EnableIRQ>
}
 8001bd6:	bf00      	nop
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}

08001bde <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b082      	sub	sp, #8
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	4603      	mov	r3, r0
 8001be6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff fee3 	bl	80019b8 <__NVIC_DisableIRQ>
}
 8001bf2:	bf00      	nop
 8001bf4:	3708      	adds	r7, #8
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	b082      	sub	sp, #8
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	f7ff ff96 	bl	8001b34 <SysTick_Config>
 8001c08:	4603      	mov	r3, r0
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3708      	adds	r7, #8
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}

08001c12 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8001c12:	b580      	push	{r7, lr}
 8001c14:	b082      	sub	sp, #8
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	4603      	mov	r3, r0
 8001c1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8001c1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff feed 	bl	8001a00 <__NVIC_SetPendingIRQ>
}
 8001c26:	bf00      	nop
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	b082      	sub	sp, #8
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	4603      	mov	r3, r0
 8001c36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8001c38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7ff fefd 	bl	8001a3c <__NVIC_ClearPendingIRQ>
}
 8001c42:	bf00      	nop
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
	...

08001c4c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b087      	sub	sp, #28
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c56:	2300      	movs	r3, #0
 8001c58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c5a:	e14c      	b.n	8001ef6 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	2101      	movs	r1, #1
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	fa01 f303 	lsl.w	r3, r1, r3
 8001c68:	4013      	ands	r3, r2
 8001c6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	f000 813e 	beq.w	8001ef0 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f003 0303 	and.w	r3, r3, #3
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d005      	beq.n	8001c8c <HAL_GPIO_Init+0x40>
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f003 0303 	and.w	r3, r3, #3
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d130      	bne.n	8001cee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	2203      	movs	r2, #3
 8001c98:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9c:	43db      	mvns	r3, r3
 8001c9e:	693a      	ldr	r2, [r7, #16]
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	68da      	ldr	r2, [r3, #12]
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb0:	693a      	ldr	r2, [r7, #16]
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	693a      	ldr	r2, [r7, #16]
 8001cba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cca:	43db      	mvns	r3, r3
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	4013      	ands	r3, r2
 8001cd0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	091b      	lsrs	r3, r3, #4
 8001cd8:	f003 0201 	and.w	r2, r3, #1
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce2:	693a      	ldr	r2, [r7, #16]
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	693a      	ldr	r2, [r7, #16]
 8001cec:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	f003 0303 	and.w	r3, r3, #3
 8001cf6:	2b03      	cmp	r3, #3
 8001cf8:	d017      	beq.n	8001d2a <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	68db      	ldr	r3, [r3, #12]
 8001cfe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	2203      	movs	r2, #3
 8001d06:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0a:	43db      	mvns	r3, r3
 8001d0c:	693a      	ldr	r2, [r7, #16]
 8001d0e:	4013      	ands	r3, r2
 8001d10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	689a      	ldr	r2, [r3, #8]
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	005b      	lsls	r3, r3, #1
 8001d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	693a      	ldr	r2, [r7, #16]
 8001d28:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f003 0303 	and.w	r3, r3, #3
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d123      	bne.n	8001d7e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	08da      	lsrs	r2, r3, #3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	3208      	adds	r2, #8
 8001d3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	f003 0307 	and.w	r3, r3, #7
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	220f      	movs	r2, #15
 8001d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d52:	43db      	mvns	r3, r3
 8001d54:	693a      	ldr	r2, [r7, #16]
 8001d56:	4013      	ands	r3, r2
 8001d58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	691a      	ldr	r2, [r3, #16]
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	f003 0307 	and.w	r3, r3, #7
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	08da      	lsrs	r2, r3, #3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	3208      	adds	r2, #8
 8001d78:	6939      	ldr	r1, [r7, #16]
 8001d7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	005b      	lsls	r3, r3, #1
 8001d88:	2203      	movs	r2, #3
 8001d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8e:	43db      	mvns	r3, r3
 8001d90:	693a      	ldr	r2, [r7, #16]
 8001d92:	4013      	ands	r3, r2
 8001d94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f003 0203 	and.w	r2, r3, #3
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	005b      	lsls	r3, r3, #1
 8001da2:	fa02 f303 	lsl.w	r3, r2, r3
 8001da6:	693a      	ldr	r2, [r7, #16]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	693a      	ldr	r2, [r7, #16]
 8001db0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	f000 8098 	beq.w	8001ef0 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001dc0:	4a54      	ldr	r2, [pc, #336]	@ (8001f14 <HAL_GPIO_Init+0x2c8>)
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	089b      	lsrs	r3, r3, #2
 8001dc6:	3302      	adds	r3, #2
 8001dc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dcc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	f003 0303 	and.w	r3, r3, #3
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	220f      	movs	r2, #15
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	43db      	mvns	r3, r3
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	4013      	ands	r3, r2
 8001de2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001dea:	d019      	beq.n	8001e20 <HAL_GPIO_Init+0x1d4>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	4a4a      	ldr	r2, [pc, #296]	@ (8001f18 <HAL_GPIO_Init+0x2cc>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d013      	beq.n	8001e1c <HAL_GPIO_Init+0x1d0>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	4a49      	ldr	r2, [pc, #292]	@ (8001f1c <HAL_GPIO_Init+0x2d0>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d00d      	beq.n	8001e18 <HAL_GPIO_Init+0x1cc>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	4a48      	ldr	r2, [pc, #288]	@ (8001f20 <HAL_GPIO_Init+0x2d4>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d007      	beq.n	8001e14 <HAL_GPIO_Init+0x1c8>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4a47      	ldr	r2, [pc, #284]	@ (8001f24 <HAL_GPIO_Init+0x2d8>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d101      	bne.n	8001e10 <HAL_GPIO_Init+0x1c4>
 8001e0c:	2304      	movs	r3, #4
 8001e0e:	e008      	b.n	8001e22 <HAL_GPIO_Init+0x1d6>
 8001e10:	2307      	movs	r3, #7
 8001e12:	e006      	b.n	8001e22 <HAL_GPIO_Init+0x1d6>
 8001e14:	2303      	movs	r3, #3
 8001e16:	e004      	b.n	8001e22 <HAL_GPIO_Init+0x1d6>
 8001e18:	2302      	movs	r3, #2
 8001e1a:	e002      	b.n	8001e22 <HAL_GPIO_Init+0x1d6>
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e000      	b.n	8001e22 <HAL_GPIO_Init+0x1d6>
 8001e20:	2300      	movs	r3, #0
 8001e22:	697a      	ldr	r2, [r7, #20]
 8001e24:	f002 0203 	and.w	r2, r2, #3
 8001e28:	0092      	lsls	r2, r2, #2
 8001e2a:	4093      	lsls	r3, r2
 8001e2c:	693a      	ldr	r2, [r7, #16]
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e32:	4938      	ldr	r1, [pc, #224]	@ (8001f14 <HAL_GPIO_Init+0x2c8>)
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	089b      	lsrs	r3, r3, #2
 8001e38:	3302      	adds	r3, #2
 8001e3a:	693a      	ldr	r2, [r7, #16]
 8001e3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e40:	4b39      	ldr	r3, [pc, #228]	@ (8001f28 <HAL_GPIO_Init+0x2dc>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	43db      	mvns	r3, r3
 8001e4a:	693a      	ldr	r2, [r7, #16]
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d003      	beq.n	8001e64 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001e5c:	693a      	ldr	r2, [r7, #16]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	4313      	orrs	r3, r2
 8001e62:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001e64:	4a30      	ldr	r2, [pc, #192]	@ (8001f28 <HAL_GPIO_Init+0x2dc>)
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001e6a:	4b2f      	ldr	r3, [pc, #188]	@ (8001f28 <HAL_GPIO_Init+0x2dc>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	43db      	mvns	r3, r3
 8001e74:	693a      	ldr	r2, [r7, #16]
 8001e76:	4013      	ands	r3, r2
 8001e78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d003      	beq.n	8001e8e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001e8e:	4a26      	ldr	r2, [pc, #152]	@ (8001f28 <HAL_GPIO_Init+0x2dc>)
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001e94:	4b24      	ldr	r3, [pc, #144]	@ (8001f28 <HAL_GPIO_Init+0x2dc>)
 8001e96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	43db      	mvns	r3, r3
 8001ea0:	693a      	ldr	r2, [r7, #16]
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d003      	beq.n	8001eba <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001eba:	4a1b      	ldr	r2, [pc, #108]	@ (8001f28 <HAL_GPIO_Init+0x2dc>)
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8001ec2:	4b19      	ldr	r3, [pc, #100]	@ (8001f28 <HAL_GPIO_Init+0x2dc>)
 8001ec4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	43db      	mvns	r3, r3
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d003      	beq.n	8001ee8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001ee0:	693a      	ldr	r2, [r7, #16]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001ee8:	4a0f      	ldr	r2, [pc, #60]	@ (8001f28 <HAL_GPIO_Init+0x2dc>)
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	fa22 f303 	lsr.w	r3, r2, r3
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	f47f aeab 	bne.w	8001c5c <HAL_GPIO_Init+0x10>
  }
}
 8001f06:	bf00      	nop
 8001f08:	bf00      	nop
 8001f0a:	371c      	adds	r7, #28
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr
 8001f14:	40010000 	.word	0x40010000
 8001f18:	48000400 	.word	0x48000400
 8001f1c:	48000800 	.word	0x48000800
 8001f20:	48000c00 	.word	0x48000c00
 8001f24:	48001000 	.word	0x48001000
 8001f28:	58000800 	.word	0x58000800

08001f2c <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b085      	sub	sp, #20
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
 8001f34:	460b      	mov	r3, r1
 8001f36:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	691a      	ldr	r2, [r3, #16]
 8001f3c:	887b      	ldrh	r3, [r7, #2]
 8001f3e:	4013      	ands	r3, r2
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d002      	beq.n	8001f4a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f44:	2301      	movs	r3, #1
 8001f46:	73fb      	strb	r3, [r7, #15]
 8001f48:	e001      	b.n	8001f4e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3714      	adds	r7, #20
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b083      	sub	sp, #12
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	460b      	mov	r3, r1
 8001f66:	807b      	strh	r3, [r7, #2]
 8001f68:	4613      	mov	r3, r2
 8001f6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f6c:	787b      	ldrb	r3, [r7, #1]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d003      	beq.n	8001f7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f72:	887a      	ldrh	r2, [r7, #2]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f78:	e002      	b.n	8001f80 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f7a:	887a      	ldrh	r2, [r7, #2]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001f80:	bf00      	nop
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b085      	sub	sp, #20
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	460b      	mov	r3, r1
 8001f96:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	695b      	ldr	r3, [r3, #20]
 8001f9c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f9e:	887a      	ldrh	r2, [r7, #2]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	041a      	lsls	r2, r3, #16
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	43d9      	mvns	r1, r3
 8001faa:	887b      	ldrh	r3, [r7, #2]
 8001fac:	400b      	ands	r3, r1
 8001fae:	431a      	orrs	r2, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	619a      	str	r2, [r3, #24]
}
 8001fb4:	bf00      	nop
 8001fb6:	3714      	adds	r7, #20
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr

08001fc0 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8001fc6:	4b0a      	ldr	r3, [pc, #40]	@ (8001ff0 <HAL_HSEM_IRQHandler+0x30>)
 8001fc8:	68db      	ldr	r3, [r3, #12]
 8001fca:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8001fcc:	4b08      	ldr	r3, [pc, #32]	@ (8001ff0 <HAL_HSEM_IRQHandler+0x30>)
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	43db      	mvns	r3, r3
 8001fd4:	4906      	ldr	r1, [pc, #24]	@ (8001ff0 <HAL_HSEM_IRQHandler+0x30>)
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8001fda:	4a05      	ldr	r2, [pc, #20]	@ (8001ff0 <HAL_HSEM_IRQHandler+0x30>)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f000 f807 	bl	8001ff4 <HAL_HSEM_FreeCallback>
}
 8001fe6:	bf00      	nop
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	58001500 	.word	0x58001500

08001ff4 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b084      	sub	sp, #16
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8002010:	2300      	movs	r3, #0
 8002012:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d01e      	beq.n	8002058 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 800201a:	4b13      	ldr	r3, [pc, #76]	@ (8002068 <HAL_IPCC_Init+0x60>)
 800201c:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002024:	b2db      	uxtb	r3, r3
 8002026:	2b00      	cmp	r3, #0
 8002028:	d102      	bne.n	8002030 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f7ff fabc 	bl	80015a8 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8002030:	68b8      	ldr	r0, [r7, #8]
 8002032:	f000 f85b 	bl	80020ec <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f000 f82c 	bl	80020a0 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2200      	movs	r2, #0
 800204c:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2201      	movs	r2, #1
 8002052:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8002056:	e001      	b.n	800205c <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8002058:	2301      	movs	r3, #1
 800205a:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 800205c:	7bfb      	ldrb	r3, [r7, #15]
}
 800205e:	4618      	mov	r0, r3
 8002060:	3710      	adds	r7, #16
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	58000c00 	.word	0x58000c00

0800206c <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	4613      	mov	r3, r2
 8002078:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 800207a:	bf00      	nop
 800207c:	3714      	adds	r7, #20
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr

08002086 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8002086:	b480      	push	{r7}
 8002088:	b085      	sub	sp, #20
 800208a:	af00      	add	r7, sp, #0
 800208c:	60f8      	str	r0, [r7, #12]
 800208e:	60b9      	str	r1, [r7, #8]
 8002090:	4613      	mov	r3, r2
 8002092:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8002094:	bf00      	nop
 8002096:	3714      	adds	r7, #20
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b085      	sub	sp, #20
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80020a8:	2300      	movs	r3, #0
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	e00f      	b.n	80020ce <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 80020ae:	687a      	ldr	r2, [r7, #4]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	4413      	add	r3, r2
 80020b6:	4a0b      	ldr	r2, [pc, #44]	@ (80020e4 <IPCC_SetDefaultCallbacks+0x44>)
 80020b8:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	3306      	adds	r3, #6
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	4413      	add	r3, r2
 80020c4:	4a08      	ldr	r2, [pc, #32]	@ (80020e8 <IPCC_SetDefaultCallbacks+0x48>)
 80020c6:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	3301      	adds	r3, #1
 80020cc:	60fb      	str	r3, [r7, #12]
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2b05      	cmp	r3, #5
 80020d2:	d9ec      	bls.n	80020ae <IPCC_SetDefaultCallbacks+0xe>
  }
}
 80020d4:	bf00      	nop
 80020d6:	bf00      	nop
 80020d8:	3714      	adds	r7, #20
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	0800206d 	.word	0x0800206d
 80020e8:	08002087 	.word	0x08002087

080020ec <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2200      	movs	r2, #0
 80020f8:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 8002100:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	223f      	movs	r2, #63	@ 0x3f
 8002106:	609a      	str	r2, [r3, #8]
}
 8002108:	bf00      	nop
 800210a:	370c      	adds	r7, #12
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr

08002114 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002118:	4b05      	ldr	r3, [pc, #20]	@ (8002130 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a04      	ldr	r2, [pc, #16]	@ (8002130 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800211e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002122:	6013      	str	r3, [r2, #0]
}
 8002124:	bf00      	nop
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	58000400 	.word	0x58000400

08002134 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8002138:	4b04      	ldr	r3, [pc, #16]	@ (800214c <HAL_PWREx_GetVoltageRange+0x18>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8002140:	4618      	mov	r0, r3
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	58000400 	.word	0x58000400

08002150 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8002154:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800215e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002162:	d101      	bne.n	8002168 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8002164:	2301      	movs	r3, #1
 8002166:	e000      	b.n	800216a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <LL_RCC_HSE_Enable>:
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002178:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002182:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002186:	6013      	str	r3, [r2, #0]
}
 8002188:	bf00      	nop
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr

08002192 <LL_RCC_HSE_Disable>:
{
 8002192:	b480      	push	{r7}
 8002194:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8002196:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021a4:	6013      	str	r3, [r2, #0]
}
 80021a6:	bf00      	nop
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <LL_RCC_HSE_IsReady>:
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80021b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80021c2:	d101      	bne.n	80021c8 <LL_RCC_HSE_IsReady+0x18>
 80021c4:	2301      	movs	r3, #1
 80021c6:	e000      	b.n	80021ca <LL_RCC_HSE_IsReady+0x1a>
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <LL_RCC_HSI_Enable>:
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80021d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021e6:	6013      	str	r3, [r2, #0]
}
 80021e8:	bf00      	nop
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr

080021f2 <LL_RCC_HSI_Disable>:
{
 80021f2:	b480      	push	{r7}
 80021f4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80021f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002200:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002204:	6013      	str	r3, [r2, #0]
}
 8002206:	bf00      	nop
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <LL_RCC_HSI_IsReady>:
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002214:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800221e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002222:	d101      	bne.n	8002228 <LL_RCC_HSI_IsReady+0x18>
 8002224:	2301      	movs	r3, #1
 8002226:	e000      	b.n	800222a <LL_RCC_HSI_IsReady+0x1a>
 8002228:	2300      	movs	r3, #0
}
 800222a:	4618      	mov	r0, r3
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <LL_RCC_HSI_SetCalibTrimming>:
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800223c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	061b      	lsls	r3, r3, #24
 800224a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800224e:	4313      	orrs	r3, r2
 8002250:	604b      	str	r3, [r1, #4]
}
 8002252:	bf00      	nop
 8002254:	370c      	adds	r7, #12
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr

0800225e <LL_RCC_HSI48_Enable>:
{
 800225e:	b480      	push	{r7}
 8002260:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8002262:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002266:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800226a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800226e:	f043 0301 	orr.w	r3, r3, #1
 8002272:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8002276:	bf00      	nop
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <LL_RCC_HSI48_Disable>:
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8002284:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002288:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800228c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002290:	f023 0301 	bic.w	r3, r3, #1
 8002294:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8002298:	bf00      	nop
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr

080022a2 <LL_RCC_HSI48_IsReady>:
{
 80022a2:	b480      	push	{r7}
 80022a4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80022a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022ae:	f003 0302 	and.w	r3, r3, #2
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d101      	bne.n	80022ba <LL_RCC_HSI48_IsReady+0x18>
 80022b6:	2301      	movs	r3, #1
 80022b8:	e000      	b.n	80022bc <LL_RCC_HSI48_IsReady+0x1a>
 80022ba:	2300      	movs	r3, #0
}
 80022bc:	4618      	mov	r0, r3
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr

080022c6 <LL_RCC_LSE_Enable>:
{
 80022c6:	b480      	push	{r7}
 80022c8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80022ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022d6:	f043 0301 	orr.w	r3, r3, #1
 80022da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80022de:	bf00      	nop
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <LL_RCC_LSE_Disable>:
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80022ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022f8:	f023 0301 	bic.w	r3, r3, #1
 80022fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002300:	bf00      	nop
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr

0800230a <LL_RCC_LSE_EnableBypass>:
{
 800230a:	b480      	push	{r7}
 800230c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800230e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002316:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800231a:	f043 0304 	orr.w	r3, r3, #4
 800231e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002322:	bf00      	nop
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr

0800232c <LL_RCC_LSE_DisableBypass>:
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002330:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002338:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800233c:	f023 0304 	bic.w	r3, r3, #4
 8002340:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002344:	bf00      	nop
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr

0800234e <LL_RCC_LSE_IsReady>:
{
 800234e:	b480      	push	{r7}
 8002350:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002352:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002356:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800235a:	f003 0302 	and.w	r3, r3, #2
 800235e:	2b02      	cmp	r3, #2
 8002360:	d101      	bne.n	8002366 <LL_RCC_LSE_IsReady+0x18>
 8002362:	2301      	movs	r3, #1
 8002364:	e000      	b.n	8002368 <LL_RCC_LSE_IsReady+0x1a>
 8002366:	2300      	movs	r3, #0
}
 8002368:	4618      	mov	r0, r3
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr

08002372 <LL_RCC_LSI1_Enable>:
{
 8002372:	b480      	push	{r7}
 8002374:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8002376:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800237a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800237e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002382:	f043 0301 	orr.w	r3, r3, #1
 8002386:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800238a:	bf00      	nop
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <LL_RCC_LSI1_Disable>:
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8002398:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800239c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023a0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80023a4:	f023 0301 	bic.w	r3, r3, #1
 80023a8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80023ac:	bf00      	nop
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr

080023b6 <LL_RCC_LSI1_IsReady>:
{
 80023b6:	b480      	push	{r7}
 80023b8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80023ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023c2:	f003 0302 	and.w	r3, r3, #2
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	d101      	bne.n	80023ce <LL_RCC_LSI1_IsReady+0x18>
 80023ca:	2301      	movs	r3, #1
 80023cc:	e000      	b.n	80023d0 <LL_RCC_LSI1_IsReady+0x1a>
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr

080023da <LL_RCC_LSI2_Enable>:
{
 80023da:	b480      	push	{r7}
 80023dc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80023de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023e6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80023ea:	f043 0304 	orr.w	r3, r3, #4
 80023ee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80023f2:	bf00      	nop
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr

080023fc <LL_RCC_LSI2_Disable>:
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8002400:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002404:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002408:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800240c:	f023 0304 	bic.w	r3, r3, #4
 8002410:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002414:	bf00      	nop
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr

0800241e <LL_RCC_LSI2_IsReady>:
{
 800241e:	b480      	push	{r7}
 8002420:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8002422:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002426:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800242a:	f003 0308 	and.w	r3, r3, #8
 800242e:	2b08      	cmp	r3, #8
 8002430:	d101      	bne.n	8002436 <LL_RCC_LSI2_IsReady+0x18>
 8002432:	2301      	movs	r3, #1
 8002434:	e000      	b.n	8002438 <LL_RCC_LSI2_IsReady+0x1a>
 8002436:	2300      	movs	r3, #0
}
 8002438:	4618      	mov	r0, r3
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr

08002442 <LL_RCC_LSI2_SetTrimming>:
{
 8002442:	b480      	push	{r7}
 8002444:	b083      	sub	sp, #12
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800244a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800244e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002452:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	021b      	lsls	r3, r3, #8
 800245a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800245e:	4313      	orrs	r3, r2
 8002460:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <LL_RCC_MSI_Enable>:
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8002474:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800247e:	f043 0301 	orr.w	r3, r3, #1
 8002482:	6013      	str	r3, [r2, #0]
}
 8002484:	bf00      	nop
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr

0800248e <LL_RCC_MSI_Disable>:
{
 800248e:	b480      	push	{r7}
 8002490:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8002492:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800249c:	f023 0301 	bic.w	r3, r3, #1
 80024a0:	6013      	str	r3, [r2, #0]
}
 80024a2:	bf00      	nop
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <LL_RCC_MSI_IsReady>:
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80024b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0302 	and.w	r3, r3, #2
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d101      	bne.n	80024c2 <LL_RCC_MSI_IsReady+0x16>
 80024be:	2301      	movs	r3, #1
 80024c0:	e000      	b.n	80024c4 <LL_RCC_MSI_IsReady+0x18>
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr

080024ce <LL_RCC_MSI_SetRange>:
{
 80024ce:	b480      	push	{r7}
 80024d0:	b083      	sub	sp, #12
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80024d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024e0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	600b      	str	r3, [r1, #0]
}
 80024ea:	bf00      	nop
 80024ec:	370c      	adds	r7, #12
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr

080024f6 <LL_RCC_MSI_GetRange>:
{
 80024f6:	b480      	push	{r7}
 80024f8:	b083      	sub	sp, #12
 80024fa:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80024fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002506:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2bb0      	cmp	r3, #176	@ 0xb0
 800250c:	d901      	bls.n	8002512 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800250e:	23b0      	movs	r3, #176	@ 0xb0
 8002510:	607b      	str	r3, [r7, #4]
  return msiRange;
 8002512:	687b      	ldr	r3, [r7, #4]
}
 8002514:	4618      	mov	r0, r3
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <LL_RCC_MSI_SetCalibTrimming>:
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002528:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	021b      	lsls	r3, r3, #8
 8002536:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800253a:	4313      	orrs	r3, r2
 800253c:	604b      	str	r3, [r1, #4]
}
 800253e:	bf00      	nop
 8002540:	370c      	adds	r7, #12
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr

0800254a <LL_RCC_SetSysClkSource>:
{
 800254a:	b480      	push	{r7}
 800254c:	b083      	sub	sp, #12
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002552:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f023 0203 	bic.w	r2, r3, #3
 800255c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	4313      	orrs	r3, r2
 8002564:	608b      	str	r3, [r1, #8]
}
 8002566:	bf00      	nop
 8002568:	370c      	adds	r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr

08002572 <LL_RCC_GetSysClkSource>:
{
 8002572:	b480      	push	{r7}
 8002574:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002576:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	f003 030c 	and.w	r3, r3, #12
}
 8002580:	4618      	mov	r0, r3
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <LL_RCC_SetAHBPrescaler>:
{
 800258a:	b480      	push	{r7}
 800258c:	b083      	sub	sp, #12
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002592:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800259c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	608b      	str	r3, [r1, #8]
}
 80025a6:	bf00      	nop
 80025a8:	370c      	adds	r7, #12
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr

080025b2 <LL_C2_RCC_SetAHBPrescaler>:
{
 80025b2:	b480      	push	{r7}
 80025b4:	b083      	sub	sp, #12
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80025ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025be:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80025c2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80025d2:	bf00      	nop
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr

080025de <LL_RCC_SetAHB4Prescaler>:
{
 80025de:	b480      	push	{r7}
 80025e0:	b083      	sub	sp, #12
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80025e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025ea:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80025ee:	f023 020f 	bic.w	r2, r3, #15
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	091b      	lsrs	r3, r3, #4
 80025f6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80025fa:	4313      	orrs	r3, r2
 80025fc:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8002600:	bf00      	nop
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <LL_RCC_SetAPB1Prescaler>:
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002614:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800261e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4313      	orrs	r3, r2
 8002626:	608b      	str	r3, [r1, #8]
}
 8002628:	bf00      	nop
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <LL_RCC_SetAPB2Prescaler>:
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800263c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002646:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4313      	orrs	r3, r2
 800264e:	608b      	str	r3, [r1, #8]
}
 8002650:	bf00      	nop
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr

0800265c <LL_RCC_GetAHBPrescaler>:
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002660:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800266a:	4618      	mov	r0, r3
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr

08002674 <LL_RCC_GetAHB4Prescaler>:
{
 8002674:	b480      	push	{r7}
 8002676:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002678:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800267c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002680:	011b      	lsls	r3, r3, #4
 8002682:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002686:	4618      	mov	r0, r3
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002694:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800269e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026a2:	6013      	str	r3, [r2, #0]
}
 80026a4:	bf00      	nop
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr

080026ae <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80026ae:	b480      	push	{r7}
 80026b0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80026b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80026bc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026c0:	6013      	str	r3, [r2, #0]
}
 80026c2:	bf00      	nop
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80026d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80026de:	d101      	bne.n	80026e4 <LL_RCC_PLL_IsReady+0x18>
 80026e0:	2301      	movs	r3, #1
 80026e2:	e000      	b.n	80026e6 <LL_RCC_PLL_IsReady+0x1a>
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr

080026f0 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80026f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026f8:	68db      	ldr	r3, [r3, #12]
 80026fa:	0a1b      	lsrs	r3, r3, #8
 80026fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8002700:	4618      	mov	r0, r3
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr

0800270a <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800270a:	b480      	push	{r7}
 800270c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800270e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8002718:	4618      	mov	r0, r3
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr

08002722 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002722:	b480      	push	{r7}
 8002724:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002726:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8002730:	4618      	mov	r0, r3
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr

0800273a <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800273a:	b480      	push	{r7}
 800273c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800273e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	f003 0303 	and.w	r3, r3, #3
}
 8002748:	4618      	mov	r0, r3
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr

08002752 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8002752:	b480      	push	{r7}
 8002754:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8002756:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002760:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002764:	d101      	bne.n	800276a <LL_RCC_IsActiveFlag_HPRE+0x18>
 8002766:	2301      	movs	r3, #1
 8002768:	e000      	b.n	800276c <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800276a:	2300      	movs	r3, #0
}
 800276c:	4618      	mov	r0, r3
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr

08002776 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8002776:	b480      	push	{r7}
 8002778:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800277a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800277e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002786:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800278a:	d101      	bne.n	8002790 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800278c:	2301      	movs	r3, #1
 800278e:	e000      	b.n	8002792 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8002790:	2300      	movs	r3, #0
}
 8002792:	4618      	mov	r0, r3
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr

0800279c <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80027a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027a4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80027a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027b0:	d101      	bne.n	80027b6 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80027b2:	2301      	movs	r3, #1
 80027b4:	e000      	b.n	80027b8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80027b6:	2300      	movs	r3, #0
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr

080027c2 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80027c2:	b480      	push	{r7}
 80027c4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80027c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80027d4:	d101      	bne.n	80027da <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80027d6:	2301      	movs	r3, #1
 80027d8:	e000      	b.n	80027dc <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80027da:	2300      	movs	r3, #0
}
 80027dc:	4618      	mov	r0, r3
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr

080027e6 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80027e6:	b480      	push	{r7}
 80027e8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80027ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027f4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80027f8:	d101      	bne.n	80027fe <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80027fa:	2301      	movs	r3, #1
 80027fc:	e000      	b.n	8002800 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr
	...

0800280c <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800280c:	b590      	push	{r4, r7, lr}
 800280e:	b08d      	sub	sp, #52	@ 0x34
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d101      	bne.n	800281e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e363      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0320 	and.w	r3, r3, #32
 8002826:	2b00      	cmp	r3, #0
 8002828:	f000 808d 	beq.w	8002946 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800282c:	f7ff fea1 	bl	8002572 <LL_RCC_GetSysClkSource>
 8002830:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002832:	f7ff ff82 	bl	800273a <LL_RCC_PLL_GetMainSource>
 8002836:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800283a:	2b00      	cmp	r3, #0
 800283c:	d005      	beq.n	800284a <HAL_RCC_OscConfig+0x3e>
 800283e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002840:	2b0c      	cmp	r3, #12
 8002842:	d147      	bne.n	80028d4 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8002844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002846:	2b01      	cmp	r3, #1
 8002848:	d144      	bne.n	80028d4 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	69db      	ldr	r3, [r3, #28]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e347      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800285a:	f7ff fe4c 	bl	80024f6 <LL_RCC_MSI_GetRange>
 800285e:	4603      	mov	r3, r0
 8002860:	429c      	cmp	r4, r3
 8002862:	d914      	bls.n	800288e <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002868:	4618      	mov	r0, r3
 800286a:	f000 fd03 	bl	8003274 <RCC_SetFlashLatencyFromMSIRange>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e336      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800287c:	4618      	mov	r0, r3
 800287e:	f7ff fe26 	bl	80024ce <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a1b      	ldr	r3, [r3, #32]
 8002886:	4618      	mov	r0, r3
 8002888:	f7ff fe4a 	bl	8002520 <LL_RCC_MSI_SetCalibTrimming>
 800288c:	e013      	b.n	80028b6 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002892:	4618      	mov	r0, r3
 8002894:	f7ff fe1b 	bl	80024ce <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a1b      	ldr	r3, [r3, #32]
 800289c:	4618      	mov	r0, r3
 800289e:	f7ff fe3f 	bl	8002520 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a6:	4618      	mov	r0, r3
 80028a8:	f000 fce4 	bl	8003274 <RCC_SetFlashLatencyFromMSIRange>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e317      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80028b6:	f000 fcc9 	bl	800324c <HAL_RCC_GetHCLKFreq>
 80028ba:	4603      	mov	r3, r0
 80028bc:	4aa4      	ldr	r2, [pc, #656]	@ (8002b50 <HAL_RCC_OscConfig+0x344>)
 80028be:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80028c0:	4ba4      	ldr	r3, [pc, #656]	@ (8002b54 <HAL_RCC_OscConfig+0x348>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4618      	mov	r0, r3
 80028c6:	f7fe ffc1 	bl	800184c <HAL_InitTick>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d039      	beq.n	8002944 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e308      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	69db      	ldr	r3, [r3, #28]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d01e      	beq.n	800291a <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80028dc:	f7ff fdc8 	bl	8002470 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80028e0:	f7ff f802 	bl	80018e8 <HAL_GetTick>
 80028e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80028e6:	e008      	b.n	80028fa <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028e8:	f7fe fffe 	bl	80018e8 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e2f5      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 80028fa:	f7ff fdd7 	bl	80024ac <LL_RCC_MSI_IsReady>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d0f1      	beq.n	80028e8 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002908:	4618      	mov	r0, r3
 800290a:	f7ff fde0 	bl	80024ce <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6a1b      	ldr	r3, [r3, #32]
 8002912:	4618      	mov	r0, r3
 8002914:	f7ff fe04 	bl	8002520 <LL_RCC_MSI_SetCalibTrimming>
 8002918:	e015      	b.n	8002946 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800291a:	f7ff fdb8 	bl	800248e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800291e:	f7fe ffe3 	bl	80018e8 <HAL_GetTick>
 8002922:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8002924:	e008      	b.n	8002938 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002926:	f7fe ffdf 	bl	80018e8 <HAL_GetTick>
 800292a:	4602      	mov	r2, r0
 800292c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	2b02      	cmp	r3, #2
 8002932:	d901      	bls.n	8002938 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002934:	2303      	movs	r3, #3
 8002936:	e2d6      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002938:	f7ff fdb8 	bl	80024ac <LL_RCC_MSI_IsReady>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d1f1      	bne.n	8002926 <HAL_RCC_OscConfig+0x11a>
 8002942:	e000      	b.n	8002946 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002944:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	2b00      	cmp	r3, #0
 8002950:	d047      	beq.n	80029e2 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002952:	f7ff fe0e 	bl	8002572 <LL_RCC_GetSysClkSource>
 8002956:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002958:	f7ff feef 	bl	800273a <LL_RCC_PLL_GetMainSource>
 800295c:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800295e:	6a3b      	ldr	r3, [r7, #32]
 8002960:	2b08      	cmp	r3, #8
 8002962:	d005      	beq.n	8002970 <HAL_RCC_OscConfig+0x164>
 8002964:	6a3b      	ldr	r3, [r7, #32]
 8002966:	2b0c      	cmp	r3, #12
 8002968:	d108      	bne.n	800297c <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	2b03      	cmp	r3, #3
 800296e:	d105      	bne.n	800297c <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d134      	bne.n	80029e2 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e2b4      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002984:	d102      	bne.n	800298c <HAL_RCC_OscConfig+0x180>
 8002986:	f7ff fbf5 	bl	8002174 <LL_RCC_HSE_Enable>
 800298a:	e001      	b.n	8002990 <HAL_RCC_OscConfig+0x184>
 800298c:	f7ff fc01 	bl	8002192 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d012      	beq.n	80029be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002998:	f7fe ffa6 	bl	80018e8 <HAL_GetTick>
 800299c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800299e:	e008      	b.n	80029b2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029a0:	f7fe ffa2 	bl	80018e8 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b64      	cmp	r3, #100	@ 0x64
 80029ac:	d901      	bls.n	80029b2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e299      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 80029b2:	f7ff fbfd 	bl	80021b0 <LL_RCC_HSE_IsReady>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d0f1      	beq.n	80029a0 <HAL_RCC_OscConfig+0x194>
 80029bc:	e011      	b.n	80029e2 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029be:	f7fe ff93 	bl	80018e8 <HAL_GetTick>
 80029c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80029c4:	e008      	b.n	80029d8 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029c6:	f7fe ff8f 	bl	80018e8 <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	2b64      	cmp	r3, #100	@ 0x64
 80029d2:	d901      	bls.n	80029d8 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80029d4:	2303      	movs	r3, #3
 80029d6:	e286      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 80029d8:	f7ff fbea 	bl	80021b0 <LL_RCC_HSE_IsReady>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d1f1      	bne.n	80029c6 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0302 	and.w	r3, r3, #2
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d04c      	beq.n	8002a88 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029ee:	f7ff fdc0 	bl	8002572 <LL_RCC_GetSysClkSource>
 80029f2:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029f4:	f7ff fea1 	bl	800273a <LL_RCC_PLL_GetMainSource>
 80029f8:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80029fa:	69bb      	ldr	r3, [r7, #24]
 80029fc:	2b04      	cmp	r3, #4
 80029fe:	d005      	beq.n	8002a0c <HAL_RCC_OscConfig+0x200>
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	2b0c      	cmp	r3, #12
 8002a04:	d10e      	bne.n	8002a24 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d10b      	bne.n	8002a24 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d101      	bne.n	8002a18 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e266      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	691b      	ldr	r3, [r3, #16]
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7ff fc09 	bl	8002234 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002a22:	e031      	b.n	8002a88 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d019      	beq.n	8002a60 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a2c:	f7ff fbd2 	bl	80021d4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a30:	f7fe ff5a 	bl	80018e8 <HAL_GetTick>
 8002a34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a38:	f7fe ff56 	bl	80018e8 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e24d      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002a4a:	f7ff fbe1 	bl	8002210 <LL_RCC_HSI_IsReady>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d0f1      	beq.n	8002a38 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	691b      	ldr	r3, [r3, #16]
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7ff fbeb 	bl	8002234 <LL_RCC_HSI_SetCalibTrimming>
 8002a5e:	e013      	b.n	8002a88 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a60:	f7ff fbc7 	bl	80021f2 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a64:	f7fe ff40 	bl	80018e8 <HAL_GetTick>
 8002a68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002a6a:	e008      	b.n	8002a7e <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a6c:	f7fe ff3c 	bl	80018e8 <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	2b02      	cmp	r3, #2
 8002a78:	d901      	bls.n	8002a7e <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	e233      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002a7e:	f7ff fbc7 	bl	8002210 <LL_RCC_HSI_IsReady>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d1f1      	bne.n	8002a6c <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0308 	and.w	r3, r3, #8
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d106      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	f000 80a3 	beq.w	8002be8 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	695b      	ldr	r3, [r3, #20]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d076      	beq.n	8002b98 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0310 	and.w	r3, r3, #16
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d046      	beq.n	8002b44 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8002ab6:	f7ff fc7e 	bl	80023b6 <LL_RCC_LSI1_IsReady>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d113      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8002ac0:	f7ff fc57 	bl	8002372 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ac4:	f7fe ff10 	bl	80018e8 <HAL_GetTick>
 8002ac8:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002aca:	e008      	b.n	8002ade <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002acc:	f7fe ff0c 	bl	80018e8 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e203      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002ade:	f7ff fc6a 	bl	80023b6 <LL_RCC_LSI1_IsReady>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d0f1      	beq.n	8002acc <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8002ae8:	f7ff fc77 	bl	80023da <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aec:	f7fe fefc 	bl	80018e8 <HAL_GetTick>
 8002af0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002af2:	e008      	b.n	8002b06 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002af4:	f7fe fef8 	bl	80018e8 <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b03      	cmp	r3, #3
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e1ef      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002b06:	f7ff fc8a 	bl	800241e <LL_RCC_LSI2_IsReady>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d0f1      	beq.n	8002af4 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	699b      	ldr	r3, [r3, #24]
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7ff fc94 	bl	8002442 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8002b1a:	f7ff fc3b 	bl	8002394 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b1e:	f7fe fee3 	bl	80018e8 <HAL_GetTick>
 8002b22:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002b24:	e008      	b.n	8002b38 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002b26:	f7fe fedf 	bl	80018e8 <HAL_GetTick>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d901      	bls.n	8002b38 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8002b34:	2303      	movs	r3, #3
 8002b36:	e1d6      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002b38:	f7ff fc3d 	bl	80023b6 <LL_RCC_LSI1_IsReady>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d1f1      	bne.n	8002b26 <HAL_RCC_OscConfig+0x31a>
 8002b42:	e051      	b.n	8002be8 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8002b44:	f7ff fc15 	bl	8002372 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b48:	f7fe fece 	bl	80018e8 <HAL_GetTick>
 8002b4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002b4e:	e00c      	b.n	8002b6a <HAL_RCC_OscConfig+0x35e>
 8002b50:	20000008 	.word	0x20000008
 8002b54:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002b58:	f7fe fec6 	bl	80018e8 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d901      	bls.n	8002b6a <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e1bd      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002b6a:	f7ff fc24 	bl	80023b6 <LL_RCC_LSI1_IsReady>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d0f1      	beq.n	8002b58 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8002b74:	f7ff fc42 	bl	80023fc <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002b78:	e008      	b.n	8002b8c <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002b7a:	f7fe feb5 	bl	80018e8 <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	2b03      	cmp	r3, #3
 8002b86:	d901      	bls.n	8002b8c <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e1ac      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002b8c:	f7ff fc47 	bl	800241e <LL_RCC_LSI2_IsReady>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1f1      	bne.n	8002b7a <HAL_RCC_OscConfig+0x36e>
 8002b96:	e027      	b.n	8002be8 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8002b98:	f7ff fc30 	bl	80023fc <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b9c:	f7fe fea4 	bl	80018e8 <HAL_GetTick>
 8002ba0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002ba2:	e008      	b.n	8002bb6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002ba4:	f7fe fea0 	bl	80018e8 <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b03      	cmp	r3, #3
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e197      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002bb6:	f7ff fc32 	bl	800241e <LL_RCC_LSI2_IsReady>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d1f1      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8002bc0:	f7ff fbe8 	bl	8002394 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bc4:	f7fe fe90 	bl	80018e8 <HAL_GetTick>
 8002bc8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002bca:	e008      	b.n	8002bde <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002bcc:	f7fe fe8c 	bl	80018e8 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e183      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002bde:	f7ff fbea 	bl	80023b6 <LL_RCC_LSI1_IsReady>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d1f1      	bne.n	8002bcc <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0304 	and.w	r3, r3, #4
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d05b      	beq.n	8002cac <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bf4:	4ba7      	ldr	r3, [pc, #668]	@ (8002e94 <HAL_RCC_OscConfig+0x688>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d114      	bne.n	8002c2a <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002c00:	f7ff fa88 	bl	8002114 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c04:	f7fe fe70 	bl	80018e8 <HAL_GetTick>
 8002c08:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c0a:	e008      	b.n	8002c1e <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c0c:	f7fe fe6c 	bl	80018e8 <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d901      	bls.n	8002c1e <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e163      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c1e:	4b9d      	ldr	r3, [pc, #628]	@ (8002e94 <HAL_RCC_OscConfig+0x688>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d0f0      	beq.n	8002c0c <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d102      	bne.n	8002c38 <HAL_RCC_OscConfig+0x42c>
 8002c32:	f7ff fb48 	bl	80022c6 <LL_RCC_LSE_Enable>
 8002c36:	e00c      	b.n	8002c52 <HAL_RCC_OscConfig+0x446>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	2b05      	cmp	r3, #5
 8002c3e:	d104      	bne.n	8002c4a <HAL_RCC_OscConfig+0x43e>
 8002c40:	f7ff fb63 	bl	800230a <LL_RCC_LSE_EnableBypass>
 8002c44:	f7ff fb3f 	bl	80022c6 <LL_RCC_LSE_Enable>
 8002c48:	e003      	b.n	8002c52 <HAL_RCC_OscConfig+0x446>
 8002c4a:	f7ff fb4d 	bl	80022e8 <LL_RCC_LSE_Disable>
 8002c4e:	f7ff fb6d 	bl	800232c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d014      	beq.n	8002c84 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c5a:	f7fe fe45 	bl	80018e8 <HAL_GetTick>
 8002c5e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8002c60:	e00a      	b.n	8002c78 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c62:	f7fe fe41 	bl	80018e8 <HAL_GetTick>
 8002c66:	4602      	mov	r2, r0
 8002c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c6a:	1ad3      	subs	r3, r2, r3
 8002c6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d901      	bls.n	8002c78 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8002c74:	2303      	movs	r3, #3
 8002c76:	e136      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002c78:	f7ff fb69 	bl	800234e <LL_RCC_LSE_IsReady>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d0ef      	beq.n	8002c62 <HAL_RCC_OscConfig+0x456>
 8002c82:	e013      	b.n	8002cac <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c84:	f7fe fe30 	bl	80018e8 <HAL_GetTick>
 8002c88:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8002c8a:	e00a      	b.n	8002ca2 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c8c:	f7fe fe2c 	bl	80018e8 <HAL_GetTick>
 8002c90:	4602      	mov	r2, r0
 8002c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d901      	bls.n	8002ca2 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e121      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8002ca2:	f7ff fb54 	bl	800234e <LL_RCC_LSE_IsReady>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d1ef      	bne.n	8002c8c <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d02c      	beq.n	8002d12 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d014      	beq.n	8002cea <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002cc0:	f7ff facd 	bl	800225e <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cc4:	f7fe fe10 	bl	80018e8 <HAL_GetTick>
 8002cc8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002cca:	e008      	b.n	8002cde <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ccc:	f7fe fe0c 	bl	80018e8 <HAL_GetTick>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d901      	bls.n	8002cde <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e103      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002cde:	f7ff fae0 	bl	80022a2 <LL_RCC_HSI48_IsReady>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d0f1      	beq.n	8002ccc <HAL_RCC_OscConfig+0x4c0>
 8002ce8:	e013      	b.n	8002d12 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002cea:	f7ff fac9 	bl	8002280 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cee:	f7fe fdfb 	bl	80018e8 <HAL_GetTick>
 8002cf2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002cf4:	e008      	b.n	8002d08 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cf6:	f7fe fdf7 	bl	80018e8 <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d901      	bls.n	8002d08 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e0ee      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002d08:	f7ff facb 	bl	80022a2 <LL_RCC_HSI48_IsReady>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d1f1      	bne.n	8002cf6 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	f000 80e4 	beq.w	8002ee4 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d1c:	f7ff fc29 	bl	8002572 <LL_RCC_GetSysClkSource>
 8002d20:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8002d22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	f040 80b4 	bne.w	8002e9c <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f003 0203 	and.w	r2, r3, #3
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d123      	bne.n	8002d8a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d11c      	bne.n	8002d8a <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	0a1b      	lsrs	r3, r3, #8
 8002d54:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d114      	bne.n	8002d8a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d10d      	bne.n	8002d8a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d106      	bne.n	8002d8a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d05d      	beq.n	8002e46 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	2b0c      	cmp	r3, #12
 8002d8e:	d058      	beq.n	8002e42 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002d90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e0a1      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002da2:	f7ff fc84 	bl	80026ae <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002da6:	f7fe fd9f 	bl	80018e8 <HAL_GetTick>
 8002daa:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dac:	e008      	b.n	8002dc0 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dae:	f7fe fd9b 	bl	80018e8 <HAL_GetTick>
 8002db2:	4602      	mov	r2, r0
 8002db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	2b02      	cmp	r3, #2
 8002dba:	d901      	bls.n	8002dc0 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	e092      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d1ef      	bne.n	8002dae <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dd2:	68da      	ldr	r2, [r3, #12]
 8002dd4:	4b30      	ldr	r3, [pc, #192]	@ (8002e98 <HAL_RCC_OscConfig+0x68c>)
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8002ddc:	687a      	ldr	r2, [r7, #4]
 8002dde:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002de0:	4311      	orrs	r1, r2
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002de6:	0212      	lsls	r2, r2, #8
 8002de8:	4311      	orrs	r1, r2
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002dee:	4311      	orrs	r1, r2
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002df4:	4311      	orrs	r1, r2
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e00:	4313      	orrs	r3, r2
 8002e02:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002e04:	f7ff fc44 	bl	8002690 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e16:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e18:	f7fe fd66 	bl	80018e8 <HAL_GetTick>
 8002e1c:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e1e:	e008      	b.n	8002e32 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e20:	f7fe fd62 	bl	80018e8 <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	2b02      	cmp	r3, #2
 8002e2c:	d901      	bls.n	8002e32 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e059      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d0ef      	beq.n	8002e20 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e40:	e050      	b.n	8002ee4 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e04f      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d147      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002e54:	f7ff fc1c 	bl	8002690 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e66:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e68:	f7fe fd3e 	bl	80018e8 <HAL_GetTick>
 8002e6c:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e6e:	e008      	b.n	8002e82 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e70:	f7fe fd3a 	bl	80018e8 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e031      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d0ef      	beq.n	8002e70 <HAL_RCC_OscConfig+0x664>
 8002e90:	e028      	b.n	8002ee4 <HAL_RCC_OscConfig+0x6d8>
 8002e92:	bf00      	nop
 8002e94:	58000400 	.word	0x58000400
 8002e98:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	2b0c      	cmp	r3, #12
 8002ea0:	d01e      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ea2:	f7ff fc04 	bl	80026ae <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ea6:	f7fe fd1f 	bl	80018e8 <HAL_GetTick>
 8002eaa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002eac:	e008      	b.n	8002ec0 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eae:	f7fe fd1b 	bl	80018e8 <HAL_GetTick>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	2b02      	cmp	r3, #2
 8002eba:	d901      	bls.n	8002ec0 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e012      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ec0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d1ef      	bne.n	8002eae <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002ece:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ed2:	68da      	ldr	r2, [r3, #12]
 8002ed4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002ed8:	4b05      	ldr	r3, [pc, #20]	@ (8002ef0 <HAL_RCC_OscConfig+0x6e4>)
 8002eda:	4013      	ands	r3, r2
 8002edc:	60cb      	str	r3, [r1, #12]
 8002ede:	e001      	b.n	8002ee4 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e000      	b.n	8002ee6 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3734      	adds	r7, #52	@ 0x34
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd90      	pop	{r4, r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	eefefffc 	.word	0xeefefffc

08002ef4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b084      	sub	sp, #16
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d101      	bne.n	8002f08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e12d      	b.n	8003164 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f08:	4b98      	ldr	r3, [pc, #608]	@ (800316c <HAL_RCC_ClockConfig+0x278>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 0307 	and.w	r3, r3, #7
 8002f10:	683a      	ldr	r2, [r7, #0]
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d91b      	bls.n	8002f4e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f16:	4b95      	ldr	r3, [pc, #596]	@ (800316c <HAL_RCC_ClockConfig+0x278>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f023 0207 	bic.w	r2, r3, #7
 8002f1e:	4993      	ldr	r1, [pc, #588]	@ (800316c <HAL_RCC_ClockConfig+0x278>)
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f26:	f7fe fcdf 	bl	80018e8 <HAL_GetTick>
 8002f2a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f2c:	e008      	b.n	8002f40 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002f2e:	f7fe fcdb 	bl	80018e8 <HAL_GetTick>
 8002f32:	4602      	mov	r2, r0
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d901      	bls.n	8002f40 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e111      	b.n	8003164 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f40:	4b8a      	ldr	r3, [pc, #552]	@ (800316c <HAL_RCC_ClockConfig+0x278>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0307 	and.w	r3, r3, #7
 8002f48:	683a      	ldr	r2, [r7, #0]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d1ef      	bne.n	8002f2e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f003 0302 	and.w	r3, r3, #2
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d016      	beq.n	8002f88 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f7ff fb13 	bl	800258a <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002f64:	f7fe fcc0 	bl	80018e8 <HAL_GetTick>
 8002f68:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002f6a:	e008      	b.n	8002f7e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002f6c:	f7fe fcbc 	bl	80018e8 <HAL_GetTick>
 8002f70:	4602      	mov	r2, r0
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	2b02      	cmp	r3, #2
 8002f78:	d901      	bls.n	8002f7e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e0f2      	b.n	8003164 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002f7e:	f7ff fbe8 	bl	8002752 <LL_RCC_IsActiveFlag_HPRE>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d0f1      	beq.n	8002f6c <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0320 	and.w	r3, r3, #32
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d016      	beq.n	8002fc2 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	695b      	ldr	r3, [r3, #20]
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7ff fb0a 	bl	80025b2 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002f9e:	f7fe fca3 	bl	80018e8 <HAL_GetTick>
 8002fa2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002fa4:	e008      	b.n	8002fb8 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002fa6:	f7fe fc9f 	bl	80018e8 <HAL_GetTick>
 8002faa:	4602      	mov	r2, r0
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d901      	bls.n	8002fb8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	e0d5      	b.n	8003164 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002fb8:	f7ff fbdd 	bl	8002776 <LL_RCC_IsActiveFlag_C2HPRE>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d0f1      	beq.n	8002fa6 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d016      	beq.n	8002ffc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f7ff fb03 	bl	80025de <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002fd8:	f7fe fc86 	bl	80018e8 <HAL_GetTick>
 8002fdc:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002fde:	e008      	b.n	8002ff2 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002fe0:	f7fe fc82 	bl	80018e8 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d901      	bls.n	8002ff2 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	e0b8      	b.n	8003164 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002ff2:	f7ff fbd3 	bl	800279c <LL_RCC_IsActiveFlag_SHDHPRE>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d0f1      	beq.n	8002fe0 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0304 	and.w	r3, r3, #4
 8003004:	2b00      	cmp	r3, #0
 8003006:	d016      	beq.n	8003036 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	4618      	mov	r0, r3
 800300e:	f7ff fafd 	bl	800260c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003012:	f7fe fc69 	bl	80018e8 <HAL_GetTick>
 8003016:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003018:	e008      	b.n	800302c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800301a:	f7fe fc65 	bl	80018e8 <HAL_GetTick>
 800301e:	4602      	mov	r2, r0
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	2b02      	cmp	r3, #2
 8003026:	d901      	bls.n	800302c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8003028:	2303      	movs	r3, #3
 800302a:	e09b      	b.n	8003164 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800302c:	f7ff fbc9 	bl	80027c2 <LL_RCC_IsActiveFlag_PPRE1>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d0f1      	beq.n	800301a <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0308 	and.w	r3, r3, #8
 800303e:	2b00      	cmp	r3, #0
 8003040:	d017      	beq.n	8003072 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	691b      	ldr	r3, [r3, #16]
 8003046:	00db      	lsls	r3, r3, #3
 8003048:	4618      	mov	r0, r3
 800304a:	f7ff faf3 	bl	8002634 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800304e:	f7fe fc4b 	bl	80018e8 <HAL_GetTick>
 8003052:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003054:	e008      	b.n	8003068 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003056:	f7fe fc47 	bl	80018e8 <HAL_GetTick>
 800305a:	4602      	mov	r2, r0
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	2b02      	cmp	r3, #2
 8003062:	d901      	bls.n	8003068 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8003064:	2303      	movs	r3, #3
 8003066:	e07d      	b.n	8003164 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003068:	f7ff fbbd 	bl	80027e6 <LL_RCC_IsActiveFlag_PPRE2>
 800306c:	4603      	mov	r3, r0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d0f1      	beq.n	8003056 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0301 	and.w	r3, r3, #1
 800307a:	2b00      	cmp	r3, #0
 800307c:	d043      	beq.n	8003106 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	2b02      	cmp	r3, #2
 8003084:	d106      	bne.n	8003094 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8003086:	f7ff f893 	bl	80021b0 <LL_RCC_HSE_IsReady>
 800308a:	4603      	mov	r3, r0
 800308c:	2b00      	cmp	r3, #0
 800308e:	d11e      	bne.n	80030ce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e067      	b.n	8003164 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	2b03      	cmp	r3, #3
 800309a:	d106      	bne.n	80030aa <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800309c:	f7ff fb16 	bl	80026cc <LL_RCC_PLL_IsReady>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d113      	bne.n	80030ce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e05c      	b.n	8003164 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d106      	bne.n	80030c0 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80030b2:	f7ff f9fb 	bl	80024ac <LL_RCC_MSI_IsReady>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d108      	bne.n	80030ce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e051      	b.n	8003164 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80030c0:	f7ff f8a6 	bl	8002210 <LL_RCC_HSI_IsReady>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d101      	bne.n	80030ce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e04a      	b.n	8003164 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7ff fa39 	bl	800254a <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030d8:	f7fe fc06 	bl	80018e8 <HAL_GetTick>
 80030dc:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030de:	e00a      	b.n	80030f6 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030e0:	f7fe fc02 	bl	80018e8 <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d901      	bls.n	80030f6 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e036      	b.n	8003164 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030f6:	f7ff fa3c 	bl	8002572 <LL_RCC_GetSysClkSource>
 80030fa:	4602      	mov	r2, r0
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	429a      	cmp	r2, r3
 8003104:	d1ec      	bne.n	80030e0 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003106:	4b19      	ldr	r3, [pc, #100]	@ (800316c <HAL_RCC_ClockConfig+0x278>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0307 	and.w	r3, r3, #7
 800310e:	683a      	ldr	r2, [r7, #0]
 8003110:	429a      	cmp	r2, r3
 8003112:	d21b      	bcs.n	800314c <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003114:	4b15      	ldr	r3, [pc, #84]	@ (800316c <HAL_RCC_ClockConfig+0x278>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f023 0207 	bic.w	r2, r3, #7
 800311c:	4913      	ldr	r1, [pc, #76]	@ (800316c <HAL_RCC_ClockConfig+0x278>)
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	4313      	orrs	r3, r2
 8003122:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003124:	f7fe fbe0 	bl	80018e8 <HAL_GetTick>
 8003128:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800312a:	e008      	b.n	800313e <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800312c:	f7fe fbdc 	bl	80018e8 <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	2b02      	cmp	r3, #2
 8003138:	d901      	bls.n	800313e <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e012      	b.n	8003164 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800313e:	4b0b      	ldr	r3, [pc, #44]	@ (800316c <HAL_RCC_ClockConfig+0x278>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0307 	and.w	r3, r3, #7
 8003146:	683a      	ldr	r2, [r7, #0]
 8003148:	429a      	cmp	r2, r3
 800314a:	d1ef      	bne.n	800312c <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800314c:	f000 f87e 	bl	800324c <HAL_RCC_GetHCLKFreq>
 8003150:	4603      	mov	r3, r0
 8003152:	4a07      	ldr	r2, [pc, #28]	@ (8003170 <HAL_RCC_ClockConfig+0x27c>)
 8003154:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8003156:	f7fe fbd3 	bl	8001900 <HAL_GetTickPrio>
 800315a:	4603      	mov	r3, r0
 800315c:	4618      	mov	r0, r3
 800315e:	f7fe fb75 	bl	800184c <HAL_InitTick>
 8003162:	4603      	mov	r3, r0
}
 8003164:	4618      	mov	r0, r3
 8003166:	3710      	adds	r7, #16
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}
 800316c:	58004000 	.word	0x58004000
 8003170:	20000008 	.word	0x20000008

08003174 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003174:	b590      	push	{r4, r7, lr}
 8003176:	b085      	sub	sp, #20
 8003178:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800317a:	f7ff f9fa 	bl	8002572 <LL_RCC_GetSysClkSource>
 800317e:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d10a      	bne.n	800319c <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8003186:	f7ff f9b6 	bl	80024f6 <LL_RCC_MSI_GetRange>
 800318a:	4603      	mov	r3, r0
 800318c:	091b      	lsrs	r3, r3, #4
 800318e:	f003 030f 	and.w	r3, r3, #15
 8003192:	4a2b      	ldr	r2, [pc, #172]	@ (8003240 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003198:	60fb      	str	r3, [r7, #12]
 800319a:	e04b      	b.n	8003234 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2b04      	cmp	r3, #4
 80031a0:	d102      	bne.n	80031a8 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80031a2:	4b28      	ldr	r3, [pc, #160]	@ (8003244 <HAL_RCC_GetSysClockFreq+0xd0>)
 80031a4:	60fb      	str	r3, [r7, #12]
 80031a6:	e045      	b.n	8003234 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b08      	cmp	r3, #8
 80031ac:	d10a      	bne.n	80031c4 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80031ae:	f7fe ffcf 	bl	8002150 <LL_RCC_HSE_IsEnabledDiv2>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d102      	bne.n	80031be <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80031b8:	4b22      	ldr	r3, [pc, #136]	@ (8003244 <HAL_RCC_GetSysClockFreq+0xd0>)
 80031ba:	60fb      	str	r3, [r7, #12]
 80031bc:	e03a      	b.n	8003234 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80031be:	4b22      	ldr	r3, [pc, #136]	@ (8003248 <HAL_RCC_GetSysClockFreq+0xd4>)
 80031c0:	60fb      	str	r3, [r7, #12]
 80031c2:	e037      	b.n	8003234 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80031c4:	f7ff fab9 	bl	800273a <LL_RCC_PLL_GetMainSource>
 80031c8:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	2b02      	cmp	r3, #2
 80031ce:	d003      	beq.n	80031d8 <HAL_RCC_GetSysClockFreq+0x64>
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	2b03      	cmp	r3, #3
 80031d4:	d003      	beq.n	80031de <HAL_RCC_GetSysClockFreq+0x6a>
 80031d6:	e00d      	b.n	80031f4 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80031d8:	4b1a      	ldr	r3, [pc, #104]	@ (8003244 <HAL_RCC_GetSysClockFreq+0xd0>)
 80031da:	60bb      	str	r3, [r7, #8]
        break;
 80031dc:	e015      	b.n	800320a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80031de:	f7fe ffb7 	bl	8002150 <LL_RCC_HSE_IsEnabledDiv2>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d102      	bne.n	80031ee <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80031e8:	4b16      	ldr	r3, [pc, #88]	@ (8003244 <HAL_RCC_GetSysClockFreq+0xd0>)
 80031ea:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80031ec:	e00d      	b.n	800320a <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 80031ee:	4b16      	ldr	r3, [pc, #88]	@ (8003248 <HAL_RCC_GetSysClockFreq+0xd4>)
 80031f0:	60bb      	str	r3, [r7, #8]
        break;
 80031f2:	e00a      	b.n	800320a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80031f4:	f7ff f97f 	bl	80024f6 <LL_RCC_MSI_GetRange>
 80031f8:	4603      	mov	r3, r0
 80031fa:	091b      	lsrs	r3, r3, #4
 80031fc:	f003 030f 	and.w	r3, r3, #15
 8003200:	4a0f      	ldr	r2, [pc, #60]	@ (8003240 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003202:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003206:	60bb      	str	r3, [r7, #8]
        break;
 8003208:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800320a:	f7ff fa71 	bl	80026f0 <LL_RCC_PLL_GetN>
 800320e:	4602      	mov	r2, r0
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	fb03 f402 	mul.w	r4, r3, r2
 8003216:	f7ff fa84 	bl	8002722 <LL_RCC_PLL_GetDivider>
 800321a:	4603      	mov	r3, r0
 800321c:	091b      	lsrs	r3, r3, #4
 800321e:	3301      	adds	r3, #1
 8003220:	fbb4 f4f3 	udiv	r4, r4, r3
 8003224:	f7ff fa71 	bl	800270a <LL_RCC_PLL_GetR>
 8003228:	4603      	mov	r3, r0
 800322a:	0f5b      	lsrs	r3, r3, #29
 800322c:	3301      	adds	r3, #1
 800322e:	fbb4 f3f3 	udiv	r3, r4, r3
 8003232:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8003234:	68fb      	ldr	r3, [r7, #12]
}
 8003236:	4618      	mov	r0, r3
 8003238:	3714      	adds	r7, #20
 800323a:	46bd      	mov	sp, r7
 800323c:	bd90      	pop	{r4, r7, pc}
 800323e:	bf00      	nop
 8003240:	08007954 	.word	0x08007954
 8003244:	00f42400 	.word	0x00f42400
 8003248:	01e84800 	.word	0x01e84800

0800324c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800324c:	b598      	push	{r3, r4, r7, lr}
 800324e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003250:	f7ff ff90 	bl	8003174 <HAL_RCC_GetSysClockFreq>
 8003254:	4604      	mov	r4, r0
 8003256:	f7ff fa01 	bl	800265c <LL_RCC_GetAHBPrescaler>
 800325a:	4603      	mov	r3, r0
 800325c:	091b      	lsrs	r3, r3, #4
 800325e:	f003 030f 	and.w	r3, r3, #15
 8003262:	4a03      	ldr	r2, [pc, #12]	@ (8003270 <HAL_RCC_GetHCLKFreq+0x24>)
 8003264:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003268:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800326c:	4618      	mov	r0, r3
 800326e:	bd98      	pop	{r3, r4, r7, pc}
 8003270:	08007914 	.word	0x08007914

08003274 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8003274:	b590      	push	{r4, r7, lr}
 8003276:	b085      	sub	sp, #20
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2bb0      	cmp	r3, #176	@ 0xb0
 8003280:	d903      	bls.n	800328a <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8003282:	4b15      	ldr	r3, [pc, #84]	@ (80032d8 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8003284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003286:	60fb      	str	r3, [r7, #12]
 8003288:	e007      	b.n	800329a <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	091b      	lsrs	r3, r3, #4
 800328e:	f003 030f 	and.w	r3, r3, #15
 8003292:	4a11      	ldr	r2, [pc, #68]	@ (80032d8 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8003294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003298:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800329a:	f7ff f9eb 	bl	8002674 <LL_RCC_GetAHB4Prescaler>
 800329e:	4603      	mov	r3, r0
 80032a0:	091b      	lsrs	r3, r3, #4
 80032a2:	f003 030f 	and.w	r3, r3, #15
 80032a6:	4a0d      	ldr	r2, [pc, #52]	@ (80032dc <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80032a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032ac:	68fa      	ldr	r2, [r7, #12]
 80032ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b2:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	4a0a      	ldr	r2, [pc, #40]	@ (80032e0 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80032b8:	fba2 2303 	umull	r2, r3, r2, r3
 80032bc:	0c9c      	lsrs	r4, r3, #18
 80032be:	f7fe ff39 	bl	8002134 <HAL_PWREx_GetVoltageRange>
 80032c2:	4603      	mov	r3, r0
 80032c4:	4619      	mov	r1, r3
 80032c6:	4620      	mov	r0, r4
 80032c8:	f000 f80c 	bl	80032e4 <RCC_SetFlashLatency>
 80032cc:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3714      	adds	r7, #20
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd90      	pop	{r4, r7, pc}
 80032d6:	bf00      	nop
 80032d8:	08007954 	.word	0x08007954
 80032dc:	08007914 	.word	0x08007914
 80032e0:	431bde83 	.word	0x431bde83

080032e4 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80032e4:	b590      	push	{r4, r7, lr}
 80032e6:	b093      	sub	sp, #76	@ 0x4c
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 80032ee:	4b37      	ldr	r3, [pc, #220]	@ (80033cc <RCC_SetFlashLatency+0xe8>)
 80032f0:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80032f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80032f6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 80032fa:	4a35      	ldr	r2, [pc, #212]	@ (80033d0 <RCC_SetFlashLatency+0xec>)
 80032fc:	f107 031c 	add.w	r3, r7, #28
 8003300:	ca07      	ldmia	r2, {r0, r1, r2}
 8003302:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8003306:	4b33      	ldr	r3, [pc, #204]	@ (80033d4 <RCC_SetFlashLatency+0xf0>)
 8003308:	f107 040c 	add.w	r4, r7, #12
 800330c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800330e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8003312:	2300      	movs	r3, #0
 8003314:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800331c:	d11a      	bne.n	8003354 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800331e:	2300      	movs	r3, #0
 8003320:	643b      	str	r3, [r7, #64]	@ 0x40
 8003322:	e013      	b.n	800334c <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8003324:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	3348      	adds	r3, #72	@ 0x48
 800332a:	443b      	add	r3, r7
 800332c:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8003330:	687a      	ldr	r2, [r7, #4]
 8003332:	429a      	cmp	r2, r3
 8003334:	d807      	bhi.n	8003346 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003336:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	3348      	adds	r3, #72	@ 0x48
 800333c:	443b      	add	r3, r7
 800333e:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8003342:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8003344:	e020      	b.n	8003388 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003346:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003348:	3301      	adds	r3, #1
 800334a:	643b      	str	r3, [r7, #64]	@ 0x40
 800334c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800334e:	2b03      	cmp	r3, #3
 8003350:	d9e8      	bls.n	8003324 <RCC_SetFlashLatency+0x40>
 8003352:	e019      	b.n	8003388 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003354:	2300      	movs	r3, #0
 8003356:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003358:	e013      	b.n	8003382 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800335a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	3348      	adds	r3, #72	@ 0x48
 8003360:	443b      	add	r3, r7
 8003362:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003366:	687a      	ldr	r2, [r7, #4]
 8003368:	429a      	cmp	r2, r3
 800336a:	d807      	bhi.n	800337c <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800336c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	3348      	adds	r3, #72	@ 0x48
 8003372:	443b      	add	r3, r7
 8003374:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8003378:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800337a:	e005      	b.n	8003388 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800337c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800337e:	3301      	adds	r3, #1
 8003380:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003382:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003384:	2b02      	cmp	r3, #2
 8003386:	d9e8      	bls.n	800335a <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8003388:	4b13      	ldr	r3, [pc, #76]	@ (80033d8 <RCC_SetFlashLatency+0xf4>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f023 0207 	bic.w	r2, r3, #7
 8003390:	4911      	ldr	r1, [pc, #68]	@ (80033d8 <RCC_SetFlashLatency+0xf4>)
 8003392:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003394:	4313      	orrs	r3, r2
 8003396:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003398:	f7fe faa6 	bl	80018e8 <HAL_GetTick>
 800339c:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800339e:	e008      	b.n	80033b2 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80033a0:	f7fe faa2 	bl	80018e8 <HAL_GetTick>
 80033a4:	4602      	mov	r2, r0
 80033a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d901      	bls.n	80033b2 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	e007      	b.n	80033c2 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80033b2:	4b09      	ldr	r3, [pc, #36]	@ (80033d8 <RCC_SetFlashLatency+0xf4>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 0307 	and.w	r3, r3, #7
 80033ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80033bc:	429a      	cmp	r2, r3
 80033be:	d1ef      	bne.n	80033a0 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 80033c0:	2300      	movs	r3, #0
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	374c      	adds	r7, #76	@ 0x4c
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd90      	pop	{r4, r7, pc}
 80033ca:	bf00      	nop
 80033cc:	08007774 	.word	0x08007774
 80033d0:	08007784 	.word	0x08007784
 80033d4:	08007790 	.word	0x08007790
 80033d8:	58004000 	.word	0x58004000

080033dc <LL_RCC_LSE_IsEnabled>:
{
 80033dc:	b480      	push	{r7}
 80033de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 80033e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033e8:	f003 0301 	and.w	r3, r3, #1
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d101      	bne.n	80033f4 <LL_RCC_LSE_IsEnabled+0x18>
 80033f0:	2301      	movs	r3, #1
 80033f2:	e000      	b.n	80033f6 <LL_RCC_LSE_IsEnabled+0x1a>
 80033f4:	2300      	movs	r3, #0
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr

08003400 <LL_RCC_LSE_IsReady>:
{
 8003400:	b480      	push	{r7}
 8003402:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003404:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003408:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800340c:	f003 0302 	and.w	r3, r3, #2
 8003410:	2b02      	cmp	r3, #2
 8003412:	d101      	bne.n	8003418 <LL_RCC_LSE_IsReady+0x18>
 8003414:	2301      	movs	r3, #1
 8003416:	e000      	b.n	800341a <LL_RCC_LSE_IsReady+0x1a>
 8003418:	2300      	movs	r3, #0
}
 800341a:	4618      	mov	r0, r3
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr

08003424 <LL_RCC_SetRFWKPClockSource>:
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800342c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003430:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003434:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003438:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	4313      	orrs	r3, r2
 8003440:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8003444:	bf00      	nop
 8003446:	370c      	adds	r7, #12
 8003448:	46bd      	mov	sp, r7
 800344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344e:	4770      	bx	lr

08003450 <LL_RCC_SetSMPSClockSource>:
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8003458:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800345c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800345e:	f023 0203 	bic.w	r2, r3, #3
 8003462:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4313      	orrs	r3, r2
 800346a:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800346c:	bf00      	nop
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr

08003478 <LL_RCC_SetSMPSPrescaler>:
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8003480:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003486:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800348a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4313      	orrs	r3, r2
 8003492:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003494:	bf00      	nop
 8003496:	370c      	adds	r7, #12
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr

080034a0 <LL_RCC_SetUSARTClockSource>:
{
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80034a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034b0:	f023 0203 	bic.w	r2, r3, #3
 80034b4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	4313      	orrs	r3, r2
 80034bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80034c0:	bf00      	nop
 80034c2:	370c      	adds	r7, #12
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr

080034cc <LL_RCC_SetLPUARTClockSource>:
{
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80034d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034dc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80034e0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <LL_RCC_SetI2CClockSource>:
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8003500:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003504:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	091b      	lsrs	r3, r3, #4
 800350c:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003510:	43db      	mvns	r3, r3
 8003512:	401a      	ands	r2, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	011b      	lsls	r3, r3, #4
 8003518:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800351c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003520:	4313      	orrs	r3, r2
 8003522:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003526:	bf00      	nop
 8003528:	370c      	adds	r7, #12
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr

08003532 <LL_RCC_SetLPTIMClockSource>:
{
 8003532:	b480      	push	{r7}
 8003534:	b083      	sub	sp, #12
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800353a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800353e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	0c1b      	lsrs	r3, r3, #16
 8003546:	041b      	lsls	r3, r3, #16
 8003548:	43db      	mvns	r3, r3
 800354a:	401a      	ands	r2, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	041b      	lsls	r3, r3, #16
 8003550:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003554:	4313      	orrs	r3, r2
 8003556:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800355a:	bf00      	nop
 800355c:	370c      	adds	r7, #12
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr

08003566 <LL_RCC_SetSAIClockSource>:
{
 8003566:	b480      	push	{r7}
 8003568:	b083      	sub	sp, #12
 800356a:	af00      	add	r7, sp, #0
 800356c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800356e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003572:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003576:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800357a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4313      	orrs	r3, r2
 8003582:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003586:	bf00      	nop
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr

08003592 <LL_RCC_SetRNGClockSource>:
{
 8003592:	b480      	push	{r7}
 8003594:	b083      	sub	sp, #12
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800359a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800359e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035a2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80035a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80035b2:	bf00      	nop
 80035b4:	370c      	adds	r7, #12
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr

080035be <LL_RCC_SetCLK48ClockSource>:
{
 80035be:	b480      	push	{r7}
 80035c0:	b083      	sub	sp, #12
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80035c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035ce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80035d2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4313      	orrs	r3, r2
 80035da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80035de:	bf00      	nop
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr

080035ea <LL_RCC_SetUSBClockSource>:
{
 80035ea:	b580      	push	{r7, lr}
 80035ec:	b082      	sub	sp, #8
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f7ff ffe3 	bl	80035be <LL_RCC_SetCLK48ClockSource>
}
 80035f8:	bf00      	nop
 80035fa:	3708      	adds	r7, #8
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <LL_RCC_SetADCClockSource>:
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8003608:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800360c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003610:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003614:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	4313      	orrs	r3, r2
 800361c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003620:	bf00      	nop
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <LL_RCC_SetRTCClockSource>:
{
 800362c:	b480      	push	{r7}
 800362e:	b083      	sub	sp, #12
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003634:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003638:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800363c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003640:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	4313      	orrs	r3, r2
 8003648:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800364c:	bf00      	nop
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <LL_RCC_GetRTCClockSource>:
{
 8003658:	b480      	push	{r7}
 800365a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800365c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003660:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003664:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8003668:	4618      	mov	r0, r3
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr

08003672 <LL_RCC_ForceBackupDomainReset>:
{
 8003672:	b480      	push	{r7}
 8003674:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003676:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800367a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800367e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003682:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003686:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800368a:	bf00      	nop
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <LL_RCC_ReleaseBackupDomainReset>:
{
 8003694:	b480      	push	{r7}
 8003696:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003698:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800369c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036a0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80036a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80036ac:	bf00      	nop
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr

080036b6 <LL_RCC_PLLSAI1_Enable>:
{
 80036b6:	b480      	push	{r7}
 80036b8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80036ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80036c4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80036c8:	6013      	str	r3, [r2, #0]
}
 80036ca:	bf00      	nop
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr

080036d4 <LL_RCC_PLLSAI1_Disable>:
{
 80036d4:	b480      	push	{r7}
 80036d6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80036d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80036e2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80036e6:	6013      	str	r3, [r2, #0]
}
 80036e8:	bf00      	nop
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr

080036f2 <LL_RCC_PLLSAI1_IsReady>:
{
 80036f2:	b480      	push	{r7}
 80036f4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80036f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003700:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003704:	d101      	bne.n	800370a <LL_RCC_PLLSAI1_IsReady+0x18>
 8003706:	2301      	movs	r3, #1
 8003708:	e000      	b.n	800370c <LL_RCC_PLLSAI1_IsReady+0x1a>
 800370a:	2300      	movs	r3, #0
}
 800370c:	4618      	mov	r0, r3
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr

08003716 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003716:	b580      	push	{r7, lr}
 8003718:	b088      	sub	sp, #32
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800371e:	2300      	movs	r3, #0
 8003720:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8003722:	2300      	movs	r3, #0
 8003724:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800372e:	2b00      	cmp	r3, #0
 8003730:	d034      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003736:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800373a:	d021      	beq.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800373c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003740:	d81b      	bhi.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003742:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003746:	d01d      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8003748:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800374c:	d815      	bhi.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x64>
 800374e:	2b00      	cmp	r3, #0
 8003750:	d00b      	beq.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x54>
 8003752:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003756:	d110      	bne.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8003758:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003762:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003766:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8003768:	e00d      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	3304      	adds	r3, #4
 800376e:	4618      	mov	r0, r3
 8003770:	f000 f947 	bl	8003a02 <RCCEx_PLLSAI1_ConfigNP>
 8003774:	4603      	mov	r3, r0
 8003776:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003778:	e005      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	77fb      	strb	r3, [r7, #31]
        break;
 800377e:	e002      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003780:	bf00      	nop
 8003782:	e000      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003784:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003786:	7ffb      	ldrb	r3, [r7, #31]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d105      	bne.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003790:	4618      	mov	r0, r3
 8003792:	f7ff fee8 	bl	8003566 <LL_RCC_SetSAIClockSource>
 8003796:	e001      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003798:	7ffb      	ldrb	r3, [r7, #31]
 800379a:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d046      	beq.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 80037a8:	f7ff ff56 	bl	8003658 <LL_RCC_GetRTCClockSource>
 80037ac:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d03c      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80037b8:	f7fe fcac 	bl	8002114 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d105      	bne.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c6:	4618      	mov	r0, r3
 80037c8:	f7ff ff30 	bl	800362c <LL_RCC_SetRTCClockSource>
 80037cc:	e02e      	b.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 80037ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037d6:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 80037d8:	f7ff ff4b 	bl	8003672 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 80037dc:	f7ff ff5a 	bl	8003694 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ea:	4313      	orrs	r3, r2
 80037ec:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 80037ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 80037f8:	f7ff fdf0 	bl	80033dc <LL_RCC_LSE_IsEnabled>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d114      	bne.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003802:	f7fe f871 	bl	80018e8 <HAL_GetTick>
 8003806:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8003808:	e00b      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800380a:	f7fe f86d 	bl	80018e8 <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	1ad3      	subs	r3, r2, r3
 8003814:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003818:	4293      	cmp	r3, r2
 800381a:	d902      	bls.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800381c:	2303      	movs	r3, #3
 800381e:	77fb      	strb	r3, [r7, #31]
              break;
 8003820:	e004      	b.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8003822:	f7ff fded 	bl	8003400 <LL_RCC_LSE_IsReady>
 8003826:	4603      	mov	r3, r0
 8003828:	2b01      	cmp	r3, #1
 800382a:	d1ee      	bne.n	800380a <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800382c:	7ffb      	ldrb	r3, [r7, #31]
 800382e:	77bb      	strb	r3, [r7, #30]
 8003830:	e001      	b.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003832:	7ffb      	ldrb	r3, [r7, #31]
 8003834:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0301 	and.w	r3, r3, #1
 800383e:	2b00      	cmp	r3, #0
 8003840:	d004      	beq.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	699b      	ldr	r3, [r3, #24]
 8003846:	4618      	mov	r0, r3
 8003848:	f7ff fe2a 	bl	80034a0 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0302 	and.w	r3, r3, #2
 8003854:	2b00      	cmp	r3, #0
 8003856:	d004      	beq.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	69db      	ldr	r3, [r3, #28]
 800385c:	4618      	mov	r0, r3
 800385e:	f7ff fe35 	bl	80034cc <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0310 	and.w	r3, r3, #16
 800386a:	2b00      	cmp	r3, #0
 800386c:	d004      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003872:	4618      	mov	r0, r3
 8003874:	f7ff fe5d 	bl	8003532 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0320 	and.w	r3, r3, #32
 8003880:	2b00      	cmp	r3, #0
 8003882:	d004      	beq.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003888:	4618      	mov	r0, r3
 800388a:	f7ff fe52 	bl	8003532 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0304 	and.w	r3, r3, #4
 8003896:	2b00      	cmp	r3, #0
 8003898:	d004      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a1b      	ldr	r3, [r3, #32]
 800389e:	4618      	mov	r0, r3
 80038a0:	f7ff fe2a 	bl	80034f8 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0308 	and.w	r3, r3, #8
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d004      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b4:	4618      	mov	r0, r3
 80038b6:	f7ff fe1f 	bl	80034f8 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d022      	beq.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7ff fe8d 	bl	80035ea <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80038d8:	d107      	bne.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 80038da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80038e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038e8:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038ee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80038f2:	d10b      	bne.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	3304      	adds	r3, #4
 80038f8:	4618      	mov	r0, r3
 80038fa:	f000 f8dd 	bl	8003ab8 <RCCEx_PLLSAI1_ConfigNQ>
 80038fe:	4603      	mov	r3, r0
 8003900:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003902:	7ffb      	ldrb	r3, [r7, #31]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d001      	beq.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8003908:	7ffb      	ldrb	r3, [r7, #31]
 800390a:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003914:	2b00      	cmp	r3, #0
 8003916:	d02b      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800391c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003920:	d008      	beq.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003926:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800392a:	d003      	beq.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003930:	2b00      	cmp	r3, #0
 8003932:	d105      	bne.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003938:	4618      	mov	r0, r3
 800393a:	f7ff fe2a 	bl	8003592 <LL_RCC_SetRNGClockSource>
 800393e:	e00a      	b.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003944:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003948:	60fb      	str	r3, [r7, #12]
 800394a:	2000      	movs	r0, #0
 800394c:	f7ff fe21 	bl	8003592 <LL_RCC_SetRNGClockSource>
 8003950:	68f8      	ldr	r0, [r7, #12]
 8003952:	f7ff fe34 	bl	80035be <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800395a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800395e:	d107      	bne.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8003960:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800396a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800396e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003978:	2b00      	cmp	r3, #0
 800397a:	d022      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff fe3d 	bl	8003600 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800398a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800398e:	d107      	bne.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003990:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800399a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800399e:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039a8:	d10b      	bne.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	3304      	adds	r3, #4
 80039ae:	4618      	mov	r0, r3
 80039b0:	f000 f8dd 	bl	8003b6e <RCCEx_PLLSAI1_ConfigNR>
 80039b4:	4603      	mov	r3, r0
 80039b6:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80039b8:	7ffb      	ldrb	r3, [r7, #31]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 80039be:	7ffb      	ldrb	r3, [r7, #31]
 80039c0:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d004      	beq.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039d2:	4618      	mov	r0, r3
 80039d4:	f7ff fd26 	bl	8003424 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d009      	beq.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7ff fd45 	bl	8003478 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039f2:	4618      	mov	r0, r3
 80039f4:	f7ff fd2c 	bl	8003450 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 80039f8:	7fbb      	ldrb	r3, [r7, #30]
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3720      	adds	r7, #32
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}

08003a02 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003a02:	b580      	push	{r7, lr}
 8003a04:	b084      	sub	sp, #16
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003a0e:	f7ff fe61 	bl	80036d4 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003a12:	f7fd ff69 	bl	80018e8 <HAL_GetTick>
 8003a16:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003a18:	e009      	b.n	8003a2e <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a1a:	f7fd ff65 	bl	80018e8 <HAL_GetTick>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	1ad3      	subs	r3, r2, r3
 8003a24:	2b02      	cmp	r3, #2
 8003a26:	d902      	bls.n	8003a2e <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8003a28:	2303      	movs	r3, #3
 8003a2a:	73fb      	strb	r3, [r7, #15]
      break;
 8003a2c:	e004      	b.n	8003a38 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003a2e:	f7ff fe60 	bl	80036f2 <LL_RCC_PLLSAI1_IsReady>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d1f0      	bne.n	8003a1a <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8003a38:	7bfb      	ldrb	r3, [r7, #15]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d137      	bne.n	8003aae <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003a3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a42:	691b      	ldr	r3, [r3, #16]
 8003a44:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	021b      	lsls	r3, r3, #8
 8003a4e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a52:	4313      	orrs	r3, r2
 8003a54:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8003a56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a5a:	691b      	ldr	r3, [r3, #16]
 8003a5c:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003a6c:	f7ff fe23 	bl	80036b6 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a70:	f7fd ff3a 	bl	80018e8 <HAL_GetTick>
 8003a74:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003a76:	e009      	b.n	8003a8c <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a78:	f7fd ff36 	bl	80018e8 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d902      	bls.n	8003a8c <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	73fb      	strb	r3, [r7, #15]
        break;
 8003a8a:	e004      	b.n	8003a96 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003a8c:	f7ff fe31 	bl	80036f2 <LL_RCC_PLLSAI1_IsReady>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d1f0      	bne.n	8003a78 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8003a96:	7bfb      	ldrb	r3, [r7, #15]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d108      	bne.n	8003aae <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003a9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003aa0:	691a      	ldr	r2, [r3, #16]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003aae:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3710      	adds	r7, #16
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}

08003ab8 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003ac4:	f7ff fe06 	bl	80036d4 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003ac8:	f7fd ff0e 	bl	80018e8 <HAL_GetTick>
 8003acc:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003ace:	e009      	b.n	8003ae4 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ad0:	f7fd ff0a 	bl	80018e8 <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d902      	bls.n	8003ae4 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	73fb      	strb	r3, [r7, #15]
      break;
 8003ae2:	e004      	b.n	8003aee <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003ae4:	f7ff fe05 	bl	80036f2 <LL_RCC_PLLSAI1_IsReady>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1f0      	bne.n	8003ad0 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8003aee:	7bfb      	ldrb	r3, [r7, #15]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d137      	bne.n	8003b64 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003af4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003af8:	691b      	ldr	r3, [r3, #16]
 8003afa:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	021b      	lsls	r3, r3, #8
 8003b04:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8003b0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b10:	691b      	ldr	r3, [r3, #16]
 8003b12:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003b22:	f7ff fdc8 	bl	80036b6 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b26:	f7fd fedf 	bl	80018e8 <HAL_GetTick>
 8003b2a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003b2c:	e009      	b.n	8003b42 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b2e:	f7fd fedb 	bl	80018e8 <HAL_GetTick>
 8003b32:	4602      	mov	r2, r0
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	2b02      	cmp	r3, #2
 8003b3a:	d902      	bls.n	8003b42 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	73fb      	strb	r3, [r7, #15]
        break;
 8003b40:	e004      	b.n	8003b4c <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003b42:	f7ff fdd6 	bl	80036f2 <LL_RCC_PLLSAI1_IsReady>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d1f0      	bne.n	8003b2e <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8003b4c:	7bfb      	ldrb	r3, [r7, #15]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d108      	bne.n	8003b64 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003b52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b56:	691a      	ldr	r2, [r3, #16]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	691b      	ldr	r3, [r3, #16]
 8003b5c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003b60:	4313      	orrs	r3, r2
 8003b62:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003b64:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3710      	adds	r7, #16
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}

08003b6e <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003b6e:	b580      	push	{r7, lr}
 8003b70:	b084      	sub	sp, #16
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b76:	2300      	movs	r3, #0
 8003b78:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003b7a:	f7ff fdab 	bl	80036d4 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003b7e:	f7fd feb3 	bl	80018e8 <HAL_GetTick>
 8003b82:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003b84:	e009      	b.n	8003b9a <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b86:	f7fd feaf 	bl	80018e8 <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d902      	bls.n	8003b9a <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	73fb      	strb	r3, [r7, #15]
      break;
 8003b98:	e004      	b.n	8003ba4 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003b9a:	f7ff fdaa 	bl	80036f2 <LL_RCC_PLLSAI1_IsReady>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d1f0      	bne.n	8003b86 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8003ba4:	7bfb      	ldrb	r3, [r7, #15]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d137      	bne.n	8003c1a <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003baa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bae:	691b      	ldr	r3, [r3, #16]
 8003bb0:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	021b      	lsls	r3, r3, #8
 8003bba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8003bc2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bc6:	691b      	ldr	r3, [r3, #16]
 8003bc8:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003bd8:	f7ff fd6d 	bl	80036b6 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bdc:	f7fd fe84 	bl	80018e8 <HAL_GetTick>
 8003be0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003be2:	e009      	b.n	8003bf8 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003be4:	f7fd fe80 	bl	80018e8 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d902      	bls.n	8003bf8 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	73fb      	strb	r3, [r7, #15]
        break;
 8003bf6:	e004      	b.n	8003c02 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003bf8:	f7ff fd7b 	bl	80036f2 <LL_RCC_PLLSAI1_IsReady>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d1f0      	bne.n	8003be4 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8003c02:	7bfb      	ldrb	r3, [r7, #15]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d108      	bne.n	8003c1a <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003c08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c0c:	691a      	ldr	r2, [r3, #16]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	691b      	ldr	r3, [r3, #16]
 8003c12:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003c16:	4313      	orrs	r3, r2
 8003c18:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3710      	adds	r7, #16
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d101      	bne.n	8003c36 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e09f      	b.n	8003d76 <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d106      	bne.n	8003c50 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f7fd fcd0 	bl	80015f0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2202      	movs	r2, #2
 8003c54:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003c58:	4b49      	ldr	r3, [pc, #292]	@ (8003d80 <HAL_RTC_Init+0x15c>)
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	f003 0310 	and.w	r3, r3, #16
 8003c60:	2b10      	cmp	r3, #16
 8003c62:	d07e      	beq.n	8003d62 <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	22ca      	movs	r2, #202	@ 0xca
 8003c6a:	625a      	str	r2, [r3, #36]	@ 0x24
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	2253      	movs	r2, #83	@ 0x53
 8003c72:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f000 f8ab 	bl	8003dd0 <RTC_EnterInitMode>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d00a      	beq.n	8003c96 <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	22ff      	movs	r2, #255	@ 0xff
 8003c86:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2204      	movs	r2, #4
 8003c8c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      status = HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	73fb      	strb	r3, [r7, #15]
 8003c94:	e067      	b.n	8003d66 <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	687a      	ldr	r2, [r7, #4]
 8003c9e:	6812      	ldr	r2, [r2, #0]
 8003ca0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003ca4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ca8:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	6899      	ldr	r1, [r3, #8]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	685a      	ldr	r2, [r3, #4]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	691b      	ldr	r3, [r3, #16]
 8003cb8:	431a      	orrs	r2, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	699b      	ldr	r3, [r3, #24]
 8003cbe:	431a      	orrs	r2, r3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	430a      	orrs	r2, r1
 8003cc6:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	687a      	ldr	r2, [r7, #4]
 8003cce:	68d2      	ldr	r2, [r2, #12]
 8003cd0:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	6919      	ldr	r1, [r3, #16]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	041a      	lsls	r2, r3, #16
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	430a      	orrs	r2, r1
 8003ce4:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	68da      	ldr	r2, [r3, #12]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003cf4:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f022 0203 	bic.w	r2, r2, #3
 8003d04:	64da      	str	r2, [r3, #76]	@ 0x4c
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	69da      	ldr	r2, [r3, #28]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	695b      	ldr	r3, [r3, #20]
 8003d14:	431a      	orrs	r2, r3
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	430a      	orrs	r2, r1
 8003d1c:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	f003 0320 	and.w	r3, r3, #32
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d113      	bne.n	8003d54 <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f000 f829 	bl	8003d84 <HAL_RTC_WaitForSynchro>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d00d      	beq.n	8003d54 <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	22ff      	movs	r2, #255	@ 0xff
 8003d3e:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2204      	movs	r2, #4
 8003d44:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e010      	b.n	8003d76 <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	22ff      	movs	r2, #255	@ 0xff
 8003d5a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      status = HAL_OK;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	73fb      	strb	r3, [r7, #15]
 8003d60:	e001      	b.n	8003d66 <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 8003d62:	2300      	movs	r3, #0
 8003d64:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8003d66:	7bfb      	ldrb	r3, [r7, #15]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d103      	bne.n	8003d74 <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2201      	movs	r2, #1
 8003d70:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 8003d74:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3710      	adds	r7, #16
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	bf00      	nop
 8003d80:	40002800 	.word	0x40002800

08003d84 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b084      	sub	sp, #16
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	68da      	ldr	r2, [r3, #12]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003d9a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003d9c:	f7fd fda4 	bl	80018e8 <HAL_GetTick>
 8003da0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003da2:	e009      	b.n	8003db8 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003da4:	f7fd fda0 	bl	80018e8 <HAL_GetTick>
 8003da8:	4602      	mov	r2, r0
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003db2:	d901      	bls.n	8003db8 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8003db4:	2303      	movs	r3, #3
 8003db6:	e007      	b.n	8003dc8 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	f003 0320 	and.w	r3, r3, #32
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d0ee      	beq.n	8003da4 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8003dc6:	2300      	movs	r3, #0
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3710      	adds	r7, #16
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}

08003dd0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d119      	bne.n	8003e1a <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f04f 32ff 	mov.w	r2, #4294967295
 8003dee:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003df0:	f7fd fd7a 	bl	80018e8 <HAL_GetTick>
 8003df4:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003df6:	e009      	b.n	8003e0c <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003df8:	f7fd fd76 	bl	80018e8 <HAL_GetTick>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003e06:	d901      	bls.n	8003e0c <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 8003e08:	2303      	movs	r3, #3
 8003e0a:	e007      	b.n	8003e1c <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d0ee      	beq.n	8003df8 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8003e1a:	2300      	movs	r3, #0
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3710      	adds	r7, #16
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}

08003e24 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param WakeUpCounter Wake up counter
  * @param WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b086      	sub	sp, #24
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	60f8      	str	r0, [r7, #12]
 8003e2c:	60b9      	str	r1, [r7, #8]
 8003e2e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d101      	bne.n	8003e3e <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 8003e3a:	2302      	movs	r3, #2
 8003e3c:	e0a8      	b.n	8003f90 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2201      	movs	r2, #1
 8003e42:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	2202      	movs	r2, #2
 8003e4a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	22ca      	movs	r2, #202	@ 0xca
 8003e54:	625a      	str	r2, [r3, #36]	@ 0x24
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2253      	movs	r2, #83	@ 0x53
 8003e5c:	625a      	str	r2, [r3, #36]	@ 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d020      	beq.n	8003eae <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    tickstart = HAL_GetTick();
 8003e6c:	f7fd fd3c 	bl	80018e8 <HAL_GetTick>
 8003e70:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 8003e72:	e015      	b.n	8003ea0 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003e74:	f7fd fd38 	bl	80018e8 <HAL_GetTick>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	1ad3      	subs	r3, r2, r3
 8003e7e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003e82:	d90d      	bls.n	8003ea0 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	22ff      	movs	r2, #255	@ 0xff
 8003e8a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2203      	movs	r2, #3
 8003e90:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8003e9c:	2303      	movs	r3, #3
 8003e9e:	e077      	b.n	8003f90 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	68db      	ldr	r3, [r3, #12]
 8003ea6:	f003 0304 	and.w	r3, r3, #4
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d1e2      	bne.n	8003e74 <HAL_RTCEx_SetWakeUpTimer_IT+0x50>
      }
    }
  }
  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	689a      	ldr	r2, [r3, #8]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ebc:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	b2da      	uxtb	r2, r3
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8003ece:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003ed0:	f7fd fd0a 	bl	80018e8 <HAL_GetTick>
 8003ed4:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8003ed6:	e015      	b.n	8003f04 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003ed8:	f7fd fd06 	bl	80018e8 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003ee6:	d90d      	bls.n	8003f04 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	22ff      	movs	r2, #255	@ 0xff
 8003eee:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2203      	movs	r2, #3
 8003ef4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8003f00:	2303      	movs	r3, #3
 8003f02:	e045      	b.n	8003f90 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	68db      	ldr	r3, [r3, #12]
 8003f0a:	f003 0304 	and.w	r3, r3, #4
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d0e2      	beq.n	8003ed8 <HAL_RTCEx_SetWakeUpTimer_IT+0xb4>
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	68ba      	ldr	r2, [r7, #8]
 8003f18:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	689a      	ldr	r2, [r3, #8]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f022 0207 	bic.w	r2, r2, #7
 8003f28:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	6899      	ldr	r1, [r3, #8]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	430a      	orrs	r2, r1
 8003f38:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8003f3a:	4b17      	ldr	r3, [pc, #92]	@ (8003f98 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8003f3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f40:	4a15      	ldr	r2, [pc, #84]	@ (8003f98 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8003f42:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003f46:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8003f4a:	4b13      	ldr	r3, [pc, #76]	@ (8003f98 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a12      	ldr	r2, [pc, #72]	@ (8003f98 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8003f50:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003f54:	6013      	str	r3, [r2, #0]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	689a      	ldr	r2, [r3, #8]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003f64:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	689a      	ldr	r2, [r3, #8]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003f74:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	22ff      	movs	r2, #255	@ 0xff
 8003f7c:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2201      	movs	r2, #1
 8003f82:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003f8e:	2300      	movs	r3, #0
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	3718      	adds	r7, #24
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	58000800 	.word	0x58000800

08003f9c <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b088      	sub	sp, #32
 8003fa0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8003fa6:	f107 0308 	add.w	r3, r7, #8
 8003faa:	2218      	movs	r2, #24
 8003fac:	2100      	movs	r1, #0
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f001 f996 	bl	80052e0 <Osal_MemSet>
  rq.ogf = 0x3f;
 8003fb4:	233f      	movs	r3, #63	@ 0x3f
 8003fb6:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 8003fb8:	2381      	movs	r3, #129	@ 0x81
 8003fba:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8003fbc:	1dfb      	adds	r3, r7, #7
 8003fbe:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8003fc4:	f107 0308 	add.w	r3, r7, #8
 8003fc8:	2100      	movs	r1, #0
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f001 fc12 	bl	80057f4 <hci_send_req>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	da01      	bge.n	8003fda <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 8003fd6:	23ff      	movs	r3, #255	@ 0xff
 8003fd8:	e000      	b.n	8003fdc <aci_gap_set_non_discoverable+0x40>
  return status;
 8003fda:	79fb      	ldrb	r3, [r7, #7]
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3720      	adds	r7, #32
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}

08003fe4 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 8003fe4:	b5b0      	push	{r4, r5, r7, lr}
 8003fe6:	b0ce      	sub	sp, #312	@ 0x138
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	4605      	mov	r5, r0
 8003fec:	460c      	mov	r4, r1
 8003fee:	4610      	mov	r0, r2
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8003ff6:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8003ffa:	462a      	mov	r2, r5
 8003ffc:	701a      	strb	r2, [r3, #0]
 8003ffe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004002:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004006:	4622      	mov	r2, r4
 8004008:	801a      	strh	r2, [r3, #0]
 800400a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800400e:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 8004012:	4602      	mov	r2, r0
 8004014:	801a      	strh	r2, [r3, #0]
 8004016:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800401a:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800401e:	460a      	mov	r2, r1
 8004020:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 8004022:	f107 0310 	add.w	r3, r7, #16
 8004026:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800402a:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800402e:	3308      	adds	r3, #8
 8004030:	f107 0210 	add.w	r2, r7, #16
 8004034:	4413      	add	r3, r2
 8004036:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800403a:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800403e:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8004042:	4413      	add	r3, r2
 8004044:	3309      	adds	r3, #9
 8004046:	f107 0210 	add.w	r2, r7, #16
 800404a:	4413      	add	r3, r2
 800404c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004050:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004054:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8004058:	2200      	movs	r2, #0
 800405a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800405c:	2300      	movs	r3, #0
 800405e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 8004062:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004066:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800406a:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800406e:	7812      	ldrb	r2, [r2, #0]
 8004070:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8004072:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004076:	3301      	adds	r3, #1
 8004078:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 800407c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004080:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8004084:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8004088:	8812      	ldrh	r2, [r2, #0]
 800408a:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800408e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004092:	3302      	adds	r3, #2
 8004094:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 8004098:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800409c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80040a0:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 80040a4:	8812      	ldrh	r2, [r2, #0]
 80040a6:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 80040aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80040ae:	3302      	adds	r3, #2
 80040b0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 80040b4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80040b8:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80040bc:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 80040c0:	7812      	ldrb	r2, [r2, #0]
 80040c2:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80040c4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80040c8:	3301      	adds	r3, #1
 80040ca:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 80040ce:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80040d2:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 80040d6:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 80040d8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80040dc:	3301      	adds	r3, #1
 80040de:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 80040e2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80040e6:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 80040ea:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 80040ec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80040f0:	3301      	adds	r3, #1
 80040f2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 80040f6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80040fa:	3308      	adds	r3, #8
 80040fc:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8004100:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 8004104:	4618      	mov	r0, r3
 8004106:	f001 f8db 	bl	80052c0 <Osal_MemCpy>
    index_input += Local_Name_Length;
 800410a:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800410e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8004112:	4413      	add	r3, r2
 8004114:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 8004118:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800411c:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8004120:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8004122:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004126:	3301      	adds	r3, #1
 8004128:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 800412c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004130:	3301      	adds	r3, #1
 8004132:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8004136:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800413a:	4618      	mov	r0, r3
 800413c:	f001 f8c0 	bl	80052c0 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 8004140:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8004144:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8004148:	4413      	add	r3, r2
 800414a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 800414e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004152:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8004156:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8004158:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800415c:	3302      	adds	r3, #2
 800415e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 8004162:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004166:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 800416a:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800416c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004170:	3302      	adds	r3, #2
 8004172:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004176:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800417a:	2218      	movs	r2, #24
 800417c:	2100      	movs	r1, #0
 800417e:	4618      	mov	r0, r3
 8004180:	f001 f8ae 	bl	80052e0 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004184:	233f      	movs	r3, #63	@ 0x3f
 8004186:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 800418a:	2383      	movs	r3, #131	@ 0x83
 800418c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004190:	f107 0310 	add.w	r3, r7, #16
 8004194:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004198:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800419c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80041a0:	f107 030f 	add.w	r3, r7, #15
 80041a4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80041a8:	2301      	movs	r3, #1
 80041aa:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80041ae:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80041b2:	2100      	movs	r1, #0
 80041b4:	4618      	mov	r0, r3
 80041b6:	f001 fb1d 	bl	80057f4 <hci_send_req>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	da01      	bge.n	80041c4 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 80041c0:	23ff      	movs	r3, #255	@ 0xff
 80041c2:	e004      	b.n	80041ce <aci_gap_set_discoverable+0x1ea>
  return status;
 80041c4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80041c8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80041cc:	781b      	ldrb	r3, [r3, #0]
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bdb0      	pop	{r4, r5, r7, pc}

080041d8 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b0cc      	sub	sp, #304	@ 0x130
 80041dc:	af00      	add	r7, sp, #0
 80041de:	4602      	mov	r2, r0
 80041e0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80041e4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80041e8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 80041ea:	f107 0310 	add.w	r3, r7, #16
 80041ee:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80041f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80041f6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80041fa:	2200      	movs	r2, #0
 80041fc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80041fe:	2300      	movs	r3, #0
 8004200:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 8004204:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004208:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800420c:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8004210:	7812      	ldrb	r2, [r2, #0]
 8004212:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8004214:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004218:	3301      	adds	r3, #1
 800421a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800421e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004222:	2218      	movs	r2, #24
 8004224:	2100      	movs	r1, #0
 8004226:	4618      	mov	r0, r3
 8004228:	f001 f85a 	bl	80052e0 <Osal_MemSet>
  rq.ogf = 0x3f;
 800422c:	233f      	movs	r3, #63	@ 0x3f
 800422e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 8004232:	2385      	movs	r3, #133	@ 0x85
 8004234:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004238:	f107 0310 	add.w	r3, r7, #16
 800423c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004240:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004244:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004248:	f107 030f 	add.w	r3, r7, #15
 800424c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8004250:	2301      	movs	r3, #1
 8004252:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004256:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800425a:	2100      	movs	r1, #0
 800425c:	4618      	mov	r0, r3
 800425e:	f001 fac9 	bl	80057f4 <hci_send_req>
 8004262:	4603      	mov	r3, r0
 8004264:	2b00      	cmp	r3, #0
 8004266:	da01      	bge.n	800426c <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 8004268:	23ff      	movs	r3, #255	@ 0xff
 800426a:	e004      	b.n	8004276 <aci_gap_set_io_capability+0x9e>
  return status;
 800426c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004270:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004274:	781b      	ldrb	r3, [r3, #0]
}
 8004276:	4618      	mov	r0, r3
 8004278:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}

08004280 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 8004280:	b5b0      	push	{r4, r5, r7, lr}
 8004282:	b0cc      	sub	sp, #304	@ 0x130
 8004284:	af00      	add	r7, sp, #0
 8004286:	4605      	mov	r5, r0
 8004288:	460c      	mov	r4, r1
 800428a:	4610      	mov	r0, r2
 800428c:	4619      	mov	r1, r3
 800428e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004292:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8004296:	462a      	mov	r2, r5
 8004298:	701a      	strb	r2, [r3, #0]
 800429a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800429e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80042a2:	4622      	mov	r2, r4
 80042a4:	701a      	strb	r2, [r3, #0]
 80042a6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80042aa:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80042ae:	4602      	mov	r2, r0
 80042b0:	701a      	strb	r2, [r3, #0]
 80042b2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80042b6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80042ba:	460a      	mov	r2, r1
 80042bc:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 80042be:	f107 0310 	add.w	r3, r7, #16
 80042c2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80042c6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80042ca:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80042ce:	2200      	movs	r2, #0
 80042d0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80042d2:	2300      	movs	r3, #0
 80042d4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 80042d8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80042dc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80042e0:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80042e4:	7812      	ldrb	r2, [r2, #0]
 80042e6:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80042e8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80042ec:	3301      	adds	r3, #1
 80042ee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 80042f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80042f6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80042fa:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80042fe:	7812      	ldrb	r2, [r2, #0]
 8004300:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8004302:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004306:	3301      	adds	r3, #1
 8004308:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 800430c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004310:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004314:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8004318:	7812      	ldrb	r2, [r2, #0]
 800431a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800431c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004320:	3301      	adds	r3, #1
 8004322:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 8004326:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800432a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800432e:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8004332:	7812      	ldrb	r2, [r2, #0]
 8004334:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 8004336:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800433a:	3301      	adds	r3, #1
 800433c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 8004340:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004344:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 8004348:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800434a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800434e:	3301      	adds	r3, #1
 8004350:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 8004354:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004358:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 800435c:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800435e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004362:	3301      	adds	r3, #1
 8004364:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 8004368:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800436c:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 8004370:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8004372:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004376:	3301      	adds	r3, #1
 8004378:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 800437c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004380:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8004384:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 8004388:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800438c:	3304      	adds	r3, #4
 800438e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 8004392:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004396:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800439a:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800439c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80043a0:	3301      	adds	r3, #1
 80043a2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80043a6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80043aa:	2218      	movs	r2, #24
 80043ac:	2100      	movs	r1, #0
 80043ae:	4618      	mov	r0, r3
 80043b0:	f000 ff96 	bl	80052e0 <Osal_MemSet>
  rq.ogf = 0x3f;
 80043b4:	233f      	movs	r3, #63	@ 0x3f
 80043b6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 80043ba:	2386      	movs	r3, #134	@ 0x86
 80043bc:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80043c0:	f107 0310 	add.w	r3, r7, #16
 80043c4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80043c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80043cc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80043d0:	f107 030f 	add.w	r3, r7, #15
 80043d4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80043d8:	2301      	movs	r3, #1
 80043da:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80043de:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80043e2:	2100      	movs	r1, #0
 80043e4:	4618      	mov	r0, r3
 80043e6:	f001 fa05 	bl	80057f4 <hci_send_req>
 80043ea:	4603      	mov	r3, r0
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	da01      	bge.n	80043f4 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 80043f0:	23ff      	movs	r3, #255	@ 0xff
 80043f2:	e004      	b.n	80043fe <aci_gap_set_authentication_requirement+0x17e>
  return status;
 80043f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80043f8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80043fc:	781b      	ldrb	r3, [r3, #0]
}
 80043fe:	4618      	mov	r0, r3
 8004400:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004404:	46bd      	mov	sp, r7
 8004406:	bdb0      	pop	{r4, r5, r7, pc}

08004408 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b0cc      	sub	sp, #304	@ 0x130
 800440c:	af00      	add	r7, sp, #0
 800440e:	4602      	mov	r2, r0
 8004410:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004414:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004418:	6019      	str	r1, [r3, #0]
 800441a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800441e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004422:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 8004424:	f107 0310 	add.w	r3, r7, #16
 8004428:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800442c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004430:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004434:	2200      	movs	r2, #0
 8004436:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004438:	2300      	movs	r3, #0
 800443a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800443e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004442:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004446:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800444a:	8812      	ldrh	r2, [r2, #0]
 800444c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800444e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004452:	3302      	adds	r3, #2
 8004454:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 8004458:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800445c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004460:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8004464:	6812      	ldr	r2, [r2, #0]
 8004466:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 800446a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800446e:	3304      	adds	r3, #4
 8004470:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004474:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004478:	2218      	movs	r2, #24
 800447a:	2100      	movs	r1, #0
 800447c:	4618      	mov	r0, r3
 800447e:	f000 ff2f 	bl	80052e0 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004482:	233f      	movs	r3, #63	@ 0x3f
 8004484:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 8004488:	2388      	movs	r3, #136	@ 0x88
 800448a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800448e:	f107 0310 	add.w	r3, r7, #16
 8004492:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004496:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800449a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800449e:	f107 030f 	add.w	r3, r7, #15
 80044a2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80044a6:	2301      	movs	r3, #1
 80044a8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80044ac:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80044b0:	2100      	movs	r1, #0
 80044b2:	4618      	mov	r0, r3
 80044b4:	f001 f99e 	bl	80057f4 <hci_send_req>
 80044b8:	4603      	mov	r3, r0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	da01      	bge.n	80044c2 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 80044be:	23ff      	movs	r3, #255	@ 0xff
 80044c0:	e004      	b.n	80044cc <aci_gap_pass_key_resp+0xc4>
  return status;
 80044c2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80044c6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80044ca:	781b      	ldrb	r3, [r3, #0]
}
 80044cc:	4618      	mov	r0, r3
 80044ce:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}

080044d6 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 80044d6:	b590      	push	{r4, r7, lr}
 80044d8:	b0cd      	sub	sp, #308	@ 0x134
 80044da:	af00      	add	r7, sp, #0
 80044dc:	4604      	mov	r4, r0
 80044de:	4608      	mov	r0, r1
 80044e0:	4611      	mov	r1, r2
 80044e2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80044e6:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 80044ea:	6013      	str	r3, [r2, #0]
 80044ec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80044f0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80044f4:	4622      	mov	r2, r4
 80044f6:	701a      	strb	r2, [r3, #0]
 80044f8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80044fc:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004500:	4602      	mov	r2, r0
 8004502:	701a      	strb	r2, [r3, #0]
 8004504:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004508:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800450c:	460a      	mov	r2, r1
 800450e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8004510:	f107 0310 	add.w	r3, r7, #16
 8004514:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8004518:	f107 0308 	add.w	r3, r7, #8
 800451c:	2207      	movs	r2, #7
 800451e:	2100      	movs	r1, #0
 8004520:	4618      	mov	r0, r3
 8004522:	f000 fedd 	bl	80052e0 <Osal_MemSet>
  int index_input = 0;
 8004526:	2300      	movs	r3, #0
 8004528:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 800452c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004530:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004534:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8004538:	7812      	ldrb	r2, [r2, #0]
 800453a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800453c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004540:	3301      	adds	r3, #1
 8004542:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 8004546:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800454a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800454e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8004552:	7812      	ldrb	r2, [r2, #0]
 8004554:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8004556:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800455a:	3301      	adds	r3, #1
 800455c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 8004560:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004564:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004568:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800456c:	7812      	ldrb	r2, [r2, #0]
 800456e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8004570:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004574:	3301      	adds	r3, #1
 8004576:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800457a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800457e:	2218      	movs	r2, #24
 8004580:	2100      	movs	r1, #0
 8004582:	4618      	mov	r0, r3
 8004584:	f000 feac 	bl	80052e0 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004588:	233f      	movs	r3, #63	@ 0x3f
 800458a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 800458e:	238a      	movs	r3, #138	@ 0x8a
 8004590:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004594:	f107 0310 	add.w	r3, r7, #16
 8004598:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800459c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80045a0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 80045a4:	f107 0308 	add.w	r3, r7, #8
 80045a8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 80045ac:	2307      	movs	r3, #7
 80045ae:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80045b2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80045b6:	2100      	movs	r1, #0
 80045b8:	4618      	mov	r0, r3
 80045ba:	f001 f91b 	bl	80057f4 <hci_send_req>
 80045be:	4603      	mov	r3, r0
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	da01      	bge.n	80045c8 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 80045c4:	23ff      	movs	r3, #255	@ 0xff
 80045c6:	e02e      	b.n	8004626 <aci_gap_init+0x150>
  if ( resp.Status )
 80045c8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80045cc:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80045d0:	781b      	ldrb	r3, [r3, #0]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d005      	beq.n	80045e2 <aci_gap_init+0x10c>
    return resp.Status;
 80045d6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80045da:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	e021      	b.n	8004626 <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 80045e2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80045e6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80045ea:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80045ee:	b29a      	uxth	r2, r3
 80045f0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80045f4:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 80045fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004600:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004604:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8004608:	b29a      	uxth	r2, r3
 800460a:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800460e:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8004610:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004614:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004618:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800461c:	b29a      	uxth	r2, r3
 800461e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004622:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8004624:	2300      	movs	r3, #0
}
 8004626:	4618      	mov	r0, r3
 8004628:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800462c:	46bd      	mov	sp, r7
 800462e:	bd90      	pop	{r4, r7, pc}

08004630 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b0cc      	sub	sp, #304	@ 0x130
 8004634:	af00      	add	r7, sp, #0
 8004636:	4602      	mov	r2, r0
 8004638:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800463c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004640:	6019      	str	r1, [r3, #0]
 8004642:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004646:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800464a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800464c:	f107 0310 	add.w	r3, r7, #16
 8004650:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004654:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004658:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800465c:	2200      	movs	r2, #0
 800465e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004660:	2300      	movs	r3, #0
 8004662:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 8004666:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800466a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800466e:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8004672:	7812      	ldrb	r2, [r2, #0]
 8004674:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8004676:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800467a:	3301      	adds	r3, #1
 800467c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8004680:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004684:	1c58      	adds	r0, r3, #1
 8004686:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800468a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800468e:	781a      	ldrb	r2, [r3, #0]
 8004690:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004694:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004698:	6819      	ldr	r1, [r3, #0]
 800469a:	f000 fe11 	bl	80052c0 <Osal_MemCpy>
  index_input += AdvDataLen;
 800469e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80046a2:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80046a6:	781b      	ldrb	r3, [r3, #0]
 80046a8:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80046ac:	4413      	add	r3, r2
 80046ae:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80046b2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80046b6:	2218      	movs	r2, #24
 80046b8:	2100      	movs	r1, #0
 80046ba:	4618      	mov	r0, r3
 80046bc:	f000 fe10 	bl	80052e0 <Osal_MemSet>
  rq.ogf = 0x3f;
 80046c0:	233f      	movs	r3, #63	@ 0x3f
 80046c2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 80046c6:	238e      	movs	r3, #142	@ 0x8e
 80046c8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80046cc:	f107 0310 	add.w	r3, r7, #16
 80046d0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80046d4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80046d8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80046dc:	f107 030f 	add.w	r3, r7, #15
 80046e0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80046e4:	2301      	movs	r3, #1
 80046e6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80046ea:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80046ee:	2100      	movs	r1, #0
 80046f0:	4618      	mov	r0, r3
 80046f2:	f001 f87f 	bl	80057f4 <hci_send_req>
 80046f6:	4603      	mov	r3, r0
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	da01      	bge.n	8004700 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 80046fc:	23ff      	movs	r3, #255	@ 0xff
 80046fe:	e004      	b.n	800470a <aci_gap_update_adv_data+0xda>
  return status;
 8004700:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004704:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004708:	781b      	ldrb	r3, [r3, #0]
}
 800470a:	4618      	mov	r0, r3
 800470c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}

08004714 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b088      	sub	sp, #32
 8004718:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800471a:	2300      	movs	r3, #0
 800471c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800471e:	f107 0308 	add.w	r3, r7, #8
 8004722:	2218      	movs	r2, #24
 8004724:	2100      	movs	r1, #0
 8004726:	4618      	mov	r0, r3
 8004728:	f000 fdda 	bl	80052e0 <Osal_MemSet>
  rq.ogf = 0x3f;
 800472c:	233f      	movs	r3, #63	@ 0x3f
 800472e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 8004730:	2392      	movs	r3, #146	@ 0x92
 8004732:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8004734:	1dfb      	adds	r3, r7, #7
 8004736:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8004738:	2301      	movs	r3, #1
 800473a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800473c:	f107 0308 	add.w	r3, r7, #8
 8004740:	2100      	movs	r1, #0
 8004742:	4618      	mov	r0, r3
 8004744:	f001 f856 	bl	80057f4 <hci_send_req>
 8004748:	4603      	mov	r3, r0
 800474a:	2b00      	cmp	r3, #0
 800474c:	da01      	bge.n	8004752 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 800474e:	23ff      	movs	r3, #255	@ 0xff
 8004750:	e000      	b.n	8004754 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 8004752:	79fb      	ldrb	r3, [r7, #7]
}
 8004754:	4618      	mov	r0, r3
 8004756:	3720      	adds	r7, #32
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b0cc      	sub	sp, #304	@ 0x130
 8004760:	af00      	add	r7, sp, #0
 8004762:	4602      	mov	r2, r0
 8004764:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004768:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800476c:	801a      	strh	r2, [r3, #0]
 800476e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004772:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8004776:	460a      	mov	r2, r1
 8004778:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 800477a:	f107 0310 	add.w	r3, r7, #16
 800477e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004782:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004786:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800478a:	2200      	movs	r2, #0
 800478c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800478e:	2300      	movs	r3, #0
 8004790:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8004794:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004798:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800479c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80047a0:	8812      	ldrh	r2, [r2, #0]
 80047a2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80047a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80047a8:	3302      	adds	r3, #2
 80047aa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 80047ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80047b2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80047b6:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 80047ba:	7812      	ldrb	r2, [r2, #0]
 80047bc:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80047be:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80047c2:	3301      	adds	r3, #1
 80047c4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80047c8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80047cc:	2218      	movs	r2, #24
 80047ce:	2100      	movs	r1, #0
 80047d0:	4618      	mov	r0, r3
 80047d2:	f000 fd85 	bl	80052e0 <Osal_MemSet>
  rq.ogf = 0x3f;
 80047d6:	233f      	movs	r3, #63	@ 0x3f
 80047d8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 80047dc:	23a5      	movs	r3, #165	@ 0xa5
 80047de:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80047e2:	f107 0310 	add.w	r3, r7, #16
 80047e6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80047ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80047ee:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80047f2:	f107 030f 	add.w	r3, r7, #15
 80047f6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80047fa:	2301      	movs	r3, #1
 80047fc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004800:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004804:	2100      	movs	r1, #0
 8004806:	4618      	mov	r0, r3
 8004808:	f000 fff4 	bl	80057f4 <hci_send_req>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	da01      	bge.n	8004816 <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 8004812:	23ff      	movs	r3, #255	@ 0xff
 8004814:	e004      	b.n	8004820 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 8004816:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800481a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800481e:	781b      	ldrb	r3, [r3, #0]
}
 8004820:	4618      	mov	r0, r3
 8004822:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}

0800482a <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 800482a:	b580      	push	{r7, lr}
 800482c:	b088      	sub	sp, #32
 800482e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8004830:	2300      	movs	r3, #0
 8004832:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004834:	f107 0308 	add.w	r3, r7, #8
 8004838:	2218      	movs	r2, #24
 800483a:	2100      	movs	r1, #0
 800483c:	4618      	mov	r0, r3
 800483e:	f000 fd4f 	bl	80052e0 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004842:	233f      	movs	r3, #63	@ 0x3f
 8004844:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 8004846:	f240 1301 	movw	r3, #257	@ 0x101
 800484a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800484c:	1dfb      	adds	r3, r7, #7
 800484e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8004850:	2301      	movs	r3, #1
 8004852:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004854:	f107 0308 	add.w	r3, r7, #8
 8004858:	2100      	movs	r1, #0
 800485a:	4618      	mov	r0, r3
 800485c:	f000 ffca 	bl	80057f4 <hci_send_req>
 8004860:	4603      	mov	r3, r0
 8004862:	2b00      	cmp	r3, #0
 8004864:	da01      	bge.n	800486a <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 8004866:	23ff      	movs	r3, #255	@ 0xff
 8004868:	e000      	b.n	800486c <aci_gatt_init+0x42>
  return status;
 800486a:	79fb      	ldrb	r3, [r7, #7]
}
 800486c:	4618      	mov	r0, r3
 800486e:	3720      	adds	r7, #32
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}

08004874 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 8004874:	b590      	push	{r4, r7, lr}
 8004876:	b0cf      	sub	sp, #316	@ 0x13c
 8004878:	af00      	add	r7, sp, #0
 800487a:	4604      	mov	r4, r0
 800487c:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8004880:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8004884:	6001      	str	r1, [r0, #0]
 8004886:	4610      	mov	r0, r2
 8004888:	4619      	mov	r1, r3
 800488a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800488e:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8004892:	4622      	mov	r2, r4
 8004894:	701a      	strb	r2, [r3, #0]
 8004896:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800489a:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800489e:	4602      	mov	r2, r0
 80048a0:	701a      	strb	r2, [r3, #0]
 80048a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80048a6:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80048aa:	460a      	mov	r2, r1
 80048ac:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 80048ae:	f107 0310 	add.w	r3, r7, #16
 80048b2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 80048b6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80048ba:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 80048be:	781b      	ldrb	r3, [r3, #0]
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d00a      	beq.n	80048da <aci_gatt_add_service+0x66>
 80048c4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80048c8:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 80048cc:	781b      	ldrb	r3, [r3, #0]
 80048ce:	2b02      	cmp	r3, #2
 80048d0:	d101      	bne.n	80048d6 <aci_gatt_add_service+0x62>
 80048d2:	2311      	movs	r3, #17
 80048d4:	e002      	b.n	80048dc <aci_gatt_add_service+0x68>
 80048d6:	2301      	movs	r3, #1
 80048d8:	e000      	b.n	80048dc <aci_gatt_add_service+0x68>
 80048da:	2303      	movs	r3, #3
 80048dc:	f107 0210 	add.w	r2, r7, #16
 80048e0:	4413      	add	r3, r2
 80048e2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 80048e6:	f107 030c 	add.w	r3, r7, #12
 80048ea:	2203      	movs	r2, #3
 80048ec:	2100      	movs	r1, #0
 80048ee:	4618      	mov	r0, r3
 80048f0:	f000 fcf6 	bl	80052e0 <Osal_MemSet>
  int index_input = 0;
 80048f4:	2300      	movs	r3, #0
 80048f6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 80048fa:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80048fe:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8004902:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8004906:	7812      	ldrb	r2, [r2, #0]
 8004908:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800490a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800490e:	3301      	adds	r3, #1
 8004910:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8004914:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004918:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	2b01      	cmp	r3, #1
 8004920:	d002      	beq.n	8004928 <aci_gatt_add_service+0xb4>
 8004922:	2b02      	cmp	r3, #2
 8004924:	d004      	beq.n	8004930 <aci_gatt_add_service+0xbc>
 8004926:	e007      	b.n	8004938 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 8004928:	2302      	movs	r3, #2
 800492a:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800492e:	e005      	b.n	800493c <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 8004930:	2310      	movs	r3, #16
 8004932:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8004936:	e001      	b.n	800493c <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 8004938:	2397      	movs	r3, #151	@ 0x97
 800493a:	e06c      	b.n	8004a16 <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 800493c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004940:	1c58      	adds	r0, r3, #1
 8004942:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 8004946:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800494a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800494e:	6819      	ldr	r1, [r3, #0]
 8004950:	f000 fcb6 	bl	80052c0 <Osal_MemCpy>
    index_input += size;
 8004954:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8004958:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800495c:	4413      	add	r3, r2
 800495e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 8004962:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004966:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800496a:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800496e:	7812      	ldrb	r2, [r2, #0]
 8004970:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8004972:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004976:	3301      	adds	r3, #1
 8004978:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 800497c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004980:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8004984:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8004988:	7812      	ldrb	r2, [r2, #0]
 800498a:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800498c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004990:	3301      	adds	r3, #1
 8004992:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004996:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800499a:	2218      	movs	r2, #24
 800499c:	2100      	movs	r1, #0
 800499e:	4618      	mov	r0, r3
 80049a0:	f000 fc9e 	bl	80052e0 <Osal_MemSet>
  rq.ogf = 0x3f;
 80049a4:	233f      	movs	r3, #63	@ 0x3f
 80049a6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 80049aa:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80049ae:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80049b2:	f107 0310 	add.w	r3, r7, #16
 80049b6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80049ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80049be:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 80049c2:	f107 030c 	add.w	r3, r7, #12
 80049c6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 80049ca:	2303      	movs	r3, #3
 80049cc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80049d0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80049d4:	2100      	movs	r1, #0
 80049d6:	4618      	mov	r0, r3
 80049d8:	f000 ff0c 	bl	80057f4 <hci_send_req>
 80049dc:	4603      	mov	r3, r0
 80049de:	2b00      	cmp	r3, #0
 80049e0:	da01      	bge.n	80049e6 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 80049e2:	23ff      	movs	r3, #255	@ 0xff
 80049e4:	e017      	b.n	8004a16 <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 80049e6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80049ea:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80049ee:	781b      	ldrb	r3, [r3, #0]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d005      	beq.n	8004a00 <aci_gatt_add_service+0x18c>
    return resp.Status;
 80049f4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80049f8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80049fc:	781b      	ldrb	r3, [r3, #0]
 80049fe:	e00a      	b.n	8004a16 <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 8004a00:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004a04:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004a08:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8004a0c:	b29a      	uxth	r2, r3
 8004a0e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8004a12:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8004a14:	2300      	movs	r3, #0
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd90      	pop	{r4, r7, pc}

08004a20 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 8004a20:	b590      	push	{r4, r7, lr}
 8004a22:	b0d1      	sub	sp, #324	@ 0x144
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	4604      	mov	r4, r0
 8004a28:	4608      	mov	r0, r1
 8004a2a:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8004a2e:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8004a32:	600a      	str	r2, [r1, #0]
 8004a34:	4619      	mov	r1, r3
 8004a36:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004a3a:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8004a3e:	4622      	mov	r2, r4
 8004a40:	801a      	strh	r2, [r3, #0]
 8004a42:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004a46:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	701a      	strb	r2, [r3, #0]
 8004a4e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004a52:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 8004a56:	460a      	mov	r2, r1
 8004a58:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 8004a5a:	f107 0318 	add.w	r3, r7, #24
 8004a5e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8004a62:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004a66:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8004a6a:	781b      	ldrb	r3, [r3, #0]
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d00a      	beq.n	8004a86 <aci_gatt_add_char+0x66>
 8004a70:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004a74:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8004a78:	781b      	ldrb	r3, [r3, #0]
 8004a7a:	2b02      	cmp	r3, #2
 8004a7c:	d101      	bne.n	8004a82 <aci_gatt_add_char+0x62>
 8004a7e:	2313      	movs	r3, #19
 8004a80:	e002      	b.n	8004a88 <aci_gatt_add_char+0x68>
 8004a82:	2303      	movs	r3, #3
 8004a84:	e000      	b.n	8004a88 <aci_gatt_add_char+0x68>
 8004a86:	2305      	movs	r3, #5
 8004a88:	f107 0218 	add.w	r2, r7, #24
 8004a8c:	4413      	add	r3, r2
 8004a8e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8004a92:	f107 0314 	add.w	r3, r7, #20
 8004a96:	2203      	movs	r2, #3
 8004a98:	2100      	movs	r1, #0
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f000 fc20 	bl	80052e0 <Osal_MemSet>
  int index_input = 0;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 8004aa6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8004aaa:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8004aae:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8004ab2:	8812      	ldrh	r2, [r2, #0]
 8004ab4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8004ab6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004aba:	3302      	adds	r3, #2
 8004abc:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 8004ac0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8004ac4:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8004ac8:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8004acc:	7812      	ldrb	r2, [r2, #0]
 8004ace:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8004ad0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004ad4:	3301      	adds	r3, #1
 8004ad6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 8004ada:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004ade:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8004ae2:	781b      	ldrb	r3, [r3, #0]
 8004ae4:	2b01      	cmp	r3, #1
 8004ae6:	d002      	beq.n	8004aee <aci_gatt_add_char+0xce>
 8004ae8:	2b02      	cmp	r3, #2
 8004aea:	d004      	beq.n	8004af6 <aci_gatt_add_char+0xd6>
 8004aec:	e007      	b.n	8004afe <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 8004aee:	2302      	movs	r3, #2
 8004af0:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8004af4:	e005      	b.n	8004b02 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 8004af6:	2310      	movs	r3, #16
 8004af8:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8004afc:	e001      	b.n	8004b02 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 8004afe:	2397      	movs	r3, #151	@ 0x97
 8004b00:	e091      	b.n	8004c26 <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 8004b02:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8004b06:	1cd8      	adds	r0, r3, #3
 8004b08:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8004b0c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004b10:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004b14:	6819      	ldr	r1, [r3, #0]
 8004b16:	f000 fbd3 	bl	80052c0 <Osal_MemCpy>
    index_input += size;
 8004b1a:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8004b1e:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8004b22:	4413      	add	r3, r2
 8004b24:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 8004b28:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004b2c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8004b30:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 8004b34:	8812      	ldrh	r2, [r2, #0]
 8004b36:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8004b38:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004b3c:	3302      	adds	r3, #2
 8004b3e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 8004b42:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004b46:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 8004b4a:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 8004b4c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004b50:	3301      	adds	r3, #1
 8004b52:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 8004b56:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004b5a:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8004b5e:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 8004b60:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004b64:	3301      	adds	r3, #1
 8004b66:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 8004b6a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004b6e:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 8004b72:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 8004b74:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004b78:	3301      	adds	r3, #1
 8004b7a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 8004b7e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004b82:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 8004b86:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 8004b88:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004b8c:	3301      	adds	r3, #1
 8004b8e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 8004b92:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004b96:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 8004b9a:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 8004b9c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004ba0:	3301      	adds	r3, #1
 8004ba2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004ba6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004baa:	2218      	movs	r2, #24
 8004bac:	2100      	movs	r1, #0
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f000 fb96 	bl	80052e0 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004bb4:	233f      	movs	r3, #63	@ 0x3f
 8004bb6:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 8004bba:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8004bbe:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 8004bc2:	f107 0318 	add.w	r3, r7, #24
 8004bc6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 8004bca:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004bce:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 8004bd2:	f107 0314 	add.w	r3, r7, #20
 8004bd6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 8004bda:	2303      	movs	r3, #3
 8004bdc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004be0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004be4:	2100      	movs	r1, #0
 8004be6:	4618      	mov	r0, r3
 8004be8:	f000 fe04 	bl	80057f4 <hci_send_req>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	da01      	bge.n	8004bf6 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 8004bf2:	23ff      	movs	r3, #255	@ 0xff
 8004bf4:	e017      	b.n	8004c26 <aci_gatt_add_char+0x206>
  if ( resp.Status )
 8004bf6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004bfa:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004bfe:	781b      	ldrb	r3, [r3, #0]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d005      	beq.n	8004c10 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 8004c04:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004c08:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004c0c:	781b      	ldrb	r3, [r3, #0]
 8004c0e:	e00a      	b.n	8004c26 <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 8004c10:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004c14:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004c18:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8004c1c:	b29a      	uxth	r2, r3
 8004c1e:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8004c22:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8004c24:	2300      	movs	r3, #0
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd90      	pop	{r4, r7, pc}

08004c30 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 8004c30:	b5b0      	push	{r4, r5, r7, lr}
 8004c32:	b0cc      	sub	sp, #304	@ 0x130
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	4605      	mov	r5, r0
 8004c38:	460c      	mov	r4, r1
 8004c3a:	4610      	mov	r0, r2
 8004c3c:	4619      	mov	r1, r3
 8004c3e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004c42:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004c46:	462a      	mov	r2, r5
 8004c48:	801a      	strh	r2, [r3, #0]
 8004c4a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004c4e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004c52:	4622      	mov	r2, r4
 8004c54:	801a      	strh	r2, [r3, #0]
 8004c56:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004c5a:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 8004c5e:	4602      	mov	r2, r0
 8004c60:	701a      	strb	r2, [r3, #0]
 8004c62:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004c66:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8004c6a:	460a      	mov	r2, r1
 8004c6c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 8004c6e:	f107 0310 	add.w	r3, r7, #16
 8004c72:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004c76:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004c7a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004c7e:	2200      	movs	r2, #0
 8004c80:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004c82:	2300      	movs	r3, #0
 8004c84:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 8004c88:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004c8c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004c90:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8004c94:	8812      	ldrh	r2, [r2, #0]
 8004c96:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8004c98:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004c9c:	3302      	adds	r3, #2
 8004c9e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 8004ca2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004ca6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004caa:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8004cae:	8812      	ldrh	r2, [r2, #0]
 8004cb0:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8004cb2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004cb6:	3302      	adds	r3, #2
 8004cb8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 8004cbc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004cc0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004cc4:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 8004cc8:	7812      	ldrb	r2, [r2, #0]
 8004cca:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8004ccc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004cd0:	3301      	adds	r3, #1
 8004cd2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 8004cd6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004cda:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004cde:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 8004ce2:	7812      	ldrb	r2, [r2, #0]
 8004ce4:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8004ce6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004cea:	3301      	adds	r3, #1
 8004cec:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8004cf0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004cf4:	1d98      	adds	r0, r3, #6
 8004cf6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004cfa:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	461a      	mov	r2, r3
 8004d02:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8004d06:	f000 fadb 	bl	80052c0 <Osal_MemCpy>
  index_input += Char_Value_Length;
 8004d0a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004d0e:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8004d12:	781b      	ldrb	r3, [r3, #0]
 8004d14:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8004d18:	4413      	add	r3, r2
 8004d1a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004d1e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004d22:	2218      	movs	r2, #24
 8004d24:	2100      	movs	r1, #0
 8004d26:	4618      	mov	r0, r3
 8004d28:	f000 fada 	bl	80052e0 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004d2c:	233f      	movs	r3, #63	@ 0x3f
 8004d2e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 8004d32:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8004d36:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004d3a:	f107 0310 	add.w	r3, r7, #16
 8004d3e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004d42:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004d46:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004d4a:	f107 030f 	add.w	r3, r7, #15
 8004d4e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8004d52:	2301      	movs	r3, #1
 8004d54:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004d58:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004d5c:	2100      	movs	r1, #0
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f000 fd48 	bl	80057f4 <hci_send_req>
 8004d64:	4603      	mov	r3, r0
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	da01      	bge.n	8004d6e <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 8004d6a:	23ff      	movs	r3, #255	@ 0xff
 8004d6c:	e004      	b.n	8004d78 <aci_gatt_update_char_value+0x148>
  return status;
 8004d6e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004d72:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004d76:	781b      	ldrb	r3, [r3, #0]
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bdb0      	pop	{r4, r5, r7, pc}

08004d82 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 8004d82:	b580      	push	{r7, lr}
 8004d84:	b0cc      	sub	sp, #304	@ 0x130
 8004d86:	af00      	add	r7, sp, #0
 8004d88:	4602      	mov	r2, r0
 8004d8a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004d8e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004d92:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 8004d94:	f107 0310 	add.w	r3, r7, #16
 8004d98:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004d9c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004da0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004da4:	2200      	movs	r2, #0
 8004da6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004da8:	2300      	movs	r3, #0
 8004daa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8004dae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004db2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004db6:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8004dba:	8812      	ldrh	r2, [r2, #0]
 8004dbc:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8004dbe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004dc2:	3302      	adds	r3, #2
 8004dc4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004dc8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004dcc:	2218      	movs	r2, #24
 8004dce:	2100      	movs	r1, #0
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f000 fa85 	bl	80052e0 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004dd6:	233f      	movs	r3, #63	@ 0x3f
 8004dd8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 8004ddc:	f240 1325 	movw	r3, #293	@ 0x125
 8004de0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004de4:	f107 0310 	add.w	r3, r7, #16
 8004de8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004dec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004df0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004df4:	f107 030f 	add.w	r3, r7, #15
 8004df8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004e02:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004e06:	2100      	movs	r1, #0
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f000 fcf3 	bl	80057f4 <hci_send_req>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	da01      	bge.n	8004e18 <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 8004e14:	23ff      	movs	r3, #255	@ 0xff
 8004e16:	e004      	b.n	8004e22 <aci_gatt_confirm_indication+0xa0>
  return status;
 8004e18:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004e1c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004e20:	781b      	ldrb	r3, [r3, #0]
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b0cc      	sub	sp, #304	@ 0x130
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004e36:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004e3a:	601a      	str	r2, [r3, #0]
 8004e3c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004e40:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8004e44:	4602      	mov	r2, r0
 8004e46:	701a      	strb	r2, [r3, #0]
 8004e48:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004e4c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004e50:	460a      	mov	r2, r1
 8004e52:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 8004e54:	f107 0310 	add.w	r3, r7, #16
 8004e58:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004e5c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004e60:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004e64:	2200      	movs	r2, #0
 8004e66:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 8004e6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004e72:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004e76:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8004e7a:	7812      	ldrb	r2, [r2, #0]
 8004e7c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8004e7e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004e82:	3301      	adds	r3, #1
 8004e84:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 8004e88:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004e8c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004e90:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8004e94:	7812      	ldrb	r2, [r2, #0]
 8004e96:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8004e98:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004e9c:	3301      	adds	r3, #1
 8004e9e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 8004ea2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004ea6:	1c98      	adds	r0, r3, #2
 8004ea8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004eac:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004eb0:	781a      	ldrb	r2, [r3, #0]
 8004eb2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004eb6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004eba:	6819      	ldr	r1, [r3, #0]
 8004ebc:	f000 fa00 	bl	80052c0 <Osal_MemCpy>
  index_input += Length;
 8004ec0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004ec4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004ec8:	781b      	ldrb	r3, [r3, #0]
 8004eca:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8004ece:	4413      	add	r3, r2
 8004ed0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004ed4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004ed8:	2218      	movs	r2, #24
 8004eda:	2100      	movs	r1, #0
 8004edc:	4618      	mov	r0, r3
 8004ede:	f000 f9ff 	bl	80052e0 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004ee2:	233f      	movs	r3, #63	@ 0x3f
 8004ee4:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 8004ee8:	230c      	movs	r3, #12
 8004eea:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004eee:	f107 0310 	add.w	r3, r7, #16
 8004ef2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004ef6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004efa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004efe:	f107 030f 	add.w	r3, r7, #15
 8004f02:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8004f06:	2301      	movs	r3, #1
 8004f08:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004f0c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004f10:	2100      	movs	r1, #0
 8004f12:	4618      	mov	r0, r3
 8004f14:	f000 fc6e 	bl	80057f4 <hci_send_req>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	da01      	bge.n	8004f22 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 8004f1e:	23ff      	movs	r3, #255	@ 0xff
 8004f20:	e004      	b.n	8004f2c <aci_hal_write_config_data+0x100>
  return status;
 8004f22:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004f26:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004f2a:	781b      	ldrb	r3, [r3, #0]
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}

08004f36 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 8004f36:	b580      	push	{r7, lr}
 8004f38:	b0cc      	sub	sp, #304	@ 0x130
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004f42:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8004f46:	701a      	strb	r2, [r3, #0]
 8004f48:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004f4c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8004f50:	460a      	mov	r2, r1
 8004f52:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 8004f54:	f107 0310 	add.w	r3, r7, #16
 8004f58:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8004f5c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004f60:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004f64:	2200      	movs	r2, #0
 8004f66:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8004f68:	2300      	movs	r3, #0
 8004f6a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 8004f6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004f72:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004f76:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8004f7a:	7812      	ldrb	r2, [r2, #0]
 8004f7c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8004f7e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004f82:	3301      	adds	r3, #1
 8004f84:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 8004f88:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004f8c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004f90:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8004f94:	7812      	ldrb	r2, [r2, #0]
 8004f96:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8004f98:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004f9c:	3301      	adds	r3, #1
 8004f9e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8004fa2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004fa6:	2218      	movs	r2, #24
 8004fa8:	2100      	movs	r1, #0
 8004faa:	4618      	mov	r0, r3
 8004fac:	f000 f998 	bl	80052e0 <Osal_MemSet>
  rq.ogf = 0x3f;
 8004fb0:	233f      	movs	r3, #63	@ 0x3f
 8004fb2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 8004fb6:	230f      	movs	r3, #15
 8004fb8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8004fbc:	f107 0310 	add.w	r3, r7, #16
 8004fc0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8004fc4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004fc8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8004fcc:	f107 030f 	add.w	r3, r7, #15
 8004fd0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8004fda:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004fde:	2100      	movs	r1, #0
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f000 fc07 	bl	80057f4 <hci_send_req>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	da01      	bge.n	8004ff0 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 8004fec:	23ff      	movs	r3, #255	@ 0xff
 8004fee:	e004      	b.n	8004ffa <aci_hal_set_tx_power_level+0xc4>
  return status;
 8004ff0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004ff4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8004ff8:	781b      	ldrb	r3, [r3, #0]
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b0cc      	sub	sp, #304	@ 0x130
 8005008:	af00      	add	r7, sp, #0
 800500a:	4602      	mov	r2, r0
 800500c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005010:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8005014:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 8005016:	f107 0310 	add.w	r3, r7, #16
 800501a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800501e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005022:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8005026:	2200      	movs	r2, #0
 8005028:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800502a:	2300      	movs	r3, #0
 800502c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 8005030:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005034:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005038:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800503c:	8812      	ldrh	r2, [r2, #0]
 800503e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8005040:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005044:	3302      	adds	r3, #2
 8005046:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800504a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800504e:	2218      	movs	r2, #24
 8005050:	2100      	movs	r1, #0
 8005052:	4618      	mov	r0, r3
 8005054:	f000 f944 	bl	80052e0 <Osal_MemSet>
  rq.ogf = 0x3f;
 8005058:	233f      	movs	r3, #63	@ 0x3f
 800505a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 800505e:	2318      	movs	r3, #24
 8005060:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8005064:	f107 0310 	add.w	r3, r7, #16
 8005068:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800506c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005070:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8005074:	f107 030f 	add.w	r3, r7, #15
 8005078:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800507c:	2301      	movs	r3, #1
 800507e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005082:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005086:	2100      	movs	r1, #0
 8005088:	4618      	mov	r0, r3
 800508a:	f000 fbb3 	bl	80057f4 <hci_send_req>
 800508e:	4603      	mov	r3, r0
 8005090:	2b00      	cmp	r3, #0
 8005092:	da01      	bge.n	8005098 <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 8005094:	23ff      	movs	r3, #255	@ 0xff
 8005096:	e004      	b.n	80050a2 <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 8005098:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800509c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80050a0:	781b      	ldrb	r3, [r3, #0]
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}

080050ac <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b088      	sub	sp, #32
 80050b0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80050b2:	2300      	movs	r3, #0
 80050b4:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80050b6:	f107 0308 	add.w	r3, r7, #8
 80050ba:	2218      	movs	r2, #24
 80050bc:	2100      	movs	r1, #0
 80050be:	4618      	mov	r0, r3
 80050c0:	f000 f90e 	bl	80052e0 <Osal_MemSet>
  rq.ogf = 0x03;
 80050c4:	2303      	movs	r3, #3
 80050c6:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 80050c8:	2303      	movs	r3, #3
 80050ca:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80050cc:	1dfb      	adds	r3, r7, #7
 80050ce:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80050d0:	2301      	movs	r3, #1
 80050d2:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80050d4:	f107 0308 	add.w	r3, r7, #8
 80050d8:	2100      	movs	r1, #0
 80050da:	4618      	mov	r0, r3
 80050dc:	f000 fb8a 	bl	80057f4 <hci_send_req>
 80050e0:	4603      	mov	r3, r0
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	da01      	bge.n	80050ea <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 80050e6:	23ff      	movs	r3, #255	@ 0xff
 80050e8:	e000      	b.n	80050ec <hci_reset+0x40>
  return status;
 80050ea:	79fb      	ldrb	r3, [r7, #7]
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3720      	adds	r7, #32
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}

080050f4 <hci_le_set_advertising_data>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus hci_le_set_advertising_data( uint8_t Advertising_Data_Length,
                                        const uint8_t* Advertising_Data )
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b0cc      	sub	sp, #304	@ 0x130
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	4602      	mov	r2, r0
 80050fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005100:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8005104:	6019      	str	r1, [r3, #0]
 8005106:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800510a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800510e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_advertising_data_cp0 *cp0 = (hci_le_set_advertising_data_cp0*)(cmd_buffer);
 8005110:	f107 0310 	add.w	r3, r7, #16
 8005114:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8005118:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800511c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8005120:	2200      	movs	r2, #0
 8005122:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8005124:	2300      	movs	r3, #0
 8005126:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Data_Length = Advertising_Data_Length;
 800512a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800512e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005132:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8005136:	7812      	ldrb	r2, [r2, #0]
 8005138:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800513a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800513e:	3301      	adds	r3, #1
 8005140:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Advertising_Data, (const void*)Advertising_Data, 31 );
 8005144:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005148:	1c58      	adds	r0, r3, #1
 800514a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800514e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8005152:	221f      	movs	r2, #31
 8005154:	6819      	ldr	r1, [r3, #0]
 8005156:	f000 f8b3 	bl	80052c0 <Osal_MemCpy>
  index_input += 31;
 800515a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800515e:	331f      	adds	r3, #31
 8005160:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005164:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005168:	2218      	movs	r2, #24
 800516a:	2100      	movs	r1, #0
 800516c:	4618      	mov	r0, r3
 800516e:	f000 f8b7 	bl	80052e0 <Osal_MemSet>
  rq.ogf = 0x08;
 8005172:	2308      	movs	r3, #8
 8005174:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x008;
 8005178:	2308      	movs	r3, #8
 800517a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800517e:	f107 0310 	add.w	r3, r7, #16
 8005182:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8005186:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800518a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800518e:	f107 030f 	add.w	r3, r7, #15
 8005192:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8005196:	2301      	movs	r3, #1
 8005198:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800519c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80051a0:	2100      	movs	r1, #0
 80051a2:	4618      	mov	r0, r3
 80051a4:	f000 fb26 	bl	80057f4 <hci_send_req>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	da01      	bge.n	80051b2 <hci_le_set_advertising_data+0xbe>
    return BLE_STATUS_TIMEOUT;
 80051ae:	23ff      	movs	r3, #255	@ 0xff
 80051b0:	e004      	b.n	80051bc <hci_le_set_advertising_data+0xc8>
  return status;
 80051b2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80051b6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80051ba:	781b      	ldrb	r3, [r3, #0]
}
 80051bc:	4618      	mov	r0, r3
 80051be:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}

080051c6 <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 80051c6:	b590      	push	{r4, r7, lr}
 80051c8:	b0cd      	sub	sp, #308	@ 0x134
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	4604      	mov	r4, r0
 80051ce:	4608      	mov	r0, r1
 80051d0:	4611      	mov	r1, r2
 80051d2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80051d6:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80051da:	4622      	mov	r2, r4
 80051dc:	701a      	strb	r2, [r3, #0]
 80051de:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80051e2:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80051e6:	4602      	mov	r2, r0
 80051e8:	701a      	strb	r2, [r3, #0]
 80051ea:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80051ee:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80051f2:	460a      	mov	r2, r1
 80051f4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 80051f6:	f107 0310 	add.w	r3, r7, #16
 80051fa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80051fe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005202:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8005206:	2200      	movs	r2, #0
 8005208:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800520a:	2300      	movs	r3, #0
 800520c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 8005210:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005214:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005218:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800521c:	7812      	ldrb	r2, [r2, #0]
 800521e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005220:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005224:	3301      	adds	r3, #1
 8005226:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 800522a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800522e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005232:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8005236:	7812      	ldrb	r2, [r2, #0]
 8005238:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800523a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800523e:	3301      	adds	r3, #1
 8005240:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 8005244:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005248:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800524c:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8005250:	7812      	ldrb	r2, [r2, #0]
 8005252:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8005254:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005258:	3301      	adds	r3, #1
 800525a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800525e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005262:	2218      	movs	r2, #24
 8005264:	2100      	movs	r1, #0
 8005266:	4618      	mov	r0, r3
 8005268:	f000 f83a 	bl	80052e0 <Osal_MemSet>
  rq.ogf = 0x08;
 800526c:	2308      	movs	r3, #8
 800526e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 8005272:	2331      	movs	r3, #49	@ 0x31
 8005274:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8005278:	f107 0310 	add.w	r3, r7, #16
 800527c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8005280:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005284:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8005288:	f107 030f 	add.w	r3, r7, #15
 800528c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8005290:	2301      	movs	r3, #1
 8005292:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005296:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800529a:	2100      	movs	r1, #0
 800529c:	4618      	mov	r0, r3
 800529e:	f000 faa9 	bl	80057f4 <hci_send_req>
 80052a2:	4603      	mov	r3, r0
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	da01      	bge.n	80052ac <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 80052a8:	23ff      	movs	r3, #255	@ 0xff
 80052aa:	e004      	b.n	80052b6 <hci_le_set_default_phy+0xf0>
  return status;
 80052ac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80052b0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80052b4:	781b      	ldrb	r3, [r3, #0]
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd90      	pop	{r4, r7, pc}

080052c0 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	60f8      	str	r0, [r7, #12]
 80052c8:	60b9      	str	r1, [r7, #8]
 80052ca:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 80052cc:	687a      	ldr	r2, [r7, #4]
 80052ce:	68b9      	ldr	r1, [r7, #8]
 80052d0:	68f8      	ldr	r0, [r7, #12]
 80052d2:	f002 fa27 	bl	8007724 <memcpy>
 80052d6:	4603      	mov	r3, r0
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3710      	adds	r7, #16
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}

080052e0 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b084      	sub	sp, #16
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	60f8      	str	r0, [r7, #12]
 80052e8:	60b9      	str	r1, [r7, #8]
 80052ea:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 80052ec:	687a      	ldr	r2, [r7, #4]
 80052ee:	68b9      	ldr	r1, [r7, #8]
 80052f0:	68f8      	ldr	r0, [r7, #12]
 80052f2:	f002 f9eb 	bl	80076cc <memset>
 80052f6:	4603      	mov	r3, r0
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	3710      	adds	r7, #16
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}

08005300 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 8005300:	b480      	push	{r7}
 8005302:	af00      	add	r7, sp, #0
  return;
 8005304:	bf00      	nop
}
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr

0800530e <BLS_Init>:

__WEAK void BLS_Init( void )
{
 800530e:	b480      	push	{r7}
 8005310:	af00      	add	r7, sp, #0
  return;
 8005312:	bf00      	nop
}
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 800531c:	b480      	push	{r7}
 800531e:	af00      	add	r7, sp, #0
  return;
 8005320:	bf00      	nop
}
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr

0800532a <DIS_Init>:
__WEAK void DIS_Init( void )
{
 800532a:	b480      	push	{r7}
 800532c:	af00      	add	r7, sp, #0
  return;
 800532e:	bf00      	nop
}
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr

08005338 <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 8005338:	b480      	push	{r7}
 800533a:	af00      	add	r7, sp, #0
  return;
 800533c:	bf00      	nop
}
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr

08005346 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 8005346:	b480      	push	{r7}
 8005348:	af00      	add	r7, sp, #0
  return;
 800534a:	bf00      	nop
}
 800534c:	46bd      	mov	sp, r7
 800534e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005352:	4770      	bx	lr

08005354 <HRS_Init>:
__WEAK void HRS_Init( void )
{
 8005354:	b480      	push	{r7}
 8005356:	af00      	add	r7, sp, #0
  return;
 8005358:	bf00      	nop
}
 800535a:	46bd      	mov	sp, r7
 800535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005360:	4770      	bx	lr

08005362 <HTS_Init>:
__WEAK void HTS_Init( void )
{
 8005362:	b480      	push	{r7}
 8005364:	af00      	add	r7, sp, #0
  return;
 8005366:	bf00      	nop
}
 8005368:	46bd      	mov	sp, r7
 800536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536e:	4770      	bx	lr

08005370 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 8005370:	b480      	push	{r7}
 8005372:	af00      	add	r7, sp, #0
  return;
 8005374:	bf00      	nop
}
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr

0800537e <LLS_Init>:
__WEAK void LLS_Init( void )
{
 800537e:	b480      	push	{r7}
 8005380:	af00      	add	r7, sp, #0
  return;
 8005382:	bf00      	nop
}
 8005384:	46bd      	mov	sp, r7
 8005386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538a:	4770      	bx	lr

0800538c <TPS_Init>:
__WEAK void TPS_Init( void )
{
 800538c:	b480      	push	{r7}
 800538e:	af00      	add	r7, sp, #0
  return;
 8005390:	bf00      	nop
}
 8005392:	46bd      	mov	sp, r7
 8005394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005398:	4770      	bx	lr

0800539a <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 800539a:	b480      	push	{r7}
 800539c:	af00      	add	r7, sp, #0
  return;
 800539e:	bf00      	nop
}
 80053a0:	46bd      	mov	sp, r7
 80053a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a6:	4770      	bx	lr

080053a8 <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 80053a8:	b480      	push	{r7}
 80053aa:	af00      	add	r7, sp, #0
  return;
 80053ac:	bf00      	nop
}
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr

080053b6 <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 80053b6:	b480      	push	{r7}
 80053b8:	af00      	add	r7, sp, #0
  return;
 80053ba:	bf00      	nop
}
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr

080053c4 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 80053c4:	b480      	push	{r7}
 80053c6:	af00      	add	r7, sp, #0
  return;
 80053c8:	bf00      	nop
}
 80053ca:	46bd      	mov	sp, r7
 80053cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d0:	4770      	bx	lr

080053d2 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 80053d2:	b480      	push	{r7}
 80053d4:	af00      	add	r7, sp, #0
  return;
 80053d6:	bf00      	nop
}
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 80053e0:	b480      	push	{r7}
 80053e2:	af00      	add	r7, sp, #0
  return;
 80053e4:	bf00      	nop
}
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr
	...

080053f0 <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 80053f4:	4b04      	ldr	r3, [pc, #16]	@ (8005408 <SVCCTL_Init+0x18>)
 80053f6:	2200      	movs	r2, #0
 80053f8:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 80053fa:	4b04      	ldr	r3, [pc, #16]	@ (800540c <SVCCTL_Init+0x1c>)
 80053fc:	2200      	movs	r2, #0
 80053fe:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 8005400:	f000 f806 	bl	8005410 <SVCCTL_SvcInit>

  return;
 8005404:	bf00      	nop
}
 8005406:	bd80      	pop	{r7, pc}
 8005408:	20000034 	.word	0x20000034
 800540c:	20000054 	.word	0x20000054

08005410 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	af00      	add	r7, sp, #0
  BAS_Init();
 8005414:	f7ff ff74 	bl	8005300 <BAS_Init>

  BLS_Init();
 8005418:	f7ff ff79 	bl	800530e <BLS_Init>

  CRS_STM_Init();
 800541c:	f7ff ff7e 	bl	800531c <CRS_STM_Init>

  DIS_Init();
 8005420:	f7ff ff83 	bl	800532a <DIS_Init>

  EDS_STM_Init();
 8005424:	f7ff ff88 	bl	8005338 <EDS_STM_Init>

  HIDS_Init();
 8005428:	f7ff ff8d 	bl	8005346 <HIDS_Init>

  HRS_Init();
 800542c:	f7ff ff92 	bl	8005354 <HRS_Init>

  HTS_Init();
 8005430:	f7ff ff97 	bl	8005362 <HTS_Init>

  IAS_Init();
 8005434:	f7ff ff9c 	bl	8005370 <IAS_Init>

  LLS_Init();
 8005438:	f7ff ffa1 	bl	800537e <LLS_Init>

  TPS_Init();
 800543c:	f7ff ffa6 	bl	800538c <TPS_Init>

  MOTENV_STM_Init();
 8005440:	f7ff ffab 	bl	800539a <MOTENV_STM_Init>

  P2PS_STM_Init();
 8005444:	f7ff ffb0 	bl	80053a8 <P2PS_STM_Init>

  ZDD_STM_Init();
 8005448:	f7ff ffb5 	bl	80053b6 <ZDD_STM_Init>

  OTAS_STM_Init();
 800544c:	f7ff ffba 	bl	80053c4 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 8005450:	f7ff ffc6 	bl	80053e0 <BVOPUS_STM_Init>

  MESH_Init();
 8005454:	f7ff ffbd 	bl	80053d2 <MESH_Init>

  SVCCTL_InitCustomSvc();
 8005458:	f001 fb88 	bl	8006b6c <SVCCTL_InitCustomSvc>
  
  return;
 800545c:	bf00      	nop
}
 800545e:	bd80      	pop	{r7, pc}

08005460 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 8005468:	4b09      	ldr	r3, [pc, #36]	@ (8005490 <SVCCTL_RegisterSvcHandler+0x30>)
 800546a:	7f1b      	ldrb	r3, [r3, #28]
 800546c:	4619      	mov	r1, r3
 800546e:	4a08      	ldr	r2, [pc, #32]	@ (8005490 <SVCCTL_RegisterSvcHandler+0x30>)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 8005476:	4b06      	ldr	r3, [pc, #24]	@ (8005490 <SVCCTL_RegisterSvcHandler+0x30>)
 8005478:	7f1b      	ldrb	r3, [r3, #28]
 800547a:	3301      	adds	r3, #1
 800547c:	b2da      	uxtb	r2, r3
 800547e:	4b04      	ldr	r3, [pc, #16]	@ (8005490 <SVCCTL_RegisterSvcHandler+0x30>)
 8005480:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 8005482:	bf00      	nop
}
 8005484:	370c      	adds	r7, #12
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr
 800548e:	bf00      	nop
 8005490:	20000034 	.word	0x20000034

08005494 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b086      	sub	sp, #24
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	3301      	adds	r3, #1
 80054a0:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 80054a2:	2300      	movs	r3, #0
 80054a4:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	781b      	ldrb	r3, [r3, #0]
 80054aa:	2bff      	cmp	r3, #255	@ 0xff
 80054ac:	d125      	bne.n	80054fa <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	3302      	adds	r3, #2
 80054b2:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	881b      	ldrh	r3, [r3, #0]
 80054b8:	b29b      	uxth	r3, r3
 80054ba:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80054be:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80054c2:	d118      	bne.n	80054f6 <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 80054c4:	2300      	movs	r3, #0
 80054c6:	757b      	strb	r3, [r7, #21]
 80054c8:	e00d      	b.n	80054e6 <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 80054ca:	7d7b      	ldrb	r3, [r7, #21]
 80054cc:	4a1a      	ldr	r2, [pc, #104]	@ (8005538 <SVCCTL_UserEvtRx+0xa4>)
 80054ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	4798      	blx	r3
 80054d6:	4603      	mov	r3, r0
 80054d8:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 80054da:	7dfb      	ldrb	r3, [r7, #23]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d108      	bne.n	80054f2 <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 80054e0:	7d7b      	ldrb	r3, [r7, #21]
 80054e2:	3301      	adds	r3, #1
 80054e4:	757b      	strb	r3, [r7, #21]
 80054e6:	4b14      	ldr	r3, [pc, #80]	@ (8005538 <SVCCTL_UserEvtRx+0xa4>)
 80054e8:	7f1b      	ldrb	r3, [r3, #28]
 80054ea:	7d7a      	ldrb	r2, [r7, #21]
 80054ec:	429a      	cmp	r2, r3
 80054ee:	d3ec      	bcc.n	80054ca <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 80054f0:	e002      	b.n	80054f8 <SVCCTL_UserEvtRx+0x64>
              break;
 80054f2:	bf00      	nop
          break;
 80054f4:	e000      	b.n	80054f8 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 80054f6:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 80054f8:	e000      	b.n	80054fc <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 80054fa:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 80054fc:	7dfb      	ldrb	r3, [r7, #23]
 80054fe:	2b02      	cmp	r3, #2
 8005500:	d00f      	beq.n	8005522 <SVCCTL_UserEvtRx+0x8e>
 8005502:	2b02      	cmp	r3, #2
 8005504:	dc10      	bgt.n	8005528 <SVCCTL_UserEvtRx+0x94>
 8005506:	2b00      	cmp	r3, #0
 8005508:	d002      	beq.n	8005510 <SVCCTL_UserEvtRx+0x7c>
 800550a:	2b01      	cmp	r3, #1
 800550c:	d006      	beq.n	800551c <SVCCTL_UserEvtRx+0x88>
 800550e:	e00b      	b.n	8005528 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f000 ff8f 	bl	8006434 <SVCCTL_App_Notification>
 8005516:	4603      	mov	r3, r0
 8005518:	75bb      	strb	r3, [r7, #22]
      break;
 800551a:	e008      	b.n	800552e <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 800551c:	2301      	movs	r3, #1
 800551e:	75bb      	strb	r3, [r7, #22]
      break;
 8005520:	e005      	b.n	800552e <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 8005522:	2300      	movs	r3, #0
 8005524:	75bb      	strb	r3, [r7, #22]
      break;
 8005526:	e002      	b.n	800552e <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 8005528:	2301      	movs	r3, #1
 800552a:	75bb      	strb	r3, [r7, #22]
      break;
 800552c:	bf00      	nop
  }

  return (return_status);
 800552e:	7dbb      	ldrb	r3, [r7, #22]
}
 8005530:	4618      	mov	r0, r3
 8005532:	3718      	adds	r7, #24
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}
 8005538:	20000034 	.word	0x20000034

0800553c <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b088      	sub	sp, #32
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8005544:	f107 030c 	add.w	r3, r7, #12
 8005548:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	212e      	movs	r1, #46	@ 0x2e
 8005554:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 8005558:	f000 fae8 	bl	8005b2c <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	330b      	adds	r3, #11
 8005560:	78db      	ldrb	r3, [r3, #3]
}
 8005562:	4618      	mov	r0, r3
 8005564:	3720      	adds	r7, #32
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}

0800556a <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800556a:	b580      	push	{r7, lr}
 800556c:	b088      	sub	sp, #32
 800556e:	af00      	add	r7, sp, #0
 8005570:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8005572:	f107 030c 	add.w	r3, r7, #12
 8005576:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800557e:	69fb      	ldr	r3, [r7, #28]
 8005580:	210f      	movs	r1, #15
 8005582:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 8005586:	f000 fad1 	bl	8005b2c <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800558a:	69fb      	ldr	r3, [r7, #28]
 800558c:	330b      	adds	r3, #11
 800558e:	78db      	ldrb	r3, [r3, #3]
}
 8005590:	4618      	mov	r0, r3
 8005592:	3720      	adds	r7, #32
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}

08005598 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b088      	sub	sp, #32
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 80055a0:	f107 030c 	add.w	r3, r7, #12
 80055a4:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 80055a6:	69fb      	ldr	r3, [r7, #28]
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	2110      	movs	r1, #16
 80055ac:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 80055b0:	f000 fabc 	bl	8005b2c <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80055b4:	69fb      	ldr	r3, [r7, #28]
 80055b6:	330b      	adds	r3, #11
 80055b8:	78db      	ldrb	r3, [r3, #3]
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3720      	adds	r7, #32
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}
	...

080055c4 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 80055c4:	b480      	push	{r7}
 80055c6:	b08b      	sub	sp, #44	@ 0x2c
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 80055cc:	2300      	movs	r3, #0
 80055ce:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 80055d0:	2300      	movs	r3, #0
 80055d2:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 80055d4:	2300      	movs	r3, #0
 80055d6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 80055d8:	2300      	movs	r3, #0
 80055da:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 80055dc:	2300      	movs	r3, #0
 80055de:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 80055e0:	2300      	movs	r3, #0
 80055e2:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 80055e4:	2300      	movs	r3, #0
 80055e6:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 80055e8:	2300      	movs	r3, #0
 80055ea:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 80055ec:	4b4a      	ldr	r3, [pc, #296]	@ (8005718 <SHCI_GetWirelessFwInfo+0x154>)
 80055ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055f0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80055f4:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	009b      	lsls	r3, r3, #2
 80055fa:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 80055fe:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a44      	ldr	r2, [pc, #272]	@ (800571c <SHCI_GetWirelessFwInfo+0x158>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d10f      	bne.n	8005630 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	695b      	ldr	r3, [r3, #20]
 8005614:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	699b      	ldr	r3, [r3, #24]
 800561a:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	69db      	ldr	r3, [r3, #28]
 8005620:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	68db      	ldr	r3, [r3, #12]
 8005626:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	691b      	ldr	r3, [r3, #16]
 800562c:	617b      	str	r3, [r7, #20]
 800562e:	e01a      	b.n	8005666 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	009b      	lsls	r3, r3, #2
 8005634:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8005638:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800563c:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	691b      	ldr	r3, [r3, #16]
 8005644:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	695b      	ldr	r3, [r3, #20]
 800564c:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	699b      	ldr	r3, [r3, #24]
 8005654:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8005666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005668:	0e1b      	lsrs	r3, r3, #24
 800566a:	b2da      	uxtb	r2, r3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8005670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005672:	0c1b      	lsrs	r3, r3, #16
 8005674:	b2da      	uxtb	r2, r3
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800567a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800567c:	0a1b      	lsrs	r3, r3, #8
 800567e:	b2da      	uxtb	r2, r3
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 8005684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005686:	091b      	lsrs	r3, r3, #4
 8005688:	b2db      	uxtb	r3, r3
 800568a:	f003 030f 	and.w	r3, r3, #15
 800568e:	b2da      	uxtb	r2, r3
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 8005694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005696:	b2db      	uxtb	r3, r3
 8005698:	f003 030f 	and.w	r3, r3, #15
 800569c:	b2da      	uxtb	r2, r3
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 80056a2:	6a3b      	ldr	r3, [r7, #32]
 80056a4:	0e1b      	lsrs	r3, r3, #24
 80056a6:	b2da      	uxtb	r2, r3
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 80056ac:	6a3b      	ldr	r3, [r7, #32]
 80056ae:	0c1b      	lsrs	r3, r3, #16
 80056b0:	b2da      	uxtb	r2, r3
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 80056b6:	6a3b      	ldr	r3, [r7, #32]
 80056b8:	0a1b      	lsrs	r3, r3, #8
 80056ba:	b2da      	uxtb	r2, r3
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 80056c0:	6a3b      	ldr	r3, [r7, #32]
 80056c2:	b2da      	uxtb	r2, r3
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 80056c8:	69fb      	ldr	r3, [r7, #28]
 80056ca:	b2da      	uxtb	r2, r3
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 80056d0:	69bb      	ldr	r3, [r7, #24]
 80056d2:	0e1b      	lsrs	r3, r3, #24
 80056d4:	b2da      	uxtb	r2, r3
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 80056da:	69bb      	ldr	r3, [r7, #24]
 80056dc:	0c1b      	lsrs	r3, r3, #16
 80056de:	b2da      	uxtb	r2, r3
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 80056e4:	69bb      	ldr	r3, [r7, #24]
 80056e6:	0a1b      	lsrs	r3, r3, #8
 80056e8:	b2da      	uxtb	r2, r3
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	0e1b      	lsrs	r3, r3, #24
 80056f2:	b2da      	uxtb	r2, r3
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	0c1b      	lsrs	r3, r3, #16
 80056fc:	b2da      	uxtb	r2, r3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	b2da      	uxtb	r2, r3
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800570a:	2300      	movs	r3, #0
}
 800570c:	4618      	mov	r0, r3
 800570e:	372c      	adds	r7, #44	@ 0x2c
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr
 8005718:	58004000 	.word	0x58004000
 800571c:	a94656b9 	.word	0xa94656b9

08005720 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b082      	sub	sp, #8
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	4a08      	ldr	r2, [pc, #32]	@ (8005750 <hci_init+0x30>)
 8005730:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 8005732:	4a08      	ldr	r2, [pc, #32]	@ (8005754 <hci_init+0x34>)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 8005738:	4806      	ldr	r0, [pc, #24]	@ (8005754 <hci_init+0x34>)
 800573a:	f000 f979 	bl	8005a30 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4618      	mov	r0, r3
 8005744:	f000 f8da 	bl	80058fc <TlInit>

  return;
 8005748:	bf00      	nop
}
 800574a:	3708      	adds	r7, #8
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}
 8005750:	200001cc 	.word	0x200001cc
 8005754:	200001a4 	.word	0x200001a4

08005758 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b084      	sub	sp, #16
 800575c:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800575e:	4822      	ldr	r0, [pc, #136]	@ (80057e8 <hci_user_evt_proc+0x90>)
 8005760:	f000 fd32 	bl	80061c8 <LST_is_empty>
 8005764:	4603      	mov	r3, r0
 8005766:	2b00      	cmp	r3, #0
 8005768:	d12b      	bne.n	80057c2 <hci_user_evt_proc+0x6a>
 800576a:	4b20      	ldr	r3, [pc, #128]	@ (80057ec <hci_user_evt_proc+0x94>)
 800576c:	781b      	ldrb	r3, [r3, #0]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d027      	beq.n	80057c2 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8005772:	f107 030c 	add.w	r3, r7, #12
 8005776:	4619      	mov	r1, r3
 8005778:	481b      	ldr	r0, [pc, #108]	@ (80057e8 <hci_user_evt_proc+0x90>)
 800577a:	f000 fdb4 	bl	80062e6 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800577e:	4b1c      	ldr	r3, [pc, #112]	@ (80057f0 <hci_user_evt_proc+0x98>)
 8005780:	69db      	ldr	r3, [r3, #28]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d00c      	beq.n	80057a0 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800578a:	2301      	movs	r3, #1
 800578c:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800578e:	4b18      	ldr	r3, [pc, #96]	@ (80057f0 <hci_user_evt_proc+0x98>)
 8005790:	69db      	ldr	r3, [r3, #28]
 8005792:	1d3a      	adds	r2, r7, #4
 8005794:	4610      	mov	r0, r2
 8005796:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 8005798:	793a      	ldrb	r2, [r7, #4]
 800579a:	4b14      	ldr	r3, [pc, #80]	@ (80057ec <hci_user_evt_proc+0x94>)
 800579c:	701a      	strb	r2, [r3, #0]
 800579e:	e002      	b.n	80057a6 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 80057a0:	4b12      	ldr	r3, [pc, #72]	@ (80057ec <hci_user_evt_proc+0x94>)
 80057a2:	2201      	movs	r2, #1
 80057a4:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 80057a6:	4b11      	ldr	r3, [pc, #68]	@ (80057ec <hci_user_evt_proc+0x94>)
 80057a8:	781b      	ldrb	r3, [r3, #0]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d004      	beq.n	80057b8 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	4618      	mov	r0, r3
 80057b2:	f000 fc0d 	bl	8005fd0 <TL_MM_EvtDone>
 80057b6:	e004      	b.n	80057c2 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	4619      	mov	r1, r3
 80057bc:	480a      	ldr	r0, [pc, #40]	@ (80057e8 <hci_user_evt_proc+0x90>)
 80057be:	f000 fd25 	bl	800620c <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 80057c2:	4809      	ldr	r0, [pc, #36]	@ (80057e8 <hci_user_evt_proc+0x90>)
 80057c4:	f000 fd00 	bl	80061c8 <LST_is_empty>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d107      	bne.n	80057de <hci_user_evt_proc+0x86>
 80057ce:	4b07      	ldr	r3, [pc, #28]	@ (80057ec <hci_user_evt_proc+0x94>)
 80057d0:	781b      	ldrb	r3, [r3, #0]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d003      	beq.n	80057de <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 80057d6:	4804      	ldr	r0, [pc, #16]	@ (80057e8 <hci_user_evt_proc+0x90>)
 80057d8:	f001 f852 	bl	8006880 <hci_notify_asynch_evt>
  }


  return;
 80057dc:	bf00      	nop
 80057de:	bf00      	nop
}
 80057e0:	3710      	adds	r7, #16
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}
 80057e6:	bf00      	nop
 80057e8:	2000005c 	.word	0x2000005c
 80057ec:	20000068 	.word	0x20000068
 80057f0:	200001a4 	.word	0x200001a4

080057f4 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b088      	sub	sp, #32
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
 80057fc:	460b      	mov	r3, r1
 80057fe:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 8005800:	2000      	movs	r0, #0
 8005802:	f000 f8d1 	bl	80059a8 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 8005806:	2300      	movs	r3, #0
 8005808:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	885b      	ldrh	r3, [r3, #2]
 800580e:	b21b      	sxth	r3, r3
 8005810:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005814:	b21a      	sxth	r2, r3
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	881b      	ldrh	r3, [r3, #0]
 800581a:	029b      	lsls	r3, r3, #10
 800581c:	b21b      	sxth	r3, r3
 800581e:	4313      	orrs	r3, r2
 8005820:	b21b      	sxth	r3, r3
 8005822:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 8005824:	4b33      	ldr	r3, [pc, #204]	@ (80058f4 <hci_send_req+0x100>)
 8005826:	2201      	movs	r2, #1
 8005828:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	68db      	ldr	r3, [r3, #12]
 800582e:	b2d9      	uxtb	r1, r3
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	689a      	ldr	r2, [r3, #8]
 8005834:	8bbb      	ldrh	r3, [r7, #28]
 8005836:	4618      	mov	r0, r3
 8005838:	f000 f890 	bl	800595c <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800583c:	e04e      	b.n	80058dc <hci_send_req+0xe8>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800583e:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 8005842:	f001 f834 	bl	80068ae <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8005846:	e043      	b.n	80058d0 <hci_send_req+0xdc>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 8005848:	f107 030c 	add.w	r3, r7, #12
 800584c:	4619      	mov	r1, r3
 800584e:	482a      	ldr	r0, [pc, #168]	@ (80058f8 <hci_send_req+0x104>)
 8005850:	f000 fd49 	bl	80062e6 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	7a5b      	ldrb	r3, [r3, #9]
 8005858:	2b0f      	cmp	r3, #15
 800585a:	d114      	bne.n	8005886 <hci_send_req+0x92>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	330b      	adds	r3, #11
 8005860:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	885b      	ldrh	r3, [r3, #2]
 8005866:	b29b      	uxth	r3, r3
 8005868:	8bba      	ldrh	r2, [r7, #28]
 800586a:	429a      	cmp	r2, r3
 800586c:	d104      	bne.n	8005878 <hci_send_req+0x84>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	691b      	ldr	r3, [r3, #16]
 8005872:	693a      	ldr	r2, [r7, #16]
 8005874:	7812      	ldrb	r2, [r2, #0]
 8005876:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	785b      	ldrb	r3, [r3, #1]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d027      	beq.n	80058d0 <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8005880:	2301      	movs	r3, #1
 8005882:	77fb      	strb	r3, [r7, #31]
 8005884:	e024      	b.n	80058d0 <hci_send_req+0xdc>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	330b      	adds	r3, #11
 800588a:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800588c:	69bb      	ldr	r3, [r7, #24]
 800588e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8005892:	b29b      	uxth	r3, r3
 8005894:	8bba      	ldrh	r2, [r7, #28]
 8005896:	429a      	cmp	r2, r3
 8005898:	d114      	bne.n	80058c4 <hci_send_req+0xd0>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	7a9b      	ldrb	r3, [r3, #10]
 800589e:	3b03      	subs	r3, #3
 80058a0:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	695a      	ldr	r2, [r3, #20]
 80058a6:	7dfb      	ldrb	r3, [r7, #23]
 80058a8:	429a      	cmp	r2, r3
 80058aa:	bfa8      	it	ge
 80058ac:	461a      	movge	r2, r3
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6918      	ldr	r0, [r3, #16]
 80058b6:	69bb      	ldr	r3, [r7, #24]
 80058b8:	1cd9      	adds	r1, r3, #3
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	695b      	ldr	r3, [r3, #20]
 80058be:	461a      	mov	r2, r3
 80058c0:	f001 ff30 	bl	8007724 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 80058c4:	69bb      	ldr	r3, [r7, #24]
 80058c6:	781b      	ldrb	r3, [r3, #0]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d001      	beq.n	80058d0 <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 80058cc:	2301      	movs	r3, #1
 80058ce:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 80058d0:	4809      	ldr	r0, [pc, #36]	@ (80058f8 <hci_send_req+0x104>)
 80058d2:	f000 fc79 	bl	80061c8 <LST_is_empty>
 80058d6:	4603      	mov	r3, r0
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d0b5      	beq.n	8005848 <hci_send_req+0x54>
  while(local_cmd_status == HCI_TL_CmdBusy)
 80058dc:	7ffb      	ldrb	r3, [r7, #31]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d0ad      	beq.n	800583e <hci_send_req+0x4a>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 80058e2:	2001      	movs	r0, #1
 80058e4:	f000 f860 	bl	80059a8 <NotifyCmdStatus>

  return 0;
 80058e8:	2300      	movs	r3, #0
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3720      	adds	r7, #32
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}
 80058f2:	bf00      	nop
 80058f4:	200001d0 	.word	0x200001d0
 80058f8:	200001c4 	.word	0x200001c4

080058fc <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b086      	sub	sp, #24
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 8005904:	480f      	ldr	r0, [pc, #60]	@ (8005944 <TlInit+0x48>)
 8005906:	f000 fc4f 	bl	80061a8 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800590a:	4a0f      	ldr	r2, [pc, #60]	@ (8005948 <TlInit+0x4c>)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 8005910:	480e      	ldr	r0, [pc, #56]	@ (800594c <TlInit+0x50>)
 8005912:	f000 fc49 	bl	80061a8 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8005916:	4b0e      	ldr	r3, [pc, #56]	@ (8005950 <TlInit+0x54>)
 8005918:	2201      	movs	r2, #1
 800591a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800591c:	4b0d      	ldr	r3, [pc, #52]	@ (8005954 <TlInit+0x58>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d00a      	beq.n	800593a <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 8005928:	4b0b      	ldr	r3, [pc, #44]	@ (8005958 <TlInit+0x5c>)
 800592a:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800592c:	4b09      	ldr	r3, [pc, #36]	@ (8005954 <TlInit+0x58>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f107 0208 	add.w	r2, r7, #8
 8005934:	4610      	mov	r0, r2
 8005936:	4798      	blx	r3
  }

  return;
 8005938:	bf00      	nop
 800593a:	bf00      	nop
}
 800593c:	3718      	adds	r7, #24
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	bf00      	nop
 8005944:	200001c4 	.word	0x200001c4
 8005948:	20000064 	.word	0x20000064
 800594c:	2000005c 	.word	0x2000005c
 8005950:	20000068 	.word	0x20000068
 8005954:	200001a4 	.word	0x200001a4
 8005958:	080059e9 	.word	0x080059e9

0800595c <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b082      	sub	sp, #8
 8005960:	af00      	add	r7, sp, #0
 8005962:	4603      	mov	r3, r0
 8005964:	603a      	str	r2, [r7, #0]
 8005966:	80fb      	strh	r3, [r7, #6]
 8005968:	460b      	mov	r3, r1
 800596a:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800596c:	4b0c      	ldr	r3, [pc, #48]	@ (80059a0 <SendCmd+0x44>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	88fa      	ldrh	r2, [r7, #6]
 8005972:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 8005976:	4b0a      	ldr	r3, [pc, #40]	@ (80059a0 <SendCmd+0x44>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	797a      	ldrb	r2, [r7, #5]
 800597c:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800597e:	4b08      	ldr	r3, [pc, #32]	@ (80059a0 <SendCmd+0x44>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	330c      	adds	r3, #12
 8005984:	797a      	ldrb	r2, [r7, #5]
 8005986:	6839      	ldr	r1, [r7, #0]
 8005988:	4618      	mov	r0, r3
 800598a:	f001 fecb 	bl	8007724 <memcpy>

  hciContext.io.Send(0,0);
 800598e:	4b05      	ldr	r3, [pc, #20]	@ (80059a4 <SendCmd+0x48>)
 8005990:	691b      	ldr	r3, [r3, #16]
 8005992:	2100      	movs	r1, #0
 8005994:	2000      	movs	r0, #0
 8005996:	4798      	blx	r3

  return;
 8005998:	bf00      	nop
}
 800599a:	3708      	adds	r7, #8
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}
 80059a0:	20000064 	.word	0x20000064
 80059a4:	200001a4 	.word	0x200001a4

080059a8 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b082      	sub	sp, #8
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	4603      	mov	r3, r0
 80059b0:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 80059b2:	79fb      	ldrb	r3, [r7, #7]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d108      	bne.n	80059ca <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 80059b8:	4b0a      	ldr	r3, [pc, #40]	@ (80059e4 <NotifyCmdStatus+0x3c>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d00d      	beq.n	80059dc <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 80059c0:	4b08      	ldr	r3, [pc, #32]	@ (80059e4 <NotifyCmdStatus+0x3c>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	2000      	movs	r0, #0
 80059c6:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 80059c8:	e008      	b.n	80059dc <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 80059ca:	4b06      	ldr	r3, [pc, #24]	@ (80059e4 <NotifyCmdStatus+0x3c>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d004      	beq.n	80059dc <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 80059d2:	4b04      	ldr	r3, [pc, #16]	@ (80059e4 <NotifyCmdStatus+0x3c>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	2001      	movs	r0, #1
 80059d8:	4798      	blx	r3
  return;
 80059da:	bf00      	nop
 80059dc:	bf00      	nop
}
 80059de:	3708      	adds	r7, #8
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}
 80059e4:	200001cc 	.word	0x200001cc

080059e8 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b082      	sub	sp, #8
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	7a5b      	ldrb	r3, [r3, #9]
 80059f4:	2b0f      	cmp	r3, #15
 80059f6:	d003      	beq.n	8005a00 <TlEvtReceived+0x18>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	7a5b      	ldrb	r3, [r3, #9]
 80059fc:	2b0e      	cmp	r3, #14
 80059fe:	d107      	bne.n	8005a10 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 8005a00:	6879      	ldr	r1, [r7, #4]
 8005a02:	4809      	ldr	r0, [pc, #36]	@ (8005a28 <TlEvtReceived+0x40>)
 8005a04:	f000 fc28 	bl	8006258 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 8005a08:	2000      	movs	r0, #0
 8005a0a:	f000 ff45 	bl	8006898 <hci_cmd_resp_release>
 8005a0e:	e006      	b.n	8005a1e <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 8005a10:	6879      	ldr	r1, [r7, #4]
 8005a12:	4806      	ldr	r0, [pc, #24]	@ (8005a2c <TlEvtReceived+0x44>)
 8005a14:	f000 fc20 	bl	8006258 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8005a18:	4804      	ldr	r0, [pc, #16]	@ (8005a2c <TlEvtReceived+0x44>)
 8005a1a:	f000 ff31 	bl	8006880 <hci_notify_asynch_evt>
  }

  return;
 8005a1e:	bf00      	nop
}
 8005a20:	3708      	adds	r7, #8
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bd80      	pop	{r7, pc}
 8005a26:	bf00      	nop
 8005a28:	200001c4 	.word	0x200001c4
 8005a2c:	2000005c 	.word	0x2000005c

08005a30 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	4a05      	ldr	r2, [pc, #20]	@ (8005a50 <hci_register_io_bus+0x20>)
 8005a3c:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a04      	ldr	r2, [pc, #16]	@ (8005a54 <hci_register_io_bus+0x24>)
 8005a42:	611a      	str	r2, [r3, #16]

  return;
 8005a44:	bf00      	nop
}
 8005a46:	370c      	adds	r7, #12
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4e:	4770      	bx	lr
 8005a50:	08005d49 	.word	0x08005d49
 8005a54:	08005db1 	.word	0x08005db1

08005a58 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b082      	sub	sp, #8
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	4a08      	ldr	r2, [pc, #32]	@ (8005a88 <shci_init+0x30>)
 8005a68:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 8005a6a:	4a08      	ldr	r2, [pc, #32]	@ (8005a8c <shci_init+0x34>)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 8005a70:	4806      	ldr	r0, [pc, #24]	@ (8005a8c <shci_init+0x34>)
 8005a72:	f000 f915 	bl	8005ca0 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f000 f898 	bl	8005bb0 <TlInit>

  return;
 8005a80:	bf00      	nop
}
 8005a82:	3708      	adds	r7, #8
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	200001f4 	.word	0x200001f4
 8005a8c:	200001d4 	.word	0x200001d4

08005a90 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b084      	sub	sp, #16
 8005a94:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8005a96:	4822      	ldr	r0, [pc, #136]	@ (8005b20 <shci_user_evt_proc+0x90>)
 8005a98:	f000 fb96 	bl	80061c8 <LST_is_empty>
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d12b      	bne.n	8005afa <shci_user_evt_proc+0x6a>
 8005aa2:	4b20      	ldr	r3, [pc, #128]	@ (8005b24 <shci_user_evt_proc+0x94>)
 8005aa4:	781b      	ldrb	r3, [r3, #0]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d027      	beq.n	8005afa <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8005aaa:	f107 030c 	add.w	r3, r7, #12
 8005aae:	4619      	mov	r1, r3
 8005ab0:	481b      	ldr	r0, [pc, #108]	@ (8005b20 <shci_user_evt_proc+0x90>)
 8005ab2:	f000 fc18 	bl	80062e6 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 8005ab6:	4b1c      	ldr	r3, [pc, #112]	@ (8005b28 <shci_user_evt_proc+0x98>)
 8005ab8:	69db      	ldr	r3, [r3, #28]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d00c      	beq.n	8005ad8 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 8005ac6:	4b18      	ldr	r3, [pc, #96]	@ (8005b28 <shci_user_evt_proc+0x98>)
 8005ac8:	69db      	ldr	r3, [r3, #28]
 8005aca:	1d3a      	adds	r2, r7, #4
 8005acc:	4610      	mov	r0, r2
 8005ace:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 8005ad0:	793a      	ldrb	r2, [r7, #4]
 8005ad2:	4b14      	ldr	r3, [pc, #80]	@ (8005b24 <shci_user_evt_proc+0x94>)
 8005ad4:	701a      	strb	r2, [r3, #0]
 8005ad6:	e002      	b.n	8005ade <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8005ad8:	4b12      	ldr	r3, [pc, #72]	@ (8005b24 <shci_user_evt_proc+0x94>)
 8005ada:	2201      	movs	r2, #1
 8005adc:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 8005ade:	4b11      	ldr	r3, [pc, #68]	@ (8005b24 <shci_user_evt_proc+0x94>)
 8005ae0:	781b      	ldrb	r3, [r3, #0]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d004      	beq.n	8005af0 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f000 fa71 	bl	8005fd0 <TL_MM_EvtDone>
 8005aee:	e004      	b.n	8005afa <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	4619      	mov	r1, r3
 8005af4:	480a      	ldr	r0, [pc, #40]	@ (8005b20 <shci_user_evt_proc+0x90>)
 8005af6:	f000 fb89 	bl	800620c <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8005afa:	4809      	ldr	r0, [pc, #36]	@ (8005b20 <shci_user_evt_proc+0x90>)
 8005afc:	f000 fb64 	bl	80061c8 <LST_is_empty>
 8005b00:	4603      	mov	r3, r0
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d107      	bne.n	8005b16 <shci_user_evt_proc+0x86>
 8005b06:	4b07      	ldr	r3, [pc, #28]	@ (8005b24 <shci_user_evt_proc+0x94>)
 8005b08:	781b      	ldrb	r3, [r3, #0]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d003      	beq.n	8005b16 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 8005b0e:	4804      	ldr	r0, [pc, #16]	@ (8005b20 <shci_user_evt_proc+0x90>)
 8005b10:	f7fa fd57 	bl	80005c2 <shci_notify_asynch_evt>
  }


  return;
 8005b14:	bf00      	nop
 8005b16:	bf00      	nop
}
 8005b18:	3710      	adds	r7, #16
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
 8005b1e:	bf00      	nop
 8005b20:	2000006c 	.word	0x2000006c
 8005b24:	2000007c 	.word	0x2000007c
 8005b28:	200001d4 	.word	0x200001d4

08005b2c <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	60ba      	str	r2, [r7, #8]
 8005b34:	607b      	str	r3, [r7, #4]
 8005b36:	4603      	mov	r3, r0
 8005b38:	81fb      	strh	r3, [r7, #14]
 8005b3a:	460b      	mov	r3, r1
 8005b3c:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 8005b3e:	2000      	movs	r0, #0
 8005b40:	f000 f868 	bl	8005c14 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 8005b44:	4b17      	ldr	r3, [pc, #92]	@ (8005ba4 <shci_send+0x78>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	89fa      	ldrh	r2, [r7, #14]
 8005b4a:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 8005b4e:	4b15      	ldr	r3, [pc, #84]	@ (8005ba4 <shci_send+0x78>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	7b7a      	ldrb	r2, [r7, #13]
 8005b54:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 8005b56:	4b13      	ldr	r3, [pc, #76]	@ (8005ba4 <shci_send+0x78>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	330c      	adds	r3, #12
 8005b5c:	7b7a      	ldrb	r2, [r7, #13]
 8005b5e:	68b9      	ldr	r1, [r7, #8]
 8005b60:	4618      	mov	r0, r3
 8005b62:	f001 fddf 	bl	8007724 <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 8005b66:	4b10      	ldr	r3, [pc, #64]	@ (8005ba8 <shci_send+0x7c>)
 8005b68:	2201      	movs	r2, #1
 8005b6a:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 8005b6c:	4b0f      	ldr	r3, [pc, #60]	@ (8005bac <shci_send+0x80>)
 8005b6e:	691b      	ldr	r3, [r3, #16]
 8005b70:	2100      	movs	r1, #0
 8005b72:	2000      	movs	r0, #0
 8005b74:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 8005b76:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 8005b7a:	f7fa fd39 	bl	80005f0 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f103 0008 	add.w	r0, r3, #8
 8005b84:	4b07      	ldr	r3, [pc, #28]	@ (8005ba4 <shci_send+0x78>)
 8005b86:	6819      	ldr	r1, [r3, #0]
 8005b88:	4b06      	ldr	r3, [pc, #24]	@ (8005ba4 <shci_send+0x78>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	789b      	ldrb	r3, [r3, #2]
 8005b8e:	3303      	adds	r3, #3
 8005b90:	461a      	mov	r2, r3
 8005b92:	f001 fdc7 	bl	8007724 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8005b96:	2001      	movs	r0, #1
 8005b98:	f000 f83c 	bl	8005c14 <Cmd_SetStatus>

  return;
 8005b9c:	bf00      	nop
}
 8005b9e:	3710      	adds	r7, #16
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}
 8005ba4:	20000078 	.word	0x20000078
 8005ba8:	200001f8 	.word	0x200001f8
 8005bac:	200001d4 	.word	0x200001d4

08005bb0 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b086      	sub	sp, #24
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 8005bb8:	4a10      	ldr	r2, [pc, #64]	@ (8005bfc <TlInit+0x4c>)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 8005bbe:	4810      	ldr	r0, [pc, #64]	@ (8005c00 <TlInit+0x50>)
 8005bc0:	f000 faf2 	bl	80061a8 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8005bc4:	2001      	movs	r0, #1
 8005bc6:	f000 f825 	bl	8005c14 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8005bca:	4b0e      	ldr	r3, [pc, #56]	@ (8005c04 <TlInit+0x54>)
 8005bcc:	2201      	movs	r2, #1
 8005bce:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 8005bd0:	4b0d      	ldr	r3, [pc, #52]	@ (8005c08 <TlInit+0x58>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d00c      	beq.n	8005bf2 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 8005bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8005c0c <TlInit+0x5c>)
 8005bde:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 8005be0:	4b0b      	ldr	r3, [pc, #44]	@ (8005c10 <TlInit+0x60>)
 8005be2:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 8005be4:	4b08      	ldr	r3, [pc, #32]	@ (8005c08 <TlInit+0x58>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f107 020c 	add.w	r2, r7, #12
 8005bec:	4610      	mov	r0, r2
 8005bee:	4798      	blx	r3
  }

  return;
 8005bf0:	bf00      	nop
 8005bf2:	bf00      	nop
}
 8005bf4:	3718      	adds	r7, #24
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	20000078 	.word	0x20000078
 8005c00:	2000006c 	.word	0x2000006c
 8005c04:	2000007c 	.word	0x2000007c
 8005c08:	200001d4 	.word	0x200001d4
 8005c0c:	08005c65 	.word	0x08005c65
 8005c10:	08005c7d 	.word	0x08005c7d

08005c14 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b082      	sub	sp, #8
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 8005c1e:	79fb      	ldrb	r3, [r7, #7]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d10b      	bne.n	8005c3c <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 8005c24:	4b0d      	ldr	r3, [pc, #52]	@ (8005c5c <Cmd_SetStatus+0x48>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d003      	beq.n	8005c34 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 8005c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8005c5c <Cmd_SetStatus+0x48>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	2000      	movs	r0, #0
 8005c32:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 8005c34:	4b0a      	ldr	r3, [pc, #40]	@ (8005c60 <Cmd_SetStatus+0x4c>)
 8005c36:	2200      	movs	r2, #0
 8005c38:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 8005c3a:	e00b      	b.n	8005c54 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 8005c3c:	4b08      	ldr	r3, [pc, #32]	@ (8005c60 <Cmd_SetStatus+0x4c>)
 8005c3e:	2201      	movs	r2, #1
 8005c40:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 8005c42:	4b06      	ldr	r3, [pc, #24]	@ (8005c5c <Cmd_SetStatus+0x48>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d004      	beq.n	8005c54 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 8005c4a:	4b04      	ldr	r3, [pc, #16]	@ (8005c5c <Cmd_SetStatus+0x48>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	2001      	movs	r0, #1
 8005c50:	4798      	blx	r3
  return;
 8005c52:	bf00      	nop
 8005c54:	bf00      	nop
}
 8005c56:	3708      	adds	r7, #8
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}
 8005c5c:	200001f4 	.word	0x200001f4
 8005c60:	20000074 	.word	0x20000074

08005c64 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b082      	sub	sp, #8
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 8005c6c:	2000      	movs	r0, #0
 8005c6e:	f7fa fcb4 	bl	80005da <shci_cmd_resp_release>

  return;
 8005c72:	bf00      	nop
}
 8005c74:	3708      	adds	r7, #8
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}
	...

08005c7c <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b082      	sub	sp, #8
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 8005c84:	6879      	ldr	r1, [r7, #4]
 8005c86:	4805      	ldr	r0, [pc, #20]	@ (8005c9c <TlUserEvtReceived+0x20>)
 8005c88:	f000 fae6 	bl	8006258 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8005c8c:	4803      	ldr	r0, [pc, #12]	@ (8005c9c <TlUserEvtReceived+0x20>)
 8005c8e:	f7fa fc98 	bl	80005c2 <shci_notify_asynch_evt>

  return;
 8005c92:	bf00      	nop
}
 8005c94:	3708      	adds	r7, #8
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}
 8005c9a:	bf00      	nop
 8005c9c:	2000006c 	.word	0x2000006c

08005ca0 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b083      	sub	sp, #12
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4a05      	ldr	r2, [pc, #20]	@ (8005cc0 <shci_register_io_bus+0x20>)
 8005cac:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	4a04      	ldr	r2, [pc, #16]	@ (8005cc4 <shci_register_io_bus+0x24>)
 8005cb2:	611a      	str	r2, [r3, #16]

  return;
 8005cb4:	bf00      	nop
}
 8005cb6:	370c      	adds	r7, #12
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr
 8005cc0:	08005e5d 	.word	0x08005e5d
 8005cc4:	08005eb1 	.word	0x08005eb1

08005cc8 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 8005ccc:	f001 f9b0 	bl	8007030 <HW_IPCC_Enable>

  return;
 8005cd0:	bf00      	nop
}
 8005cd2:	bd80      	pop	{r7, pc}

08005cd4 <TL_Init>:


void TL_Init( void )
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 8005cd8:	4b10      	ldr	r3, [pc, #64]	@ (8005d1c <TL_Init+0x48>)
 8005cda:	4a11      	ldr	r2, [pc, #68]	@ (8005d20 <TL_Init+0x4c>)
 8005cdc:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 8005cde:	4b0f      	ldr	r3, [pc, #60]	@ (8005d1c <TL_Init+0x48>)
 8005ce0:	4a10      	ldr	r2, [pc, #64]	@ (8005d24 <TL_Init+0x50>)
 8005ce2:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 8005ce4:	4b0d      	ldr	r3, [pc, #52]	@ (8005d1c <TL_Init+0x48>)
 8005ce6:	4a10      	ldr	r2, [pc, #64]	@ (8005d28 <TL_Init+0x54>)
 8005ce8:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 8005cea:	4b0c      	ldr	r3, [pc, #48]	@ (8005d1c <TL_Init+0x48>)
 8005cec:	4a0f      	ldr	r2, [pc, #60]	@ (8005d2c <TL_Init+0x58>)
 8005cee:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 8005cf0:	4b0a      	ldr	r3, [pc, #40]	@ (8005d1c <TL_Init+0x48>)
 8005cf2:	4a0f      	ldr	r2, [pc, #60]	@ (8005d30 <TL_Init+0x5c>)
 8005cf4:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 8005cf6:	4b09      	ldr	r3, [pc, #36]	@ (8005d1c <TL_Init+0x48>)
 8005cf8:	4a0e      	ldr	r2, [pc, #56]	@ (8005d34 <TL_Init+0x60>)
 8005cfa:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 8005cfc:	4b07      	ldr	r3, [pc, #28]	@ (8005d1c <TL_Init+0x48>)
 8005cfe:	4a0e      	ldr	r2, [pc, #56]	@ (8005d38 <TL_Init+0x64>)
 8005d00:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 8005d02:	4b06      	ldr	r3, [pc, #24]	@ (8005d1c <TL_Init+0x48>)
 8005d04:	4a0d      	ldr	r2, [pc, #52]	@ (8005d3c <TL_Init+0x68>)
 8005d06:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 8005d08:	4b04      	ldr	r3, [pc, #16]	@ (8005d1c <TL_Init+0x48>)
 8005d0a:	4a0d      	ldr	r2, [pc, #52]	@ (8005d40 <TL_Init+0x6c>)
 8005d0c:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 8005d0e:	4b03      	ldr	r3, [pc, #12]	@ (8005d1c <TL_Init+0x48>)
 8005d10:	4a0c      	ldr	r2, [pc, #48]	@ (8005d44 <TL_Init+0x70>)
 8005d12:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 8005d14:	f001 f9a0 	bl	8007058 <HW_IPCC_Init>

  return;
 8005d18:	bf00      	nop
}
 8005d1a:	bd80      	pop	{r7, pc}
 8005d1c:	20030000 	.word	0x20030000
 8005d20:	20030028 	.word	0x20030028
 8005d24:	20030048 	.word	0x20030048
 8005d28:	20030058 	.word	0x20030058
 8005d2c:	20030068 	.word	0x20030068
 8005d30:	20030070 	.word	0x20030070
 8005d34:	20030078 	.word	0x20030078
 8005d38:	20030080 	.word	0x20030080
 8005d3c:	2003009c 	.word	0x2003009c
 8005d40:	200300a0 	.word	0x200300a0
 8005d44:	200300ac 	.word	0x200300ac

08005d48 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b084      	sub	sp, #16
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 8005d54:	4811      	ldr	r0, [pc, #68]	@ (8005d9c <TL_BLE_Init+0x54>)
 8005d56:	f000 fa27 	bl	80061a8 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 8005d5a:	4b11      	ldr	r3, [pc, #68]	@ (8005da0 <TL_BLE_Init+0x58>)
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	689a      	ldr	r2, [r3, #8]
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	68da      	ldr	r2, [r3, #12]
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	4a0c      	ldr	r2, [pc, #48]	@ (8005da4 <TL_BLE_Init+0x5c>)
 8005d74:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	4a08      	ldr	r2, [pc, #32]	@ (8005d9c <TL_BLE_Init+0x54>)
 8005d7a:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 8005d7c:	f001 f982 	bl	8007084 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a08      	ldr	r2, [pc, #32]	@ (8005da8 <TL_BLE_Init+0x60>)
 8005d86:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	4a07      	ldr	r2, [pc, #28]	@ (8005dac <TL_BLE_Init+0x64>)
 8005d8e:	6013      	str	r3, [r2, #0]

  return 0;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3710      	adds	r7, #16
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}
 8005d9a:	bf00      	nop
 8005d9c:	200300c8 	.word	0x200300c8
 8005da0:	20030000 	.word	0x20030000
 8005da4:	20030a58 	.word	0x20030a58
 8005da8:	20000204 	.word	0x20000204
 8005dac:	20000208 	.word	0x20000208

08005db0 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b082      	sub	sp, #8
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
 8005db8:	460b      	mov	r3, r1
 8005dba:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 8005dbc:	4b09      	ldr	r3, [pc, #36]	@ (8005de4 <TL_BLE_SendCmd+0x34>)
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 8005dc6:	4b07      	ldr	r3, [pc, #28]	@ (8005de4 <TL_BLE_SendCmd+0x34>)
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4619      	mov	r1, r3
 8005dce:	2001      	movs	r0, #1
 8005dd0:	f000 f96c 	bl	80060ac <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 8005dd4:	f001 f960 	bl	8007098 <HW_IPCC_BLE_SendCmd>

  return 0;
 8005dd8:	2300      	movs	r3, #0
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	3708      	adds	r7, #8
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}
 8005de2:	bf00      	nop
 8005de4:	20030000 	.word	0x20030000

08005de8 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b082      	sub	sp, #8
 8005dec:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 8005dee:	e01c      	b.n	8005e2a <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 8005df0:	1d3b      	adds	r3, r7, #4
 8005df2:	4619      	mov	r1, r3
 8005df4:	4812      	ldr	r0, [pc, #72]	@ (8005e40 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8005df6:	f000 fa76 	bl	80062e6 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	7a5b      	ldrb	r3, [r3, #9]
 8005dfe:	2b0f      	cmp	r3, #15
 8005e00:	d003      	beq.n	8005e0a <HW_IPCC_BLE_RxEvtNot+0x22>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	7a5b      	ldrb	r3, [r3, #9]
 8005e06:	2b0e      	cmp	r3, #14
 8005e08:	d105      	bne.n	8005e16 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	4619      	mov	r1, r3
 8005e0e:	2002      	movs	r0, #2
 8005e10:	f000 f94c 	bl	80060ac <OutputDbgTrace>
 8005e14:	e004      	b.n	8005e20 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4619      	mov	r1, r3
 8005e1a:	2003      	movs	r0, #3
 8005e1c:	f000 f946 	bl	80060ac <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 8005e20:	4b08      	ldr	r3, [pc, #32]	@ (8005e44 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	687a      	ldr	r2, [r7, #4]
 8005e26:	4610      	mov	r0, r2
 8005e28:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 8005e2a:	4805      	ldr	r0, [pc, #20]	@ (8005e40 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8005e2c:	f000 f9cc 	bl	80061c8 <LST_is_empty>
 8005e30:	4603      	mov	r3, r0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d0dc      	beq.n	8005df0 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 8005e36:	bf00      	nop
}
 8005e38:	3708      	adds	r7, #8
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}
 8005e3e:	bf00      	nop
 8005e40:	200300c8 	.word	0x200300c8
 8005e44:	20000204 	.word	0x20000204

08005e48 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 8005e4c:	4b02      	ldr	r3, [pc, #8]	@ (8005e58 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4798      	blx	r3

  return;
 8005e52:	bf00      	nop
}
 8005e54:	bd80      	pop	{r7, pc}
 8005e56:	bf00      	nop
 8005e58:	20000208 	.word	0x20000208

08005e5c <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b084      	sub	sp, #16
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 8005e68:	480d      	ldr	r0, [pc, #52]	@ (8005ea0 <TL_SYS_Init+0x44>)
 8005e6a:	f000 f99d 	bl	80061a8 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 8005e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8005ea4 <TL_SYS_Init+0x48>)
 8005e70:	68db      	ldr	r3, [r3, #12]
 8005e72:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	689a      	ldr	r2, [r3, #8]
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	4a08      	ldr	r2, [pc, #32]	@ (8005ea0 <TL_SYS_Init+0x44>)
 8005e80:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 8005e82:	f001 f92b 	bl	80070dc <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a07      	ldr	r2, [pc, #28]	@ (8005ea8 <TL_SYS_Init+0x4c>)
 8005e8c:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	4a06      	ldr	r2, [pc, #24]	@ (8005eac <TL_SYS_Init+0x50>)
 8005e94:	6013      	str	r3, [r2, #0]

  return 0;
 8005e96:	2300      	movs	r3, #0
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3710      	adds	r7, #16
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}
 8005ea0:	200300d0 	.word	0x200300d0
 8005ea4:	20030000 	.word	0x20030000
 8005ea8:	2000020c 	.word	0x2000020c
 8005eac:	20000210 	.word	0x20000210

08005eb0 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b082      	sub	sp, #8
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
 8005eb8:	460b      	mov	r3, r1
 8005eba:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 8005ebc:	4b09      	ldr	r3, [pc, #36]	@ (8005ee4 <TL_SYS_SendCmd+0x34>)
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	2210      	movs	r2, #16
 8005ec4:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 8005ec6:	4b07      	ldr	r3, [pc, #28]	@ (8005ee4 <TL_SYS_SendCmd+0x34>)
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4619      	mov	r1, r3
 8005ece:	2004      	movs	r0, #4
 8005ed0:	f000 f8ec 	bl	80060ac <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 8005ed4:	f001 f90c 	bl	80070f0 <HW_IPCC_SYS_SendCmd>

  return 0;
 8005ed8:	2300      	movs	r3, #0
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3708      	adds	r7, #8
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}
 8005ee2:	bf00      	nop
 8005ee4:	20030000 	.word	0x20030000

08005ee8 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8005eec:	4b07      	ldr	r3, [pc, #28]	@ (8005f0c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8005eee:	68db      	ldr	r3, [r3, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4619      	mov	r1, r3
 8005ef4:	2005      	movs	r0, #5
 8005ef6:	f000 f8d9 	bl	80060ac <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8005efa:	4b05      	ldr	r3, [pc, #20]	@ (8005f10 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a03      	ldr	r2, [pc, #12]	@ (8005f0c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8005f00:	68d2      	ldr	r2, [r2, #12]
 8005f02:	6812      	ldr	r2, [r2, #0]
 8005f04:	4610      	mov	r0, r2
 8005f06:	4798      	blx	r3

  return;
 8005f08:	bf00      	nop
}
 8005f0a:	bd80      	pop	{r7, pc}
 8005f0c:	20030000 	.word	0x20030000
 8005f10:	2000020c 	.word	0x2000020c

08005f14 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b082      	sub	sp, #8
 8005f18:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8005f1a:	e00e      	b.n	8005f3a <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8005f1c:	1d3b      	adds	r3, r7, #4
 8005f1e:	4619      	mov	r1, r3
 8005f20:	480b      	ldr	r0, [pc, #44]	@ (8005f50 <HW_IPCC_SYS_EvtNot+0x3c>)
 8005f22:	f000 f9e0 	bl	80062e6 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4619      	mov	r1, r3
 8005f2a:	2006      	movs	r0, #6
 8005f2c:	f000 f8be 	bl	80060ac <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 8005f30:	4b08      	ldr	r3, [pc, #32]	@ (8005f54 <HW_IPCC_SYS_EvtNot+0x40>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	687a      	ldr	r2, [r7, #4]
 8005f36:	4610      	mov	r0, r2
 8005f38:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8005f3a:	4805      	ldr	r0, [pc, #20]	@ (8005f50 <HW_IPCC_SYS_EvtNot+0x3c>)
 8005f3c:	f000 f944 	bl	80061c8 <LST_is_empty>
 8005f40:	4603      	mov	r3, r0
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d0ea      	beq.n	8005f1c <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 8005f46:	bf00      	nop
}
 8005f48:	3708      	adds	r7, #8
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}
 8005f4e:	bf00      	nop
 8005f50:	200300d0 	.word	0x200300d0
 8005f54:	20000210 	.word	0x20000210

08005f58 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b082      	sub	sp, #8
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 8005f60:	4817      	ldr	r0, [pc, #92]	@ (8005fc0 <TL_MM_Init+0x68>)
 8005f62:	f000 f921 	bl	80061a8 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 8005f66:	4817      	ldr	r0, [pc, #92]	@ (8005fc4 <TL_MM_Init+0x6c>)
 8005f68:	f000 f91e 	bl	80061a8 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8005f6c:	4b16      	ldr	r3, [pc, #88]	@ (8005fc8 <TL_MM_Init+0x70>)
 8005f6e:	691b      	ldr	r3, [r3, #16]
 8005f70:	4a16      	ldr	r2, [pc, #88]	@ (8005fcc <TL_MM_Init+0x74>)
 8005f72:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 8005f74:	4b15      	ldr	r3, [pc, #84]	@ (8005fcc <TL_MM_Init+0x74>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	687a      	ldr	r2, [r7, #4]
 8005f7a:	6892      	ldr	r2, [r2, #8]
 8005f7c:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 8005f7e:	4b13      	ldr	r3, [pc, #76]	@ (8005fcc <TL_MM_Init+0x74>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	68d2      	ldr	r2, [r2, #12]
 8005f86:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 8005f88:	4b10      	ldr	r3, [pc, #64]	@ (8005fcc <TL_MM_Init+0x74>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a0c      	ldr	r2, [pc, #48]	@ (8005fc0 <TL_MM_Init+0x68>)
 8005f8e:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 8005f90:	4b0e      	ldr	r3, [pc, #56]	@ (8005fcc <TL_MM_Init+0x74>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	687a      	ldr	r2, [r7, #4]
 8005f96:	6812      	ldr	r2, [r2, #0]
 8005f98:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 8005f9a:	4b0c      	ldr	r3, [pc, #48]	@ (8005fcc <TL_MM_Init+0x74>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	687a      	ldr	r2, [r7, #4]
 8005fa0:	6852      	ldr	r2, [r2, #4]
 8005fa2:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 8005fa4:	4b09      	ldr	r3, [pc, #36]	@ (8005fcc <TL_MM_Init+0x74>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	687a      	ldr	r2, [r7, #4]
 8005faa:	6912      	ldr	r2, [r2, #16]
 8005fac:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 8005fae:	4b07      	ldr	r3, [pc, #28]	@ (8005fcc <TL_MM_Init+0x74>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	687a      	ldr	r2, [r7, #4]
 8005fb4:	6952      	ldr	r2, [r2, #20]
 8005fb6:	619a      	str	r2, [r3, #24]

  return;
 8005fb8:	bf00      	nop
}
 8005fba:	3708      	adds	r7, #8
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}
 8005fc0:	200300b8 	.word	0x200300b8
 8005fc4:	200001fc 	.word	0x200001fc
 8005fc8:	20030000 	.word	0x20030000
 8005fcc:	20000214 	.word	0x20000214

08005fd0 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b082      	sub	sp, #8
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8005fd8:	6879      	ldr	r1, [r7, #4]
 8005fda:	4807      	ldr	r0, [pc, #28]	@ (8005ff8 <TL_MM_EvtDone+0x28>)
 8005fdc:	f000 f93c 	bl	8006258 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 8005fe0:	6879      	ldr	r1, [r7, #4]
 8005fe2:	2000      	movs	r0, #0
 8005fe4:	f000 f862 	bl	80060ac <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8005fe8:	4804      	ldr	r0, [pc, #16]	@ (8005ffc <TL_MM_EvtDone+0x2c>)
 8005fea:	f001 f8a7 	bl	800713c <HW_IPCC_MM_SendFreeBuf>

  return;
 8005fee:	bf00      	nop
}
 8005ff0:	3708      	adds	r7, #8
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	bf00      	nop
 8005ff8:	200001fc 	.word	0x200001fc
 8005ffc:	08006001 	.word	0x08006001

08006000 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b082      	sub	sp, #8
 8006004:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8006006:	e00c      	b.n	8006022 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8006008:	1d3b      	adds	r3, r7, #4
 800600a:	4619      	mov	r1, r3
 800600c:	480a      	ldr	r0, [pc, #40]	@ (8006038 <SendFreeBuf+0x38>)
 800600e:	f000 f96a 	bl	80062e6 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 8006012:	4b0a      	ldr	r3, [pc, #40]	@ (800603c <SendFreeBuf+0x3c>)
 8006014:	691b      	ldr	r3, [r3, #16]
 8006016:	691b      	ldr	r3, [r3, #16]
 8006018:	687a      	ldr	r2, [r7, #4]
 800601a:	4611      	mov	r1, r2
 800601c:	4618      	mov	r0, r3
 800601e:	f000 f91b 	bl	8006258 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8006022:	4805      	ldr	r0, [pc, #20]	@ (8006038 <SendFreeBuf+0x38>)
 8006024:	f000 f8d0 	bl	80061c8 <LST_is_empty>
 8006028:	4603      	mov	r3, r0
 800602a:	2b00      	cmp	r3, #0
 800602c:	d0ec      	beq.n	8006008 <SendFreeBuf+0x8>
  }

  return;
 800602e:	bf00      	nop
}
 8006030:	3708      	adds	r7, #8
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}
 8006036:	bf00      	nop
 8006038:	200001fc 	.word	0x200001fc
 800603c:	20030000 	.word	0x20030000

08006040 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8006040:	b580      	push	{r7, lr}
 8006042:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 8006044:	4805      	ldr	r0, [pc, #20]	@ (800605c <TL_TRACES_Init+0x1c>)
 8006046:	f000 f8af 	bl	80061a8 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800604a:	4b05      	ldr	r3, [pc, #20]	@ (8006060 <TL_TRACES_Init+0x20>)
 800604c:	695b      	ldr	r3, [r3, #20]
 800604e:	4a03      	ldr	r2, [pc, #12]	@ (800605c <TL_TRACES_Init+0x1c>)
 8006050:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 8006052:	f001 f8a9 	bl	80071a8 <HW_IPCC_TRACES_Init>

  return;
 8006056:	bf00      	nop
}
 8006058:	bd80      	pop	{r7, pc}
 800605a:	bf00      	nop
 800605c:	200300c0 	.word	0x200300c0
 8006060:	20030000 	.word	0x20030000

08006064 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b082      	sub	sp, #8
 8006068:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800606a:	e008      	b.n	800607e <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800606c:	1d3b      	adds	r3, r7, #4
 800606e:	4619      	mov	r1, r3
 8006070:	4808      	ldr	r0, [pc, #32]	@ (8006094 <HW_IPCC_TRACES_EvtNot+0x30>)
 8006072:	f000 f938 	bl	80062e6 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4618      	mov	r0, r3
 800607a:	f000 f80d 	bl	8006098 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800607e:	4805      	ldr	r0, [pc, #20]	@ (8006094 <HW_IPCC_TRACES_EvtNot+0x30>)
 8006080:	f000 f8a2 	bl	80061c8 <LST_is_empty>
 8006084:	4603      	mov	r3, r0
 8006086:	2b00      	cmp	r3, #0
 8006088:	d0f0      	beq.n	800606c <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800608a:	bf00      	nop
}
 800608c:	3708      	adds	r7, #8
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}
 8006092:	bf00      	nop
 8006094:	200300c0 	.word	0x200300c0

08006098 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 8006098:	b480      	push	{r7}
 800609a:	b083      	sub	sp, #12
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 80060a0:	bf00      	nop
 80060a2:	370c      	adds	r7, #12
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	4603      	mov	r3, r0
 80060b4:	6039      	str	r1, [r7, #0]
 80060b6:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 80060b8:	79fb      	ldrb	r3, [r7, #7]
 80060ba:	2b06      	cmp	r3, #6
 80060bc:	d845      	bhi.n	800614a <OutputDbgTrace+0x9e>
 80060be:	a201      	add	r2, pc, #4	@ (adr r2, 80060c4 <OutputDbgTrace+0x18>)
 80060c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060c4:	080060e1 	.word	0x080060e1
 80060c8:	08006105 	.word	0x08006105
 80060cc:	0800610b 	.word	0x0800610b
 80060d0:	0800611f 	.word	0x0800611f
 80060d4:	0800612b 	.word	0x0800612b
 80060d8:	08006131 	.word	0x08006131
 80060dc:	0800613f 	.word	0x0800613f
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	7a5b      	ldrb	r3, [r3, #9]
 80060e8:	2bff      	cmp	r3, #255	@ 0xff
 80060ea:	d005      	beq.n	80060f8 <OutputDbgTrace+0x4c>
 80060ec:	2bff      	cmp	r3, #255	@ 0xff
 80060ee:	dc05      	bgt.n	80060fc <OutputDbgTrace+0x50>
 80060f0:	2b0e      	cmp	r3, #14
 80060f2:	d005      	beq.n	8006100 <OutputDbgTrace+0x54>
 80060f4:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 80060f6:	e001      	b.n	80060fc <OutputDbgTrace+0x50>
          break;
 80060f8:	bf00      	nop
 80060fa:	e027      	b.n	800614c <OutputDbgTrace+0xa0>
          break;
 80060fc:	bf00      	nop
 80060fe:	e025      	b.n	800614c <OutputDbgTrace+0xa0>
          break;
 8006100:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 8006102:	e023      	b.n	800614c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8006108:	e020      	b.n	800614c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	7a5b      	ldrb	r3, [r3, #9]
 8006112:	2b0e      	cmp	r3, #14
 8006114:	d001      	beq.n	800611a <OutputDbgTrace+0x6e>
 8006116:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 8006118:	e000      	b.n	800611c <OutputDbgTrace+0x70>
          break;
 800611a:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800611c:	e016      	b.n	800614c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	7a5b      	ldrb	r3, [r3, #9]
 8006126:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8006128:	e010      	b.n	800614c <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800612e:	e00d      	b.n	800614c <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	7a5b      	ldrb	r3, [r3, #9]
 8006138:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800613a:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800613c:	e006      	b.n	800614c <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	7a5b      	ldrb	r3, [r3, #9]
 8006146:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8006148:	e000      	b.n	800614c <OutputDbgTrace+0xa0>

    default:
      break;
 800614a:	bf00      	nop
  }

  return;
 800614c:	bf00      	nop
}
 800614e:	3714      	adds	r7, #20
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr

08006158 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 8006158:	b480      	push	{r7}
 800615a:	b085      	sub	sp, #20
 800615c:	af00      	add	r7, sp, #0
 800615e:	4603      	mov	r3, r0
 8006160:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 8006162:	4b0f      	ldr	r3, [pc, #60]	@ (80061a0 <OTP_Read+0x48>)
 8006164:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8006166:	e002      	b.n	800616e <OTP_Read+0x16>
  {
    p_id -= 8 ;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	3b08      	subs	r3, #8
 800616c:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	3307      	adds	r3, #7
 8006172:	781b      	ldrb	r3, [r3, #0]
 8006174:	79fa      	ldrb	r2, [r7, #7]
 8006176:	429a      	cmp	r2, r3
 8006178:	d003      	beq.n	8006182 <OTP_Read+0x2a>
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	4a09      	ldr	r2, [pc, #36]	@ (80061a4 <OTP_Read+0x4c>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d1f2      	bne.n	8006168 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	3307      	adds	r3, #7
 8006186:	781b      	ldrb	r3, [r3, #0]
 8006188:	79fa      	ldrb	r2, [r7, #7]
 800618a:	429a      	cmp	r2, r3
 800618c:	d001      	beq.n	8006192 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800618e:	2300      	movs	r3, #0
 8006190:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 8006192:	68fb      	ldr	r3, [r7, #12]
}
 8006194:	4618      	mov	r0, r3
 8006196:	3714      	adds	r7, #20
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr
 80061a0:	1fff73f8 	.word	0x1fff73f8
 80061a4:	1fff7000 	.word	0x1fff7000

080061a8 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b083      	sub	sp, #12
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	687a      	ldr	r2, [r7, #4]
 80061ba:	605a      	str	r2, [r3, #4]
}
 80061bc:	bf00      	nop
 80061be:	370c      	adds	r7, #12
 80061c0:	46bd      	mov	sp, r7
 80061c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c6:	4770      	bx	lr

080061c8 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b087      	sub	sp, #28
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061d0:	f3ef 8310 	mrs	r3, PRIMASK
 80061d4:	60fb      	str	r3, [r7, #12]
  return(result);
 80061d6:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80061d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80061da:	b672      	cpsid	i
}
 80061dc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	687a      	ldr	r2, [r7, #4]
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d102      	bne.n	80061ee <LST_is_empty+0x26>
  {
    return_value = TRUE;
 80061e8:	2301      	movs	r3, #1
 80061ea:	75fb      	strb	r3, [r7, #23]
 80061ec:	e001      	b.n	80061f2 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 80061ee:	2300      	movs	r3, #0
 80061f0:	75fb      	strb	r3, [r7, #23]
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	f383 8810 	msr	PRIMASK, r3
}
 80061fc:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 80061fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8006200:	4618      	mov	r0, r3
 8006202:	371c      	adds	r7, #28
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800620c:	b480      	push	{r7}
 800620e:	b087      	sub	sp, #28
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
 8006214:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006216:	f3ef 8310 	mrs	r3, PRIMASK
 800621a:	60fb      	str	r3, [r7, #12]
  return(result);
 800621c:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800621e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8006220:	b672      	cpsid	i
}
 8006222:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	687a      	ldr	r2, [r7, #4]
 8006230:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	683a      	ldr	r2, [r7, #0]
 8006236:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	683a      	ldr	r2, [r7, #0]
 800623e:	605a      	str	r2, [r3, #4]
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	f383 8810 	msr	PRIMASK, r3
}
 800624a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800624c:	bf00      	nop
 800624e:	371c      	adds	r7, #28
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr

08006258 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 8006258:	b480      	push	{r7}
 800625a:	b087      	sub	sp, #28
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
 8006260:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006262:	f3ef 8310 	mrs	r3, PRIMASK
 8006266:	60fb      	str	r3, [r7, #12]
  return(result);
 8006268:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800626a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800626c:	b672      	cpsid	i
}
 800626e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	687a      	ldr	r2, [r7, #4]
 8006274:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	685a      	ldr	r2, [r3, #4]
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	683a      	ldr	r2, [r7, #0]
 8006282:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	683a      	ldr	r2, [r7, #0]
 800628a:	601a      	str	r2, [r3, #0]
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	f383 8810 	msr	PRIMASK, r3
}
 8006296:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8006298:	bf00      	nop
 800629a:	371c      	adds	r7, #28
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr

080062a4 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b087      	sub	sp, #28
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062ac:	f3ef 8310 	mrs	r3, PRIMASK
 80062b0:	60fb      	str	r3, [r7, #12]
  return(result);
 80062b2:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80062b4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80062b6:	b672      	cpsid	i
}
 80062b8:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	687a      	ldr	r2, [r7, #4]
 80062c0:	6812      	ldr	r2, [r2, #0]
 80062c2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	687a      	ldr	r2, [r7, #4]
 80062ca:	6852      	ldr	r2, [r2, #4]
 80062cc:	605a      	str	r2, [r3, #4]
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	f383 8810 	msr	PRIMASK, r3
}
 80062d8:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80062da:	bf00      	nop
 80062dc:	371c      	adds	r7, #28
 80062de:	46bd      	mov	sp, r7
 80062e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e4:	4770      	bx	lr

080062e6 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 80062e6:	b580      	push	{r7, lr}
 80062e8:	b086      	sub	sp, #24
 80062ea:	af00      	add	r7, sp, #0
 80062ec:	6078      	str	r0, [r7, #4]
 80062ee:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062f0:	f3ef 8310 	mrs	r3, PRIMASK
 80062f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80062f6:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80062f8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80062fa:	b672      	cpsid	i
}
 80062fc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681a      	ldr	r2, [r3, #0]
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4618      	mov	r0, r3
 800630c:	f7ff ffca 	bl	80062a4 <LST_remove_node>
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	f383 8810 	msr	PRIMASK, r3
}
 800631a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800631c:	bf00      	nop
 800631e:	3718      	adds	r7, #24
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8006324:	b480      	push	{r7}
 8006326:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8006328:	4b03      	ldr	r3, [pc, #12]	@ (8006338 <LL_FLASH_GetUDN+0x14>)
 800632a:	681b      	ldr	r3, [r3, #0]
}
 800632c:	4618      	mov	r0, r3
 800632e:	46bd      	mov	sp, r7
 8006330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006334:	4770      	bx	lr
 8006336:	bf00      	nop
 8006338:	1fff7580 	.word	0x1fff7580

0800633c <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 800633c:	b480      	push	{r7}
 800633e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8006340:	4b03      	ldr	r3, [pc, #12]	@ (8006350 <LL_FLASH_GetDeviceID+0x14>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	b2db      	uxtb	r3, r3
}
 8006346:	4618      	mov	r0, r3
 8006348:	46bd      	mov	sp, r7
 800634a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634e:	4770      	bx	lr
 8006350:	1fff7584 	.word	0x1fff7584

08006354 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8006354:	b480      	push	{r7}
 8006356:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8006358:	4b03      	ldr	r3, [pc, #12]	@ (8006368 <LL_FLASH_GetSTCompanyID+0x14>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	0a1b      	lsrs	r3, r3, #8
}
 800635e:	4618      	mov	r0, r3
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr
 8006368:	1fff7584 	.word	0x1fff7584

0800636c <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 800636c:	b5b0      	push	{r4, r5, r7, lr}
 800636e:	b090      	sub	sp, #64	@ 0x40
 8006370:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8006372:	2392      	movs	r3, #146	@ 0x92
 8006374:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */
  UTIL_SEQ_RegTask( 1<< CFG_TASK_MY_TASK, UTIL_SEQ_RFU, myTask);
 8006378:	4a29      	ldr	r2, [pc, #164]	@ (8006420 <APP_BLE_Init+0xb4>)
 800637a:	2100      	movs	r1, #0
 800637c:	2004      	movs	r0, #4
 800637e:	f001 f867 	bl	8007450 <UTIL_SEQ_RegTask>
  UTIL_SEQ_SetTask( 1<< CFG_TASK_MY_TASK, CFG_SCH_PRIO_0);
 8006382:	2100      	movs	r1, #0
 8006384:	2004      	movs	r0, #4
 8006386:	f001 f885 	bl	8007494 <UTIL_SEQ_SetTask>

  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 800638a:	4b26      	ldr	r3, [pc, #152]	@ (8006424 <APP_BLE_Init+0xb8>)
 800638c:	1d3c      	adds	r4, r7, #4
 800638e:	461d      	mov	r5, r3
 8006390:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006392:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006394:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006396:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006398:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800639a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800639c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80063a0:	c403      	stmia	r4!, {r0, r1}
 80063a2:	8022      	strh	r2, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 80063a4:	f000 f914 	bl	80065d0 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 80063a8:	2101      	movs	r1, #1
 80063aa:	2002      	movs	r0, #2
 80063ac:	f000 ff24 	bl	80071f8 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 80063b0:	4a1d      	ldr	r2, [pc, #116]	@ (8006428 <APP_BLE_Init+0xbc>)
 80063b2:	2100      	movs	r1, #0
 80063b4:	2002      	movs	r0, #2
 80063b6:	f001 f84b 	bl	8007450 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 80063ba:	1d3b      	adds	r3, r7, #4
 80063bc:	4618      	mov	r0, r3
 80063be:	f7ff f8bd 	bl	800553c <SHCI_C2_BLE_Init>
 80063c2:	4603      	mov	r3, r0
 80063c4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  if (status != SHCI_Success)
 80063c8:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d001      	beq.n	80063d4 <APP_BLE_Init+0x68>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 80063d0:	f7fb f888 	bl	80014e4 <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 80063d4:	f000 f912 	bl	80065fc <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 80063d8:	f7ff f80a 	bl	80053f0 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 80063dc:	4b13      	ldr	r3, [pc, #76]	@ (800642c <APP_BLE_Init+0xc0>)
 80063de:	2200      	movs	r2, #0
 80063e0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 80063e4:	4b11      	ldr	r3, [pc, #68]	@ (800642c <APP_BLE_Init+0xc0>)
 80063e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80063ea:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */

  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 80063ec:	4a10      	ldr	r2, [pc, #64]	@ (8006430 <APP_BLE_Init+0xc4>)
 80063ee:	2100      	movs	r1, #0
 80063f0:	2001      	movs	r0, #1
 80063f2:	f001 f82d 	bl	8007450 <UTIL_SEQ_RegTask>

  /**
   * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
   */
#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 80063f6:	2006      	movs	r0, #6
 80063f8:	f7fe fe04 	bl	8005004 <aci_hal_set_radio_activity_mask>
 80063fc:	4603      	mov	r3, r0
 80063fe:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize Custom Template Application
   */
  Custom_APP_Init();
 8006402:	f000 faef 	bl	80069e4 <Custom_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 8006406:	4b09      	ldr	r3, [pc, #36]	@ (800642c <APP_BLE_Init+0xc0>)
 8006408:	2200      	movs	r2, #0
 800640a:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 800640c:	4b07      	ldr	r3, [pc, #28]	@ (800642c <APP_BLE_Init+0xc0>)
 800640e:	2200      	movs	r2, #0
 8006410:	761a      	strb	r2, [r3, #24]

  /**
   * Start to Advertise to be connected by a Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 8006412:	2001      	movs	r0, #1
 8006414:	f000 f9a6 	bl	8006764 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

  /* USER CODE END APP_BLE_Init_2 */

  return;
 8006418:	bf00      	nop
}
 800641a:	3740      	adds	r7, #64	@ 0x40
 800641c:	46bd      	mov	sp, r7
 800641e:	bdb0      	pop	{r4, r5, r7, pc}
 8006420:	08006935 	.word	0x08006935
 8006424:	080077a0 	.word	0x080077a0
 8006428:	08005759 	.word	0x08005759
 800642c:	20000220 	.word	0x20000220
 8006430:	0800684d 	.word	0x0800684d

08006434 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b08a      	sub	sp, #40	@ 0x28
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 800643c:	2392      	movs	r3, #146	@ 0x92
 800643e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	3301      	adds	r3, #1
 8006446:	623b      	str	r3, [r7, #32]

  switch (p_event_pckt->evt)
 8006448:	6a3b      	ldr	r3, [r7, #32]
 800644a:	781b      	ldrb	r3, [r3, #0]
 800644c:	2bff      	cmp	r3, #255	@ 0xff
 800644e:	d053      	beq.n	80064f8 <SVCCTL_App_Notification+0xc4>
 8006450:	2bff      	cmp	r3, #255	@ 0xff
 8006452:	f300 80af 	bgt.w	80065b4 <SVCCTL_App_Notification+0x180>
 8006456:	2b05      	cmp	r3, #5
 8006458:	d002      	beq.n	8006460 <SVCCTL_App_Notification+0x2c>
 800645a:	2b3e      	cmp	r3, #62	@ 0x3e
 800645c:	d020      	beq.n	80064a0 <SVCCTL_App_Notification+0x6c>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 800645e:	e0a9      	b.n	80065b4 <SVCCTL_App_Notification+0x180>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 8006460:	6a3b      	ldr	r3, [r7, #32]
 8006462:	3302      	adds	r3, #2
 8006464:	60fb      	str	r3, [r7, #12]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800646c:	b29a      	uxth	r2, r3
 800646e:	4b55      	ldr	r3, [pc, #340]	@ (80065c4 <SVCCTL_App_Notification+0x190>)
 8006470:	8adb      	ldrh	r3, [r3, #22]
 8006472:	429a      	cmp	r2, r3
 8006474:	d106      	bne.n	8006484 <SVCCTL_App_Notification+0x50>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8006476:	4b53      	ldr	r3, [pc, #332]	@ (80065c4 <SVCCTL_App_Notification+0x190>)
 8006478:	2200      	movs	r2, #0
 800647a:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800647c:	4b51      	ldr	r3, [pc, #324]	@ (80065c4 <SVCCTL_App_Notification+0x190>)
 800647e:	2200      	movs	r2, #0
 8006480:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
      Adv_Request(APP_BLE_FAST_ADV);
 8006484:	2001      	movs	r0, #1
 8006486:	f000 f96d 	bl	8006764 <Adv_Request>
      HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 800648a:	4b4f      	ldr	r3, [pc, #316]	@ (80065c8 <SVCCTL_App_Notification+0x194>)
 800648c:	2201      	movs	r2, #1
 800648e:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8006490:	4b4c      	ldr	r3, [pc, #304]	@ (80065c4 <SVCCTL_App_Notification+0x190>)
 8006492:	8ada      	ldrh	r2, [r3, #22]
 8006494:	4b4c      	ldr	r3, [pc, #304]	@ (80065c8 <SVCCTL_App_Notification+0x194>)
 8006496:	805a      	strh	r2, [r3, #2]
      Custom_APP_Notification(&HandleNotification);
 8006498:	484b      	ldr	r0, [pc, #300]	@ (80065c8 <SVCCTL_App_Notification+0x194>)
 800649a:	f000 fa8f 	bl	80069bc <Custom_APP_Notification>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 800649e:	e08c      	b.n	80065ba <SVCCTL_App_Notification+0x186>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 80064a0:	6a3b      	ldr	r3, [r7, #32]
 80064a2:	3302      	adds	r3, #2
 80064a4:	617b      	str	r3, [r7, #20]
      switch (p_meta_evt->subevent)
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	781b      	ldrb	r3, [r3, #0]
 80064aa:	2b01      	cmp	r3, #1
 80064ac:	d001      	beq.n	80064b2 <SVCCTL_App_Notification+0x7e>
 80064ae:	2b03      	cmp	r3, #3
          break;
 80064b0:	e021      	b.n	80064f6 <SVCCTL_App_Notification+0xc2>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	3301      	adds	r3, #1
 80064b6:	613b      	str	r3, [r7, #16]
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 80064b8:	4b42      	ldr	r3, [pc, #264]	@ (80065c4 <SVCCTL_App_Notification+0x190>)
 80064ba:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80064be:	2b04      	cmp	r3, #4
 80064c0:	d104      	bne.n	80064cc <SVCCTL_App_Notification+0x98>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 80064c2:	4b40      	ldr	r3, [pc, #256]	@ (80065c4 <SVCCTL_App_Notification+0x190>)
 80064c4:	2206      	movs	r2, #6
 80064c6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 80064ca:	e003      	b.n	80064d4 <SVCCTL_App_Notification+0xa0>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 80064cc:	4b3d      	ldr	r3, [pc, #244]	@ (80065c4 <SVCCTL_App_Notification+0x190>)
 80064ce:	2205      	movs	r2, #5
 80064d0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 80064d4:	693b      	ldr	r3, [r7, #16]
 80064d6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80064da:	b29a      	uxth	r2, r3
 80064dc:	4b39      	ldr	r3, [pc, #228]	@ (80065c4 <SVCCTL_App_Notification+0x190>)
 80064de:	82da      	strh	r2, [r3, #22]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 80064e0:	4b39      	ldr	r3, [pc, #228]	@ (80065c8 <SVCCTL_App_Notification+0x194>)
 80064e2:	2200      	movs	r2, #0
 80064e4:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 80064e6:	4b37      	ldr	r3, [pc, #220]	@ (80065c4 <SVCCTL_App_Notification+0x190>)
 80064e8:	8ada      	ldrh	r2, [r3, #22]
 80064ea:	4b37      	ldr	r3, [pc, #220]	@ (80065c8 <SVCCTL_App_Notification+0x194>)
 80064ec:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&HandleNotification);
 80064ee:	4836      	ldr	r0, [pc, #216]	@ (80065c8 <SVCCTL_App_Notification+0x194>)
 80064f0:	f000 fa64 	bl	80069bc <Custom_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 80064f4:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 80064f6:	e060      	b.n	80065ba <SVCCTL_App_Notification+0x186>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 80064f8:	6a3b      	ldr	r3, [r7, #32]
 80064fa:	3302      	adds	r3, #2
 80064fc:	61fb      	str	r3, [r7, #28]
      switch (p_blecore_evt->ecode)
 80064fe:	69fb      	ldr	r3, [r7, #28]
 8006500:	881b      	ldrh	r3, [r3, #0]
 8006502:	b29b      	uxth	r3, r3
 8006504:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8006508:	4293      	cmp	r3, r2
 800650a:	d047      	beq.n	800659c <SVCCTL_App_Notification+0x168>
 800650c:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8006510:	4293      	cmp	r3, r2
 8006512:	dc51      	bgt.n	80065b8 <SVCCTL_App_Notification+0x184>
 8006514:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006518:	d046      	beq.n	80065a8 <SVCCTL_App_Notification+0x174>
 800651a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800651e:	dc4b      	bgt.n	80065b8 <SVCCTL_App_Notification+0x184>
 8006520:	2b04      	cmp	r3, #4
 8006522:	d043      	beq.n	80065ac <SVCCTL_App_Notification+0x178>
 8006524:	2b04      	cmp	r3, #4
 8006526:	db47      	blt.n	80065b8 <SVCCTL_App_Notification+0x184>
 8006528:	f240 420a 	movw	r2, #1034	@ 0x40a
 800652c:	4293      	cmp	r3, r2
 800652e:	dc43      	bgt.n	80065b8 <SVCCTL_App_Notification+0x184>
 8006530:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006534:	dd40      	ble.n	80065b8 <SVCCTL_App_Notification+0x184>
 8006536:	f2a3 4301 	subw	r3, r3, #1025	@ 0x401
 800653a:	2b09      	cmp	r3, #9
 800653c:	d83c      	bhi.n	80065b8 <SVCCTL_App_Notification+0x184>
 800653e:	a201      	add	r2, pc, #4	@ (adr r2, 8006544 <SVCCTL_App_Notification+0x110>)
 8006540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006544:	08006595 	.word	0x08006595
 8006548:	0800656d 	.word	0x0800656d
 800654c:	080065b9 	.word	0x080065b9
 8006550:	080065b9 	.word	0x080065b9
 8006554:	080065b9 	.word	0x080065b9
 8006558:	080065b9 	.word	0x080065b9
 800655c:	080065b1 	.word	0x080065b1
 8006560:	080065b9 	.word	0x080065b9
 8006564:	08006581 	.word	0x08006581
 8006568:	080065b1 	.word	0x080065b1
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, CFG_FIXED_PIN);
 800656c:	4b15      	ldr	r3, [pc, #84]	@ (80065c4 <SVCCTL_App_Notification+0x190>)
 800656e:	8adb      	ldrh	r3, [r3, #22]
 8006570:	4916      	ldr	r1, [pc, #88]	@ (80065cc <SVCCTL_App_Notification+0x198>)
 8006572:	4618      	mov	r0, r3
 8006574:	f7fd ff48 	bl	8004408 <aci_gap_pass_key_resp>
 8006578:	4603      	mov	r3, r0
 800657a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          break;
 800657e:	e018      	b.n	80065b2 <SVCCTL_App_Notification+0x17e>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 8006580:	4b10      	ldr	r3, [pc, #64]	@ (80065c4 <SVCCTL_App_Notification+0x190>)
 8006582:	8adb      	ldrh	r3, [r3, #22]
 8006584:	2101      	movs	r1, #1
 8006586:	4618      	mov	r0, r3
 8006588:	f7fe f8e8 	bl	800475c <aci_gap_numeric_comparison_value_confirm_yesno>
 800658c:	4603      	mov	r3, r0
 800658e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          break;
 8006592:	e00e      	b.n	80065b2 <SVCCTL_App_Notification+0x17e>
          p_pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 8006594:	69fb      	ldr	r3, [r7, #28]
 8006596:	3302      	adds	r3, #2
 8006598:	61bb      	str	r3, [r7, #24]
          break;
 800659a:	e00a      	b.n	80065b2 <SVCCTL_App_Notification+0x17e>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 800659c:	4b09      	ldr	r3, [pc, #36]	@ (80065c4 <SVCCTL_App_Notification+0x190>)
 800659e:	8adb      	ldrh	r3, [r3, #22]
 80065a0:	4618      	mov	r0, r3
 80065a2:	f7fe fbee 	bl	8004d82 <aci_gatt_confirm_indication>
        break;
 80065a6:	e004      	b.n	80065b2 <SVCCTL_App_Notification+0x17e>
          break;
 80065a8:	bf00      	nop
 80065aa:	e005      	b.n	80065b8 <SVCCTL_App_Notification+0x184>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 80065ac:	bf00      	nop
 80065ae:	e003      	b.n	80065b8 <SVCCTL_App_Notification+0x184>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 80065b0:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 80065b2:	e001      	b.n	80065b8 <SVCCTL_App_Notification+0x184>
      break;
 80065b4:	bf00      	nop
 80065b6:	e000      	b.n	80065ba <SVCCTL_App_Notification+0x186>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 80065b8:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 80065ba:	2301      	movs	r3, #1
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3728      	adds	r7, #40	@ 0x28
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	20000220 	.word	0x20000220
 80065c8:	200002a4 	.word	0x200002a4
 80065cc:	0001b207 	.word	0x0001b207

080065d0 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b082      	sub	sp, #8
 80065d4:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 80065d6:	4b06      	ldr	r3, [pc, #24]	@ (80065f0 <Ble_Tl_Init+0x20>)
 80065d8:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 80065da:	4b06      	ldr	r3, [pc, #24]	@ (80065f4 <Ble_Tl_Init+0x24>)
 80065dc:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 80065de:	463b      	mov	r3, r7
 80065e0:	4619      	mov	r1, r3
 80065e2:	4805      	ldr	r0, [pc, #20]	@ (80065f8 <Ble_Tl_Init+0x28>)
 80065e4:	f7ff f89c 	bl	8005720 <hci_init>

  return;
 80065e8:	bf00      	nop
}
 80065ea:	3708      	adds	r7, #8
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}
 80065f0:	200300d8 	.word	0x200300d8
 80065f4:	080068fd 	.word	0x080068fd
 80065f8:	080068c5 	.word	0x080068c5

080065fc <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 80065fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80065fe:	b08d      	sub	sp, #52	@ 0x34
 8006600:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 8006602:	2300      	movs	r3, #0
 8006604:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8006606:	2392      	movs	r3, #146	@ 0x92
 8006608:	75fb      	strb	r3, [r7, #23]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 800660a:	f7fe fd4f 	bl	80050ac <hci_reset>
 800660e:	4603      	mov	r3, r0
 8006610:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 8006612:	f000 f8d7 	bl	80067c4 <BleGetBdAddress>
 8006616:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, (uint8_t*) p_bd_addr);
 8006618:	693a      	ldr	r2, [r7, #16]
 800661a:	2106      	movs	r1, #6
 800661c:	2000      	movs	r0, #0
 800661e:	f7fe fc05 	bl	8004e2c <aci_hal_write_config_data>
 8006622:	4603      	mov	r3, r0
 8006624:	75fb      	strb	r3, [r7, #23]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 8006626:	4a4a      	ldr	r2, [pc, #296]	@ (8006750 <Ble_Hci_Gap_Gatt_Init+0x154>)
 8006628:	2110      	movs	r1, #16
 800662a:	2018      	movs	r0, #24
 800662c:	f7fe fbfe 	bl	8004e2c <aci_hal_write_config_data>
 8006630:	4603      	mov	r3, r0
 8006632:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 8006634:	4a47      	ldr	r2, [pc, #284]	@ (8006754 <Ble_Hci_Gap_Gatt_Init+0x158>)
 8006636:	2110      	movs	r1, #16
 8006638:	2008      	movs	r0, #8
 800663a:	f7fe fbf7 	bl	8004e2c <aci_hal_write_config_data>
 800663e:	4603      	mov	r3, r0
 8006640:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 8006642:	2118      	movs	r1, #24
 8006644:	2001      	movs	r0, #1
 8006646:	f7fe fc76 	bl	8004f36 <aci_hal_set_tx_power_level>
 800664a:	4603      	mov	r3, r0
 800664c:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 800664e:	f7fe f8ec 	bl	800482a <aci_gatt_init>
 8006652:	4603      	mov	r3, r0
 8006654:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 8006656:	2300      	movs	r3, #0
 8006658:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800665a:	7bfb      	ldrb	r3, [r7, #15]
 800665c:	f043 0301 	orr.w	r3, r3, #1
 8006660:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 8006662:	7bfb      	ldrb	r3, [r7, #15]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d01f      	beq.n	80066a8 <Ble_Hci_Gap_Gatt_Init+0xac>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 8006668:	4b3b      	ldr	r3, [pc, #236]	@ (8006758 <Ble_Hci_Gap_Gatt_Init+0x15c>)
 800666a:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 800666c:	1dba      	adds	r2, r7, #6
 800666e:	7bf8      	ldrb	r0, [r7, #15]
 8006670:	1cbb      	adds	r3, r7, #2
 8006672:	9301      	str	r3, [sp, #4]
 8006674:	1d3b      	adds	r3, r7, #4
 8006676:	9300      	str	r3, [sp, #0]
 8006678:	4613      	mov	r3, r2
 800667a:	2207      	movs	r2, #7
 800667c:	2100      	movs	r1, #0
 800667e:	f7fd ff2a 	bl	80044d6 <aci_gap_init>
 8006682:	4603      	mov	r3, r0
 8006684:	75fb      	strb	r3, [r7, #23]
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 8006686:	88fc      	ldrh	r4, [r7, #6]
 8006688:	88bd      	ldrh	r5, [r7, #4]
 800668a:	68b8      	ldr	r0, [r7, #8]
 800668c:	f7f9 fd76 	bl	800017c <strlen>
 8006690:	4603      	mov	r3, r0
 8006692:	b2da      	uxtb	r2, r3
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	9300      	str	r3, [sp, #0]
 8006698:	4613      	mov	r3, r2
 800669a:	2200      	movs	r2, #0
 800669c:	4629      	mov	r1, r5
 800669e:	4620      	mov	r0, r4
 80066a0:	f7fe fac6 	bl	8004c30 <aci_gatt_update_char_value>
 80066a4:	4603      	mov	r3, r0
 80066a6:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 80066a8:	88f8      	ldrh	r0, [r7, #6]
 80066aa:	8879      	ldrh	r1, [r7, #2]
 80066ac:	463b      	mov	r3, r7
 80066ae:	9300      	str	r3, [sp, #0]
 80066b0:	2302      	movs	r3, #2
 80066b2:	2200      	movs	r2, #0
 80066b4:	f7fe fabc 	bl	8004c30 <aci_gatt_update_char_value>
 80066b8:	4603      	mov	r3, r0
 80066ba:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 80066bc:	2202      	movs	r2, #2
 80066be:	2102      	movs	r1, #2
 80066c0:	2000      	movs	r0, #0
 80066c2:	f7fe fd80 	bl	80051c6 <hci_le_set_default_phy>
 80066c6:	4603      	mov	r3, r0
 80066c8:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 80066ca:	4b24      	ldr	r3, [pc, #144]	@ (800675c <Ble_Hci_Gap_Gatt_Init+0x160>)
 80066cc:	2201      	movs	r2, #1
 80066ce:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 80066d0:	4b22      	ldr	r3, [pc, #136]	@ (800675c <Ble_Hci_Gap_Gatt_Init+0x160>)
 80066d2:	781b      	ldrb	r3, [r3, #0]
 80066d4:	4618      	mov	r0, r3
 80066d6:	f7fd fd7f 	bl	80041d8 <aci_gap_set_io_capability>
 80066da:	4603      	mov	r3, r0
 80066dc:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 80066de:	4b1f      	ldr	r3, [pc, #124]	@ (800675c <Ble_Hci_Gap_Gatt_Init+0x160>)
 80066e0:	2201      	movs	r2, #1
 80066e2:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 80066e4:	4b1d      	ldr	r3, [pc, #116]	@ (800675c <Ble_Hci_Gap_Gatt_Init+0x160>)
 80066e6:	2208      	movs	r2, #8
 80066e8:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 80066ea:	4b1c      	ldr	r3, [pc, #112]	@ (800675c <Ble_Hci_Gap_Gatt_Init+0x160>)
 80066ec:	2210      	movs	r2, #16
 80066ee:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 80066f0:	4b1a      	ldr	r3, [pc, #104]	@ (800675c <Ble_Hci_Gap_Gatt_Init+0x160>)
 80066f2:	2200      	movs	r2, #0
 80066f4:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 80066f6:	4b19      	ldr	r3, [pc, #100]	@ (800675c <Ble_Hci_Gap_Gatt_Init+0x160>)
 80066f8:	4a19      	ldr	r2, [pc, #100]	@ (8006760 <Ble_Hci_Gap_Gatt_Init+0x164>)
 80066fa:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 80066fc:	4b17      	ldr	r3, [pc, #92]	@ (800675c <Ble_Hci_Gap_Gatt_Init+0x160>)
 80066fe:	2200      	movs	r2, #0
 8006700:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 8006702:	4b16      	ldr	r3, [pc, #88]	@ (800675c <Ble_Hci_Gap_Gatt_Init+0x160>)
 8006704:	789c      	ldrb	r4, [r3, #2]
 8006706:	4b15      	ldr	r3, [pc, #84]	@ (800675c <Ble_Hci_Gap_Gatt_Init+0x160>)
 8006708:	785d      	ldrb	r5, [r3, #1]
 800670a:	4b14      	ldr	r3, [pc, #80]	@ (800675c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800670c:	791b      	ldrb	r3, [r3, #4]
 800670e:	4a13      	ldr	r2, [pc, #76]	@ (800675c <Ble_Hci_Gap_Gatt_Init+0x160>)
 8006710:	7952      	ldrb	r2, [r2, #5]
 8006712:	4912      	ldr	r1, [pc, #72]	@ (800675c <Ble_Hci_Gap_Gatt_Init+0x160>)
 8006714:	78c9      	ldrb	r1, [r1, #3]
 8006716:	4811      	ldr	r0, [pc, #68]	@ (800675c <Ble_Hci_Gap_Gatt_Init+0x160>)
 8006718:	6880      	ldr	r0, [r0, #8]
 800671a:	2600      	movs	r6, #0
 800671c:	9604      	str	r6, [sp, #16]
 800671e:	9003      	str	r0, [sp, #12]
 8006720:	9102      	str	r1, [sp, #8]
 8006722:	9201      	str	r2, [sp, #4]
 8006724:	9300      	str	r3, [sp, #0]
 8006726:	2300      	movs	r3, #0
 8006728:	2201      	movs	r2, #1
 800672a:	4629      	mov	r1, r5
 800672c:	4620      	mov	r0, r4
 800672e:	f7fd fda7 	bl	8004280 <aci_gap_set_authentication_requirement>
 8006732:	4603      	mov	r3, r0
 8006734:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 8006736:	4b09      	ldr	r3, [pc, #36]	@ (800675c <Ble_Hci_Gap_Gatt_Init+0x160>)
 8006738:	789b      	ldrb	r3, [r3, #2]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d003      	beq.n	8006746 <Ble_Hci_Gap_Gatt_Init+0x14a>
  {
    ret = aci_gap_configure_whitelist();
 800673e:	f7fd ffe9 	bl	8004714 <aci_gap_configure_filter_accept_list>
 8006742:	4603      	mov	r3, r0
 8006744:	75fb      	strb	r3, [r7, #23]
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
}
 8006746:	bf00      	nop
 8006748:	371c      	adds	r7, #28
 800674a:	46bd      	mov	sp, r7
 800674c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800674e:	bf00      	nop
 8006750:	0800799c 	.word	0x0800799c
 8006754:	080079ac 	.word	0x080079ac
 8006758:	080077dc 	.word	0x080077dc
 800675c:	20000220 	.word	0x20000220
 8006760:	0001b207 	.word	0x0001b207

08006764 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b08c      	sub	sp, #48	@ 0x30
 8006768:	af08      	add	r7, sp, #32
 800676a:	4603      	mov	r3, r0
 800676c:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800676e:	2392      	movs	r3, #146	@ 0x92
 8006770:	73fb      	strb	r3, [r7, #15]

  BleApplicationContext.Device_Connection_Status = NewStatus;
 8006772:	4a12      	ldr	r2, [pc, #72]	@ (80067bc <Adv_Request+0x58>)
 8006774:	79fb      	ldrb	r3, [r7, #7]
 8006776:	f882 3080 	strb.w	r3, [r2, #128]	@ 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_TYPE,
 800677a:	2300      	movs	r3, #0
 800677c:	9306      	str	r3, [sp, #24]
 800677e:	2300      	movs	r3, #0
 8006780:	9305      	str	r3, [sp, #20]
 8006782:	2300      	movs	r3, #0
 8006784:	9304      	str	r3, [sp, #16]
 8006786:	2300      	movs	r3, #0
 8006788:	9303      	str	r3, [sp, #12]
 800678a:	2300      	movs	r3, #0
 800678c:	9302      	str	r3, [sp, #8]
 800678e:	2300      	movs	r3, #0
 8006790:	9301      	str	r3, [sp, #4]
 8006792:	2300      	movs	r3, #0
 8006794:	9300      	str	r3, [sp, #0]
 8006796:	2300      	movs	r3, #0
 8006798:	22a0      	movs	r2, #160	@ 0xa0
 800679a:	2180      	movs	r1, #128	@ 0x80
 800679c:	2000      	movs	r0, #0
 800679e:	f7fd fc21 	bl	8003fe4 <aci_gap_set_discoverable>
 80067a2:	4603      	mov	r3, r0
 80067a4:	73fb      	strb	r3, [r7, #15]
/* USER CODE BEGIN Adv_Request_1*/

/* USER CODE END Adv_Request_1*/

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 80067a6:	4906      	ldr	r1, [pc, #24]	@ (80067c0 <Adv_Request+0x5c>)
 80067a8:	2013      	movs	r0, #19
 80067aa:	f7fd ff41 	bl	8004630 <aci_gap_update_adv_data>
 80067ae:	4603      	mov	r3, r0
 80067b0:	73fb      	strb	r3, [r7, #15]
  else
  {
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
  }

  return;
 80067b2:	bf00      	nop
}
 80067b4:	3710      	adds	r7, #16
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bd80      	pop	{r7, pc}
 80067ba:	bf00      	nop
 80067bc:	20000220 	.word	0x20000220
 80067c0:	20000014 	.word	0x20000014

080067c4 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b086      	sub	sp, #24
 80067c8:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 80067ca:	f7ff fdab 	bl	8006324 <LL_FLASH_GetUDN>
 80067ce:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 80067d0:	693b      	ldr	r3, [r7, #16]
 80067d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067d6:	d023      	beq.n	8006820 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 80067d8:	f7ff fdbc 	bl	8006354 <LL_FLASH_GetSTCompanyID>
 80067dc:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 80067de:	f7ff fdad 	bl	800633c <LL_FLASH_GetDeviceID>
 80067e2:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	b2da      	uxtb	r2, r3
 80067e8:	4b16      	ldr	r3, [pc, #88]	@ (8006844 <BleGetBdAddress+0x80>)
 80067ea:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	0a1b      	lsrs	r3, r3, #8
 80067f0:	b2da      	uxtb	r2, r3
 80067f2:	4b14      	ldr	r3, [pc, #80]	@ (8006844 <BleGetBdAddress+0x80>)
 80067f4:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	b2da      	uxtb	r2, r3
 80067fa:	4b12      	ldr	r3, [pc, #72]	@ (8006844 <BleGetBdAddress+0x80>)
 80067fc:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	b2da      	uxtb	r2, r3
 8006802:	4b10      	ldr	r3, [pc, #64]	@ (8006844 <BleGetBdAddress+0x80>)
 8006804:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	0a1b      	lsrs	r3, r3, #8
 800680a:	b2da      	uxtb	r2, r3
 800680c:	4b0d      	ldr	r3, [pc, #52]	@ (8006844 <BleGetBdAddress+0x80>)
 800680e:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	0c1b      	lsrs	r3, r3, #16
 8006814:	b2da      	uxtb	r2, r3
 8006816:	4b0b      	ldr	r3, [pc, #44]	@ (8006844 <BleGetBdAddress+0x80>)
 8006818:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 800681a:	4b0a      	ldr	r3, [pc, #40]	@ (8006844 <BleGetBdAddress+0x80>)
 800681c:	617b      	str	r3, [r7, #20]
 800681e:	e00b      	b.n	8006838 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 8006820:	2000      	movs	r0, #0
 8006822:	f7ff fc99 	bl	8006158 <OTP_Read>
 8006826:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d002      	beq.n	8006834 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	617b      	str	r3, [r7, #20]
 8006832:	e001      	b.n	8006838 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 8006834:	4b04      	ldr	r3, [pc, #16]	@ (8006848 <BleGetBdAddress+0x84>)
 8006836:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 8006838:	697b      	ldr	r3, [r7, #20]
}
 800683a:	4618      	mov	r0, r3
 800683c:	3718      	adds	r7, #24
 800683e:	46bd      	mov	sp, r7
 8006840:	bd80      	pop	{r7, pc}
 8006842:	bf00      	nop
 8006844:	20000218 	.word	0x20000218
 8006848:	08007994 	.word	0x08007994

0800684c <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b082      	sub	sp, #8
 8006850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 8006852:	4b0a      	ldr	r3, [pc, #40]	@ (800687c <Adv_Cancel+0x30>)
 8006854:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006858:	2b05      	cmp	r3, #5
 800685a:	d00a      	beq.n	8006872 <Adv_Cancel+0x26>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800685c:	2392      	movs	r3, #146	@ 0x92
 800685e:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 8006860:	f7fd fb9c 	bl	8003f9c <aci_gap_set_non_discoverable>
 8006864:	4603      	mov	r3, r0
 8006866:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8006868:	4b04      	ldr	r3, [pc, #16]	@ (800687c <Adv_Cancel+0x30>)
 800686a:	2200      	movs	r2, #0
 800686c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 8006870:	bf00      	nop
 8006872:	bf00      	nop
}
 8006874:	3708      	adds	r7, #8
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}
 800687a:	bf00      	nop
 800687c:	20000220 	.word	0x20000220

08006880 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b082      	sub	sp, #8
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8006888:	2100      	movs	r1, #0
 800688a:	2002      	movs	r0, #2
 800688c:	f000 fe02 	bl	8007494 <UTIL_SEQ_SetTask>

  return;
 8006890:	bf00      	nop
}
 8006892:	3708      	adds	r7, #8
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}

08006898 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b082      	sub	sp, #8
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 80068a0:	2001      	movs	r0, #1
 80068a2:	f000 fe63 	bl	800756c <UTIL_SEQ_SetEvt>

  return;
 80068a6:	bf00      	nop
}
 80068a8:	3708      	adds	r7, #8
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bd80      	pop	{r7, pc}

080068ae <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 80068ae:	b580      	push	{r7, lr}
 80068b0:	b082      	sub	sp, #8
 80068b2:	af00      	add	r7, sp, #0
 80068b4:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 80068b6:	2001      	movs	r0, #1
 80068b8:	f000 fe78 	bl	80075ac <UTIL_SEQ_WaitEvt>

  return;
 80068bc:	bf00      	nop
}
 80068be:	3708      	adds	r7, #8
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}

080068c4 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b084      	sub	sp, #16
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	3308      	adds	r3, #8
 80068d6:	4618      	mov	r0, r3
 80068d8:	f7fe fddc 	bl	8005494 <SVCCTL_UserEvtRx>
 80068dc:	4603      	mov	r3, r0
 80068de:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 80068e0:	7afb      	ldrb	r3, [r7, #11]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d003      	beq.n	80068ee <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2201      	movs	r2, #1
 80068ea:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 80068ec:	e003      	b.n	80068f6 <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2200      	movs	r2, #0
 80068f2:	701a      	strb	r2, [r3, #0]
  return;
 80068f4:	bf00      	nop
}
 80068f6:	3710      	adds	r7, #16
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}

080068fc <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b084      	sub	sp, #16
 8006900:	af00      	add	r7, sp, #0
 8006902:	4603      	mov	r3, r0
 8006904:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 8006906:	79fb      	ldrb	r3, [r7, #7]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d002      	beq.n	8006912 <BLE_StatusNot+0x16>
 800690c:	2b01      	cmp	r3, #1
 800690e:	d006      	beq.n	800691e <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 8006910:	e00b      	b.n	800692a <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8006912:	2307      	movs	r3, #7
 8006914:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 8006916:	68f8      	ldr	r0, [r7, #12]
 8006918:	f000 fde8 	bl	80074ec <UTIL_SEQ_PauseTask>
      break;
 800691c:	e005      	b.n	800692a <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800691e:	2307      	movs	r3, #7
 8006920:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 8006922:	68f8      	ldr	r0, [r7, #12]
 8006924:	f000 fe02 	bl	800752c <UTIL_SEQ_ResumeTask>
      break;
 8006928:	bf00      	nop
  }

  return;
 800692a:	bf00      	nop
}
 800692c:	3710      	adds	r7, #16
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}
	...

08006934 <myTask>:
static void Custom_Mycharnotify_Send_Notification(void);

/* USER CODE BEGIN PFP */
int a = 0;

void myTask(void) {
 8006934:	b580      	push	{r7, lr}
 8006936:	af00      	add	r7, sp, #0
  if(!HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)) {
 8006938:	2110      	movs	r1, #16
 800693a:	480f      	ldr	r0, [pc, #60]	@ (8006978 <myTask+0x44>)
 800693c:	f7fb faf6 	bl	8001f2c <HAL_GPIO_ReadPin>
 8006940:	4603      	mov	r3, r0
 8006942:	2b00      	cmp	r3, #0
 8006944:	d111      	bne.n	800696a <myTask+0x36>
    a++;
 8006946:	4b0d      	ldr	r3, [pc, #52]	@ (800697c <myTask+0x48>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	3301      	adds	r3, #1
 800694c:	4a0b      	ldr	r2, [pc, #44]	@ (800697c <myTask+0x48>)
 800694e:	6013      	str	r3, [r2, #0]
    a = 31;
 8006950:	4b0a      	ldr	r3, [pc, #40]	@ (800697c <myTask+0x48>)
 8006952:	221f      	movs	r2, #31
 8006954:	601a      	str	r2, [r3, #0]
    UpdateCharData[0] = a;  // UpdateCharData ????
 8006956:	4b09      	ldr	r3, [pc, #36]	@ (800697c <myTask+0x48>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	b2da      	uxtb	r2, r3
 800695c:	4b08      	ldr	r3, [pc, #32]	@ (8006980 <myTask+0x4c>)
 800695e:	701a      	strb	r2, [r3, #0]
    UpdateCharData[1] = 11;  // UpdateCharData ????
 8006960:	4b07      	ldr	r3, [pc, #28]	@ (8006980 <myTask+0x4c>)
 8006962:	220b      	movs	r2, #11
 8006964:	705a      	strb	r2, [r3, #1]

    Custom_Mycharnotify_Update_Char();
 8006966:	f000 f845 	bl	80069f4 <Custom_Mycharnotify_Update_Char>
  }
  UTIL_SEQ_SetTask(1 << CFG_TASK_MY_TASK, CFG_SCH_PRIO_0);
 800696a:	2100      	movs	r1, #0
 800696c:	2004      	movs	r0, #4
 800696e:	f000 fd91 	bl	8007494 <UTIL_SEQ_SetTask>
}
 8006972:	bf00      	nop
 8006974:	bd80      	pop	{r7, pc}
 8006976:	bf00      	nop
 8006978:	48000800 	.word	0x48000800
 800697c:	200003a0 	.word	0x200003a0
 8006980:	200002a8 	.word	0x200002a8

08006984 <Custom_STM_App_Notification>:
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_1 */

  /* USER CODE END CUSTOM_STM_App_Notification_1 */
  switch (pNotification->Custom_Evt_Opcode)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	781b      	ldrb	r3, [r3, #0]
 8006990:	2b03      	cmp	r3, #3
 8006992:	d80b      	bhi.n	80069ac <Custom_STM_App_Notification+0x28>
 8006994:	a201      	add	r2, pc, #4	@ (adr r2, 800699c <Custom_STM_App_Notification+0x18>)
 8006996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800699a:	bf00      	nop
 800699c:	080069ad 	.word	0x080069ad
 80069a0:	080069ad 	.word	0x080069ad
 80069a4:	080069ad 	.word	0x080069ad
 80069a8:	080069ad 	.word	0x080069ad

    default:
      /* USER CODE BEGIN CUSTOM_STM_App_Notification_default */

      /* USER CODE END CUSTOM_STM_App_Notification_default */
      break;
 80069ac:	bf00      	nop
  }
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

  /* USER CODE END CUSTOM_STM_App_Notification_2 */
  return;
 80069ae:	bf00      	nop
}
 80069b0:	370c      	adds	r7, #12
 80069b2:	46bd      	mov	sp, r7
 80069b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b8:	4770      	bx	lr
 80069ba:	bf00      	nop

080069bc <Custom_APP_Notification>:

void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 80069bc:	b480      	push	{r7}
 80069be:	b083      	sub	sp, #12
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_APP_Notification_1 */

  /* USER CODE END CUSTOM_APP_Notification_1 */

  switch (pNotification->Custom_Evt_Opcode)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	781b      	ldrb	r3, [r3, #0]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d002      	beq.n	80069d2 <Custom_APP_Notification+0x16>
 80069cc:	2b01      	cmp	r3, #1
 80069ce:	d002      	beq.n	80069d6 <Custom_APP_Notification+0x1a>

    default:
      /* USER CODE BEGIN CUSTOM_APP_Notification_default */

      /* USER CODE END CUSTOM_APP_Notification_default */
      break;
 80069d0:	e002      	b.n	80069d8 <Custom_APP_Notification+0x1c>
      break;
 80069d2:	bf00      	nop
 80069d4:	e000      	b.n	80069d8 <Custom_APP_Notification+0x1c>
      break;
 80069d6:	bf00      	nop

  /* USER CODE BEGIN CUSTOM_APP_Notification_2 */

  /* USER CODE END CUSTOM_APP_Notification_2 */

  return;
 80069d8:	bf00      	nop
}
 80069da:	370c      	adds	r7, #12
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr

080069e4 <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 80069e4:	b480      	push	{r7}
 80069e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CUSTOM_APP_Init */

  /* USER CODE END CUSTOM_APP_Init */
  return;
 80069e8:	bf00      	nop
}
 80069ea:	46bd      	mov	sp, r7
 80069ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f0:	4770      	bx	lr
	...

080069f4 <Custom_Mycharnotify_Update_Char>:
 *
 *************************************************************/

/* myBLE */
void Custom_Mycharnotify_Update_Char(void) /* Property Read */
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	af00      	add	r7, sp, #0
  uint8_t updateflag = 0;
 80069fa:	2300      	movs	r3, #0
 80069fc:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN Mycharnotify_UC_1*/

  /* USER CODE END Mycharnotify_UC_1*/

  if (updateflag != 0)
 80069fe:	79fb      	ldrb	r3, [r7, #7]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d004      	beq.n	8006a0e <Custom_Mycharnotify_Update_Char+0x1a>
  {
    Custom_STM_App_Update_Char(CUSTOM_STM_MYCHARNOTIFY, (uint8_t *)UpdateCharData);
 8006a04:	4904      	ldr	r1, [pc, #16]	@ (8006a18 <Custom_Mycharnotify_Update_Char+0x24>)
 8006a06:	2001      	movs	r0, #1
 8006a08:	f000 f964 	bl	8006cd4 <Custom_STM_App_Update_Char>
  }

  /* USER CODE BEGIN Mycharnotify_UC_Last*/

  /* USER CODE END Mycharnotify_UC_Last*/
  return;
 8006a0c:	bf00      	nop
 8006a0e:	bf00      	nop
}
 8006a10:	3708      	adds	r7, #8
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}
 8006a16:	bf00      	nop
 8006a18:	200002a8 	.word	0x200002a8

08006a1c <Custom_STM_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b08c      	sub	sp, #48	@ 0x30
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  Custom_STM_App_Notification_evt_t     Notification;
  /* USER CODE BEGIN Custom_STM_Event_Handler_1 */

  /* USER CODE END Custom_STM_Event_Handler_1 */

  return_value = SVCCTL_EvtNotAck;
 8006a24:	2300      	movs	r3, #0
 8006a26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	3301      	adds	r3, #1
 8006a2e:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (event_pckt->evt)
 8006a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a32:	781b      	ldrb	r3, [r3, #0]
 8006a34:	2bff      	cmp	r3, #255	@ 0xff
 8006a36:	f040 808e 	bne.w	8006b56 <Custom_STM_Event_Handler+0x13a>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 8006a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a3c:	3302      	adds	r3, #2
 8006a3e:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (blecore_evt->ecode)
 8006a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a42:	881b      	ldrh	r3, [r3, #0]
 8006a44:	b29b      	uxth	r3, r3
 8006a46:	f6a3 4301 	subw	r3, r3, #3073	@ 0xc01
 8006a4a:	2b1a      	cmp	r3, #26
 8006a4c:	d87f      	bhi.n	8006b4e <Custom_STM_Event_Handler+0x132>
 8006a4e:	a201      	add	r2, pc, #4	@ (adr r2, 8006a54 <Custom_STM_Event_Handler+0x38>)
 8006a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a54:	08006ac1 	.word	0x08006ac1
 8006a58:	08006b4f 	.word	0x08006b4f
 8006a5c:	08006b4f 	.word	0x08006b4f
 8006a60:	08006b4f 	.word	0x08006b4f
 8006a64:	08006b4f 	.word	0x08006b4f
 8006a68:	08006b4f 	.word	0x08006b4f
 8006a6c:	08006b4f 	.word	0x08006b4f
 8006a70:	08006b4f 	.word	0x08006b4f
 8006a74:	08006b4f 	.word	0x08006b4f
 8006a78:	08006b4f 	.word	0x08006b4f
 8006a7c:	08006b4f 	.word	0x08006b4f
 8006a80:	08006b4f 	.word	0x08006b4f
 8006a84:	08006b4f 	.word	0x08006b4f
 8006a88:	08006b4f 	.word	0x08006b4f
 8006a8c:	08006b4f 	.word	0x08006b4f
 8006a90:	08006b4f 	.word	0x08006b4f
 8006a94:	08006b4f 	.word	0x08006b4f
 8006a98:	08006b4f 	.word	0x08006b4f
 8006a9c:	08006b4f 	.word	0x08006b4f
 8006aa0:	08006b4f 	.word	0x08006b4f
 8006aa4:	08006b4f 	.word	0x08006b4f
 8006aa8:	08006b4f 	.word	0x08006b4f
 8006aac:	08006b4f 	.word	0x08006b4f
 8006ab0:	08006b4f 	.word	0x08006b4f
 8006ab4:	08006b4f 	.word	0x08006b4f
 8006ab8:	08006b4f 	.word	0x08006b4f
 8006abc:	08006b31 	.word	0x08006b31
      {
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
          /* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 8006ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac2:	3302      	adds	r3, #2
 8006ac4:	61fb      	str	r3, [r7, #28]
          if (attribute_modified->Attr_Handle == (CustomContext.CustomMycharnotifyHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 8006ac6:	69fb      	ldr	r3, [r7, #28]
 8006ac8:	885b      	ldrh	r3, [r3, #2]
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	461a      	mov	r2, r3
 8006ace:	4b25      	ldr	r3, [pc, #148]	@ (8006b64 <Custom_STM_Event_Handler+0x148>)
 8006ad0:	889b      	ldrh	r3, [r3, #4]
 8006ad2:	3302      	adds	r3, #2
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d119      	bne.n	8006b0c <Custom_STM_Event_Handler+0xf0>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_2 */

            /* USER CODE END CUSTOM_STM_Service_1_Char_2 */
            switch (attribute_modified->Attr_Data[0])
 8006ade:	69fb      	ldr	r3, [r7, #28]
 8006ae0:	7a1b      	ldrb	r3, [r3, #8]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d002      	beq.n	8006aec <Custom_STM_Event_Handler+0xd0>
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	d008      	beq.n	8006afc <Custom_STM_Event_Handler+0xe0>

              default:
                /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_2_default */

                /* USER CODE END CUSTOM_STM_Service_1_Char_2_default */
              break;
 8006aea:	e020      	b.n	8006b2e <Custom_STM_Event_Handler+0x112>
                Notification.Custom_Evt_Opcode = CUSTOM_STM_MYCHARNOTIFY_NOTIFY_DISABLED_EVT;
 8006aec:	2302      	movs	r3, #2
 8006aee:	723b      	strb	r3, [r7, #8]
                Custom_STM_App_Notification(&Notification);
 8006af0:	f107 0308 	add.w	r3, r7, #8
 8006af4:	4618      	mov	r0, r3
 8006af6:	f7ff ff45 	bl	8006984 <Custom_STM_App_Notification>
                break;
 8006afa:	e018      	b.n	8006b2e <Custom_STM_Event_Handler+0x112>
                Notification.Custom_Evt_Opcode = CUSTOM_STM_MYCHARNOTIFY_NOTIFY_ENABLED_EVT;
 8006afc:	2301      	movs	r3, #1
 8006afe:	723b      	strb	r3, [r7, #8]
                Custom_STM_App_Notification(&Notification);
 8006b00:	f107 0308 	add.w	r3, r7, #8
 8006b04:	4618      	mov	r0, r3
 8006b06:	f7ff ff3d 	bl	8006984 <Custom_STM_App_Notification>
                break;
 8006b0a:	e010      	b.n	8006b2e <Custom_STM_Event_Handler+0x112>
            }
          }  /* if (attribute_modified->Attr_Handle == (CustomContext.CustomMycharnotifyHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))*/

          else if (attribute_modified->Attr_Handle == (CustomContext.CustomMycharwriteHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 8006b0c:	69fb      	ldr	r3, [r7, #28]
 8006b0e:	885b      	ldrh	r3, [r3, #2]
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	461a      	mov	r2, r3
 8006b14:	4b13      	ldr	r3, [pc, #76]	@ (8006b64 <Custom_STM_Event_Handler+0x148>)
 8006b16:	885b      	ldrh	r3, [r3, #2]
 8006b18:	3301      	adds	r3, #1
 8006b1a:	429a      	cmp	r2, r3
 8006b1c:	d119      	bne.n	8006b52 <Custom_STM_Event_Handler+0x136>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
            HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8006b24:	2120      	movs	r1, #32
 8006b26:	4810      	ldr	r0, [pc, #64]	@ (8006b68 <Custom_STM_Event_Handler+0x14c>)
 8006b28:	f7fb fa30 	bl	8001f8c <HAL_GPIO_TogglePin>
            /* USER CODE END CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
          } /* if (attribute_modified->Attr_Handle == (CustomContext.CustomMycharwriteHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))*/
          /* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */

          /* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */
          break;
 8006b2c:	e011      	b.n	8006b52 <Custom_STM_Event_Handler+0x136>
 8006b2e:	e010      	b.n	8006b52 <Custom_STM_Event_Handler+0x136>
		case ACI_GATT_NOTIFICATION_COMPLETE_VSEVT_CODE:
        {
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */
          notification_complete = (aci_gatt_notification_complete_event_rp0*)blecore_evt->data;
 8006b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b32:	3302      	adds	r3, #2
 8006b34:	623b      	str	r3, [r7, #32]
          Notification.Custom_Evt_Opcode = CUSTOM_STM_NOTIFICATION_COMPLETE_EVT;
 8006b36:	2303      	movs	r3, #3
 8006b38:	723b      	strb	r3, [r7, #8]
          Notification.AttrHandle = notification_complete->Attr_Handle;
 8006b3a:	6a3b      	ldr	r3, [r7, #32]
 8006b3c:	881b      	ldrh	r3, [r3, #0]
 8006b3e:	b29b      	uxth	r3, r3
 8006b40:	833b      	strh	r3, [r7, #24]
          Custom_STM_App_Notification(&Notification);
 8006b42:	f107 0308 	add.w	r3, r7, #8
 8006b46:	4618      	mov	r0, r3
 8006b48:	f7ff ff1c 	bl	8006984 <Custom_STM_App_Notification>
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */
          break;
 8006b4c:	e002      	b.n	8006b54 <Custom_STM_Event_Handler+0x138>
        /* USER CODE END BLECORE_EVT */
        default:
          /* USER CODE BEGIN EVT_DEFAULT */

          /* USER CODE END EVT_DEFAULT */
          break;
 8006b4e:	bf00      	nop
 8006b50:	e002      	b.n	8006b58 <Custom_STM_Event_Handler+0x13c>
          break;
 8006b52:	bf00      	nop
      }
      /* USER CODE BEGIN EVT_VENDOR*/

      /* USER CODE END EVT_VENDOR*/
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8006b54:	e000      	b.n	8006b58 <Custom_STM_Event_Handler+0x13c>

    default:
      /* USER CODE BEGIN EVENT_PCKT*/

      /* USER CODE END EVENT_PCKT*/
      break;
 8006b56:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_Event_Handler_2 */

  /* USER CODE END Custom_STM_Event_Handler_2 */

  return(return_value);
 8006b58:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}/* end Custom_STM_Event_Handler */
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	3730      	adds	r7, #48	@ 0x30
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bd80      	pop	{r7, pc}
 8006b64:	200003a4 	.word	0x200003a4
 8006b68:	48000400 	.word	0x48000400

08006b6c <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b08c      	sub	sp, #48	@ 0x30
 8006b70:	af06      	add	r7, sp, #24

  Char_UUID_t  uuid;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8006b72:	2392      	movs	r3, #146	@ 0x92
 8006b74:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END SVCCTL_InitCustomSvc_1 */

  /**
   *  Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 8006b76:	4851      	ldr	r0, [pc, #324]	@ (8006cbc <SVCCTL_InitCustomSvc+0x150>)
 8006b78:	f7fe fc72 	bl	8005460 <SVCCTL_RegisterSvcHandler>
   *                              = 7
   *
   * This value doesn't take into account number of descriptors manually added
   * In case of descriptors added, please update the max_attr_record value accordingly in the next SVCCTL_InitService User Section
   */
  max_attr_record = 7;
 8006b7c:	2307      	movs	r3, #7
 8006b7e:	75bb      	strb	r3, [r7, #22]
  /* USER CODE BEGIN SVCCTL_InitService */
  /* max_attr_record to be updated if descriptors have been added */

  /* USER CODE END SVCCTL_InitService */

  COPY_MYBLE_UUID(uuid.Char_UUID_128);
 8006b80:	238f      	movs	r3, #143	@ 0x8f
 8006b82:	713b      	strb	r3, [r7, #4]
 8006b84:	23e5      	movs	r3, #229	@ 0xe5
 8006b86:	717b      	strb	r3, [r7, #5]
 8006b88:	23b3      	movs	r3, #179	@ 0xb3
 8006b8a:	71bb      	strb	r3, [r7, #6]
 8006b8c:	23d5      	movs	r3, #213	@ 0xd5
 8006b8e:	71fb      	strb	r3, [r7, #7]
 8006b90:	232e      	movs	r3, #46	@ 0x2e
 8006b92:	723b      	strb	r3, [r7, #8]
 8006b94:	237f      	movs	r3, #127	@ 0x7f
 8006b96:	727b      	strb	r3, [r7, #9]
 8006b98:	234a      	movs	r3, #74	@ 0x4a
 8006b9a:	72bb      	strb	r3, [r7, #10]
 8006b9c:	2398      	movs	r3, #152	@ 0x98
 8006b9e:	72fb      	strb	r3, [r7, #11]
 8006ba0:	232a      	movs	r3, #42	@ 0x2a
 8006ba2:	733b      	strb	r3, [r7, #12]
 8006ba4:	2348      	movs	r3, #72	@ 0x48
 8006ba6:	737b      	strb	r3, [r7, #13]
 8006ba8:	237a      	movs	r3, #122	@ 0x7a
 8006baa:	73bb      	strb	r3, [r7, #14]
 8006bac:	23cc      	movs	r3, #204	@ 0xcc
 8006bae:	73fb      	strb	r3, [r7, #15]
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	743b      	strb	r3, [r7, #16]
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	747b      	strb	r3, [r7, #17]
 8006bb8:	2300      	movs	r3, #0
 8006bba:	74bb      	strb	r3, [r7, #18]
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_service(UUID_TYPE_128,
 8006bc0:	7dbb      	ldrb	r3, [r7, #22]
 8006bc2:	1d39      	adds	r1, r7, #4
 8006bc4:	4a3e      	ldr	r2, [pc, #248]	@ (8006cc0 <SVCCTL_InitCustomSvc+0x154>)
 8006bc6:	9200      	str	r2, [sp, #0]
 8006bc8:	2201      	movs	r2, #1
 8006bca:	2002      	movs	r0, #2
 8006bcc:	f7fd fe52 	bl	8004874 <aci_gatt_add_service>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	75fb      	strb	r3, [r7, #23]
  }

  /**
   *  myCharWrite
   */
  COPY_MYCHARWRITE_UUID(uuid.Char_UUID_128);
 8006bd4:	2319      	movs	r3, #25
 8006bd6:	713b      	strb	r3, [r7, #4]
 8006bd8:	23ed      	movs	r3, #237	@ 0xed
 8006bda:	717b      	strb	r3, [r7, #5]
 8006bdc:	2382      	movs	r3, #130	@ 0x82
 8006bde:	71bb      	strb	r3, [r7, #6]
 8006be0:	23ae      	movs	r3, #174	@ 0xae
 8006be2:	71fb      	strb	r3, [r7, #7]
 8006be4:	23ed      	movs	r3, #237	@ 0xed
 8006be6:	723b      	strb	r3, [r7, #8]
 8006be8:	2321      	movs	r3, #33	@ 0x21
 8006bea:	727b      	strb	r3, [r7, #9]
 8006bec:	234c      	movs	r3, #76	@ 0x4c
 8006bee:	72bb      	strb	r3, [r7, #10]
 8006bf0:	239d      	movs	r3, #157	@ 0x9d
 8006bf2:	72fb      	strb	r3, [r7, #11]
 8006bf4:	2341      	movs	r3, #65	@ 0x41
 8006bf6:	733b      	strb	r3, [r7, #12]
 8006bf8:	2345      	movs	r3, #69	@ 0x45
 8006bfa:	737b      	strb	r3, [r7, #13]
 8006bfc:	2322      	movs	r3, #34	@ 0x22
 8006bfe:	73bb      	strb	r3, [r7, #14]
 8006c00:	238e      	movs	r3, #142	@ 0x8e
 8006c02:	73fb      	strb	r3, [r7, #15]
 8006c04:	2300      	movs	r3, #0
 8006c06:	743b      	strb	r3, [r7, #16]
 8006c08:	2300      	movs	r3, #0
 8006c0a:	747b      	strb	r3, [r7, #17]
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	74bb      	strb	r3, [r7, #18]
 8006c10:	2300      	movs	r3, #0
 8006c12:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomMybleHdle,
 8006c14:	4b2a      	ldr	r3, [pc, #168]	@ (8006cc0 <SVCCTL_InitCustomSvc+0x154>)
 8006c16:	8818      	ldrh	r0, [r3, #0]
 8006c18:	4b2a      	ldr	r3, [pc, #168]	@ (8006cc4 <SVCCTL_InitCustomSvc+0x158>)
 8006c1a:	781b      	ldrb	r3, [r3, #0]
 8006c1c:	4619      	mov	r1, r3
 8006c1e:	1d3a      	adds	r2, r7, #4
 8006c20:	4b29      	ldr	r3, [pc, #164]	@ (8006cc8 <SVCCTL_InitCustomSvc+0x15c>)
 8006c22:	9305      	str	r3, [sp, #20]
 8006c24:	2300      	movs	r3, #0
 8006c26:	9304      	str	r3, [sp, #16]
 8006c28:	2310      	movs	r3, #16
 8006c2a:	9303      	str	r3, [sp, #12]
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	9302      	str	r3, [sp, #8]
 8006c30:	2300      	movs	r3, #0
 8006c32:	9301      	str	r3, [sp, #4]
 8006c34:	2308      	movs	r3, #8
 8006c36:	9300      	str	r3, [sp, #0]
 8006c38:	460b      	mov	r3, r1
 8006c3a:	2102      	movs	r1, #2
 8006c3c:	f7fd fef0 	bl	8004a20 <aci_gatt_add_char>
 8006c40:	4603      	mov	r3, r0
 8006c42:	75fb      	strb	r3, [r7, #23]

  /* USER CODE END SVCCTL_Init_Service1_Char1 */
  /**
   *  myCharNotify
   */
  COPY_MYCHARNOTIFY_UUID(uuid.Char_UUID_128);
 8006c44:	2319      	movs	r3, #25
 8006c46:	713b      	strb	r3, [r7, #4]
 8006c48:	23ed      	movs	r3, #237	@ 0xed
 8006c4a:	717b      	strb	r3, [r7, #5]
 8006c4c:	2382      	movs	r3, #130	@ 0x82
 8006c4e:	71bb      	strb	r3, [r7, #6]
 8006c50:	23ae      	movs	r3, #174	@ 0xae
 8006c52:	71fb      	strb	r3, [r7, #7]
 8006c54:	23ed      	movs	r3, #237	@ 0xed
 8006c56:	723b      	strb	r3, [r7, #8]
 8006c58:	2321      	movs	r3, #33	@ 0x21
 8006c5a:	727b      	strb	r3, [r7, #9]
 8006c5c:	234c      	movs	r3, #76	@ 0x4c
 8006c5e:	72bb      	strb	r3, [r7, #10]
 8006c60:	239d      	movs	r3, #157	@ 0x9d
 8006c62:	72fb      	strb	r3, [r7, #11]
 8006c64:	2341      	movs	r3, #65	@ 0x41
 8006c66:	733b      	strb	r3, [r7, #12]
 8006c68:	2345      	movs	r3, #69	@ 0x45
 8006c6a:	737b      	strb	r3, [r7, #13]
 8006c6c:	2322      	movs	r3, #34	@ 0x22
 8006c6e:	73bb      	strb	r3, [r7, #14]
 8006c70:	238e      	movs	r3, #142	@ 0x8e
 8006c72:	73fb      	strb	r3, [r7, #15]
 8006c74:	2301      	movs	r3, #1
 8006c76:	743b      	strb	r3, [r7, #16]
 8006c78:	2300      	movs	r3, #0
 8006c7a:	747b      	strb	r3, [r7, #17]
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	74bb      	strb	r3, [r7, #18]
 8006c80:	2300      	movs	r3, #0
 8006c82:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomMybleHdle,
 8006c84:	4b0e      	ldr	r3, [pc, #56]	@ (8006cc0 <SVCCTL_InitCustomSvc+0x154>)
 8006c86:	8818      	ldrh	r0, [r3, #0]
 8006c88:	4b10      	ldr	r3, [pc, #64]	@ (8006ccc <SVCCTL_InitCustomSvc+0x160>)
 8006c8a:	781b      	ldrb	r3, [r3, #0]
 8006c8c:	4619      	mov	r1, r3
 8006c8e:	1d3a      	adds	r2, r7, #4
 8006c90:	4b0f      	ldr	r3, [pc, #60]	@ (8006cd0 <SVCCTL_InitCustomSvc+0x164>)
 8006c92:	9305      	str	r3, [sp, #20]
 8006c94:	2300      	movs	r3, #0
 8006c96:	9304      	str	r3, [sp, #16]
 8006c98:	2310      	movs	r3, #16
 8006c9a:	9303      	str	r3, [sp, #12]
 8006c9c:	230f      	movs	r3, #15
 8006c9e:	9302      	str	r3, [sp, #8]
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	9301      	str	r3, [sp, #4]
 8006ca4:	2311      	movs	r3, #17
 8006ca6:	9300      	str	r3, [sp, #0]
 8006ca8:	460b      	mov	r3, r1
 8006caa:	2102      	movs	r1, #2
 8006cac:	f7fd feb8 	bl	8004a20 <aci_gatt_add_char>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	75fb      	strb	r3, [r7, #23]

  /* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

  /* USER CODE END SVCCTL_InitCustomSvc_2 */

  return;
 8006cb4:	bf00      	nop
}
 8006cb6:	3718      	adds	r7, #24
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bd80      	pop	{r7, pc}
 8006cbc:	08006a1d 	.word	0x08006a1d
 8006cc0:	200003a4 	.word	0x200003a4
 8006cc4:	20000027 	.word	0x20000027
 8006cc8:	200003a6 	.word	0x200003a6
 8006ccc:	20000028 	.word	0x20000028
 8006cd0:	200003a8 	.word	0x200003a8

08006cd4 <Custom_STM_App_Update_Char>:
 * @param  CharOpcode: Characteristic identifier
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 *
 */
tBleStatus Custom_STM_App_Update_Char(Custom_STM_Char_Opcode_t CharOpcode, uint8_t *pPayload)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b086      	sub	sp, #24
 8006cd8:	af02      	add	r7, sp, #8
 8006cda:	4603      	mov	r3, r0
 8006cdc:	6039      	str	r1, [r7, #0]
 8006cde:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8006ce0:	2392      	movs	r3, #146	@ 0x92
 8006ce2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN Custom_STM_App_Update_Char_1 */

  /* USER CODE END Custom_STM_App_Update_Char_1 */

  switch (CharOpcode)
 8006ce4:	79fb      	ldrb	r3, [r7, #7]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d002      	beq.n	8006cf0 <Custom_STM_App_Update_Char+0x1c>
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	d00f      	beq.n	8006d0e <Custom_STM_App_Update_Char+0x3a>

      /* USER CODE END CUSTOM_STM_App_Update_Service_1_Char_2*/
      break;

    default:
      break;
 8006cee:	e01d      	b.n	8006d2c <Custom_STM_App_Update_Char+0x58>
      ret = aci_gatt_update_char_value(CustomContext.CustomMybleHdle,
 8006cf0:	4b11      	ldr	r3, [pc, #68]	@ (8006d38 <Custom_STM_App_Update_Char+0x64>)
 8006cf2:	8818      	ldrh	r0, [r3, #0]
 8006cf4:	4b10      	ldr	r3, [pc, #64]	@ (8006d38 <Custom_STM_App_Update_Char+0x64>)
 8006cf6:	8859      	ldrh	r1, [r3, #2]
 8006cf8:	4b10      	ldr	r3, [pc, #64]	@ (8006d3c <Custom_STM_App_Update_Char+0x68>)
 8006cfa:	781a      	ldrb	r2, [r3, #0]
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	9300      	str	r3, [sp, #0]
 8006d00:	4613      	mov	r3, r2
 8006d02:	2200      	movs	r2, #0
 8006d04:	f7fd ff94 	bl	8004c30 <aci_gatt_update_char_value>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	73fb      	strb	r3, [r7, #15]
      break;
 8006d0c:	e00e      	b.n	8006d2c <Custom_STM_App_Update_Char+0x58>
      ret = aci_gatt_update_char_value(CustomContext.CustomMybleHdle,
 8006d0e:	4b0a      	ldr	r3, [pc, #40]	@ (8006d38 <Custom_STM_App_Update_Char+0x64>)
 8006d10:	8818      	ldrh	r0, [r3, #0]
 8006d12:	4b09      	ldr	r3, [pc, #36]	@ (8006d38 <Custom_STM_App_Update_Char+0x64>)
 8006d14:	8899      	ldrh	r1, [r3, #4]
 8006d16:	4b0a      	ldr	r3, [pc, #40]	@ (8006d40 <Custom_STM_App_Update_Char+0x6c>)
 8006d18:	781a      	ldrb	r2, [r3, #0]
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	9300      	str	r3, [sp, #0]
 8006d1e:	4613      	mov	r3, r2
 8006d20:	2200      	movs	r2, #0
 8006d22:	f7fd ff85 	bl	8004c30 <aci_gatt_update_char_value>
 8006d26:	4603      	mov	r3, r0
 8006d28:	73fb      	strb	r3, [r7, #15]
      break;
 8006d2a:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_App_Update_Char_2 */

  /* USER CODE END Custom_STM_App_Update_Char_2 */

  return ret;
 8006d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3710      	adds	r7, #16
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}
 8006d36:	bf00      	nop
 8006d38:	200003a4 	.word	0x200003a4
 8006d3c:	20000027 	.word	0x20000027
 8006d40:	20000028 	.word	0x20000028

08006d44 <LL_PWR_EnableBootC2>:
{
 8006d44:	b480      	push	{r7}
 8006d46:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8006d48:	4b05      	ldr	r3, [pc, #20]	@ (8006d60 <LL_PWR_EnableBootC2+0x1c>)
 8006d4a:	68db      	ldr	r3, [r3, #12]
 8006d4c:	4a04      	ldr	r2, [pc, #16]	@ (8006d60 <LL_PWR_EnableBootC2+0x1c>)
 8006d4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d52:	60d3      	str	r3, [r2, #12]
}
 8006d54:	bf00      	nop
 8006d56:	46bd      	mov	sp, r7
 8006d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5c:	4770      	bx	lr
 8006d5e:	bf00      	nop
 8006d60:	58000400 	.word	0x58000400

08006d64 <LL_C2_EXTI_EnableEvent_32_63>:
{
 8006d64:	b480      	push	{r7}
 8006d66:	b083      	sub	sp, #12
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8006d6c:	4b06      	ldr	r3, [pc, #24]	@ (8006d88 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8006d6e:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8006d72:	4905      	ldr	r1, [pc, #20]	@ (8006d88 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	4313      	orrs	r3, r2
 8006d78:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 8006d7c:	bf00      	nop
 8006d7e:	370c      	adds	r7, #12
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr
 8006d88:	58000800 	.word	0x58000800

08006d8c <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b083      	sub	sp, #12
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8006d94:	4b05      	ldr	r3, [pc, #20]	@ (8006dac <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8006d96:	6a1a      	ldr	r2, [r3, #32]
 8006d98:	4904      	ldr	r1, [pc, #16]	@ (8006dac <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	620b      	str	r3, [r1, #32]
}
 8006da0:	bf00      	nop
 8006da2:	370c      	adds	r7, #12
 8006da4:	46bd      	mov	sp, r7
 8006da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006daa:	4770      	bx	lr
 8006dac:	58000800 	.word	0x58000800

08006db0 <LL_AHB3_GRP1_EnableClock>:
{
 8006db0:	b480      	push	{r7}
 8006db2:	b085      	sub	sp, #20
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8006db8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006dbc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006dbe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8006dc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006dcc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	4013      	ands	r3, r2
 8006dd2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
}
 8006dd6:	bf00      	nop
 8006dd8:	3714      	adds	r7, #20
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de0:	4770      	bx	lr

08006de2 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8006de2:	b480      	push	{r7}
 8006de4:	b085      	sub	sp, #20
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 8006dea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006dee:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8006df2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 8006dfe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e02:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	4013      	ands	r3, r2
 8006e0a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
}
 8006e0e:	bf00      	nop
 8006e10:	3714      	adds	r7, #20
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr

08006e1a <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 8006e1a:	b480      	push	{r7}
 8006e1c:	b083      	sub	sp, #12
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	601a      	str	r2, [r3, #0]
}
 8006e2e:	bf00      	nop
 8006e30:	370c      	adds	r7, #12
 8006e32:	46bd      	mov	sp, r7
 8006e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e38:	4770      	bx	lr

08006e3a <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 8006e3a:	b480      	push	{r7}
 8006e3c:	b083      	sub	sp, #12
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f043 0201 	orr.w	r2, r3, #1
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	601a      	str	r2, [r3, #0]
}
 8006e4e:	bf00      	nop
 8006e50:	370c      	adds	r7, #12
 8006e52:	46bd      	mov	sp, r7
 8006e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e58:	4770      	bx	lr

08006e5a <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8006e5a:	b480      	push	{r7}
 8006e5c:	b083      	sub	sp, #12
 8006e5e:	af00      	add	r7, sp, #0
 8006e60:	6078      	str	r0, [r7, #4]
 8006e62:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	685a      	ldr	r2, [r3, #4]
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	041b      	lsls	r3, r3, #16
 8006e6c:	43db      	mvns	r3, r3
 8006e6e:	401a      	ands	r2, r3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	605a      	str	r2, [r3, #4]
}
 8006e74:	bf00      	nop
 8006e76:	370c      	adds	r7, #12
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7e:	4770      	bx	lr

08006e80 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8006e80:	b480      	push	{r7}
 8006e82:	b083      	sub	sp, #12
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
 8006e88:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	685a      	ldr	r2, [r3, #4]
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	041b      	lsls	r3, r3, #16
 8006e92:	431a      	orrs	r2, r3
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	605a      	str	r2, [r3, #4]
}
 8006e98:	bf00      	nop
 8006e9a:	370c      	adds	r7, #12
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea2:	4770      	bx	lr

08006ea4 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b083      	sub	sp, #12
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
 8006eac:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	685a      	ldr	r2, [r3, #4]
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	43db      	mvns	r3, r3
 8006eb6:	401a      	ands	r2, r3
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	605a      	str	r2, [r3, #4]
}
 8006ebc:	bf00      	nop
 8006ebe:	370c      	adds	r7, #12
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec6:	4770      	bx	lr

08006ec8 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b083      	sub	sp, #12
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
 8006ed0:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	683a      	ldr	r2, [r7, #0]
 8006ed6:	609a      	str	r2, [r3, #8]
}
 8006ed8:	bf00      	nop
 8006eda:	370c      	adds	r7, #12
 8006edc:	46bd      	mov	sp, r7
 8006ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee2:	4770      	bx	lr

08006ee4 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b083      	sub	sp, #12
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
 8006eec:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	041a      	lsls	r2, r3, #16
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	609a      	str	r2, [r3, #8]
}
 8006ef6:	bf00      	nop
 8006ef8:	370c      	adds	r7, #12
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr

08006f02 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8006f02:	b480      	push	{r7}
 8006f04:	b083      	sub	sp, #12
 8006f06:	af00      	add	r7, sp, #0
 8006f08:	6078      	str	r0, [r7, #4]
 8006f0a:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	68da      	ldr	r2, [r3, #12]
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	4013      	ands	r3, r2
 8006f14:	683a      	ldr	r2, [r7, #0]
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d101      	bne.n	8006f1e <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	e000      	b.n	8006f20 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 8006f1e:	2300      	movs	r3, #0
}
 8006f20:	4618      	mov	r0, r3
 8006f22:	370c      	adds	r7, #12
 8006f24:	46bd      	mov	sp, r7
 8006f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2a:	4770      	bx	lr

08006f2c <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
 8006f34:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	69da      	ldr	r2, [r3, #28]
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	4013      	ands	r3, r2
 8006f3e:	683a      	ldr	r2, [r7, #0]
 8006f40:	429a      	cmp	r2, r3
 8006f42:	d101      	bne.n	8006f48 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8006f44:	2301      	movs	r3, #1
 8006f46:	e000      	b.n	8006f4a <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 8006f48:	2300      	movs	r3, #0
}
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	370c      	adds	r7, #12
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f54:	4770      	bx	lr
	...

08006f58 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8006f5c:	2102      	movs	r1, #2
 8006f5e:	4818      	ldr	r0, [pc, #96]	@ (8006fc0 <HW_IPCC_Rx_Handler+0x68>)
 8006f60:	f7ff ffe4 	bl	8006f2c <LL_C2_IPCC_IsActiveFlag_CHx>
 8006f64:	4603      	mov	r3, r0
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d008      	beq.n	8006f7c <HW_IPCC_Rx_Handler+0x24>
 8006f6a:	4b15      	ldr	r3, [pc, #84]	@ (8006fc0 <HW_IPCC_Rx_Handler+0x68>)
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	f003 0302 	and.w	r3, r3, #2
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d102      	bne.n	8006f7c <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 8006f76:	f000 f8d5 	bl	8007124 <HW_IPCC_SYS_EvtHandler>
 8006f7a:	e01e      	b.n	8006fba <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8006f7c:	2101      	movs	r1, #1
 8006f7e:	4810      	ldr	r0, [pc, #64]	@ (8006fc0 <HW_IPCC_Rx_Handler+0x68>)
 8006f80:	f7ff ffd4 	bl	8006f2c <LL_C2_IPCC_IsActiveFlag_CHx>
 8006f84:	4603      	mov	r3, r0
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d008      	beq.n	8006f9c <HW_IPCC_Rx_Handler+0x44>
 8006f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8006fc0 <HW_IPCC_Rx_Handler+0x68>)
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	f003 0301 	and.w	r3, r3, #1
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d102      	bne.n	8006f9c <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 8006f96:	f000 f889 	bl	80070ac <HW_IPCC_BLE_EvtHandler>
 8006f9a:	e00e      	b.n	8006fba <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8006f9c:	2108      	movs	r1, #8
 8006f9e:	4808      	ldr	r0, [pc, #32]	@ (8006fc0 <HW_IPCC_Rx_Handler+0x68>)
 8006fa0:	f7ff ffc4 	bl	8006f2c <LL_C2_IPCC_IsActiveFlag_CHx>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d008      	beq.n	8006fbc <HW_IPCC_Rx_Handler+0x64>
 8006faa:	4b05      	ldr	r3, [pc, #20]	@ (8006fc0 <HW_IPCC_Rx_Handler+0x68>)
 8006fac:	685b      	ldr	r3, [r3, #4]
 8006fae:	f003 0308 	and.w	r3, r3, #8
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d102      	bne.n	8006fbc <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 8006fb6:	f000 f901 	bl	80071bc <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 8006fba:	bf00      	nop
 8006fbc:	bf00      	nop
}
 8006fbe:	bd80      	pop	{r7, pc}
 8006fc0:	58000c00 	.word	0x58000c00

08006fc4 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8006fc8:	2102      	movs	r1, #2
 8006fca:	4818      	ldr	r0, [pc, #96]	@ (800702c <HW_IPCC_Tx_Handler+0x68>)
 8006fcc:	f7ff ff99 	bl	8006f02 <LL_C1_IPCC_IsActiveFlag_CHx>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d108      	bne.n	8006fe8 <HW_IPCC_Tx_Handler+0x24>
 8006fd6:	4b15      	ldr	r3, [pc, #84]	@ (800702c <HW_IPCC_Tx_Handler+0x68>)
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d102      	bne.n	8006fe8 <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 8006fe2:	f000 f893 	bl	800710c <HW_IPCC_SYS_CmdEvtHandler>
 8006fe6:	e01e      	b.n	8007026 <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 8006fe8:	2108      	movs	r1, #8
 8006fea:	4810      	ldr	r0, [pc, #64]	@ (800702c <HW_IPCC_Tx_Handler+0x68>)
 8006fec:	f7ff ff89 	bl	8006f02 <LL_C1_IPCC_IsActiveFlag_CHx>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d108      	bne.n	8007008 <HW_IPCC_Tx_Handler+0x44>
 8006ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800702c <HW_IPCC_Tx_Handler+0x68>)
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d102      	bne.n	8007008 <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 8007002:	f000 f8bd 	bl	8007180 <HW_IPCC_MM_FreeBufHandler>
 8007006:	e00e      	b.n	8007026 <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8007008:	2120      	movs	r1, #32
 800700a:	4808      	ldr	r0, [pc, #32]	@ (800702c <HW_IPCC_Tx_Handler+0x68>)
 800700c:	f7ff ff79 	bl	8006f02 <LL_C1_IPCC_IsActiveFlag_CHx>
 8007010:	4603      	mov	r3, r0
 8007012:	2b00      	cmp	r3, #0
 8007014:	d108      	bne.n	8007028 <HW_IPCC_Tx_Handler+0x64>
 8007016:	4b05      	ldr	r3, [pc, #20]	@ (800702c <HW_IPCC_Tx_Handler+0x68>)
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800701e:	2b00      	cmp	r3, #0
 8007020:	d102      	bne.n	8007028 <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 8007022:	f000 f84f 	bl	80070c4 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 8007026:	bf00      	nop
 8007028:	bf00      	nop
}
 800702a:	bd80      	pop	{r7, pc}
 800702c:	58000c00 	.word	0x58000c00

08007030 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8007030:	b580      	push	{r7, lr}
 8007032:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8007034:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8007038:	f7ff fed3 	bl	8006de2 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 800703c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8007040:	f7ff fea4 	bl	8006d8c <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8007044:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8007048:	f7ff fe8c 	bl	8006d64 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 800704c:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 800704e:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8007050:	f7ff fe78 	bl	8006d44 <LL_PWR_EnableBootC2>

  return;
 8007054:	bf00      	nop
}
 8007056:	bd80      	pop	{r7, pc}

08007058 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8007058:	b580      	push	{r7, lr}
 800705a:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 800705c:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8007060:	f7ff fea6 	bl	8006db0 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8007064:	4806      	ldr	r0, [pc, #24]	@ (8007080 <HW_IPCC_Init+0x28>)
 8007066:	f7ff fee8 	bl	8006e3a <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 800706a:	4805      	ldr	r0, [pc, #20]	@ (8007080 <HW_IPCC_Init+0x28>)
 800706c:	f7ff fed5 	bl	8006e1a <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8007070:	202c      	movs	r0, #44	@ 0x2c
 8007072:	f7fa fda6 	bl	8001bc2 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8007076:	202d      	movs	r0, #45	@ 0x2d
 8007078:	f7fa fda3 	bl	8001bc2 <HAL_NVIC_EnableIRQ>

  return;
 800707c:	bf00      	nop
}
 800707e:	bd80      	pop	{r7, pc}
 8007080:	58000c00 	.word	0x58000c00

08007084 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 8007084:	b580      	push	{r7, lr}
 8007086:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8007088:	2101      	movs	r1, #1
 800708a:	4802      	ldr	r0, [pc, #8]	@ (8007094 <HW_IPCC_BLE_Init+0x10>)
 800708c:	f7ff ff0a 	bl	8006ea4 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8007090:	bf00      	nop
}
 8007092:	bd80      	pop	{r7, pc}
 8007094:	58000c00 	.word	0x58000c00

08007098 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 8007098:	b580      	push	{r7, lr}
 800709a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 800709c:	2101      	movs	r1, #1
 800709e:	4802      	ldr	r0, [pc, #8]	@ (80070a8 <HW_IPCC_BLE_SendCmd+0x10>)
 80070a0:	f7ff ff20 	bl	8006ee4 <LL_C1_IPCC_SetFlag_CHx>

  return;
 80070a4:	bf00      	nop
}
 80070a6:	bd80      	pop	{r7, pc}
 80070a8:	58000c00 	.word	0x58000c00

080070ac <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 80070b0:	f7fe fe9a 	bl	8005de8 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80070b4:	2101      	movs	r1, #1
 80070b6:	4802      	ldr	r0, [pc, #8]	@ (80070c0 <HW_IPCC_BLE_EvtHandler+0x14>)
 80070b8:	f7ff ff06 	bl	8006ec8 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80070bc:	bf00      	nop
}
 80070be:	bd80      	pop	{r7, pc}
 80070c0:	58000c00 	.word	0x58000c00

080070c4 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 80070c8:	2120      	movs	r1, #32
 80070ca:	4803      	ldr	r0, [pc, #12]	@ (80070d8 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 80070cc:	f7ff fed8 	bl	8006e80 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 80070d0:	f7fe feba 	bl	8005e48 <HW_IPCC_BLE_AclDataAckNot>

  return;
 80070d4:	bf00      	nop
}
 80070d6:	bd80      	pop	{r7, pc}
 80070d8:	58000c00 	.word	0x58000c00

080070dc <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 80070e0:	2102      	movs	r1, #2
 80070e2:	4802      	ldr	r0, [pc, #8]	@ (80070ec <HW_IPCC_SYS_Init+0x10>)
 80070e4:	f7ff fede 	bl	8006ea4 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80070e8:	bf00      	nop
}
 80070ea:	bd80      	pop	{r7, pc}
 80070ec:	58000c00 	.word	0x58000c00

080070f0 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80070f4:	2102      	movs	r1, #2
 80070f6:	4804      	ldr	r0, [pc, #16]	@ (8007108 <HW_IPCC_SYS_SendCmd+0x18>)
 80070f8:	f7ff fef4 	bl	8006ee4 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80070fc:	2102      	movs	r1, #2
 80070fe:	4802      	ldr	r0, [pc, #8]	@ (8007108 <HW_IPCC_SYS_SendCmd+0x18>)
 8007100:	f7ff feab 	bl	8006e5a <LL_C1_IPCC_EnableTransmitChannel>

  return;
 8007104:	bf00      	nop
}
 8007106:	bd80      	pop	{r7, pc}
 8007108:	58000c00 	.word	0x58000c00

0800710c <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 800710c:	b580      	push	{r7, lr}
 800710e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8007110:	2102      	movs	r1, #2
 8007112:	4803      	ldr	r0, [pc, #12]	@ (8007120 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 8007114:	f7ff feb4 	bl	8006e80 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 8007118:	f7fe fee6 	bl	8005ee8 <HW_IPCC_SYS_CmdEvtNot>

  return;
 800711c:	bf00      	nop
}
 800711e:	bd80      	pop	{r7, pc}
 8007120:	58000c00 	.word	0x58000c00

08007124 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8007124:	b580      	push	{r7, lr}
 8007126:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8007128:	f7fe fef4 	bl	8005f14 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800712c:	2102      	movs	r1, #2
 800712e:	4802      	ldr	r0, [pc, #8]	@ (8007138 <HW_IPCC_SYS_EvtHandler+0x14>)
 8007130:	f7ff feca 	bl	8006ec8 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8007134:	bf00      	nop
}
 8007136:	bd80      	pop	{r7, pc}
 8007138:	58000c00 	.word	0x58000c00

0800713c <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b082      	sub	sp, #8
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8007144:	2108      	movs	r1, #8
 8007146:	480c      	ldr	r0, [pc, #48]	@ (8007178 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8007148:	f7ff fedb 	bl	8006f02 <LL_C1_IPCC_IsActiveFlag_CHx>
 800714c:	4603      	mov	r3, r0
 800714e:	2b00      	cmp	r3, #0
 8007150:	d007      	beq.n	8007162 <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 8007152:	4a0a      	ldr	r2, [pc, #40]	@ (800717c <HW_IPCC_MM_SendFreeBuf+0x40>)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8007158:	2108      	movs	r1, #8
 800715a:	4807      	ldr	r0, [pc, #28]	@ (8007178 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800715c:	f7ff fe7d 	bl	8006e5a <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 8007160:	e006      	b.n	8007170 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8007166:	2108      	movs	r1, #8
 8007168:	4803      	ldr	r0, [pc, #12]	@ (8007178 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800716a:	f7ff febb 	bl	8006ee4 <LL_C1_IPCC_SetFlag_CHx>
  return;
 800716e:	bf00      	nop
}
 8007170:	3708      	adds	r7, #8
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}
 8007176:	bf00      	nop
 8007178:	58000c00 	.word	0x58000c00
 800717c:	200003ac 	.word	0x200003ac

08007180 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8007180:	b580      	push	{r7, lr}
 8007182:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8007184:	2108      	movs	r1, #8
 8007186:	4806      	ldr	r0, [pc, #24]	@ (80071a0 <HW_IPCC_MM_FreeBufHandler+0x20>)
 8007188:	f7ff fe7a 	bl	8006e80 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 800718c:	4b05      	ldr	r3, [pc, #20]	@ (80071a4 <HW_IPCC_MM_FreeBufHandler+0x24>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8007192:	2108      	movs	r1, #8
 8007194:	4802      	ldr	r0, [pc, #8]	@ (80071a0 <HW_IPCC_MM_FreeBufHandler+0x20>)
 8007196:	f7ff fea5 	bl	8006ee4 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800719a:	bf00      	nop
}
 800719c:	bd80      	pop	{r7, pc}
 800719e:	bf00      	nop
 80071a0:	58000c00 	.word	0x58000c00
 80071a4:	200003ac 	.word	0x200003ac

080071a8 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 80071ac:	2108      	movs	r1, #8
 80071ae:	4802      	ldr	r0, [pc, #8]	@ (80071b8 <HW_IPCC_TRACES_Init+0x10>)
 80071b0:	f7ff fe78 	bl	8006ea4 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80071b4:	bf00      	nop
}
 80071b6:	bd80      	pop	{r7, pc}
 80071b8:	58000c00 	.word	0x58000c00

080071bc <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 80071c0:	f7fe ff50 	bl	8006064 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 80071c4:	2108      	movs	r1, #8
 80071c6:	4802      	ldr	r0, [pc, #8]	@ (80071d0 <HW_IPCC_TRACES_EvtHandler+0x14>)
 80071c8:	f7ff fe7e 	bl	8006ec8 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80071cc:	bf00      	nop
}
 80071ce:	bd80      	pop	{r7, pc}
 80071d0:	58000c00 	.word	0x58000c00

080071d4 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 80071d4:	b480      	push	{r7}
 80071d6:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 80071d8:	4b05      	ldr	r3, [pc, #20]	@ (80071f0 <UTIL_LPM_Init+0x1c>)
 80071da:	2200      	movs	r2, #0
 80071dc:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 80071de:	4b05      	ldr	r3, [pc, #20]	@ (80071f4 <UTIL_LPM_Init+0x20>)
 80071e0:	2200      	movs	r2, #0
 80071e2:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 80071e4:	bf00      	nop
 80071e6:	46bd      	mov	sp, r7
 80071e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ec:	4770      	bx	lr
 80071ee:	bf00      	nop
 80071f0:	200003b0 	.word	0x200003b0
 80071f4:	200003b4 	.word	0x200003b4

080071f8 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 80071f8:	b480      	push	{r7}
 80071fa:	b087      	sub	sp, #28
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	460b      	mov	r3, r1
 8007202:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007204:	f3ef 8310 	mrs	r3, PRIMASK
 8007208:	613b      	str	r3, [r7, #16]
  return(result);
 800720a:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800720c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800720e:	b672      	cpsid	i
}
 8007210:	bf00      	nop
  
  switch(state)
 8007212:	78fb      	ldrb	r3, [r7, #3]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d008      	beq.n	800722a <UTIL_LPM_SetOffMode+0x32>
 8007218:	2b01      	cmp	r3, #1
 800721a:	d10e      	bne.n	800723a <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800721c:	4b0d      	ldr	r3, [pc, #52]	@ (8007254 <UTIL_LPM_SetOffMode+0x5c>)
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	4313      	orrs	r3, r2
 8007224:	4a0b      	ldr	r2, [pc, #44]	@ (8007254 <UTIL_LPM_SetOffMode+0x5c>)
 8007226:	6013      	str	r3, [r2, #0]
      break;
 8007228:	e008      	b.n	800723c <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	43da      	mvns	r2, r3
 800722e:	4b09      	ldr	r3, [pc, #36]	@ (8007254 <UTIL_LPM_SetOffMode+0x5c>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4013      	ands	r3, r2
 8007234:	4a07      	ldr	r2, [pc, #28]	@ (8007254 <UTIL_LPM_SetOffMode+0x5c>)
 8007236:	6013      	str	r3, [r2, #0]
      break;
 8007238:	e000      	b.n	800723c <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800723a:	bf00      	nop
 800723c:	697b      	ldr	r3, [r7, #20]
 800723e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	f383 8810 	msr	PRIMASK, r3
}
 8007246:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8007248:	bf00      	nop
 800724a:	371c      	adds	r7, #28
 800724c:	46bd      	mov	sp, r7
 800724e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007252:	4770      	bx	lr
 8007254:	200003b4 	.word	0x200003b4

08007258 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b090      	sub	sp, #64	@ 0x40
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 8007260:	4b73      	ldr	r3, [pc, #460]	@ (8007430 <UTIL_SEQ_Run+0x1d8>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 8007266:	4b72      	ldr	r3, [pc, #456]	@ (8007430 <UTIL_SEQ_Run+0x1d8>)
 8007268:	681a      	ldr	r2, [r3, #0]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	4013      	ands	r3, r2
 800726e:	4a70      	ldr	r2, [pc, #448]	@ (8007430 <UTIL_SEQ_Run+0x1d8>)
 8007270:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 8007272:	4b70      	ldr	r3, [pc, #448]	@ (8007434 <UTIL_SEQ_Run+0x1dc>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 8007278:	4b6f      	ldr	r3, [pc, #444]	@ (8007438 <UTIL_SEQ_Run+0x1e0>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800727e:	4b6f      	ldr	r3, [pc, #444]	@ (800743c <UTIL_SEQ_Run+0x1e4>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 8007284:	4b6e      	ldr	r3, [pc, #440]	@ (8007440 <UTIL_SEQ_Run+0x1e8>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800728a:	e08d      	b.n	80073a8 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 800728c:	2300      	movs	r3, #0
 800728e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8007290:	e002      	b.n	8007298 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 8007292:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007294:	3301      	adds	r3, #1
 8007296:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8007298:	4a6a      	ldr	r2, [pc, #424]	@ (8007444 <UTIL_SEQ_Run+0x1ec>)
 800729a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800729c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80072a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a2:	401a      	ands	r2, r3
 80072a4:	4b62      	ldr	r3, [pc, #392]	@ (8007430 <UTIL_SEQ_Run+0x1d8>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4013      	ands	r3, r2
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d0f1      	beq.n	8007292 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 80072ae:	4a65      	ldr	r2, [pc, #404]	@ (8007444 <UTIL_SEQ_Run+0x1ec>)
 80072b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072b2:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80072b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b8:	401a      	ands	r2, r3
 80072ba:	4b5d      	ldr	r3, [pc, #372]	@ (8007430 <UTIL_SEQ_Run+0x1d8>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4013      	ands	r3, r2
 80072c0:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 80072c2:	4a60      	ldr	r2, [pc, #384]	@ (8007444 <UTIL_SEQ_Run+0x1ec>)
 80072c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072c6:	00db      	lsls	r3, r3, #3
 80072c8:	4413      	add	r3, r2
 80072ca:	685a      	ldr	r2, [r3, #4]
 80072cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ce:	4013      	ands	r3, r2
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d106      	bne.n	80072e2 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 80072d4:	4a5b      	ldr	r2, [pc, #364]	@ (8007444 <UTIL_SEQ_Run+0x1ec>)
 80072d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072d8:	00db      	lsls	r3, r3, #3
 80072da:	4413      	add	r3, r2
 80072dc:	f04f 32ff 	mov.w	r2, #4294967295
 80072e0:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 80072e2:	4a58      	ldr	r2, [pc, #352]	@ (8007444 <UTIL_SEQ_Run+0x1ec>)
 80072e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072e6:	00db      	lsls	r3, r3, #3
 80072e8:	4413      	add	r3, r2
 80072ea:	685a      	ldr	r2, [r3, #4]
 80072ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ee:	4013      	ands	r3, r2
 80072f0:	4618      	mov	r0, r3
 80072f2:	f000 f9b3 	bl	800765c <SEQ_BitPosition>
 80072f6:	4603      	mov	r3, r0
 80072f8:	461a      	mov	r2, r3
 80072fa:	4b53      	ldr	r3, [pc, #332]	@ (8007448 <UTIL_SEQ_Run+0x1f0>)
 80072fc:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 80072fe:	4a51      	ldr	r2, [pc, #324]	@ (8007444 <UTIL_SEQ_Run+0x1ec>)
 8007300:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007302:	00db      	lsls	r3, r3, #3
 8007304:	4413      	add	r3, r2
 8007306:	685a      	ldr	r2, [r3, #4]
 8007308:	4b4f      	ldr	r3, [pc, #316]	@ (8007448 <UTIL_SEQ_Run+0x1f0>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	2101      	movs	r1, #1
 800730e:	fa01 f303 	lsl.w	r3, r1, r3
 8007312:	43db      	mvns	r3, r3
 8007314:	401a      	ands	r2, r3
 8007316:	494b      	ldr	r1, [pc, #300]	@ (8007444 <UTIL_SEQ_Run+0x1ec>)
 8007318:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800731a:	00db      	lsls	r3, r3, #3
 800731c:	440b      	add	r3, r1
 800731e:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007320:	f3ef 8310 	mrs	r3, PRIMASK
 8007324:	61bb      	str	r3, [r7, #24]
  return(result);
 8007326:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8007328:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800732a:	b672      	cpsid	i
}
 800732c:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800732e:	4b46      	ldr	r3, [pc, #280]	@ (8007448 <UTIL_SEQ_Run+0x1f0>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	2201      	movs	r2, #1
 8007334:	fa02 f303 	lsl.w	r3, r2, r3
 8007338:	43da      	mvns	r2, r3
 800733a:	4b3e      	ldr	r3, [pc, #248]	@ (8007434 <UTIL_SEQ_Run+0x1dc>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	4013      	ands	r3, r2
 8007340:	4a3c      	ldr	r2, [pc, #240]	@ (8007434 <UTIL_SEQ_Run+0x1dc>)
 8007342:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8007344:	2302      	movs	r3, #2
 8007346:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007348:	e013      	b.n	8007372 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800734a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800734c:	3b01      	subs	r3, #1
 800734e:	4a3d      	ldr	r2, [pc, #244]	@ (8007444 <UTIL_SEQ_Run+0x1ec>)
 8007350:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8007354:	4b3c      	ldr	r3, [pc, #240]	@ (8007448 <UTIL_SEQ_Run+0x1f0>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	2201      	movs	r2, #1
 800735a:	fa02 f303 	lsl.w	r3, r2, r3
 800735e:	43da      	mvns	r2, r3
 8007360:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007362:	3b01      	subs	r3, #1
 8007364:	400a      	ands	r2, r1
 8007366:	4937      	ldr	r1, [pc, #220]	@ (8007444 <UTIL_SEQ_Run+0x1ec>)
 8007368:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800736c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800736e:	3b01      	subs	r3, #1
 8007370:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007372:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007374:	2b00      	cmp	r3, #0
 8007376:	d1e8      	bne.n	800734a <UTIL_SEQ_Run+0xf2>
 8007378:	6a3b      	ldr	r3, [r7, #32]
 800737a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	f383 8810 	msr	PRIMASK, r3
}
 8007382:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 8007384:	4b30      	ldr	r3, [pc, #192]	@ (8007448 <UTIL_SEQ_Run+0x1f0>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4a30      	ldr	r2, [pc, #192]	@ (800744c <UTIL_SEQ_Run+0x1f4>)
 800738a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800738e:	4798      	blx	r3

    local_taskset = TaskSet;
 8007390:	4b28      	ldr	r3, [pc, #160]	@ (8007434 <UTIL_SEQ_Run+0x1dc>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 8007396:	4b28      	ldr	r3, [pc, #160]	@ (8007438 <UTIL_SEQ_Run+0x1e0>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 800739c:	4b27      	ldr	r3, [pc, #156]	@ (800743c <UTIL_SEQ_Run+0x1e4>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 80073a2:	4b27      	ldr	r3, [pc, #156]	@ (8007440 <UTIL_SEQ_Run+0x1e8>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 80073a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80073aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ac:	401a      	ands	r2, r3
 80073ae:	4b20      	ldr	r3, [pc, #128]	@ (8007430 <UTIL_SEQ_Run+0x1d8>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4013      	ands	r3, r2
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d005      	beq.n	80073c4 <UTIL_SEQ_Run+0x16c>
 80073b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80073ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073bc:	4013      	ands	r3, r2
 80073be:	2b00      	cmp	r3, #0
 80073c0:	f43f af64 	beq.w	800728c <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 80073c4:	4b20      	ldr	r3, [pc, #128]	@ (8007448 <UTIL_SEQ_Run+0x1f0>)
 80073c6:	f04f 32ff 	mov.w	r2, #4294967295
 80073ca:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 80073cc:	f000 f938 	bl	8007640 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073d0:	f3ef 8310 	mrs	r3, PRIMASK
 80073d4:	613b      	str	r3, [r7, #16]
  return(result);
 80073d6:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 80073d8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 80073da:	b672      	cpsid	i
}
 80073dc:	bf00      	nop
  local_taskset = TaskSet;
 80073de:	4b15      	ldr	r3, [pc, #84]	@ (8007434 <UTIL_SEQ_Run+0x1dc>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 80073e4:	4b14      	ldr	r3, [pc, #80]	@ (8007438 <UTIL_SEQ_Run+0x1e0>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 80073ea:	4b14      	ldr	r3, [pc, #80]	@ (800743c <UTIL_SEQ_Run+0x1e4>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 80073f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80073f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f4:	401a      	ands	r2, r3
 80073f6:	4b0e      	ldr	r3, [pc, #56]	@ (8007430 <UTIL_SEQ_Run+0x1d8>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4013      	ands	r3, r2
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d107      	bne.n	8007410 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 8007400:	4b0f      	ldr	r3, [pc, #60]	@ (8007440 <UTIL_SEQ_Run+0x1e8>)
 8007402:	681a      	ldr	r2, [r3, #0]
 8007404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007406:	4013      	ands	r3, r2
 8007408:	2b00      	cmp	r3, #0
 800740a:	d101      	bne.n	8007410 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 800740c:	f7f9 f8c5 	bl	800059a <UTIL_SEQ_Idle>
 8007410:	69fb      	ldr	r3, [r7, #28]
 8007412:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f383 8810 	msr	PRIMASK, r3
}
 800741a:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 800741c:	f000 f917 	bl	800764e <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 8007420:	4a03      	ldr	r2, [pc, #12]	@ (8007430 <UTIL_SEQ_Run+0x1d8>)
 8007422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007424:	6013      	str	r3, [r2, #0]

  return;
 8007426:	bf00      	nop
}
 8007428:	3740      	adds	r7, #64	@ 0x40
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}
 800742e:	bf00      	nop
 8007430:	20000030 	.word	0x20000030
 8007434:	200003b8 	.word	0x200003b8
 8007438:	200003bc 	.word	0x200003bc
 800743c:	2000002c 	.word	0x2000002c
 8007440:	200003c0 	.word	0x200003c0
 8007444:	20000448 	.word	0x20000448
 8007448:	200003c4 	.word	0x200003c4
 800744c:	200003c8 	.word	0x200003c8

08007450 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b088      	sub	sp, #32
 8007454:	af00      	add	r7, sp, #0
 8007456:	60f8      	str	r0, [r7, #12]
 8007458:	60b9      	str	r1, [r7, #8]
 800745a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800745c:	f3ef 8310 	mrs	r3, PRIMASK
 8007460:	617b      	str	r3, [r7, #20]
  return(result);
 8007462:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8007464:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8007466:	b672      	cpsid	i
}
 8007468:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800746a:	68f8      	ldr	r0, [r7, #12]
 800746c:	f000 f8f6 	bl	800765c <SEQ_BitPosition>
 8007470:	4603      	mov	r3, r0
 8007472:	4619      	mov	r1, r3
 8007474:	4a06      	ldr	r2, [pc, #24]	@ (8007490 <UTIL_SEQ_RegTask+0x40>)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800747c:	69fb      	ldr	r3, [r7, #28]
 800747e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007480:	69bb      	ldr	r3, [r7, #24]
 8007482:	f383 8810 	msr	PRIMASK, r3
}
 8007486:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8007488:	bf00      	nop
}
 800748a:	3720      	adds	r7, #32
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}
 8007490:	200003c8 	.word	0x200003c8

08007494 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 8007494:	b480      	push	{r7}
 8007496:	b087      	sub	sp, #28
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
 800749c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800749e:	f3ef 8310 	mrs	r3, PRIMASK
 80074a2:	60fb      	str	r3, [r7, #12]
  return(result);
 80074a4:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80074a6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80074a8:	b672      	cpsid	i
}
 80074aa:	bf00      	nop

  TaskSet |= TaskId_bm;
 80074ac:	4b0d      	ldr	r3, [pc, #52]	@ (80074e4 <UTIL_SEQ_SetTask+0x50>)
 80074ae:	681a      	ldr	r2, [r3, #0]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	4313      	orrs	r3, r2
 80074b4:	4a0b      	ldr	r2, [pc, #44]	@ (80074e4 <UTIL_SEQ_SetTask+0x50>)
 80074b6:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 80074b8:	4a0b      	ldr	r2, [pc, #44]	@ (80074e8 <UTIL_SEQ_SetTask+0x54>)
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	431a      	orrs	r2, r3
 80074c4:	4908      	ldr	r1, [pc, #32]	@ (80074e8 <UTIL_SEQ_SetTask+0x54>)
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	f383 8810 	msr	PRIMASK, r3
}
 80074d6:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 80074d8:	bf00      	nop
}
 80074da:	371c      	adds	r7, #28
 80074dc:	46bd      	mov	sp, r7
 80074de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e2:	4770      	bx	lr
 80074e4:	200003b8 	.word	0x200003b8
 80074e8:	20000448 	.word	0x20000448

080074ec <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 80074ec:	b480      	push	{r7}
 80074ee:	b087      	sub	sp, #28
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074f4:	f3ef 8310 	mrs	r3, PRIMASK
 80074f8:	60fb      	str	r3, [r7, #12]
  return(result);
 80074fa:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80074fc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80074fe:	b672      	cpsid	i
}
 8007500:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	43da      	mvns	r2, r3
 8007506:	4b08      	ldr	r3, [pc, #32]	@ (8007528 <UTIL_SEQ_PauseTask+0x3c>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	4013      	ands	r3, r2
 800750c:	4a06      	ldr	r2, [pc, #24]	@ (8007528 <UTIL_SEQ_PauseTask+0x3c>)
 800750e:	6013      	str	r3, [r2, #0]
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007514:	693b      	ldr	r3, [r7, #16]
 8007516:	f383 8810 	msr	PRIMASK, r3
}
 800751a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800751c:	bf00      	nop
}
 800751e:	371c      	adds	r7, #28
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr
 8007528:	2000002c 	.word	0x2000002c

0800752c <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800752c:	b480      	push	{r7}
 800752e:	b087      	sub	sp, #28
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007534:	f3ef 8310 	mrs	r3, PRIMASK
 8007538:	60fb      	str	r3, [r7, #12]
  return(result);
 800753a:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800753c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800753e:	b672      	cpsid	i
}
 8007540:	bf00      	nop

  TaskMask |= TaskId_bm;
 8007542:	4b09      	ldr	r3, [pc, #36]	@ (8007568 <UTIL_SEQ_ResumeTask+0x3c>)
 8007544:	681a      	ldr	r2, [r3, #0]
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	4313      	orrs	r3, r2
 800754a:	4a07      	ldr	r2, [pc, #28]	@ (8007568 <UTIL_SEQ_ResumeTask+0x3c>)
 800754c:	6013      	str	r3, [r2, #0]
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007552:	693b      	ldr	r3, [r7, #16]
 8007554:	f383 8810 	msr	PRIMASK, r3
}
 8007558:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800755a:	bf00      	nop
}
 800755c:	371c      	adds	r7, #28
 800755e:	46bd      	mov	sp, r7
 8007560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007564:	4770      	bx	lr
 8007566:	bf00      	nop
 8007568:	2000002c 	.word	0x2000002c

0800756c <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800756c:	b480      	push	{r7}
 800756e:	b087      	sub	sp, #28
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007574:	f3ef 8310 	mrs	r3, PRIMASK
 8007578:	60fb      	str	r3, [r7, #12]
  return(result);
 800757a:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800757c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800757e:	b672      	cpsid	i
}
 8007580:	bf00      	nop

  EvtSet |= EvtId_bm;
 8007582:	4b09      	ldr	r3, [pc, #36]	@ (80075a8 <UTIL_SEQ_SetEvt+0x3c>)
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	4313      	orrs	r3, r2
 800758a:	4a07      	ldr	r2, [pc, #28]	@ (80075a8 <UTIL_SEQ_SetEvt+0x3c>)
 800758c:	6013      	str	r3, [r2, #0]
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	f383 8810 	msr	PRIMASK, r3
}
 8007598:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800759a:	bf00      	nop
}
 800759c:	371c      	adds	r7, #28
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr
 80075a6:	bf00      	nop
 80075a8:	200003bc 	.word	0x200003bc

080075ac <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b088      	sub	sp, #32
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 80075b4:	4b1f      	ldr	r3, [pc, #124]	@ (8007634 <UTIL_SEQ_WaitEvt+0x88>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 80075ba:	4b1e      	ldr	r3, [pc, #120]	@ (8007634 <UTIL_SEQ_WaitEvt+0x88>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075c2:	d102      	bne.n	80075ca <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 80075c4:	2300      	movs	r3, #0
 80075c6:	61fb      	str	r3, [r7, #28]
 80075c8:	e005      	b.n	80075d6 <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 80075ca:	4b1a      	ldr	r3, [pc, #104]	@ (8007634 <UTIL_SEQ_WaitEvt+0x88>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	2201      	movs	r2, #1
 80075d0:	fa02 f303 	lsl.w	r3, r2, r3
 80075d4:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 80075d6:	4b18      	ldr	r3, [pc, #96]	@ (8007638 <UTIL_SEQ_WaitEvt+0x8c>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 80075dc:	4a16      	ldr	r2, [pc, #88]	@ (8007638 <UTIL_SEQ_WaitEvt+0x8c>)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 80075e2:	e003      	b.n	80075ec <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 80075e4:	6879      	ldr	r1, [r7, #4]
 80075e6:	69f8      	ldr	r0, [r7, #28]
 80075e8:	f7f8 ffde 	bl	80005a8 <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 80075ec:	4b13      	ldr	r3, [pc, #76]	@ (800763c <UTIL_SEQ_WaitEvt+0x90>)
 80075ee:	681a      	ldr	r2, [r3, #0]
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	4013      	ands	r3, r2
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d0f5      	beq.n	80075e4 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 80075f8:	4a0e      	ldr	r2, [pc, #56]	@ (8007634 <UTIL_SEQ_WaitEvt+0x88>)
 80075fa:	69bb      	ldr	r3, [r7, #24]
 80075fc:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075fe:	f3ef 8310 	mrs	r3, PRIMASK
 8007602:	60bb      	str	r3, [r7, #8]
  return(result);
 8007604:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8007606:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8007608:	b672      	cpsid	i
}
 800760a:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	43da      	mvns	r2, r3
 8007610:	4b0a      	ldr	r3, [pc, #40]	@ (800763c <UTIL_SEQ_WaitEvt+0x90>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	4013      	ands	r3, r2
 8007616:	4a09      	ldr	r2, [pc, #36]	@ (800763c <UTIL_SEQ_WaitEvt+0x90>)
 8007618:	6013      	str	r3, [r2, #0]
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	f383 8810 	msr	PRIMASK, r3
}
 8007624:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 8007626:	4a04      	ldr	r2, [pc, #16]	@ (8007638 <UTIL_SEQ_WaitEvt+0x8c>)
 8007628:	697b      	ldr	r3, [r7, #20]
 800762a:	6013      	str	r3, [r2, #0]
  return;
 800762c:	bf00      	nop
}
 800762e:	3720      	adds	r7, #32
 8007630:	46bd      	mov	sp, r7
 8007632:	bd80      	pop	{r7, pc}
 8007634:	200003c4 	.word	0x200003c4
 8007638:	200003c0 	.word	0x200003c0
 800763c:	200003bc 	.word	0x200003bc

08007640 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8007640:	b480      	push	{r7}
 8007642:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8007644:	bf00      	nop
}
 8007646:	46bd      	mov	sp, r7
 8007648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764c:	4770      	bx	lr

0800764e <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800764e:	b480      	push	{r7}
 8007650:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8007652:	bf00      	nop
}
 8007654:	46bd      	mov	sp, r7
 8007656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765a:	4770      	bx	lr

0800765c <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800765c:	b480      	push	{r7}
 800765e:	b085      	sub	sp, #20
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 8007664:	2300      	movs	r3, #0
 8007666:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007672:	d204      	bcs.n	800767e <SEQ_BitPosition+0x22>
 8007674:	2310      	movs	r3, #16
 8007676:	73fb      	strb	r3, [r7, #15]
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	041b      	lsls	r3, r3, #16
 800767c:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007684:	d205      	bcs.n	8007692 <SEQ_BitPosition+0x36>
 8007686:	7bfb      	ldrb	r3, [r7, #15]
 8007688:	3308      	adds	r3, #8
 800768a:	73fb      	strb	r3, [r7, #15]
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	021b      	lsls	r3, r3, #8
 8007690:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007698:	d205      	bcs.n	80076a6 <SEQ_BitPosition+0x4a>
 800769a:	7bfb      	ldrb	r3, [r7, #15]
 800769c:	3304      	adds	r3, #4
 800769e:	73fb      	strb	r3, [r7, #15]
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	011b      	lsls	r3, r3, #4
 80076a4:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	0f1b      	lsrs	r3, r3, #28
 80076aa:	4a07      	ldr	r2, [pc, #28]	@ (80076c8 <SEQ_BitPosition+0x6c>)
 80076ac:	5cd2      	ldrb	r2, [r2, r3]
 80076ae:	7bfb      	ldrb	r3, [r7, #15]
 80076b0:	4413      	add	r3, r2
 80076b2:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 80076b4:	7bfb      	ldrb	r3, [r7, #15]
 80076b6:	f1c3 031f 	rsb	r3, r3, #31
 80076ba:	b2db      	uxtb	r3, r3
}
 80076bc:	4618      	mov	r0, r3
 80076be:	3714      	adds	r7, #20
 80076c0:	46bd      	mov	sp, r7
 80076c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c6:	4770      	bx	lr
 80076c8:	080079bc 	.word	0x080079bc

080076cc <memset>:
 80076cc:	4402      	add	r2, r0
 80076ce:	4603      	mov	r3, r0
 80076d0:	4293      	cmp	r3, r2
 80076d2:	d100      	bne.n	80076d6 <memset+0xa>
 80076d4:	4770      	bx	lr
 80076d6:	f803 1b01 	strb.w	r1, [r3], #1
 80076da:	e7f9      	b.n	80076d0 <memset+0x4>

080076dc <__libc_init_array>:
 80076dc:	b570      	push	{r4, r5, r6, lr}
 80076de:	4d0d      	ldr	r5, [pc, #52]	@ (8007714 <__libc_init_array+0x38>)
 80076e0:	4c0d      	ldr	r4, [pc, #52]	@ (8007718 <__libc_init_array+0x3c>)
 80076e2:	1b64      	subs	r4, r4, r5
 80076e4:	10a4      	asrs	r4, r4, #2
 80076e6:	2600      	movs	r6, #0
 80076e8:	42a6      	cmp	r6, r4
 80076ea:	d109      	bne.n	8007700 <__libc_init_array+0x24>
 80076ec:	4d0b      	ldr	r5, [pc, #44]	@ (800771c <__libc_init_array+0x40>)
 80076ee:	4c0c      	ldr	r4, [pc, #48]	@ (8007720 <__libc_init_array+0x44>)
 80076f0:	f000 f826 	bl	8007740 <_init>
 80076f4:	1b64      	subs	r4, r4, r5
 80076f6:	10a4      	asrs	r4, r4, #2
 80076f8:	2600      	movs	r6, #0
 80076fa:	42a6      	cmp	r6, r4
 80076fc:	d105      	bne.n	800770a <__libc_init_array+0x2e>
 80076fe:	bd70      	pop	{r4, r5, r6, pc}
 8007700:	f855 3b04 	ldr.w	r3, [r5], #4
 8007704:	4798      	blx	r3
 8007706:	3601      	adds	r6, #1
 8007708:	e7ee      	b.n	80076e8 <__libc_init_array+0xc>
 800770a:	f855 3b04 	ldr.w	r3, [r5], #4
 800770e:	4798      	blx	r3
 8007710:	3601      	adds	r6, #1
 8007712:	e7f2      	b.n	80076fa <__libc_init_array+0x1e>
 8007714:	080079d4 	.word	0x080079d4
 8007718:	080079d4 	.word	0x080079d4
 800771c:	080079d4 	.word	0x080079d4
 8007720:	080079d8 	.word	0x080079d8

08007724 <memcpy>:
 8007724:	440a      	add	r2, r1
 8007726:	4291      	cmp	r1, r2
 8007728:	f100 33ff 	add.w	r3, r0, #4294967295
 800772c:	d100      	bne.n	8007730 <memcpy+0xc>
 800772e:	4770      	bx	lr
 8007730:	b510      	push	{r4, lr}
 8007732:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007736:	f803 4f01 	strb.w	r4, [r3, #1]!
 800773a:	4291      	cmp	r1, r2
 800773c:	d1f9      	bne.n	8007732 <memcpy+0xe>
 800773e:	bd10      	pop	{r4, pc}

08007740 <_init>:
 8007740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007742:	bf00      	nop
 8007744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007746:	bc08      	pop	{r3}
 8007748:	469e      	mov	lr, r3
 800774a:	4770      	bx	lr

0800774c <_fini>:
 800774c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800774e:	bf00      	nop
 8007750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007752:	bc08      	pop	{r3}
 8007754:	469e      	mov	lr, r3
 8007756:	4770      	bx	lr
