<!DOCTYPE html>
<html lang="en" dir="auto">

<head><meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
<meta name="robots" content="index, follow">
<title>Data Path | Helia&#39;s Tech-Blog</title>
<meta name="keywords" content="RISC-V, Datapath, Single-Cycle, Multicycle, Control Signals, FSM">
<meta name="description" content="1. Current Datapath



Graph:
From cs61c

2. Component Table

  
      
          Abbreviation
          Full Name
          Function
      
  
  
      
          IMEM
          Instruction Memory
          Stores instruction codes, used for fetch
      
      
          Reg[]
          Register File
          Register file containing 32 registers (x0 ~ x31)
      
      
          Imm.Gen
          Immediate Generator
          Extracts immediate from instruction
      
      
          inst
          Instruction
          Current instruction fetched from IMEM
      
      
          rs1
          Register Source 1
          First input operand from Reg[]
      
      
          rs2
          Register Source 2
          Second input operand from Reg[]
      
      
          DMEM
          Data Memory
          Used in lw/sw instructions
      
      
          ImmSel
          Immediate Select
          Selects immediate type (I, S, B, U, J)
      
      
          BSel
          B Operand Select
          Selects between rs2 or imm as second operand
      
      
          ALUSel
          ALU Operation Select
          ALU operation selector (add, sub, logic, etc.)
      
      
          MemRW
          Memory Read/Write
          Controls memory read/write (lw or sw)
      
      
          DataR
          Data Read
          Data read from DMEM
      
      
          Addr
          Address
          Address sent to DMEM
      
      
          Mem
          Memory
          Memory module
      
      
          WB
          Write Back
          Controls whether to write back ALU or memory result to Reg[]
      
  


3. IMEM vs DMEM

  
      
          Storage
          Function
          Content
      
  
  
      
          IMEM
          Instruction Memory
          Instruction codes
      
      
          DMEM
          Data Memory
          Data accessed by lw/sw
      
  


4. rs1 vs rs2 vs rd

  
      
          Field
          Meaning
          Example (add x1, x2, x3)
      
  
  
      
          rs1
          First source operand
          x2
      
      
          rs2
          Second source operand
          x3
      
      
          rd
          Destination register
          x1
      
  


5. Immediate Generator (Imm.Gen)

  
      
          Instruction Example
          Extracted Immediate
      
  
  
      
          addi x1, x2, 10
          10
      
      
          sw x1, 100(x2)
          100
      
      
          beq x1, x2, -8
          -8
      
  


6. ALUSel &amp; BSel

  
      
          Signal
          Function
          Options
      
  
  
      
          ALUSel
          Selects ALU operation
          add, sub, AND, OR, XOR, shift
      
      
          BSel
          Selects second operand
          rs2 or imm
      
  


7. MemRW (Memory Read/Write)

  
      
          Signal
          Meaning
      
  
  
      
          0
          Read (lw)
      
      
          1
          Write (sw)
      
  


8. WB (Write Back)

  
      
          Signal
          Meaning
      
  
  
      
          0
          Write back ALU result
      
      
          1
          Write back memory data from DMEM
      
  


9. Single-Cycle RISC-V RV32I Datapath
(Insert single-cycle datapath diagram here)">
<meta name="author" content="Helia">
<link rel="canonical" href="https://dev-helia.github.io/Tech-Blog-Website/posts/cs/principles_of_computer_composition/08_datapath/">
<link crossorigin="anonymous" href="/Tech-Blog-Website/assets/css/stylesheet.f49d66caae9ea0fd43f21f29e71a8d3e284517ed770f2aa86fa012953ad3c9ef.css" integrity="sha256-9J1myq6eoP1D8h8p5xqNPihFF&#43;13Dyqob6ASlTrTye8=" rel="preload stylesheet" as="style">
<link rel="icon" href="https://dev-helia.github.io/Tech-Blog-Website/favicon.ico">
<link rel="icon" type="image/png" sizes="16x16" href="https://dev-helia.github.io/Tech-Blog-Website/favicon-16x16.png">
<link rel="icon" type="image/png" sizes="32x32" href="https://dev-helia.github.io/Tech-Blog-Website/favicon-32x32.png">
<link rel="apple-touch-icon" href="https://dev-helia.github.io/Tech-Blog-Website/apple-touch-icon.png">
<link rel="mask-icon" href="https://dev-helia.github.io/Tech-Blog-Website/safari-pinned-tab.svg">
<meta name="theme-color" content="#2e2e33">
<meta name="msapplication-TileColor" content="#2e2e33">
<link rel="alternate" hreflang="en" href="https://dev-helia.github.io/Tech-Blog-Website/posts/cs/principles_of_computer_composition/08_datapath/">
<noscript>
    <style>
        #theme-toggle,
        .top-link {
            display: none;
        }

    </style>
</noscript><meta property="og:url" content="https://dev-helia.github.io/Tech-Blog-Website/posts/cs/principles_of_computer_composition/08_datapath/">
  <meta property="og:site_name" content="Helia&#39;s Tech-Blog">
  <meta property="og:title" content="Data Path">
  <meta property="og:description" content="1. Current Datapath Graph:
From cs61c
2. Component Table Abbreviation Full Name Function IMEM Instruction Memory Stores instruction codes, used for fetch Reg[] Register File Register file containing 32 registers (x0 ~ x31) Imm.Gen Immediate Generator Extracts immediate from instruction inst Instruction Current instruction fetched from IMEM rs1 Register Source 1 First input operand from Reg[] rs2 Register Source 2 Second input operand from Reg[] DMEM Data Memory Used in lw/sw instructions ImmSel Immediate Select Selects immediate type (I, S, B, U, J) BSel B Operand Select Selects between rs2 or imm as second operand ALUSel ALU Operation Select ALU operation selector (add, sub, logic, etc.) MemRW Memory Read/Write Controls memory read/write (lw or sw) DataR Data Read Data read from DMEM Addr Address Address sent to DMEM Mem Memory Memory module WB Write Back Controls whether to write back ALU or memory result to Reg[] 3. IMEM vs DMEM Storage Function Content IMEM Instruction Memory Instruction codes DMEM Data Memory Data accessed by lw/sw 4. rs1 vs rs2 vs rd Field Meaning Example (add x1, x2, x3) rs1 First source operand x2 rs2 Second source operand x3 rd Destination register x1 5. Immediate Generator (Imm.Gen) Instruction Example Extracted Immediate addi x1, x2, 10 10 sw x1, 100(x2) 100 beq x1, x2, -8 -8 6. ALUSel &amp; BSel Signal Function Options ALUSel Selects ALU operation add, sub, AND, OR, XOR, shift BSel Selects second operand rs2 or imm 7. MemRW (Memory Read/Write) Signal Meaning 0 Read (lw) 1 Write (sw) 8. WB (Write Back) Signal Meaning 0 Write back ALU result 1 Write back memory data from DMEM 9. Single-Cycle RISC-V RV32I Datapath (Insert single-cycle datapath diagram here)">
  <meta property="og:locale" content="en-us">
  <meta property="og:type" content="article">
    <meta property="article:section" content="posts">
    <meta property="article:published_time" content="2025-03-31T00:00:00+00:00">
    <meta property="article:modified_time" content="2025-03-31T00:00:00+00:00">
    <meta property="article:tag" content="RISC-V">
    <meta property="article:tag" content="Datapath">
    <meta property="article:tag" content="Single-Cycle">
    <meta property="article:tag" content="Multicycle">
    <meta property="article:tag" content="Control Signals">
    <meta property="article:tag" content="FSM">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="Data Path">
<meta name="twitter:description" content="1. Current Datapath



Graph:
From cs61c

2. Component Table

  
      
          Abbreviation
          Full Name
          Function
      
  
  
      
          IMEM
          Instruction Memory
          Stores instruction codes, used for fetch
      
      
          Reg[]
          Register File
          Register file containing 32 registers (x0 ~ x31)
      
      
          Imm.Gen
          Immediate Generator
          Extracts immediate from instruction
      
      
          inst
          Instruction
          Current instruction fetched from IMEM
      
      
          rs1
          Register Source 1
          First input operand from Reg[]
      
      
          rs2
          Register Source 2
          Second input operand from Reg[]
      
      
          DMEM
          Data Memory
          Used in lw/sw instructions
      
      
          ImmSel
          Immediate Select
          Selects immediate type (I, S, B, U, J)
      
      
          BSel
          B Operand Select
          Selects between rs2 or imm as second operand
      
      
          ALUSel
          ALU Operation Select
          ALU operation selector (add, sub, logic, etc.)
      
      
          MemRW
          Memory Read/Write
          Controls memory read/write (lw or sw)
      
      
          DataR
          Data Read
          Data read from DMEM
      
      
          Addr
          Address
          Address sent to DMEM
      
      
          Mem
          Memory
          Memory module
      
      
          WB
          Write Back
          Controls whether to write back ALU or memory result to Reg[]
      
  


3. IMEM vs DMEM

  
      
          Storage
          Function
          Content
      
  
  
      
          IMEM
          Instruction Memory
          Instruction codes
      
      
          DMEM
          Data Memory
          Data accessed by lw/sw
      
  


4. rs1 vs rs2 vs rd

  
      
          Field
          Meaning
          Example (add x1, x2, x3)
      
  
  
      
          rs1
          First source operand
          x2
      
      
          rs2
          Second source operand
          x3
      
      
          rd
          Destination register
          x1
      
  


5. Immediate Generator (Imm.Gen)

  
      
          Instruction Example
          Extracted Immediate
      
  
  
      
          addi x1, x2, 10
          10
      
      
          sw x1, 100(x2)
          100
      
      
          beq x1, x2, -8
          -8
      
  


6. ALUSel &amp; BSel

  
      
          Signal
          Function
          Options
      
  
  
      
          ALUSel
          Selects ALU operation
          add, sub, AND, OR, XOR, shift
      
      
          BSel
          Selects second operand
          rs2 or imm
      
  


7. MemRW (Memory Read/Write)

  
      
          Signal
          Meaning
      
  
  
      
          0
          Read (lw)
      
      
          1
          Write (sw)
      
  


8. WB (Write Back)

  
      
          Signal
          Meaning
      
  
  
      
          0
          Write back ALU result
      
      
          1
          Write back memory data from DMEM
      
  


9. Single-Cycle RISC-V RV32I Datapath
(Insert single-cycle datapath diagram here)">


<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BreadcrumbList",
  "itemListElement": [
    {
      "@type": "ListItem",
      "position":  1 ,
      "name": "Posts",
      "item": "https://dev-helia.github.io/Tech-Blog-Website/posts/"
    }, 
    {
      "@type": "ListItem",
      "position":  2 ,
      "name": "",
      "item": "https://dev-helia.github.io/Tech-Blog-Website/posts/cs/"
    }, 
    {
      "@type": "ListItem",
      "position":  3 ,
      "name": "Principles of Computer Composition",
      "item": "https://dev-helia.github.io/Tech-Blog-Website/posts/cs/principles_of_computer_composition/"
    }, 
    {
      "@type": "ListItem",
      "position":  4 ,
      "name": "Data Path",
      "item": "https://dev-helia.github.io/Tech-Blog-Website/posts/cs/principles_of_computer_composition/08_datapath/"
    }
  ]
}
</script>
<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "Data Path",
  "name": "Data Path",
  "description": "1. Current Datapath Graph:\nFrom cs61c\n2. Component Table Abbreviation Full Name Function IMEM Instruction Memory Stores instruction codes, used for fetch Reg[] Register File Register file containing 32 registers (x0 ~ x31) Imm.Gen Immediate Generator Extracts immediate from instruction inst Instruction Current instruction fetched from IMEM rs1 Register Source 1 First input operand from Reg[] rs2 Register Source 2 Second input operand from Reg[] DMEM Data Memory Used in lw/sw instructions ImmSel Immediate Select Selects immediate type (I, S, B, U, J) BSel B Operand Select Selects between rs2 or imm as second operand ALUSel ALU Operation Select ALU operation selector (add, sub, logic, etc.) MemRW Memory Read/Write Controls memory read/write (lw or sw) DataR Data Read Data read from DMEM Addr Address Address sent to DMEM Mem Memory Memory module WB Write Back Controls whether to write back ALU or memory result to Reg[] 3. IMEM vs DMEM Storage Function Content IMEM Instruction Memory Instruction codes DMEM Data Memory Data accessed by lw/sw 4. rs1 vs rs2 vs rd Field Meaning Example (add x1, x2, x3) rs1 First source operand x2 rs2 Second source operand x3 rd Destination register x1 5. Immediate Generator (Imm.Gen) Instruction Example Extracted Immediate addi x1, x2, 10 10 sw x1, 100(x2) 100 beq x1, x2, -8 -8 6. ALUSel \u0026amp; BSel Signal Function Options ALUSel Selects ALU operation add, sub, AND, OR, XOR, shift BSel Selects second operand rs2 or imm 7. MemRW (Memory Read/Write) Signal Meaning 0 Read (lw) 1 Write (sw) 8. WB (Write Back) Signal Meaning 0 Write back ALU result 1 Write back memory data from DMEM 9. Single-Cycle RISC-V RV32I Datapath (Insert single-cycle datapath diagram here)\n",
  "keywords": [
    "RISC-V", "Datapath", "Single-Cycle", "Multicycle", "Control Signals", "FSM"
  ],
  "articleBody": "1. Current Datapath Graph:\nFrom cs61c\n2. Component Table Abbreviation Full Name Function IMEM Instruction Memory Stores instruction codes, used for fetch Reg[] Register File Register file containing 32 registers (x0 ~ x31) Imm.Gen Immediate Generator Extracts immediate from instruction inst Instruction Current instruction fetched from IMEM rs1 Register Source 1 First input operand from Reg[] rs2 Register Source 2 Second input operand from Reg[] DMEM Data Memory Used in lw/sw instructions ImmSel Immediate Select Selects immediate type (I, S, B, U, J) BSel B Operand Select Selects between rs2 or imm as second operand ALUSel ALU Operation Select ALU operation selector (add, sub, logic, etc.) MemRW Memory Read/Write Controls memory read/write (lw or sw) DataR Data Read Data read from DMEM Addr Address Address sent to DMEM Mem Memory Memory module WB Write Back Controls whether to write back ALU or memory result to Reg[] 3. IMEM vs DMEM Storage Function Content IMEM Instruction Memory Instruction codes DMEM Data Memory Data accessed by lw/sw 4. rs1 vs rs2 vs rd Field Meaning Example (add x1, x2, x3) rs1 First source operand x2 rs2 Second source operand x3 rd Destination register x1 5. Immediate Generator (Imm.Gen) Instruction Example Extracted Immediate addi x1, x2, 10 10 sw x1, 100(x2) 100 beq x1, x2, -8 -8 6. ALUSel \u0026 BSel Signal Function Options ALUSel Selects ALU operation add, sub, AND, OR, XOR, shift BSel Selects second operand rs2 or imm 7. MemRW (Memory Read/Write) Signal Meaning 0 Read (lw) 1 Write (sw) 8. WB (Write Back) Signal Meaning 0 Write back ALU result 1 Write back memory data from DMEM 9. Single-Cycle RISC-V RV32I Datapath (Insert single-cycle datapath diagram here)\n10. Control Unit (Control Signals) Control Bits Diagram:\n(Insert control lines marked on datapath)\nControl Bits Explanation:\nPCSel: Does this instruction change the PC? What’s the next PC? ImmSel: Does this instruction use an immediate? What type? RegWEn: Does it write to rd? BrUn: Is the branch signed or unsigned? BSel: Does ALU use rs2 or imm? ASel: Does ALU use rs1 or PC? ALUSel: What operation does ALU perform? MemRW: Should we read/write from memory? WBSel: What result to write back to rd? 11. Key Control Signal Table Control Signal Function Example Instructions PCSel Select next PC (sequential or branch) JAL, BEQ, BNE ImmSel Select immediate type (I, S, B, U, J) ADDI, LW, SW RegWEn Write back to rd register or not ADD, ADDI, LW BrUn Unsigned branch flag BLTU, BGEU BSel Select 2nd ALU operand (rs2 or imm) ADDI (imm), ADD (rs2) ASel Select 1st ALU operand (rs1 or PC) AUIPC (uses PC) ALUSel ALU operation (add, sub, shift, etc.) ADD, SUB, AND, OR MemRW Access data memory (read = 0, write = 1) LW (read), SW (write) WBSel Select data to write back ADD → ALU, LW → Memory 12. Multicycle Stages Stage Meaning Function Description IF Instruction Fetch Fetch instruction from IMEM, PC += 4 ID Instruction Decode Decode and read rs1/rs2 EX Execute ALU calculates (arithmetic or address) MEM Memory Access LW read / SW write WB Write Back Write result to rd 13. Instruction Example (lw x1, 0(x2)) Cycle Stage Action Description 1 IF Fetch instruction Load instruction into IR 2 ID Decode x2 Read value of x2, prepare ALU input 3 EX Calc x2 + offset ALU adds x2 + 0 4 MEM Memory access Read data from DMEM at address 5 WB Write x1 Store memory data to x1 14. Control Signal Timing Table Cycle Signals Meaning IF PCWrite=1, IRWrite=1, ALUSrcA=0 PC+4, fetch next instr ALUSrcB=01, ALUOp=00, IorD=0 ID ALUSrcA=0, ALUSrcB=11, ALUOp=00 Calc x2 + offset EX ALUSrcA=1, ALUSrcB=10, ALUOp=00 Execute address calc MEM MemRead=1, IorD=1 Read from DMEM WB RegWrite=1, MemtoReg=1 Write value to rd 15. FSM (Simplified State Diagram) State 0: IF → Next: State 1 State 1: ID → Next: State 2 State 2: EX (address calculation) → Next: State 3 State 3: MEM (memory read) → Next: State 4 State 4: WB (write back) → Next: State 0 16. Key Datapath Components per Stage (Multicycle) Stage Modules Used IF PC, IMEM, ALU (PC+4), MUX (ALUSrcB) ID RegFile, Imm.Gen, ALU (offset prep) EX ALU (x2+offset), MUX (ALUSrcA/B) MEM Memory (DMEM) WB RegFile, MUX (MemtoReg) 17. Multicycle Execution Summary lw = load word, load data from memory Split into 5 cycles (IF, ID, EX, MEM, WB) One action per cycle Control signals generated per cycle by FSM Hardware reused across cycles (e.g., ALU for both PC+4 and address calc) Saves hardware, increases control complexity 18. Single-Cycle vs. Multicycle CPU Comparison Dimension Single-Cycle CPU Multicycle CPU Instruction Duration One cycle per instruction 4~6 cycles per instruction Control Type Combinational logic Finite State Machine (FSM) Datapath Usage Modules used once per instruction Modules reused across cycles Signal Control Decided once per instruction Decided separately each cycle Instruction Flow Fetch → Decode → Execute → Write Back Step-by-step execution Clock Period Longest instruction determines cycle Shorter cycles by splitting stages Resource Efficiency Low (idle after use) High (reuse modules per cycle) Teaching Suitability Simpler, good for intro Closer to real CPU implementation 19. Execution Flow: Single-Cycle PC fetch instruction Decode instruction Reg[x2] + 0 Access memory Write to x1 One cycle must complete all Cycle must match longest instruction 20. Execution Flow: Multicycle (Incremental) Cycle 1: IF → Fetch instruction from PC Cycle 2: ID → Decode, read x2 Cycle 3: EX → ALU computes address = x2 + 0 Cycle 4: MEM → Read memory Cycle 5: WB → Write to x1 [Fetch] → [Decode] → [Address Calc] → [Memory Access] → [Write Back] ",
  "wordCount" : "931",
  "inLanguage": "en",
  "datePublished": "2025-03-31T00:00:00Z",
  "dateModified": "2025-03-31T00:00:00Z",
  "author":{
    "@type": "Person",
    "name": "Helia"
  },
  "mainEntityOfPage": {
    "@type": "WebPage",
    "@id": "https://dev-helia.github.io/Tech-Blog-Website/posts/cs/principles_of_computer_composition/08_datapath/"
  },
  "publisher": {
    "@type": "Organization",
    "name": "Helia's Tech-Blog",
    "logo": {
      "@type": "ImageObject",
      "url": "https://dev-helia.github.io/Tech-Blog-Website/favicon.ico"
    }
  }
}
</script>
</head>

<body class=" dark" id="top">
<script>
    if (localStorage.getItem("pref-theme") === "light") {
        document.body.classList.remove('dark')
    }

</script>

<header class="header">
    <nav class="nav">
        <div class="logo">
            <a href="https://dev-helia.github.io/Tech-Blog-Website/" accesskey="h" title="Helia&#39;s Tech-Blog (Alt + H)">Helia&#39;s Tech-Blog</a>
            <div class="logo-switches">
                <button id="theme-toggle" accesskey="t" title="(Alt + T)" aria-label="Toggle theme">
                    <svg id="moon" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <path d="M21 12.79A9 9 0 1 1 11.21 3 7 7 0 0 0 21 12.79z"></path>
                    </svg>
                    <svg id="sun" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <circle cx="12" cy="12" r="5"></circle>
                        <line x1="12" y1="1" x2="12" y2="3"></line>
                        <line x1="12" y1="21" x2="12" y2="23"></line>
                        <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
                        <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
                        <line x1="1" y1="12" x2="3" y2="12"></line>
                        <line x1="21" y1="12" x2="23" y2="12"></line>
                        <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
                        <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
                    </svg>
                </button>
            </div>
        </div>
        <ul id="menu">
            <li>
                <a href="https://dev-helia.github.io/Tech-Blog-Website/posts/" title="Posts">
                    <span>Posts</span>
                </a>
            </li>
            <li>
                <a href="https://dev-helia.github.io/Tech-Blog-Website/archives/" title="Archive">
                    <span>Archive</span>
                </a>
            </li>
            <li>
                <a href="https://dev-helia.github.io/Tech-Blog-Website/tags/" title="Tags">
                    <span>Tags</span>
                </a>
            </li>
        </ul>
    </nav>
</header>
<main class="main">

<article class="post-single">
  <header class="post-header">
    <div class="breadcrumbs"><a href="https://dev-helia.github.io/Tech-Blog-Website/">Home</a>&nbsp;»&nbsp;<a href="https://dev-helia.github.io/Tech-Blog-Website/posts/">Posts</a>&nbsp;»&nbsp;<a href="https://dev-helia.github.io/Tech-Blog-Website/posts/cs/"></a>&nbsp;»&nbsp;<a href="https://dev-helia.github.io/Tech-Blog-Website/posts/cs/principles_of_computer_composition/">Principles of Computer Composition</a></div>
    <h1 class="post-title entry-hint-parent">
      Data Path
    </h1>
    <div class="post-meta"><span title='2025-03-31 00:00:00 +0000 UTC'>March 31, 2025</span>&nbsp;·&nbsp;5 min&nbsp;·&nbsp;931 words&nbsp;·&nbsp;Helia

</div>
  </header> 
  <div class="post-content"><h1 id="1-current-datapath">1. Current Datapath<a hidden class="anchor" aria-hidden="true" href="#1-current-datapath">#</a></h1>
<p><img alt="alt text" loading="lazy" src="/Tech-Blog-Website/posts/cs/principles_of_computer_composition/08_datapath/image.png">
<img alt="alt text" loading="lazy" src="/Tech-Blog-Website/posts/cs/principles_of_computer_composition/08_datapath/image-2.png">
<img alt="alt text" loading="lazy" src="/Tech-Blog-Website/posts/cs/principles_of_computer_composition/08_datapath/image-1.png">
<strong>Graph:</strong><br>
<em>From cs61c</em></p>
<hr>
<h1 id="2-component-table">2. Component Table<a hidden class="anchor" aria-hidden="true" href="#2-component-table">#</a></h1>
<table>
  <thead>
      <tr>
          <th>Abbreviation</th>
          <th>Full Name</th>
          <th>Function</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>IMEM</td>
          <td>Instruction Memory</td>
          <td>Stores instruction codes, used for fetch</td>
      </tr>
      <tr>
          <td>Reg[]</td>
          <td>Register File</td>
          <td>Register file containing 32 registers (x0 ~ x31)</td>
      </tr>
      <tr>
          <td>Imm.Gen</td>
          <td>Immediate Generator</td>
          <td>Extracts immediate from instruction</td>
      </tr>
      <tr>
          <td>inst</td>
          <td>Instruction</td>
          <td>Current instruction fetched from IMEM</td>
      </tr>
      <tr>
          <td>rs1</td>
          <td>Register Source 1</td>
          <td>First input operand from Reg[]</td>
      </tr>
      <tr>
          <td>rs2</td>
          <td>Register Source 2</td>
          <td>Second input operand from Reg[]</td>
      </tr>
      <tr>
          <td>DMEM</td>
          <td>Data Memory</td>
          <td>Used in lw/sw instructions</td>
      </tr>
      <tr>
          <td>ImmSel</td>
          <td>Immediate Select</td>
          <td>Selects immediate type (I, S, B, U, J)</td>
      </tr>
      <tr>
          <td>BSel</td>
          <td>B Operand Select</td>
          <td>Selects between rs2 or imm as second operand</td>
      </tr>
      <tr>
          <td>ALUSel</td>
          <td>ALU Operation Select</td>
          <td>ALU operation selector (add, sub, logic, etc.)</td>
      </tr>
      <tr>
          <td>MemRW</td>
          <td>Memory Read/Write</td>
          <td>Controls memory read/write (<code>lw</code> or <code>sw</code>)</td>
      </tr>
      <tr>
          <td>DataR</td>
          <td>Data Read</td>
          <td>Data read from DMEM</td>
      </tr>
      <tr>
          <td>Addr</td>
          <td>Address</td>
          <td>Address sent to DMEM</td>
      </tr>
      <tr>
          <td>Mem</td>
          <td>Memory</td>
          <td>Memory module</td>
      </tr>
      <tr>
          <td>WB</td>
          <td>Write Back</td>
          <td>Controls whether to write back ALU or memory result to Reg[]</td>
      </tr>
  </tbody>
</table>
<hr>
<h1 id="3-imem-vs-dmem">3. IMEM vs DMEM<a hidden class="anchor" aria-hidden="true" href="#3-imem-vs-dmem">#</a></h1>
<table>
  <thead>
      <tr>
          <th>Storage</th>
          <th>Function</th>
          <th>Content</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>IMEM</td>
          <td>Instruction Memory</td>
          <td>Instruction codes</td>
      </tr>
      <tr>
          <td>DMEM</td>
          <td>Data Memory</td>
          <td>Data accessed by lw/sw</td>
      </tr>
  </tbody>
</table>
<hr>
<h1 id="4-rs1-vs-rs2-vs-rd">4. rs1 vs rs2 vs rd<a hidden class="anchor" aria-hidden="true" href="#4-rs1-vs-rs2-vs-rd">#</a></h1>
<table>
  <thead>
      <tr>
          <th>Field</th>
          <th>Meaning</th>
          <th>Example (<code>add x1, x2, x3</code>)</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>rs1</td>
          <td>First source operand</td>
          <td>x2</td>
      </tr>
      <tr>
          <td>rs2</td>
          <td>Second source operand</td>
          <td>x3</td>
      </tr>
      <tr>
          <td>rd</td>
          <td>Destination register</td>
          <td>x1</td>
      </tr>
  </tbody>
</table>
<hr>
<h1 id="5-immediate-generator-immgen">5. Immediate Generator (Imm.Gen)<a hidden class="anchor" aria-hidden="true" href="#5-immediate-generator-immgen">#</a></h1>
<table>
  <thead>
      <tr>
          <th>Instruction Example</th>
          <th>Extracted Immediate</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td><code>addi x1, x2, 10</code></td>
          <td>10</td>
      </tr>
      <tr>
          <td><code>sw x1, 100(x2)</code></td>
          <td>100</td>
      </tr>
      <tr>
          <td><code>beq x1, x2, -8</code></td>
          <td>-8</td>
      </tr>
  </tbody>
</table>
<hr>
<h1 id="6-alusel--bsel">6. ALUSel &amp; BSel<a hidden class="anchor" aria-hidden="true" href="#6-alusel--bsel">#</a></h1>
<table>
  <thead>
      <tr>
          <th>Signal</th>
          <th>Function</th>
          <th>Options</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>ALUSel</td>
          <td>Selects ALU operation</td>
          <td>add, sub, AND, OR, XOR, shift</td>
      </tr>
      <tr>
          <td>BSel</td>
          <td>Selects second operand</td>
          <td>rs2 or imm</td>
      </tr>
  </tbody>
</table>
<hr>
<h1 id="7-memrw-memory-readwrite">7. MemRW (Memory Read/Write)<a hidden class="anchor" aria-hidden="true" href="#7-memrw-memory-readwrite">#</a></h1>
<table>
  <thead>
      <tr>
          <th>Signal</th>
          <th>Meaning</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>0</td>
          <td>Read (<code>lw</code>)</td>
      </tr>
      <tr>
          <td>1</td>
          <td>Write (<code>sw</code>)</td>
      </tr>
  </tbody>
</table>
<hr>
<h1 id="8-wb-write-back">8. WB (Write Back)<a hidden class="anchor" aria-hidden="true" href="#8-wb-write-back">#</a></h1>
<table>
  <thead>
      <tr>
          <th>Signal</th>
          <th>Meaning</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>0</td>
          <td>Write back ALU result</td>
      </tr>
      <tr>
          <td>1</td>
          <td>Write back memory data from DMEM</td>
      </tr>
  </tbody>
</table>
<hr>
<h1 id="9-single-cycle-risc-v-rv32i-datapath">9. Single-Cycle RISC-V RV32I Datapath<a hidden class="anchor" aria-hidden="true" href="#9-single-cycle-risc-v-rv32i-datapath">#</a></h1>
<p><em>(Insert single-cycle datapath diagram here)</em></p>
<hr>
<h1 id="10-control-unit-control-signals">10. Control Unit (Control Signals)<a hidden class="anchor" aria-hidden="true" href="#10-control-unit-control-signals">#</a></h1>
<p><strong>Control Bits Diagram:</strong><br>
<em>(Insert control lines marked on datapath)</em></p>
<p><strong>Control Bits Explanation:</strong></p>
<ul>
<li>PCSel: Does this instruction change the PC? What&rsquo;s the next PC?</li>
<li>ImmSel: Does this instruction use an immediate? What type?</li>
<li>RegWEn: Does it write to <code>rd</code>?</li>
<li>BrUn: Is the branch signed or unsigned?</li>
<li>BSel: Does ALU use rs2 or imm?</li>
<li>ASel: Does ALU use rs1 or PC?</li>
<li>ALUSel: What operation does ALU perform?</li>
<li>MemRW: Should we read/write from memory?</li>
<li>WBSel: What result to write back to rd?</li>
</ul>
<hr>
<h1 id="11-key-control-signal-table">11. Key Control Signal Table<a hidden class="anchor" aria-hidden="true" href="#11-key-control-signal-table">#</a></h1>
<table>
  <thead>
      <tr>
          <th>Control Signal</th>
          <th>Function</th>
          <th>Example Instructions</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>PCSel</td>
          <td>Select next PC (sequential or branch)</td>
          <td>JAL, BEQ, BNE</td>
      </tr>
      <tr>
          <td>ImmSel</td>
          <td>Select immediate type (I, S, B, U, J)</td>
          <td>ADDI, LW, SW</td>
      </tr>
      <tr>
          <td>RegWEn</td>
          <td>Write back to <code>rd</code> register or not</td>
          <td>ADD, ADDI, LW</td>
      </tr>
      <tr>
          <td>BrUn</td>
          <td>Unsigned branch flag</td>
          <td>BLTU, BGEU</td>
      </tr>
      <tr>
          <td>BSel</td>
          <td>Select 2nd ALU operand (rs2 or imm)</td>
          <td>ADDI (imm), ADD (rs2)</td>
      </tr>
      <tr>
          <td>ASel</td>
          <td>Select 1st ALU operand (rs1 or PC)</td>
          <td>AUIPC (uses PC)</td>
      </tr>
      <tr>
          <td>ALUSel</td>
          <td>ALU operation (add, sub, shift, etc.)</td>
          <td>ADD, SUB, AND, OR</td>
      </tr>
      <tr>
          <td>MemRW</td>
          <td>Access data memory (read = 0, write = 1)</td>
          <td>LW (read), SW (write)</td>
      </tr>
      <tr>
          <td>WBSel</td>
          <td>Select data to write back</td>
          <td>ADD → ALU, LW → Memory</td>
      </tr>
  </tbody>
</table>
<hr>
<h1 id="12-multicycle-stages">12. Multicycle Stages<a hidden class="anchor" aria-hidden="true" href="#12-multicycle-stages">#</a></h1>
<table>
  <thead>
      <tr>
          <th>Stage</th>
          <th>Meaning</th>
          <th>Function Description</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>IF</td>
          <td>Instruction Fetch</td>
          <td>Fetch instruction from IMEM, PC += 4</td>
      </tr>
      <tr>
          <td>ID</td>
          <td>Instruction Decode</td>
          <td>Decode and read rs1/rs2</td>
      </tr>
      <tr>
          <td>EX</td>
          <td>Execute</td>
          <td>ALU calculates (arithmetic or address)</td>
      </tr>
      <tr>
          <td>MEM</td>
          <td>Memory Access</td>
          <td>LW read / SW write</td>
      </tr>
      <tr>
          <td>WB</td>
          <td>Write Back</td>
          <td>Write result to rd</td>
      </tr>
  </tbody>
</table>
<hr>
<h1 id="13-instruction-example-lw-x1-0x2">13. Instruction Example (<code>lw x1, 0(x2)</code>)<a hidden class="anchor" aria-hidden="true" href="#13-instruction-example-lw-x1-0x2">#</a></h1>
<table>
  <thead>
      <tr>
          <th>Cycle</th>
          <th>Stage</th>
          <th>Action</th>
          <th>Description</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>IF</td>
          <td>Fetch instruction</td>
          <td>Load instruction into IR</td>
      </tr>
      <tr>
          <td>2</td>
          <td>ID</td>
          <td>Decode x2</td>
          <td>Read value of x2, prepare ALU input</td>
      </tr>
      <tr>
          <td>3</td>
          <td>EX</td>
          <td>Calc x2 + offset</td>
          <td>ALU adds x2 + 0</td>
      </tr>
      <tr>
          <td>4</td>
          <td>MEM</td>
          <td>Memory access</td>
          <td>Read data from DMEM at address</td>
      </tr>
      <tr>
          <td>5</td>
          <td>WB</td>
          <td>Write x1</td>
          <td>Store memory data to x1</td>
      </tr>
  </tbody>
</table>
<hr>
<h1 id="14-control-signal-timing-table">14. Control Signal Timing Table<a hidden class="anchor" aria-hidden="true" href="#14-control-signal-timing-table">#</a></h1>
<table>
  <thead>
      <tr>
          <th>Cycle</th>
          <th>Signals</th>
          <th>Meaning</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>IF</td>
          <td>PCWrite=1, IRWrite=1, ALUSrcA=0</td>
          <td>PC+4, fetch next instr</td>
      </tr>
      <tr>
          <td></td>
          <td>ALUSrcB=01, ALUOp=00, IorD=0</td>
          <td></td>
      </tr>
      <tr>
          <td>ID</td>
          <td>ALUSrcA=0, ALUSrcB=11, ALUOp=00</td>
          <td>Calc x2 + offset</td>
      </tr>
      <tr>
          <td>EX</td>
          <td>ALUSrcA=1, ALUSrcB=10, ALUOp=00</td>
          <td>Execute address calc</td>
      </tr>
      <tr>
          <td>MEM</td>
          <td>MemRead=1, IorD=1</td>
          <td>Read from DMEM</td>
      </tr>
      <tr>
          <td>WB</td>
          <td>RegWrite=1, MemtoReg=1</td>
          <td>Write value to rd</td>
      </tr>
  </tbody>
</table>
<hr>
<h1 id="15-fsm-simplified-state-diagram">15. FSM (Simplified State Diagram)<a hidden class="anchor" aria-hidden="true" href="#15-fsm-simplified-state-diagram">#</a></h1>
<pre tabindex="0"><code>State 0: IF
 → Next: State 1

State 1: ID
 → Next: State 2

State 2: EX (address calculation)
 → Next: State 3

State 3: MEM (memory read)
 → Next: State 4

State 4: WB (write back)
 → Next: State 0
</code></pre><hr>
<h1 id="16-key-datapath-components-per-stage-multicycle">16. Key Datapath Components per Stage (Multicycle)<a hidden class="anchor" aria-hidden="true" href="#16-key-datapath-components-per-stage-multicycle">#</a></h1>
<table>
  <thead>
      <tr>
          <th>Stage</th>
          <th>Modules Used</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>IF</td>
          <td>PC, IMEM, ALU (PC+4), MUX (ALUSrcB)</td>
      </tr>
      <tr>
          <td>ID</td>
          <td>RegFile, Imm.Gen, ALU (offset prep)</td>
      </tr>
      <tr>
          <td>EX</td>
          <td>ALU (x2+offset), MUX (ALUSrcA/B)</td>
      </tr>
      <tr>
          <td>MEM</td>
          <td>Memory (DMEM)</td>
      </tr>
      <tr>
          <td>WB</td>
          <td>RegFile, MUX (MemtoReg)</td>
      </tr>
  </tbody>
</table>
<hr>
<h1 id="17-multicycle-execution-summary">17. Multicycle Execution Summary<a hidden class="anchor" aria-hidden="true" href="#17-multicycle-execution-summary">#</a></h1>
<ol>
<li><code>lw = load word</code>, load data from memory</li>
<li>Split into 5 cycles (IF, ID, EX, MEM, WB)</li>
<li>One action per cycle</li>
<li>Control signals generated per cycle by FSM</li>
<li>Hardware reused across cycles (e.g., ALU for both PC+4 and address calc)</li>
<li>Saves hardware, increases control complexity</li>
</ol>
<hr>
<h1 id="18-single-cycle-vs-multicycle-cpu-comparison">18. Single-Cycle vs. Multicycle CPU Comparison<a hidden class="anchor" aria-hidden="true" href="#18-single-cycle-vs-multicycle-cpu-comparison">#</a></h1>
<table>
  <thead>
      <tr>
          <th>Dimension</th>
          <th>Single-Cycle CPU</th>
          <th>Multicycle CPU</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>Instruction Duration</td>
          <td>One cycle per instruction</td>
          <td>4~6 cycles per instruction</td>
      </tr>
      <tr>
          <td>Control Type</td>
          <td>Combinational logic</td>
          <td>Finite State Machine (FSM)</td>
      </tr>
      <tr>
          <td>Datapath Usage</td>
          <td>Modules used once per instruction</td>
          <td>Modules reused across cycles</td>
      </tr>
      <tr>
          <td>Signal Control</td>
          <td>Decided once per instruction</td>
          <td>Decided separately each cycle</td>
      </tr>
      <tr>
          <td>Instruction Flow</td>
          <td>Fetch → Decode → Execute → Write Back</td>
          <td>Step-by-step execution</td>
      </tr>
      <tr>
          <td>Clock Period</td>
          <td>Longest instruction determines cycle</td>
          <td>Shorter cycles by splitting stages</td>
      </tr>
      <tr>
          <td>Resource Efficiency</td>
          <td>Low (idle after use)</td>
          <td>High (reuse modules per cycle)</td>
      </tr>
      <tr>
          <td>Teaching Suitability</td>
          <td>Simpler, good for intro</td>
          <td>Closer to real CPU implementation</td>
      </tr>
  </tbody>
</table>
<hr>
<h1 id="19-execution-flow-single-cycle">19. Execution Flow: Single-Cycle<a hidden class="anchor" aria-hidden="true" href="#19-execution-flow-single-cycle">#</a></h1>
<pre tabindex="0"><code>PC fetch instruction  
Decode instruction  
Reg[x2] + 0  
Access memory  
Write to x1

One cycle must complete all
Cycle must match longest instruction
</code></pre><hr>
<h1 id="20-execution-flow-multicycle-incremental">20. Execution Flow: Multicycle (Incremental)<a hidden class="anchor" aria-hidden="true" href="#20-execution-flow-multicycle-incremental">#</a></h1>
<pre tabindex="0"><code>Cycle 1: IF    → Fetch instruction from PC
Cycle 2: ID    → Decode, read x2
Cycle 3: EX    → ALU computes address = x2 + 0
Cycle 4: MEM   → Read memory
Cycle 5: WB    → Write to x1
</code></pre><pre tabindex="0"><code>[Fetch] → [Decode] → [Address Calc] → [Memory Access] → [Write Back]
</code></pre>

  </div>

  <footer class="post-footer">
    <ul class="post-tags">
      <li><a href="https://dev-helia.github.io/Tech-Blog-Website/tags/risc-v/">RISC-V</a></li>
      <li><a href="https://dev-helia.github.io/Tech-Blog-Website/tags/datapath/">Datapath</a></li>
      <li><a href="https://dev-helia.github.io/Tech-Blog-Website/tags/single-cycle/">Single-Cycle</a></li>
      <li><a href="https://dev-helia.github.io/Tech-Blog-Website/tags/multicycle/">Multicycle</a></li>
      <li><a href="https://dev-helia.github.io/Tech-Blog-Website/tags/control-signals/">Control Signals</a></li>
      <li><a href="https://dev-helia.github.io/Tech-Blog-Website/tags/fsm/">FSM</a></li>
    </ul>
<nav class="paginav">
  <a class="prev" href="https://dev-helia.github.io/Tech-Blog-Website/posts/cs/principles_of_computer_composition/06_circuits/">
    <span class="title">« Prev</span>
    <br>
    <span>Circuits</span>
  </a>
  <a class="next" href="https://dev-helia.github.io/Tech-Blog-Website/posts/cs/principles_of_computer_composition/11_cache/">
    <span class="title">Next »</span>
    <br>
    <span>Cache Structure &amp; Strategies</span>
  </a>
</nav>


<ul class="share-buttons">
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Data Path on x"
            href="https://x.com/intent/tweet/?text=Data%20Path&amp;url=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fcs%2fprinciples_of_computer_composition%2f08_datapath%2f&amp;hashtags=RISC-V%2cDatapath%2cSingle-Cycle%2cMulticycle%2cControlSignals%2cFSM">
            <svg version="1.1" viewBox="0 0 512 512" xml:space="preserve" height="30px" width="30px" fill="currentColor">
                <path
                    d="M512 62.554 L 512 449.446 C 512 483.97 483.97 512 449.446 512 L 62.554 512 C 28.03 512 0 483.97 0 449.446 L 0 62.554 C 0 28.03 28.029 0 62.554 0 L 449.446 0 C 483.971 0 512 28.03 512 62.554 Z M 269.951 190.75 L 182.567 75.216 L 56 75.216 L 207.216 272.95 L 63.9 436.783 L 125.266 436.783 L 235.9 310.383 L 332.567 436.783 L 456 436.783 L 298.367 228.367 L 432.367 75.216 L 371.033 75.216 Z M 127.633 110 L 164.101 110 L 383.481 400.065 L 349.5 400.065 Z" />
            </svg>
        </a>
    </li>
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Data Path on linkedin"
            href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fcs%2fprinciples_of_computer_composition%2f08_datapath%2f&amp;title=Data%20Path&amp;summary=Data%20Path&amp;source=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fcs%2fprinciples_of_computer_composition%2f08_datapath%2f">
            <svg version="1.1" viewBox="0 0 512 512" xml:space="preserve" height="30px" width="30px" fill="currentColor">
                <path
                    d="M449.446,0c34.525,0 62.554,28.03 62.554,62.554l0,386.892c0,34.524 -28.03,62.554 -62.554,62.554l-386.892,0c-34.524,0 -62.554,-28.03 -62.554,-62.554l0,-386.892c0,-34.524 28.029,-62.554 62.554,-62.554l386.892,0Zm-288.985,423.278l0,-225.717l-75.04,0l0,225.717l75.04,0Zm270.539,0l0,-129.439c0,-69.333 -37.018,-101.586 -86.381,-101.586c-39.804,0 -57.634,21.891 -67.617,37.266l0,-31.958l-75.021,0c0.995,21.181 0,225.717 0,225.717l75.02,0l0,-126.056c0,-6.748 0.486,-13.492 2.474,-18.315c5.414,-13.475 17.767,-27.434 38.494,-27.434c27.135,0 38.007,20.707 38.007,51.037l0,120.768l75.024,0Zm-307.552,-334.556c-25.674,0 -42.448,16.879 -42.448,39.002c0,21.658 16.264,39.002 41.455,39.002l0.484,0c26.165,0 42.452,-17.344 42.452,-39.002c-0.485,-22.092 -16.241,-38.954 -41.943,-39.002Z" />
            </svg>
        </a>
    </li>
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Data Path on reddit"
            href="https://reddit.com/submit?url=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fcs%2fprinciples_of_computer_composition%2f08_datapath%2f&title=Data%20Path">
            <svg version="1.1" viewBox="0 0 512 512" xml:space="preserve" height="30px" width="30px" fill="currentColor">
                <path
                    d="M449.446,0c34.525,0 62.554,28.03 62.554,62.554l0,386.892c0,34.524 -28.03,62.554 -62.554,62.554l-386.892,0c-34.524,0 -62.554,-28.03 -62.554,-62.554l0,-386.892c0,-34.524 28.029,-62.554 62.554,-62.554l386.892,0Zm-3.446,265.638c0,-22.964 -18.616,-41.58 -41.58,-41.58c-11.211,0 -21.361,4.457 -28.841,11.666c-28.424,-20.508 -67.586,-33.757 -111.204,-35.278l18.941,-89.121l61.884,13.157c0.756,15.734 13.642,28.29 29.56,28.29c16.407,0 29.706,-13.299 29.706,-29.701c0,-16.403 -13.299,-29.702 -29.706,-29.702c-11.666,0 -21.657,6.792 -26.515,16.578l-69.105,-14.69c-1.922,-0.418 -3.939,-0.042 -5.585,1.036c-1.658,1.073 -2.811,2.761 -3.224,4.686l-21.152,99.438c-44.258,1.228 -84.046,14.494 -112.837,35.232c-7.468,-7.164 -17.589,-11.591 -28.757,-11.591c-22.965,0 -41.585,18.616 -41.585,41.58c0,16.896 10.095,31.41 24.568,37.918c-0.639,4.135 -0.99,8.328 -0.99,12.576c0,63.977 74.469,115.836 166.33,115.836c91.861,0 166.334,-51.859 166.334,-115.836c0,-4.218 -0.347,-8.387 -0.977,-12.493c14.564,-6.47 24.735,-21.034 24.735,-38.001Zm-119.474,108.193c-20.27,20.241 -59.115,21.816 -70.534,21.816c-11.428,0 -50.277,-1.575 -70.522,-21.82c-3.007,-3.008 -3.007,-7.882 0,-10.889c3.003,-2.999 7.882,-3.003 10.885,0c12.777,12.781 40.11,17.317 59.637,17.317c19.522,0 46.86,-4.536 59.657,-17.321c3.016,-2.999 7.886,-2.995 10.885,0.008c3.008,3.011 3.003,7.882 -0.008,10.889Zm-5.23,-48.781c-16.373,0 -29.701,-13.324 -29.701,-29.698c0,-16.381 13.328,-29.714 29.701,-29.714c16.378,0 29.706,13.333 29.706,29.714c0,16.374 -13.328,29.698 -29.706,29.698Zm-160.386,-29.702c0,-16.381 13.328,-29.71 29.714,-29.71c16.369,0 29.689,13.329 29.689,29.71c0,16.373 -13.32,29.693 -29.689,29.693c-16.386,0 -29.714,-13.32 -29.714,-29.693Z" />
            </svg>
        </a>
    </li>
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Data Path on facebook"
            href="https://facebook.com/sharer/sharer.php?u=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fcs%2fprinciples_of_computer_composition%2f08_datapath%2f">
            <svg version="1.1" viewBox="0 0 512 512" xml:space="preserve" height="30px" width="30px" fill="currentColor">
                <path
                    d="M449.446,0c34.525,0 62.554,28.03 62.554,62.554l0,386.892c0,34.524 -28.03,62.554 -62.554,62.554l-106.468,0l0,-192.915l66.6,0l12.672,-82.621l-79.272,0l0,-53.617c0,-22.603 11.073,-44.636 46.58,-44.636l36.042,0l0,-70.34c0,0 -32.71,-5.582 -63.982,-5.582c-65.288,0 -107.96,39.569 -107.96,111.204l0,62.971l-72.573,0l0,82.621l72.573,0l0,192.915l-191.104,0c-34.524,0 -62.554,-28.03 -62.554,-62.554l0,-386.892c0,-34.524 28.029,-62.554 62.554,-62.554l386.892,0Z" />
            </svg>
        </a>
    </li>
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Data Path on whatsapp"
            href="https://api.whatsapp.com/send?text=Data%20Path%20-%20https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fcs%2fprinciples_of_computer_composition%2f08_datapath%2f">
            <svg version="1.1" viewBox="0 0 512 512" xml:space="preserve" height="30px" width="30px" fill="currentColor">
                <path
                    d="M449.446,0c34.525,0 62.554,28.03 62.554,62.554l0,386.892c0,34.524 -28.03,62.554 -62.554,62.554l-386.892,0c-34.524,0 -62.554,-28.03 -62.554,-62.554l0,-386.892c0,-34.524 28.029,-62.554 62.554,-62.554l386.892,0Zm-58.673,127.703c-33.842,-33.881 -78.847,-52.548 -126.798,-52.568c-98.799,0 -179.21,80.405 -179.249,179.234c-0.013,31.593 8.241,62.428 23.927,89.612l-25.429,92.884l95.021,-24.925c26.181,14.28 55.659,21.807 85.658,21.816l0.074,0c98.789,0 179.206,-80.413 179.247,-179.243c0.018,-47.895 -18.61,-92.93 -52.451,-126.81Zm-126.797,275.782l-0.06,0c-26.734,-0.01 -52.954,-7.193 -75.828,-20.767l-5.441,-3.229l-56.386,14.792l15.05,-54.977l-3.542,-5.637c-14.913,-23.72 -22.791,-51.136 -22.779,-79.287c0.033,-82.142 66.867,-148.971 149.046,-148.971c39.793,0.014 77.199,15.531 105.329,43.692c28.128,28.16 43.609,65.592 43.594,105.4c-0.034,82.149 -66.866,148.983 -148.983,148.984Zm81.721,-111.581c-4.479,-2.242 -26.499,-13.075 -30.604,-14.571c-4.105,-1.495 -7.091,-2.241 -10.077,2.241c-2.986,4.483 -11.569,14.572 -14.182,17.562c-2.612,2.988 -5.225,3.364 -9.703,1.12c-4.479,-2.241 -18.91,-6.97 -36.017,-22.23c-13.314,-11.876 -22.304,-26.542 -24.916,-31.026c-2.612,-4.484 -0.279,-6.908 1.963,-9.14c2.016,-2.007 4.48,-5.232 6.719,-7.847c2.24,-2.615 2.986,-4.484 4.479,-7.472c1.493,-2.99 0.747,-5.604 -0.374,-7.846c-1.119,-2.241 -10.077,-24.288 -13.809,-33.256c-3.635,-8.733 -7.327,-7.55 -10.077,-7.688c-2.609,-0.13 -5.598,-0.158 -8.583,-0.158c-2.986,0 -7.839,1.121 -11.944,5.604c-4.105,4.484 -15.675,15.32 -15.675,37.364c0,22.046 16.048,43.342 18.287,46.332c2.24,2.99 31.582,48.227 76.511,67.627c10.685,4.615 19.028,7.371 25.533,9.434c10.728,3.41 20.492,2.929 28.209,1.775c8.605,-1.285 26.499,-10.833 30.231,-21.295c3.732,-10.464 3.732,-19.431 2.612,-21.298c-1.119,-1.869 -4.105,-2.99 -8.583,-5.232Z" />
            </svg>
        </a>
    </li>
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Data Path on telegram"
            href="https://telegram.me/share/url?text=Data%20Path&amp;url=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fcs%2fprinciples_of_computer_composition%2f08_datapath%2f">
            <svg version="1.1" xml:space="preserve" viewBox="2 2 28 28" height="30px" width="30px" fill="currentColor">
                <path
                    d="M26.49,29.86H5.5a3.37,3.37,0,0,1-2.47-1,3.35,3.35,0,0,1-1-2.47V5.48A3.36,3.36,0,0,1,3,3,3.37,3.37,0,0,1,5.5,2h21A3.38,3.38,0,0,1,29,3a3.36,3.36,0,0,1,1,2.46V26.37a3.35,3.35,0,0,1-1,2.47A3.38,3.38,0,0,1,26.49,29.86Zm-5.38-6.71a.79.79,0,0,0,.85-.66L24.73,9.24a.55.55,0,0,0-.18-.46.62.62,0,0,0-.41-.17q-.08,0-16.53,6.11a.59.59,0,0,0-.41.59.57.57,0,0,0,.43.52l4,1.24,1.61,4.83a.62.62,0,0,0,.63.43.56.56,0,0,0,.4-.17L16.54,20l4.09,3A.9.9,0,0,0,21.11,23.15ZM13.8,20.71l-1.21-4q8.72-5.55,8.78-5.55c.15,0,.23,0,.23.16a.18.18,0,0,1,0,.06s-2.51,2.3-7.52,6.8Z" />
            </svg>
        </a>
    </li>
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Data Path on ycombinator"
            href="https://news.ycombinator.com/submitlink?t=Data%20Path&u=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fcs%2fprinciples_of_computer_composition%2f08_datapath%2f">
            <svg version="1.1" xml:space="preserve" width="30px" height="30px" viewBox="0 0 512 512" fill="currentColor"
                xmlns:inkscape="http://www.inkscape.org/namespaces/inkscape">
                <path
                    d="M449.446 0C483.971 0 512 28.03 512 62.554L512 449.446C512 483.97 483.97 512 449.446 512L62.554 512C28.03 512 0 483.97 0 449.446L0 62.554C0 28.03 28.029 0 62.554 0L449.446 0ZM183.8767 87.9921H121.8427L230.6673 292.4508V424.0079H281.3328V292.4508L390.1575 87.9921H328.1233L256 238.2489z" />
            </svg>
        </a>
    </li>
</ul>

  </footer>
</article>
    </main>
    
<footer class="footer">
        <span>&copy; 2025 <a href="https://dev-helia.github.io/Tech-Blog-Website/">Helia&#39;s Tech-Blog</a></span> · 

    <span>
        Powered by
        <a href="https://gohugo.io/" rel="noopener noreferrer" target="_blank">Hugo</a> &
        <a href="https://github.com/adityatelange/hugo-PaperMod/" rel="noopener" target="_blank">PaperMod</a>
    </span>
</footer>
<a href="#top" aria-label="go to top" title="Go to Top (Alt + G)" class="top-link" id="top-link" accesskey="g">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 12 6" fill="currentColor">
        <path d="M12 6H0l6-6z" />
    </svg>
</a>

<script>
    let menu = document.getElementById('menu')
    if (menu) {
        menu.scrollLeft = localStorage.getItem("menu-scroll-position");
        menu.onscroll = function () {
            localStorage.setItem("menu-scroll-position", menu.scrollLeft);
        }
    }

    document.querySelectorAll('a[href^="#"]').forEach(anchor => {
        anchor.addEventListener("click", function (e) {
            e.preventDefault();
            var id = this.getAttribute("href").substr(1);
            if (!window.matchMedia('(prefers-reduced-motion: reduce)').matches) {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView({
                    behavior: "smooth"
                });
            } else {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView();
            }
            if (id === "top") {
                history.replaceState(null, null, " ");
            } else {
                history.pushState(null, null, `#${id}`);
            }
        });
    });

</script>
<script>
    var mybutton = document.getElementById("top-link");
    window.onscroll = function () {
        if (document.body.scrollTop > 800 || document.documentElement.scrollTop > 800) {
            mybutton.style.visibility = "visible";
            mybutton.style.opacity = "1";
        } else {
            mybutton.style.visibility = "hidden";
            mybutton.style.opacity = "0";
        }
    };

</script>
<script>
    document.getElementById("theme-toggle").addEventListener("click", () => {
        if (document.body.className.includes("dark")) {
            document.body.classList.remove('dark');
            localStorage.setItem("pref-theme", 'light');
        } else {
            document.body.classList.add('dark');
            localStorage.setItem("pref-theme", 'dark');
        }
    })

</script>
<script>
    document.querySelectorAll('pre > code').forEach((codeblock) => {
        const container = codeblock.parentNode.parentNode;

        const copybutton = document.createElement('button');
        copybutton.classList.add('copy-code');
        copybutton.innerHTML = 'copy';

        function copyingDone() {
            copybutton.innerHTML = 'copied!';
            setTimeout(() => {
                copybutton.innerHTML = 'copy';
            }, 2000);
        }

        copybutton.addEventListener('click', (cb) => {
            if ('clipboard' in navigator) {
                navigator.clipboard.writeText(codeblock.textContent);
                copyingDone();
                return;
            }

            const range = document.createRange();
            range.selectNodeContents(codeblock);
            const selection = window.getSelection();
            selection.removeAllRanges();
            selection.addRange(range);
            try {
                document.execCommand('copy');
                copyingDone();
            } catch (e) { };
            selection.removeRange(range);
        });

        if (container.classList.contains("highlight")) {
            container.appendChild(copybutton);
        } else if (container.parentNode.firstChild == container) {
            
        } else if (codeblock.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName == "TABLE") {
            
            codeblock.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(copybutton);
        } else {
            
            codeblock.parentNode.appendChild(copybutton);
        }
    });
</script>
</body>

</html>
