From a151ef9bd9ba65c57998a8da9ac2e306a651ddd5 Mon Sep 17 00:00:00 2001
From: Oleg Karfich <oleg.karfich@wago.com>
Date: Thu, 2 Feb 2017 08:40:27 +0100
Subject: [PATCH] dts: pfc200v3: add dpc31 to v3 platform

---
 arch/arm/boot/dts/wago-pfc200v3-devconf-000f.dts |  2 +-
 arch/arm/boot/dts/wago-pfc200v3-dpc31.dtsi       | 88 ++++++++++++++++++++++++
 2 files changed, 89 insertions(+), 1 deletion(-)
 create mode 100644 arch/arm/boot/dts/wago-pfc200v3-dpc31.dtsi

diff --git a/arch/arm/boot/dts/wago-pfc200v3-devconf-000f.dts b/arch/arm/boot/dts/wago-pfc200v3-devconf-000f.dts
index 9d078b7..f932837 100644
--- a/arch/arm/boot/dts/wago-pfc200v3-devconf-000f.dts
+++ b/arch/arm/boot/dts/wago-pfc200v3-devconf-000f.dts
@@ -10,7 +10,7 @@
 #include "wago-pfc200v3.dtsi"
 #include "wago-pfc100-uart1.dtsi"
 #include "wago-pfc200v2-dcan.dtsi"
-//#include "wago-pfc200v3-dpc31.dtsi"
+#include "wago-pfc200v3-dpc31.dtsi"
 
 /*
  *
diff --git a/arch/arm/boot/dts/wago-pfc200v3-dpc31.dtsi b/arch/arm/boot/dts/wago-pfc200v3-dpc31.dtsi
new file mode 100644
index 0000000..8b2b1d7
--- /dev/null
+++ b/arch/arm/boot/dts/wago-pfc200v3-dpc31.dtsi
@@ -0,0 +1,88 @@
+/*
+ * Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/ {
+	UIO_DPC31_XINT@0x1000000 {
+		compatible = "uio_pdrv_genirq";
+		reg = <0x4000000 0x4000>; /* 8k * 2 = 16k, needed because of 16Bit addressing */
+		interrupt-parent = <&gpio0>;
+		interrupts = <19 IRQ_TYPE_EDGE_FALLING>;
+	};
+
+	UIO_DPC31_SYNC@0x1000000 {
+		compatible = "uio_pdrv_genirq";
+		interrupt-parent = <&gpio2>;
+		interrupts = <18 IRQ_TYPE_EDGE_RISING>;
+	};
+
+	UIO_DPC31_DXOUT@0x1000000 {
+		compatible = "uio_pdrv_genirq";
+		interrupt-parent = <&gpio2>;
+		interrupts = <19 IRQ_TYPE_EDGE_RISING>;
+	};
+};
+
+&am33xx_pinmux {
+        dpc31_pins: pinmux_dpc31_pins {
+		pinctrl-single,pins = <
+		  0x1B0 (PIN_INPUT  | MUX_MODE7) /* xdma_event_intr0.gpio0_19	| DIRQ-FB-ASIC	*/
+		  0x078 (PIN_OUTPUT | MUX_MODE2) /* gpmc_ben1.gpmc_csn6		| Chip-Select 6	*/
+		  0x134 (PIN_INPUT  | MUX_MODE7) /* mii1_rxd3.gpio2_18		| DPSYNC	*/
+		  0x138 (PIN_INPUT  | MUX_MODE7) /* mii1_rxd2.gpio2_19		| Syncro-Mode   */
+		  0x0D8 (PIN_OUTPUT | MUX_MODE7) /* lcd_data14.gpio0_10 	| nRST-FB	*/
+		>;
+	};
+};
+
+&wsysinit {
+	pinctrl-names = "default";
+	pinctrl-0 = <&dpc31_pins>;
+
+	dp,reset;
+	dp,gpio-rst = <&gpio0 10 GPIO_ACTIVE_HIGH>; /* dpc31 reset */
+};
+
+&gpmc {
+        dpc31: nor@6,0 {
+		reg = <6 0 0x1000000>; /* 8k * 2 = 16k, needed because of 16Bit addressing
+					* minimum is 16M - set it here */
+		bank-width = <2>; /* 1: 8bit, 2: 16bit */
+		gpmc,sync-clk-ps = <0>;
+
+		gpmc,cs-on-ns = <10>;
+		gpmc,cs-rd-off-ns = <140>;
+		gpmc,cs-wr-off-ns = <100>;
+
+		gpmc,adv-on-ns = <0>;
+		gpmc,adv-rd-off-ns = <0>;
+		gpmc,adv-wr-off-ns = <0>;
+
+		gpmc,oe-on-ns = <10>;
+		gpmc,oe-off-ns = <130>;
+
+		gpmc,we-on-ns = <1>;
+		gpmc,we-off-ns = <110>;
+
+		gpmc,rd-cycle-ns = <140>;
+		gpmc,wr-cycle-ns = <120>;
+
+		gpmc,access-ns = <120>;
+		gpmc,wr-access-ns = <10>;
+
+		gpmc,wr-data-mux-bus-ns = <0>;
+
+		gpmc,cycle2cycle-delay-ns = <0>;
+
+		gpmc,mux-add-data = <0>; /* non multiplexing mode */
+
+		gpmc,clk-activation-ns = <0>;
+
+		#address-cells = <1>;
+		#size-cells = <1>;
+	};
+};
-- 
2.7.4

