# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_spi_tb.sv.bak failed with 11 errors.
# 4 compiles, 1 failed with 11 errors.
# Error opening C:/Users/jbowman/Desktop/microP-lab7/FPGA/sim/(vlog-13032) C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_spi_tb.sv.bak
# Path name 'C:/Users/jbowman/Desktop/microP-lab7/FPGA/sim/(vlog-13032) C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_spi_tb.sv.bak' doesn't exist.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 14:49:25 on Nov 03,2024
# //  ModelSim DE-64 2022.3 Jul 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
add wave -position end sim:/testbench_aes_core/dut/KS1/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jbowman  Hostname: 5CJZ0R3  ProcessID: 16812
#           Attempting to use alternate WLF file "./wlft5x8c3w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5x8c3w
add wave -position end sim:/testbench_aes_core/dut/KS2/*
add wave -position end sim:/testbench_aes_core/dut/KS3/*
add wave -position end sim:/testbench_aes_core/dut/KS4/*
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# Error: cyphertext = e9d351db1ed691ae91864a2aab2772bf, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 4650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
add wave -position 0 sim:/testbench_aes_core/dut/CTR3/*
restart -f
run
# Error: cyphertext = e9d351db1ed691ae91864a2aab2772bf, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 4650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Error: cyphertext = fc98c6e839680f4fb5f1c2640aba63e8, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 4650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv failed with 2 errors.
# 4 compiles, 1 failed with 2 errors.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Compile of aes_starter.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv failed with 1 errors.
# 4 compiles, 1 failed with 1 error.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
add wave -position end sim:/testbench_aes_core/dut/KS1/*
add wave -position end sim:/testbench_aes_core/dut/KS2/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
add wave -position end sim:/testbench_aes_core/dut/KS3/*
add wave -position end sim:/testbench_aes_core/dut/KS4/*
add wave -position 0  sim:/testbench_aes_core/dut/CTR3/after_state_zero
run
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv failed with 3 errors.
# 4 compiles, 1 failed with 3 errors.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv failed with 1 errors.
# 4 compiles, 1 failed with 1 error.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
restart -f
run
# Error: cyphertext = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Error: cyphertext = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
run
# Error: cyphertext = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
add wave -position end sim:/testbench_aes_core/dut/CYPH1/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Error: cyphertext = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
add wave -position 0 sim:/testbench_aes_core/dut/CTR1/*
add wave -position 0  sim:/testbench_aes_core/dut/CTR3/key
add wave -position 1  sim:/testbench_aes_core/dut/CTR3/rk_src
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Error: cyphertext = 2c85b945f54d019d6b865232ce7766f4, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Error: cyphertext = 1c1d6babdea9796b492e4ace689cab3b, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Error: cyphertext = 2189a7c4da322d367aefdb2cb4a77dee, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Error: cyphertext = 2189a7c4da322d367aefdb2cb4a77dee, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Error: cyphertext = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Error: cyphertext = 2189a7c4da322d367aefdb2cb4a77dee, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv failed with 1 errors.
# 4 compiles, 1 failed with 1 error.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Error: cyphertext = 51297049b846a365292d9c84b4ebf73f, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Error: cyphertext = 2189a7c4da322d367aefdb2cb4a77dee, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Error: cyphertext = db69d3fd1e7f50255b2b288c66d12908, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Error: cyphertext = ea58a85264e47ba37d1a2a7ebbdf9404, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Error: cyphertext = c0cf29d93766db6527b2ab8a6a4b0073, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Error: cyphertext = 02dd521b0f02c840872eab74e8acf1e1, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# Error: cyphertext = d6163b57812c68fa06774f17ded8ba21, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/jbowman/Desktop/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
