
Cadence Innovus(TM) Implementation System.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v16.13-s045_1, built Mon Oct 3 04:28:58 PDT 2016
Options:	
Date:		Fri Apr 11 09:42:39 2025
Host:		krok.fransg.eit.lth.se (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*6cpus*Intel(R) Core(TM) i5-8500 CPU @ 3.00GHz 9216KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	16.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net GND
<CMD> set init_lef_file {/usr/local-eit/cad2/cmpstm/stm065v536/EncounterTechnoKit_cmos065_7m4x0y2z_AP@5.3.1/TECH/cmos065_7m4x0y2z_AP_Worst.lef /usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPLVT_5.1/CADENCE/LEF/CORE65LPLVT_soc.lef /usr/local-eit/cad2/cmpstm/stm065v536/CLOCK65LPLVT_3.1/CADENCE/LEF/CLOCK65LPLVT_soc.lef /usr/local-eit/cad2/cmpstm/stm065v536/PRHS65_7.0.a/CADENCE/LEF/PRHS65_soc.lef /usr/local-eit/cad2/cmpstm/oldmems/mem2010/SPHDL100909-40446@1.0/CADENCE/LEF/SPHDL100909_soc.lef /usr/local-eit/cad2/cmpstm/dicp18/lu_pads_65nm/PADS_Jun2013.lef /usr/local-eit/cad2/cmpstm/stm065v536/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_7.2/CADENCE/LEF/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_soc.lef /usr/local-eit/cad2/cmpstm/stm065v536/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_7.0/CADENCE/LEF/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_soc.lef}
<CMD> set init_verilog ../synthesis/outputs/top_top.v
<CMD> set init_mmmc_file v1.view
<CMD> set init_io_file dummy_design_for_pnr/soc_w_LU_pads/Medfilt_w_LU_pads.io
<CMD> init_design
#- Begin Load MMMC data ... (date=04/11 09:43:08, mem=489.7M)
#- End Load MMMC data ... (date=04/11 09:43:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=489.7M, current mem=489.7M)
SS FF
**WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.

Loading LEF file /usr/local-eit/cad2/cmpstm/stm065v536/EncounterTechnoKit_cmos065_7m4x0y2z_AP@5.3.1/TECH/cmos065_7m4x0y2z_AP_Worst.lef ...

Loading LEF file /usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPLVT_5.1/CADENCE/LEF/CORE65LPLVT_soc.lef ...
Set DBUPerIGU to M2 pitch 200.

Loading LEF file /usr/local-eit/cad2/cmpstm/stm065v536/CLOCK65LPLVT_3.1/CADENCE/LEF/CLOCK65LPLVT_soc.lef ...

Loading LEF file /usr/local-eit/cad2/cmpstm/stm065v536/PRHS65_7.0.a/CADENCE/LEF/PRHS65_soc.lef ...

Loading LEF file /usr/local-eit/cad2/cmpstm/oldmems/mem2010/SPHDL100909-40446@1.0/CADENCE/LEF/SPHDL100909_soc.lef ...

Loading LEF file /usr/local-eit/cad2/cmpstm/dicp18/lu_pads_65nm/PADS_Jun2013.lef ...

Loading LEF file /usr/local-eit/cad2/cmpstm/stm065v536/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_7.2/CADENCE/LEF/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_soc.lef ...

Loading LEF file /usr/local-eit/cad2/cmpstm/stm065v536/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_7.0/CADENCE/LEF/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_soc.lef ...
**WARN: (IMPLF-200):	Pin 'IO' in macro 'BD8SCARUDQP_1V8_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'BD8SCARUDQP_1V8_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'BD4SCARUDQP_1V8_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'BD4SCARUDQP_1V8_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'BD2SCARUDQP_1V8_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'BD2SCARUDQP_1V8_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'ANAIO' in macro 'ANA_1V8_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'ANAIOPAD' in macro 'ANA_1V8_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'ANAZI' in macro 'ANA_1V8_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'ANAIO' in macro 'ANA_1V8_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'ANAIOPAD' in macro 'ANA_1V8_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'ANAZI' in macro 'ANA_1V8_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'VDD_ST_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'VDD_ST_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'VDDE_ST_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'VDDE_ST_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'RTCORNERCELL_ST_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'RTCORNERCELL_ST_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'RBCORNERCELL_ST_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'RBCORNERCELL_ST_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'DUMMYCONNECT' in macro 'IOFILLERCELL_DUMMYPAD_ST_SF_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'DUMMYPAD' in macro 'IOFILLERCELL_DUMMYPAD_ST_SF_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'DUMMYCONNECTIN1' in macro 'IOFILLERCELL_DUMMYPAD_ST_SF_2ROWS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'DUMMYCONNECTOUT1' in macro 'IOFILLERCELL_DUMMYPAD_ST_SF_2ROWS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'DUMMYPADIN1' in macro 'IOFILLERCELL_DUMMYPAD_ST_SF_2ROWS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'DUMMYPADOUT1' in macro 'IOFILLERCELL_DUMMYPAD_ST_SF_2ROWS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'COREIO' in macro 'CPAD_S_74x50u_IN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PADIO' in macro 'CPAD_S_74x50u_OUT' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'CLOCKTREE' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.

viaInitial starts at Fri Apr 11 09:43:08 2025
viaInitial ends at Fri Apr 11 09:43:08 2025
Loading view definition file from v1.view
Reading SS timing library '/usr/local-eit/cad2/cmpstm/stm065v536/CLOCK65LPLVT_3.1/libs/CLOCK65LPLVT_wc_1.10V_125C_10y.lib' ...
Read 110 cells in library 'CLOCK65LPLVT' 
Reading SS timing library '/usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPLVT_5.1/libs/CORE65LPLVT_wc_1.10V_125C_10y.lib' ...
Read 866 cells in library 'CORE65LPLVT' 
Reading SS timing library '/usr/local-eit/cad2/cmpstm/stm065v536/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_7.0/libs/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_wc_1.10V_1.65V_125C_10y.lib' ...
Read 8 cells in library 'IO65LPHVT_SF_1V8_50A_7M4X0Y2Z' 
Reading SS timing library '/usr/local-eit/cad2/cmpstm/stm065v536/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_7.2/libs/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_wc_1.10V_125C_10y.lib' ...
Read 33 cells in library 'IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z' 
Reading SS timing library '/usr/local-eit/cad2/cmpstm/oldmems/mem2010/SPHDL100909-40446@1.0/libs/SPHDL100909_wc_1.10V_125C_10y.lib' ...
Read 2 cells in library 'SPHDL100909' 
Reading SS timing library '/usr/local-eit/cad2/cmpstm/dicp18/lu_pads_65nm/Pads_Oct2012.lib' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'PADIO' of cell 'CPAD_S_74x50u_IN' is not defined in the library. (File /usr/local-eit/cad2/cmpstm/dicp18/lu_pads_65nm/Pads_Oct2012.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'COREIO' of cell 'CPAD_S_74x50u_IN' is not defined in the library. (File /usr/local-eit/cad2/cmpstm/dicp18/lu_pads_65nm/Pads_Oct2012.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PADIO' of cell 'CPAD_S_74x50u_OUT' is not defined in the library. (File /usr/local-eit/cad2/cmpstm/dicp18/lu_pads_65nm/Pads_Oct2012.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'COREIO' of cell 'CPAD_S_74x50u_OUT' is not defined in the library. (File /usr/local-eit/cad2/cmpstm/dicp18/lu_pads_65nm/Pads_Oct2012.lib)
Read 2 cells in library 'PAD' 
Reading FF timing library '/usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPLVT_5.1/libs/CORE65LPLVT_bc_1.30V_m40C.lib' ...
Read 866 cells in library 'CORE65LPLVT' 
Reading FF timing library '/usr/local-eit/cad2/cmpstm/stm065v536/CLOCK65LPLVT_3.1/libs/CLOCK65LPLVT_bc_1.30V_m40C.lib' ...
Read 110 cells in library 'CLOCK65LPLVT' 
Reading FF timing library '/usr/local-eit/cad2/cmpstm/oldmems/mem2010/SPHDL100909-40446@1.0/libs/SPHDL100909_bc_1.30V_m40C.lib' ...
Read 2 cells in library 'SPHDL100909' 
Reading FF timing library '/usr/local-eit/cad2/cmpstm/stm065v536/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_7.0/libs/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_bc_1.30V_1.95V_m40C.lib' ...
Read 8 cells in library 'IO65LPHVT_SF_1V8_50A_7M4X0Y2Z' 
Reading FF timing library '/usr/local-eit/cad2/cmpstm/stm065v536/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_7.2/libs/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_bc_1.30V_m40C.lib' ...
Read 33 cells in library 'IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.25min, fe_real=0.55min, fe_mem=609.8M) ***
#- Begin Load netlist data ... (date=04/11 09:43:12, mem=609.8M)
*** Begin netlist parsing (mem=609.8M) ***
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC6X9' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC6X9' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC6X7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC6X7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC6X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC6X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC4X9' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC4X9' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC4X7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC4X7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC4X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC4X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC2X9' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC2X9' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC2X7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC2X7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_CNXOR2X38' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_CNXOR2X38' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 1021 new cells from 11 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../synthesis/outputs/top_top.v'
**WARN: (IMPVL-346):	Module 'apb_gpio' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.

*** Memory Usage v#1 (Current mem = 609.805M, initial mem = 164.750M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=609.8M) ***
#- End Load netlist data ... (date=04/11 09:43:13, total cpu=0:00:00.3, real=0:00:01.0, peak res=609.8M, current mem=609.8M)
Top level cell is top_top.
**WARN: (IMPTS-282):	Cell 'IOFILLERCELL_DUMMYPAD_ST_SF_LIN' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'IOFILLERCELL_DUMMYPAD_ST_SF_LIN' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
Hooked 2040 DB cells to tlib cells.
**WARN: (IMPDB-2504):	Cell 'apb_gpio' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
1 empty module found.
Starting recursive module instantiation check.
No recursion found.
Term dir updated for 0 vinsts of 1 cells.
Building hierarchical netlist for Cell top_top ...
*** Netlist is unique.
** info: there are 2452 modules.
** info: there are 33728 stdCell insts.
** info: there are 28 Pad insts.
** info: there are 32 macros.

*** Memory Usage v#1 (Current mem = 723.137M, initial mem = 164.750M) ***
Reading IO assignment file "dummy_design_for_pnr/soc_w_LU_pads/Medfilt_w_LU_pads.io" ...
**Warn: ignored IO file "dummy_design_for_pnr/soc_w_LU_pads/Medfilt_w_LU_pads.io" line 28: Pad: spi_clk_pad  W CPAD_S_74x50u_IN
  Reason: duplicate specification.
**Warn: ignored IO file "dummy_design_for_pnr/soc_w_LU_pads/Medfilt_w_LU_pads.io" line 29: Pad: spi_cs_pad  W CPAD_S_74x50u_IN
  Reason: duplicate specification.
**WARN: (IMPFP-780):	IO instance 'spi_mode_o0_pad' isn't defined in IO file, io placement might be incorrect.
**WARN: (IMPFP-780):	IO instance 'spi_mode_o1_pad' isn't defined in IO file, io placement might be incorrect.
**WARN: (IMPFP-780):	IO instance 'spi_sdo0_o_pad' isn't defined in IO file, io placement might be incorrect.
**WARN: (IMPFP-780):	IO instance 'spi_sdo1_o_pad' isn't defined in IO file, io placement might be incorrect.
**WARN: (IMPFP-780):	IO instance 'spi_sdo2_o_pad' isn't defined in IO file, io placement might be incorrect.
**WARN: (IMPFP-780):	IO instance 'spi_sdo3_o_pad' isn't defined in IO file, io placement might be incorrect.
**WARN: (IMPFP-780):	IO instance 'uart_dtr_pad' isn't defined in IO file, io placement might be incorrect.
**WARN: (IMPFP-780):	IO instance 'uart_rts_pad' isn't defined in IO file, io placement might be incorrect.
**WARN: (IMPFP-780):	IO instance 'uart_tx_pad' isn't defined in IO file, io placement might be incorrect.
Adjusting Core to Left to: 0.1000. Core to Bottom to: 0.1000.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOPADSITE_SF_TF_2ROWS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOPADSITE_SF_2ROWS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOPADSITE_TF_2ROWS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOPADSITE_SF_LIN' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOPADSITE_TF_LIN' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'COREHD_QG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'COREHD_QV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'COREHV_QG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'COREHV_QV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CORE_QG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CORE_QV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'COREHD_TG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'COREHD_TV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'COREHV_TG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'COREHV_TV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CORE_TG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CORE_TV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'COREHD_DG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'COREHD_DV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (EMS-27):	Message (IMPFP-3961) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File /usr/local-eit/cad2/cmpstm/stm065v536/EncounterTechnoKit_cmos065_7m4x0y2z_AP@5.3.1/TECH/cmos065_7m4x0y2z_AP_Worst.captable ...
Cap table was created using Encounter 08.10-s338_1.
Process name: cmos065_7m4x0y2z_GL_RCMAX.
Allocated an empty WireEdgeEnlargement table in SS [6].
Allocated an empty WireEdgeEnlargement table in SS [7].
Allocated an empty WireEdgeEnlargement table in SS [8].
Reading Capacitance Table File /usr/local-eit/cad2/cmpstm/stm065v536/EncounterTechnoKit_cmos065_7m4x0y2z_AP@5.3.1/TECH/cmos065_7m4x0y2z_AP_Best.captable ...
Cap table was created using Encounter 08.10-s338_1.
Process name: cmos065_7m4x0y2z_GL_RCMIN.
Allocated an empty WireEdgeEnlargement table in FF [6].
Allocated an empty WireEdgeEnlargement table in FF [7].
Allocated an empty WireEdgeEnlargement table in FF [8].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: SS
    RC-Corner Name        : SS
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/usr/local-eit/cad2/cmpstm/stm065v536/EncounterTechnoKit_cmos065_7m4x0y2z_AP@5.3.1/TECH/cmos065_7m4x0y2z_AP_Worst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/usr/local-eit/cad2/cmpstm/stm065v536/SignOffTechnoKit_cmos065lp_7m4x0y2z@5.3.4/etc/QrcTechLibs/RCMAX/qrcTechFile'
 
 Analysis View: FF
    RC-Corner Name        : FF
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/usr/local-eit/cad2/cmpstm/stm065v536/EncounterTechnoKit_cmos065_7m4x0y2z_AP@5.3.1/TECH/cmos065_7m4x0y2z_AP_Best.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/usr/local-eit/cad2/cmpstm/stm065v536/SignOffTechnoKit_cmos065lp_7m4x0y2z@5.3.4/etc/QrcTechLibs/RCMIN/RCMIN.tech'
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../synthesis/outputs/top_top.sdc' ...
Current (total cpu=0:00:16.3, real=0:00:34.0, peak res=470.7M, current mem=851.3M)
top_top
**WARN: (TCLCMD-1142):	Virtual clock 'in_clk' is being created with no source objects. (File ../synthesis/outputs/top_top.sdc, Line 15).

**WARN: (TCLCMD-1142):	Virtual clock 'clk_spi' is being created with no source objects. (File ../synthesis/outputs/top_top.sdc, Line 17).

**WARN: (TCLCMD-1142):	Virtual clock 'clk_jtag' is being created with no source objects. (File ../synthesis/outputs/top_top.sdc, Line 19).

**WARN: (TCLNL-304):	Pin 'in_clk' is a data pin, 'clock' command ignored. (File ../synthesis/outputs/top_top.sdc, Line 189).

**WARN: (TCLNL-304):	Pin 'in_clk' is a data pin, 'clock' command ignored. (File ../synthesis/outputs/top_top.sdc, Line 189).

**WARN: (TCLNL-304):	Pin 'in_clk' is a data pin, 'clock' command ignored. (File ../synthesis/outputs/top_top.sdc, Line 190).

**WARN: (TCLNL-304):	Pin 'in_clk' is a data pin, 'clock' command ignored. (File ../synthesis/outputs/top_top.sdc, Line 190).

INFO (CTE): Reading of timing constraints file ../synthesis/outputs/top_top.sdc completed, with 7 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../synthesis/outputs/top_top.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=487.7M, current mem=867.0M)
Current (total cpu=0:00:16.3, real=0:00:34.0, peak res=487.7M, current mem=867.0M)
Total number of combinational cells: 711
Total number of sequential cells: 255
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: HS65_LL_CNBFX10 HS65_LL_CNBFX103 HS65_LL_CNBFX124 HS65_LL_CNBFX14 HS65_LL_CNBFX21 HS65_LL_CNBFX17 HS65_LL_CNBFX27 HS65_LL_CNBFX24 HS65_LL_CNBFX34 HS65_LL_CNBFX31 HS65_LL_CNBFX38 HS65_LL_CNBFX41 HS65_LL_CNBFX48 HS65_LL_CNBFX45 HS65_LL_CNBFX55 HS65_LL_CNBFX52 HS65_LL_CNBFX62 HS65_LL_CNBFX58 HS65_LL_CNBFX82 HS65_LL_DLYIC2X4 HS65_LL_DLYIC2X9 HS65_LL_DLYIC2X7 HS65_LL_BFX13 HS65_LL_BFX106 HS65_LL_BFX142 HS65_LL_BFX2 HS65_LL_BFX18 HS65_LL_BFX213 HS65_LL_BFX27 HS65_LL_BFX22 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX4 HS65_LL_BFX35 HS65_LL_BFX44 HS65_LL_BFX40 HS65_LL_BFX53 HS65_LL_BFX49 HS65_LL_BFX62 HS65_LL_BFX9 HS65_LL_BFX7 HS65_LL_BFX71
Total number of usable buffers: 42
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: HS65_LL_CNIVX10 HS65_LL_CNIVX103 HS65_LL_CNIVX124 HS65_LL_CNIVX14 HS65_LL_CNIVX21 HS65_LL_CNIVX17 HS65_LL_CNIVX24 HS65_LL_CNIVX3 HS65_LL_CNIVX27 HS65_LL_CNIVX34 HS65_LL_CNIVX31 HS65_LL_CNIVX41 HS65_LL_CNIVX38 HS65_LL_CNIVX48 HS65_LL_CNIVX45 HS65_LL_CNIVX55 HS65_LL_CNIVX52 HS65_LL_CNIVX58 HS65_LL_CNIVX7 HS65_LL_CNIVX62 HS65_LL_CNIVX82 HS65_LL_IVX13 HS65_LL_IVX106 HS65_LL_IVX142 HS65_LL_IVX2 HS65_LL_IVX18 HS65_LL_IVX213 HS65_LL_IVX27 HS65_LL_IVX22 HS65_LL_IVX284 HS65_LL_IVX31 HS65_LL_IVX4 HS65_LL_IVX35 HS65_LL_IVX44 HS65_LL_IVX40 HS65_LL_IVX53 HS65_LL_IVX49 HS65_LL_IVX62 HS65_LL_IVX9 HS65_LL_IVX7 HS65_LL_IVX71
Total number of usable inverters: 41
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: HS65_LL_DLYIC4X4 HS65_LL_DLYIC4X9 HS65_LL_DLYIC4X7 HS65_LL_DLYIC6X4 HS65_LL_DLYIC6X7 HS65_LL_DLYIC6X9
Total number of identified usable delay cells: 6
List of identified unusable delay cells: HS65_LL_CNBFX38_0 HS65_LL_CNBFX38_1 HS65_LL_CNBFX38_10 HS65_LL_CNBFX38_11 HS65_LL_CNBFX38_12 HS65_LL_CNBFX38_13 HS65_LL_CNBFX38_14 HS65_LL_CNBFX38_15 HS65_LL_CNBFX38_16 HS65_LL_CNBFX38_17 HS65_LL_CNBFX38_18 HS65_LL_CNBFX38_19 HS65_LL_CNBFX38_2 HS65_LL_CNBFX38_20 HS65_LL_CNBFX38_21 HS65_LL_CNBFX38_22 HS65_LL_CNBFX38_23 HS65_LL_CNBFX38_3 HS65_LL_CNBFX38_4 HS65_LL_CNBFX38_5 HS65_LL_CNBFX38_6 HS65_LL_CNBFX38_7 HS65_LL_CNBFX38_8 HS65_LL_CNBFX38_9
Total number of identified unusable delay cells: 24

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           81  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201            9  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-780            9  IO instance '%s' isn't defined in IO fil...
WARNING   IMPFP-3961          26  The techSite '%s' has no related standar...
WARNING   IMPTS-282            2  Cell '%s' is not a level shifter cell bu...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPEXT-6140       4418  The RC table is not interpolated for wir...
WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
WARNING   IMPVL-159         2534  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPDB-2504           1  Cell '%s' is instantiated in the Verilog...
*** Message Summary: 7082 warning(s), 0 error(s)

<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CORE -s 2000.0 2000.0 20.0 20.0 20.0 20.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0 405.976 1924.588 509.176 2094.788
<CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1 302.776 1924.588 405.976 2094.788
<CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2 199.36 1924.727 302.56 2094.927
<CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3 96.1 1924.727 199.3 2094.927
<CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0 818.776 1924.588 921.976 2094.788
<CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1 715.576 1924.588 818.776 2094.788
<CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2 612.376 1924.588 715.576 2094.788
<CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3 509.176 1924.588 612.376 2094.788
<CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0 1231.576 1924.588 1334.776 2094.788
<CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1 1128.376 1924.588 1231.576 2094.788
<CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2 1025.176 1924.588 1128.376 2094.788
<CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3 921.976 1924.588 1025.176 2094.788
<CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0 1644.376 1924.588 1747.576 2094.788
<CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1 1541.176 1924.588 1644.376 2094.788
<CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2 1437.976 1924.588 1541.176 2094.788
<CMD> setObjFPlanBox Instance top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3 1334.776 1924.588 1437.976 2094.788
<CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0 406.245 96.762 509.445 266.962
<CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1 303.045 96.762 406.245 266.962
<CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2 199.845 96.762 303.045 266.962
<CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3 96.645 96.762 199.845 266.962
<CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0 819.045 96.762 922.245 266.962
<CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1 715.845 96.762 819.045 266.962
<CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2 612.645 96.762 715.845 266.962
<CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3 509.445 96.762 612.645 266.962
<CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0 1231.845 96.762 1335.045 266.962
<CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1 1128.645 96.762 1231.845 266.962
<CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2 1025.445 96.762 1128.645 266.962
<CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3 922.245 96.762 1025.445 266.962
<CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0 1644.645 96.762 1747.845 266.962
<CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1 1541.445 96.762 1644.645 266.962
<CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2 1438.245 96.762 1541.445 266.962
<CMD> setObjFPlanBox Instance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3 1335.045 96.762 1438.245 266.962
<CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0 1644.645 96.76 R180
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1
<CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1 1541.445 96.76 R180
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2
<CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2 1438.245 96.76 R180
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3
<CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3 1335.045 96.76 R180
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0
<CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0 1231.845 96.76 R180
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1
<CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1 1128.645 96.76 R180
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2
<CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2 1025.445 96.76 R180
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3
<CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3 922.245 96.76 R180
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0
<CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0 819.045 96.76 R180
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1
<CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1 715.845 96.76 R180
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2
<CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2 612.645 96.76 R180
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3
<CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3 509.445 96.76 R180
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0
<CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0 406.245 96.76 R180
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1
<CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1 303.045 96.76 R180
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2
<CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2 199.845 96.76 R180
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3
<CMD> placeInstance top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3 96.645 96.76 R180
<CMD> addHaloToBlock {10 10 10 10} -allBlock
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0
<CMD> cutRow -selected
<CMD> fit
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type tiehi -inst *
<CMD> globalNetConnect VDD -type pgpin -pin vdd -inst *
<CMD> globalNetConnect VDD -type pgpin -pin VDDC -inst *
<CMD> globalNetConnect GND -type pgpin -pin gnd -inst *
<CMD> globalNetConnect GND -type pgpin -pin GNDC -inst *
<CMD> globalNetConnect GND -type tielo -inst *
<CMD> addRing -type core_rings -nets {VDD GND} -layer {bottom M3 top M3 left M4 right M4} -width 2 -spacing 2 -offset 2 -stacked_via_bottom_layer M1 -stacked_via_top_layer AP -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -follow core -jog_distance 0.4 -threshold 0.4
#- Begin addRing (date=04/11 09:43:46, mem=1190.1M)
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..

The power planner has cut rows, and such rows will be considered to be placement objects.
Ring generation is complete; vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M3   |        4       |       NA       |
|  VIA3  |        8       |        0       |
|   M4   |        4       |       NA       |
+--------+----------------+----------------+
#- End addRing (date=04/11 09:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1190.1M, current mem=1190.1M)
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0
<CMD> addRing -type block_rings -nets {VDD GND} -layer {bottom M3 top M3 left M4 right M4} -width 2 -spacing 2 -offset 2 -stacked_via_bottom_layer M1 -stacked_via_top_layer AP -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -around selected -follow core -jog_distance 0.4 -threshold 0.4 -skip_side {left top}
#- Begin addRing (date=04/11 09:43:46, mem=1190.1M)
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..

The power planner has cut rows, and such rows will be considered to be placement objects.
Ring generation is complete; vias are now being generated.
addRing created 16 wires.
ViaGen created 16 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M3   |        4       |       NA       |
|  VIA3  |       16       |        0       |
|   M4   |       12       |       NA       |
+--------+----------------+----------------+
#- End addRing (date=04/11 09:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1190.1M, current mem=1190.1M)
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0
<CMD> addRing -type block_rings -nets {VDD GND} -layer {bottom M3 top M3 left M4 right M4} -width 2 -spacing 2 -offset 2 -stacked_via_bottom_layer M1 -stacked_via_top_layer AP -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -around selected -follow core -jog_distance 0.4 -threshold 0.4 -skip_side {left bottom}
#- Begin addRing (date=04/11 09:43:46, mem=1190.1M)
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..

The power planner has cut rows, and such rows will be considered to be placement objects.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (202.30, 2096.38) (202.30, 2098.93) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (305.56, 2096.24) (305.56, 2098.93) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (206.30, 2096.38) (206.30, 2102.93) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (309.56, 2096.24) (309.56, 2102.93) because same wire already exists.
Ring generation is complete; vias are now being generated.
addRing created 8 wires.
ViaGen created 4 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M3   |        2       |       NA       |
|  VIA3  |        4       |        0       |
|   M4   |        6       |       NA       |
+--------+----------------+----------------+
#- End addRing (date=04/11 09:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1190.1M, current mem=1190.1M)
<CMD> addStripe -layer M4 -width 2 -spacing 2 -nets {VDD GND} -direction vertical -stacked_via_bottom_layer M1 -stacked_via_top_layer AP -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -set_to_set_distance 100 -merge_stripes_value 2.5 -area {}
#- Begin addStripe (date=04/11 09:43:46, mem=1190.1M)
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 96.500 91.500 96.500 2096.925 with width 2.000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
Stripe generation is complete; vias are now being generated.
addStripe created 55 wires.
ViaGen created 95 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA3  |       95       |        0       |
|   M4   |       55       |       NA       |
+--------+----------------+----------------+
#- End addStripe (date=04/11 09:43:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1190.1M, current mem=1190.1M)
<CMD> addStripe -layer M3 -width 2 -spacing 2 -nets {VDD GND} -direction horizontal -stacked_via_bottom_layer M1 -stacked_via_top_layer AP -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -set_to_set_distance 100 -merge_stripes_value 2.5 -area {}
#- Begin addStripe (date=04/11 09:43:46, mem=1190.1M)
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 91.500 96.500 2097.500 96.500 with width 2.000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
Stripe generation is complete; vias are now being generated.
addStripe created 41 wires.
ViaGen created 758 vias and deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M3   |       41       |       NA       |
|  VIA3  |       758      |        0       |
+--------+----------------+----------------+
#- End addStripe (date=04/11 09:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1190.1M, current mem=1190.1M)
<CMD> addWellTap -cell HS65_LS_FILLERSNPWPFP4 -cellInterval 25 -prefix WELLTAP
**WARN: (IMPSP-362):	Site 'CORE' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.
Estimated cell power/ground rail width = 0.325 um
For 53049 new insts, *** Applied 4 GNC rules (cpu = 0:00:00.0)
Inserted 53049 well-taps <HS65_LS_FILLERSNPWPFP4> cells (prefix WELLTAP).
<CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
<CMD> setPlaceMode -fp false
<CMD> placeDesign
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 1619 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:02.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.13049 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Total number of fetched objects 33914
End delay calculation. (MEM=1670.52 CPU=0:00:05.1 REAL=0:00:06.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 53049 physical insts as they were marked preplaced.
Some Marcos are marked as preplaced.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#4 (mem=1655.8M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:01.7 mem=1655.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.7 mem=1655.8M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=85226 (53049 fixed + 32177 movable) #block=32 (0 floating + 32 preplaced)
#ioInst=43 #net=33811 #term=152284 #term/net=4.50, #fixedIo=43, #floatIo=0, #fixedPin=28, #floatPin=0
stdCell: 85226 single + 0 double + 0 multi
Total standard cell length = 114.6948 (mm), area = 0.2982 (mm^2)
Average module density = 0.072.
Density for the design = 0.072.
       = stdcell_area 361278 sites (187865 um^2) / alloc_area 5025650 sites (2613338 um^2).
Pin Density = 0.01980.
            = total # of pins 152284 / total area 7690000.
=== lastAutoLevel = 11 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 7.293e+05 (3.57e+05 3.72e+05)
              Est.  stn bbox = 8.364e+05 (4.17e+05 4.19e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1760.8M
Iteration  2: Total net bbox = 7.293e+05 (3.57e+05 3.72e+05)
              Est.  stn bbox = 8.364e+05 (4.17e+05 4.19e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1760.8M
Iteration  3: Total net bbox = 7.156e+05 (3.21e+05 3.95e+05)
              Est.  stn bbox = 8.931e+05 (3.97e+05 4.96e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1787.2M
Iteration  4: Total net bbox = 6.753e+05 (3.00e+05 3.75e+05)
              Est.  stn bbox = 8.393e+05 (3.69e+05 4.71e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1787.2M
Iteration  5: Total net bbox = 6.466e+05 (3.02e+05 3.45e+05)
              Est.  stn bbox = 8.010e+05 (3.67e+05 4.34e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1787.2M
Iteration  6: Total net bbox = 9.356e+05 (4.95e+05 4.41e+05)
              Est.  stn bbox = 1.154e+06 (6.01e+05 5.53e+05)
              cpu = 0:00:05.5 real = 0:00:06.0 mem = 1835.2M
Iteration  7: Total net bbox = 9.633e+05 (5.18e+05 4.45e+05)
              Est.  stn bbox = 1.186e+06 (6.27e+05 5.59e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1819.2M
Iteration  8: Total net bbox = 9.633e+05 (5.18e+05 4.45e+05)
              Est.  stn bbox = 1.186e+06 (6.27e+05 5.59e+05)
              cpu = 0:00:11.7 real = 0:00:11.0 mem = 1755.2M
Iteration  9: Total net bbox = 1.089e+06 (5.82e+05 5.07e+05)
              Est.  stn bbox = 1.363e+06 (7.04e+05 6.59e+05)
              cpu = 0:00:06.0 real = 0:00:06.0 mem = 1819.2M
Iteration 10: Total net bbox = 1.089e+06 (5.82e+05 5.07e+05)
              Est.  stn bbox = 1.363e+06 (7.04e+05 6.59e+05)
              cpu = 0:00:11.8 real = 0:00:12.0 mem = 1819.2M
Iteration 11: Total net bbox = 1.234e+06 (6.66e+05 5.68e+05)
              Est.  stn bbox = 1.561e+06 (8.19e+05 7.41e+05)
              cpu = 0:00:09.6 real = 0:00:10.0 mem = 1819.2M
Iteration 12: Total net bbox = 1.234e+06 (6.66e+05 5.68e+05)
              Est.  stn bbox = 1.561e+06 (8.19e+05 7.41e+05)
              cpu = 0:00:11.9 real = 0:00:12.0 mem = 1819.2M
Iteration 13: Total net bbox = 1.282e+06 (6.91e+05 5.91e+05)
              Est.  stn bbox = 1.632e+06 (8.54e+05 7.78e+05)
              cpu = 0:00:09.0 real = 0:00:09.0 mem = 1821.7M
Iteration 14: Total net bbox = 1.282e+06 (6.91e+05 5.91e+05)
              Est.  stn bbox = 1.632e+06 (8.54e+05 7.78e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1821.7M
Iteration 15: Total net bbox = 1.321e+06 (7.15e+05 6.06e+05)
              Est.  stn bbox = 1.681e+06 (8.84e+05 7.97e+05)
              cpu = 0:00:06.9 real = 0:00:07.0 mem = 1836.6M
Iteration 16: Total net bbox = 1.321e+06 (7.15e+05 6.06e+05)
              Est.  stn bbox = 1.681e+06 (8.84e+05 7.97e+05)
              cpu = 0:00:11.8 real = 0:00:11.0 mem = 1836.6M
Iteration 17: Total net bbox = 1.324e+06 (7.16e+05 6.08e+05)
              Est.  stn bbox = 1.680e+06 (8.83e+05 7.97e+05)
              cpu = 0:00:05.5 real = 0:00:06.0 mem = 1908.6M
Iteration 18: Total net bbox = 1.324e+06 (7.16e+05 6.08e+05)
              Est.  stn bbox = 1.680e+06 (8.83e+05 7.97e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1908.6M
Iteration 19: Total net bbox = 1.339e+06 (7.22e+05 6.17e+05)
              Est.  stn bbox = 1.693e+06 (8.88e+05 8.05e+05)
              cpu = 0:00:06.9 real = 0:00:07.0 mem = 1946.1M
Iteration 20: Total net bbox = 1.339e+06 (7.22e+05 6.17e+05)
              Est.  stn bbox = 1.693e+06 (8.88e+05 8.05e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1946.1M
*** cost = 1.339e+06 (7.22e+05 6.17e+05) (cpu for global=0:01:45) real=0:01:46***
Info: 0 clock gating cells identified, 0 (on average) moved
top_top
Core Placement runtime cpu: 0:00:52.9 real: 0:00:54.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:30 mem=1751.1M) ***
Total net bbox length = 1.339e+06 (7.221e+05 6.172e+05) (ext = 2.629e+04)
Density distribution unevenness ratio = 86.984%
Move report: Detail placement moves 32177 insts, mean move: 1.71 um, max move: 49.55 um
	Max move on inst (top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_g68629): (885.36, 347.60) --> (877.50, 389.30)
	Runtime: CPU: 0:00:04.4 REAL: 0:00:04.0 MEM: 1751.1MB
Summary Report:
Instances move: 32177 (out of 32177 movable)
Instances flipped: 0
Mean displacement: 1.71 um
Max displacement: 49.55 um (Instance: top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_g68629) (885.357, 347.603) -> (877.5, 389.3)
	Length: 4 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_NAND2X4
Total net bbox length = 1.321e+06 (7.032e+05 6.182e+05) (ext = 2.626e+04)
Runtime: CPU: 0:00:04.5 REAL: 0:00:04.0 MEM: 1751.1MB
*** Finished refinePlace (0:02:34 mem=1751.1M) ***
*** End of Placement (cpu=0:02:00, real=0:02:00, mem=1751.1M) ***
default core: bins with density >  0.75 = 15.1 % ( 898 / 5929 )
Density distribution unevenness ratio = 63.196%
*** Free Virtual Timing Model ...(mem=1751.1M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=6235 numPGBlocks=1890 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=33811  numIgnoredNets=15
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 33783 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=190  L2=200  L3=200  L4=200  L5=200  L6=800  L7=800  L8=5000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 33783 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 1.560408e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.06% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 151241
[NR-eGR] Layer2(M2)(V) length: 5.680048e+05um, number of vias: 241593
[NR-eGR] Layer3(M3)(H) length: 6.192277e+05um, number of vias: 10314
[NR-eGR] Layer4(M4)(V) length: 1.718742e+05um, number of vias: 4001
[NR-eGR] Layer5(M5)(H) length: 1.880657e+05um, number of vias: 902
[NR-eGR] Layer6(M6)(V) length: 3.248073e+04um, number of vias: 203
[NR-eGR] Layer7(M7)(H) length: 3.389835e+04um, number of vias: 2
[NR-eGR] Layer8(AP)(V) length: 8.000000e-01um, number of vias: 0
[NR-eGR] Total length: 1.613552e+06um, number of vias: 408256
End of congRepair (cpu=0:00:01.7, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 2:12, real = 0: 2:13, mem = 1553.3M **
Command spTest is not supported.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 2 warning(s), 2 error(s)

<CMD> deselectAll
<CMD> set_interactive_constraint_modes {Clock_constraint}
<CMD> create_ccopt_clock_tree_spec -file ./ccopt.spec
Creating clock tree spec for modes (timing configs): Clock_constraint
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Reset timing graph done.
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Reset timing graph done.
Wrote: ./ccopt.spec
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> set_ccopt_property inverter_cells {
  HS65_LL_CNIVX10 HS65_LL_CNIVX103 HS65_LL_CNIVX124
  HS65_LL_CNIVX14 HS65_LL_CNIVX17 HS65_LL_CNIVX21 HS65_LL_CNIVX24
  HS65_LL_CNIVX27 HS65_LL_CNIVX3 HS65_LL_CNIVX31 HS65_LL_CNIVX34
  HS65_LL_CNIVX38 HS65_LL_CNIVX41 HS65_LL_CNIVX45 HS65_LL_CNIVX48
  HS65_LL_CNIVX52 HS65_LL_CNIVX55 HS65_LL_CNIVX58 HS65_LL_CNIVX62
  HS65_LL_CNIVX7 HS65_LL_CNIVX82
}
<CMD> set_ccopt_property buffer_cells {
  HS65_LL_CNBFX10 HS65_LL_CNBFX103 HS65_LL_CNBFX124 HS65_LL_CNBFX14
  HS65_LL_CNBFX17 HS65_LL_CNBFX21 HS65_LL_CNBFX24 HS65_LL_CNBFX27
  HS65_LL_CNBFX31 HS65_LL_CNBFX34 HS65_LL_CNBFX38
  HS65_LL_CNBFX38_0 HS65_LL_CNBFX38_1 HS65_LL_CNBFX38_2 HS65_LL_CNBFX38_3
  HS65_LL_CNBFX38_4 HS65_LL_CNBFX38_5 HS65_LL_CNBFX38_6 HS65_LL_CNBFX38_7
  HS65_LL_CNBFX38_8 HS65_LL_CNBFX38_9 HS65_LL_CNBFX38_10 HS65_LL_CNBFX38_11
  HS65_LL_CNBFX38_12 HS65_LL_CNBFX38_13 HS65_LL_CNBFX38_14 HS65_LL_CNBFX38_15
  HS65_LL_CNBFX38_16 HS65_LL_CNBFX38_17 HS65_LL_CNBFX38_18 HS65_LL_CNBFX38_19
  HS65_LL_CNBFX38_20 HS65_LL_CNBFX38_21 HS65_LL_CNBFX38_22 HS65_LL_CNBFX38_23
  HS65_LL_CNBFX41 HS65_LL_CNBFX45 HS65_LL_CNBFX48 HS65_LL_CNBFX52
  HS65_LL_CNBFX55 HS65_LL_CNBFX58 HS65_LL_CNBFX62 HS65_LL_CNBFX82
}
<CMD> setOptMode -holdFixingCells { HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9  }
**INFO: Hold fixing will be done using " HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9  " only.
<CMD> getOptMode -holdFixingCells
-holdFixingCells { HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9  }
                                           # string, default="", user setting
<CMD> create_clock -name in_clk -period 40.0 [get_ports in_clk]
<CMD> create_ccopt_clock_tree -name in_clk -source in_clk -no_skew_group
Extracting original clock gating for in_clk...
  clock_tree in_clk contains 7096 sinks and 30 clock gates.
    Found 1 implicit ignore or stop or exclude pin - run report_ccopt_clock_trees -list_special_pins for more details.
  Extraction for in_clk complete.
Extracting original clock gating for in_clk done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner SS -late -clock_tree in_clk 0.200
<CMD> set_ccopt_property source_latency -delay_corner SS -late -rise -clock_tree in_clk 0.500
<CMD> set_ccopt_property source_latency -delay_corner SS -late -fall -clock_tree in_clk 0.500
<CMD> set_ccopt_property source_latency -delay_corner FF -late -rise -clock_tree in_clk 0.500
<CMD> set_ccopt_property source_latency -delay_corner FF -late -fall -clock_tree in_clk 0.500
<CMD> set_ccopt_property clock_period -pin in_clk 40
<CMD> create_ccopt_skew_group -name in_clk/Clock_constraint -sources in_clk -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group in_clk/Clock_constraint true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group in_clk/Clock_constraint in_clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group in_clk/Clock_constraint Clock_constraint
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group in_clk/Clock_constraint {SS FF}
<CMD> create_clock -name in_spi_clk_i -period 100.0 [get_ports in_spi_clk_i]
<CMD> create_ccopt_clock_tree -name in_spi_clk_i -source in_spi_clk_i -no_skew_group
Extracting original clock gating for in_spi_clk_i...
  clock_tree in_spi_clk_i contains 497 sinks and 0 clock gates.
  Extraction for in_spi_clk_i complete.
Extracting original clock gating for in_spi_clk_i done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner SS -late -clock_tree in_spi_clk_i 0.200
<CMD> set_ccopt_property source_latency -delay_corner SS -late -rise -clock_tree in_spi_clk_i 0.500
<CMD> set_ccopt_property source_latency -delay_corner SS -late -fall -clock_tree in_spi_clk_i 0.500
<CMD> set_ccopt_property source_latency -delay_corner FF -late -rise -clock_tree in_spi_clk_i 0.500
<CMD> set_ccopt_property source_latency -delay_corner FF -late -fall -clock_tree in_spi_clk_i 0.500
<CMD> set_ccopt_property clock_period -pin in_spi_clk_i 100
<CMD> create_ccopt_skew_group -name in_spi_clk_i/Clock_constraint -sources in_spi_clk_i -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group in_spi_clk_i/Clock_constraint true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group in_spi_clk_i/Clock_constraint in_spi_clk_i
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group in_spi_clk_i/Clock_constraint Clock_constraint
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group in_spi_clk_i/Clock_constraint {SS FF}
<CMD> create_clock -name in_tck_i -period 100.0 [get_ports in_tck_i]
<CMD> create_ccopt_clock_tree -name in_tck_i -source in_tck_i -no_skew_group
Extracting original clock gating for in_tck_i...
  clock_tree in_tck_i contains 411 sinks and 0 clock gates.
  Extraction for in_tck_i complete.
Extracting original clock gating for in_tck_i done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner SS -late -clock_tree in_tck_i 0.200
<CMD> set_ccopt_property source_latency -delay_corner SS -late -rise -clock_tree in_tck_i 0.500
<CMD> set_ccopt_property source_latency -delay_corner SS -late -fall -clock_tree in_tck_i 0.500
<CMD> set_ccopt_property source_latency -delay_corner FF -late -rise -clock_tree in_tck_i 0.500
<CMD> set_ccopt_property source_latency -delay_corner FF -late -fall -clock_tree in_tck_i 0.500
<CMD> set_ccopt_property clock_period -pin in_tck_i 100
<CMD> create_ccopt_skew_group -name in_tck_i/Clock_constraint -sources in_tck_i -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group in_tck_i/Clock_constraint true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group in_tck_i/Clock_constraint in_tck_i
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group in_tck_i/Clock_constraint Clock_constraint
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group in_tck_i/Clock_constraint {SS FF}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> set_ccopt_property max_fanout 20
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
Begin checking placement ... (start mem=1589.9M, init mem=1589.9M)
*info: Placed = 85258          (Fixed = 53081)
*info: Unplaced = 0           
Placement Density:6.48%(187865/2897165)
Placement Density (including fixed std cells):9.92%(298206/3007507)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1589.9M)
Validating CTS configuration...
  Non-default CCOpt properties:
  buffer_cells is set for at least one key
  inverter_cells is set for at least one key
  max_fanout: 20 (default: 100)
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  source_latency is set for at least one key
  target_max_trans_sdc is set for at least one key
setPlaceMode -place_design_floorplan_mode false -place_detail_preroute_as_obs {1 2 3 4 5 6 7 8}
  Route type trimming info:
    No route type modifications were made.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree in_tck_i. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Info: CCOpt is analyzing the delay of a net driven by HS65_LL_CNBFX124/Z using a timing arc from cell HS65_LL_CNBFX124
  Info: CCOpt is analyzing the delay of a net driven by HS65_LL_CNIVX124/Z using a timing arc from cell HS65_LL_CNIVX124
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_tck_i, which drives the root of clock_tree in_tck_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree in_spi_clk_i. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_spi_clk_i, which drives the root of clock_tree in_spi_clk_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree in_clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_clk, which drives the root of clock_tree in_clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
  Clock tree balancer configuration for clock_trees in_tck_i in_spi_clk_i in_clk:
  Non-default CCOpt properties for clock tree in_tck_i:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree in_tck_i. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     HS65_LL_CNBFX124 HS65_LL_CNBFX103 HS65_LL_CNBFX82 HS65_LL_CNBFX62 HS65_LL_CNBFX58 HS65_LL_CNBFX55 HS65_LL_CNBFX52 HS65_LL_CNBFX48 HS65_LL_CNBFX45 HS65_LL_CNBFX41 HS65_LL_CNBFX38_0 HS65_LL_CNBFX38 HS65_LL_CNBFX38_8 HS65_LL_CNBFX38_4 HS65_LL_CNBFX38_3 HS65_LL_CNBFX38_2 HS65_LL_CNBFX38_16 HS65_LL_CNBFX38_6 HS65_LL_CNBFX38_20 HS65_LL_CNBFX38_19 HS65_LL_CNBFX38_17 HS65_LL_CNBFX38_11 HS65_LL_CNBFX38_10 HS65_LL_CNBFX38_9 HS65_LL_CNBFX38_7 HS65_LL_CNBFX38_5 HS65_LL_CNBFX38_23 HS65_LL_CNBFX38_22 HS65_LL_CNBFX38_21 HS65_LL_CNBFX38_18 HS65_LL_CNBFX38_15 HS65_LL_CNBFX38_14 HS65_LL_CNBFX38_13 HS65_LL_CNBFX38_12 HS65_LL_CNBFX38_1 HS65_LL_CNBFX34 HS65_LL_CNBFX31 HS65_LL_CNBFX27 HS65_LL_CNBFX24 HS65_LL_CNBFX21 HS65_LL_CNBFX17 HS65_LL_CNBFX14 HS65_LL_CNBFX10 
    Inverters:   HS65_LL_CNIVX124 HS65_LL_CNIVX103 HS65_LL_CNIVX82 HS65_LL_CNIVX62 HS65_LL_CNIVX58 HS65_LL_CNIVX55 HS65_LL_CNIVX52 HS65_LL_CNIVX48 HS65_LL_CNIVX45 HS65_LL_CNIVX41 HS65_LL_CNIVX38 HS65_LL_CNIVX34 HS65_LL_CNIVX31 HS65_LL_CNIVX27 HS65_LL_CNIVX24 HS65_LL_CNIVX21 HS65_LL_CNIVX17 HS65_LL_CNIVX14 HS65_LL_CNIVX10 HS65_LL_CNIVX7 HS65_LL_CNIVX3 
    Clock gates: 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 3486241.787um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  For timing_corner SS:setup, late:
    Slew time target (leaf):    0.200ns
    Slew time target (trunk):   0.200ns
    Slew time target (top):     0.200ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.099ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 939.726um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:HS65_LL_CNBFX124, fastest_considered_half_corner=SS:setup.late, optimalDrivingDistance=840.161um, saturatedSlew=0.140ns, speed=4720.006um per ns, cellArea=21.044um^2 per 1000um}
    Inverter  : {lib_cell:HS65_LL_CNIVX82, fastest_considered_half_corner=SS:setup.late, optimalDrivingDistance=517.875um, saturatedSlew=0.100ns, speed=5212.632um per ns, cellArea=18.074um^2 per 1000um}
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_tck_i, which drives the root of clock_tree in_tck_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_spi_clk_i, which drives the root of clock_tree in_spi_clk_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_clk, which drives the root of clock_tree in_clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
  Creating channel graph for ccopt_3_8...
  Creating channel graph for ccopt_3_8 done.
  Creating channel graph for ccopt_3_4_available_3_8...
    Channel graph considering 3 blockages
    Fully blocked area 0 square microns
  Creating channel graph for ccopt_3_4_available_3_8 done.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
  Clock tree in_tck_i has 1 max_capacitance violation.
  Clock tree in_spi_clk_i has 1 max_capacitance violation.
  Clock tree in_clk has 1 max_capacitance violation.
  Clock tree balancer configuration for skew_group in_clk/Clock_constraint:
    Sources:                     pin in_clk
    Total number of sinks:       7096
    Delay constrained sinks:     7065
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner SS:setup.late:
    Skew target:                 0.099ns
  Clock tree balancer configuration for skew_group in_spi_clk_i/Clock_constraint:
    Sources:                     pin in_spi_clk_i
    Total number of sinks:       497
    Delay constrained sinks:     497
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner SS:setup.late:
    Skew target:                 0.099ns
  Clock tree balancer configuration for skew_group in_tck_i/Clock_constraint:
    Sources:                     pin in_tck_i
    Total number of sinks:       411
    Delay constrained sinks:     411
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner SS:setup.late:
    Skew target:                 0.099ns
  
  Clock Tree Violations Report
  ============================
  
  The clock tree has violations that CCOpt may not be able to correct due to the design settings.
  A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
  Consider reviewing your design and relaunching CCOpt.
  
  
  Max Capacitance Violations
  --------------------------
  
  Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree in_tck_i at (3.605,409.685), in power domain auto-default, which drives user don't touch net in_tck_i. Achieved capacitance of 0.000pF.
  
  Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree in_clk at (409.685,2187.395), in power domain auto-default, which drives user don't touch net in_clk. Achieved capacitance of 0.000pF.
  
  Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree in_spi_clk_i at (1549.135,2187.395), in power domain auto-default, which drives user don't touch net in_spi_clk_i. Achieved capacitance of 0.000pF.
  
  
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree in_tck_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree in_tck_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree in_tck_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree in_spi_clk_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree in_spi_clk_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree in_spi_clk_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree in_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree in_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree in_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ------------------------------------------------------------------
  Layer    Via Cell          Res.     Cap.     RC       Top of Stack
  Range                      (Ohm)    (fF)     (fs)     Only
  ------------------------------------------------------------------
  M1-M2    CDS_via1_HV       2.000    0.031    0.063    false
  M2-M3    CDS_via2          2.000    0.032    0.065    false
  M2-M3    CDS_via2_mar_S    2.000    0.063    0.126    true
  M3-M4    CDS_via3          2.000    0.032    0.065    false
  M3-M4    CDS_via3_mar_W    2.000    0.063    0.126    true
  M4-M5    CDS_via4          2.000    0.030    0.060    false
  M4-M5    CDS_via4_mar_S    2.000    0.060    0.121    true
  M5-M6    CDS_via5          1.000    0.098    0.098    false
  M5-M6    CDS_via5_mar      1.000    0.098    0.098    true
  M6-M7    CDS_via6          1.000    0.117    0.117    false
  M6-M7    CDS_via6_mar_S    1.000    0.218    0.218    true
  M7-M8    CDS_CB            0.250    1.200    0.300    false
  ------------------------------------------------------------------
  
  No ideal nets found in the clock tree
Validating CTS configuration done.
Innovus will update I/O latencies
All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1681.5 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=6235 numPGBlocks=1890 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=33811  numIgnoredNets=28
[NR-eGR] There are 35 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 33783 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=190  L2=200  L3=200  L4=200  L5=200  L6=800  L7=800  L8=5000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 33783 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 1.560408e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.06% H + 0.00% V
[NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 151241
[NR-eGR] Layer2(M2)(V) length: 5.680048e+05um, number of vias: 241593
[NR-eGR] Layer3(M3)(H) length: 6.192277e+05um, number of vias: 10314
[NR-eGR] Layer4(M4)(V) length: 1.718742e+05um, number of vias: 4001
[NR-eGR] Layer5(M5)(H) length: 1.880657e+05um, number of vias: 902
[NR-eGR] Layer6(M6)(V) length: 3.248073e+04um, number of vias: 203
[NR-eGR] Layer7(M7)(H) length: 3.389835e+04um, number of vias: 2
[NR-eGR] Layer8(AP)(V) length: 8.000000e-01um, number of vias: 0
[NR-eGR] Total length: 1.613552e+06um, number of vias: 408256
[NR-eGR] End Peak syMemory usage = 1620.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.71 seconds
setPlaceMode -place_design_floorplan_mode false -place_detail_preroute_as_obs {1 2 3 4 5 6 7 8}
Validating CTS configuration...
  Non-default CCOpt properties:
  buffer_cells is set for at least one key
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  inverter_cells is set for at least one key
  max_fanout: 20 (default: 100)
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  source_latency is set for at least one key
  target_max_trans_sdc is set for at least one key
  Route type trimming info:
    No route type modifications were made.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree in_tck_i. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
  Rebuilding timing graph...
  Rebuilding timing graph done.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_tck_i, which drives the root of clock_tree in_tck_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree in_spi_clk_i. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_spi_clk_i, which drives the root of clock_tree in_spi_clk_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree in_clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_clk, which drives the root of clock_tree in_clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
  Clock tree balancer configuration for clock_trees in_tck_i in_spi_clk_i in_clk:
  Non-default CCOpt properties for clock tree in_tck_i:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree in_tck_i. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     HS65_LL_CNBFX124 HS65_LL_CNBFX103 HS65_LL_CNBFX82 HS65_LL_CNBFX62 HS65_LL_CNBFX58 HS65_LL_CNBFX55 HS65_LL_CNBFX52 HS65_LL_CNBFX48 HS65_LL_CNBFX45 HS65_LL_CNBFX41 HS65_LL_CNBFX38_0 HS65_LL_CNBFX38 HS65_LL_CNBFX38_8 HS65_LL_CNBFX38_4 HS65_LL_CNBFX38_3 HS65_LL_CNBFX38_2 HS65_LL_CNBFX38_16 HS65_LL_CNBFX38_6 HS65_LL_CNBFX38_20 HS65_LL_CNBFX38_19 HS65_LL_CNBFX38_17 HS65_LL_CNBFX38_11 HS65_LL_CNBFX38_10 HS65_LL_CNBFX38_9 HS65_LL_CNBFX38_7 HS65_LL_CNBFX38_5 HS65_LL_CNBFX38_23 HS65_LL_CNBFX38_22 HS65_LL_CNBFX38_21 HS65_LL_CNBFX38_18 HS65_LL_CNBFX38_15 HS65_LL_CNBFX38_14 HS65_LL_CNBFX38_13 HS65_LL_CNBFX38_12 HS65_LL_CNBFX38_1 HS65_LL_CNBFX34 HS65_LL_CNBFX31 HS65_LL_CNBFX27 HS65_LL_CNBFX24 HS65_LL_CNBFX21 HS65_LL_CNBFX17 HS65_LL_CNBFX14 HS65_LL_CNBFX10 
    Inverters:   HS65_LL_CNIVX124 HS65_LL_CNIVX103 HS65_LL_CNIVX82 HS65_LL_CNIVX62 HS65_LL_CNIVX58 HS65_LL_CNIVX55 HS65_LL_CNIVX52 HS65_LL_CNIVX48 HS65_LL_CNIVX45 HS65_LL_CNIVX41 HS65_LL_CNIVX38 HS65_LL_CNIVX34 HS65_LL_CNIVX31 HS65_LL_CNIVX27 HS65_LL_CNIVX24 HS65_LL_CNIVX21 HS65_LL_CNIVX17 HS65_LL_CNIVX14 HS65_LL_CNIVX10 HS65_LL_CNIVX7 HS65_LL_CNIVX3 
    Clock gates: 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 3486241.787um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  For timing_corner SS:setup, late:
    Slew time target (leaf):    0.200ns
    Slew time target (trunk):   0.200ns
    Slew time target (top):     0.200ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.099ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 939.726um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:HS65_LL_CNBFX124, fastest_considered_half_corner=SS:setup.late, optimalDrivingDistance=840.161um, saturatedSlew=0.140ns, speed=4720.006um per ns, cellArea=21.044um^2 per 1000um}
    Inverter  : {lib_cell:HS65_LL_CNIVX82, fastest_considered_half_corner=SS:setup.late, optimalDrivingDistance=517.875um, saturatedSlew=0.100ns, speed=5212.632um per ns, cellArea=18.074um^2 per 1000um}
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_tck_i, which drives the root of clock_tree in_tck_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_spi_clk_i, which drives the root of clock_tree in_spi_clk_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'buffer' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'buffer_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'buffer'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'buffer_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
**WARN: (IMPCCOPT-2187):	The number of clock cells allowed for cell type 'inverter' is more than 15. This can result in poor runtime performance for some designs. Consider optimizing your cell list by setting CCOpt property 'inverter_cells' with a reduced list, or set 'cts_max_clock_cell_count' to a larger value to suppress this message.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of in_clk, which drives the root of clock_tree in_clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
  Clock tree in_tck_i has 1 max_capacitance violation.
  Clock tree in_spi_clk_i has 1 max_capacitance violation.
  Clock tree in_clk has 1 max_capacitance violation.
  Clock tree balancer configuration for skew_group in_clk/Clock_constraint:
    Sources:                     pin in_clk
    Total number of sinks:       7096
    Delay constrained sinks:     7065
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner SS:setup.late:
    Skew target:                 0.099ns
  Clock tree balancer configuration for skew_group in_spi_clk_i/Clock_constraint:
    Sources:                     pin in_spi_clk_i
    Total number of sinks:       497
    Delay constrained sinks:     497
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner SS:setup.late:
    Skew target:                 0.099ns
  Clock tree balancer configuration for skew_group in_tck_i/Clock_constraint:
    Sources:                     pin in_tck_i
    Total number of sinks:       411
    Delay constrained sinks:     411
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner SS:setup.late:
    Skew target:                 0.099ns
  
  Clock Tree Violations Report
  ============================
  
  The clock tree has violations that CCOpt may not be able to correct due to the design settings.
  A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
  Consider reviewing your design and relaunching CCOpt.
  
  
  Max Capacitance Violations
  --------------------------
  
  Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree in_tck_i at (3.605,409.685), in power domain auto-default, which drives user don't touch net in_tck_i. Achieved capacitance of 0.000pF.
  
  Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree in_clk at (409.685,2187.395), in power domain auto-default, which drives user don't touch net in_clk. Achieved capacitance of 0.000pF.
  
  Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree in_spi_clk_i at (1549.135,2187.395), in power domain auto-default, which drives user don't touch net in_spi_clk_i. Achieved capacitance of 0.000pF.
  
  
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree in_tck_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree in_tck_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree in_tck_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree in_spi_clk_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree in_spi_clk_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree in_spi_clk_i: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree in_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree in_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree in_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ------------------------------------------------------------------
  Layer    Via Cell          Res.     Cap.     RC       Top of Stack
  Range                      (Ohm)    (fF)     (fs)     Only
  ------------------------------------------------------------------
  M1-M2    CDS_via1_HV       2.000    0.031    0.063    false
  M2-M3    CDS_via2          2.000    0.032    0.065    false
  M2-M3    CDS_via2_mar_S    2.000    0.063    0.126    true
  M3-M4    CDS_via3          2.000    0.032    0.065    false
  M3-M4    CDS_via3_mar_W    2.000    0.063    0.126    true
  M4-M5    CDS_via4          2.000    0.030    0.060    false
  M4-M5    CDS_via4_mar_S    2.000    0.060    0.121    true
  M5-M6    CDS_via5          1.000    0.098    0.098    false
  M5-M6    CDS_via5_mar      1.000    0.098    0.098    true
  M6-M7    CDS_via6          1.000    0.117    0.117    false
  M6-M7    CDS_via6_mar_S    1.000    0.218    0.218    true
  M7-M8    CDS_CB            0.250    1.200    0.300    false
  ------------------------------------------------------------------
  
  No ideal nets found in the clock tree
Validating CTS configuration done.
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
Synthesizing clock trees...
  Merging duplicate siblings in DAG...
    Resynthesising clock tree into netlist...
      Reset timing graph...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             30
    Globally unique enables                       30
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=30, l=5, total=35
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=11425.880um^2
    Clock DAG library cell distribution before clustering {count}:
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Clustering clock_tree in_clk...
      Rebuilding timing graph...
      Rebuilding timing graph done.
    Clustering clock_tree in_clk done.
    Clustering clock_tree in_spi_clk_i...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
    Clustering clock_tree in_spi_clk_i done.
    Clustering clock_tree in_tck_i...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
    Clustering clock_tree in_tck_i done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=486, i=0, icg=0, nicg=30, l=5, total=521
      cell areas       : b=6251.440um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17677.320um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: HS65_LL_CNBFX124: 154 HS65_LL_CNBFX103: 93 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX58: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 10 HS65_LL_CNBFX27: 3 HS65_LL_CNBFX24: 1 HS65_LL_CNBFX21: 1 HS65_LL_CNBFX14: 7 HS65_LL_CNBFX10: 51 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
    Legalizing clock trees...
      Resynthesising clock tree into netlist...
        Reset timing graph...
        Reset timing graph done.
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:03:09 mem=1713.9M) ***
Total net bbox length = 1.367e+06 (7.259e+05 6.412e+05) (ext = 2.402e+04)
Density distribution unevenness ratio = 86.649%
Move report: Detail placement moves 2010 insts, mean move: 1.95 um, max move: 15.40 um
	Max move on inst (top_inst_peripherals_i/genblk1[2].core_clock_gate/CTS_ccl_BUF_CLOCK_NODE_UID_A12e33): (405.90, 1910.30) --> (421.30, 1910.30)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1713.9MB
Summary Report:
Instances move: 2010 (out of 32663 movable)
Instances flipped: 0
Mean displacement: 1.95 um
Max displacement: 15.40 um (Instance: top_inst_peripherals_i/genblk1[2].core_clock_gate/CTS_ccl_BUF_CLOCK_NODE_UID_A12e33) (405.9, 1910.3) -> (421.3, 1910.3)
	Length: 34 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_CNBFX124
Total net bbox length = 1.369e+06 (7.270e+05 6.421e+05) (ext = 2.402e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1713.9MB
*** Finished refinePlace (0:03:10 mem=1713.9M) ***
      Disconnecting clock tree from netlist...
      Disconnecting clock tree from netlist done.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
      Rebuilding timing graph...
      Rebuilding timing graph done.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [0.2,1.94)              8
      [1.94,3.68)            37
      [3.68,5.42)            47
      [5.42,7.16)             3
      [7.16,8.9)              5
      [8.9,10.64)             8
      [10.64,12.38)           2
      [12.38,14.12)           0
      [14.12,15.86)           1
      [15.86,17.6)            2
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired                Achieved               Node
                       location               location               
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
         17.6          (906.825,1186.105)     (914.025,1175.705)     ccl clock buffer, uid:A12653 (a lib_cell HS65_LL_CNBFX124) at (909.900,1174.500), in power domain auto-default
         16            (889.625,1186.105)     (905.625,1186.105)     ccl clock buffer, uid:A12651 (a lib_cell HS65_LL_CNBFX124) at (901.500,1184.900), in power domain auto-default
         15.4          (405.900,1910.300)     (421.300,1910.300)     ccl clock buffer, uid:A12e33 (a lib_cell HS65_LL_CNBFX124) at (421.300,1910.300), in power domain auto-default
         12.356        (875.847,1194.278)     (885.047,1191.122)     ccl clock buffer, uid:A12590 (a lib_cell HS65_LL_CNBFX103) at (882.100,1190.100), in power domain auto-default
         11.6          (875.425,1487.705)     (887.025,1487.705)     ccl clock buffer, uid:A12b00 (a lib_cell HS65_LL_CNBFX124) at (882.900,1486.500), in power domain auto-default
         10.4          (1007.225,1035.305)    (1007.225,1024.905)    ccl clock buffer, uid:A12244 (a lib_cell HS65_LL_CNBFX124) at (1003.100,1023.700), in power domain auto-default
         10.4          (976.175,986.095)      (976.175,975.695)      ccl clock buffer, uid:A124b0 (a lib_cell HS65_LL_CNBFX124) at (973.500,974.300), in power domain auto-default
         10.4          (927.500,1138.100)     (927.500,1127.700)     ccl clock buffer, uid:A12e2b (a lib_cell HS65_LL_CNBFX124) at (927.500,1127.700), in power domain auto-default
         10.2          (892.825,1180.905)     (887.825,1186.105)     ccl clock buffer, uid:A12656 (a lib_cell HS65_LL_CNBFX124) at (883.700,1184.900), in power domain auto-default
          9.44         (1005.625,1258.905)    (1004.175,1266.895)    ccl clock buffer, uid:A1269d (a lib_cell HS65_LL_CNBFX124) at (1001.500,1265.500), in power domain auto-default
      ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    
    Post-Clustering Statistics Report
    =================================
    
    Clustering-Point Fanout Statistics:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
                         Fanout    Fanout    Fanout    Fanout       Distribution
    ---------------------------------------------------------------------------------------------------------
    Trunk         98      5.531      1         20        6.266      {72 <= 7.600, 13 <= 15.200, 13 <= 22.800}
    Leaf         418     19.065      1         20        2.591      {3 <= 7.600, 31 <= 15.200, 384 <= 22.800}
    ---------------------------------------------------------------------------------------------------------
    
    Clustering Failure Statistics:
    
    ----------------------------------------------------------
    Net Type    Clusters    Clusters    Net Skew    Transition
                Tried       Failed      Failures    Failures
    ----------------------------------------------------------
    Trunk          118          2           1            2
    Leaf          3534         40          29           38
    ----------------------------------------------------------
    
    
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
    Clock DAG stats after 'Clustering':
      cell counts      : b=486, i=0, icg=0, nicg=30, l=5, total=521
      cell areas       : b=6251.440um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17677.320um^2
      cell capacitance : b=3.943pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.008pF, total=3.981pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.273pF, leaf=10.261pF, total=13.534pF
      wire lengths     : top=0.000um, trunk=22433.377um, leaf=59315.606um, total=81748.983um
    Clock DAG net violations after 'Clustering':
      Capacitance : {count=6, worst=[1.294pF, 1.264pF, 1.236pF, 0.000pF, 0.000pF, 0.000pF]} avg=0.632pF sd=0.693pF
      Transition  : {count=4, worst=[0.031ns, 0.018ns, 0.002ns, 0.001ns]} avg=0.013ns sd=0.014ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.200ns count=105 avg=0.066ns sd=0.048ns min=0.000ns max=0.231ns {45 <= 0.040ns, 26 <= 0.080ns, 20 <= 0.120ns, 12 <= 0.160ns, 2 > 0.200ns}
      Leaf  : target=0.200ns count=419 avg=0.045ns sd=0.044ns min=0.017ns max=0.202ns {328 <= 0.040ns, 21 <= 0.080ns, 24 <= 0.120ns, 32 <= 0.160ns, 12 <= 0.200ns, 2 > 0.200ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: HS65_LL_CNBFX124: 154 HS65_LL_CNBFX103: 93 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX58: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 10 HS65_LL_CNBFX27: 3 HS65_LL_CNBFX24: 1 HS65_LL_CNBFX21: 1 HS65_LL_CNBFX14: 7 HS65_LL_CNBFX10: 51 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
    Skew group summary after 'Clustering':
      skew_group in_clk/Clock_constraint: insertion delay [min=1.154, max=1.384, avg=1.309, sd=0.059], skew [0.231 vs 0.099*, 67.7% {1.285, 1.335, 1.384}] (wid=0.741 ws=0.147) (gid=0.748 gs=0.206)
      skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.884, max=0.955, avg=0.944, sd=0.012], skew [0.071 vs 0.099, 96.2% {0.896, 0.945, 0.955}] (wid=0.586 ws=0.004) (gid=0.369 gs=0.068)
      skew_group in_tck_i/Clock_constraint: insertion delay [min=0.924, max=0.937, avg=0.930, sd=0.003], skew [0.012 vs 0.099, 100% {0.924, 0.929, 0.937}] (wid=0.601 ws=0.009) (gid=0.338 gs=0.007)
    Clock network insertion delays are now [0.385ns, 0.884ns] average 0.766ns std.dev 0.131ns
    Legalizer calls during this step: 22979 succeeded with DRC/Color checks: 1 succeeded without DRC/Color checks: 22978
  Clustering done.
  Resynthesising clock tree into netlist...
    Reset timing graph...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
*info: There are 42 candidate Buffer cells
*info: There are 41 candidate Inverter cells
      Routed 132 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_top' of instances=85787 and nets=79419 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1656.523M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock DAG stats After congestion update:
    cell counts      : b=486, i=0, icg=0, nicg=30, l=5, total=521
    cell areas       : b=6251.440um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17677.320um^2
    cell capacitance : b=3.943pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.008pF, total=3.981pF
    sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
    wire capacitance : top=0.000pF, trunk=3.310pF, leaf=10.367pF, total=13.677pF
    wire lengths     : top=0.000um, trunk=22433.377um, leaf=59315.606um, total=81748.983um
  Clock DAG net violations After congestion update:
    Capacitance : {count=6, worst=[1.294pF, 1.264pF, 1.236pF, 0.000pF, 0.000pF, 0.000pF]} avg=0.632pF sd=0.693pF
    Transition  : {count=6, worst=[0.031ns, 0.018ns, 0.003ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.009ns sd=0.013ns
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.200ns count=105 avg=0.066ns sd=0.048ns min=0.000ns max=0.231ns {45 <= 0.040ns, 26 <= 0.080ns, 20 <= 0.120ns, 12 <= 0.160ns, 2 > 0.200ns}
    Leaf  : target=0.200ns count=419 avg=0.046ns sd=0.044ns min=0.017ns max=0.203ns {328 <= 0.040ns, 21 <= 0.080ns, 23 <= 0.120ns, 32 <= 0.160ns, 11 <= 0.200ns, 4 > 0.200ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: HS65_LL_CNBFX124: 154 HS65_LL_CNBFX103: 93 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX58: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 10 HS65_LL_CNBFX27: 3 HS65_LL_CNBFX24: 1 HS65_LL_CNBFX21: 1 HS65_LL_CNBFX14: 7 HS65_LL_CNBFX10: 51 
    NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
   Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
  Skew group summary After congestion update:
    skew_group in_clk/Clock_constraint: insertion delay [min=1.155, max=1.385, avg=1.310, sd=0.059], skew [0.230 vs 0.099*, 66.9% {1.288, 1.337, 1.385}] (wid=0.741 ws=0.147) (gid=0.749 gs=0.206)
    skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.886, max=0.959, avg=0.946, sd=0.013], skew [0.072 vs 0.099, 96.2% {0.899, 0.948, 0.959}] (wid=0.587 ws=0.005) (gid=0.372 gs=0.070)
    skew_group in_tck_i/Clock_constraint: insertion delay [min=0.925, max=0.938, avg=0.931, sd=0.003], skew [0.012 vs 0.099, 100% {0.925, 0.931, 0.938}] (wid=0.601 ws=0.009) (gid=0.339 gs=0.007)
  Clock network insertion delays are now [0.386ns, 0.885ns] average 0.768ns std.dev 0.131ns
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=486, i=0, icg=0, nicg=30, l=5, total=521
      cell areas       : b=6207.760um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17633.640um^2
      cell capacitance : b=3.914pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.008pF, total=3.952pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.287pF, leaf=10.365pF, total=13.652pF
      wire lengths     : top=0.000um, trunk=22283.667um, leaf=59302.275um, total=81585.942um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.200ns count=105 avg=0.069ns sd=0.047ns min=0.000ns max=0.196ns {43 <= 0.040ns, 24 <= 0.080ns, 23 <= 0.120ns, 12 <= 0.160ns, 3 <= 0.200ns}
      Leaf  : target=0.200ns count=419 avg=0.045ns sd=0.043ns min=0.017ns max=0.197ns {328 <= 0.040ns, 21 <= 0.080ns, 24 <= 0.120ns, 34 <= 0.160ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: HS65_LL_CNBFX124: 151 HS65_LL_CNBFX103: 94 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 10 HS65_LL_CNBFX27: 3 HS65_LL_CNBFX24: 1 HS65_LL_CNBFX21: 1 HS65_LL_CNBFX17: 1 HS65_LL_CNBFX14: 8 HS65_LL_CNBFX10: 53 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group in_clk/Clock_constraint: insertion delay [min=1.227, max=1.457, avg=1.383, sd=0.059], skew [0.230 vs 0.099*, 67.3% {1.360, 1.409, 1.457}] (wid=0.740 ws=0.147) (gid=0.823 gs=0.207)
      skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.951, max=1.023, avg=1.011, sd=0.013], skew [0.072 vs 0.099, 96.2% {0.963, 1.013, 1.023}] (wid=0.584 ws=0.005) (gid=0.440 gs=0.070)
      skew_group in_tck_i/Clock_constraint: insertion delay [min=1.056, max=1.069, avg=1.062, sd=0.003], skew [0.012 vs 0.099, 100% {1.056, 1.062, 1.069}] (wid=0.610 ws=0.009) (gid=0.461 gs=0.007)
    Clock network insertion delays are now [0.451ns, 0.958ns] average 0.843ns std.dev 0.124ns
    Legalizer calls during this step: 379 succeeded with DRC/Color checks: 35 succeeded without DRC/Color checks: 344
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Creating channel graph for ccopt_3_4_available_3_8...
      Channel graph considering 9 blockages
      Fully blocked area 0 square microns
    Creating channel graph for ccopt_3_4_available_3_8 done.
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=488, i=0, icg=0, nicg=30, l=5, total=523
      cell areas       : b=6214.000um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17639.880um^2
      cell capacitance : b=3.917pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.008pF, total=3.956pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.288pF, leaf=10.365pF, total=13.653pF
      wire lengths     : top=0.000um, trunk=22283.365um, leaf=59302.275um, total=81585.640um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.200ns count=107 avg=0.068ns sd=0.047ns min=0.000ns max=0.196ns {45 <= 0.040ns, 24 <= 0.080ns, 23 <= 0.120ns, 12 <= 0.160ns, 3 <= 0.200ns}
      Leaf  : target=0.200ns count=419 avg=0.045ns sd=0.043ns min=0.017ns max=0.197ns {328 <= 0.040ns, 21 <= 0.080ns, 24 <= 0.120ns, 34 <= 0.160ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: HS65_LL_CNBFX124: 151 HS65_LL_CNBFX103: 94 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 10 HS65_LL_CNBFX27: 3 HS65_LL_CNBFX24: 1 HS65_LL_CNBFX21: 1 HS65_LL_CNBFX17: 1 HS65_LL_CNBFX14: 10 HS65_LL_CNBFX10: 53 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group in_clk/Clock_constraint: insertion delay [min=1.285, max=1.515, avg=1.440, sd=0.059], skew [0.230 vs 0.099*, 67.3% {1.417, 1.467, 1.515}] (wid=0.740 ws=0.147) (gid=0.881 gs=0.207)
      skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=1.003, max=1.075, avg=1.063, sd=0.013], skew [0.072 vs 0.099, 96.2% {1.016, 1.065, 1.075}] (wid=0.583 ws=0.005) (gid=0.493 gs=0.070)
      skew_group in_tck_i/Clock_constraint: insertion delay [min=1.056, max=1.069, avg=1.062, sd=0.003], skew [0.012 vs 0.099, 100% {1.056, 1.062, 1.069}] (wid=0.610 ws=0.009) (gid=0.461 gs=0.007)
    Clock network insertion delays are now [0.503ns, 1.015ns] average 0.897ns std.dev 0.132ns
    Legalizer calls during this step: 26 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 26
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=488, i=0, icg=0, nicg=30, l=5, total=523
      cell areas       : b=6214.000um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17639.880um^2
      cell capacitance : b=3.917pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.008pF, total=3.956pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.288pF, leaf=10.365pF, total=13.653pF
      wire lengths     : top=0.000um, trunk=22283.365um, leaf=59302.275um, total=81585.640um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.200ns count=107 avg=0.068ns sd=0.047ns min=0.000ns max=0.196ns {45 <= 0.040ns, 24 <= 0.080ns, 23 <= 0.120ns, 12 <= 0.160ns, 3 <= 0.200ns}
      Leaf  : target=0.200ns count=419 avg=0.045ns sd=0.043ns min=0.017ns max=0.197ns {328 <= 0.040ns, 21 <= 0.080ns, 24 <= 0.120ns, 34 <= 0.160ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: HS65_LL_CNBFX124: 151 HS65_LL_CNBFX103: 94 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 10 HS65_LL_CNBFX27: 3 HS65_LL_CNBFX24: 1 HS65_LL_CNBFX21: 1 HS65_LL_CNBFX17: 1 HS65_LL_CNBFX14: 10 HS65_LL_CNBFX10: 53 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group in_clk/Clock_constraint: insertion delay [min=1.285, max=1.515, avg=1.440, sd=0.059], skew [0.230 vs 0.099*, 67.3% {1.417, 1.467, 1.515}] (wid=0.740 ws=0.147) (gid=0.881 gs=0.207)
      skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=1.003, max=1.075, avg=1.063, sd=0.013], skew [0.072 vs 0.099, 96.2% {1.016, 1.065, 1.075}] (wid=0.583 ws=0.005) (gid=0.493 gs=0.070)
      skew_group in_tck_i/Clock_constraint: insertion delay [min=1.056, max=1.069, avg=1.062, sd=0.003], skew [0.012 vs 0.099, 100% {1.056, 1.062, 1.069}] (wid=0.610 ws=0.009) (gid=0.461 gs=0.007)
    Clock network insertion delays are now [0.503ns, 1.015ns] average 0.897ns std.dev 0.132ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unnecessary root buffering done.
  Removing unconstrained drivers...
    Have 1 candidate drivers for removal.
    Removing drivers: 
    Removing drivers: .
    Removing drivers: ..
    Removing drivers: ...
    Removing drivers: ... 20% 
    Removing drivers: ... 20% .
    Removing drivers: ... 20% ..
    Removing drivers: ... 20% ...
    Removing drivers: ... 20% ... 40% 
    Removing drivers: ... 20% ... 40% .
    Removing drivers: ... 20% ... 40% ..
    Removing drivers: ... 20% ... 40% ...
    Removing drivers: ... 20% ... 40% ... 60% 
    Removing drivers: ... 20% ... 40% ... 60% .
    Removing drivers: ... 20% ... 40% ... 60% ..
    Removing drivers: ... 20% ... 40% ... 60% ...
    Removing drivers: ... 20% ... 40% ... 60% ... 80% 
    Removing drivers: ... 20% ... 40% ... 60% ... 80% .
    Removing drivers: ... 20% ... 40% ... 60% ... 80% ..
    Removing drivers: ... 20% ... 40% ... 60% ... 80% ...
    Removing drivers: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=488, i=0, icg=0, nicg=30, l=5, total=523
      cell areas       : b=6214.000um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17639.880um^2
      cell capacitance : b=3.917pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.008pF, total=3.956pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.288pF, leaf=10.365pF, total=13.653pF
      wire lengths     : top=0.000um, trunk=22283.365um, leaf=59302.275um, total=81585.640um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.200ns count=107 avg=0.068ns sd=0.047ns min=0.000ns max=0.196ns {45 <= 0.040ns, 24 <= 0.080ns, 23 <= 0.120ns, 12 <= 0.160ns, 3 <= 0.200ns}
      Leaf  : target=0.200ns count=419 avg=0.045ns sd=0.043ns min=0.017ns max=0.197ns {328 <= 0.040ns, 21 <= 0.080ns, 24 <= 0.120ns, 34 <= 0.160ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: HS65_LL_CNBFX124: 151 HS65_LL_CNBFX103: 94 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 10 HS65_LL_CNBFX27: 3 HS65_LL_CNBFX24: 1 HS65_LL_CNBFX21: 1 HS65_LL_CNBFX17: 1 HS65_LL_CNBFX14: 10 HS65_LL_CNBFX10: 53 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
    Skew group summary after 'Removing unconstrained drivers':
      skew_group in_clk/Clock_constraint: insertion delay [min=1.285, max=1.515, avg=1.440, sd=0.059], skew [0.230 vs 0.099*, 67.3% {1.417, 1.467, 1.515}] (wid=0.740 ws=0.147) (gid=0.881 gs=0.207)
      skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=1.003, max=1.075, avg=1.063, sd=0.013], skew [0.072 vs 0.099, 96.2% {1.016, 1.065, 1.075}] (wid=0.583 ws=0.005) (gid=0.493 gs=0.070)
      skew_group in_tck_i/Clock_constraint: insertion delay [min=1.056, max=1.069, avg=1.062, sd=0.003], skew [0.012 vs 0.099, 100% {1.056, 1.062, 1.069}] (wid=0.610 ws=0.009) (gid=0.461 gs=0.007)
    Clock network insertion delays are now [0.503ns, 1.015ns] average 0.897ns std.dev 0.132ns
    Legalizer calls during this step: 50 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 50
  Removing unconstrained drivers done.
  Equalizing net lengths...
    Clock DAG stats after 'Equalizing net lengths':
      cell counts      : b=488, i=0, icg=0, nicg=30, l=5, total=523
      cell areas       : b=6214.000um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17639.880um^2
      cell capacitance : b=3.917pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.008pF, total=3.956pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.288pF, leaf=10.365pF, total=13.653pF
      wire lengths     : top=0.000um, trunk=22283.365um, leaf=59302.275um, total=81585.640um
    Clock DAG net violations after 'Equalizing net lengths': none
    Clock DAG primary half-corner transition distribution after 'Equalizing net lengths':
      Trunk : target=0.200ns count=107 avg=0.068ns sd=0.047ns min=0.000ns max=0.196ns {45 <= 0.040ns, 24 <= 0.080ns, 23 <= 0.120ns, 12 <= 0.160ns, 3 <= 0.200ns}
      Leaf  : target=0.200ns count=419 avg=0.045ns sd=0.043ns min=0.017ns max=0.197ns {328 <= 0.040ns, 21 <= 0.080ns, 24 <= 0.120ns, 34 <= 0.160ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Equalizing net lengths' {count}:
       Bufs: HS65_LL_CNBFX124: 151 HS65_LL_CNBFX103: 94 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 10 HS65_LL_CNBFX27: 3 HS65_LL_CNBFX24: 1 HS65_LL_CNBFX21: 1 HS65_LL_CNBFX17: 1 HS65_LL_CNBFX14: 10 HS65_LL_CNBFX10: 53 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
    Skew group summary after 'Equalizing net lengths':
      skew_group in_clk/Clock_constraint: insertion delay [min=1.285, max=1.515, avg=1.440, sd=0.059], skew [0.230 vs 0.099*, 67.3% {1.417, 1.467, 1.515}] (wid=0.740 ws=0.147) (gid=0.881 gs=0.207)
      skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=1.003, max=1.075, avg=1.063, sd=0.013], skew [0.072 vs 0.099, 96.2% {1.016, 1.065, 1.075}] (wid=0.583 ws=0.005) (gid=0.493 gs=0.070)
      skew_group in_tck_i/Clock_constraint: insertion delay [min=1.056, max=1.069, avg=1.062, sd=0.003], skew [0.012 vs 0.099, 100% {1.056, 1.062, 1.069}] (wid=0.610 ws=0.009) (gid=0.461 gs=0.007)
    Clock network insertion delays are now [0.503ns, 1.015ns] average 0.897ns std.dev 0.132ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Equalizing net lengths done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
      cell areas       : b=6217.640um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17643.520um^2
      cell capacitance : b=3.919pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.008pF, total=3.958pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.289pF, leaf=10.365pF, total=13.654pF
      wire lengths     : top=0.000um, trunk=22288.135um, leaf=59302.275um, total=81590.410um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.200ns count=108 avg=0.067ns sd=0.046ns min=0.000ns max=0.196ns {47 <= 0.040ns, 24 <= 0.080ns, 22 <= 0.120ns, 12 <= 0.160ns, 3 <= 0.200ns}
      Leaf  : target=0.200ns count=419 avg=0.045ns sd=0.043ns min=0.017ns max=0.197ns {328 <= 0.040ns, 21 <= 0.080ns, 24 <= 0.120ns, 34 <= 0.160ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: HS65_LL_CNBFX124: 151 HS65_LL_CNBFX103: 94 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 10 HS65_LL_CNBFX27: 3 HS65_LL_CNBFX24: 1 HS65_LL_CNBFX21: 2 HS65_LL_CNBFX17: 1 HS65_LL_CNBFX14: 10 HS65_LL_CNBFX10: 53 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
    Skew group summary after 'Reducing insertion delay 1':
      skew_group in_clk/Clock_constraint: insertion delay [min=1.285, max=1.500, avg=1.436, sd=0.056], skew [0.215 vs 0.099*, 71.6% {1.411, 1.460, 1.500}] (wid=0.740 ws=0.147) (gid=0.869 gs=0.195)
      skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=1.003, max=1.075, avg=1.063, sd=0.013], skew [0.072 vs 0.099, 96.2% {1.016, 1.065, 1.075}] (wid=0.583 ws=0.005) (gid=0.493 gs=0.070)
      skew_group in_tck_i/Clock_constraint: insertion delay [min=1.056, max=1.069, avg=1.062, sd=0.003], skew [0.012 vs 0.099, 100% {1.056, 1.062, 1.069}] (wid=0.610 ws=0.009) (gid=0.461 gs=0.007)
    Clock network insertion delays are now [0.503ns, 1.000ns] average 0.893ns std.dev 0.130ns
    Legalizer calls during this step: 43 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 43
  Reducing insertion delay 1 done.
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=482, i=0, icg=0, nicg=30, l=5, total=517
      cell areas       : b=6123.000um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17548.880um^2
      cell capacitance : b=3.860pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.008pF, total=3.898pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.274pF, leaf=10.365pF, total=13.639pF
      wire lengths     : top=0.000um, trunk=22200.854um, leaf=59302.275um, total=81503.129um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.200ns count=101 avg=0.071ns sd=0.048ns min=0.000ns max=0.196ns {39 <= 0.040ns, 24 <= 0.080ns, 22 <= 0.120ns, 10 <= 0.160ns, 6 <= 0.200ns}
      Leaf  : target=0.200ns count=419 avg=0.045ns sd=0.043ns min=0.017ns max=0.197ns {328 <= 0.040ns, 21 <= 0.080ns, 24 <= 0.120ns, 34 <= 0.160ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: HS65_LL_CNBFX124: 146 HS65_LL_CNBFX103: 94 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 10 HS65_LL_CNBFX27: 3 HS65_LL_CNBFX24: 1 HS65_LL_CNBFX21: 2 HS65_LL_CNBFX17: 1 HS65_LL_CNBFX14: 10 HS65_LL_CNBFX10: 51 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
    Skew group summary after 'Removing longest path buffering':
      skew_group in_clk/Clock_constraint: insertion delay [min=1.176, max=1.369, avg=1.312, sd=0.045], skew [0.193 vs 0.099*, 83% {1.281, 1.330, 1.369}] (wid=0.747 ws=0.146) (gid=0.726 gs=0.169)
      skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.923, max=0.995, avg=0.983, sd=0.013], skew [0.072 vs 0.099, 96.2% {0.936, 0.985, 0.995}] (wid=0.604 ws=0.004) (gid=0.392 gs=0.070)
      skew_group in_tck_i/Clock_constraint: insertion delay [min=1.035, max=1.047, avg=1.040, sd=0.003], skew [0.012 vs 0.099, 100% {1.035, 1.039, 1.047}] (wid=0.624 ws=0.009) (gid=0.425 gs=0.007)
    Clock network insertion delays are now [0.423ns, 0.869ns] average 0.777ns std.dev 0.106ns
    Legalizer calls during this step: 423 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 423
  Removing longest path buffering done.
  Reducing insertion delay 2...
    Path optimization required 5248 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=482, i=0, icg=0, nicg=30, l=5, total=517
      cell areas       : b=6159.400um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11347.880um^2, total=17585.280um^2
      cell capacitance : b=3.887pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.008pF, total=3.925pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.245pF, leaf=10.374pF, total=13.620pF
      wire lengths     : top=0.000um, trunk=22088.483um, leaf=59358.469um, total=81446.952um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.200ns count=101 avg=0.071ns sd=0.047ns min=0.000ns max=0.200ns {39 <= 0.040ns, 26 <= 0.080ns, 21 <= 0.120ns, 11 <= 0.160ns, 4 <= 0.200ns}
      Leaf  : target=0.200ns count=419 avg=0.044ns sd=0.042ns min=0.017ns max=0.197ns {333 <= 0.040ns, 24 <= 0.080ns, 21 <= 0.120ns, 29 <= 0.160ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: HS65_LL_CNBFX124: 145 HS65_LL_CNBFX103: 97 HS65_LL_CNBFX82: 133 HS65_LL_CNBFX62: 21 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX41: 5 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 9 HS65_LL_CNBFX31: 7 HS65_LL_CNBFX27: 2 HS65_LL_CNBFX24: 2 HS65_LL_CNBFX21: 4 HS65_LL_CNBFX17: 2 HS65_LL_CNBFX14: 10 HS65_LL_CNBFX10: 43 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X35: 2 CPAD_S_74x50u_IN: 3 
    Skew group summary after 'Reducing insertion delay 2':
      skew_group in_clk/Clock_constraint: insertion delay [min=1.141, max=1.323, avg=1.275, sd=0.044], skew [0.182 vs 0.099*, 83.4% {1.245, 1.294, 1.323}] (wid=0.729 ws=0.147) (gid=0.708 gs=0.169)
      skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.912, max=0.976, avg=0.958, sd=0.022], skew [0.064 vs 0.099, 88.1% {0.922, 0.972, 0.976}] (wid=0.610 ws=0.005) (gid=0.368 gs=0.064)
      skew_group in_tck_i/Clock_constraint: insertion delay [min=1.016, max=1.023, avg=1.020, sd=0.002], skew [0.007 vs 0.099, 100% {1.016, 1.021, 1.023}] (wid=0.623 ws=0.008) (gid=0.406 gs=0.009)
    Clock network insertion delays are now [0.412ns, 0.823ns] average 0.742ns std.dev 0.101ns
    Legalizer calls during this step: 1986 succeeded with DRC/Color checks: 6 succeeded without DRC/Color checks: 1980
  Reducing insertion delay 2 done.
  Reducing clock tree power 1...
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=482, i=0, icg=0, nicg=30, l=5, total=517
      cell areas       : b=2346.240um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11343.200um^2, total=13767.440um^2
      cell capacitance : b=1.292pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.006pF, total=1.328pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.238pF, leaf=10.357pF, total=13.594pF
      wire lengths     : top=0.000um, trunk=22046.094um, leaf=59212.813um, total=81258.907um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.200ns count=101 avg=0.058ns sd=0.034ns min=0.000ns max=0.166ns {32 <= 0.040ns, 49 <= 0.080ns, 15 <= 0.120ns, 3 <= 0.160ns, 2 <= 0.200ns}
      Leaf  : target=0.200ns count=419 avg=0.088ns sd=0.037ns min=0.023ns max=0.200ns {23 <= 0.040ns, 172 <= 0.080ns, 150 <= 0.120ns, 53 <= 0.160ns, 21 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: HS65_LL_CNBFX124: 11 HS65_LL_CNBFX103: 10 HS65_LL_CNBFX82: 9 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 3 HS65_LL_CNBFX55: 3 HS65_LL_CNBFX52: 4 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 7 HS65_LL_CNBFX41: 3 HS65_LL_CNBFX38: 4 HS65_LL_CNBFX38_1: 2 HS65_LL_CNBFX34: 28 HS65_LL_CNBFX31: 23 HS65_LL_CNBFX27: 35 HS65_LL_CNBFX24: 25 HS65_LL_CNBFX21: 56 HS65_LL_CNBFX17: 38 HS65_LL_CNBFX14: 49 HS65_LL_CNBFX10: 165 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X35: 1 HS65_LL_XNOR2X18: 1 CPAD_S_74x50u_IN: 3 
    Skew group summary after 'Reducing clock tree power 1':
      skew_group in_clk/Clock_constraint: insertion delay [min=1.255, max=1.387, avg=1.345, sd=0.033], skew [0.132 vs 0.099*, 88.9% {1.307, 1.356, 1.387}] (wid=0.732 ws=0.145) (gid=0.790 gs=0.140)
      skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.924, max=1.010, avg=0.989, sd=0.020], skew [0.085 vs 0.099, 95.6% {0.952, 1.001, 1.010}] (wid=0.600 ws=0.004) (gid=0.411 gs=0.084)
      skew_group in_tck_i/Clock_constraint: insertion delay [min=1.053, max=1.073, avg=1.066, sd=0.006], skew [0.021 vs 0.099, 100% {1.053, 1.068, 1.073}] (wid=0.608 ws=0.008) (gid=0.469 gs=0.021)
    Clock network insertion delays are now [0.424ns, 0.887ns] average 0.809ns std.dev 0.108ns
    Legalizer calls during this step: 1296 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 1296
  Reducing clock tree power 1 done.
  Reducing clock tree power 2...
    Path optimization required 1720 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=482, i=0, icg=0, nicg=30, l=5, total=517
      cell areas       : b=2344.680um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11343.200um^2, total=13765.880um^2
      cell capacitance : b=1.284pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.006pF, total=1.320pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.271pF, leaf=10.355pF, total=13.626pF
      wire lengths     : top=0.000um, trunk=22262.085um, leaf=59205.123um, total=81467.208um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.200ns count=101 avg=0.059ns sd=0.034ns min=0.000ns max=0.166ns {31 <= 0.040ns, 48 <= 0.080ns, 16 <= 0.120ns, 4 <= 0.160ns, 2 <= 0.200ns}
      Leaf  : target=0.200ns count=419 avg=0.088ns sd=0.037ns min=0.023ns max=0.200ns {23 <= 0.040ns, 173 <= 0.080ns, 150 <= 0.120ns, 52 <= 0.160ns, 21 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: HS65_LL_CNBFX124: 9 HS65_LL_CNBFX103: 10 HS65_LL_CNBFX82: 10 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 3 HS65_LL_CNBFX55: 3 HS65_LL_CNBFX52: 5 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 7 HS65_LL_CNBFX41: 3 HS65_LL_CNBFX38_0: 1 HS65_LL_CNBFX38: 4 HS65_LL_CNBFX38_1: 2 HS65_LL_CNBFX34: 28 HS65_LL_CNBFX31: 23 HS65_LL_CNBFX27: 35 HS65_LL_CNBFX24: 25 HS65_LL_CNBFX21: 56 HS65_LL_CNBFX17: 38 HS65_LL_CNBFX14: 49 HS65_LL_CNBFX10: 164 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X35: 1 HS65_LL_XNOR2X18: 1 CPAD_S_74x50u_IN: 3 
    Skew group summary after 'Reducing clock tree power 2':
      skew_group in_clk/Clock_constraint: insertion delay [min=1.283, max=1.383, avg=1.348, sd=0.024], skew [0.101 vs 0.099*, 92.4% {1.306, 1.355, 1.383}] (wid=0.730 ws=0.142) (gid=0.788 gs=0.134)
      skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.924, max=1.010, avg=0.989, sd=0.020], skew [0.085 vs 0.099, 95.6% {0.952, 1.001, 1.010}] (wid=0.600 ws=0.004) (gid=0.411 gs=0.084)
      skew_group in_tck_i/Clock_constraint: insertion delay [min=1.053, max=1.073, avg=1.066, sd=0.006], skew [0.021 vs 0.099, 100% {1.053, 1.068, 1.073}] (wid=0.608 ws=0.008) (gid=0.469 gs=0.021)
    Clock network insertion delays are now [0.424ns, 0.883ns] average 0.811ns std.dev 0.107ns
    Legalizer calls during this step: 674 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 674
  Reducing clock tree power 2 done.
  Approximately balancing fragments step...
    Resolving skew group constraints...
      Solving LP: 3 skew groups; 7 fragments, 26 fraglets and 29 vertices; 145 variables and 428 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments...
      Approximately balancing fragments bottom up...
        bottom up balancing: 
        bottom up balancing: .
        bottom up balancing: ..
        bottom up balancing: ...
        bottom up balancing: ... 20% 
        bottom up balancing: ... 20% .
        bottom up balancing: ... 20% ..
        bottom up balancing: ... 20% ...
        bottom up balancing: ... 20% ... 40% 
        bottom up balancing: ... 20% ... 40% .
        bottom up balancing: ... 20% ... 40% ..
        bottom up balancing: ... 20% ... 40% ...
        bottom up balancing: ... 20% ... 40% ... 60% 
        bottom up balancing: ... 20% ... 40% ... 60% .
        bottom up balancing: ... 20% ... 40% ... 60% ..
        bottom up balancing: ... 20% ... 40% ... 60% ...
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% 
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% .
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% ..
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% ...
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% ... 100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=486, i=0, icg=0, nicg=30, l=5, total=521
          cell areas       : b=1942.720um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13361.320um^2
          cell capacitance : b=1.030pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.065pF
          sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
          wire capacitance : top=0.000pF, trunk=3.389pF, leaf=10.350pF, total=13.739pF
          wire lengths     : top=0.000um, trunk=23072.860um, leaf=59178.029um, total=82250.889um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.200ns count=105 avg=0.060ns sd=0.036ns min=0.000ns max=0.196ns {30 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
          Leaf  : target=0.200ns count=419 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 98 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 65 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
          NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
         Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
        Clock network insertion delays are now [0.483ns, 0.874ns] average 0.812ns std.dev 0.104ns
        Legalizer calls during this step: 1211 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 1211
      Approximately balancing fragments bottom up done.
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
          cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
          cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
          sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
          wire capacitance : top=0.000pF, trunk=3.390pF, leaf=10.353pF, total=13.743pF
          wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.196ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
          Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
          NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
         Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
          cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
          cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
          sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
          wire capacitance : top=0.000pF, trunk=3.390pF, leaf=10.353pF, total=13.743pF
          wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.196ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
          Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
          NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
         Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
      cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
      cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.390pF, leaf=10.353pF, total=13.743pF
      wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.196ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
      Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
    Clock network insertion delays are now [0.483ns, 0.883ns] average 0.813ns std.dev 0.104ns
    Legalizer calls during this step: 1353 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 1353
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
    cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
    cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
    sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
    wire capacitance : top=0.000pF, trunk=3.390pF, leaf=10.353pF, total=13.743pF
    wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.196ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
    Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
    NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
   Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
  Skew group summary after Approximately balancing fragments:
    skew_group in_clk/Clock_constraint: insertion delay [min=1.284, max=1.383, avg=1.349, sd=0.018], skew [0.098 vs 0.099, 99.7% {1.305, 1.355, 1.383}] (wid=0.723 ws=0.140) (gid=0.781 gs=0.148)
    skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.983, max=1.006, avg=0.998, sd=0.004], skew [0.023 vs 0.099, 100% {0.983, 0.998, 1.006}] (wid=0.599 ws=0.004) (gid=0.412 gs=0.022)
    skew_group in_tck_i/Clock_constraint: insertion delay [min=1.060, max=1.072, avg=1.067, sd=0.003], skew [0.012 vs 0.099, 100% {1.060, 1.068, 1.072}] (wid=0.608 ws=0.008) (gid=0.471 gs=0.015)
  Clock network insertion delays are now [0.483ns, 0.883ns] average 0.813ns std.dev 0.104ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
      cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
      cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.390pF, leaf=10.353pF, total=13.743pF
      wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.196ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
      Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
    Skew group summary after 'Improving fragments clock skew':
      skew_group in_clk/Clock_constraint: insertion delay [min=1.284, max=1.383, avg=1.349, sd=0.018], skew [0.098 vs 0.099, 99.7% {1.305, 1.355, 1.383}] (wid=0.723 ws=0.140) (gid=0.781 gs=0.148)
      skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.983, max=1.006, avg=0.998, sd=0.004], skew [0.023 vs 0.099, 100% {0.983, 0.998, 1.006}] (wid=0.599 ws=0.004) (gid=0.412 gs=0.022)
      skew_group in_tck_i/Clock_constraint: insertion delay [min=1.060, max=1.072, avg=1.067, sd=0.003], skew [0.012 vs 0.099, 100% {1.060, 1.068, 1.072}] (wid=0.608 ws=0.008) (gid=0.471 gs=0.015)
    Clock network insertion delays are now [0.483ns, 0.883ns] average 0.813ns std.dev 0.104ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving fragments clock skew done.
  Approximately balancing step...
    Resolving skew group constraints...
      Solving LP: 3 skew groups; 7 fragments, 30 fraglets and 33 vertices; 169 variables and 508 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
          cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
          cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
          sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
          wire capacitance : top=0.000pF, trunk=3.390pF, leaf=10.353pF, total=13.743pF
          wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.196ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
          Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
          NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
         Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
      cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
      cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.390pF, leaf=10.353pF, total=13.743pF
      wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.196ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
      Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
    Skew group summary after 'Approximately balancing step':
      skew_group in_clk/Clock_constraint: insertion delay [min=1.284, max=1.383, avg=1.349, sd=0.018], skew [0.098 vs 0.099, 99.7% {1.305, 1.355, 1.383}] (wid=0.723 ws=0.140) (gid=0.781 gs=0.148)
      skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.983, max=1.006, avg=0.998, sd=0.004], skew [0.023 vs 0.099, 100% {0.983, 0.998, 1.006}] (wid=0.599 ws=0.004) (gid=0.412 gs=0.022)
      skew_group in_tck_i/Clock_constraint: insertion delay [min=1.060, max=1.072, avg=1.067, sd=0.003], skew [0.012 vs 0.099, 100% {1.060, 1.068, 1.072}] (wid=0.608 ws=0.008) (gid=0.471 gs=0.015)
    Clock network insertion delays are now [0.483ns, 0.883ns] average 0.813ns std.dev 0.104ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing step done.
  Fixing clock tree overload...
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
      cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
      cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.390pF, leaf=10.353pF, total=13.743pF
      wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.196ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
      Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
    Skew group summary after 'Fixing clock tree overload':
      skew_group in_clk/Clock_constraint: insertion delay [min=1.284, max=1.383, avg=1.349, sd=0.018], skew [0.098 vs 0.099, 99.7% {1.305, 1.355, 1.383}] (wid=0.723 ws=0.140) (gid=0.781 gs=0.148)
      skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.983, max=1.006, avg=0.998, sd=0.004], skew [0.023 vs 0.099, 100% {0.983, 0.998, 1.006}] (wid=0.599 ws=0.004) (gid=0.412 gs=0.022)
      skew_group in_tck_i/Clock_constraint: insertion delay [min=1.060, max=1.072, avg=1.067, sd=0.003], skew [0.012 vs 0.099, 100% {1.060, 1.068, 1.072}] (wid=0.608 ws=0.008) (gid=0.471 gs=0.015)
    Clock network insertion delays are now [0.483ns, 0.883ns] average 0.813ns std.dev 0.104ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree overload done.
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
      cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
      cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.390pF, leaf=10.353pF, total=13.743pF
      wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.196ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
      Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
    Skew group summary after 'Approximately balancing paths':
      skew_group in_clk/Clock_constraint: insertion delay [min=1.284, max=1.383, avg=1.349, sd=0.018], skew [0.098 vs 0.099, 99.7% {1.305, 1.355, 1.383}] (wid=0.723 ws=0.140) (gid=0.781 gs=0.148)
      skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.983, max=1.006, avg=0.998, sd=0.004], skew [0.023 vs 0.099, 100% {0.983, 0.998, 1.006}] (wid=0.599 ws=0.004) (gid=0.412 gs=0.022)
      skew_group in_tck_i/Clock_constraint: insertion delay [min=1.060, max=1.072, avg=1.067, sd=0.003], skew [0.012 vs 0.099, 100% {1.060, 1.068, 1.072}] (wid=0.608 ws=0.008) (gid=0.471 gs=0.015)
    Clock network insertion delays are now [0.483ns, 0.883ns] average 0.813ns std.dev 0.104ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing paths done.
  Resynthesising clock tree into netlist...
    Reset timing graph...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 82 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_top' of instances=85790 and nets=79406 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1662.520M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock DAG stats After congestion update:
    cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
    cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
    cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
    sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
    wire capacitance : top=0.000pF, trunk=3.389pF, leaf=10.350pF, total=13.739pF
    wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.194ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
    Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
    NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
   Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
  Skew group summary After congestion update:
    skew_group in_clk/Clock_constraint: insertion delay [min=1.284, max=1.382, avg=1.349, sd=0.018], skew [0.098 vs 0.099, 99.7% {1.305, 1.355, 1.382}] (wid=0.723 ws=0.140) (gid=0.781 gs=0.148)
    skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.983, max=1.006, avg=0.998, sd=0.004], skew [0.023 vs 0.099, 100% {0.983, 0.998, 1.006}] (wid=0.599 ws=0.004) (gid=0.412 gs=0.022)
    skew_group in_tck_i/Clock_constraint: insertion delay [min=1.060, max=1.072, avg=1.067, sd=0.003], skew [0.012 vs 0.099, 100% {1.060, 1.068, 1.072}] (wid=0.608 ws=0.008) (gid=0.471 gs=0.015)
  Clock network insertion delays are now [0.483ns, 0.882ns] average 0.813ns std.dev 0.104ns
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
      cell areas       : b=1959.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13377.960um^2
      cell capacitance : b=1.040pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.075pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.389pF, leaf=10.350pF, total=13.739pF
      wire lengths     : top=0.000um, trunk=23077.595um, leaf=59193.284um, total=82270.879um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.200ns count=107 avg=0.059ns sd=0.036ns min=0.000ns max=0.194ns {32 <= 0.040ns, 56 <= 0.080ns, 13 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
      Leaf  : target=0.200ns count=420 avg=0.103ns sd=0.030ns min=0.031ns max=0.200ns {1 <= 0.040ns, 99 <= 0.080ns, 224 <= 0.120ns, 75 <= 0.160ns, 21 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: HS65_LL_CNBFX124: 4 HS65_LL_CNBFX103: 6 HS65_LL_CNBFX82: 7 HS65_LL_CNBFX62: 4 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 2 HS65_LL_CNBFX48: 4 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 1 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 18 HS65_LL_CNBFX24: 12 HS65_LL_CNBFX21: 67 HS65_LL_CNBFX17: 54 HS65_LL_CNBFX14: 66 HS65_LL_CNBFX10: 226 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
    Skew group summary after 'Improving clock skew':
      skew_group in_clk/Clock_constraint: insertion delay [min=1.284, max=1.382, avg=1.349, sd=0.018], skew [0.098 vs 0.099, 99.7% {1.305, 1.355, 1.382}] (wid=0.723 ws=0.140) (gid=0.781 gs=0.148)
      skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.983, max=1.006, avg=0.998, sd=0.004], skew [0.023 vs 0.099, 100% {0.983, 0.998, 1.006}] (wid=0.599 ws=0.004) (gid=0.412 gs=0.022)
      skew_group in_tck_i/Clock_constraint: insertion delay [min=1.060, max=1.072, avg=1.067, sd=0.003], skew [0.012 vs 0.099, 100% {1.060, 1.068, 1.072}] (wid=0.608 ws=0.008) (gid=0.471 gs=0.015)
    Clock network insertion delays are now [0.483ns, 0.882ns] average 0.813ns std.dev 0.104ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock skew done.
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=14.466pF fall=14.198pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=14.415pF fall=14.147pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
      cell areas       : b=1881.880um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13300.480um^2
      cell capacitance : b=0.988pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.023pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.391pF, leaf=10.348pF, total=13.739pF
      wire lengths     : top=0.000um, trunk=23089.209um, leaf=59190.245um, total=82279.454um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.200ns count=107 avg=0.061ns sd=0.037ns min=0.000ns max=0.194ns {23 <= 0.040ns, 61 <= 0.080ns, 16 <= 0.120ns, 3 <= 0.160ns, 4 <= 0.200ns}
      Leaf  : target=0.200ns count=420 avg=0.106ns sd=0.028ns min=0.031ns max=0.200ns {1 <= 0.040ns, 66 <= 0.080ns, 249 <= 0.120ns, 83 <= 0.160ns, 21 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: HS65_LL_CNBFX124: 2 HS65_LL_CNBFX103: 7 HS65_LL_CNBFX82: 6 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX52: 1 HS65_LL_CNBFX48: 3 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 7 HS65_LL_CNBFX27: 11 HS65_LL_CNBFX24: 6 HS65_LL_CNBFX21: 48 HS65_LL_CNBFX17: 57 HS65_LL_CNBFX14: 85 HS65_LL_CNBFX10: 241 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
    Skew group summary after 'Reducing clock tree power 3':
      skew_group in_clk/Clock_constraint: insertion delay [min=1.288, max=1.386, avg=1.371, sd=0.015], skew [0.099 vs 0.099, 97.7% {1.328, 1.378, 1.386}] (wid=0.723 ws=0.140) (gid=0.798 gs=0.161)
      skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.999, max=1.023, avg=1.014, sd=0.005], skew [0.024 vs 0.099, 100% {0.999, 1.013, 1.023}] (wid=0.605 ws=0.004) (gid=0.421 gs=0.022)
      skew_group in_tck_i/Clock_constraint: insertion delay [min=1.065, max=1.074, avg=1.070, sd=0.002], skew [0.009 vs 0.099, 100% {1.065, 1.070, 1.074}] (wid=0.608 ws=0.008) (gid=0.472 gs=0.011)
    Clock network insertion delays are now [0.499ns, 0.886ns] average 0.834ns std.dev 0.107ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{in_clk/Clock_constraint,WC: 13834.9 -> 13864, in_spi_clk_i/Clock_constraint,WC: 10068.9 -> 10230, in_tck_i/Clock_constraint,WC: 10725.9 -> 10738}
    Legalizer calls during this step: 482 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 482
  Reducing clock tree power 3 done.
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
      cell areas       : b=1890.720um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13309.320um^2
      cell capacitance : b=0.995pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.029pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.391pF, leaf=10.348pF, total=13.739pF
      wire lengths     : top=0.000um, trunk=23078.153um, leaf=59190.245um, total=82268.398um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.200ns count=107 avg=0.061ns sd=0.036ns min=0.000ns max=0.194ns {23 <= 0.040ns, 61 <= 0.080ns, 17 <= 0.120ns, 3 <= 0.160ns, 3 <= 0.200ns}
      Leaf  : target=0.200ns count=420 avg=0.106ns sd=0.028ns min=0.031ns max=0.200ns {1 <= 0.040ns, 66 <= 0.080ns, 249 <= 0.120ns, 83 <= 0.160ns, 21 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: HS65_LL_CNBFX124: 3 HS65_LL_CNBFX103: 7 HS65_LL_CNBFX82: 6 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX48: 3 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 7 HS65_LL_CNBFX27: 11 HS65_LL_CNBFX24: 6 HS65_LL_CNBFX21: 48 HS65_LL_CNBFX17: 57 HS65_LL_CNBFX14: 85 HS65_LL_CNBFX10: 241 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
    Skew group summary after 'Improving insertion delay':
      skew_group in_clk/Clock_constraint: insertion delay [min=1.285, max=1.383, avg=1.368, sd=0.015], skew [0.098 vs 0.099, 97.6% {1.325, 1.374, 1.383}] (wid=0.723 ws=0.140) (gid=0.794 gs=0.161)
      skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.982, max=1.006, avg=0.997, sd=0.005], skew [0.024 vs 0.099, 100% {0.982, 0.997, 1.006}] (wid=0.596 ws=0.004) (gid=0.413 gs=0.022)
      skew_group in_tck_i/Clock_constraint: insertion delay [min=1.063, max=1.072, avg=1.068, sd=0.002], skew [0.009 vs 0.099, 100% {1.063, 1.068, 1.072}] (wid=0.611 ws=0.007) (gid=0.468 gs=0.012)
    Clock network insertion delays are now [0.482ns, 0.883ns] average 0.830ns std.dev 0.109ns
    Legalizer calls during this step: 88 succeeded with DRC/Color checks: 4 succeeded without DRC/Color checks: 84
  Improving insertion delay done.
  Total capacitance is (rise=28.160pF fall=27.892pF), of which (rise=13.739pF fall=13.739pF) is wire, and (rise=14.421pF fall=14.153pF) is gate.
  Legalizer releasing space for clock trees...
  Legalizer releasing space for clock trees done.
  Updating netlist...
    Reset timing graph...
    Reset timing graph done.
    Setting non-default rules before calling refine place.

*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:04:16 mem=1662.5M) ***
Total net bbox length = 1.370e+06 (7.269e+05 6.427e+05) (ext = 2.403e+04)
Density distribution unevenness ratio = 76.838%
Move report: Detail placement moves 60 insts, mean move: 1.28 um, max move: 6.60 um
	Max move on inst (top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/g1924): (934.70, 1382.50) --> (933.30, 1387.70)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1670.5MB
Summary Report:
Instances move: 60 (out of 24173 movable)
Instances flipped: 0
Mean displacement: 1.28 um
Max displacement: 6.60 um (Instance: top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/g1924) (934.7, 1382.5) -> (933.3, 1387.7)
	Length: 15 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_MX41X4
Total net bbox length = 1.370e+06 (7.270e+05 6.427e+05) (ext = 2.403e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1670.5MB
*** Finished refinePlace (0:04:17 mem=1670.5M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:04:17 mem=1670.5M) ***
Total net bbox length = 1.370e+06 (7.270e+05 6.427e+05) (ext = 2.403e+04)
Density distribution unevenness ratio = 86.910%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1681.9MB
Summary Report:
Instances move: 0 (out of 32666 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.370e+06 (7.270e+05 6.427e+05) (ext = 2.403e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1681.9MB
*** Finished refinePlace (0:04:18 mem=1681.9M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock implementation routing...
Net route status summary:
  Clock:       527 (unrouted=522, trialRouted=0, noStatus=0, routed=0, fixed=5)
  Non-clock: 33775 (unrouted=34, trialRouted=33687, noStatus=54, routed=0, fixed=0)
(Not counting 45104 nets with <2 term connections)
      Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_top' of instances=85790 and nets=79406 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1765.012M)
      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 527 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 527 nets.
  Preferred NanoRoute mode settings: Current
      Clock detailed routing...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Apr 11 09:48:00 2025
#
#WARNING (NRDB-728) PIN DUMMYPAD in CELL_VIEW IOFILLERCELL_DUMMYPAD_ST_SF_LIN does not have antenna diff area.
#WARNING (NRDB-728) PIN DUMMYCONNECT in CELL_VIEW IOFILLERCELL_DUMMYPAD_ST_SF_LIN does not have antenna diff area.
#WARNING (NRDB-728) PIN DUMMYPADOUT1 in CELL_VIEW IOFILLERCELL_DUMMYPAD_ST_SF_2ROWS does not have antenna diff area.
#WARNING (NRDB-728) PIN DUMMYPADIN1 in CELL_VIEW IOFILLERCELL_DUMMYPAD_ST_SF_2ROWS does not have antenna diff area.
#WARNING (NRDB-728) PIN DUMMYCONNECTOUT1 in CELL_VIEW IOFILLERCELL_DUMMYPAD_ST_SF_2ROWS does not have antenna diff area.
#WARNING (NRDB-728) PIN DUMMYCONNECTIN1 in CELL_VIEW IOFILLERCELL_DUMMYPAD_ST_SF_2ROWS does not have antenna diff area.
#WARNING (NRDB-728) PIN COREIO in CELL_VIEW CPAD_S_74x50u_IN does not have antenna diff area.
#WARNING (NRDB-728) PIN PADIO in CELL_VIEW CPAD_S_74x50u_OUT does not have antenna diff area.
#WARNING (NRDB-728) PIN Z in CELL_VIEW CLOCKTREE does not have antenna diff area.
#WARNING (NRIG-34) Power/Ground pin gnds of instance WELLTAP_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance WELLTAP_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance WELLTAP_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance WELLTAP_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance WELLTAP_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance WELLTAP_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance WELLTAP_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance WELLTAP_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance WELLTAP_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance WELLTAP_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance WELLTAP_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance WELLTAP_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance WELLTAP_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance WELLTAP_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance WELLTAP_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance WELLTAP_8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance WELLTAP_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance WELLTAP_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnds of instance WELLTAP_10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdds of instance WELLTAP_10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-733) PIN gpio_out8 in CELL_VIEW top_top,init does not have physical port.
#WARNING (NRDB-733) PIN in_clk in CELL_VIEW top_top,init does not have physical port.
#WARNING (NRDB-733) PIN in_fetch_enable_i in CELL_VIEW top_top,init does not have physical port.
#WARNING (NRDB-733) PIN in_rst_n in CELL_VIEW top_top,init does not have physical port.
#WARNING (NRDB-733) PIN in_spi_clk_i in CELL_VIEW top_top,init does not have physical port.
#WARNING (NRDB-733) PIN in_spi_cs_i in CELL_VIEW top_top,init does not have physical port.
#WARNING (NRDB-733) PIN in_spi_sdi0_i in CELL_VIEW top_top,init does not have physical port.
#WARNING (NRDB-733) PIN in_spi_sdi1_i in CELL_VIEW top_top,init does not have physical port.
#WARNING (NRDB-733) PIN in_spi_sdi2_i in CELL_VIEW top_top,init does not have physical port.
#WARNING (NRDB-733) PIN in_spi_sdi3_i in CELL_VIEW top_top,init does not have physical port.
#WARNING (NRDB-733) PIN in_tck_i in CELL_VIEW top_top,init does not have physical port.
#WARNING (NRDB-733) PIN in_tdi_i in CELL_VIEW top_top,init does not have physical port.
#WARNING (NRDB-733) PIN in_testmode_i in CELL_VIEW top_top,init does not have physical port.
#WARNING (NRDB-733) PIN in_tms_i in CELL_VIEW top_top,init does not have physical port.
#WARNING (NRDB-733) PIN in_trstn_i in CELL_VIEW top_top,init does not have physical port.
#WARNING (NRDB-733) PIN in_uart_cts in CELL_VIEW top_top,init does not have physical port.
#WARNING (NRDB-733) PIN in_uart_dsr in CELL_VIEW top_top,init does not have physical port.
#WARNING (NRDB-733) PIN in_uart_rx in CELL_VIEW top_top,init does not have physical port.
#WARNING (NRDB-733) PIN out_spi_mode_o[0] in CELL_VIEW top_top,init does not have physical port.
#WARNING (NRDB-733) PIN out_spi_mode_o[1] in CELL_VIEW top_top,init does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 16.13-s045_1 NR160923-1039/16_13-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER AP is not specified for width 3.000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER AP is not specified for width 3.000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.300.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.300] has 1 net.
#Voltage range [0.000 - 1.300] has 79404 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.190
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# AP           V   Track-Pitch = 5.000    Line-2-Via Pitch = 5.700
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1635.55 (MB), peak = 1807.86 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#34274 (43.16%) nets are without wires.
#45132 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 79406.
#
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Apr 11 09:48:09 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Apr 11 09:48:10 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        9261        1694      535823    19.77%
#  Metal 2        V        9248        1707      535823    15.44%
#  Metal 3        H        8656        2299      535823    17.20%
#  Metal 4        V        8743        2212      535823    17.09%
#  Metal 5        H       10550         405      535823     3.54%
#  Metal 6        V        2636          97      535823     3.45%
#  Metal 7        H        2641          97      535823     3.46%
#  Metal 8        V         421          17      535823    42.52%
#  --------------------------------------------------------------
#  Total                  52158      10.86%     4286584    15.31%
#
#  527 nets (0.66%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1691.20 (MB), peak = 1807.86 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2183.57 (MB), peak = 2185.57 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2186.00 (MB), peak = 2201.40 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 45132 (skipped).
#Total number of selected nets for routing = 524.
#Total number of unselected nets (but routable) for routing = 33750 (skipped).
#Total number of nets in the design = 79406.
#
#33750 skipped nets do not have any wires.
#524 routable nets have only global wires.
#524 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                524               0  
#------------------------------------------------
#        Total                524               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                524           33750  
#------------------------------------------------
#        Total                524           33750  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 527
#Total wire length = 84405 um.
#Total half perimeter of net bounding box = 58112 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 12 um.
#Total wire length on LAYER M3 = 42444 um.
#Total wire length on LAYER M4 = 38233 um.
#Total wire length on LAYER M5 = 3318 um.
#Total wire length on LAYER M6 = 374 um.
#Total wire length on LAYER M7 = 24 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 24680
#Up-Via Summary (total 24680):
#           
#-----------------------
#  Metal 1         9014
#  Metal 2         8629
#  Metal 3         6952
#  Metal 4           51
#  Metal 5           31
#  Metal 6            3
#-----------------------
#                 24680 
#
#Total number of involved priority nets 524
#Maximum src to sink distance for priority net 1191.2
#Average of max src_to_sink distance for priority net 82.9
#Average of ave src_to_sink distance for priority net 54.2
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2186.06 (MB), peak = 2201.40 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1671.64 (MB), peak = 2201.40 (MB)
#Start Track Assignment.
#Done with 6695 horizontal wires in 6 hboxes and 5376 vertical wires in 6 hboxes.
#Done with 234 horizontal wires in 6 hboxes and 118 vertical wires in 6 hboxes.
#Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
#
#Track assignment summary:
#layer  (wire length)   (overlap)        (long ovlp) 
#----------------------------------------------------
#M1 	      0.00 	  0.00%  	  0.00%
#M2 	     13.04 	 24.54%  	  0.00%
#M3 	  42517.69 	  0.00%  	  0.00%
#M4 	  38119.43 	  0.00%  	  0.00%
#M5 	   3323.70 	  0.00%  	  0.00%
#M6 	    374.18 	  0.00%  	  0.00%
#M7 	     15.20 	  0.00%  	  0.00%
#M8 	      0.00 	  0.00%  	  0.00%
#----------------------------------------------------
#All 	  84363.24  	  0.01% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 527
#Total wire length = 89653 um.
#Total half perimeter of net bounding box = 58112 um.
#Total wire length on LAYER M1 = 4945 um.
#Total wire length on LAYER M2 = 13 um.
#Total wire length on LAYER M3 = 42551 um.
#Total wire length on LAYER M4 = 38431 um.
#Total wire length on LAYER M5 = 3321 um.
#Total wire length on LAYER M6 = 372 um.
#Total wire length on LAYER M7 = 22 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 24680
#Up-Via Summary (total 24680):
#           
#-----------------------
#  Metal 1         9014
#  Metal 2         8629
#  Metal 3         6952
#  Metal 4           51
#  Metal 5           31
#  Metal 6            3
#-----------------------
#                 24680 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1685.00 (MB), peak = 2201.40 (MB)
#
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 73.60 (MB)
#Total memory = 1685.04 (MB)
#Peak memory = 2201.40 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1681.99 (MB), peak = 2201.40 (MB)
#    completing 20% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1709.46 (MB), peak = 2201.40 (MB)
#    completing 30% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1707.94 (MB), peak = 2201.40 (MB)
#    completing 40% with 0 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1709.25 (MB), peak = 2201.40 (MB)
#    completing 50% with 0 violations
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1709.35 (MB), peak = 2201.40 (MB)
#    completing 60% with 0 violations
#    cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1709.27 (MB), peak = 2201.40 (MB)
#    completing 70% with 0 violations
#    cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1714.74 (MB), peak = 2201.40 (MB)
#    completing 80% with 0 violations
#    cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1711.34 (MB), peak = 2201.40 (MB)
#    completing 90% with 1 violations
#    cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1720.44 (MB), peak = 2201.40 (MB)
#    completing 100% with 1 violations
#    cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1716.05 (MB), peak = 2201.40 (MB)
# ECO: 5.2% of the total area was rechecked for DRC, and 7.8% required routing.
#    number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            1        1
#	Totals        1        1
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1716.05 (MB), peak = 2201.40 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1717.37 (MB), peak = 2201.40 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1717.45 (MB), peak = 2201.40 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 527
#Total wire length = 85755 um.
#Total half perimeter of net bounding box = 58112 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 51 um.
#Total wire length on LAYER M3 = 41084 um.
#Total wire length on LAYER M4 = 40894 um.
#Total wire length on LAYER M5 = 3348 um.
#Total wire length on LAYER M6 = 359 um.
#Total wire length on LAYER M7 = 18 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 28059
#Total number of multi-cut vias = 69 (  0.2%)
#Total number of single cut vias = 27990 ( 99.8%)
#Up-Via Summary (total 28059):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        8955 ( 99.3%)        59 (  0.7%)       9014
#  Metal 2        9014 (100.0%)         0 (  0.0%)       9014
#  Metal 3        9953 (100.0%)         0 (  0.0%)       9953
#  Metal 4          45 ( 81.8%)        10 ( 18.2%)         55
#  Metal 5          20 (100.0%)         0 (  0.0%)         20
#  Metal 6           3 (100.0%)         0 (  0.0%)          3
#-----------------------------------------------------------
#                27990 ( 99.8%)        69 (  0.2%)      28059 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 0.96 (MB)
#Total memory = 1686.01 (MB)
#Peak memory = 2201.40 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 0.96 (MB)
#Total memory = 1686.01 (MB)
#Peak memory = 2201.40 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:39
#Increased memory = 98.86 (MB)
#Total memory = 1624.39 (MB)
#Peak memory = 2201.40 (MB)
#Number of warnings = 81
#Total number of warnings = 81
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Apr 11 09:48:39 2025
#
      Clock detailed routing done.
Checking guided vs. routed lengths for 527 nets...

      
      Guided max path lengths
      =======================
      
      ----------------------------------------
      From (um)    To (um)     Number of paths
      ----------------------------------------
         0.000      200.000          487
       200.000      400.000           21
       400.000      600.000           10
       600.000      800.000            5
       800.000     1000.000            2
      1000.000     1200.000            2
      ----------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000          146
        0.000      20.000          298
       20.000      40.000           58
       40.000      60.000           14
       60.000      80.000            7
       80.000     100.000            3
      100.000     120.000            1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net spi_clk_i (2 terminals)
    Guided length:  max path =   565.057um, total =   565.057um
    Routed length:  max path =   209.800um, total =   212.530um
    Deviation:      max path =   -62.871%,  total =   -62.388%

    Net top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/CTS_37 (21 terminals)
    Guided length:  max path =    40.140um, total =    78.680um
    Routed length:  max path =    43.400um, total =   113.390um
    Deviation:      max path =     8.122%,  total =    44.115%

    Net top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_170 (21 terminals)
    Guided length:  max path =    47.757um, total =   113.650um
    Routed length:  max path =    66.400um, total =   134.400um
    Deviation:      max path =    39.037%,  total =    18.258%

    Net top_inst_peripherals_i/apb_uart_i/UART_TXFF/CTS_77 (21 terminals)
    Guided length:  max path =    43.780um, total =    87.410um
    Routed length:  max path =    46.400um, total =   119.840um
    Deviation:      max path =     5.984%,  total =    37.101%

    Net top_inst_peripherals_i/apb_uart_i/UART_RXFF/CTS_109 (21 terminals)
    Guided length:  max path =    50.800um, total =    90.130um
    Routed length:  max path =    51.000um, total =   122.400um
    Deviation:      max path =     0.394%,  total =    35.804%

    Net top_inst_peripherals_i/axi_spi_slave_i/CTS_89 (21 terminals)
    Guided length:  max path =    40.630um, total =   109.630um
    Routed length:  max path =    54.800um, total =   123.845um
    Deviation:      max path =    34.876%,  total =    12.966%

    Net top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_163 (21 terminals)
    Guided length:  max path =    40.560um, total =    94.590um
    Routed length:  max path =    41.200um, total =   126.400um
    Deviation:      max path =     1.578%,  total =    33.629%

    Net top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/CTS_33 (21 terminals)
    Guided length:  max path =    40.420um, total =    90.210um
    Routed length:  max path =    43.200um, total =   120.040um
    Deviation:      max path =     6.878%,  total =    33.067%

    Net top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/CTS_23 (21 terminals)
    Guided length:  max path =    46.220um, total =   103.060um
    Routed length:  max path =    49.200um, total =   136.800um
    Deviation:      max path =     6.447%,  total =    32.738%

    Net top_inst_peripherals_i/apb_uart_i/UART_RXFF/CTS_103 (21 terminals)
    Guided length:  max path =    49.350um, total =   100.675um
    Routed length:  max path =    53.800um, total =   132.580um
    Deviation:      max path =     9.017%,  total =    31.691%

Set FIXED routing status on 524 net(s)
Set FIXED placed status on 521 instance(s)
Net route status summary:
  Clock:       527 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=524)
  Non-clock: 33775 (unrouted=33775, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 45104 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=6235 numPGBlocks=1890 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 524  numPreroutedWires = 28956
[NR-eGR] Read numTotalNets=34300  numIgnoredNets=552
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=380  L2=400  L3=400  L4=400  L5=400  L6=1600  L7=1600  L8=10000
[NR-eGR] Rule id 1. Nets 33748 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=190  L2=200  L3=200  L4=200  L5=200  L6=800  L7=800  L8=5000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 33748 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.00% V. EstWL: 1.516928e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.07% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 152219
[NR-eGR] Layer2(M2)(V) length: 5.400612e+05um, number of vias: 234608
[NR-eGR] Layer3(M3)(H) length: 6.128625e+05um, number of vias: 21069
[NR-eGR] Layer4(M4)(V) length: 2.131106e+05um, number of vias: 5320
[NR-eGR] Layer5(M5)(H) length: 2.150121e+05um, number of vias: 953
[NR-eGR] Layer6(M6)(V) length: 3.494827e+04um, number of vias: 224
[NR-eGR] Layer7(M7)(H) length: 3.441397e+04um, number of vias: 4
[NR-eGR] Layer8(AP)(V) length: 2.400000e+00um, number of vias: 0
[NR-eGR] Total length: 1.650411e+06um, number of vias: 414397
End of congRepair (cpu=0:00:01.7, real=0:00:02.0)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:       527 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=524)
  Non-clock: 33775 (unrouted=27, trialRouted=33748, noStatus=0, routed=0, fixed=0)
(Not counting 45104 nets with <2 term connections)
    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_top' of instances=85790 and nets=79406 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1811.398M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
    Rebuilding timing graph...
    Rebuilding timing graph done.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
There was no routing performed, so no routing correlation information will be displayed.
    
    Routing Correlation Report
    ==========================
    
    No data available
    
    
    Clock DAG stats after routing clock trees:
      cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
      cell areas       : b=1890.720um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13309.320um^2
      cell capacitance : b=0.995pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.029pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.422pF, leaf=10.293pF, total=13.715pF
      wire lengths     : top=0.000um, trunk=23081.363um, leaf=62673.210um, total=85754.573um
    Clock DAG net violations after routing clock trees: none
    Clock DAG primary half-corner transition distribution after routing clock trees:
      Trunk : target=0.200ns count=107 avg=0.026ns sd=0.009ns min=0.000ns max=0.048ns {101 <= 0.040ns, 6 <= 0.080ns}
      Leaf  : target=0.200ns count=420 avg=0.057ns sd=0.012ns min=0.013ns max=0.086ns {30 <= 0.040ns, 389 <= 0.080ns, 1 <= 0.120ns}
    Clock DAG library cell distribution after routing clock trees {count}:
       Bufs: HS65_LL_CNBFX124: 3 HS65_LL_CNBFX103: 7 HS65_LL_CNBFX82: 6 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX48: 3 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 7 HS65_LL_CNBFX27: 11 HS65_LL_CNBFX24: 6 HS65_LL_CNBFX21: 48 HS65_LL_CNBFX17: 57 HS65_LL_CNBFX14: 85 HS65_LL_CNBFX10: 241 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
    Skew group summary after routing clock trees:
      skew_group in_clk/Clock_constraint: insertion delay [min=0.850, max=1.013, avg=0.968, sd=0.040], skew [0.163 vs 0.099*, 84.3% {0.929, 0.979, 1.013}] (wid=0.500 ws=0.000) (gid=0.513 gs=0.163)
      skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.745, max=0.777, avg=0.751, sd=0.007], skew [0.032 vs 0.099, 100% {0.745, 0.750, 0.777}] (wid=0.500 ws=0.000) (gid=0.277 gs=0.032)
      skew_group in_tck_i/Clock_constraint: insertion delay [min=0.722, max=0.751, avg=0.733, sd=0.006], skew [0.028 vs 0.099, 100% {0.722, 0.730, 0.751}] (wid=0.500 ws=0.000) (gid=0.251 gs=0.028)
    Clock network insertion delays are now [0.222ns, 0.513ns] average 0.442ns std.dev 0.081ns
    Legalizer reserving space for clock trees...
    Legalizer reserving space for clock trees done.
    PostConditioning...
      Update timing...
        Updating timing graph...
          
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 34399
End delay calculation. (MEM=2227.22 CPU=0:00:06.8 REAL=0:00:07.0)
        Updating timing graph done.
        Updating latch analysis...
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing and buffering
      
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'in_clk' is not routed.
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'in_spi_clk_i' is not routed.
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'in_tck_i' is not routed.
      Currently running CTS, using active skew data
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
      Clock DAG stats PostConditioning before bufferablility reset:
        cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
        cell areas       : b=1890.720um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13309.320um^2
        cell capacitance : b=0.995pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.029pF
        sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
        wire capacitance : top=0.000pF, trunk=3.422pF, leaf=10.293pF, total=13.715pF
        wire lengths     : top=0.000um, trunk=23081.363um, leaf=62673.210um, total=85754.573um
      Clock DAG net violations PostConditioning before bufferablility reset:
        Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
      Clock DAG primary half-corner transition distribution PostConditioning before bufferablility reset:
        Trunk : target=0.200ns count=107 avg=0.062ns sd=0.037ns min=0.000ns max=0.194ns {25 <= 0.040ns, 57 <= 0.080ns, 18 <= 0.120ns, 4 <= 0.160ns, 3 <= 0.200ns}
        Leaf  : target=0.200ns count=420 avg=0.106ns sd=0.028ns min=0.031ns max=0.201ns {1 <= 0.040ns, 67 <= 0.080ns, 253 <= 0.120ns, 78 <= 0.160ns, 20 <= 0.200ns, 1 > 0.200ns}
      Clock DAG library cell distribution PostConditioning before bufferablility reset {count}:
         Bufs: HS65_LL_CNBFX124: 3 HS65_LL_CNBFX103: 7 HS65_LL_CNBFX82: 6 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX48: 3 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 7 HS65_LL_CNBFX27: 11 HS65_LL_CNBFX24: 6 HS65_LL_CNBFX21: 48 HS65_LL_CNBFX17: 57 HS65_LL_CNBFX14: 85 HS65_LL_CNBFX10: 241 
        NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
       Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
        cell areas       : b=1890.720um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13309.320um^2
        cell capacitance : b=0.995pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.029pF
        sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
        wire capacitance : top=0.000pF, trunk=3.422pF, leaf=10.293pF, total=13.715pF
        wire lengths     : top=0.000um, trunk=23081.363um, leaf=62673.210um, total=85754.573um
      Clock DAG net violations PostConditioning initial state:
        Capacitance : {count=6, worst=[1.252pF, 1.251pF, 1.228pF, 0.000pF, 0.000pF, 0.000pF]} avg=0.622pF sd=0.681pF
        Transition  : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
      Clock DAG primary half-corner transition distribution PostConditioning initial state:
        Trunk : target=0.200ns count=107 avg=0.062ns sd=0.037ns min=0.000ns max=0.194ns {25 <= 0.040ns, 57 <= 0.080ns, 18 <= 0.120ns, 4 <= 0.160ns, 3 <= 0.200ns}
        Leaf  : target=0.200ns count=420 avg=0.106ns sd=0.028ns min=0.031ns max=0.201ns {1 <= 0.040ns, 67 <= 0.080ns, 253 <= 0.120ns, 78 <= 0.160ns, 20 <= 0.200ns, 1 > 0.200ns}
      Clock DAG library cell distribution PostConditioning initial state {count}:
         Bufs: HS65_LL_CNBFX124: 3 HS65_LL_CNBFX103: 7 HS65_LL_CNBFX82: 6 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX48: 3 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 7 HS65_LL_CNBFX27: 11 HS65_LL_CNBFX24: 6 HS65_LL_CNBFX21: 48 HS65_LL_CNBFX17: 57 HS65_LL_CNBFX14: 85 HS65_LL_CNBFX10: 241 
        NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
       Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
      Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 3 skew groups; 7 fragments, 30 fraglets and 33 vertices; 169 variables and 508 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs...
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 527, tested: 527, violation detected: 7, cannot run: 6, attempted: 1, failed: 0, sized: 1
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            1          1
        ------------------------------
        Total           1          1
        ------------------------------
        
        Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.520um^2
        Max. move: 0.200um(CTS_ccl_BUF_CLOCK_NODE_UID_A12dbd {Ccopt::ClockTree::ClockDriver at 0x7f5622bd4158, uid:A12dbd, a ccl HS65_LL_CNBFX27 at (903.500,1192.700) in powerdomain auto-default in usermodule module top_top in clock tree in_clk}), Min. move: 2147483.647um, Avg. move: 0.200um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts      : b=489, i=0, icg=0, nicg=30, l=5, total=524
          cell areas       : b=1891.240um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13309.840um^2
          cell capacitance : b=0.995pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.030pF
          sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
          wire capacitance : top=0.000pF, trunk=3.422pF, leaf=10.293pF, total=13.715pF
          wire lengths     : top=0.000um, trunk=23081.363um, leaf=62673.210um, total=85754.573um
        Clock DAG net violations PostConditioning after DRV fixing:
          Capacitance : {count=6, worst=[1.252pF, 1.251pF, 1.228pF, 0.000pF, 0.000pF, 0.000pF]} avg=0.622pF sd=0.681pF
        Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
          Trunk : target=0.200ns count=107 avg=0.062ns sd=0.037ns min=0.000ns max=0.194ns {25 <= 0.040ns, 57 <= 0.080ns, 18 <= 0.120ns, 4 <= 0.160ns, 3 <= 0.200ns}
          Leaf  : target=0.200ns count=420 avg=0.106ns sd=0.028ns min=0.031ns max=0.199ns {1 <= 0.040ns, 67 <= 0.080ns, 253 <= 0.120ns, 78 <= 0.160ns, 21 <= 0.200ns}
        Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
           Bufs: HS65_LL_CNBFX124: 3 HS65_LL_CNBFX103: 7 HS65_LL_CNBFX82: 6 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX48: 3 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 10 HS65_LL_CNBFX24: 6 HS65_LL_CNBFX21: 48 HS65_LL_CNBFX17: 57 HS65_LL_CNBFX14: 85 HS65_LL_CNBFX10: 241 
          NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
         Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
        Skew group summary PostConditioning after DRV fixing:
          skew_group in_clk/Clock_constraint: insertion delay [min=1.295, max=1.399, avg=1.373, sd=0.015], skew [0.103 vs 0.099*, 97.6% {1.329, 1.379, 1.399}] (wid=0.726 ws=0.143) (gid=0.804 gs=0.170)
          skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.954, max=0.982, avg=0.970, sd=0.005], skew [0.028 vs 0.099, 100% {0.954, 0.969, 0.982}] (wid=0.582 ws=0.005) (gid=0.400 gs=0.023)
          skew_group in_tck_i/Clock_constraint: insertion delay [min=1.064, max=1.075, avg=1.069, sd=0.002], skew [0.010 vs 0.099, 100% {1.064, 1.069, 1.075}] (wid=0.611 ws=0.008) (gid=0.468 gs=0.010)
        Clock network insertion delays are now [0.455ns, 0.898ns] average 0.832ns std.dev 0.116ns
      Fixing DRVs done.
      Buffering to fix DRVs...
        Rebuffering to fix clock tree DRVs: 
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (EMS-27):	Message (IMPCCOPT-2169) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPCCOPT-2171) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
        Rebuffering to fix clock tree DRVs: .
        Rebuffering to fix clock tree DRVs: ..
        Rebuffering to fix clock tree DRVs: ...
        Rebuffering to fix clock tree DRVs: ... 20% 
        Rebuffering to fix clock tree DRVs: ... 20% .
        Rebuffering to fix clock tree DRVs: ... 20% ..
        Rebuffering to fix clock tree DRVs: ... 20% ...
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% 
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% .
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ..
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ...
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% 
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% .
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ..
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ...
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 527, tested: 527, violation detected: 6, cannot run: 0, attempted: 6, failed: 5, buffered: 1
        Clock DAG stats PostConditioning after re-buffering DRV fixing:
          cell counts      : b=490, i=0, icg=0, nicg=30, l=5, total=525
          cell areas       : b=1894.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13312.960um^2
          cell capacitance : b=0.997pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.031pF
          sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
          wire capacitance : top=0.000pF, trunk=3.427pF, leaf=10.293pF, total=13.720pF
          wire lengths     : top=0.000um, trunk=23081.363um, leaf=62673.210um, total=85754.573um
        Clock DAG net violations PostConditioning after re-buffering DRV fixing:
          Capacitance : {count=6, worst=[1.252pF, 1.251pF, 1.219pF, 0.000pF, 0.000pF, 0.000pF]} avg=0.620pF sd=0.679pF
        Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
          Trunk : target=0.200ns count=108 avg=0.061ns sd=0.037ns min=0.000ns max=0.194ns {25 <= 0.040ns, 58 <= 0.080ns, 18 <= 0.120ns, 4 <= 0.160ns, 3 <= 0.200ns}
          Leaf  : target=0.200ns count=420 avg=0.106ns sd=0.028ns min=0.031ns max=0.199ns {1 <= 0.040ns, 67 <= 0.080ns, 253 <= 0.120ns, 78 <= 0.160ns, 21 <= 0.200ns}
        Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
           Bufs: HS65_LL_CNBFX124: 3 HS65_LL_CNBFX103: 7 HS65_LL_CNBFX82: 6 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX48: 3 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 10 HS65_LL_CNBFX24: 6 HS65_LL_CNBFX21: 48 HS65_LL_CNBFX17: 57 HS65_LL_CNBFX14: 86 HS65_LL_CNBFX10: 241 
          NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
         Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
        Skew group summary PostConditioning after re-buffering DRV fixing:
          skew_group in_clk/Clock_constraint: insertion delay [min=1.295, max=1.398, avg=1.373, sd=0.015], skew [0.103 vs 0.099*, 97.6% {1.329, 1.378, 1.398}] (wid=0.726 ws=0.143) (gid=0.804 gs=0.170)
          skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.954, max=0.982, avg=0.970, sd=0.005], skew [0.028 vs 0.099, 100% {0.954, 0.969, 0.982}] (wid=0.582 ws=0.005) (gid=0.400 gs=0.023)
          skew_group in_tck_i/Clock_constraint: insertion delay [min=1.147, max=1.158, avg=1.152, sd=0.002], skew [0.010 vs 0.099, 100% {1.147, 1.152, 1.158}] (wid=0.613 ws=0.008) (gid=0.549 gs=0.010)
        Clock network insertion delays are now [0.454ns, 0.898ns] average 0.836ns std.dev 0.107ns
      Buffering to fix DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -----
      Cause
      -----
        (empty table)
      -----
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes...
**WARN: (IMPCCOPT-1304):	Net in_clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
**WARN: (IMPCCOPT-1304):	Net in_spi_clk_i unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
**WARN: (IMPCCOPT-1304):	Net in_tck_i unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
      Reconnecting optimized routes done.
      Refining placement...

*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:05:14 mem=1818.8M) ***
Total net bbox length = 1.370e+06 (7.270e+05 6.427e+05) (ext = 2.395e+04)
Density distribution unevenness ratio = 76.840%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1828.8MB
Summary Report:
Instances move: 0 (out of 24173 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.370e+06 (7.270e+05 6.427e+05) (ext = 2.395e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1828.8MB
*** Finished refinePlace (0:05:15 mem=1828.8M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:05:15 mem=1828.8M) ***
Total net bbox length = 1.370e+06 (7.270e+05 6.427e+05) (ext = 2.395e+04)
Density distribution unevenness ratio = 86.910%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1833.8MB
Summary Report:
Instances move: 0 (out of 32667 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.370e+06 (7.270e+05 6.427e+05) (ext = 2.395e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1833.8MB
*** Finished refinePlace (0:05:15 mem=1833.8M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*
      Refining placement done.
      Set dirty flag on 6 insts, 9 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_top' of instances=85791 and nets=79407 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1818.785M)
      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph...
      Rebuilding timing graph done.
      Clock DAG stats PostConditioning final:
        cell counts      : b=490, i=0, icg=0, nicg=30, l=5, total=525
        cell areas       : b=1894.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13312.960um^2
        cell capacitance : b=0.997pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.031pF
        sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
        wire capacitance : top=0.000pF, trunk=3.427pF, leaf=10.293pF, total=13.720pF
        wire lengths     : top=0.000um, trunk=23120.113um, leaf=62673.210um, total=85793.323um
      Clock DAG net violations PostConditioning final:
        Capacitance : {count=6, worst=[1.252pF, 1.251pF, 1.219pF, 0.000pF, 0.000pF, 0.000pF]} avg=0.620pF sd=0.679pF
      Clock DAG primary half-corner transition distribution PostConditioning final:
        Trunk : target=0.200ns count=108 avg=0.061ns sd=0.037ns min=0.000ns max=0.194ns {25 <= 0.040ns, 58 <= 0.080ns, 18 <= 0.120ns, 4 <= 0.160ns, 3 <= 0.200ns}
        Leaf  : target=0.200ns count=420 avg=0.106ns sd=0.028ns min=0.031ns max=0.199ns {1 <= 0.040ns, 67 <= 0.080ns, 253 <= 0.120ns, 78 <= 0.160ns, 21 <= 0.200ns}
      Clock DAG library cell distribution PostConditioning final {count}:
         Bufs: HS65_LL_CNBFX124: 3 HS65_LL_CNBFX103: 7 HS65_LL_CNBFX82: 6 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX48: 3 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 10 HS65_LL_CNBFX24: 6 HS65_LL_CNBFX21: 48 HS65_LL_CNBFX17: 57 HS65_LL_CNBFX14: 86 HS65_LL_CNBFX10: 241 
        NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
       Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
    PostConditioning done.
Net route status summary:
  Clock:       528 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=525)
  Non-clock: 33775 (unrouted=27, trialRouted=33748, noStatus=0, routed=0, fixed=0)
(Not counting 45104 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts      : b=490, i=0, icg=0, nicg=30, l=5, total=525
      cell areas       : b=1894.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13312.960um^2
      cell capacitance : b=0.997pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.031pF
      sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
      wire capacitance : top=0.000pF, trunk=3.427pF, leaf=10.293pF, total=13.720pF
      wire lengths     : top=0.000um, trunk=23120.113um, leaf=62673.210um, total=85793.323um
    Clock DAG net violations after post-conditioning:
      Capacitance : {count=6, worst=[1.252pF, 1.251pF, 1.219pF, 0.000pF, 0.000pF, 0.000pF]} avg=0.620pF sd=0.679pF
    Clock DAG primary half-corner transition distribution after post-conditioning:
      Trunk : target=0.200ns count=108 avg=0.061ns sd=0.037ns min=0.000ns max=0.194ns {25 <= 0.040ns, 58 <= 0.080ns, 18 <= 0.120ns, 4 <= 0.160ns, 3 <= 0.200ns}
      Leaf  : target=0.200ns count=420 avg=0.106ns sd=0.028ns min=0.031ns max=0.199ns {1 <= 0.040ns, 67 <= 0.080ns, 253 <= 0.120ns, 78 <= 0.160ns, 21 <= 0.200ns}
    Clock DAG library cell distribution after post-conditioning {count}:
       Bufs: HS65_LL_CNBFX124: 3 HS65_LL_CNBFX103: 7 HS65_LL_CNBFX82: 6 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX48: 3 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 10 HS65_LL_CNBFX24: 6 HS65_LL_CNBFX21: 48 HS65_LL_CNBFX17: 57 HS65_LL_CNBFX14: 86 HS65_LL_CNBFX10: 241 
      NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
     Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
    Skew group summary after post-conditioning:
      skew_group in_clk/Clock_constraint: insertion delay [min=1.295, max=1.399, avg=1.373, sd=0.015], skew [0.103 vs 0.099*, 97.6% {1.329, 1.379, 1.399}] (wid=0.726 ws=0.143) (gid=0.804 gs=0.170)
      skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.954, max=0.982, avg=0.970, sd=0.005], skew [0.028 vs 0.099, 100% {0.954, 0.969, 0.982}] (wid=0.582 ws=0.005) (gid=0.400 gs=0.023)
      skew_group in_tck_i/Clock_constraint: insertion delay [min=1.148, max=1.158, avg=1.152, sd=0.002], skew [0.010 vs 0.099, 100% {1.148, 1.153, 1.158}] (wid=0.613 ws=0.008) (gid=0.549 gs=0.010)
    Clock network insertion delays are now [0.455ns, 0.898ns] average 0.837ns std.dev 0.107ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------------
  Cell type                     Count    Area         Capacitance
  ---------------------------------------------------------------
  Buffers                        490      1894.360       0.997
  Inverters                        0         0.000       0.000
  Integrated Clock Gates           0         0.000       0.000
  Non-Integrated Clock Gates      30        78.000       0.030
  Clock Logic                      5     11340.600       0.005
  All                            525     13312.960       1.031
  ---------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     23120.113
  Leaf      62673.210
  Total     85793.323
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------
  Type     Gate      Wire      Total
  -----------------------------------
  Top       0.000     0.000     0.000
  Trunk     5.119     3.427     8.546
  Leaf      9.304    10.293    19.597
  Total    14.423    13.720    28.143
  -----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  8004     9.334     0.001       0.002      0.001    0.025
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ---------------------------------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Top 10 violations
  ---------------------------------------------------------------------------------------------------
  Capacitance    pF         6       0.620       0.679      [1.252, 1.251, 1.219, 0.000, 0.000, 0.000]
  ---------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.200      108      0.061       0.037      0.000    0.194    {25 <= 0.040ns, 58 <= 0.080ns, 18 <= 0.120ns, 4 <= 0.160ns, 3 <= 0.200ns}
  Leaf        0.200      420      0.106       0.028      0.031    0.199    {1 <= 0.040ns, 67 <= 0.080ns, 253 <= 0.120ns, 78 <= 0.160ns, 21 <= 0.200ns}
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -------------------------------------------------
  Name                Type      Inst     Inst Area 
                                Count    (um^2)
  -------------------------------------------------
  HS65_LL_CNBFX124    buffer       3        53.040
  HS65_LL_CNBFX103    buffer       7       105.560
  HS65_LL_CNBFX82     buffer       6        71.760
  HS65_LL_CNBFX62     buffer       3        28.080
  HS65_LL_CNBFX58     buffer       1         9.360
  HS65_LL_CNBFX55     buffer       1         8.840
  HS65_LL_CNBFX48     buffer       3        23.400
  HS65_LL_CNBFX45     buffer       2        15.600
  HS65_LL_CNBFX41     buffer       2        12.480
  HS65_LL_CNBFX38     buffer       1         6.240
  HS65_LL_CNBFX34     buffer       5        28.600
  HS65_LL_CNBFX31     buffer       8        45.760
  HS65_LL_CNBFX27     buffer      10        52.000
  HS65_LL_CNBFX24     buffer       6        31.200
  HS65_LL_CNBFX21     buffer      48       174.720
  HS65_LL_CNBFX17     buffer      57       207.480
  HS65_LL_CNBFX14     buffer      86       268.320
  HS65_LL_CNBFX10     buffer     241       751.920
  HS65_LL_AND2X4      nicg        27        70.200
  HS65_LL_NOR2AX3     nicg         3         7.800
  HS65_LL_XNOR2X27    logic        1        10.400
  HS65_LL_XNOR2X9     logic        1         5.200
  CPAD_S_74x50u_IN    logic        3     11325.000
  -------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group                       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  SS:setup.late    in_clk/Clock_constraint          1.295     1.399     0.103    0.099*           0.143           0.073           1.373        0.015     97.6% {1.329, 1.379, 1.399}
  SS:setup.late    in_spi_clk_i/Clock_constraint    0.954     0.982     0.028       0.099         0.005           0.003           0.970        0.005     100% {0.954, 0.969, 0.982}
  SS:setup.late    in_tck_i/Clock_constraint        1.148     1.158     0.010       0.099         0.008           0.004           1.152        0.002     100% {1.148, 1.153, 1.158}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group                 Min/Max    Delay    Pin
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  SS:setup.late    in_clk/Clock_constraint    Min        1.295    top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[1]/CP
  SS:setup.late    in_clk/Clock_constraint    Max        1.399    top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/CP
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.455ns, 0.898ns] average 0.837ns std.dev 0.107ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables...
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 34400
Total number of fetched objects 34400
End delay calculation. (MEM=2186.74 CPU=0:00:01.8 REAL=0:00:02.0)
	Clock: in_spi_clk_i, View: SS, Ideal Latency: 0, Propagated Latency: 0.471419
	 Executing: set_clock_latency -source -early -max -rise -0.471419 [get_pins in_spi_clk_i]
	Clock: in_spi_clk_i, View: SS, Ideal Latency: 0, Propagated Latency: 0.471419
	 Executing: set_clock_latency -source -late -max -rise -0.471419 [get_pins in_spi_clk_i]
	Clock: in_spi_clk_i, View: SS, Ideal Latency: 0, Propagated Latency: 0.484029
	 Executing: set_clock_latency -source -early -max -fall -0.484029 [get_pins in_spi_clk_i]
	Clock: in_spi_clk_i, View: SS, Ideal Latency: 0, Propagated Latency: 0.484029
	 Executing: set_clock_latency -source -late -max -fall -0.484029 [get_pins in_spi_clk_i]
	Clock: in_clk, View: SS, Ideal Latency: 0, Propagated Latency: 0.872887
	 Executing: set_clock_latency -source -early -max -rise -0.872887 [get_pins in_clk]
	Clock: in_clk, View: SS, Ideal Latency: 0, Propagated Latency: 0.872887
	 Executing: set_clock_latency -source -late -max -rise -0.872887 [get_pins in_clk]
	Clock: in_clk, View: SS, Ideal Latency: 0, Propagated Latency: 0.865666
	 Executing: set_clock_latency -source -early -max -fall -0.865666 [get_pins in_clk]
	Clock: in_clk, View: SS, Ideal Latency: 0, Propagated Latency: 0.865666
	 Executing: set_clock_latency -source -late -max -fall -0.865666 [get_pins in_clk]
	Clock: in_tck_i, View: FF, Ideal Latency: 0, Propagated Latency: 0.215749
	 Executing: set_clock_latency -source -early -min -rise -0.215749 [get_pins in_tck_i]
	Clock: in_tck_i, View: FF, Ideal Latency: 0, Propagated Latency: 0.215749
	 Executing: set_clock_latency -source -late -min -rise -0.215749 [get_pins in_tck_i]
	Clock: in_tck_i, View: FF, Ideal Latency: 0, Propagated Latency: 0.226229
	 Executing: set_clock_latency -source -early -min -fall -0.226229 [get_pins in_tck_i]
	Clock: in_tck_i, View: FF, Ideal Latency: 0, Propagated Latency: 0.226229
	 Executing: set_clock_latency -source -late -min -fall -0.226229 [get_pins in_tck_i]
	Clock: in_spi_clk_i, View: FF, Ideal Latency: 0, Propagated Latency: 0.159807
	 Executing: set_clock_latency -source -early -min -rise -0.159807 [get_pins in_spi_clk_i]
	Clock: in_spi_clk_i, View: FF, Ideal Latency: 0, Propagated Latency: 0.159807
	 Executing: set_clock_latency -source -late -min -rise -0.159807 [get_pins in_spi_clk_i]
	Clock: in_spi_clk_i, View: FF, Ideal Latency: 0, Propagated Latency: 0.169428
	 Executing: set_clock_latency -source -early -min -fall -0.169428 [get_pins in_spi_clk_i]
	Clock: in_spi_clk_i, View: FF, Ideal Latency: 0, Propagated Latency: 0.169428
	 Executing: set_clock_latency -source -late -min -fall -0.169428 [get_pins in_spi_clk_i]
	Clock: in_clk, View: FF, Ideal Latency: 0, Propagated Latency: 0.285715
	 Executing: set_clock_latency -source -early -min -rise -0.285715 [get_pins in_clk]
	Clock: in_clk, View: FF, Ideal Latency: 0, Propagated Latency: 0.285715
	 Executing: set_clock_latency -source -late -min -rise -0.285715 [get_pins in_clk]
	Clock: in_clk, View: FF, Ideal Latency: 0, Propagated Latency: 0.29572
	 Executing: set_clock_latency -source -early -min -fall -0.29572 [get_pins in_clk]
	Clock: in_clk, View: FF, Ideal Latency: 0, Propagated Latency: 0.29572
	 Executing: set_clock_latency -source -late -min -fall -0.29572 [get_pins in_clk]
	Clock: in_tck_i, View: SS, Ideal Latency: 0, Propagated Latency: 0.65282
	 Executing: set_clock_latency -source -early -max -rise -0.65282 [get_pins in_tck_i]
	Clock: in_tck_i, View: SS, Ideal Latency: 0, Propagated Latency: 0.65282
	 Executing: set_clock_latency -source -late -max -rise -0.65282 [get_pins in_tck_i]
	Clock: in_tck_i, View: SS, Ideal Latency: 0, Propagated Latency: 0.659731
	 Executing: set_clock_latency -source -early -max -fall -0.659731 [get_pins in_tck_i]
	Clock: in_tck_i, View: SS, Ideal Latency: 0, Propagated Latency: 0.659731
	 Executing: set_clock_latency -source -late -max -fall -0.659731 [get_pins in_tck_i]
Setting all clocks to propagated mode.
Clock_constraint
Resetting all latency settings from fanout cone of clock 'in_clk'
**WARN: (TCLCMD-986):	Clock waveform 'clk_spi' cannot be propagated as this is a virtual clock.
**WARN: (TCLCMD-986):	Clock waveform 'clk_jtag' cannot be propagated as this is a virtual clock.
Resetting all latency settings from fanout cone of clock 'in_spi_clk_i'
Resetting all latency settings from fanout cone of clock 'in_tck_i'
Resetting all latency settings from fanout cone of clock 'in_clk'
**WARN: (TCLCMD-986):	Clock waveform 'clk_spi' cannot be propagated as this is a virtual clock.
**WARN: (TCLCMD-986):	Clock waveform 'clk_jtag' cannot be propagated as this is a virtual clock.
Resetting all latency settings from fanout cone of clock 'in_spi_clk_i'
Resetting all latency settings from fanout cone of clock 'in_tck_i'
Clock DAG stats after update timingGraph:
  cell counts      : b=490, i=0, icg=0, nicg=30, l=5, total=525
  cell areas       : b=1894.360um^2, i=0.000um^2, icg=0.000um^2, nicg=78.000um^2, l=11340.600um^2, total=13312.960um^2
  cell capacitance : b=0.997pF, i=0.000pF, icg=0.000pF, nicg=0.030pF, l=0.005pF, total=1.031pF
  sink capacitance : count=8004, total=9.334pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.025pF
  wire capacitance : top=0.000pF, trunk=3.427pF, leaf=10.293pF, total=13.720pF
  wire lengths     : top=0.000um, trunk=23120.113um, leaf=62673.210um, total=85793.323um
Clock DAG net violations after update timingGraph:
  Capacitance : {count=6, worst=[1.252pF, 1.251pF, 1.219pF, 0.000pF, 0.000pF, 0.000pF]} avg=0.620pF sd=0.679pF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.200ns count=108 avg=0.061ns sd=0.037ns min=0.000ns max=0.194ns {25 <= 0.040ns, 58 <= 0.080ns, 18 <= 0.120ns, 4 <= 0.160ns, 3 <= 0.200ns}
  Leaf  : target=0.200ns count=420 avg=0.106ns sd=0.028ns min=0.031ns max=0.199ns {1 <= 0.040ns, 67 <= 0.080ns, 253 <= 0.120ns, 78 <= 0.160ns, 21 <= 0.200ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: HS65_LL_CNBFX124: 3 HS65_LL_CNBFX103: 7 HS65_LL_CNBFX82: 6 HS65_LL_CNBFX62: 3 HS65_LL_CNBFX58: 1 HS65_LL_CNBFX55: 1 HS65_LL_CNBFX48: 3 HS65_LL_CNBFX45: 2 HS65_LL_CNBFX41: 2 HS65_LL_CNBFX38: 1 HS65_LL_CNBFX34: 5 HS65_LL_CNBFX31: 8 HS65_LL_CNBFX27: 10 HS65_LL_CNBFX24: 6 HS65_LL_CNBFX21: 48 HS65_LL_CNBFX17: 57 HS65_LL_CNBFX14: 86 HS65_LL_CNBFX10: 241 
  NICGs: HS65_LL_AND2X4: 27 HS65_LL_NOR2AX3: 3 
 Logics: HS65_LL_XNOR2X27: 1 HS65_LL_XNOR2X9: 1 CPAD_S_74x50u_IN: 3 
Skew group summary after update timingGraph:
  skew_group in_clk/Clock_constraint: insertion delay [min=1.295, max=1.399, avg=1.373, sd=0.015], skew [0.103 vs 0.099*, 97.6% {1.329, 1.379, 1.399}] (wid=0.726 ws=0.143) (gid=0.804 gs=0.170)
  skew_group in_spi_clk_i/Clock_constraint: insertion delay [min=0.954, max=0.982, avg=0.970, sd=0.005], skew [0.028 vs 0.099, 100% {0.954, 0.969, 0.982}] (wid=0.582 ws=0.005) (gid=0.400 gs=0.023)
  skew_group in_tck_i/Clock_constraint: insertion delay [min=1.148, max=1.158, avg=1.152, sd=0.002], skew [0.010 vs 0.099, 100% {1.148, 1.153, 1.158}] (wid=0.613 ws=0.008) (gid=0.549 gs=0.010)
Clock network insertion delays are now [0.455ns, 0.898ns] average 0.837ns std.dev 0.107ns
Logging CTS constraint violations...
  Clock tree in_tck_i has 2 max_capacitance violations.
  Clock tree in_spi_clk_i has 2 max_capacitance violations.
  Clock tree in_clk has 2 max_capacitance violations.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.140pF below cell clkpad (a lib_cell CPAD_S_74x50u_IN) at (405.820,2115.500), in power domain auto-default. Achieved capacitance of 1.392pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.140pF below cell spi_clk_pad (a lib_cell CPAD_S_74x50u_IN) at (1545.270,2115.500), in power domain auto-default. Achieved capacitance of 1.391pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.140pF below cell tck_i_pad (a lib_cell CPAD_S_74x50u_IN) at (0.000,405.820), in power domain auto-default. Achieved capacitance of 1.359pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree in_tck_i at (3.605,409.685), in power domain auto-default. Achieved capacitance of 0.000pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree in_clk at (409.685,2187.395), in power domain auto-default. Achieved capacitance of 0.000pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree in_spi_clk_i at (1549.135,2187.395), in power domain auto-default. Achieved capacitance of 0.000pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.099ns for skew group in_clk/Clock_constraint in half corner SS:setup.late. Achieved skew of 0.103ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1790.8M, totSessionCpu=0:05:29 **
Added -handlePreroute to trialRouteMode
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
INFO:**** The delay profiles based on paritioning incorrect, turning off vt filtering
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1790.8M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 34400
End delay calculation. (MEM=2186.68 CPU=0:00:06.7 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:08.9 real=0:00:09.0 totSessionCpu=0:05:40 mem=2186.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -35.980 |
|           TNS (ns):|-1.27e+05|
|    Violating Paths:|  7346   |
|          All Paths:|  26920  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    934 (934)     |  -19.065   |    949 (949)     |
|   max_tran     |   1117 (21065)   |   -3.565   |   1117 (21065)   |
|   max_fanout   |    778 (778)     |   -7326    |    778 (778)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.550%
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1880.9M, totSessionCpu=0:05:41 **
** INFO : this run is activating low effort ccoptDesign flow
**INFO : Setting latch borrow mode to budget during optimization
*** Starting optimizing excluded clock nets MEM= 1880.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1880.9M) ***
*** Starting optimizing excluded clock nets MEM= 1880.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1880.9M) ***
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 138 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 525 nets with fixed/cover wires excluded.
Info: 525 clock nets excluded from IPO operation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1702   | 27734   |  1327   |   1327  |   778   |   778   |     0   |     0   | -35.98 |          0|          0|          0|   6.55  |            |           |
Dumping Information for Job 0 **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
 
|    25   |   231   |    23   |     23  |   894   |   894   |     0   |     0   | 8.02 |        415|          2|       1367|   6.70  |     0:01:19|    2277.4M|
|     2   |    16   |    15   |     15  |   894   |   894   |     0   |     0   | 8.02 |          8|          0|         19|   6.71  |   0:00:01.0|    2277.4M|
|     0   |     0   |    14   |     14  |   894   |   894   |     0   |     0   | 8.02 |          0|          0|          3|   6.71  |   0:00:00.0|    2277.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 528 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 14 net(s) still have violations after Drv fixing.

MultiBuffering failure reasons
------------------------------------------------
*info:    11 net(s): Could not be fixed because buffering engine can't find a solution.
*info:     3 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.

SingleBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because buffering engine can't find a solution.
*info:    11 net(s): Could not be fixed because no move is found.

Resizing failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because instance couldn't be resized.


*** Finish DRV Fixing (cpu=0:01:22 real=0:01:22 mem=2277.4M) ***

*** Starting refinePlace (0:07:10 mem=2293.4M) ***
Total net bbox length = 1.385e+06 (7.354e+05 6.494e+05) (ext = 1.257e+04)
Density distribution unevenness ratio = 86.846%
Density distribution unevenness ratio = 86.846%
Move report: Detail placement moves 1264 insts, mean move: 1.00 um, max move: 4.80 um
	Max move on inst (top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/g31396): (706.30, 1021.10) --> (704.10, 1018.50)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2293.4MB
Summary Report:
Instances move: 1264 (out of 32570 movable)
Instances flipped: 0
Mean displacement: 1.00 um
Max displacement: 4.80 um (Instance: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/g31396) (706.3, 1021.1) -> (704.1, 1018.5)
	Length: 10 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_HA1X4
Total net bbox length = 1.385e+06 (7.356e+05 6.496e+05) (ext = 1.257e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2293.4MB
*** Finished refinePlace (0:07:10 mem=2293.4M) ***
*** maximum move = 4.80 um ***
*** Finished re-routing un-routed nets (2293.4M) ***

*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=2293.4M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=1.44min real=1.43min mem=1941.3M)                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  8.018  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  26920  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    894 (894)     |    -55     |    894 (894)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.707%
Routing Overflow: 0.07% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:43, real = 0:01:43, mem = 1941.3M, totSessionCpu=0:07:12 **

Active setup views:
 SS
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 138 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 525 nets with fixed/cover wires excluded.
Info: 525 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.034  TNS Slack 0.000 Density 6.71
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     6.71%|        -|   0.034|   0.000|   0:00:00.0| 2090.5M|
|     6.71%|        0|   0.034|   0.000|   0:00:01.0| 2092.2M|
|     6.71%|        8|   0.034|   0.000|   0:00:00.0| 2092.2M|
|     6.64%|      737|   0.034|   0.000|   0:00:12.0| 2095.2M|
|     6.64%|       44|   0.034|   0.000|   0:00:01.0| 2095.2M|
|     6.64%|        0|   0.034|   0.000|   0:00:00.0| 2095.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.034  TNS Slack 0.000 Density 6.64
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 528 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:16.3) (real = 0:00:16.0) **
*** Starting refinePlace (0:07:29 mem=2095.2M) ***
Total net bbox length = 1.385e+06 (7.355e+05 6.495e+05) (ext = 1.257e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2095.2MB
Summary Report:
Instances move: 0 (out of 32562 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.385e+06 (7.355e+05 6.495e+05) (ext = 1.257e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2095.2MB
*** Finished refinePlace (0:07:29 mem=2095.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2095.2M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2095.2M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:17, real=0:00:17, mem=1940.64M, totSessionCpu=0:07:30).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=6235 numPGBlocks=1890 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 525  numPreroutedWires = 28977
[NR-eGR] Read numTotalNets=34718  numIgnoredNets=553
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 34165 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=190  L2=200  L3=200  L4=200  L5=200  L6=800  L7=800  L8=5000
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=380  L2=400  L3=400  L4=400  L5=400  L6=1600  L7=1600  L8=10000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 34165 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.00% V. EstWL: 1.518127e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.06% H + 0.00% V
[NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 153054
[NR-eGR] Layer2(M2)(V) length: 5.501543e+05um, number of vias: 235894
[NR-eGR] Layer3(M3)(H) length: 6.227116e+05um, number of vias: 21158
[NR-eGR] Layer4(M4)(V) length: 2.095403e+05um, number of vias: 5278
[NR-eGR] Layer5(M5)(H) length: 2.113603e+05um, number of vias: 944
[NR-eGR] Layer6(M6)(V) length: 3.046986e+04um, number of vias: 207
[NR-eGR] Layer7(M7)(H) length: 2.856364e+04um, number of vias: 2
[NR-eGR] Layer8(AP)(V) length: 8.000000e-01um, number of vias: 0
[NR-eGR] Total length: 1.652801e+06um, number of vias: 416537
[NR-eGR] End Peak syMemory usage = 1924.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 2.17 seconds
Extraction called for design 'top_top' of instances=86208 and nets=49645 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1919.266M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 34797
End delay calculation. (MEM=2029.38 CPU=0:00:06.3 REAL=0:00:06.0)
Begin: GigaOpt postEco DRV Optimization
Info: 0 don't touch net , 138 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 525 nets with fixed/cover wires excluded.
Info: 525 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    18   |   174   |    24   |     24  |   895   |   895   |     0   |     0   | 8.02 |          0|          0|          0|   6.64  |            |           |
|     5   |    88   |    16   |     16  |   895   |   895   |     0   |     0   | 8.02 |          2|          0|         28|   6.64  |   0:00:03.0|    2162.9M|
|     0   |     0   |    14   |     14  |   895   |   895   |     0   |     0   | 8.02 |          0|          0|          5|   6.65  |   0:00:00.0|    2162.9M|
|     0   |     0   |    14   |     14  |   895   |   895   |     0   |     0   | 8.02 |          0|          0|          0|   6.65  |   0:00:00.0|    2162.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 528 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 14 net(s) still have violations after Drv fixing.

MultiBuffering failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.

SingleBuffering failure reasons
------------------------------------------------
*info:     6 net(s): Could not be fixed because buffering engine can't find a solution.
*info:     8 net(s): Could not be fixed because no move is found.

Resizing failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because instance couldn't be resized.


*** Finish DRV Fixing (cpu=0:00:04.3 real=0:00:05.0 mem=2162.9M) ***

*** Starting refinePlace (0:07:48 mem=2194.9M) ***
Total net bbox length = 1.385e+06 (7.355e+05 6.496e+05) (ext = 1.237e+04)
Move report: Detail placement moves 58 insts, mean move: 2.35 um, max move: 5.20 um
	Max move on inst (top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/g69344): (674.50, 1114.70) --> (674.50, 1119.90)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2194.9MB
Summary Report:
Instances move: 58 (out of 32564 movable)
Instances flipped: 0
Mean displacement: 2.35 um
Max displacement: 5.20 um (Instance: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/g69344) (674.5, 1114.7) -> (674.5, 1119.9)
	Length: 7 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_AOI22X1
Total net bbox length = 1.385e+06 (7.355e+05 6.496e+05) (ext = 1.237e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2194.9MB
*** Finished refinePlace (0:07:48 mem=2194.9M) ***
*** maximum move = 5.20 um ***
*** Finished re-routing un-routed nets (2194.9M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2194.9M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.101%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
doiPBLastSyncSlave
**INFO : Latch borrow mode reset to max_borrow
Extraction called for design 'top_top' of instances=86210 and nets=49647 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1919.266M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 34816
End delay calculation. (MEM=2016.37 CPU=0:00:06.3 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:08.5 real=0:00:08.0 totSessionCpu=0:07:58 mem=2016.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:31, real = 0:02:31, mem = 1959.1M, totSessionCpu=0:08:01 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  | 16.037  | 47.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  26920  |  26296  |   30    |  1119   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    895 (895)     |    -55     |    895 (895)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.646%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:33, real = 0:02:33, mem = 1957.1M, totSessionCpu=0:08:03 **
*** Finished optDesign ***
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
WARNING   IMPEXT-6140      883690  The RC table is not interpolated for wir...
WARNING   IMPCCOPT-2311       12  There is a mis-match between drive-stren...
WARNING   IMPCCOPT-1033        6  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1304        3  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-1361       18  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2171       72  Unable to get/extract RC parasitics for ...
WARNING   IMPCCOPT-2169       72  Cannot extract parasitics for %s net '%s...
WARNING   IMPCCOPT-2187       24  The number of clock cells allowed for ce...
WARNING   IMPCCOPT-1182        8  The clock_gating_cells property has no u...
WARNING   IMPCCOPT-4313       12  %s cannot determine the drive strength o...
WARNING   IMPCCOPT-2276        3  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
*** Message Summary: 883928 warning(s), 0 error(s)

**ccopt_design ... cpu = 0:05:19, real = 0:05:18, mem = 1896.0M, totSessionCpu=0:08:03 **
<CMD> timeDesign -postCTS
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1901.0M)
Extraction called for design 'top_top' of instances=86210 and nets=49647 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1901.000M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 34816
End delay calculation. (MEM=1963.31 CPU=0:00:06.3 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:08:18 mem=1963.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  | 16.037  | 47.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  26920  |  26296  |   30    |  1119   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    895 (895)     |    -55     |    895 (895)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.646%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 12.71 sec
Total Real time: 13.0 sec
Total Memory Usage: 1899.0 Mbytes
<CMD> timeDesign -postCTS -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1864.2M)
Extraction called for design 'top_top' of instances=86210 and nets=49647 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1864.191M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 34816
End delay calculation. (MEM=1963.31 CPU=0:00:06.4 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:08:30 mem=1963.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.472  | -0.472  | -0.455  |  0.156  |
|           TNS (ns):| -5954.1 | -5941.1 | -12.923 |  0.000  |
|    Violating Paths:|  17232  |  17202  |   30    |    0    |
|          All Paths:|  26920  |  26296  |   30    |  1119   |
+--------------------+---------+---------+---------+---------+

Density: 6.646%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 12.15 sec
Total Real time: 12.0 sec
Total Memory Usage: 1864.191406 Mbytes
<CMD> setOptMode -reset
**WARN: (IMPOPT-7140):	The "setOptMode -holdFixingCells" list is empty
<CMD> setOptMode -holdFixingCells { HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9  }
**INFO: Hold fixing will be done using " HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9  " only.
<CMD> optDesign -postCTS -incr
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1890.3M, totSessionCpu=0:08:35 **
**INFO: DRVs not fixed with -incr option
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
INFO:**** The delay profiles based on paritioning incorrect, turning off vt filtering
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1890.3M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for SS libraries using the default operating condition of each library.
Total number of fetched objects 34816
End delay calculation. (MEM=1960.25 CPU=0:00:06.3 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.5 real=0:00:08.0 totSessionCpu=0:08:43 mem=1960.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  26920  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    895 (895)     |    -55     |    895 (895)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.646%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:08, mem = 1899.0M, totSessionCpu=0:08:43 **
**INFO : Setting latch borrow mode to budget during optimization
The useful skew maximum allowed delay is: 0.3
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 138 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 525 nets with fixed/cover wires excluded.
Info: 525 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
Reclaim Optimization WNS Slack 0.034  TNS Slack 0.000 Density 6.65
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     6.65%|        -|   0.034|   0.000|   0:00:00.0| 2170.8M|
|     6.65%|        0|   0.034|   0.000|   0:00:01.0| 2170.8M|
|     6.65%|        3|   0.034|   0.000|   0:00:00.0| 2170.8M|
|     6.64%|       98|   0.034|   0.000|   0:00:03.0| 2170.8M|
|     6.64%|        4|   0.034|   0.000|   0:00:00.0| 2170.8M|
|     6.64%|        0|   0.034|   0.000|   0:00:00.0| 2170.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.034  TNS Slack 0.000 Density 6.64
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 528 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.2) (real = 0:00:06.0) **
*** Starting refinePlace (0:08:53 mem=2186.8M) ***
Total net bbox length = 1.385e+06 (7.355e+05 6.496e+05) (ext = 1.237e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2186.8MB
Summary Report:
Instances move: 0 (out of 32561 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.385e+06 (7.355e+05 6.496e+05) (ext = 1.237e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2186.8MB
*** Finished refinePlace (0:08:53 mem=2186.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2186.8M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2186.8M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1958.79M, totSessionCpu=0:08:53).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=6235 numPGBlocks=1890 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 525  numPreroutedWires = 28977
[NR-eGR] Read numTotalNets=34717  numIgnoredNets=553
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 34164 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=190  L2=200  L3=200  L4=200  L5=200  L6=800  L7=800  L8=5000
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=380  L2=400  L3=400  L4=400  L5=400  L6=1600  L7=1600  L8=10000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 34164 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.00% V. EstWL: 1.518187e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.06% H + 0.00% V
[NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 153052
[NR-eGR] Layer2(M2)(V) length: 5.500411e+05um, number of vias: 235824
[NR-eGR] Layer3(M3)(H) length: 6.232427e+05um, number of vias: 21151
[NR-eGR] Layer4(M4)(V) length: 2.094085e+05um, number of vias: 5254
[NR-eGR] Layer5(M5)(H) length: 2.089326e+05um, number of vias: 953
[NR-eGR] Layer6(M6)(V) length: 3.090074e+04um, number of vias: 209
[NR-eGR] Layer7(M7)(H) length: 3.057488e+04um, number of vias: 4
[NR-eGR] Layer8(AP)(V) length: 2.400000e+00um, number of vias: 0
[NR-eGR] Total length: 1.653103e+06um, number of vias: 416447
[NR-eGR] End Peak syMemory usage = 1940.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 2.17 seconds
Extraction called for design 'top_top' of instances=86207 and nets=49644 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1934.742M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 34813
End delay calculation. (MEM=2044.85 CPU=0:00:06.4 REAL=0:00:06.0)
GigaOpt: Skipping postEco DRV optimization
*** Steiner Routed Nets: 0.101%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
**INFO : Latch borrow mode reset to max_borrow
Extraction called for design 'top_top' of instances=86207 and nets=49644 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1934.730M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 34813
End delay calculation. (MEM=2031.84 CPU=0:00:06.4 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:08.6 real=0:00:09.0 totSessionCpu=0:09:16 mem=2031.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:44, real = 0:00:43, mem = 1971.5M, totSessionCpu=0:09:19 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  | 16.035  | 46.982  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  26920  |  26296  |   30    |  1119   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    895 (895)     |    -55     |    895 (895)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.635%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:46, real = 0:00:45, mem = 1969.5M, totSessionCpu=0:09:21 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1916.0M, totSessionCpu=0:09:23 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1916.0M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:09:24 mem=1916.0M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 34813
End delay calculation. (MEM=0 CPU=0:00:06.4 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:07.0 totSessionCpu=0:00:09.4 mem=0.0M)

Active hold views:
 FF
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:10.0 real=0:00:10.0 totSessionCpu=0:00:10.0 mem=0.0M ***
Done building hold timer [150087 node(s), 720676 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.1 real=0:00:15.0 totSessionCpu=0:00:15.1 mem=0.0M ***

_______________________________________________________________________

Active setup views:
 SS
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte setup timing graph (fixHold) cpu=0:00:17.6 real=0:00:18.0 totSessionCpu=0:09:42 mem=1916.0M ***
Restoring autoHoldViews:  FF

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  | 16.035  | 46.982  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  26920  |  26296  |   30    |  1119   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.472  | -0.472  | -0.455  |  0.157  |
|           TNS (ns):| -5948.8 | -5935.8 | -12.925 |  0.000  |
|    Violating Paths:|  17232  |  17202  |   30    |    0    |
|          All Paths:|  26920  |  26296  |   30    |  1119   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    895 (895)     |    -55     |    895 (895)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.635%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 1970.9M, totSessionCpu=0:09:47 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 138 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 525 nets with fixed/cover wires excluded.
Info: 525 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:23.8 real=0:00:24.0 totSessionCpu=0:09:48 mem=2186.6M density=6.635% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.472| -5948.76|   17232|          0|       0(     0)|     6.64%|   0:00:25.0|  2187.6M|
|   1|  -0.472| -5948.76|   17232|          0|       0(     0)|     6.64%|   0:00:26.0|  2232.0M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.472| -5948.76|   17232|          0|       0(     0)|     6.64%|   0:00:27.0|  2232.0M|
|   1|  -0.464| -5128.77|   17143|       6939|       0(     0)|     9.38%|     0:02:33|  2446.4M|
|   2|  -0.464| -4614.94|   17084|       5330|       0(     0)|    11.68%|     0:03:46|  2626.2M|
|   3|  -0.457| -4163.46|   16850|       5397|       0(     0)|    12.46%|     0:04:50|  2597.5M|
|   4|  -0.444| -3624.89|   16310|       6955|       0(     0)|    13.63%|     0:05:53|  2696.7M|
|   5|  -0.431| -2982.42|   15330|       7624|       3(     0)|    14.76%|     0:07:07|  2801.9M|
|   6|  -0.419| -2364.85|   14312|       6686|       6(     0)|    15.81%|     0:08:24|  2901.8M|
|   7|  -0.419| -1620.73|   12265|       6764|      23(     0)|    16.74%|     0:09:34|  2974.9M|
|   8|  -0.403| -1005.20|    9335|       5489|      42(     0)|    17.35%|     0:10:41|  3081.8M|
|   9|  -0.403|  -659.51|    6452|       4485|      76(     1)|    17.78%|     0:11:43|  3087.9M|
|  10|  -0.403|  -476.24|    4484|       3425|      94(    14)|    18.10%|     0:12:19|  3117.8M|
|  11|  -0.403|  -383.39|    3442|       2257|      43(     1)|    18.42%|     0:12:37|  3125.6M|
|  12|  -0.403|  -338.73|    2710|       1317|      26(     1)|    18.61%|     0:12:47|  3107.5M|
|  13|  -0.403|  -319.51|    2264|        689|      15(     1)|    18.68%|     0:12:53|  3108.7M|
|  14|  -0.403|  -313.09|    2080|        292|       2(     0)|    18.72%|     0:12:55|  3108.7M|
|  15|  -0.403|  -310.73|    1998|        110|       3(     0)|    18.73%|     0:12:56|  3108.7M|
|  16|  -0.403|  -309.77|    1966|         31|       0(     0)|    18.73%|     0:12:56|  3108.7M|
|  17|  -0.403|  -309.68|    1958|          8|       0(     0)|    18.73%|     0:12:57|  3108.7M|
|  18|  -0.403|  -309.68|    1958|          0|       0(     0)|    18.73%|     0:12:57|  3108.7M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 63798 cells added for Phase I
*info:    Total 333 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.403|  -309.68|    1958|          0|       0(     0)|    18.73%|     0:12:58|  3108.7M|
|   1|  -0.403|  -309.68|    1958|          0|       0(     0)|    18.73%|     0:13:18|  3112.4M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.403|  -309.68|    1958|          0|       0(     0)|    18.73%|     0:13:19|  3112.4M|
|   1|  -0.401|  -280.58|    1838|        416|       0(     0)|    18.98%|     0:13:29|  3125.9M|
|   2|  -0.401|  -270.84|    1781|        216|       0(     0)|    19.05%|     0:13:38|  3145.0M|
|   3|  -0.401|  -265.50|    1720|        136|       0(     0)|    19.10%|     0:13:40|  3125.0M|
|   4|  -0.401|  -262.61|    1688|        102|       0(     0)|    19.11%|     0:13:41|  3125.0M|
|   5|  -0.401|  -261.58|    1668|         45|       0(     0)|    19.12%|     0:13:42|  3126.7M|
|   6|  -0.401|  -261.06|    1658|         24|       0(     0)|    19.12%|     0:13:42|  3126.7M|
|   7|  -0.401|  -260.85|    1653|         11|       0(     0)|    19.12%|     0:13:43|  3126.7M|
|   8|  -0.401|  -260.78|    1652|          4|       0(     0)|    19.12%|     0:13:43|  3126.7M|
|   9|  -0.401|  -260.74|    1652|          3|       0(     0)|    19.12%|     0:13:44|  3126.7M|
|  10|  -0.401|  -260.70|    1652|          3|       0(     0)|    19.12%|     0:13:44|  3126.7M|
|  11|  -0.401|  -260.66|    1651|          2|       0(     0)|    19.12%|     0:13:45|  3126.7M|
|  12|  -0.401|  -260.64|    1651|          1|       0(     0)|    19.12%|     0:13:45|  3126.7M|
|  13|  -0.401|  -260.63|    1650|          1|       0(     0)|    19.12%|     0:13:46|  3126.7M|
|  14|  -0.401|  -260.63|    1650|          0|       0(     0)|    19.12%|     0:13:46|  3126.7M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 964 cells added for Phase IV


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 6889 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:  6804 net(s): Could not be fixed because of no legal loc.
*info:    79 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:     3 net(s): Could not be fixed because of hold slack degradation.
*info:     3 net(s): Could not be fixed because of small ROI in the move tried.

Resizing failure reasons
------------------------------------------------
*info:   134 net(s): Could not be fixed because of no legal loc.
*info:    56 net(s): Could not be fixed because of hold slack degradation.
*info:     3 net(s): Could not be fixed because of no valid cell for resizing.


*** Finished Core Fixing (fixHold) cpu=0:13:47 real=0:13:47 totSessionCpu=0:23:11 mem=3126.7M density=19.124% ***

*info:
*info: Added a total of 64762 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:         3149 cells of type 'HS65_LL_BFX9' used
*info:          434 cells of type 'HS65_LL_BFX7' used
*info:         1952 cells of type 'HS65_LL_BFX4' used
*info:        47327 cells of type 'HS65_LL_BFX2' used
*info:           16 cells of type 'HS65_LL_BFX18' used
*info:           57 cells of type 'HS65_LL_BFX13' used
*info:            9 cells of type 'HS65_LL_BFX27' used
*info:           33 cells of type 'HS65_LL_BFX22' used
*info:           23 cells of type 'HS65_LL_BFX35' used
*info:           12 cells of type 'HS65_LL_BFX31' used
*info:          163 cells of type 'HS65_LL_BFX44' used
*info:           13 cells of type 'HS65_LL_BFX40' used
*info:          167 cells of type 'HS65_LL_BFX53' used
*info:          288 cells of type 'HS65_LL_BFX49' used
*info:          812 cells of type 'HS65_LL_BFX62' used
*info:          823 cells of type 'HS65_LL_BFX71' used
*info:         1123 cells of type 'HS65_LL_BFX106' used
*info:         1410 cells of type 'HS65_LL_BFX142' used
*info:         1160 cells of type 'HS65_LL_BFX213' used
*info:         5791 cells of type 'HS65_LL_BFX284' used
*info:
*info: Total 333 instances resized
*info:       in which 18 FF resizing
*info:

*** Starting refinePlace (0:23:12 mem=3142.7M) ***
Total net bbox length = 5.909e+06 (3.213e+06 2.696e+06) (ext = 1.237e+04)
Density distribution unevenness ratio = 78.364%
Move report: Detail placement moves 41110 insts, mean move: 4.50 um, max move: 79.00 um
	Max move on inst (top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]): (1009.30, 719.50) --> (940.70, 729.90)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 3171.1MB
Summary Report:
Instances move: 41110 (out of 97323 movable)
Instances flipped: 0
Mean displacement: 4.50 um
Max displacement: 79.00 um (Instance: top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]) (1009.3, 719.5) -> (940.7, 729.9)
	Length: 24 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_SDFPRQX9
Total net bbox length = 5.983e+06 (3.254e+06 2.729e+06) (ext = 1.239e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3171.1MB
*** Finished refinePlace (0:23:13 mem=3171.1M) ***
*** maximum move = 79.00 um ***
*** Finished re-routing un-routed nets (3171.1M) ***

*** Finish Physical Update (cpu=0:00:05.5 real=0:00:05.0 mem=3171.1M) ***
*** Finish Post CTS Hold Fixing (cpu=0:13:52 real=0:13:52 totSessionCpu=0:23:16 mem=3171.1M density=19.124%) ***
*** Steiner Routed Nets: 77.574%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 77.574%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:13:55, real = 0:13:55, mem = 2852.7M, totSessionCpu=0:23:19 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 99586
End delay calculation. (MEM=0 CPU=0:00:10.6 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:12.5 real=0:00:12.0 totSessionCpu=0:00:29.6 mem=0.0M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 99586
End delay calculation. (MEM=2957.01 CPU=0:00:11.0 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:14.8 real=0:00:15.0 totSessionCpu=0:23:49 mem=2957.0M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  | 14.529  | 46.982  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  26920  |  26296  |   30    |  1119   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.400  | -0.400  | -0.258  |  0.157  |
|           TNS (ns):|-238.564 |-237.991 | -0.573  |  0.000  |
|    Violating Paths:|  1563   |  1559   |    4    |    0    |
|          All Paths:|  26920  |  26296  |   30    |  1119   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     53 (53)      |   -0.009   |     70 (70)      |
|   max_tran     |     11 (89)      |   -0.130   |     11 (89)      |
|   max_fanout   |    880 (880)     |    -55     |    880 (880)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.124%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:14:28, real = 0:14:29, mem = 2886.1M, totSessionCpu=0:23:52 **
*** Finished optDesign ***
<CMD> setOptMode -fixFanoutLoad true -fixDRC true
<CMD> optDesign -postCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2842.3M, totSessionCpu=0:23:55 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
INFO:**** The delay profiles based on paritioning incorrect, turning off vt filtering
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2842.3M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  26920  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     53 (53)      |   -0.009   |     70 (70)      |
|   max_tran     |     11 (89)      |   -0.130   |     11 (89)      |
|   max_fanout   |    880 (880)     |    -55     |    880 (880)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.124%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2834.3M, totSessionCpu=0:23:58 **
*** Starting optimizing excluded clock nets MEM= 2834.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2834.3M) ***
*** Starting optimizing excluded clock nets MEM= 2834.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2834.3M) ***
Begin: GigaOpt high fanout net optimization
Info: 0 don't touch net , 138 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 525 nets with fixed/cover wires excluded.
Info: 525 clock nets excluded from IPO operation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    19.12%|        -|   0.000|   0.000|   0:00:00.0| 3052.6M|
|    19.12%|        -|   0.000|   0.000|   0:00:00.0| 3052.6M|
+----------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3052.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 528 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 138 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 525 nets with fixed/cover wires excluded.
Info: 525 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   916   |  6574   |  5562   |   5562  |   880   |   880   |     0   |     0   | 0.00 |          0|          0|          0|  19.12  |            |           |
Dumping Information for Job 4 **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
 
Dumping Information for Job 5 **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
 
Dumping Information for Job 10 **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
 
|     1   |    15   |    17   |     17  |     1   |     1   |     0   |     0   | -0.01 |       1259|          0|       6194|  19.37  |   0:00:34.0|    3099.8M|
|     0   |     0   |    14   |     14  |     0   |     0   |     0   |     0   | -0.01 |          2|          0|          4|  19.37  |   0:00:00.0|    3099.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 528 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 14 net(s) still have violations after Drv fixing.

MultiBuffering failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because buffering engine can't find a solution.


*** Finish DRV Fixing (cpu=0:00:35.3 real=0:00:35.0 mem=3099.8M) ***

*** Starting refinePlace (0:24:40 mem=3099.8M) ***
Total net bbox length = 6.034e+06 (3.284e+06 2.750e+06) (ext = 1.239e+04)
Density distribution unevenness ratio = 78.284%
Density distribution unevenness ratio = 77.174%
Move report: Timing Driven Placement moves 88389 insts, mean move: 19.55 um, max move: 237.20 um
	Max move on inst (top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/FE_PHC55765_top_inst_slaves_2_ar_ready): (1118.50, 1478.70) --> (1003.50, 1356.50)
	Runtime: CPU: 0:00:14.4 REAL: 0:00:14.0 MEM: 3238.9MB
Density distribution unevenness ratio = 77.243%
Move report: Detail placement moves 83092 insts, mean move: 2.65 um, max move: 115.80 um
	Max move on inst (top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/FE_PHC5416_n_206): (1148.10, 1060.10) --> (1258.70, 1054.90)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 3238.9MB
Summary Report:
Instances move: 91801 (out of 98584 movable)
Instances flipped: 48
Mean displacement: 19.26 um
Max displacement: 238.40 um (Instance: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/FE_PHC55765_top_inst_slaves_2_ar_ready) (1118.5, 1478.7) -> (1002.3, 1356.5)
	Length: 4 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX9
Total net bbox length = 4.609e+06 (2.548e+06 2.061e+06) (ext = 1.241e+04)
Runtime: CPU: 0:00:16.6 REAL: 0:00:16.0 MEM: 3238.9MB
*** Finished refinePlace (0:24:57 mem=3238.9M) ***
*** maximum move = 238.40 um ***
*** Finished re-routing un-routed nets (3238.9M) ***

*** Finish Physical Update (cpu=0:00:33.0 real=0:00:33.0 mem=3238.9M) ***
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=6235 numPGBlocks=1890 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 525  numPreroutedWires = 28977
[NR-eGR] Read numTotalNets=100740  numIgnoredNets=553
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 100187 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=190  L2=200  L3=200  L4=200  L5=200  L6=800  L7=800  L8=5000
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=380  L2=400  L3=400  L4=400  L5=400  L6=1600  L7=1600  L8=10000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 100187 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.01% V. EstWL: 4.692381e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.06% H + 0.00% V
[NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 285098
[NR-eGR] Layer2(M2)(V) length: 1.115723e+06um, number of vias: 406809
[NR-eGR] Layer3(M3)(H) length: 1.428555e+06um, number of vias: 61981
[NR-eGR] Layer4(M4)(V) length: 9.502027e+05um, number of vias: 35064
[NR-eGR] Layer5(M5)(H) length: 1.098681e+06um, number of vias: 4435
[NR-eGR] Layer6(M6)(V) length: 1.690425e+05um, number of vias: 1890
[NR-eGR] Layer7(M7)(H) length: 1.305425e+05um, number of vias: 4
[NR-eGR] Layer8(AP)(V) length: 1.600000e+00um, number of vias: 0
[NR-eGR] Total length: 4.892748e+06um, number of vias: 795281
[NR-eGR] End Peak syMemory usage = 2907.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 3.81 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'top_top' of instances=152230 and nets=115667 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2890.941M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 100819
End delay calculation. (MEM=2997.24 CPU=0:00:11.4 REAL=0:00:12.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 0 don't touch net , 138 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 525 nets with fixed/cover wires excluded.
Info: 525 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   548   |  1724   |  2073   |   2073  |     0   |     0   |     0   |     0   | 0.00 |          0|          0|          0|  19.37  |            |           |
|     8   |    66   |    19   |     19  |     0   |     0   |     0   |     0   | -0.06 |         23|          0|       2217|  19.62  |   0:00:21.0|    3118.6M|
|     1   |     4   |    14   |     14  |     0   |     0   |     0   |     0   | -0.06 |          0|          0|          6|  19.62  |   0:00:00.0|    3118.6M|
|     0   |     0   |    14   |     14  |     0   |     0   |     0   |     0   | -0.06 |          0|          0|          1|  19.62  |   0:00:00.0|    3118.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 528 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 14 net(s) still have violations after Drv fixing.

MultiBuffering failure reasons
------------------------------------------------
*info:     6 net(s): Could not be fixed because buffering engine can't find a solution.
*info:     8 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.

SingleBuffering failure reasons
------------------------------------------------
*info:     6 net(s): Could not be fixed because buffering engine can't find a solution.
*info:     8 net(s): Could not be fixed because no move is found.

Resizing failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because instance couldn't be resized.


*** Finish DRV Fixing (cpu=0:00:22.8 real=0:00:23.0 mem=3118.6M) ***

*** Starting refinePlace (0:25:57 mem=3150.7M) ***
Total net bbox length = 4.609e+06 (2.548e+06 2.061e+06) (ext = 1.241e+04)
Density distribution unevenness ratio = 77.121%
Density distribution unevenness ratio = 76.541%
Move report: Timing Driven Placement moves 62711 insts, mean move: 13.61 um, max move: 162.20 um
	Max move on inst (top_inst_peripherals_i/apb_uart_i/UART_RXFF/FE_PHC51609_iFIFOMem_58_1): (1173.70, 716.90) --> (1092.10, 797.50)
	Runtime: CPU: 0:00:11.6 REAL: 0:00:12.0 MEM: 3254.6MB
Density distribution unevenness ratio = 76.593%
Move report: Detail placement moves 67553 insts, mean move: 2.46 um, max move: 66.40 um
	Max move on inst (top_inst_peripherals_i/apb_uart_i/UART_RXFF/FE_PHC8504_iFIFOMem_60_5): (1133.50, 763.70) --> (1171.30, 735.10)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3254.6MB
Summary Report:
Instances move: 73330 (out of 98607 movable)
Instances flipped: 0
Mean displacement: 12.23 um
Max displacement: 165.80 um (Instance: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_PHC32791_mem_31_31) (540.9, 1325.3) -> (618.3, 1236.9)
	Length: 4 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX4
Total net bbox length = 4.160e+06 (2.306e+06 1.853e+06) (ext = 1.241e+04)
Runtime: CPU: 0:00:13.7 REAL: 0:00:14.0 MEM: 3254.6MB
*** Finished refinePlace (0:26:11 mem=3254.6M) ***
*** maximum move = 165.80 um ***
*** Finished re-routing un-routed nets (3254.6M) ***

*** Finish Physical Update (cpu=0:00:22.2 real=0:00:23.0 mem=3254.6M) ***
End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------
     Summary (cpu=2.32min real=2.33min mem=2926.4M)                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  26920  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.001   |     19 (19)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.624%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:26, real = 0:02:27, mem = 2926.4M, totSessionCpu=0:26:21 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:28, real = 0:02:29, mem = 2928.4M, totSessionCpu=0:26:23 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  | 14.754  | 47.093  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  26920  |  26296  |   30    |  1119   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.001   |     19 (19)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.624%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:32, real = 0:02:33, mem = 2926.4M, totSessionCpu=0:26:26 **
*** Finished optDesign ***
<CMD> report_ccopt_clock_trees -filename ./cts_rpt/clktree_ccopt.rpt
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner FF.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner FF.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner FF.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
<CMD> report_ccopt_clock_trees -filename ./cts_rpt/skewgrp_ccopt.rpt
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner FF.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner FF.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner FF.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
<CMD> report_ccopt_clock_trees -filename ./cts_rpt/worstChain_ccopt.rpt
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner FF.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner FF.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner FF.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_clk' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_spi_clk_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_spi_clk_i'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'in_tck_i' in RC corner SS.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'in_tck_i'. Using estimated values, based on estimated route, as a fallback.
<CMD> gui_select -rect {180.616 234.856 291.502 397.978}
<CMD> pan -2511.331 120.179
<CMD> deselectAll
<CMD> fit
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix top_top_postCTS -outDir timingReports
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2903.8M)
Extraction called for design 'top_top' of instances=152253 and nets=115690 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2903.809M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 100842
End delay calculation. (MEM=3012.11 CPU=0:00:10.5 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=0:27:08 mem=3012.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.397  | -0.397  | -0.395  |  0.174  |
|           TNS (ns):| -1086.6 | -1083.7 | -2.877  |  0.000  |
|    Violating Paths:|  10953  |  10932  |   21    |    0    |
|          All Paths:|  26920  |  26296  |   30    |  1119   |
+--------------------+---------+---------+---------+---------+

Density: 19.624%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 19.05 sec
Total Real time: 19.0 sec
Total Memory Usage: 2903.796875 Mbytes
<CMD> selectWire 1127.2500 743.7600 1127.3500 814.1500 4 top_inst_peripherals_i/apb_uart_i/UART_RXFF/FE_PHN25390_iFIFOMem_62_10

*** Memory Usage v#1 (Current mem = 2903.797M, initial mem = 164.750M) ***
*** Message Summary: 1420478 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:51:33, real=2:15:49, mem=2903.8M) ---
