In archive lib7/libbob.a:

ili9340.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <ili9340_clear_line.part.2>:
   0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	e3a08000 	mov	r8, #0
   8:	e59f4120 	ldr	r4, [pc, #288]	; 130 <ili9340_clear_line.part.2+0x130>
   c:	e24dd08c 	sub	sp, sp, #140	; 0x8c
  10:	e1a03180 	lsl	r3, r0, #3
  14:	e3a02d05 	mov	r2, #320	; 0x140
  18:	e6ff3073 	uxth	r3, r3
  1c:	e3009000 	movw	r9, #0
  20:	e3409000 	movt	r9, #0
  24:	e1a05008 	mov	r5, r8
  28:	e58d3000 	str	r3, [sp]
  2c:	e3a06502 	mov	r6, #8388608	; 0x800000
  30:	e3435f20 	movt	r5, #16160	; 0x3f20
  34:	e2833007 	add	r3, r3, #7
  38:	e0244092 	mla	r4, r2, r0, r4
  3c:	e1c900b0 	strh	r0, [r9]
  40:	e6ff3073 	uxth	r3, r3
  44:	e58d3004 	str	r3, [sp, #4]
  48:	e1c980b2 	strh	r8, [r9, #2]
  4c:	e59f30e0 	ldr	r3, [pc, #224]	; 134 <ili9340_clear_line.part.2+0x134>
  50:	e1d9a0b4 	ldrh	sl, [r9, #4]
  54:	e1d3b0b0 	ldrh	fp, [r3]
  58:	e28d3008 	add	r3, sp, #8
  5c:	e6bf1fba 	rev16	r1, sl
  60:	e6bf0fbb 	rev16	r0, fp
  64:	e6ff1071 	uxth	r1, r1
  68:	e59fe0c8 	ldr	lr, [pc, #200]	; 138 <ili9340_clear_line.part.2+0x138>
  6c:	e6ff0070 	uxth	r0, r0
  70:	e4de2001 	ldrb	r2, [lr], #1
  74:	e2837010 	add	r7, r3, #16
  78:	e3120001 	tst	r2, #1
  7c:	e1a0c001 	mov	ip, r1
  80:	e1a020a2 	lsr	r2, r2, #1
  84:	11a0c000 	movne	ip, r0
  88:	e0c3c0b2 	strh	ip, [r3], #2
  8c:	e1530007 	cmp	r3, r7
  90:	1afffff8 	bne	78 <ili9340_clear_line.part.2+0x78>
  94:	e28d2088 	add	r2, sp, #136	; 0x88
  98:	e1530002 	cmp	r3, r2
  9c:	1afffff3 	bne	70 <ili9340_clear_line.part.2+0x70>
  a0:	e5856028 	str	r6, [r5, #40]	; 0x28
  a4:	e3a0002a 	mov	r0, #42	; 0x2a
  a8:	f5d4f000 	pld	[r4]
  ac:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
  b0:	e59d0000 	ldr	r0, [sp]
  b4:	e6ff7078 	uxth	r7, r8
  b8:	e585601c 	str	r6, [r5, #28]
  bc:	e2888008 	add	r8, r8, #8
  c0:	e2844008 	add	r4, r4, #8
  c4:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
  c8:	e59d0004 	ldr	r0, [sp, #4]
  cc:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
  d0:	e5856028 	str	r6, [r5, #40]	; 0x28
  d4:	e3a0002b 	mov	r0, #43	; 0x2b
  d8:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
  dc:	e585601c 	str	r6, [r5, #28]
  e0:	e1a00007 	mov	r0, r7
  e4:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
  e8:	e2870007 	add	r0, r7, #7
  ec:	e6ff0070 	uxth	r0, r0
  f0:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
  f4:	e5856028 	str	r6, [r5, #40]	; 0x28
  f8:	e3a0002c 	mov	r0, #44	; 0x2c
  fc:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 100:	e585601c 	str	r6, [r5, #28]
 104:	e3a01080 	mov	r1, #128	; 0x80
 108:	e28d0008 	add	r0, sp, #8
 10c:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 110:	e144b1ba 	strh	fp, [r4, #-26]	; 0xffffffe6
 114:	e3580d05 	cmp	r8, #320	; 0x140
 118:	e144a1b8 	strh	sl, [r4, #-24]	; 0xffffffe8
 11c:	e3a03020 	mov	r3, #32
 120:	e504301e 	str	r3, [r4, #-30]	; 0xffffffe2
 124:	1affffc8 	bne	4c <ili9340_clear_line.part.2+0x4c>
 128:	e28dd08c 	add	sp, sp, #140	; 0x8c
 12c:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 130:	00000022 	andeq	r0, r0, r2, lsr #32
 134:	00000800 	andeq	r0, r0, r0, lsl #16
 138:	00000100 	andeq	r0, r0, r0, lsl #2

0000013c <scroll>:
 13c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 140:	e3003000 	movw	r3, #0
 144:	e3403000 	movt	r3, #0
 148:	e24dd09c 	sub	sp, sp, #156	; 0x9c
 14c:	e59fb254 	ldr	fp, [pc, #596]	; 3a8 <scroll+0x26c>
 150:	e3a0a000 	mov	sl, #0
 154:	e58d3014 	str	r3, [sp, #20]
 158:	e3003000 	movw	r3, #0
 15c:	e3403000 	movt	r3, #0
 160:	e3a09000 	mov	r9, #0
 164:	e58d3010 	str	r3, [sp, #16]
 168:	e30c3ccd 	movw	r3, #52429	; 0xcccd
 16c:	e343af20 	movt	sl, #16160	; 0x3f20
 170:	e34c3ccc 	movt	r3, #52428	; 0xcccc
 174:	e58d300c 	str	r3, [sp, #12]
 178:	e59d300c 	ldr	r3, [sp, #12]
 17c:	e3a01028 	mov	r1, #40	; 0x28
 180:	e15b21b2 	ldrh	r2, [fp, #-18]	; 0xffffffee
 184:	e0843993 	umull	r3, r4, r3, r9
 188:	e6bf0fb2 	rev16	r0, r2
 18c:	e28d3018 	add	r3, sp, #24
 190:	e1a042a4 	lsr	r4, r4, #5
 194:	e6ff0070 	uxth	r0, r0
 198:	e0679491 	mls	r7, r1, r4, r9
 19c:	e58d2000 	str	r2, [sp]
 1a0:	e15b11b0 	ldrh	r1, [fp, #-16]
 1a4:	e6ff7077 	uxth	r7, r7
 1a8:	e51b8016 	ldr	r8, [fp, #-22]	; 0xffffffea
 1ac:	e1a02187 	lsl	r2, r7, #3
 1b0:	f5dbf000 	pld	[fp]
 1b4:	e58d2008 	str	r2, [sp, #8]
 1b8:	e59d2014 	ldr	r2, [sp, #20]
 1bc:	e58d1004 	str	r1, [sp, #4]
 1c0:	e6bf1fb1 	rev16	r1, r1
 1c4:	e1a06184 	lsl	r6, r4, #3
 1c8:	e6ff1071 	uxth	r1, r1
 1cc:	e082e188 	add	lr, r2, r8, lsl #3
 1d0:	e4de2001 	ldrb	r2, [lr], #1
 1d4:	e2835010 	add	r5, r3, #16
 1d8:	e3120001 	tst	r2, #1
 1dc:	e1a0c001 	mov	ip, r1
 1e0:	e1a020a2 	lsr	r2, r2, #1
 1e4:	11a0c000 	movne	ip, r0
 1e8:	e0c3c0b2 	strh	ip, [r3], #2
 1ec:	e1530005 	cmp	r3, r5
 1f0:	1afffff8 	bne	1d8 <scroll+0x9c>
 1f4:	e28d2098 	add	r2, sp, #152	; 0x98
 1f8:	e1530002 	cmp	r3, r2
 1fc:	1afffff3 	bne	1d0 <scroll+0x94>
 200:	e3a05502 	mov	r5, #8388608	; 0x800000
 204:	e6ff6076 	uxth	r6, r6
 208:	e58a5028 	str	r5, [sl, #40]	; 0x28
 20c:	e3a0002a 	mov	r0, #42	; 0x2a
 210:	e2899001 	add	r9, r9, #1
 214:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 218:	e58a501c 	str	r5, [sl, #28]
 21c:	e1a00006 	mov	r0, r6
 220:	e28bb008 	add	fp, fp, #8
 224:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 228:	e2860007 	add	r0, r6, #7
 22c:	e1dd60b8 	ldrh	r6, [sp, #8]
 230:	e6ff0070 	uxth	r0, r0
 234:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 238:	e58a5028 	str	r5, [sl, #40]	; 0x28
 23c:	e3a0002b 	mov	r0, #43	; 0x2b
 240:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 244:	e58a501c 	str	r5, [sl, #28]
 248:	e1a00006 	mov	r0, r6
 24c:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 250:	e2860007 	add	r0, r6, #7
 254:	e6ff0070 	uxth	r0, r0
 258:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 25c:	e58a5028 	str	r5, [sl, #40]	; 0x28
 260:	e3a0002c 	mov	r0, #44	; 0x2c
 264:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 268:	e58a501c 	str	r5, [sl, #28]
 26c:	e3a01080 	mov	r1, #128	; 0x80
 270:	e28d0018 	add	r0, sp, #24
 274:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 278:	e59d2010 	ldr	r2, [sp, #16]
 27c:	e3a03028 	mov	r3, #40	; 0x28
 280:	e0247493 	mla	r4, r3, r4, r7
 284:	e3003488 	movw	r3, #1160	; 0x488
 288:	e7828184 	str	r8, [r2, r4, lsl #3]
 28c:	e1590003 	cmp	r9, r3
 290:	e0824184 	add	r4, r2, r4, lsl #3
 294:	e59d3000 	ldr	r3, [sp]
 298:	e1c430b4 	strh	r3, [r4, #4]
 29c:	e59d3004 	ldr	r3, [sp, #4]
 2a0:	e1c430b6 	strh	r3, [r4, #6]
 2a4:	1affffb3 	bne	178 <scroll+0x3c>
 2a8:	e59f40fc 	ldr	r4, [pc, #252]	; 3ac <scroll+0x270>
 2ac:	e3007000 	movw	r7, #0
 2b0:	e3407000 	movt	r7, #0
 2b4:	e3a06000 	mov	r6, #0
 2b8:	e3436f20 	movt	r6, #16160	; 0x3f20
 2bc:	e3a08000 	mov	r8, #0
 2c0:	e59f30e8 	ldr	r3, [pc, #232]	; 3b0 <scroll+0x274>
 2c4:	e1d790b4 	ldrh	r9, [r7, #4]
 2c8:	e1d3a0b0 	ldrh	sl, [r3]
 2cc:	e28d3018 	add	r3, sp, #24
 2d0:	e6bfcfb9 	rev16	ip, r9
 2d4:	e6bfefba 	rev16	lr, sl
 2d8:	e6ffc07c 	uxth	ip, ip
 2dc:	e59f00d0 	ldr	r0, [pc, #208]	; 3b4 <scroll+0x278>
 2e0:	e6ffe07e 	uxth	lr, lr
 2e4:	e4d02001 	ldrb	r2, [r0], #1
 2e8:	e283b010 	add	fp, r3, #16
 2ec:	e3120001 	tst	r2, #1
 2f0:	e1a0100c 	mov	r1, ip
 2f4:	e1a020a2 	lsr	r2, r2, #1
 2f8:	11a0100e 	movne	r1, lr
 2fc:	e0c310b2 	strh	r1, [r3], #2
 300:	e153000b 	cmp	r3, fp
 304:	1afffff8 	bne	2ec <scroll+0x1b0>
 308:	e28d2098 	add	r2, sp, #152	; 0x98
 30c:	e1530002 	cmp	r3, r2
 310:	1afffff3 	bne	2e4 <scroll+0x1a8>
 314:	e5865028 	str	r5, [r6, #40]	; 0x28
 318:	e3a0002a 	mov	r0, #42	; 0x2a
 31c:	f5d4f000 	pld	[r4]
 320:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 324:	e586501c 	str	r5, [r6, #28]
 328:	e3a000e8 	mov	r0, #232	; 0xe8
 32c:	e6ffb078 	uxth	fp, r8
 330:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 334:	e3a000ef 	mov	r0, #239	; 0xef
 338:	e2844008 	add	r4, r4, #8
 33c:	e2888008 	add	r8, r8, #8
 340:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 344:	e5865028 	str	r5, [r6, #40]	; 0x28
 348:	e3a0002b 	mov	r0, #43	; 0x2b
 34c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 350:	e586501c 	str	r5, [r6, #28]
 354:	e1a0000b 	mov	r0, fp
 358:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 35c:	e28b0007 	add	r0, fp, #7
 360:	e6ff0070 	uxth	r0, r0
 364:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 368:	e5865028 	str	r5, [r6, #40]	; 0x28
 36c:	e3a0002c 	mov	r0, #44	; 0x2c
 370:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 374:	e586501c 	str	r5, [r6, #28]
 378:	e3a01080 	mov	r1, #128	; 0x80
 37c:	e28d0018 	add	r0, sp, #24
 380:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 384:	e144a1ba 	strh	sl, [r4, #-26]	; 0xffffffe6
 388:	e3a03020 	mov	r3, #32
 38c:	e504301e 	str	r3, [r4, #-30]	; 0xffffffe2
 390:	e59f3020 	ldr	r3, [pc, #32]	; 3b8 <scroll+0x27c>
 394:	e14491b8 	strh	r9, [r4, #-24]	; 0xffffffe8
 398:	e1530004 	cmp	r3, r4
 39c:	1affffc7 	bne	2c0 <scroll+0x184>
 3a0:	e28dd09c 	add	sp, sp, #156	; 0x9c
 3a4:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 3a8:	00000162 	andeq	r0, r0, r2, ror #2
 3ac:	00002462 	andeq	r2, r0, r2, ror #8
 3b0:	00000800 	andeq	r0, r0, r0, lsl #16
 3b4:	00000100 	andeq	r0, r0, r0, lsl #2
 3b8:	000025a2 	andeq	r2, r0, r2, lsr #11

000003bc <_reset>:
 3bc:	e92d4070 	push	{r4, r5, r6, lr}
 3c0:	e3a01001 	mov	r1, #1
 3c4:	e3a00017 	mov	r0, #23
 3c8:	e3a04000 	mov	r4, #0
 3cc:	e3434f20 	movt	r4, #16160	; 0x3f20
 3d0:	ebfffffe 	bl	0 <lib_bcm2835_gpio_fsel>
 3d4:	e30856a0 	movw	r5, #34464	; 0x86a0
 3d8:	e3a01001 	mov	r1, #1
 3dc:	e3405001 	movt	r5, #1
 3e0:	e3a00018 	mov	r0, #24
 3e4:	e3a06401 	mov	r6, #16777216	; 0x1000000
 3e8:	ebfffffe 	bl	0 <lib_bcm2835_gpio_fsel>
 3ec:	e3a03502 	mov	r3, #8388608	; 0x800000
 3f0:	e1a00005 	mov	r0, r5
 3f4:	e584301c 	str	r3, [r4, #28]
 3f8:	e5846028 	str	r6, [r4, #40]	; 0x28
 3fc:	ebfffffe 	bl	0 <udelay>
 400:	e584601c 	str	r6, [r4, #28]
 404:	e1a00005 	mov	r0, r5
 408:	e8bd4070 	pop	{r4, r5, r6, lr}
 40c:	eafffffe 	b	0 <udelay>

00000410 <ili9340_off>:
 410:	e92d4070 	push	{r4, r5, r6, lr}
 414:	e3a04000 	mov	r4, #0
 418:	e3434f20 	movt	r4, #16160	; 0x3f20
 41c:	e3a05502 	mov	r5, #8388608	; 0x800000
 420:	e3a00028 	mov	r0, #40	; 0x28
 424:	e5845028 	str	r5, [r4, #40]	; 0x28
 428:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 42c:	e584501c 	str	r5, [r4, #28]
 430:	e8bd8070 	pop	{r4, r5, r6, pc}

00000434 <ili9340_on>:
 434:	e92d4070 	push	{r4, r5, r6, lr}
 438:	e3a04000 	mov	r4, #0
 43c:	e3434f20 	movt	r4, #16160	; 0x3f20
 440:	e3a05502 	mov	r5, #8388608	; 0x800000
 444:	e3a00029 	mov	r0, #41	; 0x29
 448:	e5845028 	str	r5, [r4, #40]	; 0x28
 44c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 450:	e584501c 	str	r5, [r4, #28]
 454:	e8bd8070 	pop	{r4, r5, r6, pc}

00000458 <ili9340_set_top_row>:
 458:	e3003000 	movw	r3, #0
 45c:	e3a02000 	mov	r2, #0
 460:	e3403000 	movt	r3, #0
 464:	e1c300b0 	strh	r0, [r3]
 468:	e1c320b2 	strh	r2, [r3, #2]
 46c:	e12fff1e 	bx	lr

00000470 <ili9340_newline>:
 470:	e92d4010 	push	{r4, lr}
 474:	e3004000 	movw	r4, #0
 478:	e3404000 	movt	r4, #0
 47c:	e3a02000 	mov	r2, #0
 480:	e1d430b0 	ldrh	r3, [r4]
 484:	e1c420b2 	strh	r2, [r4, #2]
 488:	e2833001 	add	r3, r3, #1
 48c:	e6ff3073 	uxth	r3, r3
 490:	e1c430b0 	strh	r3, [r4]
 494:	e353001e 	cmp	r3, #30
 498:	18bd8010 	popne	{r4, pc}
 49c:	ebffff26 	bl	13c <scroll>
 4a0:	e1d430b0 	ldrh	r3, [r4]
 4a4:	e2433001 	sub	r3, r3, #1
 4a8:	e1c430b0 	strh	r3, [r4]
 4ac:	e8bd8010 	pop	{r4, pc}

000004b0 <ili9340_clear>:
 4b0:	e92d4070 	push	{r4, r5, r6, lr}
 4b4:	e3a04000 	mov	r4, #0
 4b8:	e3434f20 	movt	r4, #16160	; 0x3f20
 4bc:	e3a05502 	mov	r5, #8388608	; 0x800000
 4c0:	e3a0002a 	mov	r0, #42	; 0x2a
 4c4:	e5845028 	str	r5, [r4, #40]	; 0x28
 4c8:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 4cc:	e584501c 	str	r5, [r4, #28]
 4d0:	e3a00000 	mov	r0, #0
 4d4:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 4d8:	e3a000ef 	mov	r0, #239	; 0xef
 4dc:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 4e0:	e5845028 	str	r5, [r4, #40]	; 0x28
 4e4:	e3a0002b 	mov	r0, #43	; 0x2b
 4e8:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 4ec:	e584501c 	str	r5, [r4, #28]
 4f0:	e3a00000 	mov	r0, #0
 4f4:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 4f8:	e300013f 	movw	r0, #319	; 0x13f
 4fc:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 500:	e5845028 	str	r5, [r4, #40]	; 0x28
 504:	e3a0002c 	mov	r0, #44	; 0x2c
 508:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 50c:	e584501c 	str	r5, [r4, #28]
 510:	e3000000 	movw	r0, #0
 514:	e3400000 	movt	r0, #0
 518:	e3a01b96 	mov	r1, #153600	; 0x25800
 51c:	e8bd4070 	pop	{r4, r5, r6, lr}
 520:	eafffffe 	b	0 <lib_bcm2835_spi_writenb>

00000524 <ili9340_init>:
 524:	e92d4070 	push	{r4, r5, r6, lr}
 528:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
 52c:	e3a03901 	mov	r3, #16384	; 0x4000
 530:	e3a06018 	mov	r6, #24
 534:	e3433f20 	movt	r3, #16160	; 0x3f20
 538:	e3a04000 	mov	r4, #0
 53c:	e3434f20 	movt	r4, #16160	; 0x3f20
 540:	e3a01000 	mov	r1, #0
 544:	e5932000 	ldr	r2, [r3]
 548:	e1a00001 	mov	r0, r1
 54c:	e3a05502 	mov	r5, #8388608	; 0x800000
 550:	e3c2200c 	bic	r2, r2, #12
 554:	e5832000 	str	r2, [r3]
 558:	e5836008 	str	r6, [r3, #8]
 55c:	e5932000 	ldr	r2, [r3]
 560:	e3c22003 	bic	r2, r2, #3
 564:	e5832000 	str	r2, [r3]
 568:	ebfffffe 	bl	0 <lib_bcm2835_spi_setChipSelectPolarity>
 56c:	ebfffffe 	bl	3bc <_reset>
 570:	e5845028 	str	r5, [r4, #40]	; 0x28
 574:	e3a000c0 	mov	r0, #192	; 0xc0
 578:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 57c:	e584501c 	str	r5, [r4, #28]
 580:	e3a00023 	mov	r0, #35	; 0x23
 584:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 588:	e5845028 	str	r5, [r4, #40]	; 0x28
 58c:	e3a000c1 	mov	r0, #193	; 0xc1
 590:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 594:	e584501c 	str	r5, [r4, #28]
 598:	e3a00010 	mov	r0, #16
 59c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 5a0:	e5845028 	str	r5, [r4, #40]	; 0x28
 5a4:	e3a000c5 	mov	r0, #197	; 0xc5
 5a8:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 5ac:	e584501c 	str	r5, [r4, #28]
 5b0:	e3a0003e 	mov	r0, #62	; 0x3e
 5b4:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 5b8:	e3a00028 	mov	r0, #40	; 0x28
 5bc:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 5c0:	e5845028 	str	r5, [r4, #40]	; 0x28
 5c4:	e3a000c7 	mov	r0, #199	; 0xc7
 5c8:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 5cc:	e584501c 	str	r5, [r4, #28]
 5d0:	e3a00086 	mov	r0, #134	; 0x86
 5d4:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 5d8:	e5845028 	str	r5, [r4, #40]	; 0x28
 5dc:	e3a00036 	mov	r0, #54	; 0x36
 5e0:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 5e4:	e584501c 	str	r5, [r4, #28]
 5e8:	e3a00048 	mov	r0, #72	; 0x48
 5ec:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 5f0:	e5845028 	str	r5, [r4, #40]	; 0x28
 5f4:	e3a0003a 	mov	r0, #58	; 0x3a
 5f8:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 5fc:	e584501c 	str	r5, [r4, #28]
 600:	e3a00055 	mov	r0, #85	; 0x55
 604:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 608:	e5845028 	str	r5, [r4, #40]	; 0x28
 60c:	e3a000b1 	mov	r0, #177	; 0xb1
 610:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 614:	e584501c 	str	r5, [r4, #28]
 618:	e3a00000 	mov	r0, #0
 61c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 620:	e1a00006 	mov	r0, r6
 624:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 628:	e5845028 	str	r5, [r4, #40]	; 0x28
 62c:	e3a000b6 	mov	r0, #182	; 0xb6
 630:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 634:	e584501c 	str	r5, [r4, #28]
 638:	e3a00008 	mov	r0, #8
 63c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 640:	e3a000a2 	mov	r0, #162	; 0xa2
 644:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 648:	e3a00027 	mov	r0, #39	; 0x27
 64c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 650:	e5845028 	str	r5, [r4, #40]	; 0x28
 654:	e3a000f2 	mov	r0, #242	; 0xf2
 658:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 65c:	e584501c 	str	r5, [r4, #28]
 660:	e3a00000 	mov	r0, #0
 664:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 668:	e5845028 	str	r5, [r4, #40]	; 0x28
 66c:	e3a00026 	mov	r0, #38	; 0x26
 670:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 674:	e584501c 	str	r5, [r4, #28]
 678:	e3a00001 	mov	r0, #1
 67c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 680:	e5845028 	str	r5, [r4, #40]	; 0x28
 684:	e3a000e0 	mov	r0, #224	; 0xe0
 688:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 68c:	e584501c 	str	r5, [r4, #28]
 690:	e3a0000f 	mov	r0, #15
 694:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 698:	e3a00031 	mov	r0, #49	; 0x31
 69c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6a0:	e3a0002b 	mov	r0, #43	; 0x2b
 6a4:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6a8:	e3a0000c 	mov	r0, #12
 6ac:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6b0:	e3a0000e 	mov	r0, #14
 6b4:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6b8:	e3a00008 	mov	r0, #8
 6bc:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6c0:	e3a0004e 	mov	r0, #78	; 0x4e
 6c4:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6c8:	e3a000f1 	mov	r0, #241	; 0xf1
 6cc:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6d0:	e3a00037 	mov	r0, #55	; 0x37
 6d4:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6d8:	e3a00007 	mov	r0, #7
 6dc:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6e0:	e3a00010 	mov	r0, #16
 6e4:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6e8:	e3a00003 	mov	r0, #3
 6ec:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6f0:	e3a0000e 	mov	r0, #14
 6f4:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6f8:	e3a00009 	mov	r0, #9
 6fc:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 700:	e3a00000 	mov	r0, #0
 704:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 708:	e5845028 	str	r5, [r4, #40]	; 0x28
 70c:	e3a000e1 	mov	r0, #225	; 0xe1
 710:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 714:	e584501c 	str	r5, [r4, #28]
 718:	e3a00000 	mov	r0, #0
 71c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 720:	e3a0000e 	mov	r0, #14
 724:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 728:	e3a00014 	mov	r0, #20
 72c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 730:	e3a00003 	mov	r0, #3
 734:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 738:	e3a00011 	mov	r0, #17
 73c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 740:	e3a00007 	mov	r0, #7
 744:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 748:	e3a00031 	mov	r0, #49	; 0x31
 74c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 750:	e3a000c1 	mov	r0, #193	; 0xc1
 754:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 758:	e3a00048 	mov	r0, #72	; 0x48
 75c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 760:	e3a00008 	mov	r0, #8
 764:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 768:	e3a0000f 	mov	r0, #15
 76c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 770:	e3a0000c 	mov	r0, #12
 774:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 778:	e3a00031 	mov	r0, #49	; 0x31
 77c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 780:	e3a00036 	mov	r0, #54	; 0x36
 784:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 788:	e3a0000f 	mov	r0, #15
 78c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 790:	e5845028 	str	r5, [r4, #40]	; 0x28
 794:	e3a00011 	mov	r0, #17
 798:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 79c:	e584501c 	str	r5, [r4, #28]
 7a0:	e30d04c0 	movw	r0, #54464	; 0xd4c0
 7a4:	e3400001 	movt	r0, #1
 7a8:	ebfffffe 	bl	0 <udelay>
 7ac:	e5845028 	str	r5, [r4, #40]	; 0x28
 7b0:	e3a00029 	mov	r0, #41	; 0x29
 7b4:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 7b8:	e59f0074 	ldr	r0, [pc, #116]	; 834 <ili9340_init+0x310>
 7bc:	e3003000 	movw	r3, #0
 7c0:	e3403000 	movt	r3, #0
 7c4:	e3a0c000 	mov	ip, #0
 7c8:	e584501c 	str	r5, [r4, #28]
 7cc:	e309e5f8 	movw	lr, #38392	; 0x95f8
 7d0:	e1d320b4 	ldrh	r2, [r3, #4]
 7d4:	e1822802 	orr	r2, r2, r2, lsl #16
 7d8:	f5d0f068 	pld	[r0, #104]	; 0x68
 7dc:	e28c1008 	add	r1, ip, #8
 7e0:	e151000e 	cmp	r1, lr
 7e4:	e1a0c001 	mov	ip, r1
 7e8:	e5002020 	str	r2, [r0, #-32]	; 0xffffffe0
 7ec:	e1a03000 	mov	r3, r0
 7f0:	e500201c 	str	r2, [r0, #-28]	; 0xffffffe4
 7f4:	e2611c96 	rsb	r1, r1, #38400	; 0x9600
 7f8:	e5002018 	str	r2, [r0, #-24]	; 0xffffffe8
 7fc:	e2800020 	add	r0, r0, #32
 800:	e5002034 	str	r2, [r0, #-52]	; 0xffffffcc
 804:	e5002030 	str	r2, [r0, #-48]	; 0xffffffd0
 808:	e500202c 	str	r2, [r0, #-44]	; 0xffffffd4
 80c:	e5002028 	str	r2, [r0, #-40]	; 0xffffffd8
 810:	e5002024 	str	r2, [r0, #-36]	; 0xffffffdc
 814:	1affffef 	bne	7d8 <ili9340_init+0x2b4>
 818:	e0831101 	add	r1, r3, r1, lsl #2
 81c:	e4832004 	str	r2, [r3], #4
 820:	e1530001 	cmp	r3, r1
 824:	1afffffc 	bne	81c <ili9340_init+0x2f8>
 828:	ebfffffe 	bl	4b0 <ili9340_clear>
 82c:	e3a00000 	mov	r0, #0
 830:	e8bd8070 	pop	{r4, r5, r6, pc}
 834:	000025ac 	andeq	r2, r0, ip, lsr #11

00000838 <ili9340_draw_pixel>:
 838:	e35000ef 	cmp	r0, #239	; 0xef
 83c:	93510d05 	cmpls	r1, #320	; 0x140
 840:	212fff1e 	bxcs	lr
 844:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 848:	e3a06000 	mov	r6, #0
 84c:	e3436f20 	movt	r6, #16160	; 0x3f20
 850:	e3a07502 	mov	r7, #8388608	; 0x800000
 854:	e1a05000 	mov	r5, r0
 858:	e3a0002a 	mov	r0, #42	; 0x2a
 85c:	e5867028 	str	r7, [r6, #40]	; 0x28
 860:	e1a04001 	mov	r4, r1
 864:	e1a08002 	mov	r8, r2
 868:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 86c:	e586701c 	str	r7, [r6, #28]
 870:	e1a00005 	mov	r0, r5
 874:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 878:	e1a00005 	mov	r0, r5
 87c:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 880:	e5867028 	str	r7, [r6, #40]	; 0x28
 884:	e3a0002b 	mov	r0, #43	; 0x2b
 888:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 88c:	e586701c 	str	r7, [r6, #28]
 890:	e1a00004 	mov	r0, r4
 894:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 898:	e1a00004 	mov	r0, r4
 89c:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 8a0:	e5867028 	str	r7, [r6, #40]	; 0x28
 8a4:	e3a0002c 	mov	r0, #44	; 0x2c
 8a8:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 8ac:	e586701c 	str	r7, [r6, #28]
 8b0:	e1a00008 	mov	r0, r8
 8b4:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
 8b8:	eafffffe 	b	0 <lib_bcm2835_spi_write>

000008bc <ili9340_putc>:
 8bc:	e350000a 	cmp	r0, #10
 8c0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8c4:	e1a04000 	mov	r4, r0
 8c8:	e24dd08c 	sub	sp, sp, #140	; 0x8c
 8cc:	0a00005b 	beq	a40 <ili9340_putc+0x184>
 8d0:	e350000d 	cmp	r0, #13
 8d4:	0a000052 	beq	a24 <ili9340_putc+0x168>
 8d8:	e3005000 	movw	r5, #0
 8dc:	e3500009 	cmp	r0, #9
 8e0:	e3405000 	movt	r5, #0
 8e4:	e1d560b2 	ldrh	r6, [r5, #2]
 8e8:	02866004 	addeq	r6, r6, #4
 8ec:	01c560b2 	strheq	r6, [r5, #2]
 8f0:	0a00004f 	beq	a34 <ili9340_putc+0x178>
 8f4:	e1d580b4 	ldrh	r8, [r5, #4]
 8f8:	e3001000 	movw	r1, #0
 8fc:	e3401000 	movt	r1, #0
 900:	e28d3008 	add	r3, sp, #8
 904:	e1d5c0b0 	ldrh	ip, [r5]
 908:	e2812b02 	add	r2, r1, #2048	; 0x800
 90c:	e6bfafb8 	rev16	sl, r8
 910:	e1d290b0 	ldrh	r9, [r2]
 914:	e6ffa07a 	uxth	sl, sl
 918:	e0811180 	add	r1, r1, r0, lsl #3
 91c:	e6bf0fb9 	rev16	r0, r9
 920:	e58dc000 	str	ip, [sp]
 924:	e6ff0070 	uxth	r0, r0
 928:	e1a0b18c 	lsl	fp, ip, #3
 92c:	e1a02186 	lsl	r2, r6, #3
 930:	e58d2004 	str	r2, [sp, #4]
 934:	e4d12001 	ldrb	r2, [r1], #1
 938:	e283e010 	add	lr, r3, #16
 93c:	e3120001 	tst	r2, #1
 940:	e1a0c00a 	mov	ip, sl
 944:	e1a020a2 	lsr	r2, r2, #1
 948:	11a0c000 	movne	ip, r0
 94c:	e0c3c0b2 	strh	ip, [r3], #2
 950:	e153000e 	cmp	r3, lr
 954:	1afffff8 	bne	93c <ili9340_putc+0x80>
 958:	e28d2088 	add	r2, sp, #136	; 0x88
 95c:	e1530002 	cmp	r3, r2
 960:	1afffff3 	bne	934 <ili9340_putc+0x78>
 964:	e3a07000 	mov	r7, #0
 968:	e3a0a502 	mov	sl, #8388608	; 0x800000
 96c:	e3437f20 	movt	r7, #16160	; 0x3f20
 970:	e6ffb07b 	uxth	fp, fp
 974:	e3a0002a 	mov	r0, #42	; 0x2a
 978:	e587a028 	str	sl, [r7, #40]	; 0x28
 97c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 980:	e587a01c 	str	sl, [r7, #28]
 984:	e1a0000b 	mov	r0, fp
 988:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 98c:	e28b0007 	add	r0, fp, #7
 990:	e1ddb0b4 	ldrh	fp, [sp, #4]
 994:	e6ff0070 	uxth	r0, r0
 998:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 99c:	e587a028 	str	sl, [r7, #40]	; 0x28
 9a0:	e3a0002b 	mov	r0, #43	; 0x2b
 9a4:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 9a8:	e587a01c 	str	sl, [r7, #28]
 9ac:	e1a0000b 	mov	r0, fp
 9b0:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 9b4:	e28b0007 	add	r0, fp, #7
 9b8:	e6ff0070 	uxth	r0, r0
 9bc:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 9c0:	e587a028 	str	sl, [r7, #40]	; 0x28
 9c4:	e3a0002c 	mov	r0, #44	; 0x2c
 9c8:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 9cc:	e587a01c 	str	sl, [r7, #28]
 9d0:	e3a01080 	mov	r1, #128	; 0x80
 9d4:	e28d0008 	add	r0, sp, #8
 9d8:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 9dc:	e1d530b2 	ldrh	r3, [r5, #2]
 9e0:	e3a02028 	mov	r2, #40	; 0x28
 9e4:	e59d1000 	ldr	r1, [sp]
 9e8:	e2833001 	add	r3, r3, #1
 9ec:	e0266192 	mla	r6, r2, r1, r6
 9f0:	e3002000 	movw	r2, #0
 9f4:	e6ff3073 	uxth	r3, r3
 9f8:	e3402000 	movt	r2, #0
 9fc:	e3530028 	cmp	r3, #40	; 0x28
 a00:	e1c530b2 	strh	r3, [r5, #2]
 a04:	e0823186 	add	r3, r2, r6, lsl #3
 a08:	e7824186 	str	r4, [r2, r6, lsl #3]
 a0c:	e1c390b4 	strh	r9, [r3, #4]
 a10:	e1c380b6 	strh	r8, [r3, #6]
 a14:	1a000006 	bne	a34 <ili9340_putc+0x178>
 a18:	e1d530b0 	ldrh	r3, [r5]
 a1c:	e3a02000 	mov	r2, #0
 a20:	ea00000a 	b	a50 <ili9340_putc+0x194>
 a24:	e3003000 	movw	r3, #0
 a28:	e3a02000 	mov	r2, #0
 a2c:	e3403000 	movt	r3, #0
 a30:	e1c320b2 	strh	r2, [r3, #2]
 a34:	e1a00004 	mov	r0, r4
 a38:	e28dd08c 	add	sp, sp, #140	; 0x8c
 a3c:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 a40:	e3005000 	movw	r5, #0
 a44:	e3a02000 	mov	r2, #0
 a48:	e3405000 	movt	r5, #0
 a4c:	e1d530b0 	ldrh	r3, [r5]
 a50:	e1c520b2 	strh	r2, [r5, #2]
 a54:	e2833001 	add	r3, r3, #1
 a58:	e6ff3073 	uxth	r3, r3
 a5c:	e1c530b0 	strh	r3, [r5]
 a60:	e353001e 	cmp	r3, #30
 a64:	1afffff2 	bne	a34 <ili9340_putc+0x178>
 a68:	ebfffdb3 	bl	13c <scroll>
 a6c:	e1d530b0 	ldrh	r3, [r5]
 a70:	e2433001 	sub	r3, r3, #1
 a74:	e1c530b0 	strh	r3, [r5]
 a78:	eaffffed 	b	a34 <ili9340_putc+0x178>

00000a7c <ili9340_puts>:
 a7c:	e92d4070 	push	{r4, r5, r6, lr}
 a80:	e1a04000 	mov	r4, r0
 a84:	e4d40001 	ldrb	r0, [r4], #1
 a88:	e3500000 	cmp	r0, #0
 a8c:	0a000007 	beq	ab0 <ili9340_puts+0x34>
 a90:	e3a05000 	mov	r5, #0
 a94:	e2855001 	add	r5, r5, #1
 a98:	ebfffffe 	bl	8bc <ili9340_putc>
 a9c:	e4d40001 	ldrb	r0, [r4], #1
 aa0:	e3500000 	cmp	r0, #0
 aa4:	1afffffa 	bne	a94 <ili9340_puts+0x18>
 aa8:	e1a00005 	mov	r0, r5
 aac:	e8bd8070 	pop	{r4, r5, r6, pc}
 ab0:	e1a05000 	mov	r5, r0
 ab4:	e1a00005 	mov	r0, r5
 ab8:	e8bd8070 	pop	{r4, r5, r6, pc}

00000abc <ili9340_write>:
 abc:	e92d4070 	push	{r4, r5, r6, lr}
 ac0:	e1a04000 	mov	r4, r0
 ac4:	e1a05000 	mov	r5, r0
 ac8:	e4d40001 	ldrb	r0, [r4], #1
 acc:	e3500000 	cmp	r0, #0
 ad0:	08bd8070 	popeq	{r4, r5, r6, pc}
 ad4:	e3510000 	cmp	r1, #0
 ad8:	08bd8070 	popeq	{r4, r5, r6, pc}
 adc:	e2811001 	add	r1, r1, #1
 ae0:	e0855001 	add	r5, r5, r1
 ae4:	ebfffffe 	bl	8bc <ili9340_putc>
 ae8:	e4d40001 	ldrb	r0, [r4], #1
 aec:	e3500000 	cmp	r0, #0
 af0:	08bd8070 	popeq	{r4, r5, r6, pc}
 af4:	e1550004 	cmp	r5, r4
 af8:	1afffff9 	bne	ae4 <ili9340_write+0x28>
 afc:	e8bd8070 	pop	{r4, r5, r6, pc}

00000b00 <ili9340_clear_line>:
 b00:	e350001e 	cmp	r0, #30
 b04:	812fff1e 	bxhi	lr
 b08:	eafffd3c 	b	0 <ili9340_clear_line.part.2>

00000b0c <ili9340_status>:
 b0c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 b10:	e3005000 	movw	r5, #0
 b14:	e3405000 	movt	r5, #0
 b18:	e24dd00c 	sub	sp, sp, #12
 b1c:	e59f6070 	ldr	r6, [pc, #112]	; b94 <ili9340_status+0x88>
 b20:	e1a04001 	mov	r4, r1
 b24:	e58d0004 	str	r0, [sp, #4]
 b28:	e3a0001d 	mov	r0, #29
 b2c:	e1d680b0 	ldrh	r8, [r6]
 b30:	e3a0b000 	mov	fp, #0
 b34:	e1d570b4 	ldrh	r7, [r5, #4]
 b38:	e1d5a0b2 	ldrh	sl, [r5, #2]
 b3c:	e1d590b0 	ldrh	r9, [r5]
 b40:	ebfffd2e 	bl	0 <ili9340_clear_line.part.2>
 b44:	e4d40001 	ldrb	r0, [r4], #1
 b48:	e59d3004 	ldr	r3, [sp, #4]
 b4c:	e150000b 	cmp	r0, fp
 b50:	e1c630b0 	strh	r3, [r6]
 b54:	e1c5b0b4 	strh	fp, [r5, #4]
 b58:	0a00000b 	beq	b8c <ili9340_status+0x80>
 b5c:	e28bb001 	add	fp, fp, #1
 b60:	ebfffffe 	bl	8bc <ili9340_putc>
 b64:	e4d40001 	ldrb	r0, [r4], #1
 b68:	e3500000 	cmp	r0, #0
 b6c:	1afffffa 	bne	b5c <ili9340_status+0x50>
 b70:	e1c5a0b2 	strh	sl, [r5, #2]
 b74:	e1a0000b 	mov	r0, fp
 b78:	e1c590b0 	strh	r9, [r5]
 b7c:	e1c680b0 	strh	r8, [r6]
 b80:	e1c570b4 	strh	r7, [r5, #4]
 b84:	e28dd00c 	add	sp, sp, #12
 b88:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 b8c:	e1a0b000 	mov	fp, r0
 b90:	eafffff6 	b	b70 <ili9340_status+0x64>
 b94:	00000800 	andeq	r0, r0, r0, lsl #16

00000b98 <ili9340_error>:
 b98:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 b9c:	e3006000 	movw	r6, #0
 ba0:	e3406000 	movt	r6, #0
 ba4:	e3a03000 	mov	r3, #0
 ba8:	e59f708c 	ldr	r7, [pc, #140]	; c3c <ili9340_error+0xa4>
 bac:	e1a05000 	mov	r5, r0
 bb0:	e1d680b4 	ldrh	r8, [r6, #4]
 bb4:	e3a04072 	mov	r4, #114	; 0x72
 bb8:	e1c630b4 	strh	r3, [r6, #4]
 bbc:	e3a03b3e 	mov	r3, #63488	; 0xf800
 bc0:	e1d790b0 	ldrh	r9, [r7]
 bc4:	e3a00045 	mov	r0, #69	; 0x45
 bc8:	e59fa070 	ldr	sl, [pc, #112]	; c40 <ili9340_error+0xa8>
 bcc:	e1c730b0 	strh	r3, [r7]
 bd0:	ea000000 	b	bd8 <ili9340_error+0x40>
 bd4:	e5fa4001 	ldrb	r4, [sl, #1]!
 bd8:	ebfffffe 	bl	8bc <ili9340_putc>
 bdc:	e3540000 	cmp	r4, #0
 be0:	e1a00004 	mov	r0, r4
 be4:	1afffffa 	bne	bd4 <ili9340_error+0x3c>
 be8:	e4d50001 	ldrb	r0, [r5], #1
 bec:	e3500000 	cmp	r0, #0
 bf0:	0a000004 	beq	c08 <ili9340_error+0x70>
 bf4:	e2844001 	add	r4, r4, #1
 bf8:	ebfffffe 	bl	8bc <ili9340_putc>
 bfc:	e4d50001 	ldrb	r0, [r5], #1
 c00:	e3500000 	cmp	r0, #0
 c04:	1afffffa 	bne	bf4 <ili9340_error+0x5c>
 c08:	e59fa034 	ldr	sl, [pc, #52]	; c44 <ili9340_error+0xac>
 c0c:	e3a0500a 	mov	r5, #10
 c10:	e3a0003e 	mov	r0, #62	; 0x3e
 c14:	ea000000 	b	c1c <ili9340_error+0x84>
 c18:	e5fa5001 	ldrb	r5, [sl, #1]!
 c1c:	ebfffffe 	bl	8bc <ili9340_putc>
 c20:	e3550000 	cmp	r5, #0
 c24:	e1a00005 	mov	r0, r5
 c28:	1afffffa 	bne	c18 <ili9340_error+0x80>
 c2c:	e1c790b0 	strh	r9, [r7]
 c30:	e1a00004 	mov	r0, r4
 c34:	e1c680b4 	strh	r8, [r6, #4]
 c38:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
 c3c:	00000800 	andeq	r0, r0, r0, lsl #16
 c40:	00000001 	andeq	r0, r0, r1
 c44:	00000001 	andeq	r0, r0, r1

00000c48 <ili9340_set_cursor>:
 c48:	e3500028 	cmp	r0, #40	; 0x28
 c4c:	e3003000 	movw	r3, #0
 c50:	e3403000 	movt	r3, #0
 c54:	83a00000 	movhi	r0, #0
 c58:	e351001e 	cmp	r1, #30
 c5c:	e1c300b2 	strh	r0, [r3, #2]
 c60:	83a01000 	movhi	r1, #0
 c64:	e1c310b0 	strh	r1, [r3]
 c68:	e12fff1e 	bx	lr

00000c6c <ili9340_save_cursor>:
 c6c:	e3002000 	movw	r2, #0
 c70:	e3003000 	movw	r3, #0
 c74:	e3402000 	movt	r2, #0
 c78:	e300c802 	movw	ip, #2050	; 0x802
 c7c:	e3403000 	movt	r3, #0
 c80:	e2821b02 	add	r1, r2, #2048	; 0x800
 c84:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 c88:	e1d1e0b0 	ldrh	lr, [r1]
 c8c:	e1d300b0 	ldrh	r0, [r3]
 c90:	e1d310b2 	ldrh	r1, [r3, #2]
 c94:	e182e0bc 	strh	lr, [r2, ip]
 c98:	e1d320b4 	ldrh	r2, [r3, #4]
 c9c:	e1c300b6 	strh	r0, [r3, #6]
 ca0:	e1c310b8 	strh	r1, [r3, #8]
 ca4:	e1c320ba 	strh	r2, [r3, #10]
 ca8:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

00000cac <ili9340_restore_cursor>:
 cac:	e3003000 	movw	r3, #0
 cb0:	e3002000 	movw	r2, #0
 cb4:	e3403000 	movt	r3, #0
 cb8:	e3000802 	movw	r0, #2050	; 0x802
 cbc:	e3402000 	movt	r2, #0
 cc0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 cc4:	e2821b02 	add	r1, r2, #2048	; 0x800
 cc8:	e1d3e0b6 	ldrh	lr, [r3, #6]
 ccc:	e19220b0 	ldrh	r2, [r2, r0]
 cd0:	e1d3c0b8 	ldrh	ip, [r3, #8]
 cd4:	e1d300ba 	ldrh	r0, [r3, #10]
 cd8:	e1c3e0b0 	strh	lr, [r3]
 cdc:	e1c3c0b2 	strh	ip, [r3, #2]
 ce0:	e1c300b4 	strh	r0, [r3, #4]
 ce4:	e1c120b0 	strh	r2, [r1]
 ce8:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

00000cec <ili9340_save_color>:
 cec:	e3003000 	movw	r3, #0
 cf0:	e3002000 	movw	r2, #0
 cf4:	e3403000 	movt	r3, #0
 cf8:	e3001802 	movw	r1, #2050	; 0x802
 cfc:	e3402000 	movt	r2, #0
 d00:	e2830b02 	add	r0, r3, #2048	; 0x800
 d04:	e1d2c0b4 	ldrh	ip, [r2, #4]
 d08:	e1d000b0 	ldrh	r0, [r0]
 d0c:	e1c2c0ba 	strh	ip, [r2, #10]
 d10:	e18300b1 	strh	r0, [r3, r1]
 d14:	e12fff1e 	bx	lr

00000d18 <ili9340_restore_color>:
 d18:	e3003000 	movw	r3, #0
 d1c:	e3002000 	movw	r2, #0
 d20:	e3403000 	movt	r3, #0
 d24:	e300c802 	movw	ip, #2050	; 0x802
 d28:	e3402000 	movt	r2, #0
 d2c:	e1d300ba 	ldrh	r0, [r3, #10]
 d30:	e2821b02 	add	r1, r2, #2048	; 0x800
 d34:	e19220bc 	ldrh	r2, [r2, ip]
 d38:	e1c300b4 	strh	r0, [r3, #4]
 d3c:	e1c120b0 	strh	r2, [r1]
 d40:	e12fff1e 	bx	lr

00000d44 <ili9340_set_fg_color>:
 d44:	e59f3004 	ldr	r3, [pc, #4]	; d50 <ili9340_set_fg_color+0xc>
 d48:	e1c300b0 	strh	r0, [r3]
 d4c:	e12fff1e 	bx	lr
 d50:	00000800 	andeq	r0, r0, r0, lsl #16

00000d54 <ili9340_set_bg_color>:
 d54:	e59fc06c 	ldr	ip, [pc, #108]	; dc8 <ili9340_set_bg_color+0x74>
 d58:	e3003000 	movw	r3, #0
 d5c:	e92d4010 	push	{r4, lr}
 d60:	e3a0e000 	mov	lr, #0
 d64:	e3403000 	movt	r3, #0
 d68:	e30945f8 	movw	r4, #38392	; 0x95f8
 d6c:	e1802800 	orr	r2, r0, r0, lsl #16
 d70:	e1c300b4 	strh	r0, [r3, #4]
 d74:	f5dcf068 	pld	[ip, #104]	; 0x68
 d78:	e28e1008 	add	r1, lr, #8
 d7c:	e1510004 	cmp	r1, r4
 d80:	e1a0e001 	mov	lr, r1
 d84:	e50c2020 	str	r2, [ip, #-32]	; 0xffffffe0
 d88:	e1a0300c 	mov	r3, ip
 d8c:	e50c201c 	str	r2, [ip, #-28]	; 0xffffffe4
 d90:	e2611c96 	rsb	r1, r1, #38400	; 0x9600
 d94:	e50c2018 	str	r2, [ip, #-24]	; 0xffffffe8
 d98:	e28cc020 	add	ip, ip, #32
 d9c:	e50c2034 	str	r2, [ip, #-52]	; 0xffffffcc
 da0:	e50c2030 	str	r2, [ip, #-48]	; 0xffffffd0
 da4:	e50c202c 	str	r2, [ip, #-44]	; 0xffffffd4
 da8:	e50c2028 	str	r2, [ip, #-40]	; 0xffffffd8
 dac:	e50c2024 	str	r2, [ip, #-36]	; 0xffffffdc
 db0:	1affffef 	bne	d74 <ili9340_set_bg_color+0x20>
 db4:	e0831101 	add	r1, r3, r1, lsl #2
 db8:	e4832004 	str	r2, [r3], #4
 dbc:	e1530001 	cmp	r3, r1
 dc0:	1afffffc 	bne	db8 <ili9340_set_bg_color+0x64>
 dc4:	e8bd8010 	pop	{r4, pc}
 dc8:	000025ac 	andeq	r2, r0, ip, lsr #11

00000dcc <ili9340_set_fg_bg_color>:
 dcc:	e59f2010 	ldr	r2, [pc, #16]	; de4 <ili9340_set_fg_bg_color+0x18>
 dd0:	e3003000 	movw	r3, #0
 dd4:	e3403000 	movt	r3, #0
 dd8:	e1c200b0 	strh	r0, [r2]
 ddc:	e1c310b4 	strh	r1, [r3, #4]
 de0:	e12fff1e 	bx	lr
 de4:	00000800 	andeq	r0, r0, r0, lsl #16

Disassembly of section .data:

00000000 <cp437_font>:
	...
   8:	b195817e 	orrslt	r8, r5, lr, ror r1
   c:	7e8195b1 	mcrvc	5, 4, r9, cr1, cr1, {5}
  10:	cfebff7e 	svcgt	0x00ebff7e
  14:	7effebcf 	vcvtvc.u32.f64	d30, d30, #2
  18:	7e3f1f0e 	cdpvc	15, 3, cr1, cr15, cr14, {0}
  1c:	000e1f3f 	andeq	r1, lr, pc, lsr pc
  20:	7f3e1c08 	svcvc	0x003e1c08
  24:	00081c3e 	andeq	r1, r8, lr, lsr ip
  28:	ffffba18 			; <UNDEFINED> instruction: 0xffffba18
  2c:	0018baff 			; <UNDEFINED> instruction: 0x0018baff
  30:	fffcb810 			; <UNDEFINED> instruction: 0xfffcb810
  34:	0010b8fc 			; <UNDEFINED> instruction: 0x0010b8fc
  38:	3c180000 	ldccc	0, cr0, [r8], {-0}
  3c:	0000183c 	andeq	r1, r0, ip, lsr r8
  40:	c3e7ffff 	mvngt	pc, #1020	; 0x3fc
  44:	ffffe7c3 			; <UNDEFINED> instruction: 0xffffe7c3
  48:	42663c00 	rsbmi	r3, r6, #0, 24
  4c:	003c6642 	eorseq	r6, ip, r2, asr #12
  50:	bd99c3ff 	ldclt	3, cr12, [r9, #1020]	; 0x3fc
  54:	ffc399bd 			; <UNDEFINED> instruction: 0xffc399bd
  58:	8888f870 	stmhi	r8, {r4, r5, r6, fp, ip, sp, lr, pc}
  5c:	0f077ffd 	svceq	0x00077ffd
  60:	f15f4e00 			; <UNDEFINED> instruction: 0xf15f4e00
  64:	004e5ff1 	strdeq	r5, [lr], #-241	; 0xffffff0f
  68:	7fffe0c0 	svcvc	0x00ffe0c0
  6c:	07070505 	streq	r0, [r7, -r5, lsl #10]
  70:	057fffc0 	ldrbeq	pc, [pc, #-4032]!	; fffff0b8 <buffer+0xffffcb2c>	; <UNPREDICTABLE>
  74:	3f7f6505 	svccc	0x007f6505
  78:	e73c5a99 			; <UNDEFINED> instruction: 0xe73c5a99
  7c:	995a3ce7 	ldmdbls	sl, {r0, r1, r2, r5, r6, r7, sl, fp, ip, sp}^
  80:	1c3e3e7f 	ldcne	14, cr3, [lr], #-508	; 0xfffffe04
  84:	0008081c 	andeq	r0, r8, ip, lsl r8
  88:	1c1c0808 	ldcne	8, cr0, [ip], {8}
  8c:	007f3e3e 	rsbseq	r3, pc, lr, lsr lr	; <UNPREDICTABLE>
  90:	ff662400 			; <UNDEFINED> instruction: 0xff662400
  94:	002466ff 	strdeq	r6, [r4], -pc	; <UNPREDICTABLE>
  98:	005f5f00 	subseq	r5, pc, r0, lsl #30
  9c:	005f5f00 	subseq	r5, pc, r0, lsl #30
  a0:	7f090f06 	svcvc	0x00090f06
  a4:	7f7f017f 	svcvc	0x007f017f
  a8:	a5bfda40 	ldrge	sp, [pc, #2624]!	; af0 <ili9340_write+0x34>
  ac:	020359fd 	andeq	r5, r3, #4145152	; 0x3f4000
  b0:	70707000 	rsbsvc	r7, r0, r0
  b4:	00707070 	rsbseq	r7, r0, r0, ror r0
  b8:	ffb69480 			; <UNDEFINED> instruction: 0xffb69480
  bc:	8094b6ff 			; <UNDEFINED> instruction: 0x8094b6ff
  c0:	7f060400 	svcvc	0x00060400
  c4:	0004067f 	andeq	r0, r4, pc, ror r6
  c8:	7f301000 	svcvc	0x00301000
  cc:	0010307f 	andseq	r3, r0, pc, ror r0
  d0:	2a080808 	bcs	2020f8 <buffer+0x1ffb6c>
  d4:	00081c3e 	andeq	r1, r8, lr, lsr ip
  d8:	2a3e1c08 	bcs	f87100 <buffer+0xf84b74>
  dc:	00080808 	andeq	r0, r8, r8, lsl #16
  e0:	20203c3c 	eorcs	r3, r0, ip, lsr ip
  e4:	00202020 	eoreq	r2, r0, r0, lsr #32
  e8:	083e1c08 	ldmdaeq	lr!, {r3, sl, fp, ip}
  ec:	081c3e08 	ldmdaeq	ip, {r3, r9, sl, fp, ip, sp}
  f0:	3e3c3830 	mrccc	8, 1, r3, cr12, cr0, {1}
  f4:	30383c3e 	eorscc	r3, r8, lr, lsr ip
  f8:	3e1e0e06 	cdpcc	14, 1, cr0, cr14, cr6, {0}
  fc:	060e1e3e 			; <UNDEFINED> instruction: 0x060e1e3e
	...
 108:	5f5f0600 	svcpl	0x005f0600
 10c:	00000006 	andeq	r0, r0, r6
 110:	00070700 	andeq	r0, r7, r0, lsl #14
 114:	00000707 	andeq	r0, r0, r7, lsl #14
 118:	147f7f14 	ldrbtne	r7, [pc], #-3860	; 120 <cp437_font+0x120>
 11c:	00147f7f 	andseq	r7, r4, pc, ror pc
 120:	6b6b2e24 	blvs	1acb9b8 <buffer+0x1ac942c>
 124:	0000123a 	andeq	r1, r0, sl, lsr r2
 128:	18306646 	ldmdane	r0!, {r1, r2, r6, r9, sl, sp, lr}
 12c:	0062660c 	rsbeq	r6, r2, ip, lsl #12
 130:	5d4f7a30 	vstrpl	s15, [pc, #-192]	; 78 <cp437_font+0x78>
 134:	00487a37 	subeq	r7, r8, r7, lsr sl
 138:	00030704 	andeq	r0, r3, r4, lsl #14
 13c:	00000000 	andeq	r0, r0, r0
 140:	633e1c00 	teqvs	lr, #0, 24
 144:	00000041 	andeq	r0, r0, r1, asr #32
 148:	3e634100 	powccs	f4, f3, f0
 14c:	0000001c 	andeq	r0, r0, ip, lsl r0
 150:	1c3e2a08 			; <UNDEFINED> instruction: 0x1c3e2a08
 154:	082a3e1c 	stmdaeq	sl!, {r2, r3, r4, r9, sl, fp, ip, sp}
 158:	3e3e0808 	cdpcc	8, 3, cr0, cr14, cr8, {0}
 15c:	00000808 	andeq	r0, r0, r8, lsl #16
 160:	60e08000 	rscvs	r8, r0, r0
 164:	00000000 	andeq	r0, r0, r0
 168:	08080808 	stmdaeq	r8, {r3, fp}
 16c:	00000808 	andeq	r0, r0, r8, lsl #16
 170:	60600000 	rsbvs	r0, r0, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	0c183060 	ldceq	0, cr3, [r8], {96}	; 0x60
 17c:	00010306 	andeq	r0, r1, r6, lsl #6
 180:	59717f3e 	ldmdbpl	r1!, {r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr}^
 184:	003e7f4d 	eorseq	r7, lr, sp, asr #30
 188:	7f7f4240 	svcvc	0x007f4240
 18c:	00004040 	andeq	r4, r0, r0, asr #32
 190:	49597362 	ldmdbmi	r9, {r1, r5, r6, r8, r9, ip, sp, lr}^
 194:	0000666f 	andeq	r6, r0, pc, ror #12
 198:	49496322 	stmdbmi	r9, {r1, r5, r8, r9, sp, lr}^
 19c:	0000367f 	andeq	r3, r0, pc, ror r6
 1a0:	53161c18 	tstpl	r6, #24, 24	; 0x1800
 1a4:	00507f7f 	subseq	r7, r0, pc, ror pc
 1a8:	45456727 	strbmi	r6, [r5, #-1831]	; 0xfffff8d9
 1ac:	0000397d 	andeq	r3, r0, sp, ror r9
 1b0:	494b7e3c 	stmdbmi	fp, {r2, r3, r4, r5, r9, sl, fp, ip, sp, lr}^
 1b4:	00003079 	andeq	r3, r0, r9, ror r0
 1b8:	79710303 	ldmdbvc	r1!, {r0, r1, r8, r9}^
 1bc:	0000070f 	andeq	r0, r0, pc, lsl #14
 1c0:	49497f36 	stmdbmi	r9, {r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr}^
 1c4:	0000367f 	andeq	r3, r0, pc, ror r6
 1c8:	69494f06 	stmdbvs	r9, {r1, r2, r8, r9, sl, fp, lr}^
 1cc:	00001e3f 	andeq	r1, r0, pc, lsr lr
 1d0:	66660000 	strbtvs	r0, [r6], -r0
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	66e68000 	strbtvs	r8, [r6], r0
 1dc:	00000000 	andeq	r0, r0, r0
 1e0:	63361c08 	teqvs	r6, #8, 24	; 0x800
 1e4:	00000041 	andeq	r0, r0, r1, asr #32
 1e8:	24242424 	strtcs	r2, [r4], #-1060	; 0xfffffbdc
 1ec:	00002424 	andeq	r2, r0, r4, lsr #8
 1f0:	36634100 	strbtcc	r4, [r3], -r0, lsl #2
 1f4:	0000081c 	andeq	r0, r0, ip, lsl r8
 1f8:	59510302 	ldmdbpl	r1, {r1, r8, r9}^
 1fc:	0000060f 	andeq	r0, r0, pc, lsl #12
 200:	5d417f3e 	stclpl	15, cr7, [r1, #-248]	; 0xffffff08
 204:	001e1f5d 	andseq	r1, lr, sp, asr pc
 208:	13137e7c 	tstne	r3, #124, 28	; 0x7c0
 20c:	00007c7e 	andeq	r7, r0, lr, ror ip
 210:	497f7f41 	ldmdbmi	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 214:	00367f49 	eorseq	r7, r6, r9, asr #30
 218:	41633e1c 	cmnmi	r3, ip, lsl lr
 21c:	00226341 	eoreq	r6, r2, r1, asr #6
 220:	417f7f41 	cmnmi	pc, r1, asr #30
 224:	001c3e63 	andseq	r3, ip, r3, ror #28
 228:	497f7f41 	ldmdbmi	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 22c:	0063415d 	rsbeq	r4, r3, sp, asr r1
 230:	497f7f41 	ldmdbmi	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 234:	0003011d 	andeq	r0, r3, sp, lsl r1
 238:	41633e1c 	cmnmi	r3, ip, lsl lr
 23c:	00727351 	rsbseq	r7, r2, r1, asr r3
 240:	08087f7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}
 244:	00007f7f 	andeq	r7, r0, pc, ror pc
 248:	7f7f4100 	svcvc	0x007f4100
 24c:	00000041 	andeq	r0, r0, r1, asr #32
 250:	41407030 	cmpmi	r0, r0, lsr r0
 254:	00013f7f 	andeq	r3, r1, pc, ror pc
 258:	087f7f41 	ldmdaeq	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 25c:	0063771c 	rsbeq	r7, r3, ip, lsl r7
 260:	417f7f41 	cmnmi	pc, r1, asr #30
 264:	00706040 	rsbseq	r6, r0, r0, asr #32
 268:	1c0e7f7f 	stcne	15, cr7, [lr], {127}	; 0x7f
 26c:	007f7f0e 	rsbseq	r7, pc, lr, lsl #30
 270:	0c067f7f 	stceq	15, cr7, [r6], {127}	; 0x7f
 274:	007f7f18 	rsbseq	r7, pc, r8, lsl pc	; <UNPREDICTABLE>
 278:	41633e1c 	cmnmi	r3, ip, lsl lr
 27c:	001c3e63 	andseq	r3, ip, r3, ror #28
 280:	497f7f41 	ldmdbmi	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 284:	00060f09 	andeq	r0, r6, r9, lsl #30
 288:	71213f1e 			; <UNDEFINED> instruction: 0x71213f1e
 28c:	00005e7f 	andeq	r5, r0, pc, ror lr
 290:	097f7f41 	ldmdbeq	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 294:	00667f19 	rsbeq	r7, r6, r9, lsl pc
 298:	594d6f26 	stmdbpl	sp, {r1, r2, r5, r8, r9, sl, fp, sp, lr}^
 29c:	00003273 	andeq	r3, r0, r3, ror r2
 2a0:	7f7f4103 	svcvc	0x007f4103
 2a4:	00000341 	andeq	r0, r0, r1, asr #6
 2a8:	40407f7f 	submi	r7, r0, pc, ror pc
 2ac:	00007f7f 	andeq	r7, r0, pc, ror pc
 2b0:	60603f1f 	rsbvs	r3, r0, pc, lsl pc
 2b4:	00001f3f 	andeq	r1, r0, pc, lsr pc
 2b8:	18307f7f 	ldmdane	r0!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}
 2bc:	007f7f30 	rsbseq	r7, pc, r0, lsr pc	; <UNPREDICTABLE>
 2c0:	183c6743 	ldmdane	ip!, {r0, r1, r6, r8, r9, sl, sp, lr}
 2c4:	0043673c 	subeq	r6, r3, ip, lsr r7
 2c8:	78784f07 	ldmdavc	r8!, {r0, r1, r2, r8, r9, sl, fp, lr}^
 2cc:	0000074f 	andeq	r0, r0, pc, asr #14
 2d0:	59716347 	ldmdbpl	r1!, {r0, r1, r2, r6, r8, r9, sp, lr}^
 2d4:	0073674d 	rsbseq	r6, r3, sp, asr #14
 2d8:	417f7f00 	cmnmi	pc, r0, lsl #30
 2dc:	00000041 	andeq	r0, r0, r1, asr #32
 2e0:	0c060301 	stceq	3, cr0, [r6], {1}
 2e4:	00603018 	rsbeq	r3, r0, r8, lsl r0
 2e8:	7f414100 	svcvc	0x00414100
 2ec:	0000007f 	andeq	r0, r0, pc, ror r0
 2f0:	03060c08 	movweq	r0, #27656	; 0x6c08
 2f4:	00080c06 	andeq	r0, r8, r6, lsl #24
 2f8:	80808080 	addhi	r8, r0, r0, lsl #1
 2fc:	80808080 	addhi	r8, r0, r0, lsl #1
 300:	07030000 	streq	r0, [r3, -r0]
 304:	00000004 	andeq	r0, r0, r4
 308:	54547420 	ldrbpl	r7, [r4], #-1056	; 0xfffffbe0
 30c:	0040783c 	subeq	r7, r0, ip, lsr r8
 310:	483f7f41 	ldmdami	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
 314:	00307848 	eorseq	r7, r0, r8, asr #16
 318:	44447c38 	strbmi	r7, [r4], #-3128	; 0xfffff3c8
 31c:	0000286c 	andeq	r2, r0, ip, ror #16
 320:	49487830 	stmdbmi	r8, {r4, r5, fp, ip, sp, lr}^
 324:	00407f3f 	subeq	r7, r0, pc, lsr pc
 328:	54547c38 	ldrbpl	r7, [r4], #-3128	; 0xfffff3c8
 32c:	0000185c 	andeq	r1, r0, ip, asr r8
 330:	497f7e48 	ldmdbmi	pc!, {r3, r6, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 334:	00000203 	andeq	r0, r0, r3, lsl #4
 338:	a4a4bc98 	strtge	fp, [r4], #3224	; 0xc98
 33c:	00047cf8 	strdeq	r7, [r4], -r8
 340:	087f7f41 	ldmdaeq	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 344:	00787c04 	rsbseq	r7, r8, r4, lsl #24
 348:	7d7d4400 	cfldrdvc	mvd4, [sp, #-0]
 34c:	00000040 	andeq	r0, r0, r0, asr #32
 350:	8080e060 	addhi	lr, r0, r0, rrx
 354:	00007dfd 	strdeq	r7, [r0], -sp
 358:	107f7f41 	rsbsne	r7, pc, r1, asr #30
 35c:	00446c38 	subeq	r6, r4, r8, lsr ip
 360:	7f7f4100 	svcvc	0x007f4100
 364:	00000040 	andeq	r0, r0, r0, asr #32
 368:	38187c7c 	ldmdacc	r8, {r2, r3, r4, r5, r6, sl, fp, ip, sp, lr}
 36c:	00787c1c 	rsbseq	r7, r8, ip, lsl ip
 370:	04047c7c 	streq	r7, [r4], #-3196	; 0xfffff384
 374:	0000787c 	andeq	r7, r0, ip, ror r8
 378:	44447c38 	strbmi	r7, [r4], #-3128	; 0xfffff3c8
 37c:	0000387c 	andeq	r3, r0, ip, ror r8
 380:	a4f8fc84 	ldrbtge	pc, [r8], #3204	; 0xc84	; <UNPREDICTABLE>
 384:	00183c24 	andseq	r3, r8, r4, lsr #24
 388:	a4243c18 	strtge	r3, [r4], #-3096	; 0xfffff3e8
 38c:	0084fcf8 	strdeq	pc, [r4], r8
 390:	4c787c44 	ldclmi	12, cr7, [r8], #-272	; 0xfffffef0
 394:	00181c04 	andseq	r1, r8, r4, lsl #24
 398:	54545c48 	ldrbpl	r5, [r4], #-3144	; 0xfffff3b8
 39c:	00002474 	andeq	r2, r0, r4, ror r4
 3a0:	7f3e0400 	svcvc	0x003e0400
 3a4:	00002444 	andeq	r2, r0, r4, asr #8
 3a8:	40407c3c 	submi	r7, r0, ip, lsr ip
 3ac:	00407c3c 	subeq	r7, r0, ip, lsr ip
 3b0:	60603c1c 	rsbvs	r3, r0, ip, lsl ip
 3b4:	00001c3c 	andeq	r1, r0, ip, lsr ip
 3b8:	38707c3c 	ldmdacc	r0!, {r2, r3, r4, r5, sl, fp, ip, sp, lr}^
 3bc:	003c7c70 	eorseq	r7, ip, r0, ror ip
 3c0:	10386c44 	eorsne	r6, r8, r4, asr #24
 3c4:	00446c38 	subeq	r6, r4, r8, lsr ip
 3c8:	a0a0bc9c 	umlalge	fp, r0, ip, ip
 3cc:	00007cfc 	strdeq	r7, [r0], -ip
 3d0:	5c74644c 	cfldrdpl	mvd6, [r4], #-304	; 0xfffffed0
 3d4:	0000644c 	andeq	r6, r0, ip, asr #8
 3d8:	773e0808 	ldrvc	r0, [lr, -r8, lsl #16]!
 3dc:	00004141 	andeq	r4, r0, r1, asr #2
 3e0:	77000000 	strvc	r0, [r0, -r0]
 3e4:	00000077 	andeq	r0, r0, r7, ror r0
 3e8:	3e774141 	rpwccsm	f4, f7, f1
 3ec:	00000808 	andeq	r0, r0, r8, lsl #16
 3f0:	03010302 	movweq	r0, #4866	; 0x1302
 3f4:	00010302 	andeq	r0, r1, r2, lsl #6
 3f8:	464c7870 			; <UNDEFINED> instruction: 0x464c7870
 3fc:	0070784c 	rsbseq	r7, r0, ip, asr #16
 400:	b1919f0e 	orrslt	r9, r1, lr, lsl #30
 404:	00004afb 	strdeq	r4, [r0], -fp
 408:	40407a3a 	submi	r7, r0, sl, lsr sl
 40c:	00407a7a 	subeq	r7, r0, sl, ror sl
 410:	55547c38 	ldrbpl	r7, [r4, #-3128]	; 0xfffff3c8
 414:	0000195d 	andeq	r1, r0, sp, asr r9
 418:	55752302 	ldrbpl	r2, [r5, #-770]!	; 0xfffffcfe
 41c:	427b7d55 	rsbsmi	r7, fp, #5440	; 0x1540
 420:	54547521 	ldrbpl	r7, [r4], #-1313	; 0xfffffadf
 424:	0040797d 	subeq	r7, r0, sp, ror r9
 428:	54557521 	ldrbpl	r7, [r5], #-1313	; 0xfffffadf
 42c:	0040787c 	subeq	r7, r0, ip, ror r8
 430:	57577420 	ldrbpl	r7, [r7, -r0, lsr #8]
 434:	0040787c 	subeq	r7, r0, ip, ror r8
 438:	a4a43c18 	strtge	r3, [r4], #3096	; 0xc18
 43c:	000040e4 	andeq	r4, r0, r4, ror #1
 440:	557d3b02 	ldrbpl	r3, [sp, #-2818]!	; 0xfffff4fe
 444:	021b5d55 	andseq	r5, fp, #5440	; 0x1540
 448:	54547d39 	ldrbpl	r7, [r4], #-3385	; 0xfffff2c7
 44c:	0000195d 	andeq	r1, r0, sp, asr r9
 450:	54557d39 	ldrbpl	r7, [r5], #-3385	; 0xfffff2c7
 454:	0000185c 	andeq	r1, r0, ip, asr r8
 458:	7c7c4501 	cfldr64vc	mvdx4, [ip], #-4
 45c:	00000141 	andeq	r0, r0, r1, asr #2
 460:	7d450302 	stclvc	3, cr0, [r5, #-8]
 464:	0002437d 	andeq	r4, r2, sp, ror r3
 468:	7c7d4501 	cfldr64vc	mvdx4, [sp], #-4
 46c:	00000040 	andeq	r0, r0, r0, asr #32
 470:	12167d79 	andsne	r7, r6, #7744	; 0x1e40
 474:	00797d16 	rsbseq	r7, r9, r6, lsl sp
 478:	2b2b7870 	blcs	ade640 <buffer+0xadc0b4>
 47c:	00007078 	andeq	r7, r0, r8, ror r0
 480:	557c7c44 	ldrbpl	r7, [ip, #-3140]!	; 0xfffff3bc
 484:	00004555 	andeq	r4, r0, r5, asr r5
 488:	54547420 	ldrbpl	r7, [r4], #-1056	; 0xfffffbe0
 48c:	54547c7c 	ldrbpl	r7, [r4], #-3196	; 0xfffff384
 490:	090b7e7c 	stmdbeq	fp, {r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr}
 494:	00497f7f 	subeq	r7, r9, pc, ror pc
 498:	49497b32 	stmdbmi	r9, {r1, r4, r5, r8, r9, fp, ip, sp, lr}^
 49c:	0000327b 	andeq	r3, r0, fp, ror r2
 4a0:	48487a32 	stmdami	r8, {r1, r4, r5, r9, fp, ip, sp, lr}^
 4a4:	0000327a 	andeq	r3, r0, sl, ror r2
 4a8:	484a7a32 	stmdami	sl, {r1, r4, r5, r9, fp, ip, sp, lr}^
 4ac:	00003078 	andeq	r3, r0, r8, ror r0
 4b0:	41417b3a 	cmpmi	r1, sl, lsr fp
 4b4:	00407a7b 	subeq	r7, r0, fp, ror sl
 4b8:	40427a3a 	submi	r7, r2, sl, lsr sl
 4bc:	00407878 	subeq	r7, r0, r8, ror r8
 4c0:	a0a0ba9a 	umlalge	fp, r0, sl, sl
 4c4:	00007afa 	strdeq	r7, [r0], -sl
 4c8:	663c1901 	ldrtvs	r1, [ip], -r1, lsl #18
 4cc:	01193c66 	tsteq	r9, r6, ror #24
 4d0:	40407d3d 	submi	r7, r0, sp, lsr sp
 4d4:	00003d7d 	andeq	r3, r0, sp, ror sp
 4d8:	e7243c18 			; <UNDEFINED> instruction: 0xe7243c18
 4dc:	002424e7 	eoreq	r2, r4, r7, ror #9
 4e0:	497f7e68 	ldmdbmi	pc!, {r3, r5, r6, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 4e4:	00206643 	eoreq	r6, r0, r3, asr #12
 4e8:	fcfc2f2b 	ldc2l	15, cr2, [ip], #172	; 0xac
 4ec:	00002b2f 	andeq	r2, r0, pc, lsr #22
 4f0:	0909ffff 	stmdbeq	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 4f4:	a0f8f62f 	rscsge	pc, r8, pc, lsr #12
 4f8:	fe88c040 	cdp2	0, 8, cr12, cr8, cr0, {2}
 4fc:	0203097f 	andeq	r0, r3, #2080768	; 0x1fc000
 500:	55547420 	ldrbpl	r7, [r4, #-1056]	; 0xfffffbe0
 504:	0040797d 	subeq	r7, r0, sp, ror r9
 508:	7d7d4400 	cfldrdvc	mvd4, [sp, #-0]
 50c:	00000041 	andeq	r0, r0, r1, asr #32
 510:	4a487830 	bmi	121e5d8 <buffer+0x121c04c>
 514:	0000327a 	andeq	r3, r0, sl, ror r2
 518:	42407838 	submi	r7, r0, #56, 16	; 0x380000
 51c:	00407a7a 	subeq	r7, r0, sl, ror sl
 520:	0a0a7a7a 	beq	29ef10 <buffer+0x29c984>
 524:	0000707a 	andeq	r7, r0, sl, ror r0
 528:	31197d7d 	tstcc	r9, sp, ror sp
 52c:	00007d7d 	andeq	r7, r0, sp, ror sp
 530:	292f2600 	stmdbcs	pc!, {r9, sl, sp}	; <UNPREDICTABLE>
 534:	00282f2f 	eoreq	r2, r8, pc, lsr #30
 538:	292f2600 	stmdbcs	pc!, {r9, sl, sp}	; <UNPREDICTABLE>
 53c:	0000262f 	andeq	r2, r0, pc, lsr #12
 540:	454d7830 	strbmi	r7, [sp, #-2096]	; 0xfffff7d0
 544:	00002060 	andeq	r2, r0, r0, rrx
 548:	08083838 	stmdaeq	r8, {r3, r4, r5, fp, ip, sp}
 54c:	00000808 	andeq	r0, r0, r8, lsl #16
 550:	08080808 	stmdaeq	r8, {r3, fp}
 554:	00003838 	andeq	r3, r0, r8, lsr r8
 558:	18306f4f 	ldmdane	r0!, {r0, r1, r2, r3, r6, r8, r9, sl, fp, sp, lr}
 55c:	91bbeecc 			; <UNDEFINED> instruction: 0x91bbeecc
 560:	18306f4f 	ldmdane	r0!, {r0, r1, r2, r3, r6, r8, r9, sl, fp, sp, lr}
 564:	f9fb766c 			; <UNDEFINED> instruction: 0xf9fb766c
 568:	7b000000 	blvc	570 <cp437_font+0x570>
 56c:	0000007b 	andeq	r0, r0, fp, ror r0
 570:	22361c08 	eorscs	r1, r6, #8, 24	; 0x800
 574:	22361c08 	eorscs	r1, r6, #8, 24	; 0x800
 578:	081c3622 	ldmdaeq	ip, {r1, r5, r9, sl, ip, sp}
 57c:	081c3622 	ldmdaeq	ip, {r1, r5, r9, sl, ip, sp}
 580:	005500aa 	subseq	r0, r5, sl, lsr #1
 584:	005500aa 	subseq	r0, r5, sl, lsr #1
 588:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
 58c:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
 590:	77aaffdd 	sbfxvc	pc, sp, #31, #11
 594:	77ffaadd 	ubfxvc	sl, sp, #21, #32
 598:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 59c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 5a0:	ff101010 			; <UNDEFINED> instruction: 0xff101010
 5a4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 5a8:	ff141414 			; <UNDEFINED> instruction: 0xff141414
 5ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 5b0:	ffff1010 			; <UNDEFINED> instruction: 0xffff1010
 5b4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
 5b8:	f0f01010 			; <UNDEFINED> instruction: 0xf0f01010
 5bc:	00f0f010 	rscseq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
 5c0:	fc141414 	ldc2	4, cr1, [r4], {20}
 5c4:	000000fc 	strdeq	r0, [r0], -ip
 5c8:	f7f71414 			; <UNDEFINED> instruction: 0xf7f71414
 5cc:	00ffff00 	rscseq	pc, pc, r0, lsl #30
 5d0:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
 5d4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
 5d8:	f4f41414 			; <UNDEFINED> instruction: 0xf4f41414
 5dc:	00fcfc04 	rscseq	pc, ip, r4, lsl #24
 5e0:	17171414 			; <UNDEFINED> instruction: 0x17171414
 5e4:	001f1f10 	andseq	r1, pc, r0, lsl pc	; <UNPREDICTABLE>
 5e8:	1f1f1010 	svcne	0x001f1010
 5ec:	001f1f10 	andseq	r1, pc, r0, lsl pc	; <UNPREDICTABLE>
 5f0:	1f141414 	svcne	0x00141414
 5f4:	0000001f 	andeq	r0, r0, pc, lsl r0
 5f8:	f0101010 			; <UNDEFINED> instruction: 0xf0101010
 5fc:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 600:	1f000000 	svcne	0x00000000
 604:	1010101f 	andsne	r1, r0, pc, lsl r0
 608:	1f101010 	svcne	0x00101010
 60c:	1010101f 	andsne	r1, r0, pc, lsl r0
 610:	f0101010 			; <UNDEFINED> instruction: 0xf0101010
 614:	101010f0 	ldrshne	r1, [r0], -r0
 618:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 61c:	101010ff 	ldrshne	r1, [r0], -pc	; <UNPREDICTABLE>
 620:	10101010 	andsne	r1, r0, r0, lsl r0
 624:	10101010 	andsne	r1, r0, r0, lsl r0
 628:	ff101010 			; <UNDEFINED> instruction: 0xff101010
 62c:	101010ff 	ldrshne	r1, [r0], -pc	; <UNPREDICTABLE>
 630:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 634:	141414ff 	ldrne	r1, [r4], #-1279	; 0xfffffb01
 638:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
 63c:	10ffff00 	rscsne	pc, pc, r0, lsl #30
 640:	1f1f0000 	svcne	0x001f0000
 644:	14171710 	ldrne	r1, [r7], #-1808	; 0xfffff8f0
 648:	fcfc0000 	ldc2l	0, cr0, [ip]
 64c:	14f4f404 	ldrbtne	pc, [r4], #1028	; 0x404	; <UNPREDICTABLE>
 650:	17171414 			; <UNDEFINED> instruction: 0x17171414
 654:	14171710 	ldrne	r1, [r7], #-1808	; 0xfffff8f0
 658:	f4f41414 			; <UNDEFINED> instruction: 0xf4f41414
 65c:	14f4f404 	ldrbtne	pc, [r4], #1028	; 0x404	; <UNPREDICTABLE>
 660:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
 664:	14f7f700 	ldrbtne	pc, [r7], #1792	; 0x700	; <UNPREDICTABLE>
 668:	14141414 	ldrne	r1, [r4], #-1044	; 0xfffffbec
 66c:	14141414 	ldrne	r1, [r4], #-1044	; 0xfffffbec
 670:	f7f71414 			; <UNDEFINED> instruction: 0xf7f71414
 674:	14f7f700 	ldrbtne	pc, [r7], #1792	; 0x700	; <UNPREDICTABLE>
 678:	17141414 			; <UNDEFINED> instruction: 0x17141414
 67c:	14141417 	ldrne	r1, [r4], #-1047	; 0xfffffbe9
 680:	1f1f1010 	svcne	0x001f1010
 684:	101f1f10 	andsne	r1, pc, r0, lsl pc	; <UNPREDICTABLE>
 688:	f4141414 			; <UNDEFINED> instruction: 0xf4141414
 68c:	141414f4 	ldrne	r1, [r4], #-1268	; 0xfffffb0c
 690:	f0f01010 			; <UNDEFINED> instruction: 0xf0f01010
 694:	10f0f010 	rscsne	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
 698:	1f1f0000 	svcne	0x001f0000
 69c:	101f1f10 	andsne	r1, pc, r0, lsl pc	; <UNPREDICTABLE>
 6a0:	1f000000 	svcne	0x00000000
 6a4:	1414141f 	ldrne	r1, [r4], #-1055	; 0xfffffbe1
 6a8:	fc000000 	stc2	0, cr0, [r0], {-0}
 6ac:	141414fc 	ldrne	r1, [r4], #-1276	; 0xfffffb04
 6b0:	f0f00000 			; <UNDEFINED> instruction: 0xf0f00000
 6b4:	10f0f010 	rscsne	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
 6b8:	ffff1010 			; <UNDEFINED> instruction: 0xffff1010
 6bc:	10ffff10 	rscsne	pc, pc, r0, lsl pc	; <UNPREDICTABLE>
 6c0:	ff141414 			; <UNDEFINED> instruction: 0xff141414
 6c4:	141414ff 	ldrne	r1, [r4], #-1279	; 0xfffffb01
 6c8:	1f101010 	svcne	0x00101010
 6cc:	0000001f 	andeq	r0, r0, pc, lsl r0
 6d0:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
 6d4:	101010f0 	ldrshne	r1, [r0], -r0
 6d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 6dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 6e0:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
 6e4:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
 6e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
 6f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 6f8:	0f0f0f0f 	svceq	0x000f0f0f
 6fc:	0f0f0f0f 	svceq	0x000f0f0f
 700:	6c447c38 	mcrrvs	12, 3, r7, r4, cr8
 704:	00446c38 	subeq	r6, r4, r8, lsr ip
 708:	2a2afefc 	bcs	ac0300 <buffer+0xabdd74>
 70c:	0000143e 	andeq	r1, r0, lr, lsr r4
 710:	02027e7e 	andeq	r7, r2, #2016	; 0x7e0
 714:	00000606 	andeq	r0, r0, r6, lsl #12
 718:	027e7e02 	rsbseq	r7, lr, #2, 28
 71c:	00027e7e 	andeq	r7, r2, lr, ror lr
 720:	495d7763 	ldmdbmi	sp, {r0, r1, r5, r6, r8, r9, sl, ip, sp, lr}^
 724:	00006363 	andeq	r6, r0, r3, ror #6
 728:	7c447c38 	mcrrvc	12, 3, r7, r4, cr8
 72c:	0004043c 	andeq	r0, r4, ip, lsr r4
 730:	207efe80 	rsbscs	pc, lr, r0, lsl #29
 734:	001e3e20 	andseq	r3, lr, r0, lsr #28
 738:	7e020604 	cfmadd32vc	mvax0, mvfx0, mvfx2, mvfx4
 73c:	0002067c 	andeq	r0, r2, ip, ror r6
 740:	e7e7bd99 			; <UNDEFINED> instruction: 0xe7e7bd99
 744:	000099bd 			; <UNDEFINED> instruction: 0x000099bd
 748:	496b3e1c 	stmdbmi	fp!, {r2, r3, r4, r9, sl, fp, ip, sp}^
 74c:	001c3e6b 	andseq	r3, ip, fp, ror #28
 750:	01737e4c 	cmneq	r3, ip, asr #28
 754:	004c7e73 	subeq	r7, ip, r3, ror lr
 758:	4f4a7830 	svcmi	0x004a7830
 75c:	0000397d 	andeq	r3, r0, sp, ror r9
 760:	3c243c18 	stccc	12, cr3, [r4], #-96	; 0xffffffa0
 764:	183c243c 	ldmdane	ip!, {r2, r3, r4, r5, sl, sp}
 768:	3c64fc98 	stclcc	12, cr15, [r4], #-608	; 0xfffffda0
 76c:	183d273e 	ldmdane	sp!, {r1, r2, r3, r4, r5, r8, r9, sl, sp}
 770:	496b3e1c 	stmdbmi	fp!, {r2, r3, r4, r9, sl, fp, ip, sp}^
 774:	00000049 	andeq	r0, r0, r9, asr #32
 778:	01017f7e 	tsteq	r1, lr, ror pc
 77c:	00007e7f 	andeq	r7, r0, pc, ror lr
 780:	2a2a2a2a 	bcs	a8b030 <buffer+0xa88aa4>
 784:	00002a2a 	andeq	r2, r0, sl, lsr #20
 788:	5f5f4444 	svcpl	0x005f4444
 78c:	00004444 	andeq	r4, r0, r4, asr #8
 790:	4e5b5140 	rdfmiem	f5, f3, f0
 794:	00004044 	andeq	r4, r0, r4, asr #32
 798:	5b4e4440 	blpl	13918a0 <buffer+0x138f314>
 79c:	00004051 	andeq	r4, r0, r1, asr r0
 7a0:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
 7a4:	060701ff 			; <UNDEFINED> instruction: 0x060701ff
 7a8:	ff80e060 			; <UNDEFINED> instruction: 0xff80e060
 7ac:	0000007f 	andeq	r0, r0, pc, ror r0
 7b0:	6b6b0808 	blvs	1ac27d8 <buffer+0x1ac024c>
 7b4:	00000808 	andeq	r0, r0, r8, lsl #16
 7b8:	36123624 	ldrcc	r3, [r2], -r4, lsr #12
 7bc:	00123624 	andseq	r3, r2, r4, lsr #12
 7c0:	090f0600 	stmdbeq	pc, {r9, sl}	; <UNPREDICTABLE>
 7c4:	0000060f 	andeq	r0, r0, pc, lsl #12
 7c8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 7cc:	00000018 	andeq	r0, r0, r8, lsl r0
 7d0:	10000000 	andne	r0, r0, r0
 7d4:	00000010 	andeq	r0, r0, r0, lsl r0
 7d8:	c0703010 	rsbsgt	r3, r0, r0, lsl r0
 7dc:	0101ffff 	strdeq	pc, [r1, -pc]
 7e0:	011f1f00 	tsteq	pc, r0, lsl #30
 7e4:	00001e1f 	andeq	r1, r0, pc, lsl lr
 7e8:	171d1900 	ldrne	r1, [sp, -r0, lsl #18]
 7ec:	00000012 	andeq	r0, r0, r2, lsl r0
 7f0:	3c3c0000 	ldccc	0, cr0, [ip], #-0
 7f4:	00003c3c 	andeq	r3, r0, ip, lsr ip
	...

00000800 <cur_fore>:
 800:	 			; <UNDEFINED> instruction: 0xffffffff

00000802 <saved_fore>:
 802:	Address 0x0000000000000802 is out of bounds.


Disassembly of section .bss:

00000000 <current_y>:
	...

00000002 <current_x>:
	...

00000004 <cur_back>:
	...

00000006 <saved_y>:
	...

00000008 <saved_x>:
	...

0000000a <saved_back>:
	...

0000000c <shadow_ram>:
	...

0000258c <buffer>:
	...

Disassembly of section .rodata.str1.4:

00000000 <.LC0>:
   0:	6f727245 	svcvs	0x00727245
   4:	003c2072 	eorseq	r2, ip, r2, ror r0

00000008 <.LC1>:
   8:	Address 0x0000000000000008 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


mcp23s08.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mcp23s08_reg_read>:
   0:	e92d4010 	push	{r4, lr}
   4:	e24dd008 	sub	sp, sp, #8
   8:	e5d03001 	ldrb	r3, [r0, #1]
   c:	e5d04000 	ldrb	r4, [r0]
  10:	e1a03083 	lsl	r3, r3, #1
  14:	e5cd1005 	strb	r1, [sp, #5]
  18:	e3540002 	cmp	r4, #2
  1c:	e3833041 	orr	r3, r3, #65	; 0x41
  20:	e5cd3004 	strb	r3, [sp, #4]
  24:	0a000013 	beq	78 <mcp23s08_reg_read+0x78>
  28:	e5901004 	ldr	r1, [r0, #4]
  2c:	e30b0280 	movw	r0, #45696	; 0xb280
  30:	e3400ee6 	movt	r0, #3814	; 0xee6
  34:	e2044003 	and	r4, r4, #3
  38:	ebfffffe 	bl	0 <__aeabi_uidiv>
  3c:	e3a02901 	mov	r2, #16384	; 0x4000
  40:	e30f3ffe 	movw	r3, #65534	; 0xfffe
  44:	e3432f20 	movt	r2, #16160	; 0x3f20
  48:	e0033000 	and	r3, r3, r0
  4c:	e3a01003 	mov	r1, #3
  50:	e28d0004 	add	r0, sp, #4
  54:	e5823008 	str	r3, [r2, #8]
  58:	e5923000 	ldr	r3, [r2]
  5c:	e3c33003 	bic	r3, r3, #3
  60:	e1834004 	orr	r4, r3, r4
  64:	e5824000 	str	r4, [r2]
  68:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfern>
  6c:	e5dd0006 	ldrb	r0, [sp, #6]
  70:	e28dd008 	add	sp, sp, #8
  74:	e8bd8010 	pop	{r4, pc}
  78:	e1d000bc 	ldrh	r0, [r0, #12]
  7c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
  80:	e28d0004 	add	r0, sp, #4
  84:	e3a01003 	mov	r1, #3
  88:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_transfern>
  8c:	e5dd0006 	ldrb	r0, [sp, #6]
  90:	e28dd008 	add	sp, sp, #8
  94:	e8bd8010 	pop	{r4, pc}

00000098 <mcp23s08_reg_write>:
  98:	e92d4010 	push	{r4, lr}
  9c:	e24dd008 	sub	sp, sp, #8
  a0:	e5d03001 	ldrb	r3, [r0, #1]
  a4:	e5d04000 	ldrb	r4, [r0]
  a8:	e1a03083 	lsl	r3, r3, #1
  ac:	e5cd1005 	strb	r1, [sp, #5]
  b0:	e3540002 	cmp	r4, #2
  b4:	e5cd2006 	strb	r2, [sp, #6]
  b8:	e3833040 	orr	r3, r3, #64	; 0x40
  bc:	e5cd3004 	strb	r3, [sp, #4]
  c0:	0a000015 	beq	11c <mcp23s08_reg_write+0x84>
  c4:	e5901004 	ldr	r1, [r0, #4]
  c8:	e30b0280 	movw	r0, #45696	; 0xb280
  cc:	e3400ee6 	movt	r0, #3814	; 0xee6
  d0:	e2044003 	and	r4, r4, #3
  d4:	ebfffffe 	bl	0 <__aeabi_uidiv>
  d8:	e3a03901 	mov	r3, #16384	; 0x4000
  dc:	e30f2ffe 	movw	r2, #65534	; 0xfffe
  e0:	e3433f20 	movt	r3, #16160	; 0x3f20
  e4:	e0022000 	and	r2, r2, r0
  e8:	e3a01003 	mov	r1, #3
  ec:	e28d0004 	add	r0, sp, #4
  f0:	e5832008 	str	r2, [r3, #8]
  f4:	e5932000 	ldr	r2, [r3]
  f8:	e3c22003 	bic	r2, r2, #3
  fc:	e1824004 	orr	r4, r2, r4
 100:	e5834000 	str	r4, [r3]
 104:	e5932000 	ldr	r2, [r3]
 108:	e3c2200c 	bic	r2, r2, #12
 10c:	e5832000 	str	r2, [r3]
 110:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 114:	e28dd008 	add	sp, sp, #8
 118:	e8bd8010 	pop	{r4, pc}
 11c:	e1d000bc 	ldrh	r0, [r0, #12]
 120:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 124:	e3a01003 	mov	r1, #3
 128:	e28d0004 	add	r0, sp, #4
 12c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 130:	e28dd008 	add	sp, sp, #8
 134:	e8bd8010 	pop	{r4, pc}

00000138 <mcp23s08_start>:
 138:	e5902004 	ldr	r2, [r0, #4]
 13c:	e92d4010 	push	{r4, lr}
 140:	e3520000 	cmp	r2, #0
 144:	e5d03001 	ldrb	r3, [r0, #1]
 148:	e1a04000 	mov	r4, r0
 14c:	e2033003 	and	r3, r3, #3
 150:	e5c03001 	strb	r3, [r0, #1]
 154:	1a000011 	bne	1a0 <mcp23s08_start+0x68>
 158:	e3083480 	movw	r3, #33920	; 0x8480
 15c:	e340301e 	movt	r3, #30
 160:	e5803004 	str	r3, [r0, #4]
 164:	e5d43000 	ldrb	r3, [r4]
 168:	e3530001 	cmp	r3, #1
 16c:	9a000012 	bls	1bc <mcp23s08_start+0x84>
 170:	e3a03002 	mov	r3, #2
 174:	e5c43000 	strb	r3, [r4]
 178:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
 17c:	e5940004 	ldr	r0, [r4, #4]
 180:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
 184:	e1c400bc 	strh	r0, [r4, #12]
 188:	e1a00004 	mov	r0, r4
 18c:	e3a02008 	mov	r2, #8
 190:	e3a01005 	mov	r1, #5
 194:	ebfffffe 	bl	98 <mcp23s08_reg_write>
 198:	e3a00001 	mov	r0, #1
 19c:	e8bd8010 	pop	{r4, pc}
 1a0:	e3093680 	movw	r3, #38528	; 0x9680
 1a4:	e3403098 	movt	r3, #152	; 0x98
 1a8:	e1520003 	cmp	r2, r3
 1ac:	85803004 	strhi	r3, [r0, #4]
 1b0:	e5d43000 	ldrb	r3, [r4]
 1b4:	e3530001 	cmp	r3, #1
 1b8:	8affffec 	bhi	170 <mcp23s08_start+0x38>
 1bc:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
 1c0:	eafffff0 	b	188 <mcp23s08_start+0x50>

000001c4 <mcp23s08_gpio_fsel>:
 1c4:	e92d4070 	push	{r4, r5, r6, lr}
 1c8:	e1a05001 	mov	r5, r1
 1cc:	e1a06002 	mov	r6, r2
 1d0:	e3a01000 	mov	r1, #0
 1d4:	e1a04000 	mov	r4, r0
 1d8:	ebfffffe 	bl	0 <mcp23s08_reg_read>
 1dc:	e3560000 	cmp	r6, #0
 1e0:	e3a01000 	mov	r1, #0
 1e4:	01c00005 	biceq	r0, r0, r5
 1e8:	11800005 	orrne	r0, r0, r5
 1ec:	e6ef2070 	uxtb	r2, r0
 1f0:	e1a00004 	mov	r0, r4
 1f4:	e8bd4070 	pop	{r4, r5, r6, lr}
 1f8:	eafffffe 	b	98 <mcp23s08_reg_write>

000001fc <mcp23s08_gpio_set>:
 1fc:	e92d4070 	push	{r4, r5, r6, lr}
 200:	e1a04001 	mov	r4, r1
 204:	e3a0100a 	mov	r1, #10
 208:	e1a05000 	mov	r5, r0
 20c:	ebfffffe 	bl	0 <mcp23s08_reg_read>
 210:	e1802004 	orr	r2, r0, r4
 214:	e3a01009 	mov	r1, #9
 218:	e1a00005 	mov	r0, r5
 21c:	e6ef2072 	uxtb	r2, r2
 220:	e8bd4070 	pop	{r4, r5, r6, lr}
 224:	eafffffe 	b	98 <mcp23s08_reg_write>

00000228 <mcp23s08_gpio_clr>:
 228:	e92d4070 	push	{r4, r5, r6, lr}
 22c:	e1a04001 	mov	r4, r1
 230:	e3a0100a 	mov	r1, #10
 234:	e1a05000 	mov	r5, r0
 238:	ebfffffe 	bl	0 <mcp23s08_reg_read>
 23c:	e1c02004 	bic	r2, r0, r4
 240:	e3a01009 	mov	r1, #9
 244:	e1a00005 	mov	r0, r5
 248:	e6ef2072 	uxtb	r2, r2
 24c:	e8bd4070 	pop	{r4, r5, r6, lr}
 250:	eafffffe 	b	98 <mcp23s08_reg_write>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


bw_i2c_dio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_i2c_dio_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
   c:	e5d43001 	ldrb	r3, [r4, #1]
  10:	e30806a0 	movw	r0, #34464	; 0x86a0
  14:	e3400001 	movt	r0, #1
  18:	e3530000 	cmp	r3, #0
  1c:	03e0207b 	mvneq	r2, #123	; 0x7b
  20:	03a03042 	moveq	r3, #66	; 0x42
  24:	05c42001 	strbeq	r2, [r4, #1]
  28:	e3a02901 	mov	r2, #16384	; 0x4000
  2c:	e3432f80 	movt	r2, #16256	; 0x3f80
  30:	11a030a3 	lsrne	r3, r3, #1
  34:	e582300c 	str	r3, [r2, #12]
  38:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  3c:	e5d40001 	ldrb	r0, [r4, #1]
  40:	e8bd4010 	pop	{r4, lr}
  44:	e1a000a0 	lsr	r0, r0, #1
  48:	eafffffe 	b	0 <i2c_is_connected>

0000004c <bw_i2c_dio_fsel_mask>:
  4c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  50:	e3a02901 	mov	r2, #16384	; 0x4000
  54:	e5d03001 	ldrb	r3, [r0, #1]
  58:	e24dd00c 	sub	sp, sp, #12
  5c:	e3432f80 	movt	r2, #16256	; 0x3f80
  60:	e3a0c030 	mov	ip, #48	; 0x30
  64:	e1a030a3 	lsr	r3, r3, #1
  68:	e30806a0 	movw	r0, #34464	; 0x86a0
  6c:	e5cd1005 	strb	r1, [sp, #5]
  70:	e5cdc004 	strb	ip, [sp, #4]
  74:	e3400001 	movt	r0, #1
  78:	e582300c 	str	r3, [r2, #12]
  7c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  80:	e3a01002 	mov	r1, #2
  84:	e28d0004 	add	r0, sp, #4
  88:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
  8c:	e28dd00c 	add	sp, sp, #12
  90:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

00000094 <bw_i2c_dio_output>:
  94:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  98:	e3a02901 	mov	r2, #16384	; 0x4000
  9c:	e5d03001 	ldrb	r3, [r0, #1]
  a0:	e24dd00c 	sub	sp, sp, #12
  a4:	e3432f80 	movt	r2, #16256	; 0x3f80
  a8:	e3a0c010 	mov	ip, #16
  ac:	e1a030a3 	lsr	r3, r3, #1
  b0:	e30806a0 	movw	r0, #34464	; 0x86a0
  b4:	e5cd1005 	strb	r1, [sp, #5]
  b8:	e5cdc004 	strb	ip, [sp, #4]
  bc:	e3400001 	movt	r0, #1
  c0:	e582300c 	str	r3, [r2, #12]
  c4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  c8:	e3a01002 	mov	r1, #2
  cc:	e28d0004 	add	r0, sp, #4
  d0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
  d4:	e28dd00c 	add	sp, sp, #12
  d8:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


mcp23s17.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mcp23s17_reg_read>:
   0:	e92d4010 	push	{r4, lr}
   4:	e24dd008 	sub	sp, sp, #8
   8:	e5d03001 	ldrb	r3, [r0, #1]
   c:	e5d04000 	ldrb	r4, [r0]
  10:	e1a03083 	lsl	r3, r3, #1
  14:	e5cd1005 	strb	r1, [sp, #5]
  18:	e3540002 	cmp	r4, #2
  1c:	e3833041 	orr	r3, r3, #65	; 0x41
  20:	e5cd3004 	strb	r3, [sp, #4]
  24:	0a000018 	beq	8c <mcp23s17_reg_read+0x8c>
  28:	e5901004 	ldr	r1, [r0, #4]
  2c:	e30b0280 	movw	r0, #45696	; 0xb280
  30:	e3400ee6 	movt	r0, #3814	; 0xee6
  34:	e2044003 	and	r4, r4, #3
  38:	ebfffffe 	bl	0 <__aeabi_uidiv>
  3c:	e3a03901 	mov	r3, #16384	; 0x4000
  40:	e30f2ffe 	movw	r2, #65534	; 0xfffe
  44:	e3433f20 	movt	r3, #16160	; 0x3f20
  48:	e0022000 	and	r2, r2, r0
  4c:	e3a01004 	mov	r1, #4
  50:	e5832008 	str	r2, [r3, #8]
  54:	e5932000 	ldr	r2, [r3]
  58:	e08d0001 	add	r0, sp, r1
  5c:	e3c22003 	bic	r2, r2, #3
  60:	e1824004 	orr	r4, r2, r4
  64:	e5834000 	str	r4, [r3]
  68:	e5932000 	ldr	r2, [r3]
  6c:	e3c2200c 	bic	r2, r2, #12
  70:	e5832000 	str	r2, [r3]
  74:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfern>
  78:	e5dd0007 	ldrb	r0, [sp, #7]
  7c:	e5dd3006 	ldrb	r3, [sp, #6]
  80:	e1830400 	orr	r0, r3, r0, lsl #8
  84:	e28dd008 	add	sp, sp, #8
  88:	e8bd8010 	pop	{r4, pc}
  8c:	e1d000bc 	ldrh	r0, [r0, #12]
  90:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
  94:	e3a01004 	mov	r1, #4
  98:	e08d0001 	add	r0, sp, r1
  9c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_transfern>
  a0:	eafffff4 	b	78 <mcp23s17_reg_read+0x78>

000000a4 <mcp23s17_reg_write>:
  a4:	e92d4010 	push	{r4, lr}
  a8:	e24dd008 	sub	sp, sp, #8
  ac:	e5d03001 	ldrb	r3, [r0, #1]
  b0:	e5d04000 	ldrb	r4, [r0]
  b4:	e1a03083 	lsl	r3, r3, #1
  b8:	e5cd1005 	strb	r1, [sp, #5]
  bc:	e3540002 	cmp	r4, #2
  c0:	e1cd20b6 	strh	r2, [sp, #6]
  c4:	e3833040 	orr	r3, r3, #64	; 0x40
  c8:	e5cd3004 	strb	r3, [sp, #4]
  cc:	0a000012 	beq	11c <mcp23s17_reg_write+0x78>
  d0:	e5901004 	ldr	r1, [r0, #4]
  d4:	e30b0280 	movw	r0, #45696	; 0xb280
  d8:	e3400ee6 	movt	r0, #3814	; 0xee6
  dc:	e2044003 	and	r4, r4, #3
  e0:	ebfffffe 	bl	0 <__aeabi_uidiv>
  e4:	e3a02901 	mov	r2, #16384	; 0x4000
  e8:	e30f3ffe 	movw	r3, #65534	; 0xfffe
  ec:	e3432f20 	movt	r2, #16160	; 0x3f20
  f0:	e0033000 	and	r3, r3, r0
  f4:	e3a01004 	mov	r1, #4
  f8:	e5823008 	str	r3, [r2, #8]
  fc:	e5923000 	ldr	r3, [r2]
 100:	e08d0001 	add	r0, sp, r1
 104:	e3c33003 	bic	r3, r3, #3
 108:	e1834004 	orr	r4, r3, r4
 10c:	e5824000 	str	r4, [r2]
 110:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 114:	e28dd008 	add	sp, sp, #8
 118:	e8bd8010 	pop	{r4, pc}
 11c:	e1d000bc 	ldrh	r0, [r0, #12]
 120:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 124:	e3a01004 	mov	r1, #4
 128:	e08d0001 	add	r0, sp, r1
 12c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 130:	e28dd008 	add	sp, sp, #8
 134:	e8bd8010 	pop	{r4, pc}

00000138 <mcp23s17_reg_write_byte>:
 138:	e92d4010 	push	{r4, lr}
 13c:	e24dd008 	sub	sp, sp, #8
 140:	e5d03001 	ldrb	r3, [r0, #1]
 144:	e5d04000 	ldrb	r4, [r0]
 148:	e1a03083 	lsl	r3, r3, #1
 14c:	e5cd1005 	strb	r1, [sp, #5]
 150:	e3540002 	cmp	r4, #2
 154:	e5cd2006 	strb	r2, [sp, #6]
 158:	e3833040 	orr	r3, r3, #64	; 0x40
 15c:	e5cd3004 	strb	r3, [sp, #4]
 160:	0a000012 	beq	1b0 <mcp23s17_reg_write_byte+0x78>
 164:	e5901004 	ldr	r1, [r0, #4]
 168:	e30b0280 	movw	r0, #45696	; 0xb280
 16c:	e3400ee6 	movt	r0, #3814	; 0xee6
 170:	e2044003 	and	r4, r4, #3
 174:	ebfffffe 	bl	0 <__aeabi_uidiv>
 178:	e3a02901 	mov	r2, #16384	; 0x4000
 17c:	e30f3ffe 	movw	r3, #65534	; 0xfffe
 180:	e3432f20 	movt	r2, #16160	; 0x3f20
 184:	e0033000 	and	r3, r3, r0
 188:	e3a01003 	mov	r1, #3
 18c:	e28d0004 	add	r0, sp, #4
 190:	e5823008 	str	r3, [r2, #8]
 194:	e5923000 	ldr	r3, [r2]
 198:	e3c33003 	bic	r3, r3, #3
 19c:	e1834004 	orr	r4, r3, r4
 1a0:	e5824000 	str	r4, [r2]
 1a4:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 1a8:	e28dd008 	add	sp, sp, #8
 1ac:	e8bd8010 	pop	{r4, pc}
 1b0:	e1d000bc 	ldrh	r0, [r0, #12]
 1b4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 1b8:	e3a01003 	mov	r1, #3
 1bc:	e28d0004 	add	r0, sp, #4
 1c0:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 1c4:	e28dd008 	add	sp, sp, #8
 1c8:	e8bd8010 	pop	{r4, pc}

000001cc <mcp23s17_start>:
 1cc:	e5902004 	ldr	r2, [r0, #4]
 1d0:	e92d4010 	push	{r4, lr}
 1d4:	e3520000 	cmp	r2, #0
 1d8:	e5d03001 	ldrb	r3, [r0, #1]
 1dc:	e1a04000 	mov	r4, r0
 1e0:	e2033003 	and	r3, r3, #3
 1e4:	e5c03001 	strb	r3, [r0, #1]
 1e8:	1a000011 	bne	234 <mcp23s17_start+0x68>
 1ec:	e3083480 	movw	r3, #33920	; 0x8480
 1f0:	e340301e 	movt	r3, #30
 1f4:	e5803004 	str	r3, [r0, #4]
 1f8:	e5d43000 	ldrb	r3, [r4]
 1fc:	e3530001 	cmp	r3, #1
 200:	9a000012 	bls	250 <mcp23s17_start+0x84>
 204:	e3a03002 	mov	r3, #2
 208:	e5c43000 	strb	r3, [r4]
 20c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
 210:	e5940004 	ldr	r0, [r4, #4]
 214:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
 218:	e1c400bc 	strh	r0, [r4, #12]
 21c:	e1a00004 	mov	r0, r4
 220:	e3a02008 	mov	r2, #8
 224:	e3a0100a 	mov	r1, #10
 228:	ebfffffe 	bl	138 <mcp23s17_reg_write_byte>
 22c:	e3a00001 	mov	r0, #1
 230:	e8bd8010 	pop	{r4, pc}
 234:	e3093680 	movw	r3, #38528	; 0x9680
 238:	e3403098 	movt	r3, #152	; 0x98
 23c:	e1520003 	cmp	r2, r3
 240:	85803004 	strhi	r3, [r0, #4]
 244:	e5d43000 	ldrb	r3, [r4]
 248:	e3530001 	cmp	r3, #1
 24c:	8affffec 	bhi	204 <mcp23s17_start+0x38>
 250:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
 254:	eafffff0 	b	21c <mcp23s17_start+0x50>

00000258 <mcp23s17_gpio_fsel>:
 258:	e92d4070 	push	{r4, r5, r6, lr}
 25c:	e1a05001 	mov	r5, r1
 260:	e1a06002 	mov	r6, r2
 264:	e3a01000 	mov	r1, #0
 268:	e1a04000 	mov	r4, r0
 26c:	ebfffffe 	bl	0 <mcp23s17_reg_read>
 270:	e3560000 	cmp	r6, #0
 274:	e3a01000 	mov	r1, #0
 278:	01c00005 	biceq	r0, r0, r5
 27c:	11800005 	orrne	r0, r0, r5
 280:	e6ff2070 	uxth	r2, r0
 284:	e1a00004 	mov	r0, r4
 288:	e8bd4070 	pop	{r4, r5, r6, lr}
 28c:	eafffffe 	b	a4 <mcp23s17_reg_write>

00000290 <mcp23s17_gpio_set>:
 290:	e92d4070 	push	{r4, r5, r6, lr}
 294:	e1a04001 	mov	r4, r1
 298:	e3a01014 	mov	r1, #20
 29c:	e1a05000 	mov	r5, r0
 2a0:	ebfffffe 	bl	0 <mcp23s17_reg_read>
 2a4:	e1842000 	orr	r2, r4, r0
 2a8:	e3a01012 	mov	r1, #18
 2ac:	e1a00005 	mov	r0, r5
 2b0:	e6ef2072 	uxtb	r2, r2
 2b4:	e8bd4070 	pop	{r4, r5, r6, lr}
 2b8:	eafffffe 	b	a4 <mcp23s17_reg_write>

000002bc <mcp23s17_gpio_clr>:
 2bc:	e92d4070 	push	{r4, r5, r6, lr}
 2c0:	e1a04001 	mov	r4, r1
 2c4:	e3a01014 	mov	r1, #20
 2c8:	e1a05000 	mov	r5, r0
 2cc:	ebfffffe 	bl	0 <mcp23s17_reg_read>
 2d0:	e1c02004 	bic	r2, r0, r4
 2d4:	e3a01012 	mov	r1, #18
 2d8:	e1a00005 	mov	r0, r5
 2dc:	e6ef2072 	uxtb	r2, r2
 2e0:	e8bd4070 	pop	{r4, r5, r6, lr}
 2e4:	eafffffe 	b	a4 <mcp23s17_reg_write>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


d8x7segment.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <d8x7segment_init>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	ebfffffe 	bl	0 <max7219_spi_start>
  10:	e1a00004 	mov	r0, r4
  14:	e3a02001 	mov	r2, #1
  18:	e3a0100c 	mov	r1, #12
  1c:	ebfffffe 	bl	0 <max7219_spi_write_reg>
  20:	e1a00004 	mov	r0, r4
  24:	e3a02000 	mov	r2, #0
  28:	e3a0100f 	mov	r1, #15
  2c:	ebfffffe 	bl	0 <max7219_spi_write_reg>
  30:	e1a00004 	mov	r0, r4
  34:	e3a020ff 	mov	r2, #255	; 0xff
  38:	e3a01009 	mov	r1, #9
  3c:	ebfffffe 	bl	0 <max7219_spi_write_reg>
  40:	e1a00004 	mov	r0, r4
  44:	e3a02007 	mov	r2, #7
  48:	e3a0100b 	mov	r1, #11
  4c:	ebfffffe 	bl	0 <max7219_spi_write_reg>
  50:	e205200f 	and	r2, r5, #15
  54:	e1a00004 	mov	r0, r4
  58:	e3a0100a 	mov	r1, #10
  5c:	e8bd4070 	pop	{r4, r5, r6, lr}
  60:	eafffffe 	b	0 <max7219_spi_write_reg>

00000064 <d8x7segment_cls>:
  64:	e92d4070 	push	{r4, r5, r6, lr}
  68:	e1a05000 	mov	r5, r0
  6c:	e3a04008 	mov	r4, #8
  70:	e6ef1074 	uxtb	r1, r4
  74:	e3a0200f 	mov	r2, #15
  78:	e1a00005 	mov	r0, r5
  7c:	ebfffffe 	bl	0 <max7219_spi_write_reg>
  80:	e2544001 	subs	r4, r4, #1
  84:	1afffff9 	bne	70 <d8x7segment_cls+0xc>
  88:	e8bd8070 	pop	{r4, r5, r6, pc}

0000008c <d8x7segment_int>:
  8c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
  90:	e1a07000 	mov	r7, r0
  94:	e24dd00c 	sub	sp, sp, #12
  98:	e1a05001 	mov	r5, r1
  9c:	e3a04008 	mov	r4, #8
  a0:	e6ef1074 	uxtb	r1, r4
  a4:	e3a0200f 	mov	r2, #15
  a8:	e1a00007 	mov	r0, r7
  ac:	ebfffffe 	bl	0 <max7219_spi_write_reg>
  b0:	e2544001 	subs	r4, r4, #1
  b4:	1afffff9 	bne	a0 <d8x7segment_int+0x14>
  b8:	e3550000 	cmp	r5, #0
  bc:	01a02005 	moveq	r2, r5
  c0:	01a00007 	moveq	r0, r7
  c4:	03a01001 	moveq	r1, #1
  c8:	0a000026 	beq	168 <d8x7segment_int+0xdc>
  cc:	b2655000 	rsblt	r5, r5, #0
  d0:	e30c9ccd 	movw	r9, #52429	; 0xcccd
  d4:	e34c9ccc 	movt	r9, #52428	; 0xcccc
  d8:	b3a0b007 	movlt	fp, #7
  dc:	a58d4004 	strge	r4, [sp, #4]
  e0:	a3a0b008 	movge	fp, #8
  e4:	e3a06001 	mov	r6, #1
  e8:	e3a0a00a 	mov	sl, #10
  ec:	b3a03001 	movlt	r3, #1
  f0:	b58d3004 	strlt	r3, [sp, #4]
  f4:	e0813599 	umull	r3, r1, r9, r5
  f8:	e2866001 	add	r6, r6, #1
  fc:	e1a00007 	mov	r0, r7
 100:	e1a011a1 	lsr	r1, r1, #3
 104:	e6ef8076 	uxtb	r8, r6
 108:	e062519a 	mls	r2, sl, r1, r5
 10c:	e2483001 	sub	r3, r8, #1
 110:	e1a05001 	mov	r5, r1
 114:	e6ef4073 	uxtb	r4, r3
 118:	e6ef2072 	uxtb	r2, r2
 11c:	e1a01004 	mov	r1, r4
 120:	ebfffffe 	bl	0 <max7219_spi_write_reg>
 124:	e156000b 	cmp	r6, fp
 128:	83a02000 	movhi	r2, #0
 12c:	93a02001 	movls	r2, #1
 130:	e3550000 	cmp	r5, #0
 134:	03a02000 	moveq	r2, #0
 138:	e3520000 	cmp	r2, #0
 13c:	1affffec 	bne	f4 <d8x7segment_int+0x68>
 140:	e3550000 	cmp	r5, #0
 144:	1a00000a 	bne	174 <d8x7segment_int+0xe8>
 148:	e59d3004 	ldr	r3, [sp, #4]
 14c:	e3530000 	cmp	r3, #0
 150:	1a000001 	bne	15c <d8x7segment_int+0xd0>
 154:	e28dd00c 	add	sp, sp, #12
 158:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 15c:	e1a01008 	mov	r1, r8
 160:	e1a00007 	mov	r0, r7
 164:	e3a0200a 	mov	r2, #10
 168:	e28dd00c 	add	sp, sp, #12
 16c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 170:	eafffffe 	b	0 <max7219_spi_write_reg>
 174:	e1a01004 	mov	r1, r4
 178:	e3a0200b 	mov	r2, #11
 17c:	e1a00007 	mov	r0, r7
 180:	ebfffffe 	bl	0 <max7219_spi_write_reg>
 184:	eaffffef 	b	148 <d8x7segment_int+0xbc>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


bw_i2c_ui.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_i2c_ui_start>:
   0:	e92d4030 	push	{r4, r5, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e24dd00c 	sub	sp, sp, #12
   c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
  10:	e5d43001 	ldrb	r3, [r4, #1]
  14:	e30806a0 	movw	r0, #34464	; 0x86a0
  18:	e3400001 	movt	r0, #1
  1c:	e3530000 	cmp	r3, #0
  20:	03e0206b 	mvneq	r2, #107	; 0x6b
  24:	03a0304a 	moveq	r3, #74	; 0x4a
  28:	05c42001 	strbeq	r2, [r4, #1]
  2c:	e3a02901 	mov	r2, #16384	; 0x4000
  30:	e3432f80 	movt	r2, #16256	; 0x3f80
  34:	11a030a3 	lsrne	r3, r3, #1
  38:	e582300c 	str	r3, [r2, #12]
  3c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  40:	e5d40001 	ldrb	r0, [r4, #1]
  44:	e1a000a0 	lsr	r0, r0, #1
  48:	ebfffffe 	bl	0 <i2c_is_connected>
  4c:	e2505000 	subs	r5, r0, #0
  50:	1a000002 	bne	60 <bw_i2c_ui_start+0x60>
  54:	e1a00005 	mov	r0, r5
  58:	e28dd00c 	add	sp, sp, #12
  5c:	e8bd8030 	pop	{r4, r5, pc}
  60:	e3a03a03 	mov	r3, #12288	; 0x3000
  64:	e3004000 	movw	r4, #0
  68:	e3433f00 	movt	r3, #16128	; 0x3f00
  6c:	e3042670 	movw	r2, #18032	; 0x4670
  70:	e3404000 	movt	r4, #0
  74:	e1cd20b4 	strh	r2, [sp, #4]
  78:	e5942000 	ldr	r2, [r4]
  7c:	e5930004 	ldr	r0, [r3, #4]
  80:	e0403002 	sub	r3, r0, r2
  84:	e353001b 	cmp	r3, #27
  88:	9a000017 	bls	ec <bw_i2c_ui_start+0xec>
  8c:	e3a01002 	mov	r1, #2
  90:	e28d0004 	add	r0, sp, #4
  94:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
  98:	e3a03a03 	mov	r3, #12288	; 0x3000
  9c:	e3a01d06 	mov	r1, #384	; 0x180
  a0:	e3433f00 	movt	r3, #16128	; 0x3f00
  a4:	e5932004 	ldr	r2, [r3, #4]
  a8:	e1cd10b4 	strh	r1, [sp, #4]
  ac:	e5842000 	str	r2, [r4]
  b0:	e5930004 	ldr	r0, [r3, #4]
  b4:	e0403002 	sub	r3, r0, r2
  b8:	e353001b 	cmp	r3, #27
  bc:	9a00000e 	bls	fc <bw_i2c_ui_start+0xfc>
  c0:	e28d0004 	add	r0, sp, #4
  c4:	e3a01002 	mov	r1, #2
  c8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
  cc:	e3a03a03 	mov	r3, #12288	; 0x3000
  d0:	e1a00005 	mov	r0, r5
  d4:	e3433f00 	movt	r3, #16128	; 0x3f00
  d8:	e5932004 	ldr	r2, [r3, #4]
  dc:	e5933004 	ldr	r3, [r3, #4]
  e0:	e5843000 	str	r3, [r4]
  e4:	e28dd00c 	add	sp, sp, #12
  e8:	e8bd8030 	pop	{r4, r5, pc}
  ec:	e282201c 	add	r2, r2, #28
  f0:	e0420000 	sub	r0, r2, r0
  f4:	ebfffffe 	bl	0 <udelay>
  f8:	eaffffe3 	b	8c <bw_i2c_ui_start+0x8c>
  fc:	e282201c 	add	r2, r2, #28
 100:	e0420000 	sub	r0, r2, r0
 104:	ebfffffe 	bl	0 <udelay>
 108:	eaffffec 	b	c0 <bw_i2c_ui_start+0xc0>

0000010c <bw_i2c_ui_set_cursor>:
 10c:	e92d4010 	push	{r4, lr}
 110:	e3a0c901 	mov	ip, #16384	; 0x4000
 114:	e5d03001 	ldrb	r3, [r0, #1]
 118:	e24dd008 	sub	sp, sp, #8
 11c:	e1a01281 	lsl	r1, r1, #5
 120:	e202201f 	and	r2, r2, #31
 124:	e343cf80 	movt	ip, #16256	; 0x3f80
 128:	e2011060 	and	r1, r1, #96	; 0x60
 12c:	e1811002 	orr	r1, r1, r2
 130:	e30806a0 	movw	r0, #34464	; 0x86a0
 134:	e5cd1005 	strb	r1, [sp, #5]
 138:	e3a02011 	mov	r2, #17
 13c:	e1a030a3 	lsr	r3, r3, #1
 140:	e3004000 	movw	r4, #0
 144:	e5cd2004 	strb	r2, [sp, #4]
 148:	e3400001 	movt	r0, #1
 14c:	e58c300c 	str	r3, [ip, #12]
 150:	e3404000 	movt	r4, #0
 154:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 158:	e3a03a03 	mov	r3, #12288	; 0x3000
 15c:	e3433f00 	movt	r3, #16128	; 0x3f00
 160:	e5942000 	ldr	r2, [r4]
 164:	e5930004 	ldr	r0, [r3, #4]
 168:	e0403002 	sub	r3, r0, r2
 16c:	e353001b 	cmp	r3, #27
 170:	9a000008 	bls	198 <bw_i2c_ui_set_cursor+0x8c>
 174:	e3a01002 	mov	r1, #2
 178:	e28d0004 	add	r0, sp, #4
 17c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 180:	e3a03a03 	mov	r3, #12288	; 0x3000
 184:	e3433f00 	movt	r3, #16128	; 0x3f00
 188:	e5933004 	ldr	r3, [r3, #4]
 18c:	e5843000 	str	r3, [r4]
 190:	e28dd008 	add	sp, sp, #8
 194:	e8bd8010 	pop	{r4, pc}
 198:	e282201c 	add	r2, r2, #28
 19c:	e0420000 	sub	r0, r2, r0
 1a0:	ebfffffe 	bl	0 <udelay>
 1a4:	eafffff2 	b	174 <bw_i2c_ui_set_cursor+0x68>

000001a8 <bw_i2c_ui_text>:
 1a8:	e3520010 	cmp	r2, #16
 1ac:	e3a03000 	mov	r3, #0
 1b0:	e92d4070 	push	{r4, r5, r6, lr}
 1b4:	31a0e002 	movcc	lr, r2
 1b8:	e24dd018 	sub	sp, sp, #24
 1bc:	23a0e010 	movcs	lr, #16
 1c0:	e1520003 	cmp	r2, r3
 1c4:	e28d5004 	add	r5, sp, #4
 1c8:	e5cd3004 	strb	r3, [sp, #4]
 1cc:	12411001 	subne	r1, r1, #1
 1d0:	11a02005 	movne	r2, r5
 1d4:	0a000005 	beq	1f0 <bw_i2c_ui_text+0x48>
 1d8:	e5f1c001 	ldrb	ip, [r1, #1]!
 1dc:	e2833001 	add	r3, r3, #1
 1e0:	e6ef3073 	uxtb	r3, r3
 1e4:	e153000e 	cmp	r3, lr
 1e8:	e5e2c001 	strb	ip, [r2, #1]!
 1ec:	3afffff9 	bcc	1d8 <bw_i2c_ui_text+0x30>
 1f0:	e5d03001 	ldrb	r3, [r0, #1]
 1f4:	e3a02901 	mov	r2, #16384	; 0x4000
 1f8:	e3432f80 	movt	r2, #16256	; 0x3f80
 1fc:	e30806a0 	movw	r0, #34464	; 0x86a0
 200:	e1a030a3 	lsr	r3, r3, #1
 204:	e3006000 	movw	r6, #0
 208:	e582300c 	str	r3, [r2, #12]
 20c:	e28e4001 	add	r4, lr, #1
 210:	e3400001 	movt	r0, #1
 214:	e3406000 	movt	r6, #0
 218:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 21c:	e3a03a03 	mov	r3, #12288	; 0x3000
 220:	e3433f00 	movt	r3, #16128	; 0x3f00
 224:	e5962000 	ldr	r2, [r6]
 228:	e5930004 	ldr	r0, [r3, #4]
 22c:	e0403002 	sub	r3, r0, r2
 230:	e353001b 	cmp	r3, #27
 234:	9a000008 	bls	25c <bw_i2c_ui_text+0xb4>
 238:	e1a01004 	mov	r1, r4
 23c:	e1a00005 	mov	r0, r5
 240:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 244:	e3a03a03 	mov	r3, #12288	; 0x3000
 248:	e3433f00 	movt	r3, #16128	; 0x3f00
 24c:	e5933004 	ldr	r3, [r3, #4]
 250:	e5863000 	str	r3, [r6]
 254:	e28dd018 	add	sp, sp, #24
 258:	e8bd8070 	pop	{r4, r5, r6, pc}
 25c:	e282201c 	add	r2, r2, #28
 260:	e0420000 	sub	r0, r2, r0
 264:	ebfffffe 	bl	0 <udelay>
 268:	eafffff2 	b	238 <bw_i2c_ui_text+0x90>

0000026c <bw_i2c_ui_text_line_1>:
 26c:	e92d4070 	push	{r4, r5, r6, lr}
 270:	e1a06002 	mov	r6, r2
 274:	e3a02000 	mov	r2, #0
 278:	e1a05001 	mov	r5, r1
 27c:	e1a04000 	mov	r4, r0
 280:	e1a01002 	mov	r1, r2
 284:	ebfffffe 	bl	10c <bw_i2c_ui_set_cursor>
 288:	e1a02006 	mov	r2, r6
 28c:	e1a01005 	mov	r1, r5
 290:	e1a00004 	mov	r0, r4
 294:	e8bd4070 	pop	{r4, r5, r6, lr}
 298:	eafffffe 	b	1a8 <bw_i2c_ui_text>

0000029c <bw_i2c_ui_text_line_2>:
 29c:	e92d4070 	push	{r4, r5, r6, lr}
 2a0:	e1a05001 	mov	r5, r1
 2a4:	e1a06002 	mov	r6, r2
 2a8:	e1a04000 	mov	r4, r0
 2ac:	e3a02000 	mov	r2, #0
 2b0:	e3a01001 	mov	r1, #1
 2b4:	ebfffffe 	bl	10c <bw_i2c_ui_set_cursor>
 2b8:	e1a02006 	mov	r2, r6
 2bc:	e1a01005 	mov	r1, r5
 2c0:	e1a00004 	mov	r0, r4
 2c4:	e8bd4070 	pop	{r4, r5, r6, lr}
 2c8:	eafffffe 	b	1a8 <bw_i2c_ui_text>

000002cc <bw_i2c_ui_cls>:
 2cc:	e3002000 	movw	r2, #0
 2d0:	e3a01901 	mov	r1, #16384	; 0x4000
 2d4:	e3402000 	movt	r2, #0
 2d8:	e92d4010 	push	{r4, lr}
 2dc:	e24dd008 	sub	sp, sp, #8
 2e0:	e5d03001 	ldrb	r3, [r0, #1]
 2e4:	e30806a0 	movw	r0, #34464	; 0x86a0
 2e8:	e1d220b0 	ldrh	r2, [r2]
 2ec:	e3004000 	movw	r4, #0
 2f0:	e3431f80 	movt	r1, #16256	; 0x3f80
 2f4:	e1a030a3 	lsr	r3, r3, #1
 2f8:	e1cd20b4 	strh	r2, [sp, #4]
 2fc:	e3400001 	movt	r0, #1
 300:	e581300c 	str	r3, [r1, #12]
 304:	e3404000 	movt	r4, #0
 308:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 30c:	e3a03a03 	mov	r3, #12288	; 0x3000
 310:	e3433f00 	movt	r3, #16128	; 0x3f00
 314:	e5942000 	ldr	r2, [r4]
 318:	e5930004 	ldr	r0, [r3, #4]
 31c:	e0403002 	sub	r3, r0, r2
 320:	e353001b 	cmp	r3, #27
 324:	9a000008 	bls	34c <bw_i2c_ui_cls+0x80>
 328:	e3a01002 	mov	r1, #2
 32c:	e28d0004 	add	r0, sp, #4
 330:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 334:	e3a03a03 	mov	r3, #12288	; 0x3000
 338:	e3433f00 	movt	r3, #16128	; 0x3f00
 33c:	e5933004 	ldr	r3, [r3, #4]
 340:	e5843000 	str	r3, [r4]
 344:	e28dd008 	add	sp, sp, #8
 348:	e8bd8010 	pop	{r4, pc}
 34c:	e282201c 	add	r2, r2, #28
 350:	e0420000 	sub	r0, r2, r0
 354:	ebfffffe 	bl	0 <udelay>
 358:	eafffff2 	b	328 <bw_i2c_ui_cls+0x5c>

0000035c <bw_i2c_ui_set_contrast>:
 35c:	e92d4010 	push	{r4, lr}
 360:	e3a02901 	mov	r2, #16384	; 0x4000
 364:	e5d03001 	ldrb	r3, [r0, #1]
 368:	e24dd008 	sub	sp, sp, #8
 36c:	e3432f80 	movt	r2, #16256	; 0x3f80
 370:	e3a0c012 	mov	ip, #18
 374:	e1a030a3 	lsr	r3, r3, #1
 378:	e30806a0 	movw	r0, #34464	; 0x86a0
 37c:	e5cd1005 	strb	r1, [sp, #5]
 380:	e3004000 	movw	r4, #0
 384:	e5cdc004 	strb	ip, [sp, #4]
 388:	e3400001 	movt	r0, #1
 38c:	e582300c 	str	r3, [r2, #12]
 390:	e3404000 	movt	r4, #0
 394:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 398:	e3a03a03 	mov	r3, #12288	; 0x3000
 39c:	e3433f00 	movt	r3, #16128	; 0x3f00
 3a0:	e5942000 	ldr	r2, [r4]
 3a4:	e5930004 	ldr	r0, [r3, #4]
 3a8:	e0403002 	sub	r3, r0, r2
 3ac:	e353001b 	cmp	r3, #27
 3b0:	9a000008 	bls	3d8 <bw_i2c_ui_set_contrast+0x7c>
 3b4:	e3a01002 	mov	r1, #2
 3b8:	e28d0004 	add	r0, sp, #4
 3bc:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 3c0:	e3a03a03 	mov	r3, #12288	; 0x3000
 3c4:	e3433f00 	movt	r3, #16128	; 0x3f00
 3c8:	e5933004 	ldr	r3, [r3, #4]
 3cc:	e5843000 	str	r3, [r4]
 3d0:	e28dd008 	add	sp, sp, #8
 3d4:	e8bd8010 	pop	{r4, pc}
 3d8:	e282201c 	add	r2, r2, #28
 3dc:	e0420000 	sub	r0, r2, r0
 3e0:	ebfffffe 	bl	0 <udelay>
 3e4:	eafffff2 	b	3b4 <bw_i2c_ui_set_contrast+0x58>

000003e8 <bw_i2c_ui_set_backlight>:
 3e8:	e92d4010 	push	{r4, lr}
 3ec:	e3a02901 	mov	r2, #16384	; 0x4000
 3f0:	e5d03001 	ldrb	r3, [r0, #1]
 3f4:	e24dd008 	sub	sp, sp, #8
 3f8:	e3432f80 	movt	r2, #16256	; 0x3f80
 3fc:	e3a0c017 	mov	ip, #23
 400:	e1a030a3 	lsr	r3, r3, #1
 404:	e30806a0 	movw	r0, #34464	; 0x86a0
 408:	e5cd1005 	strb	r1, [sp, #5]
 40c:	e3004000 	movw	r4, #0
 410:	e5cdc004 	strb	ip, [sp, #4]
 414:	e3400001 	movt	r0, #1
 418:	e582300c 	str	r3, [r2, #12]
 41c:	e3404000 	movt	r4, #0
 420:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 424:	e3a03a03 	mov	r3, #12288	; 0x3000
 428:	e3433f00 	movt	r3, #16128	; 0x3f00
 42c:	e5942000 	ldr	r2, [r4]
 430:	e5930004 	ldr	r0, [r3, #4]
 434:	e0403002 	sub	r3, r0, r2
 438:	e353001b 	cmp	r3, #27
 43c:	9a000008 	bls	464 <bw_i2c_ui_set_backlight+0x7c>
 440:	e3a01002 	mov	r1, #2
 444:	e28d0004 	add	r0, sp, #4
 448:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 44c:	e3a03a03 	mov	r3, #12288	; 0x3000
 450:	e3433f00 	movt	r3, #16128	; 0x3f00
 454:	e5933004 	ldr	r3, [r3, #4]
 458:	e5843000 	str	r3, [r4]
 45c:	e28dd008 	add	sp, sp, #8
 460:	e8bd8010 	pop	{r4, pc}
 464:	e282201c 	add	r2, r2, #28
 468:	e0420000 	sub	r0, r2, r0
 46c:	ebfffffe 	bl	0 <udelay>
 470:	eafffff2 	b	440 <bw_i2c_ui_set_backlight+0x58>

00000474 <bw_i2c_ui_set_backlight_temp>:
 474:	e92d4010 	push	{r4, lr}
 478:	e3a02901 	mov	r2, #16384	; 0x4000
 47c:	e5d03001 	ldrb	r3, [r0, #1]
 480:	e24dd008 	sub	sp, sp, #8
 484:	e3432f80 	movt	r2, #16256	; 0x3f80
 488:	e3a0c013 	mov	ip, #19
 48c:	e1a030a3 	lsr	r3, r3, #1
 490:	e30806a0 	movw	r0, #34464	; 0x86a0
 494:	e5cd1005 	strb	r1, [sp, #5]
 498:	e3004000 	movw	r4, #0
 49c:	e5cdc004 	strb	ip, [sp, #4]
 4a0:	e3400001 	movt	r0, #1
 4a4:	e582300c 	str	r3, [r2, #12]
 4a8:	e3404000 	movt	r4, #0
 4ac:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 4b0:	e3a03a03 	mov	r3, #12288	; 0x3000
 4b4:	e3433f00 	movt	r3, #16128	; 0x3f00
 4b8:	e5942000 	ldr	r2, [r4]
 4bc:	e5930004 	ldr	r0, [r3, #4]
 4c0:	e0403002 	sub	r3, r0, r2
 4c4:	e353001b 	cmp	r3, #27
 4c8:	9a000008 	bls	4f0 <bw_i2c_ui_set_backlight_temp+0x7c>
 4cc:	e3a01002 	mov	r1, #2
 4d0:	e28d0004 	add	r0, sp, #4
 4d4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 4d8:	e3a03a03 	mov	r3, #12288	; 0x3000
 4dc:	e3433f00 	movt	r3, #16128	; 0x3f00
 4e0:	e5933004 	ldr	r3, [r3, #4]
 4e4:	e5843000 	str	r3, [r4]
 4e8:	e28dd008 	add	sp, sp, #8
 4ec:	e8bd8010 	pop	{r4, pc}
 4f0:	e282201c 	add	r2, r2, #28
 4f4:	e0420000 	sub	r0, r2, r0
 4f8:	ebfffffe 	bl	0 <udelay>
 4fc:	eafffff2 	b	4cc <bw_i2c_ui_set_backlight_temp+0x58>

00000500 <bw_i2c_ui_set_startup_message_line_1>:
 500:	e3003000 	movw	r3, #0
 504:	e3520000 	cmp	r2, #0
 508:	e3403000 	movt	r3, #0
 50c:	e92d4010 	push	{r4, lr}
 510:	e24dd008 	sub	sp, sp, #8
 514:	e1d330b4 	ldrh	r3, [r3, #4]
 518:	e1cd30b4 	strh	r3, [sp, #4]
 51c:	0a000001 	beq	528 <bw_i2c_ui_set_startup_message_line_1+0x28>
 520:	e28dd008 	add	sp, sp, #8
 524:	e8bd8010 	pop	{r4, pc}
 528:	e5d03001 	ldrb	r3, [r0, #1]
 52c:	e3a02901 	mov	r2, #16384	; 0x4000
 530:	e3432f80 	movt	r2, #16256	; 0x3f80
 534:	e30806a0 	movw	r0, #34464	; 0x86a0
 538:	e1a030a3 	lsr	r3, r3, #1
 53c:	e3004000 	movw	r4, #0
 540:	e582300c 	str	r3, [r2, #12]
 544:	e3400001 	movt	r0, #1
 548:	e3404000 	movt	r4, #0
 54c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 550:	e3a03a03 	mov	r3, #12288	; 0x3000
 554:	e3433f00 	movt	r3, #16128	; 0x3f00
 558:	e5942000 	ldr	r2, [r4]
 55c:	e5930004 	ldr	r0, [r3, #4]
 560:	e0403002 	sub	r3, r0, r2
 564:	e353001b 	cmp	r3, #27
 568:	9a000008 	bls	590 <bw_i2c_ui_set_startup_message_line_1+0x90>
 56c:	e3a01002 	mov	r1, #2
 570:	e28d0004 	add	r0, sp, #4
 574:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 578:	e3a03a03 	mov	r3, #12288	; 0x3000
 57c:	e3433f00 	movt	r3, #16128	; 0x3f00
 580:	e5933004 	ldr	r3, [r3, #4]
 584:	e5843000 	str	r3, [r4]
 588:	e28dd008 	add	sp, sp, #8
 58c:	e8bd8010 	pop	{r4, pc}
 590:	e282201c 	add	r2, r2, #28
 594:	e0420000 	sub	r0, r2, r0
 598:	ebfffffe 	bl	0 <udelay>
 59c:	eafffff2 	b	56c <bw_i2c_ui_set_startup_message_line_1+0x6c>

000005a0 <bw_i2c_ui_set_startup_message_line_2>:
 5a0:	e3003000 	movw	r3, #0
 5a4:	e3520000 	cmp	r2, #0
 5a8:	e3403000 	movt	r3, #0
 5ac:	e92d4010 	push	{r4, lr}
 5b0:	e24dd008 	sub	sp, sp, #8
 5b4:	e1d330b8 	ldrh	r3, [r3, #8]
 5b8:	e1cd30b4 	strh	r3, [sp, #4]
 5bc:	0a000001 	beq	5c8 <bw_i2c_ui_set_startup_message_line_2+0x28>
 5c0:	e28dd008 	add	sp, sp, #8
 5c4:	e8bd8010 	pop	{r4, pc}
 5c8:	e5d03001 	ldrb	r3, [r0, #1]
 5cc:	e3a02901 	mov	r2, #16384	; 0x4000
 5d0:	e3432f80 	movt	r2, #16256	; 0x3f80
 5d4:	e30806a0 	movw	r0, #34464	; 0x86a0
 5d8:	e1a030a3 	lsr	r3, r3, #1
 5dc:	e3004000 	movw	r4, #0
 5e0:	e582300c 	str	r3, [r2, #12]
 5e4:	e3400001 	movt	r0, #1
 5e8:	e3404000 	movt	r4, #0
 5ec:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 5f0:	e3a03a03 	mov	r3, #12288	; 0x3000
 5f4:	e3433f00 	movt	r3, #16128	; 0x3f00
 5f8:	e5942000 	ldr	r2, [r4]
 5fc:	e5930004 	ldr	r0, [r3, #4]
 600:	e0403002 	sub	r3, r0, r2
 604:	e353001b 	cmp	r3, #27
 608:	9a000008 	bls	630 <bw_i2c_ui_set_startup_message_line_2+0x90>
 60c:	e3a01002 	mov	r1, #2
 610:	e28d0004 	add	r0, sp, #4
 614:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 618:	e3a03a03 	mov	r3, #12288	; 0x3000
 61c:	e3433f00 	movt	r3, #16128	; 0x3f00
 620:	e5933004 	ldr	r3, [r3, #4]
 624:	e5843000 	str	r3, [r4]
 628:	e28dd008 	add	sp, sp, #8
 62c:	e8bd8010 	pop	{r4, pc}
 630:	e282201c 	add	r2, r2, #28
 634:	e0420000 	sub	r0, r2, r0
 638:	ebfffffe 	bl	0 <udelay>
 63c:	eafffff2 	b	60c <bw_i2c_ui_set_startup_message_line_2+0x6c>

00000640 <bw_i2c_ui_get_backlight>:
 640:	e92d4030 	push	{r4, r5, lr}
 644:	e3a02901 	mov	r2, #16384	; 0x4000
 648:	e5d03001 	ldrb	r3, [r0, #1]
 64c:	e24dd00c 	sub	sp, sp, #12
 650:	e3432f80 	movt	r2, #16256	; 0x3f80
 654:	e3a0c013 	mov	ip, #19
 658:	e1a030a3 	lsr	r3, r3, #1
 65c:	e30806a0 	movw	r0, #34464	; 0x86a0
 660:	e5cdc004 	strb	ip, [sp, #4]
 664:	e1a05001 	mov	r5, r1
 668:	e582300c 	str	r3, [r2, #12]
 66c:	e3004000 	movw	r4, #0
 670:	e3400001 	movt	r0, #1
 674:	e3404000 	movt	r4, #0
 678:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 67c:	e3a03a03 	mov	r3, #12288	; 0x3000
 680:	e3433f00 	movt	r3, #16128	; 0x3f00
 684:	e5942000 	ldr	r2, [r4]
 688:	e5930004 	ldr	r0, [r3, #4]
 68c:	e0403002 	sub	r3, r0, r2
 690:	e353001b 	cmp	r3, #27
 694:	9a00000a 	bls	6c4 <bw_i2c_ui_get_backlight+0x84>
 698:	e3a01001 	mov	r1, #1
 69c:	e28d0004 	add	r0, sp, #4
 6a0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 6a4:	e3a03a03 	mov	r3, #12288	; 0x3000
 6a8:	e3433f00 	movt	r3, #16128	; 0x3f00
 6ac:	e5933004 	ldr	r3, [r3, #4]
 6b0:	e5843000 	str	r3, [r4]
 6b4:	ebfffffe 	bl	0 <i2c_read_uint8>
 6b8:	e5c50000 	strb	r0, [r5]
 6bc:	e28dd00c 	add	sp, sp, #12
 6c0:	e8bd8030 	pop	{r4, r5, pc}
 6c4:	e282201c 	add	r2, r2, #28
 6c8:	e0420000 	sub	r0, r2, r0
 6cc:	ebfffffe 	bl	0 <udelay>
 6d0:	eafffff0 	b	698 <bw_i2c_ui_get_backlight+0x58>

000006d4 <bw_i2c_ui_get_contrast>:
 6d4:	e92d4030 	push	{r4, r5, lr}
 6d8:	e3a02901 	mov	r2, #16384	; 0x4000
 6dc:	e5d03001 	ldrb	r3, [r0, #1]
 6e0:	e24dd00c 	sub	sp, sp, #12
 6e4:	e3432f80 	movt	r2, #16256	; 0x3f80
 6e8:	e3a0c012 	mov	ip, #18
 6ec:	e1a030a3 	lsr	r3, r3, #1
 6f0:	e30806a0 	movw	r0, #34464	; 0x86a0
 6f4:	e5cdc004 	strb	ip, [sp, #4]
 6f8:	e1a05001 	mov	r5, r1
 6fc:	e582300c 	str	r3, [r2, #12]
 700:	e3004000 	movw	r4, #0
 704:	e3400001 	movt	r0, #1
 708:	e3404000 	movt	r4, #0
 70c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 710:	e3a03a03 	mov	r3, #12288	; 0x3000
 714:	e3433f00 	movt	r3, #16128	; 0x3f00
 718:	e5942000 	ldr	r2, [r4]
 71c:	e5930004 	ldr	r0, [r3, #4]
 720:	e0403002 	sub	r3, r0, r2
 724:	e353001b 	cmp	r3, #27
 728:	9a00000a 	bls	758 <bw_i2c_ui_get_contrast+0x84>
 72c:	e3a01001 	mov	r1, #1
 730:	e28d0004 	add	r0, sp, #4
 734:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 738:	e3a03a03 	mov	r3, #12288	; 0x3000
 73c:	e3433f00 	movt	r3, #16128	; 0x3f00
 740:	e5933004 	ldr	r3, [r3, #4]
 744:	e5843000 	str	r3, [r4]
 748:	ebfffffe 	bl	0 <i2c_read_uint8>
 74c:	e5c50000 	strb	r0, [r5]
 750:	e28dd00c 	add	sp, sp, #12
 754:	e8bd8030 	pop	{r4, r5, pc}
 758:	e282201c 	add	r2, r2, #28
 75c:	e0420000 	sub	r0, r2, r0
 760:	ebfffffe 	bl	0 <udelay>
 764:	eafffff0 	b	72c <bw_i2c_ui_get_contrast+0x58>

00000768 <bw_i2c_ui_reinit>:
 768:	e3002000 	movw	r2, #0
 76c:	e3a01901 	mov	r1, #16384	; 0x4000
 770:	e3402000 	movt	r2, #0
 774:	e92d4010 	push	{r4, lr}
 778:	e24dd008 	sub	sp, sp, #8
 77c:	e5d03001 	ldrb	r3, [r0, #1]
 780:	e30806a0 	movw	r0, #34464	; 0x86a0
 784:	e1d220bc 	ldrh	r2, [r2, #12]
 788:	e3004000 	movw	r4, #0
 78c:	e3431f80 	movt	r1, #16256	; 0x3f80
 790:	e1a030a3 	lsr	r3, r3, #1
 794:	e1cd20b4 	strh	r2, [sp, #4]
 798:	e3400001 	movt	r0, #1
 79c:	e581300c 	str	r3, [r1, #12]
 7a0:	e3404000 	movt	r4, #0
 7a4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 7a8:	e3a03a03 	mov	r3, #12288	; 0x3000
 7ac:	e3433f00 	movt	r3, #16128	; 0x3f00
 7b0:	e5942000 	ldr	r2, [r4]
 7b4:	e5930004 	ldr	r0, [r3, #4]
 7b8:	e0403002 	sub	r3, r0, r2
 7bc:	e353001b 	cmp	r3, #27
 7c0:	9a000008 	bls	7e8 <bw_i2c_ui_reinit+0x80>
 7c4:	e3a01002 	mov	r1, #2
 7c8:	e28d0004 	add	r0, sp, #4
 7cc:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 7d0:	e3a03a03 	mov	r3, #12288	; 0x3000
 7d4:	e3433f00 	movt	r3, #16128	; 0x3f00
 7d8:	e5933004 	ldr	r3, [r3, #4]
 7dc:	e5843000 	str	r3, [r4]
 7e0:	e28dd008 	add	sp, sp, #8
 7e4:	e8bd8010 	pop	{r4, pc}
 7e8:	e282201c 	add	r2, r2, #28
 7ec:	e0420000 	sub	r0, r2, r0
 7f0:	ebfffffe 	bl	0 <udelay>
 7f4:	eafffff2 	b	7c4 <bw_i2c_ui_reinit+0x5c>

000007f8 <bw_i2c_ui_read_button>:
 7f8:	e3510005 	cmp	r1, #5
 7fc:	9a000001 	bls	808 <bw_i2c_ui_read_button+0x10>
 800:	e3a00000 	mov	r0, #0
 804:	e12fff1e 	bx	lr
 808:	e92d4010 	push	{r4, lr}
 80c:	e3a02901 	mov	r2, #16384	; 0x4000
 810:	e5d03001 	ldrb	r3, [r0, #1]
 814:	e24dd008 	sub	sp, sp, #8
 818:	e3432f80 	movt	r2, #16256	; 0x3f80
 81c:	e2811040 	add	r1, r1, #64	; 0x40
 820:	e1a030a3 	lsr	r3, r3, #1
 824:	e3e0c000 	mvn	ip, #0
 828:	e5cd1004 	strb	r1, [sp, #4]
 82c:	e30806a0 	movw	r0, #34464	; 0x86a0
 830:	e5cdc005 	strb	ip, [sp, #5]
 834:	e3004000 	movw	r4, #0
 838:	e582300c 	str	r3, [r2, #12]
 83c:	e3400001 	movt	r0, #1
 840:	e3404000 	movt	r4, #0
 844:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 848:	e3a03a03 	mov	r3, #12288	; 0x3000
 84c:	e3433f00 	movt	r3, #16128	; 0x3f00
 850:	e5942000 	ldr	r2, [r4]
 854:	e5930004 	ldr	r0, [r3, #4]
 858:	e0403002 	sub	r3, r0, r2
 85c:	e353001b 	cmp	r3, #27
 860:	9a00000b 	bls	894 <bw_i2c_ui_read_button+0x9c>
 864:	e3a01002 	mov	r1, #2
 868:	e28d0004 	add	r0, sp, #4
 86c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 870:	e3a03a03 	mov	r3, #12288	; 0x3000
 874:	e3a0005a 	mov	r0, #90	; 0x5a
 878:	e3433f00 	movt	r3, #16128	; 0x3f00
 87c:	e5933004 	ldr	r3, [r3, #4]
 880:	e5843000 	str	r3, [r4]
 884:	ebfffffe 	bl	0 <udelay>
 888:	ebfffffe 	bl	0 <i2c_read_uint8>
 88c:	e28dd008 	add	sp, sp, #8
 890:	e8bd8010 	pop	{r4, pc}
 894:	e282201c 	add	r2, r2, #28
 898:	e0420000 	sub	r0, r2, r0
 89c:	ebfffffe 	bl	0 <udelay>
 8a0:	eaffffef 	b	864 <bw_i2c_ui_read_button+0x6c>

000008a4 <bw_i2c_ui_read_button_last>:
 8a4:	e3002000 	movw	r2, #0
 8a8:	e3a01901 	mov	r1, #16384	; 0x4000
 8ac:	e3402000 	movt	r2, #0
 8b0:	e92d4010 	push	{r4, lr}
 8b4:	e24dd008 	sub	sp, sp, #8
 8b8:	e5d03001 	ldrb	r3, [r0, #1]
 8bc:	e30806a0 	movw	r0, #34464	; 0x86a0
 8c0:	e1d221b0 	ldrh	r2, [r2, #16]
 8c4:	e3004000 	movw	r4, #0
 8c8:	e3431f80 	movt	r1, #16256	; 0x3f80
 8cc:	e1a030a3 	lsr	r3, r3, #1
 8d0:	e1cd20b4 	strh	r2, [sp, #4]
 8d4:	e3400001 	movt	r0, #1
 8d8:	e581300c 	str	r3, [r1, #12]
 8dc:	e3404000 	movt	r4, #0
 8e0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 8e4:	e3a03a03 	mov	r3, #12288	; 0x3000
 8e8:	e3433f00 	movt	r3, #16128	; 0x3f00
 8ec:	e5942000 	ldr	r2, [r4]
 8f0:	e5930004 	ldr	r0, [r3, #4]
 8f4:	e0403002 	sub	r3, r0, r2
 8f8:	e353001b 	cmp	r3, #27
 8fc:	9a00000b 	bls	930 <bw_i2c_ui_read_button_last+0x8c>
 900:	e3a01002 	mov	r1, #2
 904:	e28d0004 	add	r0, sp, #4
 908:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 90c:	e3a03a03 	mov	r3, #12288	; 0x3000
 910:	e3a0005a 	mov	r0, #90	; 0x5a
 914:	e3433f00 	movt	r3, #16128	; 0x3f00
 918:	e5933004 	ldr	r3, [r3, #4]
 91c:	e5843000 	str	r3, [r4]
 920:	ebfffffe 	bl	0 <udelay>
 924:	ebfffffe 	bl	0 <i2c_read_uint8>
 928:	e28dd008 	add	sp, sp, #8
 92c:	e8bd8010 	pop	{r4, pc}
 930:	e282201c 	add	r2, r2, #28
 934:	e0420000 	sub	r0, r2, r0
 938:	ebfffffe 	bl	0 <udelay>
 93c:	eaffffef 	b	900 <bw_i2c_ui_read_button_last+0x5c>

00000940 <bw_i2c_ui_read_adc>:
 940:	e92d4010 	push	{r4, lr}
 944:	e3a02901 	mov	r2, #16384	; 0x4000
 948:	e5d03001 	ldrb	r3, [r0, #1]
 94c:	e24dd008 	sub	sp, sp, #8
 950:	e3432f80 	movt	r2, #16256	; 0x3f80
 954:	e3a01060 	mov	r1, #96	; 0x60
 958:	e1a030a3 	lsr	r3, r3, #1
 95c:	e30806a0 	movw	r0, #34464	; 0x86a0
 960:	e5cd1004 	strb	r1, [sp, #4]
 964:	e3004000 	movw	r4, #0
 968:	e582300c 	str	r3, [r2, #12]
 96c:	e3400001 	movt	r0, #1
 970:	e3404000 	movt	r4, #0
 974:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 978:	e3a03a03 	mov	r3, #12288	; 0x3000
 97c:	e3433f00 	movt	r3, #16128	; 0x3f00
 980:	e5942000 	ldr	r2, [r4]
 984:	e5930004 	ldr	r0, [r3, #4]
 988:	e0403002 	sub	r3, r0, r2
 98c:	e353001b 	cmp	r3, #27
 990:	9a00000b 	bls	9c4 <bw_i2c_ui_read_adc+0x84>
 994:	e3a01001 	mov	r1, #1
 998:	e28d0004 	add	r0, sp, #4
 99c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 9a0:	e3a03a03 	mov	r3, #12288	; 0x3000
 9a4:	e3a0005a 	mov	r0, #90	; 0x5a
 9a8:	e3433f00 	movt	r3, #16128	; 0x3f00
 9ac:	e5933004 	ldr	r3, [r3, #4]
 9b0:	e5843000 	str	r3, [r4]
 9b4:	ebfffffe 	bl	0 <udelay>
 9b8:	ebfffffe 	bl	0 <i2c_read_uint16>
 9bc:	e28dd008 	add	sp, sp, #8
 9c0:	e8bd8010 	pop	{r4, pc}
 9c4:	e282201c 	add	r2, r2, #28
 9c8:	e0420000 	sub	r0, r2, r0
 9cc:	ebfffffe 	bl	0 <udelay>
 9d0:	eaffffef 	b	994 <bw_i2c_ui_read_adc+0x54>

000009d4 <bw_i2c_ui_read_adc_avg>:
 9d4:	e92d4010 	push	{r4, lr}
 9d8:	e3a02901 	mov	r2, #16384	; 0x4000
 9dc:	e5d03001 	ldrb	r3, [r0, #1]
 9e0:	e24dd008 	sub	sp, sp, #8
 9e4:	e3432f80 	movt	r2, #16256	; 0x3f80
 9e8:	e3a01068 	mov	r1, #104	; 0x68
 9ec:	e1a030a3 	lsr	r3, r3, #1
 9f0:	e30806a0 	movw	r0, #34464	; 0x86a0
 9f4:	e5cd1004 	strb	r1, [sp, #4]
 9f8:	e3004000 	movw	r4, #0
 9fc:	e582300c 	str	r3, [r2, #12]
 a00:	e3400001 	movt	r0, #1
 a04:	e3404000 	movt	r4, #0
 a08:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 a0c:	e3a03a03 	mov	r3, #12288	; 0x3000
 a10:	e3433f00 	movt	r3, #16128	; 0x3f00
 a14:	e5942000 	ldr	r2, [r4]
 a18:	e5930004 	ldr	r0, [r3, #4]
 a1c:	e0403002 	sub	r3, r0, r2
 a20:	e353001b 	cmp	r3, #27
 a24:	9a00000b 	bls	a58 <bw_i2c_ui_read_adc_avg+0x84>
 a28:	e3a01001 	mov	r1, #1
 a2c:	e28d0004 	add	r0, sp, #4
 a30:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 a34:	e3a03a03 	mov	r3, #12288	; 0x3000
 a38:	e3a0005a 	mov	r0, #90	; 0x5a
 a3c:	e3433f00 	movt	r3, #16128	; 0x3f00
 a40:	e5933004 	ldr	r3, [r3, #4]
 a44:	e5843000 	str	r3, [r4]
 a48:	ebfffffe 	bl	0 <udelay>
 a4c:	ebfffffe 	bl	0 <i2c_read_uint16>
 a50:	e28dd008 	add	sp, sp, #8
 a54:	e8bd8010 	pop	{r4, pc}
 a58:	e282201c 	add	r2, r2, #28
 a5c:	e0420000 	sub	r0, r2, r0
 a60:	ebfffffe 	bl	0 <udelay>
 a64:	eaffffef 	b	a28 <bw_i2c_ui_read_adc_avg+0x54>

Disassembly of section .bss:

00000000 <i2c_write_us>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata:

00000000 <.LANCHOR1>:
   0:	00002010 	andeq	r2, r0, r0, lsl r0
   4:	0000ff08 	andeq	pc, r0, r8, lsl #30
   8:	0000ff09 	andeq	pc, r0, r9, lsl #30
   c:	00002014 	andeq	r2, r0, r4, lsl r0
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


ads1x15.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <ads1x15_get_op_status>:
   0:	e5d02008 	ldrb	r2, [r0, #8]
   4:	e3a03901 	mov	r3, #16384	; 0x4000
   8:	e92d4010 	push	{r4, lr}
   c:	e3520000 	cmp	r2, #0
  10:	e5d01001 	ldrb	r1, [r0, #1]
  14:	13a00d6a 	movne	r0, #6784	; 0x1a80
  18:	e3433f80 	movt	r3, #16256	; 0x3f80
  1c:	030806a0 	movweq	r0, #34464	; 0x86a0
  20:	13400006 	movtne	r0, #6
  24:	03400001 	movteq	r0, #1
  28:	e583100c 	str	r1, [r3, #12]
  2c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  30:	e3a00001 	mov	r0, #1
  34:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
  38:	e2000902 	and	r0, r0, #32768	; 0x8000
  3c:	e8bd8010 	pop	{r4, pc}

00000040 <ads1x15_get_mux>:
  40:	e5d02008 	ldrb	r2, [r0, #8]
  44:	e3a03901 	mov	r3, #16384	; 0x4000
  48:	e92d4010 	push	{r4, lr}
  4c:	e3520000 	cmp	r2, #0
  50:	e5d01001 	ldrb	r1, [r0, #1]
  54:	13a00d6a 	movne	r0, #6784	; 0x1a80
  58:	e3433f80 	movt	r3, #16256	; 0x3f80
  5c:	030806a0 	movweq	r0, #34464	; 0x86a0
  60:	13400006 	movtne	r0, #6
  64:	03400001 	movteq	r0, #1
  68:	e583100c 	str	r1, [r3, #12]
  6c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  70:	e3a00001 	mov	r0, #1
  74:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
  78:	e2000a07 	and	r0, r0, #28672	; 0x7000
  7c:	e8bd8010 	pop	{r4, pc}

00000080 <ads1x15_set_mux>:
  80:	e5d02008 	ldrb	r2, [r0, #8]
  84:	e3a03901 	mov	r3, #16384	; 0x4000
  88:	e92d4010 	push	{r4, lr}
  8c:	e3520000 	cmp	r2, #0
  90:	e3433f80 	movt	r3, #16256	; 0x3f80
  94:	e1a04001 	mov	r4, r1
  98:	e5d01001 	ldrb	r1, [r0, #1]
  9c:	13a00d6a 	movne	r0, #6784	; 0x1a80
  a0:	13400006 	movtne	r0, #6
  a4:	030806a0 	movweq	r0, #34464	; 0x86a0
  a8:	e583100c 	str	r1, [r3, #12]
  ac:	03400001 	movteq	r0, #1
  b0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  b4:	e1a01004 	mov	r1, r4
  b8:	e3a02a07 	mov	r2, #28672	; 0x7000
  bc:	e3a00001 	mov	r0, #1
  c0:	e8bd4010 	pop	{r4, lr}
  c4:	eafffffe 	b	0 <i2c_write_reg_uint16_mask>

000000c8 <ads1x15_get_pga>:
  c8:	e5d02008 	ldrb	r2, [r0, #8]
  cc:	e3a03901 	mov	r3, #16384	; 0x4000
  d0:	e92d4010 	push	{r4, lr}
  d4:	e3520000 	cmp	r2, #0
  d8:	e5d01001 	ldrb	r1, [r0, #1]
  dc:	13a00d6a 	movne	r0, #6784	; 0x1a80
  e0:	e3433f80 	movt	r3, #16256	; 0x3f80
  e4:	030806a0 	movweq	r0, #34464	; 0x86a0
  e8:	13400006 	movtne	r0, #6
  ec:	03400001 	movteq	r0, #1
  f0:	e583100c 	str	r1, [r3, #12]
  f4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  f8:	e3a00001 	mov	r0, #1
  fc:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 100:	e2000c0e 	and	r0, r0, #3584	; 0xe00
 104:	e8bd8010 	pop	{r4, pc}

00000108 <ads1x15_set_pga>:
 108:	e5d02008 	ldrb	r2, [r0, #8]
 10c:	e3a03901 	mov	r3, #16384	; 0x4000
 110:	e92d4010 	push	{r4, lr}
 114:	e3520000 	cmp	r2, #0
 118:	e3433f80 	movt	r3, #16256	; 0x3f80
 11c:	e1a04001 	mov	r4, r1
 120:	e5d01001 	ldrb	r1, [r0, #1]
 124:	13a00d6a 	movne	r0, #6784	; 0x1a80
 128:	13400006 	movtne	r0, #6
 12c:	030806a0 	movweq	r0, #34464	; 0x86a0
 130:	e583100c 	str	r1, [r3, #12]
 134:	03400001 	movteq	r0, #1
 138:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 13c:	e1a01004 	mov	r1, r4
 140:	e3a02c0e 	mov	r2, #3584	; 0xe00
 144:	e3a00001 	mov	r0, #1
 148:	e8bd4010 	pop	{r4, lr}
 14c:	eafffffe 	b	0 <i2c_write_reg_uint16_mask>

00000150 <ads1x15_get_mode>:
 150:	e5d02008 	ldrb	r2, [r0, #8]
 154:	e3a03901 	mov	r3, #16384	; 0x4000
 158:	e92d4010 	push	{r4, lr}
 15c:	e3520000 	cmp	r2, #0
 160:	e5d01001 	ldrb	r1, [r0, #1]
 164:	13a00d6a 	movne	r0, #6784	; 0x1a80
 168:	e3433f80 	movt	r3, #16256	; 0x3f80
 16c:	030806a0 	movweq	r0, #34464	; 0x86a0
 170:	13400006 	movtne	r0, #6
 174:	03400001 	movteq	r0, #1
 178:	e583100c 	str	r1, [r3, #12]
 17c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 180:	e3a00001 	mov	r0, #1
 184:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 188:	e2000c01 	and	r0, r0, #256	; 0x100
 18c:	e8bd8010 	pop	{r4, pc}

00000190 <ads1x15_set_mode>:
 190:	e5d02008 	ldrb	r2, [r0, #8]
 194:	e3a03901 	mov	r3, #16384	; 0x4000
 198:	e92d4010 	push	{r4, lr}
 19c:	e3520000 	cmp	r2, #0
 1a0:	e3433f80 	movt	r3, #16256	; 0x3f80
 1a4:	e1a04001 	mov	r4, r1
 1a8:	e5d01001 	ldrb	r1, [r0, #1]
 1ac:	13a00d6a 	movne	r0, #6784	; 0x1a80
 1b0:	13400006 	movtne	r0, #6
 1b4:	030806a0 	movweq	r0, #34464	; 0x86a0
 1b8:	e583100c 	str	r1, [r3, #12]
 1bc:	03400001 	movteq	r0, #1
 1c0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 1c4:	e1a01004 	mov	r1, r4
 1c8:	e3a02c01 	mov	r2, #256	; 0x100
 1cc:	e3a00001 	mov	r0, #1
 1d0:	e8bd4010 	pop	{r4, lr}
 1d4:	eafffffe 	b	0 <i2c_write_reg_uint16_mask>

000001d8 <ads1x15_get_comp_mode>:
 1d8:	e5d02008 	ldrb	r2, [r0, #8]
 1dc:	e3a03901 	mov	r3, #16384	; 0x4000
 1e0:	e92d4010 	push	{r4, lr}
 1e4:	e3520000 	cmp	r2, #0
 1e8:	e5d01001 	ldrb	r1, [r0, #1]
 1ec:	13a00d6a 	movne	r0, #6784	; 0x1a80
 1f0:	e3433f80 	movt	r3, #16256	; 0x3f80
 1f4:	030806a0 	movweq	r0, #34464	; 0x86a0
 1f8:	13400006 	movtne	r0, #6
 1fc:	03400001 	movteq	r0, #1
 200:	e583100c 	str	r1, [r3, #12]
 204:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 208:	e3a00001 	mov	r0, #1
 20c:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 210:	e2000010 	and	r0, r0, #16
 214:	e8bd8010 	pop	{r4, pc}

00000218 <ads1x15_get_comp_polarity>:
 218:	e5d02008 	ldrb	r2, [r0, #8]
 21c:	e3a03901 	mov	r3, #16384	; 0x4000
 220:	e92d4010 	push	{r4, lr}
 224:	e3520000 	cmp	r2, #0
 228:	e5d01001 	ldrb	r1, [r0, #1]
 22c:	13a00d6a 	movne	r0, #6784	; 0x1a80
 230:	e3433f80 	movt	r3, #16256	; 0x3f80
 234:	030806a0 	movweq	r0, #34464	; 0x86a0
 238:	13400006 	movtne	r0, #6
 23c:	03400001 	movteq	r0, #1
 240:	e583100c 	str	r1, [r3, #12]
 244:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 248:	e3a00001 	mov	r0, #1
 24c:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 250:	e2000008 	and	r0, r0, #8
 254:	e8bd8010 	pop	{r4, pc}

00000258 <ads1x15_get_comp_latching>:
 258:	e5d02008 	ldrb	r2, [r0, #8]
 25c:	e3a03901 	mov	r3, #16384	; 0x4000
 260:	e92d4010 	push	{r4, lr}
 264:	e3520000 	cmp	r2, #0
 268:	e5d01001 	ldrb	r1, [r0, #1]
 26c:	13a00d6a 	movne	r0, #6784	; 0x1a80
 270:	e3433f80 	movt	r3, #16256	; 0x3f80
 274:	030806a0 	movweq	r0, #34464	; 0x86a0
 278:	13400006 	movtne	r0, #6
 27c:	03400001 	movteq	r0, #1
 280:	e583100c 	str	r1, [r3, #12]
 284:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 288:	e3a00001 	mov	r0, #1
 28c:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 290:	e2000004 	and	r0, r0, #4
 294:	e8bd8010 	pop	{r4, pc}

00000298 <ads1x15_get_comp_queue>:
 298:	e5d02008 	ldrb	r2, [r0, #8]
 29c:	e3a03901 	mov	r3, #16384	; 0x4000
 2a0:	e92d4010 	push	{r4, lr}
 2a4:	e3520000 	cmp	r2, #0
 2a8:	e5d01001 	ldrb	r1, [r0, #1]
 2ac:	13a00d6a 	movne	r0, #6784	; 0x1a80
 2b0:	e3433f80 	movt	r3, #16256	; 0x3f80
 2b4:	030806a0 	movweq	r0, #34464	; 0x86a0
 2b8:	13400006 	movtne	r0, #6
 2bc:	03400001 	movteq	r0, #1
 2c0:	e583100c 	str	r1, [r3, #12]
 2c4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 2c8:	e3a00001 	mov	r0, #1
 2cc:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 2d0:	e2000003 	and	r0, r0, #3
 2d4:	e8bd8010 	pop	{r4, pc}

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


bw_spi_dimmer.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_dimmer_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e3052f8f 	movw	r2, #24463	; 0x5f8f
   8:	e5d03001 	ldrb	r3, [r0, #1]
   c:	e24dd018 	sub	sp, sp, #24
  10:	e3402001 	movt	r2, #1
  14:	e1a04000 	mov	r4, r0
  18:	e3530000 	cmp	r3, #0
  1c:	03e03061 	mvneq	r3, #97	; 0x61
  20:	05c03001 	strbeq	r3, [r0, #1]
  24:	e5903004 	ldr	r3, [r0, #4]
  28:	e2433001 	sub	r3, r3, #1
  2c:	e1530002 	cmp	r3, r2
  30:	83053f90 	movwhi	r3, #24464	; 0x5f90
  34:	83403001 	movthi	r3, #1
  38:	85803004 	strhi	r3, [r0, #4]
  3c:	e5d03000 	ldrb	r3, [r0]
  40:	e3530001 	cmp	r3, #1
  44:	9a00001f 	bls	c8 <bw_spi_dimmer_start+0xc8>
  48:	e3a03002 	mov	r3, #2
  4c:	e5c03000 	strb	r3, [r0]
  50:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
  54:	e5940004 	ldr	r0, [r4, #4]
  58:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
  5c:	e1c400bc 	strh	r0, [r4, #12]
  60:	e1a00004 	mov	r0, r4
  64:	e1a0100d 	mov	r1, sp
  68:	ebfffffe 	bl	0 <bw_spi_read_id>
  6c:	e5dd2000 	ldrb	r2, [sp]
  70:	e3520073 	cmp	r2, #115	; 0x73
  74:	1a00000d 	bne	b0 <bw_spi_dimmer_start+0xb0>
  78:	e59f1050 	ldr	r1, [pc, #80]	; d0 <bw_spi_dimmer_start+0xd0>
  7c:	e1a0300d 	mov	r3, sp
  80:	e28dc009 	add	ip, sp, #9
  84:	e3a00070 	mov	r0, #112	; 0x70
  88:	ea000000 	b	90 <bw_spi_dimmer_start+0x90>
  8c:	e5f10001 	ldrb	r0, [r1, #1]!
  90:	e5f32001 	ldrb	r2, [r3, #1]!
  94:	e1520000 	cmp	r2, r0
  98:	1a000005 	bne	b4 <bw_spi_dimmer_start+0xb4>
  9c:	e15c0003 	cmp	ip, r3
  a0:	1afffff9 	bne	8c <bw_spi_dimmer_start+0x8c>
  a4:	e3a00001 	mov	r0, #1
  a8:	e28dd018 	add	sp, sp, #24
  ac:	e8bd8010 	pop	{r4, pc}
  b0:	e3a00073 	mov	r0, #115	; 0x73
  b4:	e0400002 	sub	r0, r0, r2
  b8:	e16f0f10 	clz	r0, r0
  bc:	e1a002a0 	lsr	r0, r0, #5
  c0:	e28dd018 	add	sp, sp, #24
  c4:	e8bd8010 	pop	{r4, pc}
  c8:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
  cc:	eaffffe3 	b	60 <bw_spi_dimmer_start+0x60>
  d0:	00000001 	andeq	r0, r0, r1

000000d4 <bw_spi_dimmer_output>:
  d4:	e92d4010 	push	{r4, lr}
  d8:	e24dd008 	sub	sp, sp, #8
  dc:	e5d04000 	ldrb	r4, [r0]
  e0:	e3a02010 	mov	r2, #16
  e4:	e5d03001 	ldrb	r3, [r0, #1]
  e8:	e5cd1006 	strb	r1, [sp, #6]
  ec:	e3540002 	cmp	r4, #2
  f0:	e5cd2005 	strb	r2, [sp, #5]
  f4:	e5cd3004 	strb	r3, [sp, #4]
  f8:	0a000015 	beq	154 <bw_spi_dimmer_output+0x80>
  fc:	e5901004 	ldr	r1, [r0, #4]
 100:	e30b0280 	movw	r0, #45696	; 0xb280
 104:	e3400ee6 	movt	r0, #3814	; 0xee6
 108:	e2044003 	and	r4, r4, #3
 10c:	ebfffffe 	bl	0 <__aeabi_uidiv>
 110:	e3a03901 	mov	r3, #16384	; 0x4000
 114:	e30f2ffe 	movw	r2, #65534	; 0xfffe
 118:	e3433f20 	movt	r3, #16160	; 0x3f20
 11c:	e0022000 	and	r2, r2, r0
 120:	e3a01003 	mov	r1, #3
 124:	e28d0004 	add	r0, sp, #4
 128:	e5832008 	str	r2, [r3, #8]
 12c:	e5932000 	ldr	r2, [r3]
 130:	e3c22003 	bic	r2, r2, #3
 134:	e1824004 	orr	r4, r2, r4
 138:	e5834000 	str	r4, [r3]
 13c:	e5932000 	ldr	r2, [r3]
 140:	e3c2200c 	bic	r2, r2, #12
 144:	e5832000 	str	r2, [r3]
 148:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 14c:	e28dd008 	add	sp, sp, #8
 150:	e8bd8010 	pop	{r4, pc}
 154:	e1d000bc 	ldrh	r0, [r0, #12]
 158:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 15c:	e3a01003 	mov	r1, #3
 160:	e28d0004 	add	r0, sp, #4
 164:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 168:	e28dd008 	add	sp, sp, #8
 16c:	e8bd8010 	pop	{r4, pc}

Disassembly of section .rodata.str1.4:

00000000 <.LC0>:
   0:	5f697073 	svcpl	0x00697073
   4:	6d6d6964 			; <UNDEFINED> instruction: 0x6d6d6964
   8:	Address 0x0000000000000008 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


acs71x.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <uint16_bw_i2c_ui_read_adc>:
   0:	eafffffe 	b	0 <bw_i2c_ui_read_adc>

00000004 <uint16_pcf8591_adc_read>:
   4:	e92d4010 	push	{r4, lr}
   8:	e3811040 	orr	r1, r1, #64	; 0x40
   c:	ebfffffe 	bl	0 <pcf8591_adc_read>
  10:	e8bd8010 	pop	{r4, pc}

00000014 <acs71x_start>:
  14:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
  18:	e2504000 	subs	r4, r0, #0
  1c:	0a000029 	beq	c8 <acs71x_start+0xb4>
  20:	e5940008 	ldr	r0, [r4, #8]
  24:	e3500000 	cmp	r0, #0
  28:	0a000026 	beq	c8 <acs71x_start+0xb4>
  2c:	e5d42000 	ldrb	r2, [r4]
  30:	e3520004 	cmp	r2, #4
  34:	8a000023 	bhi	c8 <acs71x_start+0xb4>
  38:	e5d42001 	ldrb	r2, [r4, #1]
  3c:	e3520002 	cmp	r2, #2
  40:	8a000020 	bhi	c8 <acs71x_start+0xb4>
  44:	e5d4c002 	ldrb	ip, [r4, #2]
  48:	e3007000 	movw	r7, #0
  4c:	e3407000 	movt	r7, #0
  50:	e0871282 	add	r1, r7, r2, lsl #5
  54:	e5d1100c 	ldrb	r1, [r1, #12]
  58:	e15c0001 	cmp	ip, r1
  5c:	8a000019 	bhi	c8 <acs71x_start+0xb4>
  60:	e7972282 	ldr	r2, [r7, r2, lsl #5]
  64:	e3520000 	cmp	r2, #0
  68:	0a000016 	beq	c8 <acs71x_start+0xb4>
  6c:	e12fff32 	blx	r2
  70:	e3500000 	cmp	r0, #0
  74:	0a000013 	beq	c8 <acs71x_start+0xb4>
  78:	e5d45003 	ldrb	r5, [r4, #3]
  7c:	e5d43001 	ldrb	r3, [r4, #1]
  80:	e3550000 	cmp	r5, #0
  84:	0a000012 	beq	d4 <acs71x_start+0xc0>
  88:	e3a06008 	mov	r6, #8
  8c:	e3a08000 	mov	r8, #0
  90:	ea000000 	b	98 <acs71x_start+0x84>
  94:	e5d43001 	ldrb	r3, [r4, #1]
  98:	e0873283 	add	r3, r7, r3, lsl #5
  9c:	e5d41002 	ldrb	r1, [r4, #2]
  a0:	e5933004 	ldr	r3, [r3, #4]
  a4:	e5940008 	ldr	r0, [r4, #8]
  a8:	e12fff33 	blx	r3
  ac:	e0888000 	add	r8, r8, r0
  b0:	e2463001 	sub	r3, r6, #1
  b4:	e21360ff 	ands	r6, r3, #255	; 0xff
  b8:	1afffff5 	bne	94 <acs71x_start+0x80>
  bc:	e1a081a8 	lsr	r8, r8, #3
  c0:	e1c480b4 	strh	r8, [r4, #4]
  c4:	ea000000 	b	cc <acs71x_start+0xb8>
  c8:	e3a05000 	mov	r5, #0
  cc:	e1a00005 	mov	r0, r5
  d0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
  d4:	e0877283 	add	r7, r7, r3, lsl #5
  d8:	e30029c4 	movw	r2, #2500	; 0x9c4
  dc:	e1a05000 	mov	r5, r0
  e0:	e1d730b8 	ldrh	r3, [r7, #8]
  e4:	e1d710ba 	ldrh	r1, [r7, #10]
  e8:	e0000392 	mul	r0, r2, r3
  ec:	ebfffffe 	bl	0 <__aeabi_idiv>
  f0:	e1c400b4 	strh	r0, [r4, #4]
  f4:	eafffff4 	b	cc <acs71x_start+0xb8>

000000f8 <acs71x_get_chip_name>:
  f8:	e5d03000 	ldrb	r3, [r0]
  fc:	e3530004 	cmp	r3, #4
 100:	93a0200e 	movls	r2, #14
 104:	959f0008 	ldrls	r0, [pc, #8]	; 114 <acs71x_get_chip_name+0x1c>
 108:	90200392 	mlals	r0, r2, r3, r0
 10c:	83a00000 	movhi	r0, #0
 110:	e12fff1e 	bx	lr
 114:	00000060 	andeq	r0, r0, r0, rrx

00000118 <acs71x_get_adc_name>:
 118:	e5d03001 	ldrb	r3, [r0, #1]
 11c:	e3530002 	cmp	r3, #2
 120:	93000000 	movwls	r0, #0
 124:	93400000 	movtls	r0, #0
 128:	90800283 	addls	r0, r0, r3, lsl #5
 12c:	9280000d 	addls	r0, r0, #13
 130:	83a00000 	movhi	r0, #0
 134:	e12fff1e 	bx	lr

00000138 <acs71x_get_range>:
 138:	e5d02000 	ldrb	r2, [r0]
 13c:	e3520004 	cmp	r2, #4
 140:	93003000 	movwls	r3, #0
 144:	93403000 	movtls	r3, #0
 148:	90833002 	addls	r3, r3, r2
 14c:	95d300a8 	ldrbls	r0, [r3, #168]	; 0xa8
 150:	83a00000 	movhi	r0, #0
 154:	e12fff1e 	bx	lr

00000158 <acs71x_calibrate>:
 158:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 15c:	e3007000 	movw	r7, #0
 160:	e3407000 	movt	r7, #0
 164:	e1a05000 	mov	r5, r0
 168:	e3a04008 	mov	r4, #8
 16c:	e3a06000 	mov	r6, #0
 170:	e5d53001 	ldrb	r3, [r5, #1]
 174:	e5d51002 	ldrb	r1, [r5, #2]
 178:	e0873283 	add	r3, r7, r3, lsl #5
 17c:	e5950008 	ldr	r0, [r5, #8]
 180:	e5933004 	ldr	r3, [r3, #4]
 184:	e12fff33 	blx	r3
 188:	e0866000 	add	r6, r6, r0
 18c:	e2443001 	sub	r3, r4, #1
 190:	e21340ff 	ands	r4, r3, #255	; 0xff
 194:	1afffff5 	bne	170 <acs71x_calibrate+0x18>
 198:	e7ef01d6 	ubfx	r0, r6, #3, #16
 19c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

000001a0 <acs71x_get_current_dc>:
 1a0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1a4:	e3006000 	movw	r6, #0
 1a8:	e3406000 	movt	r6, #0
 1ac:	e1a05000 	mov	r5, r0
 1b0:	e3a04008 	mov	r4, #8
 1b4:	e3a07000 	mov	r7, #0
 1b8:	e5d53001 	ldrb	r3, [r5, #1]
 1bc:	e5d51002 	ldrb	r1, [r5, #2]
 1c0:	e0863283 	add	r3, r6, r3, lsl #5
 1c4:	e5950008 	ldr	r0, [r5, #8]
 1c8:	e5933004 	ldr	r3, [r3, #4]
 1cc:	e12fff33 	blx	r3
 1d0:	e1d520f4 	ldrsh	r2, [r5, #4]
 1d4:	e2443001 	sub	r3, r4, #1
 1d8:	e6bf0070 	sxth	r0, r0
 1dc:	e21340ff 	ands	r4, r3, #255	; 0xff
 1e0:	e0400002 	sub	r0, r0, r2
 1e4:	e0877000 	add	r7, r7, r0
 1e8:	1afffff2 	bne	1b8 <acs71x_get_current_dc+0x18>
 1ec:	e5d53001 	ldrb	r3, [r5, #1]
 1f0:	e300cffe 	movw	ip, #4094	; 0xffe
 1f4:	e5d52000 	ldrb	r2, [r5]
 1f8:	e3570000 	cmp	r7, #0
 1fc:	e0863283 	add	r3, r6, r3, lsl #5
 200:	e2870007 	add	r0, r7, #7
 204:	e0866082 	add	r6, r6, r2, lsl #1
 208:	a1a00007 	movge	r0, r7
 20c:	e1d310b8 	ldrh	r1, [r3, #8]
 210:	e1d62bb0 	ldrh	r2, [r6, #176]	; 0xb0
 214:	e151000c 	cmp	r1, ip
 218:	e1d370ba 	ldrh	r7, [r3, #10]
 21c:	83043dd3 	movwhi	r3, #19923	; 0x4dd3
 220:	e0010291 	mul	r1, r1, r2
 224:	83413062 	movthi	r3, #4194	; 0x1062
 228:	93a03ffa 	movls	r3, #1000	; 0x3e8
 22c:	e1a001c0 	asr	r0, r0, #3
 230:	e0000790 	mul	r0, r0, r7
 234:	80813193 	umullhi	r3, r1, r3, r1
 238:	90000093 	mulls	r0, r3, r0
 23c:	81a01321 	lsrhi	r1, r1, #6
 240:	ebfffffe 	bl	0 <__aeabi_idiv>
 244:	e6bf0070 	sxth	r0, r0
 248:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

Disassembly of section .rodata:

00000000 <_adc_device_f>:
	...
   8:	138800ff 	orrne	r0, r8, #255	; 0xff
   c:	46435003 	strbmi	r5, [r3], -r3
  10:	31393538 	teqcc	r9, r8, lsr r5
	...
  28:	132403ff 			; <UNDEFINED> instruction: 0x132403ff
  2c:	5f574200 	svcpl	0x00574200
  30:	415f4955 	cmpmi	pc, r5, asr r9	; <UNPREDICTABLE>
  34:	00004344 	andeq	r4, r0, r4, asr #6
	...
  48:	18007fff 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}
  4c:	53444103 	movtpl	r4, #16643	; 0x4103
  50:	35313131 	ldrcc	r3, [r1, #-305]!	; 0xfffffecf
	...

00000060 <acs71x_name>:
  60:	37534341 	ldrbcc	r4, [r3, -r1, asr #6]
  64:	4c453231 	sfmmi	f3, 2, [r5], {49}	; 0x31
  68:	35302d43 	ldrcc	r2, [r0, #-3395]!	; 0xfffff2bd
  6c:	43410000 	movtmi	r0, #4096	; 0x1000
  70:	32313753 	eorscc	r3, r1, #21757952	; 0x14c0000
  74:	2d434c45 	stclcs	12, cr4, [r3, #-276]	; 0xfffffeec
  78:	00423032 	subeq	r3, r2, r2, lsr r0
  7c:	37534341 	ldrbcc	r4, [r3, -r1, asr #6]
  80:	4c453231 	sfmmi	f3, 2, [r5], {49}	; 0x31
  84:	30332d43 	eorscc	r2, r3, r3, asr #26
  88:	43410041 	movtmi	r0, #4161	; 0x1041
  8c:	31313753 	teqcc	r1, r3, asr r7
  90:	312d5845 			; <UNDEFINED> instruction: 0x312d5845
  94:	00000035 	andeq	r0, r0, r5, lsr r0
  98:	37534341 	ldrbcc	r4, [r3, -r1, asr #6]
  9c:	58453131 	stmdapl	r5, {r0, r4, r5, r8, ip, sp}^
  a0:	0031332d 	eorseq	r3, r1, sp, lsr #6
  a4:	00000000 	andeq	r0, r0, r0

000000a8 <acs71x_range>:
  a8:	0f1e1405 	svceq	0x001e1405
  ac:	0000001f 	andeq	r0, r0, pc, lsl r0

000000b0 <acs71x_sensitivity_mv>:
  b0:	006400b9 	strhteq	r0, [r4], #-9
  b4:	00880042 	addeq	r0, r8, r2, asr #32
  b8:	Address 0x00000000000000b8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


sc16is740.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <sc16is740_reg_read>:
   0:	e1a02000 	mov	r2, r0
   4:	e3e0307f 	mvn	r3, #127	; 0x7f
   8:	e92d4010 	push	{r4, lr}
   c:	e24dd008 	sub	sp, sp, #8
  10:	e5d04000 	ldrb	r4, [r0]
  14:	e30b0280 	movw	r0, #45696	; 0xb280
  18:	e1833181 	orr	r3, r3, r1, lsl #3
  1c:	e3e0c000 	mvn	ip, #0
  20:	e5921004 	ldr	r1, [r2, #4]
  24:	e2044003 	and	r4, r4, #3
  28:	e3400ee6 	movt	r0, #3814	; 0xee6
  2c:	e5cd3004 	strb	r3, [sp, #4]
  30:	e5cdc005 	strb	ip, [sp, #5]
  34:	ebfffffe 	bl	0 <__aeabi_uidiv>
  38:	e3a02901 	mov	r2, #16384	; 0x4000
  3c:	e30f3ffe 	movw	r3, #65534	; 0xfffe
  40:	e3432f20 	movt	r2, #16160	; 0x3f20
  44:	e0033000 	and	r3, r3, r0
  48:	e3a01002 	mov	r1, #2
  4c:	e28d0004 	add	r0, sp, #4
  50:	e5823008 	str	r3, [r2, #8]
  54:	e5923000 	ldr	r3, [r2]
  58:	e3c33003 	bic	r3, r3, #3
  5c:	e1833004 	orr	r3, r3, r4
  60:	e5823000 	str	r3, [r2]
  64:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfern>
  68:	e5dd0005 	ldrb	r0, [sp, #5]
  6c:	e28dd008 	add	sp, sp, #8
  70:	e8bd8010 	pop	{r4, pc}

00000074 <sc16is740_reg_write>:
  74:	e92d4010 	push	{r4, lr}
  78:	e1a03000 	mov	r3, r0
  7c:	e5d04000 	ldrb	r4, [r0]
  80:	e24dd008 	sub	sp, sp, #8
  84:	e30b0280 	movw	r0, #45696	; 0xb280
  88:	e5cd2005 	strb	r2, [sp, #5]
  8c:	e2044003 	and	r4, r4, #3
  90:	e1a02181 	lsl	r2, r1, #3
  94:	e3400ee6 	movt	r0, #3814	; 0xee6
  98:	e5931004 	ldr	r1, [r3, #4]
  9c:	e5cd2004 	strb	r2, [sp, #4]
  a0:	ebfffffe 	bl	0 <__aeabi_uidiv>
  a4:	e3a02901 	mov	r2, #16384	; 0x4000
  a8:	e30f3ffe 	movw	r3, #65534	; 0xfffe
  ac:	e3432f20 	movt	r2, #16160	; 0x3f20
  b0:	e0033000 	and	r3, r3, r0
  b4:	e3a01002 	mov	r1, #2
  b8:	e28d0004 	add	r0, sp, #4
  bc:	e5823008 	str	r3, [r2, #8]
  c0:	e5923000 	ldr	r3, [r2]
  c4:	e3c33003 	bic	r3, r3, #3
  c8:	e1833004 	orr	r3, r3, r4
  cc:	e5823000 	str	r3, [r2]
  d0:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
  d4:	e28dd008 	add	sp, sp, #8
  d8:	e8bd8010 	pop	{r4, pc}

000000dc <sc16is740_is_readable>:
  dc:	e92d4010 	push	{r4, lr}
  e0:	e3a01005 	mov	r1, #5
  e4:	ebfffffe 	bl	0 <sc16is740_reg_read>
  e8:	e2000001 	and	r0, r0, #1
  ec:	e8bd8010 	pop	{r4, pc}

000000f0 <sc16is740_is_writable>:
  f0:	e92d4010 	push	{r4, lr}
  f4:	e3a01005 	mov	r1, #5
  f8:	ebfffffe 	bl	0 <sc16is740_reg_read>
  fc:	e7e002d0 	ubfx	r0, r0, #5, #1
 100:	e8bd8010 	pop	{r4, pc}

00000104 <sc16is740_getc>:
 104:	e92d4010 	push	{r4, lr}
 108:	e3a01005 	mov	r1, #5
 10c:	e1a04000 	mov	r4, r0
 110:	ebfffffe 	bl	0 <sc16is740_reg_read>
 114:	e3100001 	tst	r0, #1
 118:	0a000003 	beq	12c <sc16is740_getc+0x28>
 11c:	e1a00004 	mov	r0, r4
 120:	e3a01000 	mov	r1, #0
 124:	ebfffffe 	bl	0 <sc16is740_reg_read>
 128:	e8bd8010 	pop	{r4, pc}
 12c:	e3e00000 	mvn	r0, #0
 130:	e8bd8010 	pop	{r4, pc}

00000134 <sc16is740_putc>:
 134:	e92d4070 	push	{r4, r5, r6, lr}
 138:	e1a04000 	mov	r4, r0
 13c:	e1a05001 	mov	r5, r1
 140:	e3a01008 	mov	r1, #8
 144:	e1a00004 	mov	r0, r4
 148:	ebfffffe 	bl	0 <sc16is740_reg_read>
 14c:	e3500000 	cmp	r0, #0
 150:	0afffffa 	beq	140 <sc16is740_putc+0xc>
 154:	e1a00004 	mov	r0, r4
 158:	e6ef2075 	uxtb	r2, r5
 15c:	e3a01000 	mov	r1, #0
 160:	ebfffffe 	bl	74 <sc16is740_reg_write>
 164:	e1a00005 	mov	r0, r5
 168:	e8bd8070 	pop	{r4, r5, r6, pc}

0000016c <sc16is740_is_connected>:
 16c:	e92d4010 	push	{r4, lr}
 170:	e3a02041 	mov	r2, #65	; 0x41
 174:	e1a04000 	mov	r4, r0
 178:	e3a01007 	mov	r1, #7
 17c:	ebfffffe 	bl	74 <sc16is740_reg_write>
 180:	e1a00004 	mov	r0, r4
 184:	e3a01007 	mov	r1, #7
 188:	ebfffffe 	bl	0 <sc16is740_reg_read>
 18c:	e2400041 	sub	r0, r0, #65	; 0x41
 190:	e16f0f10 	clz	r0, r0
 194:	e1a002a0 	lsr	r0, r0, #5
 198:	e8bd8010 	pop	{r4, pc}

0000019c <sc16is740_read>:
 19c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1a0:	e2527000 	subs	r7, r2, #0
 1a4:	0a00000d 	beq	1e0 <sc16is740_read+0x44>
 1a8:	e1a06000 	mov	r6, r0
 1ac:	e1a05001 	mov	r5, r1
 1b0:	e3a04000 	mov	r4, #0
 1b4:	ea000003 	b	1c8 <sc16is740_read+0x2c>
 1b8:	e4c50001 	strb	r0, [r5], #1
 1bc:	e2844001 	add	r4, r4, #1
 1c0:	e1570004 	cmp	r7, r4
 1c4:	0a000003 	beq	1d8 <sc16is740_read+0x3c>
 1c8:	e1a00006 	mov	r0, r6
 1cc:	ebfffffe 	bl	104 <sc16is740_getc>
 1d0:	e3500000 	cmp	r0, #0
 1d4:	aafffff7 	bge	1b8 <sc16is740_read+0x1c>
 1d8:	e1a00004 	mov	r0, r4
 1dc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 1e0:	e1a04007 	mov	r4, r7
 1e4:	eafffffb 	b	1d8 <sc16is740_read+0x3c>

000001e8 <sc16is740_write>:
 1e8:	e92d4ff8 	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1ec:	e2526000 	subs	r6, r2, #0
 1f0:	0a000029 	beq	29c <sc16is740_write+0xb4>
 1f4:	e30b9280 	movw	r9, #45696	; 0xb280
 1f8:	e3a07901 	mov	r7, #16384	; 0x4000
 1fc:	e3409ee6 	movt	r9, #3814	; 0xee6
 200:	e3008000 	movw	r8, #0
 204:	e3437f20 	movt	r7, #16160	; 0x3f20
 208:	e1a05000 	mov	r5, r0
 20c:	e3408000 	movt	r8, #0
 210:	e1a04001 	mov	r4, r1
 214:	e3a01008 	mov	r1, #8
 218:	e1a00005 	mov	r0, r5
 21c:	ebfffffe 	bl	0 <sc16is740_reg_read>
 220:	e250a000 	subs	sl, r0, #0
 224:	0afffffa 	beq	214 <sc16is740_write+0x2c>
 228:	e15a0006 	cmp	sl, r6
 22c:	e3003000 	movw	r3, #0
 230:	e3403000 	movt	r3, #0
 234:	86efa076 	uxtbhi	sl, r6
 238:	e24a2001 	sub	r2, sl, #1
 23c:	e6ef2072 	uxtb	r2, r2
 240:	e2822001 	add	r2, r2, #1
 244:	e0842002 	add	r2, r4, r2
 248:	e4d41001 	ldrb	r1, [r4], #1
 24c:	e1540002 	cmp	r4, r2
 250:	e5e31001 	strb	r1, [r3, #1]!
 254:	1afffffb 	bne	248 <sc16is740_write+0x60>
 258:	e5951004 	ldr	r1, [r5, #4]
 25c:	e1a00009 	mov	r0, r9
 260:	e5d5b000 	ldrb	fp, [r5]
 264:	ebfffffe 	bl	0 <__aeabi_uidiv>
 268:	e30f3ffe 	movw	r3, #65534	; 0xfffe
 26c:	e28a1001 	add	r1, sl, #1
 270:	e0033000 	and	r3, r3, r0
 274:	e20bb003 	and	fp, fp, #3
 278:	e5873008 	str	r3, [r7, #8]
 27c:	e1a00008 	mov	r0, r8
 280:	e5973000 	ldr	r3, [r7]
 284:	e3c33003 	bic	r3, r3, #3
 288:	e183300b 	orr	r3, r3, fp
 28c:	e5873000 	str	r3, [r7]
 290:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 294:	e056600a 	subs	r6, r6, sl
 298:	1affffdd 	bne	214 <sc16is740_write+0x2c>
 29c:	e3a00000 	mov	r0, #0
 2a0:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

000002a4 <sc16is740_set_baud>:
 2a4:	e92d4070 	push	{r4, r5, r6, lr}
 2a8:	e1a04000 	mov	r4, r0
 2ac:	e1a01201 	lsl	r1, r1, #4
 2b0:	e3a00c12 	mov	r0, #4608	; 0x1200
 2b4:	e340007a 	movt	r0, #122	; 0x7a
 2b8:	ebfffffe 	bl	0 <__aeabi_uidiv>
 2bc:	e1a06000 	mov	r6, r0
 2c0:	e3a01003 	mov	r1, #3
 2c4:	e1a00004 	mov	r0, r4
 2c8:	ebfffffe 	bl	0 <sc16is740_reg_read>
 2cc:	e1a05000 	mov	r5, r0
 2d0:	e3a01003 	mov	r1, #3
 2d4:	e1a00004 	mov	r0, r4
 2d8:	e1e02c85 	mvn	r2, r5, lsl #25
 2dc:	e1e02ca2 	mvn	r2, r2, lsr #25
 2e0:	e6ef2072 	uxtb	r2, r2
 2e4:	ebfffffe 	bl	74 <sc16is740_reg_write>
 2e8:	e6ef2076 	uxtb	r2, r6
 2ec:	e1a00004 	mov	r0, r4
 2f0:	e3a01000 	mov	r1, #0
 2f4:	ebfffffe 	bl	74 <sc16is740_reg_write>
 2f8:	e7e72456 	ubfx	r2, r6, #8, #8
 2fc:	e1a00004 	mov	r0, r4
 300:	e3a01001 	mov	r1, #1
 304:	ebfffffe 	bl	74 <sc16is740_reg_write>
 308:	e1a02005 	mov	r2, r5
 30c:	e1a00004 	mov	r0, r4
 310:	e3a01003 	mov	r1, #3
 314:	e8bd4070 	pop	{r4, r5, r6, lr}
 318:	eafffffe 	b	74 <sc16is740_reg_write>

0000031c <sc16is740_set_format>:
 31c:	e2411005 	sub	r1, r1, #5
 320:	e3510003 	cmp	r1, #3
 324:	9300c000 	movwls	ip, #0
 328:	83a0c003 	movhi	ip, #3
 32c:	9340c000 	movtls	ip, #0
 330:	97dcc001 	ldrbls	ip, [ip, r1]
 334:	e2421001 	sub	r1, r2, #1
 338:	e3510003 	cmp	r1, #3
 33c:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
 340:	ea000004 	b	358 <sc16is740_set_format+0x3c>
 344:	00000374 	andeq	r0, r0, r4, ror r3
 348:	0000036c 	andeq	r0, r0, ip, ror #6
 34c:	00000354 	andeq	r0, r0, r4, asr r3
 350:	0000037c 	andeq	r0, r0, ip, ror r3
 354:	e38cc038 	orr	ip, ip, #56	; 0x38
 358:	e3530002 	cmp	r3, #2
 35c:	e3a01003 	mov	r1, #3
 360:	038cc004 	orreq	ip, ip, #4
 364:	e1a0200c 	mov	r2, ip
 368:	eafffffe 	b	74 <sc16is740_reg_write>
 36c:	e38cc018 	orr	ip, ip, #24
 370:	eafffff8 	b	358 <sc16is740_set_format+0x3c>
 374:	e38cc008 	orr	ip, ip, #8
 378:	eafffff6 	b	358 <sc16is740_set_format+0x3c>
 37c:	e38cc028 	orr	ip, ip, #40	; 0x28
 380:	eafffff4 	b	358 <sc16is740_set_format+0x3c>

00000384 <sc16is740_start>:
 384:	e92d4010 	push	{r4, lr}
 388:	e1a04000 	mov	r4, r0
 38c:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
 390:	e5943004 	ldr	r3, [r4, #4]
 394:	e3530000 	cmp	r3, #0
 398:	1a000013 	bne	3ec <sc16is740_start+0x68>
 39c:	e3043240 	movw	r3, #16960	; 0x4240
 3a0:	e340300f 	movt	r3, #15
 3a4:	e5843004 	str	r3, [r4, #4]
 3a8:	e3a02003 	mov	r2, #3
 3ac:	e1a00004 	mov	r0, r4
 3b0:	e1a01002 	mov	r1, r2
 3b4:	ebfffffe 	bl	74 <sc16is740_reg_write>
 3b8:	e3a01cc2 	mov	r1, #49664	; 0xc200
 3bc:	e1a00004 	mov	r0, r4
 3c0:	e3401001 	movt	r1, #1
 3c4:	ebfffffe 	bl	2a4 <sc16is740_set_baud>
 3c8:	e3a02007 	mov	r2, #7
 3cc:	e1a00004 	mov	r0, r4
 3d0:	e3a01002 	mov	r1, #2
 3d4:	ebfffffe 	bl	74 <sc16is740_reg_write>
 3d8:	e3003000 	movw	r3, #0
 3dc:	e3a02000 	mov	r2, #0
 3e0:	e3403000 	movt	r3, #0
 3e4:	e5c32000 	strb	r2, [r3]
 3e8:	e8bd8010 	pop	{r4, pc}
 3ec:	e3a02c09 	mov	r2, #2304	; 0x900
 3f0:	e340203d 	movt	r2, #61	; 0x3d
 3f4:	e1530002 	cmp	r3, r2
 3f8:	85842004 	strhi	r2, [r4, #4]
 3fc:	eaffffe9 	b	3a8 <sc16is740_start+0x24>

Disassembly of section .bss:

00000000 <buffer_tx>:
	...

Disassembly of section .rodata:

00000000 <CSWTCH.8>:
   0:	03020100 	movweq	r0, #8448	; 0x2100

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


bw_i2c_lcd.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_i2c_lcd_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
   c:	e5d43001 	ldrb	r3, [r4, #1]
  10:	e3a02a03 	mov	r2, #12288	; 0x3000
  14:	e3432f00 	movt	r2, #16128	; 0x3f00
  18:	e3530000 	cmp	r3, #0
  1c:	03e0307d 	mvneq	r3, #125	; 0x7d
  20:	05c43001 	strbeq	r3, [r4, #1]
  24:	e3003000 	movw	r3, #0
  28:	e3403000 	movt	r3, #0
  2c:	e5922004 	ldr	r2, [r2, #4]
  30:	e5832000 	str	r2, [r3]
  34:	e8bd8010 	pop	{r4, pc}

00000038 <bw_i2c_lcd_set_cursor>:
  38:	e92d4010 	push	{r4, lr}
  3c:	e3a0c901 	mov	ip, #16384	; 0x4000
  40:	e5d03001 	ldrb	r3, [r0, #1]
  44:	e24dd008 	sub	sp, sp, #8
  48:	e1a01281 	lsl	r1, r1, #5
  4c:	e202201f 	and	r2, r2, #31
  50:	e343cf80 	movt	ip, #16256	; 0x3f80
  54:	e2011060 	and	r1, r1, #96	; 0x60
  58:	e1811002 	orr	r1, r1, r2
  5c:	e30806a0 	movw	r0, #34464	; 0x86a0
  60:	e5cd1005 	strb	r1, [sp, #5]
  64:	e3a02011 	mov	r2, #17
  68:	e1a030a3 	lsr	r3, r3, #1
  6c:	e3004000 	movw	r4, #0
  70:	e5cd2004 	strb	r2, [sp, #4]
  74:	e3400001 	movt	r0, #1
  78:	e58c300c 	str	r3, [ip, #12]
  7c:	e3404000 	movt	r4, #0
  80:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  84:	e3a03a03 	mov	r3, #12288	; 0x3000
  88:	e3433f00 	movt	r3, #16128	; 0x3f00
  8c:	e5942000 	ldr	r2, [r4]
  90:	e5930004 	ldr	r0, [r3, #4]
  94:	e0403002 	sub	r3, r0, r2
  98:	e3530024 	cmp	r3, #36	; 0x24
  9c:	9a000008 	bls	c4 <bw_i2c_lcd_set_cursor+0x8c>
  a0:	e3a01002 	mov	r1, #2
  a4:	e28d0004 	add	r0, sp, #4
  a8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
  ac:	e3a03a03 	mov	r3, #12288	; 0x3000
  b0:	e3433f00 	movt	r3, #16128	; 0x3f00
  b4:	e5933004 	ldr	r3, [r3, #4]
  b8:	e5843000 	str	r3, [r4]
  bc:	e28dd008 	add	sp, sp, #8
  c0:	e8bd8010 	pop	{r4, pc}
  c4:	e2822025 	add	r2, r2, #37	; 0x25
  c8:	e0420000 	sub	r0, r2, r0
  cc:	ebfffffe 	bl	0 <udelay>
  d0:	eafffff2 	b	a0 <bw_i2c_lcd_set_cursor+0x68>

000000d4 <bw_i2c_lcd_text>:
  d4:	e3520010 	cmp	r2, #16
  d8:	e3a03000 	mov	r3, #0
  dc:	e92d4070 	push	{r4, r5, r6, lr}
  e0:	31a0e002 	movcc	lr, r2
  e4:	e24dd018 	sub	sp, sp, #24
  e8:	23a0e010 	movcs	lr, #16
  ec:	e1520003 	cmp	r2, r3
  f0:	e28d5004 	add	r5, sp, #4
  f4:	e5cd3004 	strb	r3, [sp, #4]
  f8:	12411001 	subne	r1, r1, #1
  fc:	11a02005 	movne	r2, r5
 100:	0a000005 	beq	11c <bw_i2c_lcd_text+0x48>
 104:	e5f1c001 	ldrb	ip, [r1, #1]!
 108:	e2833001 	add	r3, r3, #1
 10c:	e6ef3073 	uxtb	r3, r3
 110:	e153000e 	cmp	r3, lr
 114:	e5e2c001 	strb	ip, [r2, #1]!
 118:	3afffff9 	bcc	104 <bw_i2c_lcd_text+0x30>
 11c:	e5d03001 	ldrb	r3, [r0, #1]
 120:	e3a02901 	mov	r2, #16384	; 0x4000
 124:	e3432f80 	movt	r2, #16256	; 0x3f80
 128:	e30806a0 	movw	r0, #34464	; 0x86a0
 12c:	e1a030a3 	lsr	r3, r3, #1
 130:	e3006000 	movw	r6, #0
 134:	e582300c 	str	r3, [r2, #12]
 138:	e28e4001 	add	r4, lr, #1
 13c:	e3400001 	movt	r0, #1
 140:	e3406000 	movt	r6, #0
 144:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 148:	e3a03a03 	mov	r3, #12288	; 0x3000
 14c:	e3433f00 	movt	r3, #16128	; 0x3f00
 150:	e5962000 	ldr	r2, [r6]
 154:	e5930004 	ldr	r0, [r3, #4]
 158:	e0403002 	sub	r3, r0, r2
 15c:	e3530024 	cmp	r3, #36	; 0x24
 160:	9a000008 	bls	188 <bw_i2c_lcd_text+0xb4>
 164:	e1a01004 	mov	r1, r4
 168:	e1a00005 	mov	r0, r5
 16c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 170:	e3a03a03 	mov	r3, #12288	; 0x3000
 174:	e3433f00 	movt	r3, #16128	; 0x3f00
 178:	e5933004 	ldr	r3, [r3, #4]
 17c:	e5863000 	str	r3, [r6]
 180:	e28dd018 	add	sp, sp, #24
 184:	e8bd8070 	pop	{r4, r5, r6, pc}
 188:	e2822025 	add	r2, r2, #37	; 0x25
 18c:	e0420000 	sub	r0, r2, r0
 190:	ebfffffe 	bl	0 <udelay>
 194:	eafffff2 	b	164 <bw_i2c_lcd_text+0x90>

00000198 <bw_i2c_lcd_text_line_1>:
 198:	e92d4070 	push	{r4, r5, r6, lr}
 19c:	e1a06002 	mov	r6, r2
 1a0:	e3a02000 	mov	r2, #0
 1a4:	e1a05001 	mov	r5, r1
 1a8:	e1a04000 	mov	r4, r0
 1ac:	e1a01002 	mov	r1, r2
 1b0:	ebfffffe 	bl	38 <bw_i2c_lcd_set_cursor>
 1b4:	e1a02006 	mov	r2, r6
 1b8:	e1a01005 	mov	r1, r5
 1bc:	e1a00004 	mov	r0, r4
 1c0:	e8bd4070 	pop	{r4, r5, r6, lr}
 1c4:	eafffffe 	b	d4 <bw_i2c_lcd_text>

000001c8 <bw_i2c_lcd_text_line_2>:
 1c8:	e92d4070 	push	{r4, r5, r6, lr}
 1cc:	e1a05001 	mov	r5, r1
 1d0:	e1a06002 	mov	r6, r2
 1d4:	e1a04000 	mov	r4, r0
 1d8:	e3a02000 	mov	r2, #0
 1dc:	e3a01001 	mov	r1, #1
 1e0:	ebfffffe 	bl	38 <bw_i2c_lcd_set_cursor>
 1e4:	e1a02006 	mov	r2, r6
 1e8:	e1a01005 	mov	r1, r5
 1ec:	e1a00004 	mov	r0, r4
 1f0:	e8bd4070 	pop	{r4, r5, r6, lr}
 1f4:	eafffffe 	b	d4 <bw_i2c_lcd_text>

000001f8 <bw_i2c_lcd_cls>:
 1f8:	e3002000 	movw	r2, #0
 1fc:	e3a01901 	mov	r1, #16384	; 0x4000
 200:	e3402000 	movt	r2, #0
 204:	e92d4010 	push	{r4, lr}
 208:	e24dd008 	sub	sp, sp, #8
 20c:	e5d03001 	ldrb	r3, [r0, #1]
 210:	e30806a0 	movw	r0, #34464	; 0x86a0
 214:	e1d220b0 	ldrh	r2, [r2]
 218:	e3004000 	movw	r4, #0
 21c:	e3431f80 	movt	r1, #16256	; 0x3f80
 220:	e1a030a3 	lsr	r3, r3, #1
 224:	e1cd20b4 	strh	r2, [sp, #4]
 228:	e3400001 	movt	r0, #1
 22c:	e581300c 	str	r3, [r1, #12]
 230:	e3404000 	movt	r4, #0
 234:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 238:	e3a03a03 	mov	r3, #12288	; 0x3000
 23c:	e3433f00 	movt	r3, #16128	; 0x3f00
 240:	e5942000 	ldr	r2, [r4]
 244:	e5930004 	ldr	r0, [r3, #4]
 248:	e0403002 	sub	r3, r0, r2
 24c:	e3530024 	cmp	r3, #36	; 0x24
 250:	9a000008 	bls	278 <bw_i2c_lcd_cls+0x80>
 254:	e3a01002 	mov	r1, #2
 258:	e28d0004 	add	r0, sp, #4
 25c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 260:	e3a03a03 	mov	r3, #12288	; 0x3000
 264:	e3433f00 	movt	r3, #16128	; 0x3f00
 268:	e5933004 	ldr	r3, [r3, #4]
 26c:	e5843000 	str	r3, [r4]
 270:	e28dd008 	add	sp, sp, #8
 274:	e8bd8010 	pop	{r4, pc}
 278:	e2822025 	add	r2, r2, #37	; 0x25
 27c:	e0420000 	sub	r0, r2, r0
 280:	ebfffffe 	bl	0 <udelay>
 284:	eafffff2 	b	254 <bw_i2c_lcd_cls+0x5c>

00000288 <bw_i2c_lcd_set_contrast>:
 288:	e92d4010 	push	{r4, lr}
 28c:	e3a02901 	mov	r2, #16384	; 0x4000
 290:	e5d03001 	ldrb	r3, [r0, #1]
 294:	e24dd008 	sub	sp, sp, #8
 298:	e3432f80 	movt	r2, #16256	; 0x3f80
 29c:	e3a0c012 	mov	ip, #18
 2a0:	e1a030a3 	lsr	r3, r3, #1
 2a4:	e30806a0 	movw	r0, #34464	; 0x86a0
 2a8:	e5cd1005 	strb	r1, [sp, #5]
 2ac:	e3004000 	movw	r4, #0
 2b0:	e5cdc004 	strb	ip, [sp, #4]
 2b4:	e3400001 	movt	r0, #1
 2b8:	e582300c 	str	r3, [r2, #12]
 2bc:	e3404000 	movt	r4, #0
 2c0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 2c4:	e3a03a03 	mov	r3, #12288	; 0x3000
 2c8:	e3433f00 	movt	r3, #16128	; 0x3f00
 2cc:	e5942000 	ldr	r2, [r4]
 2d0:	e5930004 	ldr	r0, [r3, #4]
 2d4:	e0403002 	sub	r3, r0, r2
 2d8:	e3530024 	cmp	r3, #36	; 0x24
 2dc:	9a000008 	bls	304 <bw_i2c_lcd_set_contrast+0x7c>
 2e0:	e3a01002 	mov	r1, #2
 2e4:	e28d0004 	add	r0, sp, #4
 2e8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 2ec:	e3a03a03 	mov	r3, #12288	; 0x3000
 2f0:	e3433f00 	movt	r3, #16128	; 0x3f00
 2f4:	e5933004 	ldr	r3, [r3, #4]
 2f8:	e5843000 	str	r3, [r4]
 2fc:	e28dd008 	add	sp, sp, #8
 300:	e8bd8010 	pop	{r4, pc}
 304:	e2822025 	add	r2, r2, #37	; 0x25
 308:	e0420000 	sub	r0, r2, r0
 30c:	ebfffffe 	bl	0 <udelay>
 310:	eafffff2 	b	2e0 <bw_i2c_lcd_set_contrast+0x58>

00000314 <bw_i2c_lcd_set_backlight>:
 314:	e92d4010 	push	{r4, lr}
 318:	e3a02901 	mov	r2, #16384	; 0x4000
 31c:	e5d03001 	ldrb	r3, [r0, #1]
 320:	e24dd008 	sub	sp, sp, #8
 324:	e3432f80 	movt	r2, #16256	; 0x3f80
 328:	e3a0c017 	mov	ip, #23
 32c:	e1a030a3 	lsr	r3, r3, #1
 330:	e30806a0 	movw	r0, #34464	; 0x86a0
 334:	e5cd1005 	strb	r1, [sp, #5]
 338:	e3004000 	movw	r4, #0
 33c:	e5cdc004 	strb	ip, [sp, #4]
 340:	e3400001 	movt	r0, #1
 344:	e582300c 	str	r3, [r2, #12]
 348:	e3404000 	movt	r4, #0
 34c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 350:	e3a03a03 	mov	r3, #12288	; 0x3000
 354:	e3433f00 	movt	r3, #16128	; 0x3f00
 358:	e5942000 	ldr	r2, [r4]
 35c:	e5930004 	ldr	r0, [r3, #4]
 360:	e0403002 	sub	r3, r0, r2
 364:	e3530024 	cmp	r3, #36	; 0x24
 368:	9a000008 	bls	390 <bw_i2c_lcd_set_backlight+0x7c>
 36c:	e3a01002 	mov	r1, #2
 370:	e28d0004 	add	r0, sp, #4
 374:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 378:	e3a03a03 	mov	r3, #12288	; 0x3000
 37c:	e3433f00 	movt	r3, #16128	; 0x3f00
 380:	e5933004 	ldr	r3, [r3, #4]
 384:	e5843000 	str	r3, [r4]
 388:	e28dd008 	add	sp, sp, #8
 38c:	e8bd8010 	pop	{r4, pc}
 390:	e2822025 	add	r2, r2, #37	; 0x25
 394:	e0420000 	sub	r0, r2, r0
 398:	ebfffffe 	bl	0 <udelay>
 39c:	eafffff2 	b	36c <bw_i2c_lcd_set_backlight+0x58>

000003a0 <bw_i2c_lcd_set_startup_message_line_1>:
 3a0:	e3003000 	movw	r3, #0
 3a4:	e3520000 	cmp	r2, #0
 3a8:	e3403000 	movt	r3, #0
 3ac:	e92d4010 	push	{r4, lr}
 3b0:	e24dd008 	sub	sp, sp, #8
 3b4:	e1d330b4 	ldrh	r3, [r3, #4]
 3b8:	e1cd30b4 	strh	r3, [sp, #4]
 3bc:	0a000001 	beq	3c8 <bw_i2c_lcd_set_startup_message_line_1+0x28>
 3c0:	e28dd008 	add	sp, sp, #8
 3c4:	e8bd8010 	pop	{r4, pc}
 3c8:	e5d03001 	ldrb	r3, [r0, #1]
 3cc:	e3a02901 	mov	r2, #16384	; 0x4000
 3d0:	e3432f80 	movt	r2, #16256	; 0x3f80
 3d4:	e30806a0 	movw	r0, #34464	; 0x86a0
 3d8:	e1a030a3 	lsr	r3, r3, #1
 3dc:	e3004000 	movw	r4, #0
 3e0:	e582300c 	str	r3, [r2, #12]
 3e4:	e3400001 	movt	r0, #1
 3e8:	e3404000 	movt	r4, #0
 3ec:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 3f0:	e3a03a03 	mov	r3, #12288	; 0x3000
 3f4:	e3433f00 	movt	r3, #16128	; 0x3f00
 3f8:	e5942000 	ldr	r2, [r4]
 3fc:	e5930004 	ldr	r0, [r3, #4]
 400:	e0403002 	sub	r3, r0, r2
 404:	e3530024 	cmp	r3, #36	; 0x24
 408:	9a000008 	bls	430 <bw_i2c_lcd_set_startup_message_line_1+0x90>
 40c:	e3a01002 	mov	r1, #2
 410:	e28d0004 	add	r0, sp, #4
 414:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 418:	e3a03a03 	mov	r3, #12288	; 0x3000
 41c:	e3433f00 	movt	r3, #16128	; 0x3f00
 420:	e5933004 	ldr	r3, [r3, #4]
 424:	e5843000 	str	r3, [r4]
 428:	e28dd008 	add	sp, sp, #8
 42c:	e8bd8010 	pop	{r4, pc}
 430:	e2822025 	add	r2, r2, #37	; 0x25
 434:	e0420000 	sub	r0, r2, r0
 438:	ebfffffe 	bl	0 <udelay>
 43c:	eafffff2 	b	40c <bw_i2c_lcd_set_startup_message_line_1+0x6c>

00000440 <bw_i2c_lcd_set_startup_message_line_2>:
 440:	e3003000 	movw	r3, #0
 444:	e3520000 	cmp	r2, #0
 448:	e3403000 	movt	r3, #0
 44c:	e92d4010 	push	{r4, lr}
 450:	e24dd008 	sub	sp, sp, #8
 454:	e1d330b8 	ldrh	r3, [r3, #8]
 458:	e1cd30b4 	strh	r3, [sp, #4]
 45c:	0a000001 	beq	468 <bw_i2c_lcd_set_startup_message_line_2+0x28>
 460:	e28dd008 	add	sp, sp, #8
 464:	e8bd8010 	pop	{r4, pc}
 468:	e5d03001 	ldrb	r3, [r0, #1]
 46c:	e3a02901 	mov	r2, #16384	; 0x4000
 470:	e3432f80 	movt	r2, #16256	; 0x3f80
 474:	e30806a0 	movw	r0, #34464	; 0x86a0
 478:	e1a030a3 	lsr	r3, r3, #1
 47c:	e3004000 	movw	r4, #0
 480:	e582300c 	str	r3, [r2, #12]
 484:	e3400001 	movt	r0, #1
 488:	e3404000 	movt	r4, #0
 48c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 490:	e3a03a03 	mov	r3, #12288	; 0x3000
 494:	e3433f00 	movt	r3, #16128	; 0x3f00
 498:	e5942000 	ldr	r2, [r4]
 49c:	e5930004 	ldr	r0, [r3, #4]
 4a0:	e0403002 	sub	r3, r0, r2
 4a4:	e3530024 	cmp	r3, #36	; 0x24
 4a8:	9a000008 	bls	4d0 <bw_i2c_lcd_set_startup_message_line_2+0x90>
 4ac:	e3a01002 	mov	r1, #2
 4b0:	e28d0004 	add	r0, sp, #4
 4b4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 4b8:	e3a03a03 	mov	r3, #12288	; 0x3000
 4bc:	e3433f00 	movt	r3, #16128	; 0x3f00
 4c0:	e5933004 	ldr	r3, [r3, #4]
 4c4:	e5843000 	str	r3, [r4]
 4c8:	e28dd008 	add	sp, sp, #8
 4cc:	e8bd8010 	pop	{r4, pc}
 4d0:	e2822025 	add	r2, r2, #37	; 0x25
 4d4:	e0420000 	sub	r0, r2, r0
 4d8:	ebfffffe 	bl	0 <udelay>
 4dc:	eafffff2 	b	4ac <bw_i2c_lcd_set_startup_message_line_2+0x6c>

000004e0 <bw_i2c_lcd_set_backlight_temp>:
 4e0:	e92d4010 	push	{r4, lr}
 4e4:	e3a02901 	mov	r2, #16384	; 0x4000
 4e8:	e5d03001 	ldrb	r3, [r0, #1]
 4ec:	e24dd008 	sub	sp, sp, #8
 4f0:	e3432f80 	movt	r2, #16256	; 0x3f80
 4f4:	e3a0c013 	mov	ip, #19
 4f8:	e1a030a3 	lsr	r3, r3, #1
 4fc:	e30806a0 	movw	r0, #34464	; 0x86a0
 500:	e5cd1005 	strb	r1, [sp, #5]
 504:	e3004000 	movw	r4, #0
 508:	e5cdc004 	strb	ip, [sp, #4]
 50c:	e3400001 	movt	r0, #1
 510:	e582300c 	str	r3, [r2, #12]
 514:	e3404000 	movt	r4, #0
 518:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 51c:	e3a03a03 	mov	r3, #12288	; 0x3000
 520:	e3433f00 	movt	r3, #16128	; 0x3f00
 524:	e5942000 	ldr	r2, [r4]
 528:	e5930004 	ldr	r0, [r3, #4]
 52c:	e0403002 	sub	r3, r0, r2
 530:	e3530024 	cmp	r3, #36	; 0x24
 534:	9a000008 	bls	55c <bw_i2c_lcd_set_backlight_temp+0x7c>
 538:	e3a01002 	mov	r1, #2
 53c:	e28d0004 	add	r0, sp, #4
 540:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 544:	e3a03a03 	mov	r3, #12288	; 0x3000
 548:	e3433f00 	movt	r3, #16128	; 0x3f00
 54c:	e5933004 	ldr	r3, [r3, #4]
 550:	e5843000 	str	r3, [r4]
 554:	e28dd008 	add	sp, sp, #8
 558:	e8bd8010 	pop	{r4, pc}
 55c:	e2822025 	add	r2, r2, #37	; 0x25
 560:	e0420000 	sub	r0, r2, r0
 564:	ebfffffe 	bl	0 <udelay>
 568:	eafffff2 	b	538 <bw_i2c_lcd_set_backlight_temp+0x58>

0000056c <bw_i2c_lcd_get_backlight>:
 56c:	e92d4030 	push	{r4, r5, lr}
 570:	e3a02901 	mov	r2, #16384	; 0x4000
 574:	e5d03001 	ldrb	r3, [r0, #1]
 578:	e24dd00c 	sub	sp, sp, #12
 57c:	e3432f80 	movt	r2, #16256	; 0x3f80
 580:	e3a0c013 	mov	ip, #19
 584:	e1a030a3 	lsr	r3, r3, #1
 588:	e30806a0 	movw	r0, #34464	; 0x86a0
 58c:	e5cdc004 	strb	ip, [sp, #4]
 590:	e1a05001 	mov	r5, r1
 594:	e582300c 	str	r3, [r2, #12]
 598:	e3004000 	movw	r4, #0
 59c:	e3400001 	movt	r0, #1
 5a0:	e3404000 	movt	r4, #0
 5a4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 5a8:	e3a03a03 	mov	r3, #12288	; 0x3000
 5ac:	e3433f00 	movt	r3, #16128	; 0x3f00
 5b0:	e5942000 	ldr	r2, [r4]
 5b4:	e5930004 	ldr	r0, [r3, #4]
 5b8:	e0403002 	sub	r3, r0, r2
 5bc:	e3530024 	cmp	r3, #36	; 0x24
 5c0:	9a00000a 	bls	5f0 <bw_i2c_lcd_get_backlight+0x84>
 5c4:	e3a01001 	mov	r1, #1
 5c8:	e28d0004 	add	r0, sp, #4
 5cc:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 5d0:	e3a03a03 	mov	r3, #12288	; 0x3000
 5d4:	e3433f00 	movt	r3, #16128	; 0x3f00
 5d8:	e5933004 	ldr	r3, [r3, #4]
 5dc:	e5843000 	str	r3, [r4]
 5e0:	ebfffffe 	bl	0 <i2c_read_uint8>
 5e4:	e5c50000 	strb	r0, [r5]
 5e8:	e28dd00c 	add	sp, sp, #12
 5ec:	e8bd8030 	pop	{r4, r5, pc}
 5f0:	e2822025 	add	r2, r2, #37	; 0x25
 5f4:	e0420000 	sub	r0, r2, r0
 5f8:	ebfffffe 	bl	0 <udelay>
 5fc:	eafffff0 	b	5c4 <bw_i2c_lcd_get_backlight+0x58>

00000600 <bw_i2c_lcd_get_contrast>:
 600:	e92d4030 	push	{r4, r5, lr}
 604:	e3a02901 	mov	r2, #16384	; 0x4000
 608:	e5d03001 	ldrb	r3, [r0, #1]
 60c:	e24dd00c 	sub	sp, sp, #12
 610:	e3432f80 	movt	r2, #16256	; 0x3f80
 614:	e3a0c012 	mov	ip, #18
 618:	e1a030a3 	lsr	r3, r3, #1
 61c:	e30806a0 	movw	r0, #34464	; 0x86a0
 620:	e5cdc004 	strb	ip, [sp, #4]
 624:	e1a05001 	mov	r5, r1
 628:	e582300c 	str	r3, [r2, #12]
 62c:	e3004000 	movw	r4, #0
 630:	e3400001 	movt	r0, #1
 634:	e3404000 	movt	r4, #0
 638:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 63c:	e3a03a03 	mov	r3, #12288	; 0x3000
 640:	e3433f00 	movt	r3, #16128	; 0x3f00
 644:	e5942000 	ldr	r2, [r4]
 648:	e5930004 	ldr	r0, [r3, #4]
 64c:	e0403002 	sub	r3, r0, r2
 650:	e3530024 	cmp	r3, #36	; 0x24
 654:	9a00000a 	bls	684 <bw_i2c_lcd_get_contrast+0x84>
 658:	e3a01001 	mov	r1, #1
 65c:	e28d0004 	add	r0, sp, #4
 660:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 664:	e3a03a03 	mov	r3, #12288	; 0x3000
 668:	e3433f00 	movt	r3, #16128	; 0x3f00
 66c:	e5933004 	ldr	r3, [r3, #4]
 670:	e5843000 	str	r3, [r4]
 674:	ebfffffe 	bl	0 <i2c_read_uint8>
 678:	e5c50000 	strb	r0, [r5]
 67c:	e28dd00c 	add	sp, sp, #12
 680:	e8bd8030 	pop	{r4, r5, pc}
 684:	e2822025 	add	r2, r2, #37	; 0x25
 688:	e0420000 	sub	r0, r2, r0
 68c:	ebfffffe 	bl	0 <udelay>
 690:	eafffff0 	b	658 <bw_i2c_lcd_get_contrast+0x58>

00000694 <bw_i2c_lcd_reinit>:
 694:	e3002000 	movw	r2, #0
 698:	e3a01901 	mov	r1, #16384	; 0x4000
 69c:	e3402000 	movt	r2, #0
 6a0:	e92d4010 	push	{r4, lr}
 6a4:	e24dd008 	sub	sp, sp, #8
 6a8:	e5d03001 	ldrb	r3, [r0, #1]
 6ac:	e30806a0 	movw	r0, #34464	; 0x86a0
 6b0:	e1d220bc 	ldrh	r2, [r2, #12]
 6b4:	e3004000 	movw	r4, #0
 6b8:	e3431f80 	movt	r1, #16256	; 0x3f80
 6bc:	e1a030a3 	lsr	r3, r3, #1
 6c0:	e1cd20b4 	strh	r2, [sp, #4]
 6c4:	e3400001 	movt	r0, #1
 6c8:	e581300c 	str	r3, [r1, #12]
 6cc:	e3404000 	movt	r4, #0
 6d0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 6d4:	e3a03a03 	mov	r3, #12288	; 0x3000
 6d8:	e3433f00 	movt	r3, #16128	; 0x3f00
 6dc:	e5942000 	ldr	r2, [r4]
 6e0:	e5930004 	ldr	r0, [r3, #4]
 6e4:	e0403002 	sub	r3, r0, r2
 6e8:	e3530024 	cmp	r3, #36	; 0x24
 6ec:	9a000008 	bls	714 <bw_i2c_lcd_reinit+0x80>
 6f0:	e3a01002 	mov	r1, #2
 6f4:	e28d0004 	add	r0, sp, #4
 6f8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 6fc:	e3a03a03 	mov	r3, #12288	; 0x3000
 700:	e3433f00 	movt	r3, #16128	; 0x3f00
 704:	e5933004 	ldr	r3, [r3, #4]
 708:	e5843000 	str	r3, [r4]
 70c:	e28dd008 	add	sp, sp, #8
 710:	e8bd8010 	pop	{r4, pc}
 714:	e2822025 	add	r2, r2, #37	; 0x25
 718:	e0420000 	sub	r0, r2, r0
 71c:	ebfffffe 	bl	0 <udelay>
 720:	eafffff2 	b	6f0 <bw_i2c_lcd_reinit+0x5c>

Disassembly of section .bss:

00000000 <i2c_write_us>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata:

00000000 <.LANCHOR1>:
   0:	00002010 	andeq	r2, r0, r0, lsl r0
   4:	0000ff08 	andeq	pc, r0, r8, lsl #30
   8:	0000ff09 	andeq	pc, r0, r9, lsl #30
   c:	Address 0x000000000000000c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


max7219_spi.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <max7219_spi_start>:
   0:	e5903004 	ldr	r3, [r0, #4]
   4:	e3530000 	cmp	r3, #0
   8:	1a00000e 	bne	48 <max7219_spi_start+0x48>
   c:	e3083480 	movw	r3, #33920	; 0x8480
  10:	e340301e 	movt	r3, #30
  14:	e5803004 	str	r3, [r0, #4]
  18:	e5d03000 	ldrb	r3, [r0]
  1c:	e3530001 	cmp	r3, #1
  20:	9a00000f 	bls	64 <max7219_spi_start+0x64>
  24:	e92d4010 	push	{r4, lr}
  28:	e3a03002 	mov	r3, #2
  2c:	e5c03000 	strb	r3, [r0]
  30:	e1a04000 	mov	r4, r0
  34:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
  38:	e5940004 	ldr	r0, [r4, #4]
  3c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
  40:	e1c400bc 	strh	r0, [r4, #12]
  44:	e8bd8010 	pop	{r4, pc}
  48:	e3092680 	movw	r2, #38528	; 0x9680
  4c:	e3402098 	movt	r2, #152	; 0x98
  50:	e1530002 	cmp	r3, r2
  54:	e5d03000 	ldrb	r3, [r0]
  58:	85802004 	strhi	r2, [r0, #4]
  5c:	e3530001 	cmp	r3, #1
  60:	8affffef 	bhi	24 <max7219_spi_start+0x24>
  64:	eafffffe 	b	0 <lib_bcm2835_spi_begin>

00000068 <max7219_spi_write_reg>:
  68:	e5d03000 	ldrb	r3, [r0]
  6c:	e92d4010 	push	{r4, lr}
  70:	e3530002 	cmp	r3, #2
  74:	e1824401 	orr	r4, r2, r1, lsl #8
  78:	0a00000b 	beq	ac <max7219_spi_write_reg+0x44>
  7c:	e5901004 	ldr	r1, [r0, #4]
  80:	e30b0280 	movw	r0, #45696	; 0xb280
  84:	e3400ee6 	movt	r0, #3814	; 0xee6
  88:	ebfffffe 	bl	0 <__aeabi_uidiv>
  8c:	e3a02901 	mov	r2, #16384	; 0x4000
  90:	e30f3ffe 	movw	r3, #65534	; 0xfffe
  94:	e3432f20 	movt	r2, #16160	; 0x3f20
  98:	e0033000 	and	r3, r3, r0
  9c:	e1a00004 	mov	r0, r4
  a0:	e5823008 	str	r3, [r2, #8]
  a4:	e8bd4010 	pop	{r4, lr}
  a8:	eafffffe 	b	0 <lib_bcm2835_spi_write>
  ac:	e1d000bc 	ldrh	r0, [r0, #12]
  b0:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
  b4:	e1a00004 	mov	r0, r4
  b8:	e8bd4010 	pop	{r4, lr}
  bc:	eafffffe 	b	0 <lib_bcm2835_aux_spi_write>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


mcp9808.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mcp9808_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
   c:	e5d43001 	ldrb	r3, [r4, #1]
  10:	e5942004 	ldr	r2, [r4, #4]
  14:	e3530000 	cmp	r3, #0
  18:	03a03018 	moveq	r3, #24
  1c:	05c43001 	strbeq	r3, [r4, #1]
  20:	e3520000 	cmp	r2, #0
  24:	0a000012 	beq	74 <mcp9808_start+0x74>
  28:	e5d41008 	ldrb	r1, [r4, #8]
  2c:	e3a02901 	mov	r2, #16384	; 0x4000
  30:	e3432f80 	movt	r2, #16256	; 0x3f80
  34:	e3510000 	cmp	r1, #0
  38:	e582300c 	str	r3, [r2, #12]
  3c:	1a000011 	bne	88 <mcp9808_start+0x88>
  40:	e30806a0 	movw	r0, #34464	; 0x86a0
  44:	e3400001 	movt	r0, #1
  48:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  4c:	e5d40001 	ldrb	r0, [r4, #1]
  50:	ebfffffe 	bl	0 <i2c_is_connected>
  54:	e3500000 	cmp	r0, #0
  58:	0a000003 	beq	6c <mcp9808_start+0x6c>
  5c:	e3a00006 	mov	r0, #6
  60:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
  64:	e3500054 	cmp	r0, #84	; 0x54
  68:	0a00000a 	beq	98 <mcp9808_start+0x98>
  6c:	e3a00000 	mov	r0, #0
  70:	e8bd8010 	pop	{r4, pc}
  74:	e3a02901 	mov	r2, #16384	; 0x4000
  78:	e3a01001 	mov	r1, #1
  7c:	e3432f80 	movt	r2, #16256	; 0x3f80
  80:	e5c41008 	strb	r1, [r4, #8]
  84:	e582300c 	str	r3, [r2, #12]
  88:	e3a00d6a 	mov	r0, #6784	; 0x1a80
  8c:	e3400006 	movt	r0, #6
  90:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  94:	eaffffec 	b	4c <mcp9808_start+0x4c>
  98:	e3a00007 	mov	r0, #7
  9c:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
  a0:	e2400b01 	sub	r0, r0, #1024	; 0x400
  a4:	e16f0f10 	clz	r0, r0
  a8:	e1a002a0 	lsr	r0, r0, #5
  ac:	e8bd8010 	pop	{r4, pc}

000000b0 <mcp9808_get_temperature>:
  b0:	e5d02008 	ldrb	r2, [r0, #8]
  b4:	e3a03901 	mov	r3, #16384	; 0x4000
  b8:	e92d4010 	push	{r4, lr}
  bc:	e3520000 	cmp	r2, #0
  c0:	e5d01001 	ldrb	r1, [r0, #1]
  c4:	13a00d6a 	movne	r0, #6784	; 0x1a80
  c8:	e3433f80 	movt	r3, #16256	; 0x3f80
  cc:	030806a0 	movweq	r0, #34464	; 0x86a0
  d0:	13400006 	movtne	r0, #6
  d4:	03400001 	movteq	r0, #1
  d8:	e583100c 	str	r1, [r3, #12]
  dc:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  e0:	e3a00005 	mov	r0, #5
  e4:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
  e8:	e7eb3050 	ubfx	r3, r0, #0, #12
  ec:	e3100a01 	tst	r0, #4096	; 0x1000
  f0:	ee003a10 	vmov	s0, r3
  f4:	1ddf7a02 	vldrne	s15, [pc, #8]	; 104 <mcp9808_get_temperature+0x54>
  f8:	eeba0ace 	vcvt.f32.s32	s0, s0, #4
  fc:	1e300a67 	vsubne.f32	s0, s0, s15
 100:	e8bd8010 	pop	{r4, pc}
 104:	43800000 	orrmi	r0, r0, #0

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


bw_spi_relay.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_relay_start>:
   0:	e92d4030 	push	{r4, r5, lr}
   4:	e3052f8f 	movw	r2, #24463	; 0x5f8f
   8:	e5d03001 	ldrb	r3, [r0, #1]
   c:	e24dd024 	sub	sp, sp, #36	; 0x24
  10:	e3402001 	movt	r2, #1
  14:	e1a04000 	mov	r4, r0
  18:	e3530000 	cmp	r3, #0
  1c:	03e03071 	mvneq	r3, #113	; 0x71
  20:	05c03001 	strbeq	r3, [r0, #1]
  24:	e5903004 	ldr	r3, [r0, #4]
  28:	e2433001 	sub	r3, r3, #1
  2c:	e1530002 	cmp	r3, r2
  30:	83053f90 	movwhi	r3, #24464	; 0x5f90
  34:	83403001 	movthi	r3, #1
  38:	85803004 	strhi	r3, [r0, #4]
  3c:	e5d03000 	ldrb	r3, [r0]
  40:	e3530001 	cmp	r3, #1
  44:	9a000039 	bls	130 <bw_spi_relay_start+0x130>
  48:	e3a03002 	mov	r3, #2
  4c:	e5c03000 	strb	r3, [r0]
  50:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
  54:	e5940004 	ldr	r0, [r4, #4]
  58:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
  5c:	e1c400bc 	strh	r0, [r4, #12]
  60:	e28d1008 	add	r1, sp, #8
  64:	e1a00004 	mov	r0, r4
  68:	ebfffffe 	bl	0 <bw_spi_read_id>
  6c:	e5dd3008 	ldrb	r3, [sp, #8]
  70:	e3530073 	cmp	r3, #115	; 0x73
  74:	1a00002a 	bne	124 <bw_spi_relay_start+0x124>
  78:	e59f00d0 	ldr	r0, [pc, #208]	; 150 <bw_spi_relay_start+0x150>
  7c:	e28d3009 	add	r3, sp, #9
  80:	e28dc011 	add	ip, sp, #17
  84:	e3a02070 	mov	r2, #112	; 0x70
  88:	ea000000 	b	90 <bw_spi_relay_start+0x90>
  8c:	e5f02001 	ldrb	r2, [r0, #1]!
  90:	e4d31001 	ldrb	r1, [r3], #1
  94:	e1510002 	cmp	r1, r2
  98:	1a000021 	bne	124 <bw_spi_relay_start+0x124>
  9c:	e15c0003 	cmp	ip, r3
  a0:	1afffff9 	bne	8c <bw_spi_relay_start+0x8c>
  a4:	e5d45000 	ldrb	r5, [r4]
  a8:	e3a01030 	mov	r1, #48	; 0x30
  ac:	e5d42001 	ldrb	r2, [r4, #1]
  b0:	e3a0307f 	mov	r3, #127	; 0x7f
  b4:	e5cd1005 	strb	r1, [sp, #5]
  b8:	e3550002 	cmp	r5, #2
  bc:	e5cd2004 	strb	r2, [sp, #4]
  c0:	e5cd3006 	strb	r3, [sp, #6]
  c4:	0a00001b 	beq	138 <bw_spi_relay_start+0x138>
  c8:	e5941004 	ldr	r1, [r4, #4]
  cc:	e30b0280 	movw	r0, #45696	; 0xb280
  d0:	e3400ee6 	movt	r0, #3814	; 0xee6
  d4:	e2055003 	and	r5, r5, #3
  d8:	ebfffffe 	bl	0 <__aeabi_uidiv>
  dc:	e3a03901 	mov	r3, #16384	; 0x4000
  e0:	e30f2ffe 	movw	r2, #65534	; 0xfffe
  e4:	e3433f20 	movt	r3, #16160	; 0x3f20
  e8:	e0022000 	and	r2, r2, r0
  ec:	e3a01003 	mov	r1, #3
  f0:	e28d0004 	add	r0, sp, #4
  f4:	e5832008 	str	r2, [r3, #8]
  f8:	e5932000 	ldr	r2, [r3]
  fc:	e3c22003 	bic	r2, r2, #3
 100:	e1822005 	orr	r2, r2, r5
 104:	e5832000 	str	r2, [r3]
 108:	e5932000 	ldr	r2, [r3]
 10c:	e3c2200c 	bic	r2, r2, #12
 110:	e5832000 	str	r2, [r3]
 114:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 118:	e3a00001 	mov	r0, #1
 11c:	e28dd024 	add	sp, sp, #36	; 0x24
 120:	e8bd8030 	pop	{r4, r5, pc}
 124:	e3a00000 	mov	r0, #0
 128:	e28dd024 	add	sp, sp, #36	; 0x24
 12c:	e8bd8030 	pop	{r4, r5, pc}
 130:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
 134:	eaffffc9 	b	60 <bw_spi_relay_start+0x60>
 138:	e1d400bc 	ldrh	r0, [r4, #12]
 13c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 140:	e3a01003 	mov	r1, #3
 144:	e28d0004 	add	r0, sp, #4
 148:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 14c:	eafffff1 	b	118 <bw_spi_relay_start+0x118>
 150:	00000001 	andeq	r0, r0, r1

00000154 <bw_spi_relay_output>:
 154:	e92d4010 	push	{r4, lr}
 158:	e24dd008 	sub	sp, sp, #8
 15c:	e5d04000 	ldrb	r4, [r0]
 160:	e3a02010 	mov	r2, #16
 164:	e5d03001 	ldrb	r3, [r0, #1]
 168:	e5cd1006 	strb	r1, [sp, #6]
 16c:	e3540002 	cmp	r4, #2
 170:	e5cd2005 	strb	r2, [sp, #5]
 174:	e5cd3004 	strb	r3, [sp, #4]
 178:	0a000015 	beq	1d4 <bw_spi_relay_output+0x80>
 17c:	e5901004 	ldr	r1, [r0, #4]
 180:	e30b0280 	movw	r0, #45696	; 0xb280
 184:	e3400ee6 	movt	r0, #3814	; 0xee6
 188:	e2044003 	and	r4, r4, #3
 18c:	ebfffffe 	bl	0 <__aeabi_uidiv>
 190:	e3a03901 	mov	r3, #16384	; 0x4000
 194:	e30f2ffe 	movw	r2, #65534	; 0xfffe
 198:	e3433f20 	movt	r3, #16160	; 0x3f20
 19c:	e0022000 	and	r2, r2, r0
 1a0:	e3a01003 	mov	r1, #3
 1a4:	e28d0004 	add	r0, sp, #4
 1a8:	e5832008 	str	r2, [r3, #8]
 1ac:	e5932000 	ldr	r2, [r3]
 1b0:	e3c22003 	bic	r2, r2, #3
 1b4:	e1824004 	orr	r4, r2, r4
 1b8:	e5834000 	str	r4, [r3]
 1bc:	e5932000 	ldr	r2, [r3]
 1c0:	e3c2200c 	bic	r2, r2, #12
 1c4:	e5832000 	str	r2, [r3]
 1c8:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 1cc:	e28dd008 	add	sp, sp, #8
 1d0:	e8bd8010 	pop	{r4, pc}
 1d4:	e1d000bc 	ldrh	r0, [r0, #12]
 1d8:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 1dc:	e3a01003 	mov	r1, #3
 1e0:	e28d0004 	add	r0, sp, #4
 1e4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 1e8:	e28dd008 	add	sp, sp, #8
 1ec:	e8bd8010 	pop	{r4, pc}

Disassembly of section .rodata.str1.4:

00000000 <.LC0>:
   0:	5f697073 	svcpl	0x00697073
   4:	616c6572 	smcvs	50770	; 0xc652
   8:	Address 0x0000000000000008 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


bw_spi_lcd.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_lcd_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e3052f8f 	movw	r2, #24463	; 0x5f8f
   8:	e5d03001 	ldrb	r3, [r0, #1]
   c:	e24dd018 	sub	sp, sp, #24
  10:	e3402001 	movt	r2, #1
  14:	e1a04000 	mov	r4, r0
  18:	e3530000 	cmp	r3, #0
  1c:	03e0307d 	mvneq	r3, #125	; 0x7d
  20:	05c03001 	strbeq	r3, [r0, #1]
  24:	e5903004 	ldr	r3, [r0, #4]
  28:	e2433001 	sub	r3, r3, #1
  2c:	e1530002 	cmp	r3, r2
  30:	83053f90 	movwhi	r3, #24464	; 0x5f90
  34:	83403001 	movthi	r3, #1
  38:	85803004 	strhi	r3, [r0, #4]
  3c:	e5d03000 	ldrb	r3, [r0]
  40:	e3530001 	cmp	r3, #1
  44:	9a000022 	bls	d4 <bw_spi_lcd_start+0xd4>
  48:	e3a03002 	mov	r3, #2
  4c:	e5c03000 	strb	r3, [r0]
  50:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
  54:	e5940004 	ldr	r0, [r4, #4]
  58:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
  5c:	e1c400bc 	strh	r0, [r4, #12]
  60:	e1a00004 	mov	r0, r4
  64:	e1a0100d 	mov	r1, sp
  68:	ebfffffe 	bl	0 <bw_spi_read_id>
  6c:	e5dd3000 	ldrb	r3, [sp]
  70:	e3530073 	cmp	r3, #115	; 0x73
  74:	1a000013 	bne	c8 <bw_spi_lcd_start+0xc8>
  78:	e59f005c 	ldr	r0, [pc, #92]	; dc <bw_spi_lcd_start+0xdc>
  7c:	e1a0300d 	mov	r3, sp
  80:	e28dc006 	add	ip, sp, #6
  84:	e3a02070 	mov	r2, #112	; 0x70
  88:	ea000000 	b	90 <bw_spi_lcd_start+0x90>
  8c:	e5f02001 	ldrb	r2, [r0, #1]!
  90:	e5f31001 	ldrb	r1, [r3, #1]!
  94:	e1510002 	cmp	r1, r2
  98:	1a00000a 	bne	c8 <bw_spi_lcd_start+0xc8>
  9c:	e15c0003 	cmp	ip, r3
  a0:	1afffff9 	bne	8c <bw_spi_lcd_start+0x8c>
  a4:	e3a02a03 	mov	r2, #12288	; 0x3000
  a8:	e3003000 	movw	r3, #0
  ac:	e3432f00 	movt	r2, #16128	; 0x3f00
  b0:	e3a00001 	mov	r0, #1
  b4:	e3403000 	movt	r3, #0
  b8:	e5922004 	ldr	r2, [r2, #4]
  bc:	e5832000 	str	r2, [r3]
  c0:	e28dd018 	add	sp, sp, #24
  c4:	e8bd8010 	pop	{r4, pc}
  c8:	e3a00000 	mov	r0, #0
  cc:	e28dd018 	add	sp, sp, #24
  d0:	e8bd8010 	pop	{r4, pc}
  d4:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
  d8:	eaffffe0 	b	60 <bw_spi_lcd_start+0x60>
  dc:	00000001 	andeq	r0, r0, r1

000000e0 <bw_spi_lcd_set_cursor>:
  e0:	e92d4030 	push	{r4, r5, lr}
  e4:	e202201f 	and	r2, r2, #31
  e8:	e5d04000 	ldrb	r4, [r0]
  ec:	e24dd00c 	sub	sp, sp, #12
  f0:	e1a01281 	lsl	r1, r1, #5
  f4:	e3a03011 	mov	r3, #17
  f8:	e5d0c001 	ldrb	ip, [r0, #1]
  fc:	e2011060 	and	r1, r1, #96	; 0x60
 100:	e1811002 	orr	r1, r1, r2
 104:	e3540002 	cmp	r4, #2
 108:	e5cd1006 	strb	r1, [sp, #6]
 10c:	e5cdc004 	strb	ip, [sp, #4]
 110:	e5cd3005 	strb	r3, [sp, #5]
 114:	0a000026 	beq	1b4 <bw_spi_lcd_set_cursor+0xd4>
 118:	e5901004 	ldr	r1, [r0, #4]
 11c:	e30b0280 	movw	r0, #45696	; 0xb280
 120:	e3400ee6 	movt	r0, #3814	; 0xee6
 124:	e2044003 	and	r4, r4, #3
 128:	e3005000 	movw	r5, #0
 12c:	ebfffffe 	bl	0 <__aeabi_uidiv>
 130:	e3405000 	movt	r5, #0
 134:	e3a03901 	mov	r3, #16384	; 0x4000
 138:	e3433f20 	movt	r3, #16160	; 0x3f20
 13c:	e30f2ffe 	movw	r2, #65534	; 0xfffe
 140:	e0022000 	and	r2, r2, r0
 144:	e3a01a03 	mov	r1, #12288	; 0x3000
 148:	e5832008 	str	r2, [r3, #8]
 14c:	e5932000 	ldr	r2, [r3]
 150:	e3431f00 	movt	r1, #16128	; 0x3f00
 154:	e3c22003 	bic	r2, r2, #3
 158:	e1824004 	orr	r4, r2, r4
 15c:	e5834000 	str	r4, [r3]
 160:	e5932000 	ldr	r2, [r3]
 164:	e3c2200c 	bic	r2, r2, #12
 168:	e5832000 	str	r2, [r3]
 16c:	e5910004 	ldr	r0, [r1, #4]
 170:	e5953000 	ldr	r3, [r5]
 174:	e0402003 	sub	r2, r0, r3
 178:	e352000b 	cmp	r2, #11
 17c:	9a000008 	bls	1a4 <bw_spi_lcd_set_cursor+0xc4>
 180:	e3a01003 	mov	r1, #3
 184:	e28d0004 	add	r0, sp, #4
 188:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 18c:	e3a03a03 	mov	r3, #12288	; 0x3000
 190:	e3433f00 	movt	r3, #16128	; 0x3f00
 194:	e5933004 	ldr	r3, [r3, #4]
 198:	e5853000 	str	r3, [r5]
 19c:	e28dd00c 	add	sp, sp, #12
 1a0:	e8bd8030 	pop	{r4, r5, pc}
 1a4:	e283300c 	add	r3, r3, #12
 1a8:	e0430000 	sub	r0, r3, r0
 1ac:	ebfffffe 	bl	0 <udelay>
 1b0:	eafffff2 	b	180 <bw_spi_lcd_set_cursor+0xa0>
 1b4:	e1d000bc 	ldrh	r0, [r0, #12]
 1b8:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 1bc:	e3a01003 	mov	r1, #3
 1c0:	e28d0004 	add	r0, sp, #4
 1c4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 1c8:	e28dd00c 	add	sp, sp, #12
 1cc:	e8bd8030 	pop	{r4, r5, pc}

000001d0 <bw_spi_lcd_text>:
 1d0:	e92d4070 	push	{r4, r5, r6, lr}
 1d4:	e3520010 	cmp	r2, #16
 1d8:	e5d03001 	ldrb	r3, [r0, #1]
 1dc:	e24dd018 	sub	sp, sp, #24
 1e0:	31a0e002 	movcc	lr, r2
 1e4:	23a0e010 	movcs	lr, #16
 1e8:	e5cd3004 	strb	r3, [sp, #4]
 1ec:	e3520000 	cmp	r2, #0
 1f0:	e3a03000 	mov	r3, #0
 1f4:	12411001 	subne	r1, r1, #1
 1f8:	e5cd3005 	strb	r3, [sp, #5]
 1fc:	128d2005 	addne	r2, sp, #5
 200:	0a000005 	beq	21c <bw_spi_lcd_text+0x4c>
 204:	e5f1c001 	ldrb	ip, [r1, #1]!
 208:	e2833001 	add	r3, r3, #1
 20c:	e6ef3073 	uxtb	r3, r3
 210:	e153000e 	cmp	r3, lr
 214:	e5e2c001 	strb	ip, [r2, #1]!
 218:	3afffff9 	bcc	204 <bw_spi_lcd_text+0x34>
 21c:	e5d05000 	ldrb	r5, [r0]
 220:	e28e4002 	add	r4, lr, #2
 224:	e3550002 	cmp	r5, #2
 228:	0a000026 	beq	2c8 <bw_spi_lcd_text+0xf8>
 22c:	e5901004 	ldr	r1, [r0, #4]
 230:	e30b0280 	movw	r0, #45696	; 0xb280
 234:	e3400ee6 	movt	r0, #3814	; 0xee6
 238:	e2055003 	and	r5, r5, #3
 23c:	e3006000 	movw	r6, #0
 240:	ebfffffe 	bl	0 <__aeabi_uidiv>
 244:	e3406000 	movt	r6, #0
 248:	e3a03901 	mov	r3, #16384	; 0x4000
 24c:	e3433f20 	movt	r3, #16160	; 0x3f20
 250:	e30f2ffe 	movw	r2, #65534	; 0xfffe
 254:	e0022000 	and	r2, r2, r0
 258:	e3a01a03 	mov	r1, #12288	; 0x3000
 25c:	e5832008 	str	r2, [r3, #8]
 260:	e5932000 	ldr	r2, [r3]
 264:	e3431f00 	movt	r1, #16128	; 0x3f00
 268:	e3c22003 	bic	r2, r2, #3
 26c:	e1825005 	orr	r5, r2, r5
 270:	e5835000 	str	r5, [r3]
 274:	e5932000 	ldr	r2, [r3]
 278:	e3c2200c 	bic	r2, r2, #12
 27c:	e5832000 	str	r2, [r3]
 280:	e5910004 	ldr	r0, [r1, #4]
 284:	e5963000 	ldr	r3, [r6]
 288:	e0402003 	sub	r2, r0, r3
 28c:	e352000b 	cmp	r2, #11
 290:	9a000008 	bls	2b8 <bw_spi_lcd_text+0xe8>
 294:	e1a01004 	mov	r1, r4
 298:	e28d0004 	add	r0, sp, #4
 29c:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 2a0:	e3a03a03 	mov	r3, #12288	; 0x3000
 2a4:	e3433f00 	movt	r3, #16128	; 0x3f00
 2a8:	e5933004 	ldr	r3, [r3, #4]
 2ac:	e5863000 	str	r3, [r6]
 2b0:	e28dd018 	add	sp, sp, #24
 2b4:	e8bd8070 	pop	{r4, r5, r6, pc}
 2b8:	e283300c 	add	r3, r3, #12
 2bc:	e0430000 	sub	r0, r3, r0
 2c0:	ebfffffe 	bl	0 <udelay>
 2c4:	eafffff2 	b	294 <bw_spi_lcd_text+0xc4>
 2c8:	e1d000bc 	ldrh	r0, [r0, #12]
 2cc:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 2d0:	e1a01004 	mov	r1, r4
 2d4:	e28d0004 	add	r0, sp, #4
 2d8:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 2dc:	e28dd018 	add	sp, sp, #24
 2e0:	e8bd8070 	pop	{r4, r5, r6, pc}

000002e4 <bw_spi_lcd_text_line_1>:
 2e4:	e92d4070 	push	{r4, r5, r6, lr}
 2e8:	e1a06002 	mov	r6, r2
 2ec:	e3a02000 	mov	r2, #0
 2f0:	e1a05001 	mov	r5, r1
 2f4:	e1a04000 	mov	r4, r0
 2f8:	e1a01002 	mov	r1, r2
 2fc:	ebfffffe 	bl	e0 <bw_spi_lcd_set_cursor>
 300:	e1a02006 	mov	r2, r6
 304:	e1a01005 	mov	r1, r5
 308:	e1a00004 	mov	r0, r4
 30c:	e8bd4070 	pop	{r4, r5, r6, lr}
 310:	eafffffe 	b	1d0 <bw_spi_lcd_text>

00000314 <bw_spi_lcd_text_line_2>:
 314:	e92d4070 	push	{r4, r5, r6, lr}
 318:	e1a05001 	mov	r5, r1
 31c:	e1a06002 	mov	r6, r2
 320:	e1a04000 	mov	r4, r0
 324:	e3a02000 	mov	r2, #0
 328:	e3a01001 	mov	r1, #1
 32c:	ebfffffe 	bl	e0 <bw_spi_lcd_set_cursor>
 330:	e1a02006 	mov	r2, r6
 334:	e1a01005 	mov	r1, r5
 338:	e1a00004 	mov	r0, r4
 33c:	e8bd4070 	pop	{r4, r5, r6, lr}
 340:	eafffffe 	b	1d0 <bw_spi_lcd_text>

00000344 <bw_spi_lcd_text_line_3>:
 344:	e92d4070 	push	{r4, r5, r6, lr}
 348:	e1a05001 	mov	r5, r1
 34c:	e1a06002 	mov	r6, r2
 350:	e1a04000 	mov	r4, r0
 354:	e3a02000 	mov	r2, #0
 358:	e3a01002 	mov	r1, #2
 35c:	ebfffffe 	bl	e0 <bw_spi_lcd_set_cursor>
 360:	e1a02006 	mov	r2, r6
 364:	e1a01005 	mov	r1, r5
 368:	e1a00004 	mov	r0, r4
 36c:	e8bd4070 	pop	{r4, r5, r6, lr}
 370:	eafffffe 	b	1d0 <bw_spi_lcd_text>

00000374 <bw_spi_lcd_text_line_4>:
 374:	e92d4070 	push	{r4, r5, r6, lr}
 378:	e1a05001 	mov	r5, r1
 37c:	e1a06002 	mov	r6, r2
 380:	e1a04000 	mov	r4, r0
 384:	e3a02000 	mov	r2, #0
 388:	e3a01003 	mov	r1, #3
 38c:	ebfffffe 	bl	e0 <bw_spi_lcd_set_cursor>
 390:	e1a02006 	mov	r2, r6
 394:	e1a01005 	mov	r1, r5
 398:	e1a00004 	mov	r0, r4
 39c:	e8bd4070 	pop	{r4, r5, r6, lr}
 3a0:	eafffffe 	b	1d0 <bw_spi_lcd_text>

000003a4 <bw_spi_lcd_cls>:
 3a4:	e3003000 	movw	r3, #0
 3a8:	e3403000 	movt	r3, #0
 3ac:	e92d4030 	push	{r4, r5, lr}
 3b0:	e24dd00c 	sub	sp, sp, #12
 3b4:	e5d04000 	ldrb	r4, [r0]
 3b8:	e5933000 	ldr	r3, [r3]
 3bc:	e5d02001 	ldrb	r2, [r0, #1]
 3c0:	e3540002 	cmp	r4, #2
 3c4:	e1a01823 	lsr	r1, r3, #16
 3c8:	e1cd30b4 	strh	r3, [sp, #4]
 3cc:	e5cd1006 	strb	r1, [sp, #6]
 3d0:	e5cd2004 	strb	r2, [sp, #4]
 3d4:	0a000023 	beq	468 <bw_spi_lcd_cls+0xc4>
 3d8:	e5901004 	ldr	r1, [r0, #4]
 3dc:	e30b0280 	movw	r0, #45696	; 0xb280
 3e0:	e3400ee6 	movt	r0, #3814	; 0xee6
 3e4:	e3005000 	movw	r5, #0
 3e8:	e3405000 	movt	r5, #0
 3ec:	ebfffffe 	bl	0 <__aeabi_uidiv>
 3f0:	e3a02901 	mov	r2, #16384	; 0x4000
 3f4:	e30f3ffe 	movw	r3, #65534	; 0xfffe
 3f8:	e3432f20 	movt	r2, #16160	; 0x3f20
 3fc:	e0033000 	and	r3, r3, r0
 400:	e3a01a03 	mov	r1, #12288	; 0x3000
 404:	e2044003 	and	r4, r4, #3
 408:	e5823008 	str	r3, [r2, #8]
 40c:	e5923000 	ldr	r3, [r2]
 410:	e3431f00 	movt	r1, #16128	; 0x3f00
 414:	e3c33003 	bic	r3, r3, #3
 418:	e1834004 	orr	r4, r3, r4
 41c:	e5824000 	str	r4, [r2]
 420:	e5910004 	ldr	r0, [r1, #4]
 424:	e5953000 	ldr	r3, [r5]
 428:	e0402003 	sub	r2, r0, r3
 42c:	e352000b 	cmp	r2, #11
 430:	9a000008 	bls	458 <bw_spi_lcd_cls+0xb4>
 434:	e3a01003 	mov	r1, #3
 438:	e28d0004 	add	r0, sp, #4
 43c:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 440:	e3a03a03 	mov	r3, #12288	; 0x3000
 444:	e3433f00 	movt	r3, #16128	; 0x3f00
 448:	e5933004 	ldr	r3, [r3, #4]
 44c:	e5853000 	str	r3, [r5]
 450:	e28dd00c 	add	sp, sp, #12
 454:	e8bd8030 	pop	{r4, r5, pc}
 458:	e283300c 	add	r3, r3, #12
 45c:	e0430000 	sub	r0, r3, r0
 460:	ebfffffe 	bl	0 <udelay>
 464:	eafffff2 	b	434 <bw_spi_lcd_cls+0x90>
 468:	e1d000bc 	ldrh	r0, [r0, #12]
 46c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 470:	e3a01003 	mov	r1, #3
 474:	e28d0004 	add	r0, sp, #4
 478:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 47c:	e28dd00c 	add	sp, sp, #12
 480:	e8bd8030 	pop	{r4, r5, pc}

00000484 <bw_spi_lcd_set_contrast>:
 484:	e92d4030 	push	{r4, r5, lr}
 488:	e24dd00c 	sub	sp, sp, #12
 48c:	e5d04000 	ldrb	r4, [r0]
 490:	e3a02012 	mov	r2, #18
 494:	e5d03001 	ldrb	r3, [r0, #1]
 498:	e5cd1006 	strb	r1, [sp, #6]
 49c:	e3540002 	cmp	r4, #2
 4a0:	e5cd2005 	strb	r2, [sp, #5]
 4a4:	e5cd3004 	strb	r3, [sp, #4]
 4a8:	0a000026 	beq	548 <bw_spi_lcd_set_contrast+0xc4>
 4ac:	e5901004 	ldr	r1, [r0, #4]
 4b0:	e30b0280 	movw	r0, #45696	; 0xb280
 4b4:	e3400ee6 	movt	r0, #3814	; 0xee6
 4b8:	e2044003 	and	r4, r4, #3
 4bc:	e3005000 	movw	r5, #0
 4c0:	ebfffffe 	bl	0 <__aeabi_uidiv>
 4c4:	e3405000 	movt	r5, #0
 4c8:	e3a03901 	mov	r3, #16384	; 0x4000
 4cc:	e3433f20 	movt	r3, #16160	; 0x3f20
 4d0:	e30f2ffe 	movw	r2, #65534	; 0xfffe
 4d4:	e0022000 	and	r2, r2, r0
 4d8:	e3a01a03 	mov	r1, #12288	; 0x3000
 4dc:	e5832008 	str	r2, [r3, #8]
 4e0:	e5932000 	ldr	r2, [r3]
 4e4:	e3431f00 	movt	r1, #16128	; 0x3f00
 4e8:	e3c22003 	bic	r2, r2, #3
 4ec:	e1824004 	orr	r4, r2, r4
 4f0:	e5834000 	str	r4, [r3]
 4f4:	e5932000 	ldr	r2, [r3]
 4f8:	e3c2200c 	bic	r2, r2, #12
 4fc:	e5832000 	str	r2, [r3]
 500:	e5910004 	ldr	r0, [r1, #4]
 504:	e5953000 	ldr	r3, [r5]
 508:	e0402003 	sub	r2, r0, r3
 50c:	e352000b 	cmp	r2, #11
 510:	9a000008 	bls	538 <bw_spi_lcd_set_contrast+0xb4>
 514:	e3a01003 	mov	r1, #3
 518:	e28d0004 	add	r0, sp, #4
 51c:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 520:	e3a03a03 	mov	r3, #12288	; 0x3000
 524:	e3433f00 	movt	r3, #16128	; 0x3f00
 528:	e5933004 	ldr	r3, [r3, #4]
 52c:	e5853000 	str	r3, [r5]
 530:	e28dd00c 	add	sp, sp, #12
 534:	e8bd8030 	pop	{r4, r5, pc}
 538:	e283300c 	add	r3, r3, #12
 53c:	e0430000 	sub	r0, r3, r0
 540:	ebfffffe 	bl	0 <udelay>
 544:	eafffff2 	b	514 <bw_spi_lcd_set_contrast+0x90>
 548:	e1d000bc 	ldrh	r0, [r0, #12]
 54c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 550:	e3a01003 	mov	r1, #3
 554:	e28d0004 	add	r0, sp, #4
 558:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 55c:	e28dd00c 	add	sp, sp, #12
 560:	e8bd8030 	pop	{r4, r5, pc}

00000564 <bw_spi_lcd_set_backlight>:
 564:	e92d4030 	push	{r4, r5, lr}
 568:	e24dd00c 	sub	sp, sp, #12
 56c:	e5d04000 	ldrb	r4, [r0]
 570:	e3a02017 	mov	r2, #23
 574:	e5d03001 	ldrb	r3, [r0, #1]
 578:	e5cd1006 	strb	r1, [sp, #6]
 57c:	e3540002 	cmp	r4, #2
 580:	e5cd2005 	strb	r2, [sp, #5]
 584:	e5cd3004 	strb	r3, [sp, #4]
 588:	0a000026 	beq	628 <bw_spi_lcd_set_backlight+0xc4>
 58c:	e5901004 	ldr	r1, [r0, #4]
 590:	e30b0280 	movw	r0, #45696	; 0xb280
 594:	e3400ee6 	movt	r0, #3814	; 0xee6
 598:	e2044003 	and	r4, r4, #3
 59c:	e3005000 	movw	r5, #0
 5a0:	ebfffffe 	bl	0 <__aeabi_uidiv>
 5a4:	e3405000 	movt	r5, #0
 5a8:	e3a03901 	mov	r3, #16384	; 0x4000
 5ac:	e3433f20 	movt	r3, #16160	; 0x3f20
 5b0:	e30f2ffe 	movw	r2, #65534	; 0xfffe
 5b4:	e0022000 	and	r2, r2, r0
 5b8:	e3a01a03 	mov	r1, #12288	; 0x3000
 5bc:	e5832008 	str	r2, [r3, #8]
 5c0:	e5932000 	ldr	r2, [r3]
 5c4:	e3431f00 	movt	r1, #16128	; 0x3f00
 5c8:	e3c22003 	bic	r2, r2, #3
 5cc:	e1824004 	orr	r4, r2, r4
 5d0:	e5834000 	str	r4, [r3]
 5d4:	e5932000 	ldr	r2, [r3]
 5d8:	e3c2200c 	bic	r2, r2, #12
 5dc:	e5832000 	str	r2, [r3]
 5e0:	e5910004 	ldr	r0, [r1, #4]
 5e4:	e5953000 	ldr	r3, [r5]
 5e8:	e0402003 	sub	r2, r0, r3
 5ec:	e352000b 	cmp	r2, #11
 5f0:	9a000008 	bls	618 <bw_spi_lcd_set_backlight+0xb4>
 5f4:	e3a01003 	mov	r1, #3
 5f8:	e28d0004 	add	r0, sp, #4
 5fc:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 600:	e3a03a03 	mov	r3, #12288	; 0x3000
 604:	e3433f00 	movt	r3, #16128	; 0x3f00
 608:	e5933004 	ldr	r3, [r3, #4]
 60c:	e5853000 	str	r3, [r5]
 610:	e28dd00c 	add	sp, sp, #12
 614:	e8bd8030 	pop	{r4, r5, pc}
 618:	e283300c 	add	r3, r3, #12
 61c:	e0430000 	sub	r0, r3, r0
 620:	ebfffffe 	bl	0 <udelay>
 624:	eafffff2 	b	5f4 <bw_spi_lcd_set_backlight+0x90>
 628:	e1d000bc 	ldrh	r0, [r0, #12]
 62c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 630:	e3a01003 	mov	r1, #3
 634:	e28d0004 	add	r0, sp, #4
 638:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 63c:	e28dd00c 	add	sp, sp, #12
 640:	e8bd8030 	pop	{r4, r5, pc}

00000644 <bw_spi_lcd_reinit>:
 644:	e3003000 	movw	r3, #0
 648:	e3403000 	movt	r3, #0
 64c:	e92d4030 	push	{r4, r5, lr}
 650:	e24dd00c 	sub	sp, sp, #12
 654:	e5d04000 	ldrb	r4, [r0]
 658:	e5933004 	ldr	r3, [r3, #4]
 65c:	e5d02001 	ldrb	r2, [r0, #1]
 660:	e3540002 	cmp	r4, #2
 664:	e1a01823 	lsr	r1, r3, #16
 668:	e1cd30b4 	strh	r3, [sp, #4]
 66c:	e5cd1006 	strb	r1, [sp, #6]
 670:	e5cd2004 	strb	r2, [sp, #4]
 674:	0a000023 	beq	708 <bw_spi_lcd_reinit+0xc4>
 678:	e5901004 	ldr	r1, [r0, #4]
 67c:	e30b0280 	movw	r0, #45696	; 0xb280
 680:	e3400ee6 	movt	r0, #3814	; 0xee6
 684:	e3005000 	movw	r5, #0
 688:	e3405000 	movt	r5, #0
 68c:	ebfffffe 	bl	0 <__aeabi_uidiv>
 690:	e3a02901 	mov	r2, #16384	; 0x4000
 694:	e30f3ffe 	movw	r3, #65534	; 0xfffe
 698:	e3432f20 	movt	r2, #16160	; 0x3f20
 69c:	e0033000 	and	r3, r3, r0
 6a0:	e3a01a03 	mov	r1, #12288	; 0x3000
 6a4:	e2044003 	and	r4, r4, #3
 6a8:	e5823008 	str	r3, [r2, #8]
 6ac:	e5923000 	ldr	r3, [r2]
 6b0:	e3431f00 	movt	r1, #16128	; 0x3f00
 6b4:	e3c33003 	bic	r3, r3, #3
 6b8:	e1834004 	orr	r4, r3, r4
 6bc:	e5824000 	str	r4, [r2]
 6c0:	e5910004 	ldr	r0, [r1, #4]
 6c4:	e5953000 	ldr	r3, [r5]
 6c8:	e0402003 	sub	r2, r0, r3
 6cc:	e352000b 	cmp	r2, #11
 6d0:	9a000008 	bls	6f8 <bw_spi_lcd_reinit+0xb4>
 6d4:	e3a01003 	mov	r1, #3
 6d8:	e28d0004 	add	r0, sp, #4
 6dc:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 6e0:	e3a03a03 	mov	r3, #12288	; 0x3000
 6e4:	e3433f00 	movt	r3, #16128	; 0x3f00
 6e8:	e5933004 	ldr	r3, [r3, #4]
 6ec:	e5853000 	str	r3, [r5]
 6f0:	e28dd00c 	add	sp, sp, #12
 6f4:	e8bd8030 	pop	{r4, r5, pc}
 6f8:	e283300c 	add	r3, r3, #12
 6fc:	e0430000 	sub	r0, r3, r0
 700:	ebfffffe 	bl	0 <udelay>
 704:	eafffff2 	b	6d4 <bw_spi_lcd_reinit+0x90>
 708:	e1d000bc 	ldrh	r0, [r0, #12]
 70c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 710:	e3a01003 	mov	r1, #3
 714:	e28d0004 	add	r0, sp, #4
 718:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 71c:	e28dd00c 	add	sp, sp, #12
 720:	e8bd8030 	pop	{r4, r5, pc}

00000724 <bw_spi_lcd_get_backlight>:
 724:	e92d4070 	push	{r4, r5, r6, lr}
 728:	e24dd008 	sub	sp, sp, #8
 72c:	e5d04000 	ldrb	r4, [r0]
 730:	e3a03013 	mov	r3, #19
 734:	e5cd3005 	strb	r3, [sp, #5]
 738:	e3a02000 	mov	r2, #0
 73c:	e5d03001 	ldrb	r3, [r0, #1]
 740:	e3540002 	cmp	r4, #2
 744:	e5cd2006 	strb	r2, [sp, #6]
 748:	e1a05001 	mov	r5, r1
 74c:	e3833001 	orr	r3, r3, #1
 750:	e5cd3004 	strb	r3, [sp, #4]
 754:	0a000028 	beq	7fc <bw_spi_lcd_get_backlight+0xd8>
 758:	e5901004 	ldr	r1, [r0, #4]
 75c:	e30b0280 	movw	r0, #45696	; 0xb280
 760:	e3400ee6 	movt	r0, #3814	; 0xee6
 764:	e2044003 	and	r4, r4, #3
 768:	e3006000 	movw	r6, #0
 76c:	ebfffffe 	bl	0 <__aeabi_uidiv>
 770:	e3406000 	movt	r6, #0
 774:	e3a03901 	mov	r3, #16384	; 0x4000
 778:	e3433f20 	movt	r3, #16160	; 0x3f20
 77c:	e30f2ffe 	movw	r2, #65534	; 0xfffe
 780:	e0022000 	and	r2, r2, r0
 784:	e3a01a03 	mov	r1, #12288	; 0x3000
 788:	e5832008 	str	r2, [r3, #8]
 78c:	e5932000 	ldr	r2, [r3]
 790:	e3431f00 	movt	r1, #16128	; 0x3f00
 794:	e3c22003 	bic	r2, r2, #3
 798:	e1824004 	orr	r4, r2, r4
 79c:	e5834000 	str	r4, [r3]
 7a0:	e5932000 	ldr	r2, [r3]
 7a4:	e3c2200c 	bic	r2, r2, #12
 7a8:	e5832000 	str	r2, [r3]
 7ac:	e5910004 	ldr	r0, [r1, #4]
 7b0:	e5963000 	ldr	r3, [r6]
 7b4:	e0402003 	sub	r2, r0, r3
 7b8:	e352000b 	cmp	r2, #11
 7bc:	9a00000a 	bls	7ec <bw_spi_lcd_get_backlight+0xc8>
 7c0:	e3a01003 	mov	r1, #3
 7c4:	e28d0004 	add	r0, sp, #4
 7c8:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 7cc:	e3a03a03 	mov	r3, #12288	; 0x3000
 7d0:	e3433f00 	movt	r3, #16128	; 0x3f00
 7d4:	e5933004 	ldr	r3, [r3, #4]
 7d8:	e5863000 	str	r3, [r6]
 7dc:	e5dd3006 	ldrb	r3, [sp, #6]
 7e0:	e5c53000 	strb	r3, [r5]
 7e4:	e28dd008 	add	sp, sp, #8
 7e8:	e8bd8070 	pop	{r4, r5, r6, pc}
 7ec:	e283300c 	add	r3, r3, #12
 7f0:	e0430000 	sub	r0, r3, r0
 7f4:	ebfffffe 	bl	0 <udelay>
 7f8:	eafffff0 	b	7c0 <bw_spi_lcd_get_backlight+0x9c>
 7fc:	e3a00c7d 	mov	r0, #32000	; 0x7d00
 800:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
 804:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 808:	e3a01003 	mov	r1, #3
 80c:	e28d0004 	add	r0, sp, #4
 810:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_transfern>
 814:	e5dd3006 	ldrb	r3, [sp, #6]
 818:	e5c53000 	strb	r3, [r5]
 81c:	e28dd008 	add	sp, sp, #8
 820:	e8bd8070 	pop	{r4, r5, r6, pc}

00000824 <bw_spi_lcd_get_contrast>:
 824:	e92d4070 	push	{r4, r5, r6, lr}
 828:	e24dd008 	sub	sp, sp, #8
 82c:	e5d04000 	ldrb	r4, [r0]
 830:	e3a03012 	mov	r3, #18
 834:	e5cd3005 	strb	r3, [sp, #5]
 838:	e3a02000 	mov	r2, #0
 83c:	e5d03001 	ldrb	r3, [r0, #1]
 840:	e3540002 	cmp	r4, #2
 844:	e5cd2006 	strb	r2, [sp, #6]
 848:	e1a05001 	mov	r5, r1
 84c:	e3833001 	orr	r3, r3, #1
 850:	e5cd3004 	strb	r3, [sp, #4]
 854:	0a000028 	beq	8fc <bw_spi_lcd_get_contrast+0xd8>
 858:	e5901004 	ldr	r1, [r0, #4]
 85c:	e30b0280 	movw	r0, #45696	; 0xb280
 860:	e3400ee6 	movt	r0, #3814	; 0xee6
 864:	e2044003 	and	r4, r4, #3
 868:	e3006000 	movw	r6, #0
 86c:	ebfffffe 	bl	0 <__aeabi_uidiv>
 870:	e3406000 	movt	r6, #0
 874:	e3a03901 	mov	r3, #16384	; 0x4000
 878:	e3433f20 	movt	r3, #16160	; 0x3f20
 87c:	e30f2ffe 	movw	r2, #65534	; 0xfffe
 880:	e0022000 	and	r2, r2, r0
 884:	e3a01a03 	mov	r1, #12288	; 0x3000
 888:	e5832008 	str	r2, [r3, #8]
 88c:	e5932000 	ldr	r2, [r3]
 890:	e3431f00 	movt	r1, #16128	; 0x3f00
 894:	e3c22003 	bic	r2, r2, #3
 898:	e1824004 	orr	r4, r2, r4
 89c:	e5834000 	str	r4, [r3]
 8a0:	e5932000 	ldr	r2, [r3]
 8a4:	e3c2200c 	bic	r2, r2, #12
 8a8:	e5832000 	str	r2, [r3]
 8ac:	e5910004 	ldr	r0, [r1, #4]
 8b0:	e5963000 	ldr	r3, [r6]
 8b4:	e0402003 	sub	r2, r0, r3
 8b8:	e352000b 	cmp	r2, #11
 8bc:	9a00000a 	bls	8ec <bw_spi_lcd_get_contrast+0xc8>
 8c0:	e3a01003 	mov	r1, #3
 8c4:	e28d0004 	add	r0, sp, #4
 8c8:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 8cc:	e3a03a03 	mov	r3, #12288	; 0x3000
 8d0:	e3433f00 	movt	r3, #16128	; 0x3f00
 8d4:	e5933004 	ldr	r3, [r3, #4]
 8d8:	e5863000 	str	r3, [r6]
 8dc:	e5dd3006 	ldrb	r3, [sp, #6]
 8e0:	e5c53000 	strb	r3, [r5]
 8e4:	e28dd008 	add	sp, sp, #8
 8e8:	e8bd8070 	pop	{r4, r5, r6, pc}
 8ec:	e283300c 	add	r3, r3, #12
 8f0:	e0430000 	sub	r0, r3, r0
 8f4:	ebfffffe 	bl	0 <udelay>
 8f8:	eafffff0 	b	8c0 <bw_spi_lcd_get_contrast+0x9c>
 8fc:	e3a00c7d 	mov	r0, #32000	; 0x7d00
 900:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
 904:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 908:	e3a01003 	mov	r1, #3
 90c:	e28d0004 	add	r0, sp, #4
 910:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_transfern>
 914:	e5dd3006 	ldrb	r3, [sp, #6]
 918:	e5c53000 	strb	r3, [r5]
 91c:	e28dd008 	add	sp, sp, #8
 920:	e8bd8070 	pop	{r4, r5, r6, pc}

Disassembly of section .bss:

00000000 <spi_write_us>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata:

00000000 <.LANCHOR1>:
   0:	00201000 	eoreq	r1, r0, r0
   4:	Address 0x0000000000000004 is out of bounds.


Disassembly of section .rodata.str1.4:

00000000 <.LC2>:
   0:	5f697073 	svcpl	0x00697073
   4:	0064636c 	rsbeq	r6, r4, ip, ror #6

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


ads1115.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <set_channel>:
   0:	e2400001 	sub	r0, r0, #1
   4:	e3a02c71 	mov	r2, #28928	; 0x7100
   8:	e6ef0070 	uxtb	r0, r0
   c:	e3500002 	cmp	r0, #2
  10:	93003000 	movwls	r3, #0
  14:	83a01c41 	movhi	r1, #16640	; 0x4100
  18:	91a00080 	lslls	r0, r0, #1
  1c:	93403000 	movtls	r3, #0
  20:	e92d4070 	push	{r4, r5, r6, lr}
  24:	e302670f 	movw	r6, #9999	; 0x270f
  28:	919310b0 	ldrhls	r1, [r3, r0]
  2c:	e3a00001 	mov	r0, #1
  30:	93811c01 	orrls	r1, r1, #256	; 0x100
  34:	ebfffffe 	bl	0 <i2c_write_reg_uint16_mask>
  38:	e3a02902 	mov	r2, #32768	; 0x8000
  3c:	e3a00001 	mov	r0, #1
  40:	e1a01002 	mov	r1, r2
  44:	ebfffffe 	bl	0 <i2c_write_reg_uint16_mask>
  48:	e3a03a03 	mov	r3, #12288	; 0x3000
  4c:	e3433f00 	movt	r3, #16128	; 0x3f00
  50:	e1a04003 	mov	r4, r3
  54:	e5935004 	ldr	r5, [r3, #4]
  58:	ea000003 	b	6c <set_channel+0x6c>
  5c:	e5943004 	ldr	r3, [r4, #4]
  60:	e0433005 	sub	r3, r3, r5
  64:	e1530006 	cmp	r3, r6
  68:	8a000003 	bhi	7c <set_channel+0x7c>
  6c:	e3a00001 	mov	r0, #1
  70:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
  74:	e3500902 	cmp	r0, #32768	; 0x8000
  78:	1afffff7 	bne	5c <set_channel+0x5c>
  7c:	e3a00000 	mov	r0, #0
  80:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
  84:	e3a02c01 	mov	r2, #256	; 0x100
  88:	e3a01000 	mov	r1, #0
  8c:	e3a00001 	mov	r0, #1
  90:	e8bd4070 	pop	{r4, r5, r6, lr}
  94:	eafffffe 	b	0 <i2c_write_reg_uint16_mask>

00000098 <ads1115_start>:
  98:	e92d4070 	push	{r4, r5, r6, lr}
  9c:	e1a04000 	mov	r4, r0
  a0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
  a4:	e5d43001 	ldrb	r3, [r4, #1]
  a8:	e3a02901 	mov	r2, #16384	; 0x4000
  ac:	e5d41008 	ldrb	r1, [r4, #8]
  b0:	e3432f80 	movt	r2, #16256	; 0x3f80
  b4:	e3530000 	cmp	r3, #0
  b8:	03a03048 	moveq	r3, #72	; 0x48
  bc:	05c43001 	strbeq	r3, [r4, #1]
  c0:	e3510000 	cmp	r1, #0
  c4:	e582300c 	str	r3, [r2, #12]
  c8:	13a00d6a 	movne	r0, #6784	; 0x1a80
  cc:	13400006 	movtne	r0, #6
  d0:	030806a0 	movweq	r0, #34464	; 0x86a0
  d4:	03400001 	movteq	r0, #1
  d8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  dc:	e5d40001 	ldrb	r0, [r4, #1]
  e0:	ebfffffe 	bl	0 <i2c_is_connected>
  e4:	e2505000 	subs	r5, r0, #0
  e8:	0a000006 	beq	108 <ads1115_start+0x70>
  ec:	e3041183 	movw	r1, #16771	; 0x4183
  f0:	e3a00001 	mov	r0, #1
  f4:	ebfffffe 	bl	0 <i2c_write_reg_uint16>
  f8:	e3a00000 	mov	r0, #0
  fc:	ebffffbf 	bl	0 <set_channel>
 100:	e3a03000 	mov	r3, #0
 104:	e5c4300a 	strb	r3, [r4, #10]
 108:	e1a00005 	mov	r0, r5
 10c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000110 <ads1115_read>:
 110:	e3510003 	cmp	r1, #3
 114:	8a000019 	bhi	180 <ads1115_read+0x70>
 118:	e92d4070 	push	{r4, r5, r6, lr}
 11c:	e1a04001 	mov	r4, r1
 120:	e5d01008 	ldrb	r1, [r0, #8]
 124:	e3a03901 	mov	r3, #16384	; 0x4000
 128:	e5d02001 	ldrb	r2, [r0, #1]
 12c:	e1a05000 	mov	r5, r0
 130:	e3433f80 	movt	r3, #16256	; 0x3f80
 134:	e3510000 	cmp	r1, #0
 138:	13a00d6a 	movne	r0, #6784	; 0x1a80
 13c:	030806a0 	movweq	r0, #34464	; 0x86a0
 140:	e583200c 	str	r2, [r3, #12]
 144:	13400006 	movtne	r0, #6
 148:	03400001 	movteq	r0, #1
 14c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 150:	e5d5300a 	ldrb	r3, [r5, #10]
 154:	e1530004 	cmp	r3, r4
 158:	1a000002 	bne	168 <ads1115_read+0x58>
 15c:	e3a00000 	mov	r0, #0
 160:	e8bd4070 	pop	{r4, r5, r6, lr}
 164:	eafffffe 	b	0 <i2c_read_reg_uint16>
 168:	e1a00004 	mov	r0, r4
 16c:	ebffffa3 	bl	0 <set_channel>
 170:	e5c5400a 	strb	r4, [r5, #10]
 174:	e3a00000 	mov	r0, #0
 178:	e8bd4070 	pop	{r4, r5, r6, lr}
 17c:	eafffffe 	b	0 <i2c_read_reg_uint16>
 180:	e3a00000 	mov	r0, #0
 184:	e12fff1e 	bx	lr

00000188 <ads1115_get_data_rate>:
 188:	e5d02008 	ldrb	r2, [r0, #8]
 18c:	e3a03901 	mov	r3, #16384	; 0x4000
 190:	e92d4010 	push	{r4, lr}
 194:	e3520000 	cmp	r2, #0
 198:	e5d01001 	ldrb	r1, [r0, #1]
 19c:	13a00d6a 	movne	r0, #6784	; 0x1a80
 1a0:	e3433f80 	movt	r3, #16256	; 0x3f80
 1a4:	030806a0 	movweq	r0, #34464	; 0x86a0
 1a8:	13400006 	movtne	r0, #6
 1ac:	03400001 	movteq	r0, #1
 1b0:	e583100c 	str	r1, [r3, #12]
 1b4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 1b8:	e3a00001 	mov	r0, #1
 1bc:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 1c0:	e20000e0 	and	r0, r0, #224	; 0xe0
 1c4:	e8bd8010 	pop	{r4, pc}

000001c8 <ads1115_set_data_rate>:
 1c8:	e5d02008 	ldrb	r2, [r0, #8]
 1cc:	e3a03901 	mov	r3, #16384	; 0x4000
 1d0:	e92d4010 	push	{r4, lr}
 1d4:	e3520000 	cmp	r2, #0
 1d8:	e3433f80 	movt	r3, #16256	; 0x3f80
 1dc:	e1a04001 	mov	r4, r1
 1e0:	e5d01001 	ldrb	r1, [r0, #1]
 1e4:	13a00d6a 	movne	r0, #6784	; 0x1a80
 1e8:	13400006 	movtne	r0, #6
 1ec:	030806a0 	movweq	r0, #34464	; 0x86a0
 1f0:	e583100c 	str	r1, [r3, #12]
 1f4:	03400001 	movteq	r0, #1
 1f8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 1fc:	e1a01004 	mov	r1, r4
 200:	e3a020e0 	mov	r2, #224	; 0xe0
 204:	e3a00001 	mov	r0, #1
 208:	e8bd4010 	pop	{r4, lr}
 20c:	eafffffe 	b	0 <i2c_write_reg_uint16_mask>

Disassembly of section .rodata:

00000000 <CSWTCH.2>:
   0:	60005000 	andvs	r5, r0, r0
   4:	Address 0x0000000000000004 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


si5351a.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <si5351a_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
   c:	e5d43001 	ldrb	r3, [r4, #1]
  10:	e5942004 	ldr	r2, [r4, #4]
  14:	e3530000 	cmp	r3, #0
  18:	03a03060 	moveq	r3, #96	; 0x60
  1c:	05c43001 	strbeq	r3, [r4, #1]
  20:	e3520000 	cmp	r2, #0
  24:	0a00000b 	beq	58 <si5351a_start+0x58>
  28:	e5d41008 	ldrb	r1, [r4, #8]
  2c:	e3a02901 	mov	r2, #16384	; 0x4000
  30:	e3432f80 	movt	r2, #16256	; 0x3f80
  34:	e3510000 	cmp	r1, #0
  38:	e582300c 	str	r3, [r2, #12]
  3c:	1a00000a 	bne	6c <si5351a_start+0x6c>
  40:	e30806a0 	movw	r0, #34464	; 0x86a0
  44:	e3400001 	movt	r0, #1
  48:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  4c:	e5d40001 	ldrb	r0, [r4, #1]
  50:	e8bd4010 	pop	{r4, lr}
  54:	eafffffe 	b	0 <i2c_is_connected>
  58:	e3a02901 	mov	r2, #16384	; 0x4000
  5c:	e3a01001 	mov	r1, #1
  60:	e3432f80 	movt	r2, #16256	; 0x3f80
  64:	e5c41008 	strb	r1, [r4, #8]
  68:	e582300c 	str	r3, [r2, #12]
  6c:	e3a00d6a 	mov	r0, #6784	; 0x1a80
  70:	e3400006 	movt	r0, #6
  74:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  78:	e5d40001 	ldrb	r0, [r4, #1]
  7c:	e8bd4010 	pop	{r4, lr}
  80:	eafffffe 	b	0 <i2c_is_connected>

00000084 <si5351a_dump>:
  84:	e5d02008 	ldrb	r2, [r0, #8]
  88:	e3a03901 	mov	r3, #16384	; 0x4000
  8c:	e3433f80 	movt	r3, #16256	; 0x3f80
  90:	e5d01001 	ldrb	r1, [r0, #1]
  94:	e3520000 	cmp	r2, #0
  98:	e583100c 	str	r1, [r3, #12]
  9c:	0a000002 	beq	ac <si5351a_dump+0x28>
  a0:	e3a00d6a 	mov	r0, #6784	; 0x1a80
  a4:	e3400006 	movt	r0, #6
  a8:	eafffffe 	b	0 <lib_bcm2835_i2c_set_baudrate>
  ac:	e30806a0 	movw	r0, #34464	; 0x86a0
  b0:	e3400001 	movt	r0, #1
  b4:	eafffffe 	b	0 <lib_bcm2835_i2c_set_baudrate>

000000b8 <si5351a_clock_builder>:
  b8:	e5d02008 	ldrb	r2, [r0, #8]
  bc:	e3a03901 	mov	r3, #16384	; 0x4000
  c0:	e92d4070 	push	{r4, r5, r6, lr}
  c4:	e3520000 	cmp	r2, #0
  c8:	e5d01001 	ldrb	r1, [r0, #1]
  cc:	e1a04000 	mov	r4, r0
  d0:	e3433f80 	movt	r3, #16256	; 0x3f80
  d4:	13a00d6a 	movne	r0, #6784	; 0x1a80
  d8:	13400006 	movtne	r0, #6
  dc:	030806a0 	movweq	r0, #34464	; 0x86a0
  e0:	03400001 	movteq	r0, #1
  e4:	e583100c 	str	r1, [r3, #12]
  e8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  ec:	e5d40001 	ldrb	r0, [r4, #1]
  f0:	ebfffffe 	bl	0 <i2c_is_connected>
  f4:	e2506000 	subs	r6, r0, #0
  f8:	1a000001 	bne	104 <si5351a_clock_builder+0x4c>
  fc:	e1a00006 	mov	r0, r6
 100:	e8bd8070 	pop	{r4, r5, r6, pc}
 104:	e3a010ff 	mov	r1, #255	; 0xff
 108:	e3a00003 	mov	r0, #3
 10c:	e3a04010 	mov	r4, #16
 110:	ebfffffe 	bl	0 <i2c_write_reg_uint8>
 114:	e6ef0074 	uxtb	r0, r4
 118:	e3a01080 	mov	r1, #128	; 0x80
 11c:	e2844001 	add	r4, r4, #1
 120:	ebfffffe 	bl	0 <i2c_write_reg_uint8>
 124:	e3540018 	cmp	r4, #24
 128:	1afffff9 	bne	114 <si5351a_clock_builder+0x5c>
 12c:	e59f4098 	ldr	r4, [pc, #152]	; 1cc <si5351a_clock_builder+0x114>
 130:	e3a01053 	mov	r1, #83	; 0x53
 134:	e3a00002 	mov	r0, #2
 138:	e3a05000 	mov	r5, #0
 13c:	f5d4f000 	pld	[r4]
 140:	e6ef0070 	uxtb	r0, r0
 144:	e2855004 	add	r5, r5, #4
 148:	ebfffffe 	bl	0 <i2c_write_reg_uint8>
 14c:	e5541060 	ldrb	r1, [r4, #-96]	; 0xffffffa0
 150:	e2844020 	add	r4, r4, #32
 154:	e5540084 	ldrb	r0, [r4, #-132]	; 0xffffff7c
 158:	ebfffffe 	bl	0 <i2c_write_reg_uint8>
 15c:	e5541078 	ldrb	r1, [r4, #-120]	; 0xffffff88
 160:	e554007c 	ldrb	r0, [r4, #-124]	; 0xffffff84
 164:	ebfffffe 	bl	0 <i2c_write_reg_uint8>
 168:	e5541070 	ldrb	r1, [r4, #-112]	; 0xffffff90
 16c:	e5540074 	ldrb	r0, [r4, #-116]	; 0xffffff8c
 170:	ebfffffe 	bl	0 <i2c_write_reg_uint8>
 174:	e514006c 	ldr	r0, [r4, #-108]	; 0xffffff94
 178:	e3550038 	cmp	r5, #56	; 0x38
 17c:	e5541068 	ldrb	r1, [r4, #-104]	; 0xffffff98
 180:	1affffed 	bne	13c <si5351a_clock_builder+0x84>
 184:	e59f4044 	ldr	r4, [pc, #68]	; 1d0 <si5351a_clock_builder+0x118>
 188:	e2845008 	add	r5, r4, #8
 18c:	ea000001 	b	198 <si5351a_clock_builder+0xe0>
 190:	e5140008 	ldr	r0, [r4, #-8]
 194:	e5541004 	ldrb	r1, [r4, #-4]
 198:	e6ef0070 	uxtb	r0, r0
 19c:	e2844008 	add	r4, r4, #8
 1a0:	ebfffffe 	bl	0 <i2c_write_reg_uint8>
 1a4:	e1550004 	cmp	r5, r4
 1a8:	1afffff8 	bne	190 <si5351a_clock_builder+0xd8>
 1ac:	e3a010ac 	mov	r1, #172	; 0xac
 1b0:	e3a000b1 	mov	r0, #177	; 0xb1
 1b4:	ebfffffe 	bl	0 <i2c_write_reg_uint8>
 1b8:	e3a01000 	mov	r1, #0
 1bc:	e3a00003 	mov	r0, #3
 1c0:	ebfffffe 	bl	0 <i2c_write_reg_uint8>
 1c4:	e1a00006 	mov	r0, r6
 1c8:	e8bd8070 	pop	{r4, r5, r6, pc}
 1cc:	0000006c 	andeq	r0, r0, ip, rrx
 1d0:	000001c8 	andeq	r0, r0, r8, asr #3

Disassembly of section .rodata:

00000000 <si5351a_revb_registers>:
   0:	00000002 	andeq	r0, r0, r2
   4:	00000053 	andeq	r0, r0, r3, asr r0
   8:	00000003 	andeq	r0, r0, r3
   c:	00000000 	andeq	r0, r0, r0
  10:	00000007 	andeq	r0, r0, r7
  14:	00000000 	andeq	r0, r0, r0
  18:	0000000f 	andeq	r0, r0, pc
  1c:	00000000 	andeq	r0, r0, r0
  20:	00000010 	andeq	r0, r0, r0, lsl r0
  24:	0000000f 	andeq	r0, r0, pc
  28:	00000011 	andeq	r0, r0, r1, lsl r0
  2c:	0000000f 	andeq	r0, r0, pc
  30:	00000012 	andeq	r0, r0, r2, lsl r0
  34:	0000000f 	andeq	r0, r0, pc
  38:	00000013 	andeq	r0, r0, r3, lsl r0
  3c:	0000008c 	andeq	r0, r0, ip, lsl #1
  40:	00000014 	andeq	r0, r0, r4, lsl r0
  44:	0000008c 	andeq	r0, r0, ip, lsl #1
  48:	00000015 	andeq	r0, r0, r5, lsl r0
  4c:	0000008c 	andeq	r0, r0, ip, lsl #1
  50:	00000016 	andeq	r0, r0, r6, lsl r0
  54:	0000008c 	andeq	r0, r0, ip, lsl #1
  58:	00000017 	andeq	r0, r0, r7, lsl r0
  5c:	0000008c 	andeq	r0, r0, ip, lsl #1
  60:	0000001a 	andeq	r0, r0, sl, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	0000001b 	andeq	r0, r0, fp, lsl r0
  6c:	0000007d 	andeq	r0, r0, sp, ror r0
  70:	0000001c 	andeq	r0, r0, ip, lsl r0
  74:	00000000 	andeq	r0, r0, r0
  78:	0000001d 	andeq	r0, r0, sp, lsl r0
  7c:	0000000f 	andeq	r0, r0, pc
  80:	0000001e 	andeq	r0, r0, lr, lsl r0
  84:	000000fb 	strdeq	r0, [r0], -fp
  88:	0000001f 	andeq	r0, r0, pc, lsl r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	00000020 	andeq	r0, r0, r0, lsr #32
  94:	00000000 	andeq	r0, r0, r0
  98:	00000021 	andeq	r0, r0, r1, lsr #32
  9c:	00000071 	andeq	r0, r0, r1, ror r0
  a0:	0000002a 	andeq	r0, r0, sl, lsr #32
  a4:	00000000 	andeq	r0, r0, r0
  a8:	0000002b 	andeq	r0, r0, fp, lsr #32
  ac:	00000001 	andeq	r0, r0, r1
  b0:	0000002c 	andeq	r0, r0, ip, lsr #32
  b4:	00000012 	andeq	r0, r0, r2, lsl r0
  b8:	0000002d 	andeq	r0, r0, sp, lsr #32
  bc:	00000030 	andeq	r0, r0, r0, lsr r0
  c0:	0000002e 	andeq	r0, r0, lr, lsr #32
  c4:	00000000 	andeq	r0, r0, r0
  c8:	0000002f 	andeq	r0, r0, pc, lsr #32
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00000030 	andeq	r0, r0, r0, lsr r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	00000031 	andeq	r0, r0, r1, lsr r0
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000032 	andeq	r0, r0, r2, lsr r0
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00000033 	andeq	r0, r0, r3, lsr r0
  ec:	00000001 	andeq	r0, r0, r1
  f0:	00000034 	andeq	r0, r0, r4, lsr r0
  f4:	00000002 	andeq	r0, r0, r2
  f8:	00000035 	andeq	r0, r0, r5, lsr r0
  fc:	00000030 	andeq	r0, r0, r0, lsr r0
 100:	00000036 	andeq	r0, r0, r6, lsr r0
 104:	00000000 	andeq	r0, r0, r0
 108:	00000037 	andeq	r0, r0, r7, lsr r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	00000038 	andeq	r0, r0, r8, lsr r0
 114:	00000000 	andeq	r0, r0, r0
 118:	00000039 	andeq	r0, r0, r9, lsr r0
 11c:	00000000 	andeq	r0, r0, r0
 120:	0000003a 	andeq	r0, r0, sl, lsr r0
 124:	00000000 	andeq	r0, r0, r0
 128:	0000003b 	andeq	r0, r0, fp, lsr r0
 12c:	00000002 	andeq	r0, r0, r2
 130:	0000003c 	andeq	r0, r0, ip, lsr r0
 134:	00000000 	andeq	r0, r0, r0
 138:	0000003d 	andeq	r0, r0, sp, lsr r0
 13c:	00000044 	andeq	r0, r0, r4, asr #32
 140:	0000003e 	andeq	r0, r0, lr, lsr r0
 144:	00000040 	andeq	r0, r0, r0, asr #32
 148:	0000003f 	andeq	r0, r0, pc, lsr r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	00000040 	andeq	r0, r0, r0, asr #32
 154:	00000000 	andeq	r0, r0, r0
 158:	00000041 	andeq	r0, r0, r1, asr #32
 15c:	00000000 	andeq	r0, r0, r0
 160:	0000005a 	andeq	r0, r0, sl, asr r0
 164:	00000000 	andeq	r0, r0, r0
 168:	0000005b 	andeq	r0, r0, fp, asr r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	00000095 	muleq	r0, r5, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	00000096 	muleq	r0, r6, r0
 17c:	00000000 	andeq	r0, r0, r0
 180:	00000097 	muleq	r0, r7, r0
 184:	00000000 	andeq	r0, r0, r0
 188:	00000098 	muleq	r0, r8, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	00000099 	muleq	r0, r9, r0
 194:	00000000 	andeq	r0, r0, r0
 198:	0000009a 	muleq	r0, sl, r0
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	0000009b 	muleq	r0, fp, r0
 1a4:	00000000 	andeq	r0, r0, r0
 1a8:	000000a2 	andeq	r0, r0, r2, lsr #1
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	000000a3 	andeq	r0, r0, r3, lsr #1
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	000000a4 	andeq	r0, r0, r4, lsr #1
 1bc:	00000000 	andeq	r0, r0, r0
 1c0:	000000b7 	strheq	r0, [r0], -r7
 1c4:	000000d2 	ldrdeq	r0, [r0], -r2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


mcp4822.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mcp4822_start>:
   0:	e5903004 	ldr	r3, [r0, #4]
   4:	e92d4010 	push	{r4, lr}
   8:	e3530000 	cmp	r3, #0
   c:	e1a04000 	mov	r4, r0
  10:	1a00000d 	bne	4c <mcp4822_start+0x4c>
  14:	e30e31c0 	movw	r3, #57792	; 0xe1c0
  18:	e34030e4 	movt	r3, #228	; 0xe4
  1c:	e5803004 	str	r3, [r0, #4]
  20:	e5d43000 	ldrb	r3, [r4]
  24:	e3530001 	cmp	r3, #1
  28:	9a00000e 	bls	68 <mcp4822_start+0x68>
  2c:	e3a03002 	mov	r3, #2
  30:	e5c43000 	strb	r3, [r4]
  34:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
  38:	e5940004 	ldr	r0, [r4, #4]
  3c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
  40:	e1c400bc 	strh	r0, [r4, #12]
  44:	e3a00001 	mov	r0, #1
  48:	e8bd8010 	pop	{r4, pc}
  4c:	e3a02c2d 	mov	r2, #11520	; 0x2d00
  50:	e3402131 	movt	r2, #305	; 0x131
  54:	e1530002 	cmp	r3, r2
  58:	e5d43000 	ldrb	r3, [r4]
  5c:	85802004 	strhi	r2, [r0, #4]
  60:	e3530001 	cmp	r3, #1
  64:	8afffff0 	bhi	2c <mcp4822_start+0x2c>
  68:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
  6c:	e3a00001 	mov	r0, #1
  70:	e8bd8010 	pop	{r4, pc}

00000074 <mcp4822_write_a>:
  74:	e92d4070 	push	{r4, r5, r6, lr}
  78:	e5d05000 	ldrb	r5, [r0]
  7c:	e7eb1051 	ubfx	r1, r1, #0, #12
  80:	e3550002 	cmp	r5, #2
  84:	e3814a03 	orr	r4, r1, #12288	; 0x3000
  88:	0a000010 	beq	d0 <mcp4822_write_a+0x5c>
  8c:	e5901004 	ldr	r1, [r0, #4]
  90:	e30b0280 	movw	r0, #45696	; 0xb280
  94:	e3400ee6 	movt	r0, #3814	; 0xee6
  98:	e2055003 	and	r5, r5, #3
  9c:	ebfffffe 	bl	0 <__aeabi_uidiv>
  a0:	e3a02901 	mov	r2, #16384	; 0x4000
  a4:	e30f3ffe 	movw	r3, #65534	; 0xfffe
  a8:	e3432f20 	movt	r2, #16160	; 0x3f20
  ac:	e0033000 	and	r3, r3, r0
  b0:	e1a00004 	mov	r0, r4
  b4:	e5823008 	str	r3, [r2, #8]
  b8:	e5923000 	ldr	r3, [r2]
  bc:	e3c33003 	bic	r3, r3, #3
  c0:	e1835005 	orr	r5, r3, r5
  c4:	e5825000 	str	r5, [r2]
  c8:	e8bd4070 	pop	{r4, r5, r6, lr}
  cc:	eafffffe 	b	0 <lib_bcm2835_spi_write>
  d0:	e1d000bc 	ldrh	r0, [r0, #12]
  d4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
  d8:	e1a00004 	mov	r0, r4
  dc:	e8bd4070 	pop	{r4, r5, r6, lr}
  e0:	eafffffe 	b	0 <lib_bcm2835_aux_spi_write>

000000e4 <mcp4822_write_b>:
  e4:	e92d4070 	push	{r4, r5, r6, lr}
  e8:	e5d05000 	ldrb	r5, [r0]
  ec:	e7eb1051 	ubfx	r1, r1, #0, #12
  f0:	e3550002 	cmp	r5, #2
  f4:	e3814a0b 	orr	r4, r1, #45056	; 0xb000
  f8:	0a000013 	beq	14c <mcp4822_write_b+0x68>
  fc:	e5901004 	ldr	r1, [r0, #4]
 100:	e30b0280 	movw	r0, #45696	; 0xb280
 104:	e3400ee6 	movt	r0, #3814	; 0xee6
 108:	e2055003 	and	r5, r5, #3
 10c:	ebfffffe 	bl	0 <__aeabi_uidiv>
 110:	e3a03901 	mov	r3, #16384	; 0x4000
 114:	e30f2ffe 	movw	r2, #65534	; 0xfffe
 118:	e3433f20 	movt	r3, #16160	; 0x3f20
 11c:	e0022000 	and	r2, r2, r0
 120:	e1a00004 	mov	r0, r4
 124:	e5832008 	str	r2, [r3, #8]
 128:	e5932000 	ldr	r2, [r3]
 12c:	e3c22003 	bic	r2, r2, #3
 130:	e1825005 	orr	r5, r2, r5
 134:	e5835000 	str	r5, [r3]
 138:	e5932000 	ldr	r2, [r3]
 13c:	e8bd4070 	pop	{r4, r5, r6, lr}
 140:	e3c2200c 	bic	r2, r2, #12
 144:	e5832000 	str	r2, [r3]
 148:	eafffffe 	b	0 <lib_bcm2835_spi_write>
 14c:	e1d000bc 	ldrh	r0, [r0, #12]
 150:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 154:	e1a00004 	mov	r0, r4
 158:	e8bd4070 	pop	{r4, r5, r6, lr}
 15c:	eafffffe 	b	0 <lib_bcm2835_aux_spi_write>

00000160 <mcp4822_write_ab>:
 160:	e92d4070 	push	{r4, r5, r6, lr}
 164:	e5d06000 	ldrb	r6, [r0]
 168:	e7eb1051 	ubfx	r1, r1, #0, #12
 16c:	e7eb2052 	ubfx	r2, r2, #0, #12
 170:	e3560002 	cmp	r6, #2
 174:	e3815a03 	orr	r5, r1, #12288	; 0x3000
 178:	e3824a0b 	orr	r4, r2, #45056	; 0xb000
 17c:	0a000012 	beq	1cc <mcp4822_write_ab+0x6c>
 180:	e5901004 	ldr	r1, [r0, #4]
 184:	e30b0280 	movw	r0, #45696	; 0xb280
 188:	e3400ee6 	movt	r0, #3814	; 0xee6
 18c:	e2066003 	and	r6, r6, #3
 190:	ebfffffe 	bl	0 <__aeabi_uidiv>
 194:	e3a02901 	mov	r2, #16384	; 0x4000
 198:	e30f3ffe 	movw	r3, #65534	; 0xfffe
 19c:	e3432f20 	movt	r2, #16160	; 0x3f20
 1a0:	e0033000 	and	r3, r3, r0
 1a4:	e1a00005 	mov	r0, r5
 1a8:	e5823008 	str	r3, [r2, #8]
 1ac:	e5923000 	ldr	r3, [r2]
 1b0:	e3c33003 	bic	r3, r3, #3
 1b4:	e1836006 	orr	r6, r3, r6
 1b8:	e5826000 	str	r6, [r2]
 1bc:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 1c0:	e1a00004 	mov	r0, r4
 1c4:	e8bd4070 	pop	{r4, r5, r6, lr}
 1c8:	eafffffe 	b	0 <lib_bcm2835_spi_write>
 1cc:	e1d000bc 	ldrh	r0, [r0, #12]
 1d0:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 1d4:	e1a00005 	mov	r0, r5
 1d8:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_write>
 1dc:	e1a00004 	mov	r0, r4
 1e0:	e8bd4070 	pop	{r4, r5, r6, lr}
 1e4:	eafffffe 	b	0 <lib_bcm2835_aux_spi_write>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


bw_spi_dio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_dio_fsel_mask>:
   0:	e92d4010 	push	{r4, lr}
   4:	e24dd008 	sub	sp, sp, #8
   8:	e5d04000 	ldrb	r4, [r0]
   c:	e3a02030 	mov	r2, #48	; 0x30
  10:	e5d03001 	ldrb	r3, [r0, #1]
  14:	e5cd1006 	strb	r1, [sp, #6]
  18:	e3540002 	cmp	r4, #2
  1c:	e5cd2005 	strb	r2, [sp, #5]
  20:	e5cd3004 	strb	r3, [sp, #4]
  24:	0a000015 	beq	80 <bw_spi_dio_fsel_mask+0x80>
  28:	e5901004 	ldr	r1, [r0, #4]
  2c:	e30b0280 	movw	r0, #45696	; 0xb280
  30:	e3400ee6 	movt	r0, #3814	; 0xee6
  34:	e2044003 	and	r4, r4, #3
  38:	ebfffffe 	bl	0 <__aeabi_uidiv>
  3c:	e3a03901 	mov	r3, #16384	; 0x4000
  40:	e30f2ffe 	movw	r2, #65534	; 0xfffe
  44:	e3433f20 	movt	r3, #16160	; 0x3f20
  48:	e0022000 	and	r2, r2, r0
  4c:	e3a01003 	mov	r1, #3
  50:	e28d0004 	add	r0, sp, #4
  54:	e5832008 	str	r2, [r3, #8]
  58:	e5932000 	ldr	r2, [r3]
  5c:	e3c22003 	bic	r2, r2, #3
  60:	e1824004 	orr	r4, r2, r4
  64:	e5834000 	str	r4, [r3]
  68:	e5932000 	ldr	r2, [r3]
  6c:	e3c2200c 	bic	r2, r2, #12
  70:	e5832000 	str	r2, [r3]
  74:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
  78:	e28dd008 	add	sp, sp, #8
  7c:	e8bd8010 	pop	{r4, pc}
  80:	e1d000bc 	ldrh	r0, [r0, #12]
  84:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
  88:	e3a01003 	mov	r1, #3
  8c:	e28d0004 	add	r0, sp, #4
  90:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
  94:	e28dd008 	add	sp, sp, #8
  98:	e8bd8010 	pop	{r4, pc}

0000009c <bw_spi_dio_start>:
  9c:	e92d4010 	push	{r4, lr}
  a0:	e3052f8f 	movw	r2, #24463	; 0x5f8f
  a4:	e5d03001 	ldrb	r3, [r0, #1]
  a8:	e24dd018 	sub	sp, sp, #24
  ac:	e3402001 	movt	r2, #1
  b0:	e1a04000 	mov	r4, r0
  b4:	e3530000 	cmp	r3, #0
  b8:	03e0307b 	mvneq	r3, #123	; 0x7b
  bc:	05c03001 	strbeq	r3, [r0, #1]
  c0:	e5903004 	ldr	r3, [r0, #4]
  c4:	e2433001 	sub	r3, r3, #1
  c8:	e1530002 	cmp	r3, r2
  cc:	83053f90 	movwhi	r3, #24464	; 0x5f90
  d0:	83403001 	movthi	r3, #1
  d4:	85803004 	strhi	r3, [r0, #4]
  d8:	e5d03000 	ldrb	r3, [r0]
  dc:	e3530001 	cmp	r3, #1
  e0:	9a00001f 	bls	164 <bw_spi_dio_start+0xc8>
  e4:	e3a03002 	mov	r3, #2
  e8:	e5c03000 	strb	r3, [r0]
  ec:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
  f0:	e5940004 	ldr	r0, [r4, #4]
  f4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
  f8:	e1c400bc 	strh	r0, [r4, #12]
  fc:	e1a00004 	mov	r0, r4
 100:	e1a0100d 	mov	r1, sp
 104:	ebfffffe 	bl	0 <bw_spi_read_id>
 108:	e5dd3000 	ldrb	r3, [sp]
 10c:	e3530073 	cmp	r3, #115	; 0x73
 110:	1a000010 	bne	158 <bw_spi_dio_start+0xbc>
 114:	e59f0050 	ldr	r0, [pc, #80]	; 16c <bw_spi_dio_start+0xd0>
 118:	e1a0300d 	mov	r3, sp
 11c:	e28dc006 	add	ip, sp, #6
 120:	e3a02070 	mov	r2, #112	; 0x70
 124:	ea000000 	b	12c <bw_spi_dio_start+0x90>
 128:	e5f02001 	ldrb	r2, [r0, #1]!
 12c:	e5f31001 	ldrb	r1, [r3, #1]!
 130:	e1510002 	cmp	r1, r2
 134:	1a000007 	bne	158 <bw_spi_dio_start+0xbc>
 138:	e15c0003 	cmp	ip, r3
 13c:	1afffff9 	bne	128 <bw_spi_dio_start+0x8c>
 140:	e1a00004 	mov	r0, r4
 144:	e3a0107f 	mov	r1, #127	; 0x7f
 148:	ebfffffe 	bl	0 <bw_spi_dio_fsel_mask>
 14c:	e3a00001 	mov	r0, #1
 150:	e28dd018 	add	sp, sp, #24
 154:	e8bd8010 	pop	{r4, pc}
 158:	e3a00000 	mov	r0, #0
 15c:	e28dd018 	add	sp, sp, #24
 160:	e8bd8010 	pop	{r4, pc}
 164:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
 168:	eaffffe3 	b	fc <bw_spi_dio_start+0x60>
 16c:	00000001 	andeq	r0, r0, r1

00000170 <bw_spi_dio_output>:
 170:	e92d4010 	push	{r4, lr}
 174:	e24dd008 	sub	sp, sp, #8
 178:	e5d04000 	ldrb	r4, [r0]
 17c:	e3a02010 	mov	r2, #16
 180:	e5d03001 	ldrb	r3, [r0, #1]
 184:	e5cd1006 	strb	r1, [sp, #6]
 188:	e3540002 	cmp	r4, #2
 18c:	e5cd2005 	strb	r2, [sp, #5]
 190:	e5cd3004 	strb	r3, [sp, #4]
 194:	0a000015 	beq	1f0 <bw_spi_dio_output+0x80>
 198:	e5901004 	ldr	r1, [r0, #4]
 19c:	e30b0280 	movw	r0, #45696	; 0xb280
 1a0:	e3400ee6 	movt	r0, #3814	; 0xee6
 1a4:	e2044003 	and	r4, r4, #3
 1a8:	ebfffffe 	bl	0 <__aeabi_uidiv>
 1ac:	e3a03901 	mov	r3, #16384	; 0x4000
 1b0:	e30f2ffe 	movw	r2, #65534	; 0xfffe
 1b4:	e3433f20 	movt	r3, #16160	; 0x3f20
 1b8:	e0022000 	and	r2, r2, r0
 1bc:	e3a01003 	mov	r1, #3
 1c0:	e28d0004 	add	r0, sp, #4
 1c4:	e5832008 	str	r2, [r3, #8]
 1c8:	e5932000 	ldr	r2, [r3]
 1cc:	e3c22003 	bic	r2, r2, #3
 1d0:	e1824004 	orr	r4, r2, r4
 1d4:	e5834000 	str	r4, [r3]
 1d8:	e5932000 	ldr	r2, [r3]
 1dc:	e3c2200c 	bic	r2, r2, #12
 1e0:	e5832000 	str	r2, [r3]
 1e4:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 1e8:	e28dd008 	add	sp, sp, #8
 1ec:	e8bd8010 	pop	{r4, pc}
 1f0:	e1d000bc 	ldrh	r0, [r0, #12]
 1f4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 1f8:	e3a01003 	mov	r1, #3
 1fc:	e28d0004 	add	r0, sp, #4
 200:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 204:	e28dd008 	add	sp, sp, #8
 208:	e8bd8010 	pop	{r4, pc}

Disassembly of section .rodata.str1.4:

00000000 <.LC0>:
   0:	5f697073 	svcpl	0x00697073
   4:	006f6964 	rsbeq	r6, pc, r4, ror #18

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


bw_spi.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_read_id>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e2514000 	subs	r4, r1, #0
   8:	e24dd018 	sub	sp, sp, #24
   c:	0a00001f 	beq	90 <bw_spi_read_id+0x90>
  10:	e1a05000 	mov	r5, r0
  14:	e3a02001 	mov	r2, #1
  18:	e5d00000 	ldrb	r0, [r0]
  1c:	e5d53001 	ldrb	r3, [r5, #1]
  20:	e1500002 	cmp	r0, r2
  24:	e1833002 	orr	r3, r3, r2
  28:	e5cd2001 	strb	r2, [sp, #1]
  2c:	e5cd3000 	strb	r3, [sp]
  30:	9a000018 	bls	98 <bw_spi_read_id+0x98>
  34:	e3a00c7d 	mov	r0, #32000	; 0x7d00
  38:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
  3c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
  40:	e3a01016 	mov	r1, #22
  44:	e1a0000d 	mov	r0, sp
  48:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_transfern>
  4c:	e28d2001 	add	r2, sp, #1
  50:	e2840014 	add	r0, r4, #20
  54:	e1a01004 	mov	r1, r4
  58:	ea000002 	b	68 <bw_spi_read_id+0x68>
  5c:	e4c13001 	strb	r3, [r1], #1
  60:	e1500001 	cmp	r0, r1
  64:	0a000009 	beq	90 <bw_spi_read_id+0x90>
  68:	e5f23001 	ldrb	r3, [r2, #1]!
  6c:	e040c001 	sub	ip, r0, r1
  70:	e3530000 	cmp	r3, #0
  74:	1afffff8 	bne	5c <bw_spi_read_id+0x5c>
  78:	e35c0000 	cmp	ip, #0
  7c:	da000003 	ble	90 <bw_spi_read_id+0x90>
  80:	e081c00c 	add	ip, r1, ip
  84:	e4c13001 	strb	r3, [r1], #1
  88:	e151000c 	cmp	r1, ip
  8c:	1afffffc 	bne	84 <bw_spi_read_id+0x84>
  90:	e28dd018 	add	sp, sp, #24
  94:	e8bd8070 	pop	{r4, r5, r6, pc}
  98:	e3a06901 	mov	r6, #16384	; 0x4000
  9c:	e3013388 	movw	r3, #5000	; 0x1388
  a0:	e3436f20 	movt	r6, #16160	; 0x3f20
  a4:	e3a01000 	mov	r1, #0
  a8:	e5863008 	str	r3, [r6, #8]
  ac:	ebfffffe 	bl	0 <lib_bcm2835_spi_setChipSelectPolarity>
  b0:	e5962000 	ldr	r2, [r6]
  b4:	e3a01016 	mov	r1, #22
  b8:	e5d53000 	ldrb	r3, [r5]
  bc:	e1a0000d 	mov	r0, sp
  c0:	e3c22003 	bic	r2, r2, #3
  c4:	e2033003 	and	r3, r3, #3
  c8:	e1833002 	orr	r3, r3, r2
  cc:	e5863000 	str	r3, [r6]
  d0:	e5963000 	ldr	r3, [r6]
  d4:	e3c3300c 	bic	r3, r3, #12
  d8:	e5863000 	str	r3, [r6]
  dc:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfern>
  e0:	eaffffd9 	b	4c <bw_spi_read_id+0x4c>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


bh1750.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bh1750_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
   c:	e5d43001 	ldrb	r3, [r4, #1]
  10:	e5942004 	ldr	r2, [r4, #4]
  14:	e3530000 	cmp	r3, #0
  18:	03a03023 	moveq	r3, #35	; 0x23
  1c:	05c43001 	strbeq	r3, [r4, #1]
  20:	e3520000 	cmp	r2, #0
  24:	0a000010 	beq	6c <bh1750_start+0x6c>
  28:	e5d41008 	ldrb	r1, [r4, #8]
  2c:	e3a02901 	mov	r2, #16384	; 0x4000
  30:	e3432f80 	movt	r2, #16256	; 0x3f80
  34:	e3510000 	cmp	r1, #0
  38:	e582300c 	str	r3, [r2, #12]
  3c:	1a00000f 	bne	80 <bh1750_start+0x80>
  40:	e30806a0 	movw	r0, #34464	; 0x86a0
  44:	e3400001 	movt	r0, #1
  48:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  4c:	e5d40001 	ldrb	r0, [r4, #1]
  50:	ebfffffe 	bl	0 <i2c_is_connected>
  54:	e2504000 	subs	r4, r0, #0
  58:	0a000001 	beq	64 <bh1750_start+0x64>
  5c:	e3a00010 	mov	r0, #16
  60:	ebfffffe 	bl	0 <i2c_write>
  64:	e1a00004 	mov	r0, r4
  68:	e8bd8010 	pop	{r4, pc}
  6c:	e3a02901 	mov	r2, #16384	; 0x4000
  70:	e3a01001 	mov	r1, #1
  74:	e3432f80 	movt	r2, #16256	; 0x3f80
  78:	e5c41008 	strb	r1, [r4, #8]
  7c:	e582300c 	str	r3, [r2, #12]
  80:	e3a00d6a 	mov	r0, #6784	; 0x1a80
  84:	e3400006 	movt	r0, #6
  88:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  8c:	eaffffee 	b	4c <bh1750_start+0x4c>

00000090 <bh1750_get_level>:
  90:	e5d02008 	ldrb	r2, [r0, #8]
  94:	e3a03901 	mov	r3, #16384	; 0x4000
  98:	e92d4010 	push	{r4, lr}
  9c:	e3520000 	cmp	r2, #0
  a0:	e5d01001 	ldrb	r1, [r0, #1]
  a4:	13a00d6a 	movne	r0, #6784	; 0x1a80
  a8:	e3433f80 	movt	r3, #16256	; 0x3f80
  ac:	030806a0 	movweq	r0, #34464	; 0x86a0
  b0:	13400006 	movtne	r0, #6
  b4:	e583100c 	str	r1, [r3, #12]
  b8:	03400001 	movteq	r0, #1
  bc:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  c0:	ebfffffe 	bl	0 <i2c_read_uint16>
  c4:	ee070a90 	vmov	s15, r0
  c8:	ed9f7a05 	vldr	s14, [pc, #20]	; e4 <bh1750_get_level+0x54>
  cc:	eef86a67 	vcvt.f32.u32	s13, s15
  d0:	eec67a87 	vdiv.f32	s15, s13, s14
  d4:	eefc7ae7 	vcvt.u32.f32	s15, s15
  d8:	ee173a90 	vmov	r3, s15
  dc:	e6ff0073 	uxth	r0, r3
  e0:	e8bd8010 	pop	{r4, pc}
  e4:	3f99999a 	svccc	0x0099999a

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


bw_spi_7fets.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_7fets_start>:
   0:	e92d4030 	push	{r4, r5, lr}
   4:	e3052f8f 	movw	r2, #24463	; 0x5f8f
   8:	e5d03001 	ldrb	r3, [r0, #1]
   c:	e24dd024 	sub	sp, sp, #36	; 0x24
  10:	e3402001 	movt	r2, #1
  14:	e1a04000 	mov	r4, r0
  18:	e3530000 	cmp	r3, #0
  1c:	03e03077 	mvneq	r3, #119	; 0x77
  20:	05c03001 	strbeq	r3, [r0, #1]
  24:	e5903004 	ldr	r3, [r0, #4]
  28:	e2433001 	sub	r3, r3, #1
  2c:	e1530002 	cmp	r3, r2
  30:	83053f90 	movwhi	r3, #24464	; 0x5f90
  34:	83403001 	movthi	r3, #1
  38:	85803004 	strhi	r3, [r0, #4]
  3c:	e5d03000 	ldrb	r3, [r0]
  40:	e3530001 	cmp	r3, #1
  44:	9a000039 	bls	130 <bw_spi_7fets_start+0x130>
  48:	e3a03002 	mov	r3, #2
  4c:	e5c03000 	strb	r3, [r0]
  50:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
  54:	e5940004 	ldr	r0, [r4, #4]
  58:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
  5c:	e1c400bc 	strh	r0, [r4, #12]
  60:	e28d1008 	add	r1, sp, #8
  64:	e1a00004 	mov	r0, r4
  68:	ebfffffe 	bl	0 <bw_spi_read_id>
  6c:	e5dd3008 	ldrb	r3, [sp, #8]
  70:	e3530073 	cmp	r3, #115	; 0x73
  74:	1a00002a 	bne	124 <bw_spi_7fets_start+0x124>
  78:	e59f00d0 	ldr	r0, [pc, #208]	; 150 <bw_spi_7fets_start+0x150>
  7c:	e28d3009 	add	r3, sp, #9
  80:	e28dc011 	add	ip, sp, #17
  84:	e3a02070 	mov	r2, #112	; 0x70
  88:	ea000000 	b	90 <bw_spi_7fets_start+0x90>
  8c:	e5f02001 	ldrb	r2, [r0, #1]!
  90:	e4d31001 	ldrb	r1, [r3], #1
  94:	e1510002 	cmp	r1, r2
  98:	1a000021 	bne	124 <bw_spi_7fets_start+0x124>
  9c:	e15c0003 	cmp	ip, r3
  a0:	1afffff9 	bne	8c <bw_spi_7fets_start+0x8c>
  a4:	e5d45000 	ldrb	r5, [r4]
  a8:	e3a01030 	mov	r1, #48	; 0x30
  ac:	e5d42001 	ldrb	r2, [r4, #1]
  b0:	e3a0307f 	mov	r3, #127	; 0x7f
  b4:	e5cd1005 	strb	r1, [sp, #5]
  b8:	e3550002 	cmp	r5, #2
  bc:	e5cd2004 	strb	r2, [sp, #4]
  c0:	e5cd3006 	strb	r3, [sp, #6]
  c4:	0a00001b 	beq	138 <bw_spi_7fets_start+0x138>
  c8:	e5941004 	ldr	r1, [r4, #4]
  cc:	e30b0280 	movw	r0, #45696	; 0xb280
  d0:	e3400ee6 	movt	r0, #3814	; 0xee6
  d4:	e2055003 	and	r5, r5, #3
  d8:	ebfffffe 	bl	0 <__aeabi_uidiv>
  dc:	e3a03901 	mov	r3, #16384	; 0x4000
  e0:	e30f2ffe 	movw	r2, #65534	; 0xfffe
  e4:	e3433f20 	movt	r3, #16160	; 0x3f20
  e8:	e0022000 	and	r2, r2, r0
  ec:	e3a01003 	mov	r1, #3
  f0:	e28d0004 	add	r0, sp, #4
  f4:	e5832008 	str	r2, [r3, #8]
  f8:	e5932000 	ldr	r2, [r3]
  fc:	e3c22003 	bic	r2, r2, #3
 100:	e1822005 	orr	r2, r2, r5
 104:	e5832000 	str	r2, [r3]
 108:	e5932000 	ldr	r2, [r3]
 10c:	e3c2200c 	bic	r2, r2, #12
 110:	e5832000 	str	r2, [r3]
 114:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 118:	e3a00001 	mov	r0, #1
 11c:	e28dd024 	add	sp, sp, #36	; 0x24
 120:	e8bd8030 	pop	{r4, r5, pc}
 124:	e3a00000 	mov	r0, #0
 128:	e28dd024 	add	sp, sp, #36	; 0x24
 12c:	e8bd8030 	pop	{r4, r5, pc}
 130:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
 134:	eaffffc9 	b	60 <bw_spi_7fets_start+0x60>
 138:	e1d400bc 	ldrh	r0, [r4, #12]
 13c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 140:	e3a01003 	mov	r1, #3
 144:	e28d0004 	add	r0, sp, #4
 148:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 14c:	eafffff1 	b	118 <bw_spi_7fets_start+0x118>
 150:	00000001 	andeq	r0, r0, r1

00000154 <bw_spi_7fets_output>:
 154:	e92d4010 	push	{r4, lr}
 158:	e24dd008 	sub	sp, sp, #8
 15c:	e5d04000 	ldrb	r4, [r0]
 160:	e3a02010 	mov	r2, #16
 164:	e5d03001 	ldrb	r3, [r0, #1]
 168:	e5cd1006 	strb	r1, [sp, #6]
 16c:	e3540002 	cmp	r4, #2
 170:	e5cd2005 	strb	r2, [sp, #5]
 174:	e5cd3004 	strb	r3, [sp, #4]
 178:	0a000015 	beq	1d4 <bw_spi_7fets_output+0x80>
 17c:	e5901004 	ldr	r1, [r0, #4]
 180:	e30b0280 	movw	r0, #45696	; 0xb280
 184:	e3400ee6 	movt	r0, #3814	; 0xee6
 188:	e2044003 	and	r4, r4, #3
 18c:	ebfffffe 	bl	0 <__aeabi_uidiv>
 190:	e3a03901 	mov	r3, #16384	; 0x4000
 194:	e30f2ffe 	movw	r2, #65534	; 0xfffe
 198:	e3433f20 	movt	r3, #16160	; 0x3f20
 19c:	e0022000 	and	r2, r2, r0
 1a0:	e3a01003 	mov	r1, #3
 1a4:	e28d0004 	add	r0, sp, #4
 1a8:	e5832008 	str	r2, [r3, #8]
 1ac:	e5932000 	ldr	r2, [r3]
 1b0:	e3c22003 	bic	r2, r2, #3
 1b4:	e1824004 	orr	r4, r2, r4
 1b8:	e5834000 	str	r4, [r3]
 1bc:	e5932000 	ldr	r2, [r3]
 1c0:	e3c2200c 	bic	r2, r2, #12
 1c4:	e5832000 	str	r2, [r3]
 1c8:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 1cc:	e28dd008 	add	sp, sp, #8
 1d0:	e8bd8010 	pop	{r4, pc}
 1d4:	e1d000bc 	ldrh	r0, [r0, #12]
 1d8:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 1dc:	e3a01003 	mov	r1, #3
 1e0:	e28d0004 	add	r0, sp, #4
 1e4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 1e8:	e28dd008 	add	sp, sp, #8
 1ec:	e8bd8010 	pop	{r4, pc}

Disassembly of section .rodata.str1.4:

00000000 <.LC0>:
   0:	5f697073 	svcpl	0x00697073
   4:	74656637 	strbtvc	r6, [r5], #-1591	; 0xfffff9c9
   8:	Address 0x0000000000000008 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


tc1602_i2c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <write_4bits>:
   0:	e5d02008 	ldrb	r2, [r0, #8]
   4:	e3a03901 	mov	r3, #16384	; 0x4000
   8:	e92d4010 	push	{r4, lr}
   c:	e3520000 	cmp	r2, #0
  10:	e3433f80 	movt	r3, #16256	; 0x3f80
  14:	e1a04001 	mov	r4, r1
  18:	e5d01001 	ldrb	r1, [r0, #1]
  1c:	13a00d6a 	movne	r0, #6784	; 0x1a80
  20:	13400006 	movtne	r0, #6
  24:	030806a0 	movweq	r0, #34464	; 0x86a0
  28:	03400001 	movteq	r0, #1
  2c:	e583100c 	str	r1, [r3, #12]
  30:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  34:	e1a00004 	mov	r0, r4
  38:	ebfffffe 	bl	0 <i2c_write>
  3c:	e384000c 	orr	r0, r4, #12
  40:	ebfffffe 	bl	0 <i2c_write>
  44:	e3840008 	orr	r0, r4, #8
  48:	e8bd4010 	pop	{r4, lr}
  4c:	eafffffe 	b	0 <i2c_write>

00000050 <write_cmd>:
  50:	e92d4070 	push	{r4, r5, r6, lr}
  54:	e1a04001 	mov	r4, r1
  58:	e20110f0 	and	r1, r1, #240	; 0xf0
  5c:	e1a05000 	mov	r5, r0
  60:	ebffffe6 	bl	0 <write_4bits>
  64:	e1a01204 	lsl	r1, r4, #4
  68:	e1a00005 	mov	r0, r5
  6c:	e20110f0 	and	r1, r1, #240	; 0xf0
  70:	ebffffe2 	bl	0 <write_4bits>
  74:	e3a00025 	mov	r0, #37	; 0x25
  78:	e8bd4070 	pop	{r4, r5, r6, lr}
  7c:	eafffffe 	b	0 <udelay>

00000080 <write_reg>:
  80:	e92d4070 	push	{r4, r5, r6, lr}
  84:	e1a04001 	mov	r4, r1
  88:	e3c1100f 	bic	r1, r1, #15
  8c:	e1a05000 	mov	r5, r0
  90:	e3811001 	orr	r1, r1, #1
  94:	ebffffd9 	bl	0 <write_4bits>
  98:	e1a01204 	lsl	r1, r4, #4
  9c:	e1a00005 	mov	r0, r5
  a0:	e3811001 	orr	r1, r1, #1
  a4:	e20110f1 	and	r1, r1, #241	; 0xf1
  a8:	ebffffd4 	bl	0 <write_4bits>
  ac:	e3a0002b 	mov	r0, #43	; 0x2b
  b0:	e8bd4070 	pop	{r4, r5, r6, lr}
  b4:	eafffffe 	b	0 <udelay>

000000b8 <tc1602_i2c_start>:
  b8:	e92d4070 	push	{r4, r5, r6, lr}
  bc:	e1a04000 	mov	r4, r0
  c0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
  c4:	e5d43001 	ldrb	r3, [r4, #1]
  c8:	e5942004 	ldr	r2, [r4, #4]
  cc:	e3530000 	cmp	r3, #0
  d0:	03a03027 	moveq	r3, #39	; 0x27
  d4:	05c43001 	strbeq	r3, [r4, #1]
  d8:	e3520000 	cmp	r2, #0
  dc:	0a000022 	beq	16c <tc1602_i2c_start+0xb4>
  e0:	e5d41008 	ldrb	r1, [r4, #8]
  e4:	e3a02901 	mov	r2, #16384	; 0x4000
  e8:	e3432f80 	movt	r2, #16256	; 0x3f80
  ec:	e3510000 	cmp	r1, #0
  f0:	e582300c 	str	r3, [r2, #12]
  f4:	1a000021 	bne	180 <tc1602_i2c_start+0xc8>
  f8:	e30806a0 	movw	r0, #34464	; 0x86a0
  fc:	e3400001 	movt	r0, #1
 100:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 104:	e5d40001 	ldrb	r0, [r4, #1]
 108:	ebfffffe 	bl	0 <i2c_is_connected>
 10c:	e2505000 	subs	r5, r0, #0
 110:	0a000013 	beq	164 <tc1602_i2c_start+0xac>
 114:	e3a01033 	mov	r1, #51	; 0x33
 118:	e1a00004 	mov	r0, r4
 11c:	ebffffcb 	bl	50 <write_cmd>
 120:	e3a01032 	mov	r1, #50	; 0x32
 124:	e1a00004 	mov	r0, r4
 128:	ebffffc8 	bl	50 <write_cmd>
 12c:	e3a01028 	mov	r1, #40	; 0x28
 130:	e1a00004 	mov	r0, r4
 134:	ebffffc5 	bl	50 <write_cmd>
 138:	e3a0100c 	mov	r1, #12
 13c:	e1a00004 	mov	r0, r4
 140:	ebffffc2 	bl	50 <write_cmd>
 144:	e3a01001 	mov	r1, #1
 148:	e1a00004 	mov	r0, r4
 14c:	ebffffbf 	bl	50 <write_cmd>
 150:	e30005cb 	movw	r0, #1483	; 0x5cb
 154:	ebfffffe 	bl	0 <udelay>
 158:	e1a00004 	mov	r0, r4
 15c:	e3a01006 	mov	r1, #6
 160:	ebffffba 	bl	50 <write_cmd>
 164:	e1a00005 	mov	r0, r5
 168:	e8bd8070 	pop	{r4, r5, r6, pc}
 16c:	e3a02901 	mov	r2, #16384	; 0x4000
 170:	e3a01001 	mov	r1, #1
 174:	e3432f80 	movt	r2, #16256	; 0x3f80
 178:	e5c41008 	strb	r1, [r4, #8]
 17c:	e582300c 	str	r3, [r2, #12]
 180:	e3a00d6a 	mov	r0, #6784	; 0x1a80
 184:	e3400006 	movt	r0, #6
 188:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 18c:	eaffffdc 	b	104 <tc1602_i2c_start+0x4c>

00000190 <tc1602_i2c_text>:
 190:	e3520010 	cmp	r2, #16
 194:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 198:	31a07002 	movcc	r7, r2
 19c:	23a07010 	movcs	r7, #16
 1a0:	e3520000 	cmp	r2, #0
 1a4:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
 1a8:	e1a06000 	mov	r6, r0
 1ac:	e2415001 	sub	r5, r1, #1
 1b0:	e3a04000 	mov	r4, #0
 1b4:	e5f51001 	ldrb	r1, [r5, #1]!
 1b8:	e2844001 	add	r4, r4, #1
 1bc:	e1a00006 	mov	r0, r6
 1c0:	e6ef4074 	uxtb	r4, r4
 1c4:	ebffffad 	bl	80 <write_reg>
 1c8:	e1540007 	cmp	r4, r7
 1cc:	3afffff8 	bcc	1b4 <tc1602_i2c_text+0x24>
 1d0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

000001d4 <tc1602_i2c_text_line_1>:
 1d4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1d8:	e1a04002 	mov	r4, r2
 1dc:	e1a05001 	mov	r5, r1
 1e0:	e3a01080 	mov	r1, #128	; 0x80
 1e4:	e1a07000 	mov	r7, r0
 1e8:	ebffff98 	bl	50 <write_cmd>
 1ec:	e3540010 	cmp	r4, #16
 1f0:	31a06004 	movcc	r6, r4
 1f4:	23a06010 	movcs	r6, #16
 1f8:	e3540000 	cmp	r4, #0
 1fc:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
 200:	e2455001 	sub	r5, r5, #1
 204:	e3a04000 	mov	r4, #0
 208:	e5f51001 	ldrb	r1, [r5, #1]!
 20c:	e2844001 	add	r4, r4, #1
 210:	e1a00007 	mov	r0, r7
 214:	e6ef4074 	uxtb	r4, r4
 218:	ebffff98 	bl	80 <write_reg>
 21c:	e1540006 	cmp	r4, r6
 220:	3afffff8 	bcc	208 <tc1602_i2c_text_line_1+0x34>
 224:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

00000228 <tc1602_i2c_text_line_2>:
 228:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 22c:	e1a04002 	mov	r4, r2
 230:	e1a05001 	mov	r5, r1
 234:	e3a010c0 	mov	r1, #192	; 0xc0
 238:	e1a07000 	mov	r7, r0
 23c:	ebffff83 	bl	50 <write_cmd>
 240:	e3540010 	cmp	r4, #16
 244:	31a06004 	movcc	r6, r4
 248:	23a06010 	movcs	r6, #16
 24c:	e3540000 	cmp	r4, #0
 250:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
 254:	e2455001 	sub	r5, r5, #1
 258:	e3a04000 	mov	r4, #0
 25c:	e5f51001 	ldrb	r1, [r5, #1]!
 260:	e2844001 	add	r4, r4, #1
 264:	e1a00007 	mov	r0, r7
 268:	e6ef4074 	uxtb	r4, r4
 26c:	ebffff83 	bl	80 <write_reg>
 270:	e1540006 	cmp	r4, r6
 274:	3afffff8 	bcc	25c <tc1602_i2c_text_line_2+0x34>
 278:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

0000027c <tc1602_i2c_cls>:
 27c:	e92d4010 	push	{r4, lr}
 280:	e3a01001 	mov	r1, #1
 284:	ebffff71 	bl	50 <write_cmd>
 288:	e30005cb 	movw	r0, #1483	; 0x5cb
 28c:	e8bd4010 	pop	{r4, lr}
 290:	eafffffe 	b	0 <udelay>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


ssd1306.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_send_command>:
   0:	e92d4030 	push	{r4, r5, lr}
   4:	e1a05001 	mov	r5, r1
   8:	e5d04000 	ldrb	r4, [r0]
   c:	e24dd00c 	sub	sp, sp, #12
  10:	e3540001 	cmp	r4, #1
  14:	1a000016 	bne	74 <_send_command+0x74>
  18:	e5d03004 	ldrb	r3, [r0, #4]
  1c:	e3a02000 	mov	r2, #0
  20:	e3432f20 	movt	r2, #16160	; 0x3f20
  24:	e3a01301 	mov	r1, #67108864	; 0x4000000
  28:	e1d000bc 	ldrh	r0, [r0, #12]
  2c:	e3530002 	cmp	r3, #2
  30:	e5821028 	str	r1, [r2, #40]	; 0x28
  34:	e5cd5004 	strb	r5, [sp, #4]
  38:	0a000019 	beq	a4 <_send_command+0xa4>
  3c:	e3a0e901 	mov	lr, #16384	; 0x4000
  40:	e2033003 	and	r3, r3, #3
  44:	e343ef20 	movt	lr, #16160	; 0x3f20
  48:	e1a02004 	mov	r2, r4
  4c:	e3a01000 	mov	r1, #0
  50:	e58e0008 	str	r0, [lr, #8]
  54:	e28d0004 	add	r0, sp, #4
  58:	e59ec000 	ldr	ip, [lr]
  5c:	e3ccc003 	bic	ip, ip, #3
  60:	e18c3003 	orr	r3, ip, r3
  64:	e58e3000 	str	r3, [lr]
  68:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfernb>
  6c:	e28dd00c 	add	sp, sp, #12
  70:	e8bd8030 	pop	{r4, r5, pc}
  74:	e5d02003 	ldrb	r2, [r0, #3]
  78:	e3a03901 	mov	r3, #16384	; 0x4000
  7c:	e3433f80 	movt	r3, #16256	; 0x3f80
  80:	e3a00d6a 	mov	r0, #6784	; 0x1a80
  84:	e3400006 	movt	r0, #6
  88:	e583200c 	str	r2, [r3, #12]
  8c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  90:	e1a01005 	mov	r1, r5
  94:	e3a00000 	mov	r0, #0
  98:	ebfffffe 	bl	0 <i2c_write_reg_uint8>
  9c:	e28dd00c 	add	sp, sp, #12
  a0:	e8bd8030 	pop	{r4, r5, pc}
  a4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
  a8:	e1a02004 	mov	r2, r4
  ac:	e3a01000 	mov	r1, #0
  b0:	e28d0004 	add	r0, sp, #4
  b4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_transfernb>
  b8:	e28dd00c 	add	sp, sp, #12
  bc:	e8bd8030 	pop	{r4, r5, pc}

000000c0 <_send_data>:
  c0:	e5d03000 	ldrb	r3, [r0]
  c4:	e92d4070 	push	{r4, r5, r6, lr}
  c8:	e3530001 	cmp	r3, #1
  cc:	e1a04001 	mov	r4, r1
  d0:	e1a05002 	mov	r5, r2
  d4:	1a000016 	bne	134 <_send_data+0x74>
  d8:	e5d03004 	ldrb	r3, [r0, #4]
  dc:	e3a02000 	mov	r2, #0
  e0:	e3432f20 	movt	r2, #16160	; 0x3f20
  e4:	e3a01301 	mov	r1, #67108864	; 0x4000000
  e8:	e1d000bc 	ldrh	r0, [r0, #12]
  ec:	e3530002 	cmp	r3, #2
  f0:	e582101c 	str	r1, [r2, #28]
  f4:	e2844001 	add	r4, r4, #1
  f8:	e2455001 	sub	r5, r5, #1
  fc:	0a000017 	beq	160 <_send_data+0xa0>
 100:	e3a0e901 	mov	lr, #16384	; 0x4000
 104:	e2033003 	and	r3, r3, #3
 108:	e343ef20 	movt	lr, #16160	; 0x3f20
 10c:	e1a02005 	mov	r2, r5
 110:	e3a01000 	mov	r1, #0
 114:	e58e0008 	str	r0, [lr, #8]
 118:	e1a00004 	mov	r0, r4
 11c:	e59ec000 	ldr	ip, [lr]
 120:	e3ccc003 	bic	ip, ip, #3
 124:	e18c3003 	orr	r3, ip, r3
 128:	e58e3000 	str	r3, [lr]
 12c:	e8bd4070 	pop	{r4, r5, r6, lr}
 130:	eafffffe 	b	0 <lib_bcm2835_spi_transfernb>
 134:	e5d02003 	ldrb	r2, [r0, #3]
 138:	e3a03901 	mov	r3, #16384	; 0x4000
 13c:	e3433f80 	movt	r3, #16256	; 0x3f80
 140:	e3a00d6a 	mov	r0, #6784	; 0x1a80
 144:	e3400006 	movt	r0, #6
 148:	e583200c 	str	r2, [r3, #12]
 14c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 150:	e1a01005 	mov	r1, r5
 154:	e1a00004 	mov	r0, r4
 158:	e8bd4070 	pop	{r4, r5, r6, lr}
 15c:	eafffffe 	b	0 <lib_bcm2835_i2c_write>
 160:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 164:	e1a02005 	mov	r2, r5
 168:	e1a00004 	mov	r0, r4
 16c:	e3a01000 	mov	r1, #0
 170:	e8bd4070 	pop	{r4, r5, r6, lr}
 174:	eafffffe 	b	0 <lib_bcm2835_aux_spi_transfernb>

00000178 <oled_clear>:
 178:	e92d4070 	push	{r4, r5, r6, lr}
 17c:	e3a01021 	mov	r1, #33	; 0x21
 180:	e1a04000 	mov	r4, r0
 184:	ebffff9d 	bl	0 <_send_command>
 188:	e1a00004 	mov	r0, r4
 18c:	e3a01000 	mov	r1, #0
 190:	ebffff9a 	bl	0 <_send_command>
 194:	e1a00004 	mov	r0, r4
 198:	e3a0107f 	mov	r1, #127	; 0x7f
 19c:	ebffff97 	bl	0 <_send_command>
 1a0:	e5d45001 	ldrb	r5, [r4, #1]
 1a4:	e3550000 	cmp	r5, #0
 1a8:	0a000010 	beq	1f0 <oled_clear+0x78>
 1ac:	e3550001 	cmp	r5, #1
 1b0:	18bd8070 	popne	{r4, r5, r6, pc}
 1b4:	e1a00004 	mov	r0, r4
 1b8:	e3a01022 	mov	r1, #34	; 0x22
 1bc:	ebffff8f 	bl	0 <_send_command>
 1c0:	e1a00004 	mov	r0, r4
 1c4:	e3a01000 	mov	r1, #0
 1c8:	ebffff8c 	bl	0 <_send_command>
 1cc:	e1a00004 	mov	r0, r4
 1d0:	e3a01003 	mov	r1, #3
 1d4:	ebffff89 	bl	0 <_send_command>
 1d8:	e3001000 	movw	r1, #0
 1dc:	e1a00004 	mov	r0, r4
 1e0:	e3401000 	movt	r1, #0
 1e4:	e3002201 	movw	r2, #513	; 0x201
 1e8:	e8bd4070 	pop	{r4, r5, r6, lr}
 1ec:	eaffffb3 	b	c0 <_send_data>
 1f0:	e1a00004 	mov	r0, r4
 1f4:	e3a01022 	mov	r1, #34	; 0x22
 1f8:	ebffff80 	bl	0 <_send_command>
 1fc:	e1a01005 	mov	r1, r5
 200:	e1a00004 	mov	r0, r4
 204:	ebffff7d 	bl	0 <_send_command>
 208:	e1a00004 	mov	r0, r4
 20c:	e3a01007 	mov	r1, #7
 210:	ebffff7a 	bl	0 <_send_command>
 214:	e3001000 	movw	r1, #0
 218:	e1a00004 	mov	r0, r4
 21c:	e3401000 	movt	r1, #0
 220:	e3002401 	movw	r2, #1025	; 0x401
 224:	e8bd4070 	pop	{r4, r5, r6, lr}
 228:	eaffffa4 	b	c0 <_send_data>

0000022c <oled_set_cursor>:
 22c:	e5d03001 	ldrb	r3, [r0, #1]
 230:	e92d4070 	push	{r4, r5, r6, lr}
 234:	e3530000 	cmp	r3, #0
 238:	e1a05000 	mov	r5, r0
 23c:	0a000017 	beq	2a0 <oled_set_cursor+0x74>
 240:	e3530001 	cmp	r3, #1
 244:	1a000001 	bne	250 <oled_set_cursor+0x24>
 248:	e3510004 	cmp	r1, #4
 24c:	9a000015 	bls	2a8 <oled_set_cursor+0x7c>
 250:	e3a060b0 	mov	r6, #176	; 0xb0
 254:	e3520015 	cmp	r2, #21
 258:	e1a00005 	mov	r0, r5
 25c:	91a04082 	lslls	r4, r2, #1
 260:	83a04010 	movhi	r4, #16
 264:	90824004 	addls	r4, r2, r4
 268:	83a01000 	movhi	r1, #0
 26c:	91a04084 	lslls	r4, r4, #1
 270:	96ef4074 	uxtbls	r4, r4
 274:	9204100e 	andls	r1, r4, #14
 278:	91a04224 	lsrls	r4, r4, #4
 27c:	93844010 	orrls	r4, r4, #16
 280:	ebffff5e 	bl	0 <_send_command>
 284:	e1a01004 	mov	r1, r4
 288:	e1a00005 	mov	r0, r5
 28c:	ebffff5b 	bl	0 <_send_command>
 290:	e1a01006 	mov	r1, r6
 294:	e1a00005 	mov	r0, r5
 298:	e8bd4070 	pop	{r4, r5, r6, lr}
 29c:	eaffff57 	b	0 <_send_command>
 2a0:	e3510008 	cmp	r1, #8
 2a4:	8affffe9 	bhi	250 <oled_set_cursor+0x24>
 2a8:	e38160b0 	orr	r6, r1, #176	; 0xb0
 2ac:	eaffffe8 	b	254 <oled_set_cursor+0x28>

000002b0 <oled_putc>:
 2b0:	e92d4010 	push	{r4, lr}
 2b4:	e1a04001 	mov	r4, r1
 2b8:	e2411020 	sub	r1, r1, #32
 2bc:	e351005f 	cmp	r1, #95	; 0x5f
 2c0:	96ef3071 	uxtbls	r3, r1
 2c4:	93001000 	movwls	r1, #0
 2c8:	93401000 	movtls	r1, #0
 2cc:	83001000 	movwhi	r1, #0
 2d0:	91a02183 	lslls	r2, r3, #3
 2d4:	90423003 	subls	r3, r2, r3
 2d8:	e3a02007 	mov	r2, #7
 2dc:	90811003 	addls	r1, r1, r3
 2e0:	83401000 	movthi	r1, #0
 2e4:	ebffff75 	bl	c0 <_send_data>
 2e8:	e1a00004 	mov	r0, r4
 2ec:	e8bd8010 	pop	{r4, pc}

000002f0 <oled_puts>:
 2f0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 2f4:	e1a04001 	mov	r4, r1
 2f8:	e4d43001 	ldrb	r3, [r4], #1
 2fc:	e3530000 	cmp	r3, #0
 300:	0a000014 	beq	358 <oled_puts+0x68>
 304:	e3007000 	movw	r7, #0
 308:	e1a05000 	mov	r5, r0
 30c:	e3407000 	movt	r7, #0
 310:	e3a08000 	mov	r8, #0
 314:	e1a06007 	mov	r6, r7
 318:	e2433020 	sub	r3, r3, #32
 31c:	e1a01006 	mov	r1, r6
 320:	e6ef2073 	uxtb	r2, r3
 324:	e353005f 	cmp	r3, #95	; 0x5f
 328:	e1a00005 	mov	r0, r5
 32c:	e2888001 	add	r8, r8, #1
 330:	e1a03182 	lsl	r3, r2, #3
 334:	90431002 	subls	r1, r3, r2
 338:	e3a02007 	mov	r2, #7
 33c:	90871001 	addls	r1, r7, r1
 340:	ebffff5e 	bl	c0 <_send_data>
 344:	e4d43001 	ldrb	r3, [r4], #1
 348:	e3530000 	cmp	r3, #0
 34c:	1afffff1 	bne	318 <oled_puts+0x28>
 350:	e1a00008 	mov	r0, r8
 354:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 358:	e1a08003 	mov	r8, r3
 35c:	e1a00008 	mov	r0, r8
 360:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

00000364 <oled_write>:
 364:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 368:	e1a09001 	mov	r9, r1
 36c:	e4d93001 	ldrb	r3, [r9], #1
 370:	e3530000 	cmp	r3, #0
 374:	08bd87f0 	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
 378:	e3520000 	cmp	r2, #0
 37c:	08bd87f0 	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
 380:	e3008000 	movw	r8, #0
 384:	e1a04002 	mov	r4, r2
 388:	e3408000 	movt	r8, #0
 38c:	e1a06000 	mov	r6, r0
 390:	e1a05001 	mov	r5, r1
 394:	e1a07008 	mov	r7, r8
 398:	e2433020 	sub	r3, r3, #32
 39c:	e1a01007 	mov	r1, r7
 3a0:	e6ef2073 	uxtb	r2, r3
 3a4:	e353005f 	cmp	r3, #95	; 0x5f
 3a8:	e1a00006 	mov	r0, r6
 3ac:	e1a03182 	lsl	r3, r2, #3
 3b0:	90431002 	subls	r1, r3, r2
 3b4:	e3a02007 	mov	r2, #7
 3b8:	90881001 	addls	r1, r8, r1
 3bc:	ebffff3f 	bl	c0 <_send_data>
 3c0:	e4d93001 	ldrb	r3, [r9], #1
 3c4:	e3530000 	cmp	r3, #0
 3c8:	e269c001 	rsb	ip, r9, #1
 3cc:	e08cc004 	add	ip, ip, r4
 3d0:	08bd87f0 	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
 3d4:	e175000c 	cmn	r5, ip
 3d8:	1affffee 	bne	398 <oled_write+0x34>
 3dc:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

000003e0 <oled_printf>:
 3e0:	e92d000e 	push	{r1, r2, r3}
 3e4:	e3a01016 	mov	r1, #22
 3e8:	e92d4030 	push	{r4, r5, lr}
 3ec:	e24dd020 	sub	sp, sp, #32
 3f0:	e28d3030 	add	r3, sp, #48	; 0x30
 3f4:	e1a05000 	mov	r5, r0
 3f8:	e59d202c 	ldr	r2, [sp, #44]	; 0x2c
 3fc:	e28d0008 	add	r0, sp, #8
 400:	e58d3004 	str	r3, [sp, #4]
 404:	ebfffffe 	bl	0 <vsnprintf>
 408:	e1a04000 	mov	r4, r0
 40c:	e1a02000 	mov	r2, r0
 410:	e28d1008 	add	r1, sp, #8
 414:	e1a00005 	mov	r0, r5
 418:	ebfffffe 	bl	364 <oled_write>
 41c:	e1a00004 	mov	r0, r4
 420:	e28dd020 	add	sp, sp, #32
 424:	e8bd4030 	pop	{r4, r5, lr}
 428:	e28dd00c 	add	sp, sp, #12
 42c:	e12fff1e 	bx	lr

00000430 <oled_clear_line>:
 430:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 434:	e6ef7071 	uxtb	r7, r1
 438:	e3005000 	movw	r5, #0
 43c:	e1a01007 	mov	r1, r7
 440:	e3405000 	movt	r5, #0
 444:	e3a02000 	mov	r2, #0
 448:	e3a04015 	mov	r4, #21
 44c:	e1a06000 	mov	r6, r0
 450:	ebfffffe 	bl	22c <oled_set_cursor>
 454:	e3a02007 	mov	r2, #7
 458:	e1a01005 	mov	r1, r5
 45c:	e1a00006 	mov	r0, r6
 460:	ebffff16 	bl	c0 <_send_data>
 464:	e2544001 	subs	r4, r4, #1
 468:	1afffff9 	bne	454 <oled_clear_line+0x24>
 46c:	e1a02004 	mov	r2, r4
 470:	e1a01007 	mov	r1, r7
 474:	e1a00006 	mov	r0, r6
 478:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
 47c:	eafffffe 	b	22c <oled_set_cursor>

00000480 <oled_status>:
 480:	e5d03001 	ldrb	r3, [r0, #1]
 484:	e92d4070 	push	{r4, r5, r6, lr}
 488:	e3530000 	cmp	r3, #0
 48c:	e1a04000 	mov	r4, r0
 490:	e1a05001 	mov	r5, r1
 494:	0a000008 	beq	4bc <oled_status+0x3c>
 498:	e3530001 	cmp	r3, #1
 49c:	1a000001 	bne	4a8 <oled_status+0x28>
 4a0:	e3a01003 	mov	r1, #3
 4a4:	ebfffffe 	bl	430 <oled_clear_line>
 4a8:	e1a01005 	mov	r1, r5
 4ac:	e1a00004 	mov	r0, r4
 4b0:	e3a02015 	mov	r2, #21
 4b4:	e8bd4070 	pop	{r4, r5, r6, lr}
 4b8:	eafffffe 	b	364 <oled_write>
 4bc:	e3a01007 	mov	r1, #7
 4c0:	ebfffffe 	bl	430 <oled_clear_line>
 4c4:	eafffff7 	b	4a8 <oled_status+0x28>

000004c8 <oled_start>:
 4c8:	e5d03000 	ldrb	r3, [r0]
 4cc:	e92d4070 	push	{r4, r5, r6, lr}
 4d0:	e3530000 	cmp	r3, #0
 4d4:	e1a04000 	mov	r4, r0
 4d8:	0a00006d 	beq	694 <oled_start+0x1cc>
 4dc:	e3530001 	cmp	r3, #1
 4e0:	1a000069 	bne	68c <oled_start+0x1c4>
 4e4:	e5903008 	ldr	r3, [r0, #8]
 4e8:	e3530000 	cmp	r3, #0
 4ec:	0a00008a 	beq	71c <oled_start+0x254>
 4f0:	e3a02c12 	mov	r2, #4608	; 0x1200
 4f4:	e340207a 	movt	r2, #122	; 0x7a
 4f8:	e1530002 	cmp	r3, r2
 4fc:	e5d43004 	ldrb	r3, [r4, #4]
 500:	85802008 	strhi	r2, [r0, #8]
 504:	e3530001 	cmp	r3, #1
 508:	9a000089 	bls	734 <oled_start+0x26c>
 50c:	e3a03002 	mov	r3, #2
 510:	e5c43004 	strb	r3, [r4, #4]
 514:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
 518:	e5940008 	ldr	r0, [r4, #8]
 51c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
 520:	e1c400bc 	strh	r0, [r4, #12]
 524:	e3a05000 	mov	r5, #0
 528:	e3a01001 	mov	r1, #1
 52c:	e3435f20 	movt	r5, #16160	; 0x3f20
 530:	e3a0000d 	mov	r0, #13
 534:	e3a06a02 	mov	r6, #8192	; 0x2000
 538:	ebfffffe 	bl	0 <lib_bcm2835_gpio_fsel>
 53c:	e585601c 	str	r6, [r5, #28]
 540:	e3a01001 	mov	r1, #1
 544:	e3a0001a 	mov	r0, #26
 548:	ebfffffe 	bl	0 <lib_bcm2835_gpio_fsel>
 54c:	e5d43002 	ldrb	r3, [r4, #2]
 550:	e3530000 	cmp	r3, #0
 554:	0a00005d 	beq	6d0 <oled_start+0x208>
 558:	e585601c 	str	r6, [r5, #28]
 55c:	e3a00ffa 	mov	r0, #1000	; 0x3e8
 560:	ebfffffe 	bl	0 <udelay>
 564:	e5856028 	str	r6, [r5, #40]	; 0x28
 568:	e3020710 	movw	r0, #10000	; 0x2710
 56c:	ebfffffe 	bl	0 <udelay>
 570:	e585601c 	str	r6, [r5, #28]
 574:	e3020710 	movw	r0, #10000	; 0x2710
 578:	ebfffffe 	bl	0 <udelay>
 57c:	e5d43001 	ldrb	r3, [r4, #1]
 580:	e3530000 	cmp	r3, #0
 584:	1a000054 	bne	6dc <oled_start+0x214>
 588:	e59f51c0 	ldr	r5, [pc, #448]	; 750 <oled_start+0x288>
 58c:	e3a010ae 	mov	r1, #174	; 0xae
 590:	e2856017 	add	r6, r5, #23
 594:	ea000000 	b	59c <oled_start+0xd4>
 598:	e5f51001 	ldrb	r1, [r5, #1]!
 59c:	e1a00004 	mov	r0, r4
 5a0:	ebfffe96 	bl	0 <_send_command>
 5a4:	e1560005 	cmp	r6, r5
 5a8:	1afffffa 	bne	598 <oled_start+0xd0>
 5ac:	e59f21a0 	ldr	r2, [pc, #416]	; 754 <oled_start+0x28c>
 5b0:	e3a00000 	mov	r0, #0
 5b4:	e1a01000 	mov	r1, r0
 5b8:	e300c401 	movw	ip, #1025	; 0x401
 5bc:	f5d2f000 	pld	[r2]
 5c0:	e2803020 	add	r3, r0, #32
 5c4:	e5421028 	strb	r1, [r2, #-40]	; 0xffffffd8
 5c8:	e3530b01 	cmp	r3, #1024	; 0x400
 5cc:	e5421027 	strb	r1, [r2, #-39]	; 0xffffffd9
 5d0:	e1a00003 	mov	r0, r3
 5d4:	e5421026 	strb	r1, [r2, #-38]	; 0xffffffda
 5d8:	e2822020 	add	r2, r2, #32
 5dc:	e5421045 	strb	r1, [r2, #-69]	; 0xffffffbb
 5e0:	e5421044 	strb	r1, [r2, #-68]	; 0xffffffbc
 5e4:	e5421043 	strb	r1, [r2, #-67]	; 0xffffffbd
 5e8:	e5421042 	strb	r1, [r2, #-66]	; 0xffffffbe
 5ec:	e5421041 	strb	r1, [r2, #-65]	; 0xffffffbf
 5f0:	e5421040 	strb	r1, [r2, #-64]	; 0xffffffc0
 5f4:	e542103f 	strb	r1, [r2, #-63]	; 0xffffffc1
 5f8:	e542103e 	strb	r1, [r2, #-62]	; 0xffffffc2
 5fc:	e542103d 	strb	r1, [r2, #-61]	; 0xffffffc3
 600:	e542103c 	strb	r1, [r2, #-60]	; 0xffffffc4
 604:	e542103b 	strb	r1, [r2, #-59]	; 0xffffffc5
 608:	e542103a 	strb	r1, [r2, #-58]	; 0xffffffc6
 60c:	e5421039 	strb	r1, [r2, #-57]	; 0xffffffc7
 610:	e5421038 	strb	r1, [r2, #-56]	; 0xffffffc8
 614:	e5421037 	strb	r1, [r2, #-55]	; 0xffffffc9
 618:	e5421036 	strb	r1, [r2, #-54]	; 0xffffffca
 61c:	e5421035 	strb	r1, [r2, #-53]	; 0xffffffcb
 620:	e5421034 	strb	r1, [r2, #-52]	; 0xffffffcc
 624:	e5421033 	strb	r1, [r2, #-51]	; 0xffffffcd
 628:	e5421032 	strb	r1, [r2, #-50]	; 0xffffffce
 62c:	e5421031 	strb	r1, [r2, #-49]	; 0xffffffcf
 630:	e5421030 	strb	r1, [r2, #-48]	; 0xffffffd0
 634:	e542102f 	strb	r1, [r2, #-47]	; 0xffffffd1
 638:	e542102e 	strb	r1, [r2, #-46]	; 0xffffffd2
 63c:	e542102d 	strb	r1, [r2, #-45]	; 0xffffffd3
 640:	e542102c 	strb	r1, [r2, #-44]	; 0xffffffd4
 644:	e542102b 	strb	r1, [r2, #-43]	; 0xffffffd5
 648:	e542102a 	strb	r1, [r2, #-42]	; 0xffffffd6
 64c:	e04c3003 	sub	r3, ip, r3
 650:	e5421029 	strb	r1, [r2, #-41]	; 0xffffffd7
 654:	1affffd8 	bne	5bc <oled_start+0xf4>
 658:	e59f20f8 	ldr	r2, [pc, #248]	; 758 <oled_start+0x290>
 65c:	e3a01000 	mov	r1, #0
 660:	e4c21001 	strb	r1, [r2], #1
 664:	e2533001 	subs	r3, r3, #1
 668:	1afffffc 	bne	660 <oled_start+0x198>
 66c:	e3003000 	movw	r3, #0
 670:	e1a00004 	mov	r0, r4
 674:	e3403000 	movt	r3, #0
 678:	e3a02040 	mov	r2, #64	; 0x40
 67c:	e5c32000 	strb	r2, [r3]
 680:	ebfffffe 	bl	178 <oled_clear>
 684:	e3a00001 	mov	r0, #1
 688:	e8bd8070 	pop	{r4, r5, r6, pc}
 68c:	e3a00000 	mov	r0, #0
 690:	e8bd8070 	pop	{r4, r5, r6, pc}
 694:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
 698:	e5d43003 	ldrb	r3, [r4, #3]
 69c:	e3a02901 	mov	r2, #16384	; 0x4000
 6a0:	e3432f80 	movt	r2, #16256	; 0x3f80
 6a4:	e3a00d6a 	mov	r0, #6784	; 0x1a80
 6a8:	e3400006 	movt	r0, #6
 6ac:	e3530000 	cmp	r3, #0
 6b0:	03a0303c 	moveq	r3, #60	; 0x3c
 6b4:	05c43003 	strbeq	r3, [r4, #3]
 6b8:	e582300c 	str	r3, [r2, #12]
 6bc:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 6c0:	e5d40003 	ldrb	r0, [r4, #3]
 6c4:	ebfffffe 	bl	0 <i2c_is_connected>
 6c8:	e3500000 	cmp	r0, #0
 6cc:	0affffee 	beq	68c <oled_start+0x1c4>
 6d0:	e5d43001 	ldrb	r3, [r4, #1]
 6d4:	e3530000 	cmp	r3, #0
 6d8:	0affffaa 	beq	588 <oled_start+0xc0>
 6dc:	e3530001 	cmp	r3, #1
 6e0:	1affffe9 	bne	68c <oled_start+0x1c4>
 6e4:	e3005000 	movw	r5, #0
 6e8:	e3a010ae 	mov	r1, #174	; 0xae
 6ec:	e3405000 	movt	r5, #0
 6f0:	e1a00004 	mov	r0, r4
 6f4:	e2856017 	add	r6, r5, #23
 6f8:	ebfffe40 	bl	0 <_send_command>
 6fc:	e1560005 	cmp	r6, r5
 700:	0affffa9 	beq	5ac <oled_start+0xe4>
 704:	e5f51001 	ldrb	r1, [r5, #1]!
 708:	e1a00004 	mov	r0, r4
 70c:	ebfffe3b 	bl	0 <_send_command>
 710:	e1560005 	cmp	r6, r5
 714:	1afffffa 	bne	704 <oled_start+0x23c>
 718:	eaffffa3 	b	5ac <oled_start+0xe4>
 71c:	e3043240 	movw	r3, #16960	; 0x4240
 720:	e340300f 	movt	r3, #15
 724:	e5803008 	str	r3, [r0, #8]
 728:	e5d43004 	ldrb	r3, [r4, #4]
 72c:	e3530001 	cmp	r3, #1
 730:	8affff75 	bhi	50c <oled_start+0x44>
 734:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
 738:	e5941008 	ldr	r1, [r4, #8]
 73c:	e30b0280 	movw	r0, #45696	; 0xb280
 740:	e3400ee6 	movt	r0, #3814	; 0xee6
 744:	ebfffffe 	bl	0 <__aeabi_uidiv>
 748:	e1c400bc 	strh	r0, [r4, #12]
 74c:	eaffff74 	b	524 <oled_start+0x5c>
 750:	00000018 	andeq	r0, r0, r8, lsl r0
 754:	00000028 	andeq	r0, r0, r8, lsr #32
 758:	00000400 	andeq	r0, r0, r0, lsl #8

Disassembly of section .data:

00000000 <oled_font>:
   0:	00000040 	andeq	r0, r0, r0, asr #32
   4:	40000000 	andmi	r0, r0, r0
   8:	005f0000 	subseq	r0, pc, r0
   c:	00400000 	subeq	r0, r0, r0
  10:	00070007 	andeq	r0, r7, r7
  14:	7f144000 	svcvc	0x00144000
  18:	00147f14 	andseq	r7, r4, r4, lsl pc
  1c:	7f2a2440 	svcvc	0x002a2440
  20:	4000122a 	andmi	r1, r0, sl, lsr #4
  24:	64081323 	strvs	r1, [r8], #-803	; 0xfffffcdd
  28:	36400062 	strbcc	r0, [r0], -r2, rrx
  2c:	50205649 	eorpl	r5, r0, r9, asr #12
  30:	08004000 	stmdaeq	r0, {lr}
  34:	00000307 	andeq	r0, r0, r7, lsl #6
  38:	221c0040 	andscs	r0, ip, #64	; 0x40
  3c:	40000041 	andmi	r0, r0, r1, asr #32
  40:	1c224100 	stfnes	f4, [r2], #-0
  44:	2a400000 	bcs	100004c <oled_start+0xfffb84>
  48:	2a1c7f1c 	bcs	71fcc0 <oled_start+0x71f7f8>
  4c:	08084000 	stmdaeq	r8, {lr}
  50:	0008083e 	andeq	r0, r8, lr, lsr r8
  54:	70800040 	addvc	r0, r0, r0, asr #32
  58:	40000030 	andmi	r0, r0, r0, lsr r0
  5c:	08080808 	stmdaeq	r8, {r3, fp}
  60:	00400008 	subeq	r0, r0, r8
  64:	00606000 	rsbeq	r6, r0, r0
  68:	10204000 	eorne	r4, r0, r0
  6c:	00020408 	andeq	r0, r2, r8, lsl #8
  70:	49513e40 	ldmdbmi	r1, {r6, r9, sl, fp, ip, sp}^
  74:	40003e45 	andmi	r3, r0, r5, asr #28
  78:	407f4200 	rsbsmi	r4, pc, r0, lsl #4
  7c:	72400000 	subvc	r0, r0, #0
  80:	46494949 	strbmi	r4, [r9], -r9, asr #18
  84:	41214000 			; <UNDEFINED> instruction: 0x41214000
  88:	00334d49 	eorseq	r4, r3, r9, asr #26
  8c:	12141840 	andsne	r1, r4, #64, 16	; 0x400000
  90:	4000107f 	andmi	r1, r0, pc, ror r0
  94:	45454527 	strbmi	r4, [r5, #-1319]	; 0xfffffad9
  98:	3c400039 	mcrrcc	0, 3, r0, r0, cr9
  9c:	3149494a 	cmpcc	r9, sl, asr #18
  a0:	21414000 	mrscs	r4, (UNDEF: 65)
  a4:	00070911 	andeq	r0, r7, r1, lsl r9
  a8:	49493640 	stmdbmi	r9, {r6, r9, sl, ip, sp}^
  ac:	40003649 	andmi	r3, r0, r9, asr #12
  b0:	29494946 	stmdbcs	r9, {r1, r2, r6, r8, fp, lr}^
  b4:	0040001e 	subeq	r0, r0, lr, lsl r0
  b8:	00001400 	andeq	r1, r0, r0, lsl #8
  bc:	40004000 	andmi	r4, r0, r0
  c0:	00000034 	andeq	r0, r0, r4, lsr r0
  c4:	14080040 	strne	r0, [r8], #-64	; 0xffffffc0
  c8:	40004122 	andmi	r4, r0, r2, lsr #2
  cc:	14141414 	ldrne	r1, [r4], #-1044	; 0xfffffbec
  d0:	00400014 	subeq	r0, r0, r4, lsl r0
  d4:	08142241 	ldmdaeq	r4, {r0, r6, r9, sp}
  d8:	01024000 	mrseq	r4, (UNDEF: 2)
  dc:	00060959 	andeq	r0, r6, r9, asr r9
  e0:	5d413e40 	stclpl	14, cr3, [r1, #-256]	; 0xffffff00
  e4:	40004e59 	andmi	r4, r0, r9, asr lr
  e8:	1211127c 	andsne	r1, r1, #124, 4	; 0xc0000007
  ec:	7f40007c 	svcvc	0x0040007c
  f0:	36494949 	strbcc	r4, [r9], -r9, asr #18
  f4:	413e4000 	teqmi	lr, r0
  f8:	00224141 	eoreq	r4, r2, r1, asr #2
  fc:	41417f40 	cmpmi	r1, r0, asr #30
 100:	40003e41 	andmi	r3, r0, r1, asr #28
 104:	4949497f 	stmdbmi	r9, {r0, r1, r2, r3, r4, r5, r6, r8, fp, lr}^
 108:	7f400041 	svcvc	0x00400041
 10c:	01090909 	tsteq	r9, r9, lsl #18
 110:	413e4000 	teqmi	lr, r0
 114:	00735141 	rsbseq	r5, r3, r1, asr #2
 118:	08087f40 	stmdaeq	r8, {r6, r8, r9, sl, fp, ip, sp, lr}
 11c:	40007f08 	andmi	r7, r0, r8, lsl #30
 120:	417f4100 	cmnmi	pc, r0, lsl #2
 124:	20400000 	subcs	r0, r0, r0
 128:	013f4140 	teqeq	pc, r0, asr #2
 12c:	087f4000 	ldmdaeq	pc!, {lr}^	; <UNPREDICTABLE>
 130:	00412214 	subeq	r2, r1, r4, lsl r2
 134:	40407f40 	submi	r7, r0, r0, asr #30
 138:	40004040 	andmi	r4, r0, r0, asr #32
 13c:	021c027f 	andseq	r0, ip, #-268435449	; 0xf0000007
 140:	7f40007f 	svcvc	0x0040007f
 144:	7f100804 	svcvc	0x00100804
 148:	413e4000 	teqmi	lr, r0
 14c:	003e4141 	eorseq	r4, lr, r1, asr #2
 150:	09097f40 	stmdbeq	r9, {r6, r8, r9, sl, fp, ip, sp, lr}
 154:	40000609 	andmi	r0, r0, r9, lsl #12
 158:	2151413e 	cmpcs	r1, lr, lsr r1
 15c:	7f40005e 	svcvc	0x0040005e
 160:	46291909 	strtmi	r1, [r9], -r9, lsl #18
 164:	49264000 	stmdbmi	r6!, {lr}
 168:	00324949 	eorseq	r4, r2, r9, asr #18
 16c:	7f010340 	svcvc	0x00010340
 170:	40000301 	andmi	r0, r0, r1, lsl #6
 174:	4040403f 	submi	r4, r0, pc, lsr r0
 178:	1f40003f 	svcne	0x0040003f
 17c:	1f204020 	svcne	0x00204020
 180:	403f4000 	eorsmi	r4, pc, r0
 184:	003f4038 	eorseq	r4, pc, r8, lsr r0	; <UNPREDICTABLE>
 188:	08146340 	ldmdaeq	r4, {r6, r8, r9, sp, lr}
 18c:	40006314 	andmi	r6, r0, r4, lsl r3
 190:	04780403 	ldrbteq	r0, [r8], #-1027	; 0xfffffbfd
 194:	61400003 	cmpvs	r0, r3
 198:	434d4959 	movtmi	r4, #55641	; 0xd959
 19c:	7f004000 	svcvc	0x00004000
 1a0:	00414141 	subeq	r4, r1, r1, asr #2
 1a4:	08040240 	stmdaeq	r4, {r6, r9}
 1a8:	40002010 	andmi	r2, r0, r0, lsl r0
 1ac:	41414100 	mrsmi	r4, (UNDEF: 81)
 1b0:	0440007f 	strbeq	r0, [r0], #-127	; 0xffffff81
 1b4:	04020102 	streq	r0, [r2], #-258	; 0xfffffefe
 1b8:	40404000 	submi	r4, r0, r0
 1bc:	00404040 	subeq	r4, r0, r0, asr #32
 1c0:	07030040 	streq	r0, [r3, -r0, asr #32]
 1c4:	40000008 	andmi	r0, r0, r8
 1c8:	78545420 	ldmdavc	r4, {r5, sl, ip, lr}^
 1cc:	7f400040 	svcvc	0x00400040
 1d0:	38444428 	stmdacc	r4, {r3, r5, sl, lr}^
 1d4:	44384000 	ldrtmi	r4, [r8], #-0
 1d8:	00284444 	eoreq	r4, r8, r4, asr #8
 1dc:	44443840 	strbmi	r3, [r4], #-2112	; 0xfffff7c0
 1e0:	40007f28 	andmi	r7, r0, r8, lsr #30
 1e4:	54545438 	ldrbpl	r5, [r4], #-1080	; 0xfffffbc8
 1e8:	00400018 	subeq	r0, r0, r8, lsl r0
 1ec:	02097e08 	andeq	r7, r9, #8, 28	; 0x80
 1f0:	a4184000 	ldrge	r4, [r8], #-0
 1f4:	00789ca4 	rsbseq	r9, r8, r4, lsr #25
 1f8:	04087f40 	streq	r7, [r8], #-3904	; 0xfffff0c0
 1fc:	40007804 	andmi	r7, r0, r4, lsl #16
 200:	407d4400 	rsbsmi	r4, sp, r0, lsl #8
 204:	20400000 	subcs	r0, r0, r0
 208:	003d4040 	eorseq	r4, sp, r0, asr #32
 20c:	107f4000 	rsbsne	r4, pc, r0
 210:	00004428 	andeq	r4, r0, r8, lsr #8
 214:	7f410040 	svcvc	0x00410040
 218:	40000040 	andmi	r0, r0, r0, asr #32
 21c:	0478047c 	ldrbteq	r0, [r8], #-1148	; 0xfffffb84
 220:	7c400078 	mcrrvc	0, 7, r0, r0, cr8
 224:	78040408 	stmdavc	r4, {r3, sl}
 228:	44384000 	ldrtmi	r4, [r8], #-0
 22c:	00384444 	eorseq	r4, r8, r4, asr #8
 230:	2418fc40 	ldrcs	pc, [r8], #-3136	; 0xfffff3c0
 234:	40001824 	andmi	r1, r0, r4, lsr #16
 238:	18242418 	stmdane	r4!, {r3, r4, sl, sp}
 23c:	7c4000fc 	mcrrvc	0, 15, r0, r0, cr12
 240:	08040408 	stmdaeq	r4, {r3, sl}
 244:	54484000 	strbpl	r4, [r8], #-0
 248:	00245454 	eoreq	r5, r4, r4, asr r4
 24c:	3f040440 	svccc	0x00040440
 250:	40002444 	andmi	r2, r0, r4, asr #8
 254:	2040403c 	subcs	r4, r0, ip, lsr r0
 258:	1c40007c 	mcrrne	0, 7, r0, r0, cr12
 25c:	1c204020 	stcne	0, cr4, [r0], #-128	; 0xffffff80
 260:	403c4000 	eorsmi	r4, ip, r0
 264:	003c4030 	eorseq	r4, ip, r0, lsr r0
 268:	10284440 	eorne	r4, r8, r0, asr #8
 26c:	40004428 	andmi	r4, r0, r8, lsr #8
 270:	9090904c 	addsls	r9, r0, ip, asr #32
 274:	4440007c 	strbmi	r0, [r0], #-124	; 0xffffff84
 278:	444c5464 	strbmi	r5, [ip], #-1124	; 0xfffffb9c
 27c:	08004000 	stmdaeq	r0, {lr}
 280:	00004136 	andeq	r4, r0, r6, lsr r1
 284:	77000040 	strvc	r0, [r0, -r0, asr #32]
 288:	40000000 	andmi	r0, r0, r0
 28c:	08364100 	ldmdaeq	r6!, {r8, lr}
 290:	02400000 	subeq	r0, r0, #0
 294:	02040201 	andeq	r0, r4, #268435456	; 0x10000000
 298:	263c4000 	ldrtcs	r4, [ip], -r0
 29c:	003c2623 	eorseq	r2, ip, r3, lsr #12

Disassembly of section .bss:

00000000 <clear_buffer>:
	...

Disassembly of section .rodata:

00000000 <oled_128x32_init>:
   0:	a880d5ae 	stmge	r0, {r1, r2, r3, r5, r7, r8, sl, ip, lr, pc}
   4:	4000d31f 	andmi	sp, r0, pc, lsl r3
   8:	0020148d 	eoreq	r1, r0, sp, lsl #9
   c:	02dac8a1 	sbcseq	ip, sl, #10551296	; 0xa10000
  10:	f1d97f81 			; <UNDEFINED> instruction: 0xf1d97f81
  14:	afa640db 	svcge	0x00a640db

00000018 <oled_128x64_init>:
  18:	a880d5ae 	stmge	r0, {r1, r2, r3, r5, r7, r8, sl, ip, lr, pc}
  1c:	4000d33f 	andmi	sp, r0, pc, lsr r3
  20:	0020148d 	eoreq	r1, r0, sp, lsl #9
  24:	12dac8a1 	sbcsne	ip, sl, #10551296	; 0xa10000
  28:	f1d97f81 			; <UNDEFINED> instruction: 0xf1d97f81
  2c:	afa640db 	svcge	0x00a640db

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


htu21d.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <get_raw_value>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	ebfffffe 	bl	0 <i2c_write>
   c:	e3a00de2 	mov	r0, #14464	; 0x3880
  10:	e3400001 	movt	r0, #1
  14:	ebfffffe 	bl	0 <udelay>
  18:	e3a01003 	mov	r1, #3
  1c:	e28d0004 	add	r0, sp, #4
  20:	ebfffffe 	bl	0 <lib_bcm2835_i2c_read>
  24:	e5dd2004 	ldrb	r2, [sp, #4]
  28:	e30f0ffc 	movw	r0, #65532	; 0xfffc
  2c:	e5dd3005 	ldrb	r3, [sp, #5]
  30:	e1833402 	orr	r3, r3, r2, lsl #8
  34:	e0000003 	and	r0, r0, r3
  38:	e28dd00c 	add	sp, sp, #12
  3c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

00000040 <htu21d_start>:
  40:	e92d4010 	push	{r4, lr}
  44:	e1a04000 	mov	r4, r0
  48:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
  4c:	e5d43001 	ldrb	r3, [r4, #1]
  50:	e5942004 	ldr	r2, [r4, #4]
  54:	e3530000 	cmp	r3, #0
  58:	03a03040 	moveq	r3, #64	; 0x40
  5c:	05c43001 	strbeq	r3, [r4, #1]
  60:	e3520000 	cmp	r2, #0
  64:	0a00000b 	beq	98 <htu21d_start+0x58>
  68:	e5d41008 	ldrb	r1, [r4, #8]
  6c:	e3a02901 	mov	r2, #16384	; 0x4000
  70:	e3432f80 	movt	r2, #16256	; 0x3f80
  74:	e3510000 	cmp	r1, #0
  78:	e582300c 	str	r3, [r2, #12]
  7c:	1a00000a 	bne	ac <htu21d_start+0x6c>
  80:	e30806a0 	movw	r0, #34464	; 0x86a0
  84:	e3400001 	movt	r0, #1
  88:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  8c:	e5d40001 	ldrb	r0, [r4, #1]
  90:	e8bd4010 	pop	{r4, lr}
  94:	eafffffe 	b	0 <i2c_is_connected>
  98:	e3a02901 	mov	r2, #16384	; 0x4000
  9c:	e3a01001 	mov	r1, #1
  a0:	e3432f80 	movt	r2, #16256	; 0x3f80
  a4:	e5c41008 	strb	r1, [r4, #8]
  a8:	e582300c 	str	r3, [r2, #12]
  ac:	e3a00d6a 	mov	r0, #6784	; 0x1a80
  b0:	e3400006 	movt	r0, #6
  b4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  b8:	e5d40001 	ldrb	r0, [r4, #1]
  bc:	e8bd4010 	pop	{r4, lr}
  c0:	eafffffe 	b	0 <i2c_is_connected>

000000c4 <htu21d_get_temperature>:
  c4:	e5d02008 	ldrb	r2, [r0, #8]
  c8:	e3a03901 	mov	r3, #16384	; 0x4000
  cc:	e92d4010 	push	{r4, lr}
  d0:	e3520000 	cmp	r2, #0
  d4:	e5d01001 	ldrb	r1, [r0, #1]
  d8:	13a00d6a 	movne	r0, #6784	; 0x1a80
  dc:	e3433f80 	movt	r3, #16256	; 0x3f80
  e0:	030806a0 	movweq	r0, #34464	; 0x86a0
  e4:	13400006 	movtne	r0, #6
  e8:	03400001 	movteq	r0, #1
  ec:	e583100c 	str	r1, [r3, #12]
  f0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  f4:	e3a000f3 	mov	r0, #243	; 0xf3
  f8:	ebffffc0 	bl	0 <get_raw_value>
  fc:	ee070a90 	vmov	s15, r0
 100:	eddf1b06 	vldr	d17, [pc, #24]	; 120 <htu21d_get_temperature+0x5c>
 104:	ed9f0b07 	vldr	d0, [pc, #28]	; 128 <htu21d_get_temperature+0x64>
 108:	eefb7ac8 	vcvt.f32.u32	s15, s15, #16
 10c:	eef70ae7 	vcvt.f64.f32	d16, s15
 110:	eea00ba1 	vfma.f64	d0, d16, d17
 114:	eeb70bc0 	vcvt.f32.f64	s0, d0
 118:	e8bd8010 	pop	{r4, pc}
 11c:	e320f000 	nop	{0}
 120:	3d70a3d7 	ldclcc	3, cr10, [r0, #-860]!	; 0xfffffca4
 124:	4065f70a 	rsbmi	pc, r5, sl, lsl #14
 128:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 12c:	c0476ccc 	subgt	r6, r7, ip, asr #25

00000130 <htu21d_get_humidity>:
 130:	e5d02008 	ldrb	r2, [r0, #8]
 134:	e3a03901 	mov	r3, #16384	; 0x4000
 138:	e92d4010 	push	{r4, lr}
 13c:	e3520000 	cmp	r2, #0
 140:	e5d01001 	ldrb	r1, [r0, #1]
 144:	13a00d6a 	movne	r0, #6784	; 0x1a80
 148:	e3433f80 	movt	r3, #16256	; 0x3f80
 14c:	030806a0 	movweq	r0, #34464	; 0x86a0
 150:	13400006 	movtne	r0, #6
 154:	03400001 	movteq	r0, #1
 158:	e583100c 	str	r1, [r3, #12]
 15c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 160:	e3a000f5 	mov	r0, #245	; 0xf5
 164:	ebffffa5 	bl	0 <get_raw_value>
 168:	ee070a90 	vmov	s15, r0
 16c:	eeb90b08 	vmov.f64	d0, #152	; 0xc0c00000 -6.0
 170:	eddf1b04 	vldr	d17, [pc, #16]	; 188 <htu21d_get_humidity+0x58>
 174:	eefb7ac8 	vcvt.f32.u32	s15, s15, #16
 178:	eef70ae7 	vcvt.f64.f32	d16, s15
 17c:	eea00ba1 	vfma.f64	d0, d16, d17
 180:	eeb70bc0 	vcvt.f32.f64	s0, d0
 184:	e8bd8010 	pop	{r4, pc}
 188:	00000000 	andeq	r0, r0, r0
 18c:	405f4000 	subsmi	r4, pc, r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


mcp4902.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mcp4902_start>:
   0:	e5903004 	ldr	r3, [r0, #4]
   4:	e92d4010 	push	{r4, lr}
   8:	e3530000 	cmp	r3, #0
   c:	e1a04000 	mov	r4, r0
  10:	1a00000d 	bne	4c <mcp4902_start+0x4c>
  14:	e30e31c0 	movw	r3, #57792	; 0xe1c0
  18:	e34030e4 	movt	r3, #228	; 0xe4
  1c:	e5803004 	str	r3, [r0, #4]
  20:	e5d43000 	ldrb	r3, [r4]
  24:	e3530001 	cmp	r3, #1
  28:	9a00000e 	bls	68 <mcp4902_start+0x68>
  2c:	e3a03002 	mov	r3, #2
  30:	e5c43000 	strb	r3, [r4]
  34:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
  38:	e5940004 	ldr	r0, [r4, #4]
  3c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
  40:	e1c400bc 	strh	r0, [r4, #12]
  44:	e3a00001 	mov	r0, #1
  48:	e8bd8010 	pop	{r4, pc}
  4c:	e3a02c2d 	mov	r2, #11520	; 0x2d00
  50:	e3402131 	movt	r2, #305	; 0x131
  54:	e1530002 	cmp	r3, r2
  58:	e5d43000 	ldrb	r3, [r4]
  5c:	85802004 	strhi	r2, [r0, #4]
  60:	e3530001 	cmp	r3, #1
  64:	8afffff0 	bhi	2c <mcp4902_start+0x2c>
  68:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
  6c:	e3a00001 	mov	r0, #1
  70:	e8bd8010 	pop	{r4, pc}

00000074 <mcp4902_write_a>:
  74:	e92d4070 	push	{r4, r5, r6, lr}
  78:	e5d05000 	ldrb	r5, [r0]
  7c:	e1a01201 	lsl	r1, r1, #4
  80:	e3550002 	cmp	r5, #2
  84:	e20140f0 	and	r4, r1, #240	; 0xf0
  88:	0a000010 	beq	d0 <mcp4902_write_a+0x5c>
  8c:	e5901004 	ldr	r1, [r0, #4]
  90:	e30b0280 	movw	r0, #45696	; 0xb280
  94:	e3400ee6 	movt	r0, #3814	; 0xee6
  98:	e2055003 	and	r5, r5, #3
  9c:	ebfffffe 	bl	0 <__aeabi_uidiv>
  a0:	e3a02901 	mov	r2, #16384	; 0x4000
  a4:	e30f3ffe 	movw	r3, #65534	; 0xfffe
  a8:	e3432f20 	movt	r2, #16160	; 0x3f20
  ac:	e0033000 	and	r3, r3, r0
  b0:	e1a00004 	mov	r0, r4
  b4:	e5823008 	str	r3, [r2, #8]
  b8:	e5923000 	ldr	r3, [r2]
  bc:	e3c33003 	bic	r3, r3, #3
  c0:	e1835005 	orr	r5, r3, r5
  c4:	e5825000 	str	r5, [r2]
  c8:	e8bd4070 	pop	{r4, r5, r6, lr}
  cc:	eafffffe 	b	0 <lib_bcm2835_spi_write>
  d0:	e1d000bc 	ldrh	r0, [r0, #12]
  d4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
  d8:	e1a00004 	mov	r0, r4
  dc:	e8bd4070 	pop	{r4, r5, r6, lr}
  e0:	eafffffe 	b	0 <lib_bcm2835_aux_spi_write>

000000e4 <mcp4902_write_b>:
  e4:	e92d4070 	push	{r4, r5, r6, lr}
  e8:	e5d05000 	ldrb	r5, [r0]
  ec:	e1a01201 	lsl	r1, r1, #4
  f0:	e3550002 	cmp	r5, #2
  f4:	e20140f0 	and	r4, r1, #240	; 0xf0
  f8:	0a000013 	beq	14c <mcp4902_write_b+0x68>
  fc:	e5901004 	ldr	r1, [r0, #4]
 100:	e30b0280 	movw	r0, #45696	; 0xb280
 104:	e3400ee6 	movt	r0, #3814	; 0xee6
 108:	e2055003 	and	r5, r5, #3
 10c:	ebfffffe 	bl	0 <__aeabi_uidiv>
 110:	e3a03901 	mov	r3, #16384	; 0x4000
 114:	e30f2ffe 	movw	r2, #65534	; 0xfffe
 118:	e3433f20 	movt	r3, #16160	; 0x3f20
 11c:	e0022000 	and	r2, r2, r0
 120:	e1a00004 	mov	r0, r4
 124:	e5832008 	str	r2, [r3, #8]
 128:	e5932000 	ldr	r2, [r3]
 12c:	e3c22003 	bic	r2, r2, #3
 130:	e1825005 	orr	r5, r2, r5
 134:	e5835000 	str	r5, [r3]
 138:	e5932000 	ldr	r2, [r3]
 13c:	e8bd4070 	pop	{r4, r5, r6, lr}
 140:	e3c2200c 	bic	r2, r2, #12
 144:	e5832000 	str	r2, [r3]
 148:	eafffffe 	b	0 <lib_bcm2835_spi_write>
 14c:	e1d000bc 	ldrh	r0, [r0, #12]
 150:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 154:	e1a00004 	mov	r0, r4
 158:	e8bd4070 	pop	{r4, r5, r6, lr}
 15c:	eafffffe 	b	0 <lib_bcm2835_aux_spi_write>

00000160 <mcp4902_write_ab>:
 160:	e92d4070 	push	{r4, r5, r6, lr}
 164:	e5d06000 	ldrb	r6, [r0]
 168:	e1a01201 	lsl	r1, r1, #4
 16c:	e3560002 	cmp	r6, #2
 170:	e20150f0 	and	r5, r1, #240	; 0xf0
 174:	e1a02202 	lsl	r2, r2, #4
 178:	e20240f0 	and	r4, r2, #240	; 0xf0
 17c:	0a000012 	beq	1cc <mcp4902_write_ab+0x6c>
 180:	e5901004 	ldr	r1, [r0, #4]
 184:	e30b0280 	movw	r0, #45696	; 0xb280
 188:	e3400ee6 	movt	r0, #3814	; 0xee6
 18c:	e2066003 	and	r6, r6, #3
 190:	ebfffffe 	bl	0 <__aeabi_uidiv>
 194:	e3a02901 	mov	r2, #16384	; 0x4000
 198:	e30f3ffe 	movw	r3, #65534	; 0xfffe
 19c:	e3432f20 	movt	r2, #16160	; 0x3f20
 1a0:	e0033000 	and	r3, r3, r0
 1a4:	e1a00005 	mov	r0, r5
 1a8:	e5823008 	str	r3, [r2, #8]
 1ac:	e5923000 	ldr	r3, [r2]
 1b0:	e3c33003 	bic	r3, r3, #3
 1b4:	e1836006 	orr	r6, r3, r6
 1b8:	e5826000 	str	r6, [r2]
 1bc:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 1c0:	e1a00004 	mov	r0, r4
 1c4:	e8bd4070 	pop	{r4, r5, r6, lr}
 1c8:	eafffffe 	b	0 <lib_bcm2835_spi_write>
 1cc:	e1d000bc 	ldrh	r0, [r0, #12]
 1d0:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 1d4:	e1a00005 	mov	r0, r5
 1d8:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_write>
 1dc:	e1a00004 	mov	r0, r4
 1e0:	e8bd4070 	pop	{r4, r5, r6, lr}
 1e4:	eafffffe 	b	0 <lib_bcm2835_aux_spi_write>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


mcp7941x.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mcp7941x_start>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a05000 	mov	r5, r0
   8:	e3004000 	movw	r4, #0
   c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
  10:	e3404000 	movt	r4, #0
  14:	e3550000 	cmp	r5, #0
  18:	e3a03901 	mov	r3, #16384	; 0x4000
  1c:	03a0206f 	moveq	r2, #111	; 0x6f
  20:	e3433f80 	movt	r3, #16256	; 0x3f80
  24:	11a02005 	movne	r2, r5
  28:	01a05002 	moveq	r5, r2
  2c:	e30806a0 	movw	r0, #34464	; 0x86a0
  30:	e5c45000 	strb	r5, [r4]
  34:	e3400001 	movt	r0, #1
  38:	e583200c 	str	r2, [r3, #12]
  3c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  40:	e5d40000 	ldrb	r0, [r4]
  44:	ebfffffe 	bl	0 <i2c_is_connected>
  48:	e2200001 	eor	r0, r0, #1
  4c:	e6ef0070 	uxtb	r0, r0
  50:	e8bd8070 	pop	{r4, r5, r6, pc}

00000054 <mcp7941x_get_date_time>:
  54:	e3003000 	movw	r3, #0
  58:	e3a02901 	mov	r2, #16384	; 0x4000
  5c:	e3403000 	movt	r3, #0
  60:	e92d4070 	push	{r4, r5, r6, lr}
  64:	e24dd008 	sub	sp, sp, #8
  68:	e3432f80 	movt	r2, #16256	; 0x3f80
  6c:	e1a04000 	mov	r4, r0
  70:	e5d33000 	ldrb	r3, [r3]
  74:	e3a05000 	mov	r5, #0
  78:	e58d5000 	str	r5, [sp]
  7c:	e30806a0 	movw	r0, #34464	; 0x86a0
  80:	e58d5003 	str	r5, [sp, #3]
  84:	e3400001 	movt	r0, #1
  88:	e582300c 	str	r3, [r2, #12]
  8c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  90:	e1a00005 	mov	r0, r5
  94:	ebfffffe 	bl	0 <i2c_write>
  98:	e1a0000d 	mov	r0, sp
  9c:	e3a01007 	mov	r1, #7
  a0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_read>
  a4:	e5dd2000 	ldrb	r2, [sp]
  a8:	e3a0300a 	mov	r3, #10
  ac:	e5dd0001 	ldrb	r0, [sp, #1]
  b0:	e5dd5002 	ldrb	r5, [sp, #2]
  b4:	e202c00f 	and	ip, r2, #15
  b8:	e7e22252 	ubfx	r2, r2, #4, #3
  bc:	e200e00f 	and	lr, r0, #15
  c0:	e7e20250 	ubfx	r0, r0, #4, #3
  c4:	e205600f 	and	r6, r5, #15
  c8:	e02cc293 	mla	ip, r3, r2, ip
  cc:	e020e093 	mla	r0, r3, r0, lr
  d0:	e5dd2005 	ldrb	r2, [sp, #5]
  d4:	e5dd1004 	ldrb	r1, [sp, #4]
  d8:	e5dde006 	ldrb	lr, [sp, #6]
  dc:	e5840004 	str	r0, [r4, #4]
  e0:	e202000f 	and	r0, r2, #15
  e4:	e7e02252 	ubfx	r2, r2, #4, #1
  e8:	e0220293 	mla	r2, r3, r2, r0
  ec:	e584c000 	str	ip, [r4]
  f0:	e201c00f 	and	ip, r1, #15
  f4:	e1a0022e 	lsr	r0, lr, #4
  f8:	e20ee00f 	and	lr, lr, #15
  fc:	e7e15255 	ubfx	r5, r5, #4, #2
 100:	e7e11251 	ubfx	r1, r1, #4, #2
 104:	e021c193 	mla	r1, r3, r1, ip
 108:	e0256593 	mla	r5, r3, r5, r6
 10c:	e103e083 	smlabb	r3, r3, r0, lr
 110:	e5dd0003 	ldrb	r0, [sp, #3]
 114:	e584100c 	str	r1, [r4, #12]
 118:	e5845008 	str	r5, [r4, #8]
 11c:	e2001007 	and	r1, r0, #7
 120:	e1c421f0 	strd	r2, [r4, #16]
 124:	e5841018 	str	r1, [r4, #24]
 128:	e28dd008 	add	sp, sp, #8
 12c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000130 <mcp7941x_set_date_time>:
 130:	e5901000 	ldr	r1, [r0]
 134:	e30ccccd 	movw	ip, #52429	; 0xcccd
 138:	e34ccccc 	movt	ip, #52428	; 0xcccc
 13c:	e3a0200a 	mov	r2, #10
 140:	e201107f 	and	r1, r1, #127	; 0x7f
 144:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
 148:	e24dd00c 	sub	sp, sp, #12
 14c:	e083419c 	umull	r4, r3, ip, r1
 150:	e5907010 	ldr	r7, [r0, #16]
 154:	e3065667 	movw	r5, #26215	; 0x6667
 158:	e1a031a3 	lsr	r3, r3, #3
 15c:	e0611392 	mls	r1, r2, r3, r1
 160:	e590e004 	ldr	lr, [r0, #4]
 164:	e0811203 	add	r1, r1, r3, lsl #4
 168:	e5908008 	ldr	r8, [r0, #8]
 16c:	e20ee07f 	and	lr, lr, #127	; 0x7f
 170:	e1e03c81 	mvn	r3, r1, lsl #25
 174:	e207101f 	and	r1, r7, #31
 178:	e5907018 	ldr	r7, [r0, #24]
 17c:	e208801f 	and	r8, r8, #31
 180:	e1e03ca3 	mvn	r3, r3, lsr #25
 184:	e5cd3001 	strb	r3, [sp, #1]
 188:	e2077007 	and	r7, r7, #7
 18c:	e0839e9c 	umull	r9, r3, ip, lr
 190:	e590400c 	ldr	r4, [r0, #12]
 194:	e3877008 	orr	r7, r7, #8
 198:	e1a031a3 	lsr	r3, r3, #3
 19c:	e5cd7004 	strb	r7, [sp, #4]
 1a0:	e204403f 	and	r4, r4, #63	; 0x3f
 1a4:	e087989c 	umull	r9, r7, ip, r8
 1a8:	e06ee392 	mls	lr, r2, r3, lr
 1ac:	e5906014 	ldr	r6, [r0, #20]
 1b0:	e08ee203 	add	lr, lr, r3, lsl #4
 1b4:	e1a031a7 	lsr	r3, r7, #3
 1b8:	e0678392 	mls	r7, r2, r3, r8
 1bc:	e3465666 	movt	r5, #26214	; 0x6666
 1c0:	e0877203 	add	r7, r7, r3, lsl #4
 1c4:	e088349c 	umull	r3, r8, ip, r4
 1c8:	e083c19c 	umull	ip, r3, ip, r1
 1cc:	e0c05695 	smull	r5, r0, r5, r6
 1d0:	e1a031a3 	lsr	r3, r3, #3
 1d4:	e3005000 	movw	r5, #0
 1d8:	e0611392 	mls	r1, r2, r3, r1
 1dc:	e1a0c1a8 	lsr	ip, r8, #3
 1e0:	e0813203 	add	r3, r1, r3, lsl #4
 1e4:	e1a01fc6 	asr	r1, r6, #31
 1e8:	e0610140 	rsb	r0, r1, r0, asr #2
 1ec:	e3a01000 	mov	r1, #0
 1f0:	e3405000 	movt	r5, #0
 1f4:	e0644c92 	mls	r4, r2, ip, r4
 1f8:	e5cde002 	strb	lr, [sp, #2]
 1fc:	e3a0e901 	mov	lr, #16384	; 0x4000
 200:	e0626092 	mls	r2, r2, r0, r6
 204:	e343ef80 	movt	lr, #16256	; 0x3f80
 208:	e5d55000 	ldrb	r5, [r5]
 20c:	e0822200 	add	r2, r2, r0, lsl #4
 210:	e30806a0 	movw	r0, #34464	; 0x86a0
 214:	e084420c 	add	r4, r4, ip, lsl #4
 218:	e5cd3006 	strb	r3, [sp, #6]
 21c:	e5cd2007 	strb	r2, [sp, #7]
 220:	e5cd1000 	strb	r1, [sp]
 224:	e5cd7003 	strb	r7, [sp, #3]
 228:	e5cd4005 	strb	r4, [sp, #5]
 22c:	e3400001 	movt	r0, #1
 230:	e58e500c 	str	r5, [lr, #12]
 234:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 238:	e3a01008 	mov	r1, #8
 23c:	e1a0000d 	mov	r0, sp
 240:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 244:	e28dd00c 	add	sp, sp, #12
 248:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}

Disassembly of section .data:

00000000 <i2c_mcp7941x_slave_address>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


ina219.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <ina219_configure>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e3510000 	cmp	r1, #0
   8:	e5ddc004 	ldrb	ip, [sp, #4]
   c:	e5d00001 	ldrb	r0, [r0, #1]
  10:	e183300c 	orr	r3, r3, ip
  14:	e1823003 	orr	r3, r2, r3
  18:	e200000f 	and	r0, r0, #15
  1c:	e5ddc008 	ldrb	ip, [sp, #8]
  20:	e1813003 	orr	r3, r1, r3
  24:	e183300c 	orr	r3, r3, ip
  28:	0a000026 	beq	c8 <ina219_configure+0xc8>
  2c:	e3510a02 	cmp	r1, #8192	; 0x2000
  30:	03a0e442 	moveq	lr, #1107296256	; 0x42000000
  34:	1a000004 	bne	4c <ina219_configure+0x4c>
  38:	e300c000 	movw	ip, #0
  3c:	e3a01014 	mov	r1, #20
  40:	e340c000 	movt	ip, #0
  44:	e021c091 	mla	r1, r1, r0, ip
  48:	e581e00c 	str	lr, [r1, #12]
  4c:	e3520b02 	cmp	r2, #2048	; 0x800
  50:	0a000022 	beq	e0 <ina219_configure+0xe0>
  54:	9a00000e 	bls	94 <ina219_configure+0x94>
  58:	e3520a01 	cmp	r2, #4096	; 0x1000
  5c:	0a00001c 	beq	d4 <ina219_configure+0xd4>
  60:	e3520b06 	cmp	r2, #6144	; 0x1800
  64:	1a000006 	bne	84 <ina219_configure+0x84>
  68:	e30dc70a 	movw	ip, #55050	; 0xd70a
  6c:	e343cea3 	movt	ip, #16035	; 0x3ea3
  70:	e3001000 	movw	r1, #0
  74:	e3a02014 	mov	r2, #20
  78:	e3401000 	movt	r1, #0
  7c:	e0201092 	mla	r0, r2, r0, r1
  80:	e580c008 	str	ip, [r0, #8]
  84:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
  88:	e1a01003 	mov	r1, r3
  8c:	e3a00000 	mov	r0, #0
  90:	eafffffe 	b	0 <i2c_write_reg_uint16>
  94:	e3520000 	cmp	r2, #0
  98:	1afffff9 	bne	84 <ina219_configure+0x84>
  9c:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
  a0:	e3002000 	movw	r2, #0
  a4:	e3402000 	movt	r2, #0
  a8:	e3a0c014 	mov	ip, #20
  ac:	e020209c 	mla	r0, ip, r0, r2
  b0:	e30d170a 	movw	r1, #55050	; 0xd70a
  b4:	e3431d23 	movt	r1, #15651	; 0x3d23
  b8:	e5801008 	str	r1, [r0, #8]
  bc:	e1a01003 	mov	r1, r3
  c0:	e3a00000 	mov	r0, #0
  c4:	eafffffe 	b	0 <i2c_write_reg_uint16>
  c8:	e3a0e000 	mov	lr, #0
  cc:	e344e180 	movt	lr, #16768	; 0x4180
  d0:	eaffffd8 	b	38 <ina219_configure+0x38>
  d4:	e30dc70a 	movw	ip, #55050	; 0xd70a
  d8:	e343ce23 	movt	ip, #15907	; 0x3e23
  dc:	eaffffe3 	b	70 <ina219_configure+0x70>
  e0:	e30dc70a 	movw	ip, #55050	; 0xd70a
  e4:	e343cda3 	movt	ip, #15779	; 0x3da3
  e8:	eaffffe0 	b	70 <ina219_configure+0x70>

000000ec <ina219_calibrate>:
  ec:	eddf7a33 	vldr	s15, [pc, #204]	; 1c0 <ina219_calibrate+0xd4>
  f0:	e3002000 	movw	r2, #0
  f4:	ed9f7a32 	vldr	s14, [pc, #200]	; 1c4 <ina219_calibrate+0xd8>
  f8:	e3a01014 	mov	r1, #20
  fc:	eec00aa7 	vdiv.f32	s1, s1, s15
 100:	e5d03001 	ldrb	r3, [r0, #1]
 104:	e3a00005 	mov	r0, #5
 108:	e3402000 	movt	r2, #0
 10c:	e203300f 	and	r3, r3, #15
 110:	e0212391 	mla	r1, r1, r3, r2
 114:	eddf2b25 	vldr	d18, [pc, #148]	; 1b0 <ina219_calibrate+0xc4>
 118:	ed810a04 	vstr	s0, [r1, #16]
 11c:	ee600a87 	vmul.f32	s1, s1, s14
 120:	eefc0ae0 	vcvt.u32.f32	s1, s1
 124:	ee101a90 	vmov	r1, s1
 128:	e6ff1071 	uxth	r1, r1
 12c:	ee001a90 	vmov	s1, r1
 130:	e3a01014 	mov	r1, #20
 134:	e0232391 	mla	r3, r1, r3, r2
 138:	eef80a60 	vcvt.f32.u32	s1, s1
 13c:	eec07a87 	vdiv.f32	s15, s1, s14
 140:	eef71ae7 	vcvt.f64.f32	d17, s15
 144:	ee817ba2 	vdiv.f64	d7, d17, d18
 148:	eddf2b18 	vldr	d18, [pc, #96]	; 1b0 <ina219_calibrate+0xc4>
 14c:	eddf1b19 	vldr	d17, [pc, #100]	; 1b8 <ina219_calibrate+0xcc>
 150:	eeb77bc7 	vcvt.f32.f64	s14, d7
 154:	eefd7ac7 	vcvt.s32.f32	s15, s14
 158:	eef87ae7 	vcvt.f32.s32	s15, s15
 15c:	ee776a67 	vsub.f32	s13, s14, s15
 160:	eef56ac0 	vcmpe.f32	s13, #0.0
 164:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 168:	cef77a00 	vmovgt.f32	s15, #112	; 0x3f800000  1.0
 16c:	ce777a27 	vaddgt.f32	s15, s14, s15
 170:	eeb37a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 174:	cefd7ae7 	vcvtgt.s32.f32	s15, s15
 178:	cef87ae7 	vcvtgt.f32.s32	s15, s15
 17c:	eef70ae7 	vcvt.f64.f32	d16, s15
 180:	ee600ba2 	vmul.f64	d16, d16, d18
 184:	eef77be0 	vcvt.f32.f64	s15, d16
 188:	ee270a80 	vmul.f32	s0, s15, s0
 18c:	ee277a87 	vmul.f32	s14, s15, s14
 190:	edc37a00 	vstr	s15, [r3]
 194:	eeb70ac0 	vcvt.f64.f32	d0, s0
 198:	ed837a01 	vstr	s14, [r3, #4]
 19c:	ee817b80 	vdiv.f64	d7, d17, d0
 1a0:	eebc7bc7 	vcvt.u32.f64	s14, d7
 1a4:	ee173a10 	vmov	r3, s14
 1a8:	e6ff1073 	uxth	r1, r3
 1ac:	eafffffe 	b	0 <i2c_write_reg_uint16>
 1b0:	eb1c432d 	bl	710e6c <ina219_get_lsb+0x710778>
 1b4:	3f1a36e2 	svccc	0x001a36e2
 1b8:	88e368f1 	stmiahi	r3!, {r0, r4, r5, r6, r7, fp, sp, lr}^
 1bc:	3fa4f8b5 	svccc	0x00a4f8b5
 1c0:	46fffe00 	ldrbtmi	pc, [pc], r0, lsl #28	; <UNPREDICTABLE>
 1c4:	4cbebc20 	ldcmi	12, cr11, [lr], #128	; 0x80

000001c8 <ina219_start>:
 1c8:	e92d4070 	push	{r4, r5, r6, lr}
 1cc:	e1a04000 	mov	r4, r0
 1d0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
 1d4:	e5d43001 	ldrb	r3, [r4, #1]
 1d8:	e5942004 	ldr	r2, [r4, #4]
 1dc:	e3530000 	cmp	r3, #0
 1e0:	03a03040 	moveq	r3, #64	; 0x40
 1e4:	05c43001 	strbeq	r3, [r4, #1]
 1e8:	e3520000 	cmp	r2, #0
 1ec:	0a000020 	beq	274 <ina219_start+0xac>
 1f0:	e5d41008 	ldrb	r1, [r4, #8]
 1f4:	e3a02901 	mov	r2, #16384	; 0x4000
 1f8:	e3432f80 	movt	r2, #16256	; 0x3f80
 1fc:	e3510000 	cmp	r1, #0
 200:	e582300c 	str	r3, [r2, #12]
 204:	1a00001f 	bne	288 <ina219_start+0xc0>
 208:	e30806a0 	movw	r0, #34464	; 0x86a0
 20c:	e3400001 	movt	r0, #1
 210:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 214:	e5d40001 	ldrb	r0, [r4, #1]
 218:	ebfffffe 	bl	0 <i2c_is_connected>
 21c:	e2505000 	subs	r5, r0, #0
 220:	0a000011 	beq	26c <ina219_start+0xa4>
 224:	e5d43001 	ldrb	r3, [r4, #1]
 228:	e3002000 	movw	r2, #0
 22c:	e3402000 	movt	r2, #0
 230:	e3a01014 	mov	r1, #20
 234:	e203300f 	and	r3, r3, #15
 238:	e3a00442 	mov	r0, #1107296256	; 0x42000000
 23c:	e0232391 	mla	r3, r1, r3, r2
 240:	e30d270a 	movw	r2, #55050	; 0xd70a
 244:	e3031c1f 	movw	r1, #15391	; 0x3c1f
 248:	e3432ea3 	movt	r2, #16035	; 0x3ea3
 24c:	e583000c 	str	r0, [r3, #12]
 250:	e3a00000 	mov	r0, #0
 254:	e5832008 	str	r2, [r3, #8]
 258:	ebfffffe 	bl	0 <i2c_write_reg_uint16>
 25c:	eef00a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 260:	e1a00004 	mov	r0, r4
 264:	ed9f0a0b 	vldr	s0, [pc, #44]	; 298 <ina219_start+0xd0>
 268:	ebfffffe 	bl	ec <ina219_calibrate>
 26c:	e1a00005 	mov	r0, r5
 270:	e8bd8070 	pop	{r4, r5, r6, pc}
 274:	e3a02901 	mov	r2, #16384	; 0x4000
 278:	e3a01001 	mov	r1, #1
 27c:	e3432f80 	movt	r2, #16256	; 0x3f80
 280:	e5c41008 	strb	r1, [r4, #8]
 284:	e582300c 	str	r3, [r2, #12]
 288:	e3a00d6a 	mov	r0, #6784	; 0x1a80
 28c:	e3400006 	movt	r0, #6
 290:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 294:	eaffffde 	b	214 <ina219_start+0x4c>
 298:	3dcccccd 	stclcc	12, cr12, [ip, #820]	; 0x334

0000029c <ina219_get_shunt_voltage_raw>:
 29c:	e5d02008 	ldrb	r2, [r0, #8]
 2a0:	e3a03901 	mov	r3, #16384	; 0x4000
 2a4:	e92d4010 	push	{r4, lr}
 2a8:	e3520000 	cmp	r2, #0
 2ac:	e5d01001 	ldrb	r1, [r0, #1]
 2b0:	13a00d6a 	movne	r0, #6784	; 0x1a80
 2b4:	e3433f80 	movt	r3, #16256	; 0x3f80
 2b8:	030806a0 	movweq	r0, #34464	; 0x86a0
 2bc:	13400006 	movtne	r0, #6
 2c0:	e583100c 	str	r1, [r3, #12]
 2c4:	03400001 	movteq	r0, #1
 2c8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 2cc:	e3a01e32 	mov	r1, #800	; 0x320
 2d0:	e3a00001 	mov	r0, #1
 2d4:	ebfffffe 	bl	0 <i2c_read_reg_uint16_delayus>
 2d8:	e6bf0070 	sxth	r0, r0
 2dc:	e8bd8010 	pop	{r4, pc}

000002e0 <ina219_get_shunt_voltage>:
 2e0:	e92d4010 	push	{r4, lr}
 2e4:	ebfffffe 	bl	29c <ina219_get_shunt_voltage_raw>
 2e8:	ee070a90 	vmov	s15, r0
 2ec:	eeb80ae7 	vcvt.f32.s32	s0, s15
 2f0:	eddf7a01 	vldr	s15, [pc, #4]	; 2fc <ina219_get_shunt_voltage+0x1c>
 2f4:	ee800a27 	vdiv.f32	s0, s0, s15
 2f8:	e8bd8010 	pop	{r4, pc}
 2fc:	47c35000 	strbmi	r5, [r3, r0]

00000300 <ina219_get_bus_voltage_raw>:
 300:	e5d02008 	ldrb	r2, [r0, #8]
 304:	e3a03901 	mov	r3, #16384	; 0x4000
 308:	e92d4010 	push	{r4, lr}
 30c:	e3520000 	cmp	r2, #0
 310:	e5d01001 	ldrb	r1, [r0, #1]
 314:	13a00d6a 	movne	r0, #6784	; 0x1a80
 318:	e3433f80 	movt	r3, #16256	; 0x3f80
 31c:	030806a0 	movweq	r0, #34464	; 0x86a0
 320:	13400006 	movtne	r0, #6
 324:	e583100c 	str	r1, [r3, #12]
 328:	03400001 	movteq	r0, #1
 32c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 330:	e3a01e32 	mov	r1, #800	; 0x320
 334:	e3a00002 	mov	r0, #2
 338:	ebfffffe 	bl	0 <i2c_read_reg_uint16_delayus>
 33c:	e7af00d0 	sbfx	r0, r0, #1, #16
 340:	e3c00003 	bic	r0, r0, #3
 344:	e8bd8010 	pop	{r4, pc}

00000348 <ina219_get_bus_voltage>:
 348:	e5d02008 	ldrb	r2, [r0, #8]
 34c:	e3a03901 	mov	r3, #16384	; 0x4000
 350:	e92d4010 	push	{r4, lr}
 354:	e3520000 	cmp	r2, #0
 358:	e5d01001 	ldrb	r1, [r0, #1]
 35c:	e1a04000 	mov	r4, r0
 360:	e3433f80 	movt	r3, #16256	; 0x3f80
 364:	13a00d6a 	movne	r0, #6784	; 0x1a80
 368:	13400006 	movtne	r0, #6
 36c:	030806a0 	movweq	r0, #34464	; 0x86a0
 370:	03400001 	movteq	r0, #1
 374:	e583100c 	str	r1, [r3, #12]
 378:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 37c:	e1a00004 	mov	r0, r4
 380:	ebfffffe 	bl	300 <ina219_get_bus_voltage_raw>
 384:	ee070a90 	vmov	s15, r0
 388:	eeb80ae7 	vcvt.f32.s32	s0, s15
 38c:	eddf7a01 	vldr	s15, [pc, #4]	; 398 <ina219_get_bus_voltage+0x50>
 390:	ee200a27 	vmul.f32	s0, s0, s15
 394:	e8bd8010 	pop	{r4, pc}
 398:	3a83126f 	bcc	fe0c4d5c <ina219_get_lsb+0xfe0c4668>

0000039c <ina219_get_range>:
 39c:	e5d02008 	ldrb	r2, [r0, #8]
 3a0:	e3a03901 	mov	r3, #16384	; 0x4000
 3a4:	e92d4010 	push	{r4, lr}
 3a8:	e3520000 	cmp	r2, #0
 3ac:	e5d01001 	ldrb	r1, [r0, #1]
 3b0:	13a00d6a 	movne	r0, #6784	; 0x1a80
 3b4:	e3433f80 	movt	r3, #16256	; 0x3f80
 3b8:	030806a0 	movweq	r0, #34464	; 0x86a0
 3bc:	13400006 	movtne	r0, #6
 3c0:	03400001 	movteq	r0, #1
 3c4:	e583100c 	str	r1, [r3, #12]
 3c8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 3cc:	e3a00000 	mov	r0, #0
 3d0:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 3d4:	e2000a02 	and	r0, r0, #8192	; 0x2000
 3d8:	e8bd8010 	pop	{r4, pc}

000003dc <ina219_get_gain>:
 3dc:	e5d02008 	ldrb	r2, [r0, #8]
 3e0:	e3a03901 	mov	r3, #16384	; 0x4000
 3e4:	e92d4010 	push	{r4, lr}
 3e8:	e3520000 	cmp	r2, #0
 3ec:	e5d01001 	ldrb	r1, [r0, #1]
 3f0:	13a00d6a 	movne	r0, #6784	; 0x1a80
 3f4:	e3433f80 	movt	r3, #16256	; 0x3f80
 3f8:	030806a0 	movweq	r0, #34464	; 0x86a0
 3fc:	13400006 	movtne	r0, #6
 400:	03400001 	movteq	r0, #1
 404:	e583100c 	str	r1, [r3, #12]
 408:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 40c:	e3a00000 	mov	r0, #0
 410:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 414:	e2000b06 	and	r0, r0, #6144	; 0x1800
 418:	e8bd8010 	pop	{r4, pc}

0000041c <ina219_get_bus_res>:
 41c:	e5d02008 	ldrb	r2, [r0, #8]
 420:	e3a03901 	mov	r3, #16384	; 0x4000
 424:	e92d4010 	push	{r4, lr}
 428:	e3520000 	cmp	r2, #0
 42c:	e5d01001 	ldrb	r1, [r0, #1]
 430:	13a00d6a 	movne	r0, #6784	; 0x1a80
 434:	e3433f80 	movt	r3, #16256	; 0x3f80
 438:	030806a0 	movweq	r0, #34464	; 0x86a0
 43c:	13400006 	movtne	r0, #6
 440:	03400001 	movteq	r0, #1
 444:	e583100c 	str	r1, [r3, #12]
 448:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 44c:	e3a00000 	mov	r0, #0
 450:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 454:	e2000d1e 	and	r0, r0, #1920	; 0x780
 458:	e8bd8010 	pop	{r4, pc}

0000045c <ina219_get_shunt_res>:
 45c:	e5d02008 	ldrb	r2, [r0, #8]
 460:	e3a03901 	mov	r3, #16384	; 0x4000
 464:	e92d4010 	push	{r4, lr}
 468:	e3520000 	cmp	r2, #0
 46c:	e5d01001 	ldrb	r1, [r0, #1]
 470:	13a00d6a 	movne	r0, #6784	; 0x1a80
 474:	e3433f80 	movt	r3, #16256	; 0x3f80
 478:	030806a0 	movweq	r0, #34464	; 0x86a0
 47c:	13400006 	movtne	r0, #6
 480:	03400001 	movteq	r0, #1
 484:	e583100c 	str	r1, [r3, #12]
 488:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 48c:	e3a00000 	mov	r0, #0
 490:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 494:	e2000078 	and	r0, r0, #120	; 0x78
 498:	e8bd8010 	pop	{r4, pc}

0000049c <ina219_get_mode>:
 49c:	e5d02008 	ldrb	r2, [r0, #8]
 4a0:	e3a03901 	mov	r3, #16384	; 0x4000
 4a4:	e92d4010 	push	{r4, lr}
 4a8:	e3520000 	cmp	r2, #0
 4ac:	e5d01001 	ldrb	r1, [r0, #1]
 4b0:	13a00d6a 	movne	r0, #6784	; 0x1a80
 4b4:	e3433f80 	movt	r3, #16256	; 0x3f80
 4b8:	030806a0 	movweq	r0, #34464	; 0x86a0
 4bc:	13400006 	movtne	r0, #6
 4c0:	03400001 	movteq	r0, #1
 4c4:	e583100c 	str	r1, [r3, #12]
 4c8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 4cc:	e3a00000 	mov	r0, #0
 4d0:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 4d4:	e2000007 	and	r0, r0, #7
 4d8:	e8bd8010 	pop	{r4, pc}

000004dc <ina219_get_max_possible_current>:
 4dc:	e5d03001 	ldrb	r3, [r0, #1]
 4e0:	e3002000 	movw	r2, #0
 4e4:	e3402000 	movt	r2, #0
 4e8:	e3a01014 	mov	r1, #20
 4ec:	e203300f 	and	r3, r3, #15
 4f0:	e0232391 	mla	r3, r1, r3, r2
 4f4:	ed930a02 	vldr	s0, [r3, #8]
 4f8:	edd37a04 	vldr	s15, [r3, #16]
 4fc:	ee800a27 	vdiv.f32	s0, s0, s15
 500:	e12fff1e 	bx	lr

00000504 <ina219_get_max_current>:
 504:	e5d03001 	ldrb	r3, [r0, #1]
 508:	e3002000 	movw	r2, #0
 50c:	e3402000 	movt	r2, #0
 510:	e3a01014 	mov	r1, #20
 514:	ed9f7a0a 	vldr	s14, [pc, #40]	; 544 <ina219_get_max_current+0x40>
 518:	e203300f 	and	r3, r3, #15
 51c:	e0232391 	mla	r3, r1, r3, r2
 520:	ed936a02 	vldr	s12, [r3, #8]
 524:	edd36a04 	vldr	s13, [r3, #16]
 528:	edd37a00 	vldr	s15, [r3]
 52c:	ee860a26 	vdiv.f32	s0, s12, s13
 530:	ee677a87 	vmul.f32	s15, s15, s14
 534:	eef47ac0 	vcmpe.f32	s15, s0
 538:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 53c:	deb00a67 	vmovle.f32	s0, s15
 540:	e12fff1e 	bx	lr
 544:	46fffe00 	ldrbtmi	pc, [pc], r0, lsl #28	; <UNPREDICTABLE>

00000548 <ina219_get_max_shunt_voltage>:
 548:	e5d03001 	ldrb	r3, [r0, #1]
 54c:	e3002000 	movw	r2, #0
 550:	e3402000 	movt	r2, #0
 554:	e3a01014 	mov	r1, #20
 558:	ed9f6a0e 	vldr	s12, [pc, #56]	; 598 <ina219_get_max_shunt_voltage+0x50>
 55c:	e203300f 	and	r3, r3, #15
 560:	e0232391 	mla	r3, r1, r3, r2
 564:	ed930a02 	vldr	s0, [r3, #8]
 568:	edd37a04 	vldr	s15, [r3, #16]
 56c:	edd36a00 	vldr	s13, [r3]
 570:	ee807a27 	vdiv.f32	s14, s0, s15
 574:	ee666a86 	vmul.f32	s13, s13, s12
 578:	eef46ac7 	vcmpe.f32	s13, s14
 57c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 580:	deb07a66 	vmovle.f32	s14, s13
 584:	ee677a87 	vmul.f32	s15, s15, s14
 588:	eef47ac0 	vcmpe.f32	s15, s0
 58c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 590:	beb00a67 	vmovlt.f32	s0, s15
 594:	e12fff1e 	bx	lr
 598:	46fffe00 	ldrbtmi	pc, [pc], r0, lsl #28	; <UNPREDICTABLE>

0000059c <ina219_get_max_power>:
 59c:	e5d03001 	ldrb	r3, [r0, #1]
 5a0:	e3002000 	movw	r2, #0
 5a4:	e3402000 	movt	r2, #0
 5a8:	e3a01014 	mov	r1, #20
 5ac:	eddf6a0c 	vldr	s13, [pc, #48]	; 5e4 <ina219_get_max_power+0x48>
 5b0:	e203300f 	and	r3, r3, #15
 5b4:	e0232391 	mla	r3, r1, r3, r2
 5b8:	edd35a02 	vldr	s11, [r3, #8]
 5bc:	ed936a04 	vldr	s12, [r3, #16]
 5c0:	ed937a00 	vldr	s14, [r3]
 5c4:	eec57a86 	vdiv.f32	s15, s11, s12
 5c8:	ee277a26 	vmul.f32	s14, s14, s13
 5cc:	ed930a03 	vldr	s0, [r3, #12]
 5d0:	eeb47ae7 	vcmpe.f32	s14, s15
 5d4:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 5d8:	def07a47 	vmovle.f32	s15, s14
 5dc:	ee270a80 	vmul.f32	s0, s15, s0
 5e0:	e12fff1e 	bx	lr
 5e4:	46fffe00 	ldrbtmi	pc, [pc], r0, lsl #28	; <UNPREDICTABLE>

000005e8 <ina219_get_shunt_current>:
 5e8:	e5d01008 	ldrb	r1, [r0, #8]
 5ec:	e3a02901 	mov	r2, #16384	; 0x4000
 5f0:	e92d4010 	push	{r4, lr}
 5f4:	e3510000 	cmp	r1, #0
 5f8:	e5d03001 	ldrb	r3, [r0, #1]
 5fc:	13a00d6a 	movne	r0, #6784	; 0x1a80
 600:	e3432f80 	movt	r2, #16256	; 0x3f80
 604:	030806a0 	movweq	r0, #34464	; 0x86a0
 608:	13400006 	movtne	r0, #6
 60c:	e203400f 	and	r4, r3, #15
 610:	e582300c 	str	r3, [r2, #12]
 614:	03400001 	movteq	r0, #1
 618:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 61c:	e3a01e32 	mov	r1, #800	; 0x320
 620:	e3a00004 	mov	r0, #4
 624:	ebfffffe 	bl	0 <i2c_read_reg_uint16_delayus>
 628:	e6bf0070 	sxth	r0, r0
 62c:	e3003000 	movw	r3, #0
 630:	e3403000 	movt	r3, #0
 634:	e3a02014 	mov	r2, #20
 638:	ee070a90 	vmov	s15, r0
 63c:	e0233492 	mla	r3, r2, r4, r3
 640:	eeb80ae7 	vcvt.f32.s32	s0, s15
 644:	edd37a00 	vldr	s15, [r3]
 648:	ee200a27 	vmul.f32	s0, s0, s15
 64c:	e8bd8010 	pop	{r4, pc}

00000650 <ina219_get_bus_power>:
 650:	e5d01008 	ldrb	r1, [r0, #8]
 654:	e3a02901 	mov	r2, #16384	; 0x4000
 658:	e92d4010 	push	{r4, lr}
 65c:	e3510000 	cmp	r1, #0
 660:	e5d03001 	ldrb	r3, [r0, #1]
 664:	13a00d6a 	movne	r0, #6784	; 0x1a80
 668:	e3432f80 	movt	r2, #16256	; 0x3f80
 66c:	030806a0 	movweq	r0, #34464	; 0x86a0
 670:	13400006 	movtne	r0, #6
 674:	e203400f 	and	r4, r3, #15
 678:	e582300c 	str	r3, [r2, #12]
 67c:	03400001 	movteq	r0, #1
 680:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 684:	e3a01e32 	mov	r1, #800	; 0x320
 688:	e3a00003 	mov	r0, #3
 68c:	ebfffffe 	bl	0 <i2c_read_reg_uint16_delayus>
 690:	e6bf0070 	sxth	r0, r0
 694:	e3003000 	movw	r3, #0
 698:	e3403000 	movt	r3, #0
 69c:	e3a02014 	mov	r2, #20
 6a0:	ee070a90 	vmov	s15, r0
 6a4:	e0233492 	mla	r3, r2, r4, r3
 6a8:	eeb80ae7 	vcvt.f32.s32	s0, s15
 6ac:	edd37a01 	vldr	s15, [r3, #4]
 6b0:	ee200a27 	vmul.f32	s0, s0, s15
 6b4:	e8bd8010 	pop	{r4, pc}

000006b8 <ina219_get_calibration>:
 6b8:	e5d02008 	ldrb	r2, [r0, #8]
 6bc:	e3a03901 	mov	r3, #16384	; 0x4000
 6c0:	e92d4010 	push	{r4, lr}
 6c4:	e3520000 	cmp	r2, #0
 6c8:	e5d01001 	ldrb	r1, [r0, #1]
 6cc:	13a00d6a 	movne	r0, #6784	; 0x1a80
 6d0:	e3433f80 	movt	r3, #16256	; 0x3f80
 6d4:	030806a0 	movweq	r0, #34464	; 0x86a0
 6d8:	13400006 	movtne	r0, #6
 6dc:	03400001 	movteq	r0, #1
 6e0:	e583100c 	str	r1, [r3, #12]
 6e4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 6e8:	e3a00005 	mov	r0, #5
 6ec:	e8bd4010 	pop	{r4, lr}
 6f0:	eafffffe 	b	0 <i2c_read_reg_uint16>

000006f4 <ina219_get_lsb>:
 6f4:	e5d03001 	ldrb	r3, [r0, #1]
 6f8:	e3000000 	movw	r0, #0
 6fc:	e3400000 	movt	r0, #0
 700:	e3a0c014 	mov	ip, #20
 704:	e203300f 	and	r3, r3, #15
 708:	e023039c 	mla	r3, ip, r3, r0
 70c:	e5930000 	ldr	r0, [r3]
 710:	e5933004 	ldr	r3, [r3, #4]
 714:	e5810000 	str	r0, [r1]
 718:	e5823000 	str	r3, [r2]
 71c:	e12fff1e 	bx	lr

Disassembly of section .bss:

00000000 <ina219_info>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


d8x8matrix.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <write_all>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e5d0400e 	ldrb	r4, [r0, #14]
   8:	e1a04084 	lsl	r4, r4, #1
   c:	e3540040 	cmp	r4, #64	; 0x40
  10:	c8bd8070 	popgt	{r4, r5, r6, pc}
  14:	e3540000 	cmp	r4, #0
  18:	0a00000d 	beq	54 <write_all+0x54>
  1c:	e3a03000 	mov	r3, #0
  20:	e300e000 	movw	lr, #0
  24:	e340e000 	movt	lr, #0
  28:	e1a05003 	mov	r5, r3
  2c:	e1a0c00e 	mov	ip, lr
  30:	e2833002 	add	r3, r3, #2
  34:	e6ef3073 	uxtb	r3, r3
  38:	e7ec1005 	strb	r1, [ip, r5]!
  3c:	e1a05003 	mov	r5, r3
  40:	e5cc2001 	strb	r2, [ip, #1]
  44:	e5d0400e 	ldrb	r4, [r0, #14]
  48:	e1a04084 	lsl	r4, r4, #1
  4c:	e1530004 	cmp	r3, r4
  50:	bafffff5 	blt	2c <write_all+0x2c>
  54:	e5d06000 	ldrb	r6, [r0]
  58:	e1a05000 	mov	r5, r0
  5c:	e3560002 	cmp	r6, #2
  60:	0a000012 	beq	b0 <write_all+0xb0>
  64:	e5901004 	ldr	r1, [r0, #4]
  68:	e30b0280 	movw	r0, #45696	; 0xb280
  6c:	e3400ee6 	movt	r0, #3814	; 0xee6
  70:	e2066003 	and	r6, r6, #3
  74:	ebfffffe 	bl	0 <__aeabi_uidiv>
  78:	e3a02901 	mov	r2, #16384	; 0x4000
  7c:	e30f3ffe 	movw	r3, #65534	; 0xfffe
  80:	e3432f20 	movt	r2, #16160	; 0x3f20
  84:	e0033000 	and	r3, r3, r0
  88:	e3000000 	movw	r0, #0
  8c:	e1a01004 	mov	r1, r4
  90:	e5823008 	str	r3, [r2, #8]
  94:	e5923000 	ldr	r3, [r2]
  98:	e3400000 	movt	r0, #0
  9c:	e3c33003 	bic	r3, r3, #3
  a0:	e1836006 	orr	r6, r3, r6
  a4:	e5826000 	str	r6, [r2]
  a8:	e8bd4070 	pop	{r4, r5, r6, lr}
  ac:	eafffffe 	b	0 <lib_bcm2835_spi_writenb>
  b0:	e1d000bc 	ldrh	r0, [r0, #12]
  b4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
  b8:	e5d5100e 	ldrb	r1, [r5, #14]
  bc:	e3000000 	movw	r0, #0
  c0:	e3400000 	movt	r0, #0
  c4:	e1a01081 	lsl	r1, r1, #1
  c8:	e8bd4070 	pop	{r4, r5, r6, lr}
  cc:	eafffffe 	b	0 <lib_bcm2835_aux_spi_writenb>

000000d0 <d8x8matrix_cls>:
  d0:	e92d4010 	push	{r4, lr}
  d4:	e3a02000 	mov	r2, #0
  d8:	e1a04000 	mov	r4, r0
  dc:	e3a01001 	mov	r1, #1
  e0:	ebffffc6 	bl	0 <write_all>
  e4:	e1a00004 	mov	r0, r4
  e8:	e3a02000 	mov	r2, #0
  ec:	e3a01002 	mov	r1, #2
  f0:	ebffffc2 	bl	0 <write_all>
  f4:	e1a00004 	mov	r0, r4
  f8:	e3a02000 	mov	r2, #0
  fc:	e3a01003 	mov	r1, #3
 100:	ebffffbe 	bl	0 <write_all>
 104:	e1a00004 	mov	r0, r4
 108:	e3a02000 	mov	r2, #0
 10c:	e3a01004 	mov	r1, #4
 110:	ebffffba 	bl	0 <write_all>
 114:	e1a00004 	mov	r0, r4
 118:	e3a02000 	mov	r2, #0
 11c:	e3a01005 	mov	r1, #5
 120:	ebffffb6 	bl	0 <write_all>
 124:	e1a00004 	mov	r0, r4
 128:	e3a02000 	mov	r2, #0
 12c:	e3a01006 	mov	r1, #6
 130:	ebffffb2 	bl	0 <write_all>
 134:	e1a00004 	mov	r0, r4
 138:	e3a02000 	mov	r2, #0
 13c:	e3a01007 	mov	r1, #7
 140:	ebffffae 	bl	0 <write_all>
 144:	e1a00004 	mov	r0, r4
 148:	e3a02000 	mov	r2, #0
 14c:	e3a01008 	mov	r1, #8
 150:	e8bd4010 	pop	{r4, lr}
 154:	eaffffa9 	b	0 <write_all>

00000158 <d8x8matrix_write>:
 158:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 15c:	e1a05000 	mov	r5, r0
 160:	e24dd024 	sub	sp, sp, #36	; 0x24
 164:	e3006000 	movw	r6, #0
 168:	e5d5300e 	ldrb	r3, [r5, #14]
 16c:	e3000000 	movw	r0, #0
 170:	e3406000 	movt	r6, #0
 174:	e30bc280 	movw	ip, #45696	; 0xb280
 178:	e1530002 	cmp	r3, r2
 17c:	e3a04001 	mov	r4, #1
 180:	e3400000 	movt	r0, #0
 184:	31a08003 	movcc	r8, r3
 188:	e58d1014 	str	r1, [sp, #20]
 18c:	21a08002 	movcs	r8, r2
 190:	e340cee6 	movt	ip, #3814	; 0xee6
 194:	e3a01007 	mov	r1, #7
 198:	e58d0018 	str	r0, [sp, #24]
 19c:	e2482001 	sub	r2, r8, #1
 1a0:	e58d1000 	str	r1, [sp]
 1a4:	e58dc01c 	str	ip, [sp, #28]
 1a8:	e58d2010 	str	r2, [sp, #16]
 1ac:	e0432008 	sub	r2, r3, r8
 1b0:	e3a07000 	mov	r7, #0
 1b4:	e59d3000 	ldr	r3, [sp]
 1b8:	e3520000 	cmp	r2, #0
 1bc:	e2633008 	rsb	r3, r3, #8
 1c0:	e6ef3073 	uxtb	r3, r3
 1c4:	e1a01003 	mov	r1, r3
 1c8:	da000008 	ble	1f0 <d8x8matrix_write+0x98>
 1cc:	e1a02007 	mov	r2, r7
 1d0:	e1a03006 	mov	r3, r6
 1d4:	e7e32007 	strb	r2, [r3, r7]!
 1d8:	e2877002 	add	r7, r7, #2
 1dc:	e5c32001 	strb	r2, [r3, #1]
 1e0:	e5d5300e 	ldrb	r3, [r5, #14]
 1e4:	e0433008 	sub	r3, r3, r8
 1e8:	e1570083 	cmp	r7, r3, lsl #1
 1ec:	bafffff7 	blt	1d0 <d8x8matrix_write+0x78>
 1f0:	e59d3010 	ldr	r3, [sp, #16]
 1f4:	e3730001 	cmn	r3, #1
 1f8:	0a000024 	beq	290 <d8x8matrix_write+0x138>
 1fc:	e59d2000 	ldr	r2, [sp]
 200:	e98d0180 	stmib	sp, {r7, r8}
 204:	e1a0e214 	lsl	lr, r4, r2
 208:	e59d2014 	ldr	r2, [sp, #20]
 20c:	e6afe07e 	sxtb	lr, lr
 210:	e0869007 	add	r9, r6, r7
 214:	e1a07001 	mov	r7, r1
 218:	e082b003 	add	fp, r2, r3
 21c:	e1a08002 	mov	r8, r2
 220:	e59da018 	ldr	sl, [sp, #24]
 224:	e58d500c 	str	r5, [sp, #12]
 228:	e1a0500b 	mov	r5, fp
 22c:	e3a01000 	mov	r1, #0
 230:	e1a02001 	mov	r2, r1
 234:	e4550001 	ldrb	r0, [r5], #-1
 238:	e5c97000 	strb	r7, [r9]
 23c:	e08a0180 	add	r0, sl, r0, lsl #3
 240:	e2400001 	sub	r0, r0, #1
 244:	e5f03001 	ldrb	r3, [r0, #1]!
 248:	e1a0c114 	lsl	ip, r4, r1
 24c:	e2811001 	add	r1, r1, #1
 250:	e003300e 	and	r3, r3, lr
 254:	e6af3073 	sxtb	r3, r3
 258:	e3530000 	cmp	r3, #0
 25c:	16af307c 	sxtbne	r3, ip
 260:	e3510008 	cmp	r1, #8
 264:	e1833002 	orr	r3, r3, r2
 268:	e6ef2073 	uxtb	r2, r3
 26c:	1afffff4 	bne	244 <d8x8matrix_write+0xec>
 270:	e158000b 	cmp	r8, fp
 274:	e2899002 	add	r9, r9, #2
 278:	e5492001 	strb	r2, [r9, #-1]
 27c:	11a0b005 	movne	fp, r5
 280:	1affffe8 	bne	228 <d8x8matrix_write+0xd0>
 284:	e99d0180 	ldmib	sp, {r7, r8}
 288:	e59d500c 	ldr	r5, [sp, #12]
 28c:	e0877088 	add	r7, r7, r8, lsl #1
 290:	e5d59000 	ldrb	r9, [r5]
 294:	e3590002 	cmp	r9, #2
 298:	0a000016 	beq	2f8 <d8x8matrix_write+0x1a0>
 29c:	e5951004 	ldr	r1, [r5, #4]
 2a0:	e2099003 	and	r9, r9, #3
 2a4:	e59d001c 	ldr	r0, [sp, #28]
 2a8:	ebfffffe 	bl	0 <__aeabi_uidiv>
 2ac:	e3a03901 	mov	r3, #16384	; 0x4000
 2b0:	e30f2ffe 	movw	r2, #65534	; 0xfffe
 2b4:	e3433f20 	movt	r3, #16160	; 0x3f20
 2b8:	e0022000 	and	r2, r2, r0
 2bc:	e1a01007 	mov	r1, r7
 2c0:	e1a00006 	mov	r0, r6
 2c4:	e5832008 	str	r2, [r3, #8]
 2c8:	e5932000 	ldr	r2, [r3]
 2cc:	e3c22003 	bic	r2, r2, #3
 2d0:	e1829009 	orr	r9, r2, r9
 2d4:	e5839000 	str	r9, [r3]
 2d8:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 2dc:	e59d3000 	ldr	r3, [sp]
 2e0:	e2433001 	sub	r3, r3, #1
 2e4:	e58d3000 	str	r3, [sp]
 2e8:	e3730001 	cmn	r3, #1
 2ec:	0a000007 	beq	310 <d8x8matrix_write+0x1b8>
 2f0:	e5d5300e 	ldrb	r3, [r5, #14]
 2f4:	eaffffac 	b	1ac <d8x8matrix_write+0x54>
 2f8:	e1d500bc 	ldrh	r0, [r5, #12]
 2fc:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 300:	e1a01007 	mov	r1, r7
 304:	e1a00006 	mov	r0, r6
 308:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 30c:	eafffff2 	b	2dc <d8x8matrix_write+0x184>
 310:	e28dd024 	add	sp, sp, #36	; 0x24
 314:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

00000318 <d8x8matrix_init>:
 318:	e3510020 	cmp	r1, #32
 31c:	23a01020 	movcs	r1, #32
 320:	e92d4070 	push	{r4, r5, r6, lr}
 324:	e1a04000 	mov	r4, r0
 328:	e5c0100e 	strb	r1, [r0, #14]
 32c:	e1a05002 	mov	r5, r2
 330:	ebfffffe 	bl	0 <max7219_spi_start>
 334:	e1a00004 	mov	r0, r4
 338:	e3a02001 	mov	r2, #1
 33c:	e3a0100c 	mov	r1, #12
 340:	ebffff2e 	bl	0 <write_all>
 344:	e1a00004 	mov	r0, r4
 348:	e3a02000 	mov	r2, #0
 34c:	e3a0100f 	mov	r1, #15
 350:	ebffff2a 	bl	0 <write_all>
 354:	e1a00004 	mov	r0, r4
 358:	e3a02000 	mov	r2, #0
 35c:	e3a01009 	mov	r1, #9
 360:	ebffff26 	bl	0 <write_all>
 364:	e1a00004 	mov	r0, r4
 368:	e3a02007 	mov	r2, #7
 36c:	e3a0100b 	mov	r1, #11
 370:	ebffff22 	bl	0 <write_all>
 374:	e1a00004 	mov	r0, r4
 378:	e205200f 	and	r2, r5, #15
 37c:	e3a0100a 	mov	r1, #10
 380:	ebffff1e 	bl	0 <write_all>
 384:	e1a00004 	mov	r0, r4
 388:	e8bd4070 	pop	{r4, r5, r6, lr}
 38c:	eafffffe 	b	d0 <d8x8matrix_cls>

Disassembly of section .data:

00000000 <cp437_font>:
	...
   8:	b195817e 	orrslt	r8, r5, lr, ror r1
   c:	7e8195b1 	mcrvc	5, 4, r9, cr1, cr1, {5}
  10:	cfebff7e 	svcgt	0x00ebff7e
  14:	7effebcf 	vcvtvc.u32.f64	d30, d30, #2
  18:	7e3f1f0e 	cdpvc	15, 3, cr1, cr15, cr14, {0}
  1c:	000e1f3f 	andeq	r1, lr, pc, lsr pc
  20:	7f3e1c08 	svcvc	0x003e1c08
  24:	00081c3e 	andeq	r1, r8, lr, lsr ip
  28:	ffffba18 			; <UNDEFINED> instruction: 0xffffba18
  2c:	0018baff 			; <UNDEFINED> instruction: 0x0018baff
  30:	fffcb810 			; <UNDEFINED> instruction: 0xfffcb810
  34:	0010b8fc 			; <UNDEFINED> instruction: 0x0010b8fc
  38:	3c180000 	ldccc	0, cr0, [r8], {-0}
  3c:	0000183c 	andeq	r1, r0, ip, lsr r8
  40:	c3e7ffff 	mvngt	pc, #1020	; 0x3fc
  44:	ffffe7c3 			; <UNDEFINED> instruction: 0xffffe7c3
  48:	42663c00 	rsbmi	r3, r6, #0, 24
  4c:	003c6642 	eorseq	r6, ip, r2, asr #12
  50:	bd99c3ff 	ldclt	3, cr12, [r9, #1020]	; 0x3fc
  54:	ffc399bd 			; <UNDEFINED> instruction: 0xffc399bd
  58:	8888f870 	stmhi	r8, {r4, r5, r6, fp, ip, sp, lr, pc}
  5c:	0f077ffd 	svceq	0x00077ffd
  60:	f15f4e00 			; <UNDEFINED> instruction: 0xf15f4e00
  64:	004e5ff1 	strdeq	r5, [lr], #-241	; 0xffffff0f
  68:	7fffe0c0 	svcvc	0x00ffe0c0
  6c:	07070505 	streq	r0, [r7, -r5, lsl #10]
  70:	057fffc0 	ldrbeq	pc, [pc, #-4032]!	; fffff0b8 <d8x8matrix_init+0xffffeda0>	; <UNPREDICTABLE>
  74:	3f7f6505 	svccc	0x007f6505
  78:	e73c5a99 			; <UNDEFINED> instruction: 0xe73c5a99
  7c:	995a3ce7 	ldmdbls	sl, {r0, r1, r2, r5, r6, r7, sl, fp, ip, sp}^
  80:	1c3e3e7f 	ldcne	14, cr3, [lr], #-508	; 0xfffffe04
  84:	0008081c 	andeq	r0, r8, ip, lsl r8
  88:	1c1c0808 	ldcne	8, cr0, [ip], {8}
  8c:	007f3e3e 	rsbseq	r3, pc, lr, lsr lr	; <UNPREDICTABLE>
  90:	ff662400 			; <UNDEFINED> instruction: 0xff662400
  94:	002466ff 	strdeq	r6, [r4], -pc	; <UNPREDICTABLE>
  98:	005f5f00 	subseq	r5, pc, r0, lsl #30
  9c:	005f5f00 	subseq	r5, pc, r0, lsl #30
  a0:	7f090f06 	svcvc	0x00090f06
  a4:	7f7f017f 	svcvc	0x007f017f
  a8:	a5bfda40 	ldrge	sp, [pc, #2624]!	; af0 <d8x8matrix_init+0x7d8>
  ac:	020359fd 	andeq	r5, r3, #4145152	; 0x3f4000
  b0:	70707000 	rsbsvc	r7, r0, r0
  b4:	00707070 	rsbseq	r7, r0, r0, ror r0
  b8:	ffb69480 			; <UNDEFINED> instruction: 0xffb69480
  bc:	8094b6ff 			; <UNDEFINED> instruction: 0x8094b6ff
  c0:	7f060400 	svcvc	0x00060400
  c4:	0004067f 	andeq	r0, r4, pc, ror r6
  c8:	7f301000 	svcvc	0x00301000
  cc:	0010307f 	andseq	r3, r0, pc, ror r0
  d0:	2a080808 	bcs	2020f8 <d8x8matrix_init+0x201de0>
  d4:	00081c3e 	andeq	r1, r8, lr, lsr ip
  d8:	2a3e1c08 	bcs	f87100 <d8x8matrix_init+0xf86de8>
  dc:	00080808 	andeq	r0, r8, r8, lsl #16
  e0:	20203c3c 	eorcs	r3, r0, ip, lsr ip
  e4:	00202020 	eoreq	r2, r0, r0, lsr #32
  e8:	083e1c08 	ldmdaeq	lr!, {r3, sl, fp, ip}
  ec:	081c3e08 	ldmdaeq	ip, {r3, r9, sl, fp, ip, sp}
  f0:	3e3c3830 	mrccc	8, 1, r3, cr12, cr0, {1}
  f4:	30383c3e 	eorscc	r3, r8, lr, lsr ip
  f8:	3e1e0e06 	cdpcc	14, 1, cr0, cr14, cr6, {0}
  fc:	060e1e3e 			; <UNDEFINED> instruction: 0x060e1e3e
	...
 108:	5f5f0600 	svcpl	0x005f0600
 10c:	00000006 	andeq	r0, r0, r6
 110:	00070700 	andeq	r0, r7, r0, lsl #14
 114:	00000707 	andeq	r0, r0, r7, lsl #14
 118:	147f7f14 	ldrbtne	r7, [pc], #-3860	; 120 <cp437_font+0x120>
 11c:	00147f7f 	andseq	r7, r4, pc, ror pc
 120:	6b6b2e24 	blvs	1acb9b8 <d8x8matrix_init+0x1acb6a0>
 124:	0000123a 	andeq	r1, r0, sl, lsr r2
 128:	18306646 	ldmdane	r0!, {r1, r2, r6, r9, sl, sp, lr}
 12c:	0062660c 	rsbeq	r6, r2, ip, lsl #12
 130:	5d4f7a30 	vstrpl	s15, [pc, #-192]	; 78 <cp437_font+0x78>
 134:	00487a37 	subeq	r7, r8, r7, lsr sl
 138:	00030704 	andeq	r0, r3, r4, lsl #14
 13c:	00000000 	andeq	r0, r0, r0
 140:	633e1c00 	teqvs	lr, #0, 24
 144:	00000041 	andeq	r0, r0, r1, asr #32
 148:	3e634100 	powccs	f4, f3, f0
 14c:	0000001c 	andeq	r0, r0, ip, lsl r0
 150:	1c3e2a08 			; <UNDEFINED> instruction: 0x1c3e2a08
 154:	082a3e1c 	stmdaeq	sl!, {r2, r3, r4, r9, sl, fp, ip, sp}
 158:	3e3e0808 	cdpcc	8, 3, cr0, cr14, cr8, {0}
 15c:	00000808 	andeq	r0, r0, r8, lsl #16
 160:	60e08000 	rscvs	r8, r0, r0
 164:	00000000 	andeq	r0, r0, r0
 168:	08080808 	stmdaeq	r8, {r3, fp}
 16c:	00000808 	andeq	r0, r0, r8, lsl #16
 170:	60600000 	rsbvs	r0, r0, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	0c183060 	ldceq	0, cr3, [r8], {96}	; 0x60
 17c:	00010306 	andeq	r0, r1, r6, lsl #6
 180:	59717f3e 	ldmdbpl	r1!, {r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr}^
 184:	003e7f4d 	eorseq	r7, lr, sp, asr #30
 188:	7f7f4240 	svcvc	0x007f4240
 18c:	00004040 	andeq	r4, r0, r0, asr #32
 190:	49597362 	ldmdbmi	r9, {r1, r5, r6, r8, r9, ip, sp, lr}^
 194:	0000666f 	andeq	r6, r0, pc, ror #12
 198:	49496322 	stmdbmi	r9, {r1, r5, r8, r9, sp, lr}^
 19c:	0000367f 	andeq	r3, r0, pc, ror r6
 1a0:	53161c18 	tstpl	r6, #24, 24	; 0x1800
 1a4:	00507f7f 	subseq	r7, r0, pc, ror pc
 1a8:	45456727 	strbmi	r6, [r5, #-1831]	; 0xfffff8d9
 1ac:	0000397d 	andeq	r3, r0, sp, ror r9
 1b0:	494b7e3c 	stmdbmi	fp, {r2, r3, r4, r5, r9, sl, fp, ip, sp, lr}^
 1b4:	00003079 	andeq	r3, r0, r9, ror r0
 1b8:	79710303 	ldmdbvc	r1!, {r0, r1, r8, r9}^
 1bc:	0000070f 	andeq	r0, r0, pc, lsl #14
 1c0:	49497f36 	stmdbmi	r9, {r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr}^
 1c4:	0000367f 	andeq	r3, r0, pc, ror r6
 1c8:	69494f06 	stmdbvs	r9, {r1, r2, r8, r9, sl, fp, lr}^
 1cc:	00001e3f 	andeq	r1, r0, pc, lsr lr
 1d0:	66660000 	strbtvs	r0, [r6], -r0
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	66e68000 	strbtvs	r8, [r6], r0
 1dc:	00000000 	andeq	r0, r0, r0
 1e0:	63361c08 	teqvs	r6, #8, 24	; 0x800
 1e4:	00000041 	andeq	r0, r0, r1, asr #32
 1e8:	24242424 	strtcs	r2, [r4], #-1060	; 0xfffffbdc
 1ec:	00002424 	andeq	r2, r0, r4, lsr #8
 1f0:	36634100 	strbtcc	r4, [r3], -r0, lsl #2
 1f4:	0000081c 	andeq	r0, r0, ip, lsl r8
 1f8:	59510302 	ldmdbpl	r1, {r1, r8, r9}^
 1fc:	0000060f 	andeq	r0, r0, pc, lsl #12
 200:	5d417f3e 	stclpl	15, cr7, [r1, #-248]	; 0xffffff08
 204:	001e1f5d 	andseq	r1, lr, sp, asr pc
 208:	13137e7c 	tstne	r3, #124, 28	; 0x7c0
 20c:	00007c7e 	andeq	r7, r0, lr, ror ip
 210:	497f7f41 	ldmdbmi	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 214:	00367f49 	eorseq	r7, r6, r9, asr #30
 218:	41633e1c 	cmnmi	r3, ip, lsl lr
 21c:	00226341 	eoreq	r6, r2, r1, asr #6
 220:	417f7f41 	cmnmi	pc, r1, asr #30
 224:	001c3e63 	andseq	r3, ip, r3, ror #28
 228:	497f7f41 	ldmdbmi	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 22c:	0063415d 	rsbeq	r4, r3, sp, asr r1
 230:	497f7f41 	ldmdbmi	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 234:	0003011d 	andeq	r0, r3, sp, lsl r1
 238:	41633e1c 	cmnmi	r3, ip, lsl lr
 23c:	00727351 	rsbseq	r7, r2, r1, asr r3
 240:	08087f7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}
 244:	00007f7f 	andeq	r7, r0, pc, ror pc
 248:	7f7f4100 	svcvc	0x007f4100
 24c:	00000041 	andeq	r0, r0, r1, asr #32
 250:	41407030 	cmpmi	r0, r0, lsr r0
 254:	00013f7f 	andeq	r3, r1, pc, ror pc
 258:	087f7f41 	ldmdaeq	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 25c:	0063771c 	rsbeq	r7, r3, ip, lsl r7
 260:	417f7f41 	cmnmi	pc, r1, asr #30
 264:	00706040 	rsbseq	r6, r0, r0, asr #32
 268:	1c0e7f7f 	stcne	15, cr7, [lr], {127}	; 0x7f
 26c:	007f7f0e 	rsbseq	r7, pc, lr, lsl #30
 270:	0c067f7f 	stceq	15, cr7, [r6], {127}	; 0x7f
 274:	007f7f18 	rsbseq	r7, pc, r8, lsl pc	; <UNPREDICTABLE>
 278:	41633e1c 	cmnmi	r3, ip, lsl lr
 27c:	001c3e63 	andseq	r3, ip, r3, ror #28
 280:	497f7f41 	ldmdbmi	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 284:	00060f09 	andeq	r0, r6, r9, lsl #30
 288:	71213f1e 			; <UNDEFINED> instruction: 0x71213f1e
 28c:	00005e7f 	andeq	r5, r0, pc, ror lr
 290:	097f7f41 	ldmdbeq	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 294:	00667f19 	rsbeq	r7, r6, r9, lsl pc
 298:	594d6f26 	stmdbpl	sp, {r1, r2, r5, r8, r9, sl, fp, sp, lr}^
 29c:	00003273 	andeq	r3, r0, r3, ror r2
 2a0:	7f7f4103 	svcvc	0x007f4103
 2a4:	00000341 	andeq	r0, r0, r1, asr #6
 2a8:	40407f7f 	submi	r7, r0, pc, ror pc
 2ac:	00007f7f 	andeq	r7, r0, pc, ror pc
 2b0:	60603f1f 	rsbvs	r3, r0, pc, lsl pc
 2b4:	00001f3f 	andeq	r1, r0, pc, lsr pc
 2b8:	18307f7f 	ldmdane	r0!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}
 2bc:	007f7f30 	rsbseq	r7, pc, r0, lsr pc	; <UNPREDICTABLE>
 2c0:	183c6743 	ldmdane	ip!, {r0, r1, r6, r8, r9, sl, sp, lr}
 2c4:	0043673c 	subeq	r6, r3, ip, lsr r7
 2c8:	78784f07 	ldmdavc	r8!, {r0, r1, r2, r8, r9, sl, fp, lr}^
 2cc:	0000074f 	andeq	r0, r0, pc, asr #14
 2d0:	59716347 	ldmdbpl	r1!, {r0, r1, r2, r6, r8, r9, sp, lr}^
 2d4:	0073674d 	rsbseq	r6, r3, sp, asr #14
 2d8:	417f7f00 	cmnmi	pc, r0, lsl #30
 2dc:	00000041 	andeq	r0, r0, r1, asr #32
 2e0:	0c060301 	stceq	3, cr0, [r6], {1}
 2e4:	00603018 	rsbeq	r3, r0, r8, lsl r0
 2e8:	7f414100 	svcvc	0x00414100
 2ec:	0000007f 	andeq	r0, r0, pc, ror r0
 2f0:	03060c08 	movweq	r0, #27656	; 0x6c08
 2f4:	00080c06 	andeq	r0, r8, r6, lsl #24
 2f8:	80808080 	addhi	r8, r0, r0, lsl #1
 2fc:	80808080 	addhi	r8, r0, r0, lsl #1
 300:	07030000 	streq	r0, [r3, -r0]
 304:	00000004 	andeq	r0, r0, r4
 308:	54547420 	ldrbpl	r7, [r4], #-1056	; 0xfffffbe0
 30c:	0040783c 	subeq	r7, r0, ip, lsr r8
 310:	483f7f41 	ldmdami	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
 314:	00307848 	eorseq	r7, r0, r8, asr #16
 318:	44447c38 	strbmi	r7, [r4], #-3128	; 0xfffff3c8
 31c:	0000286c 	andeq	r2, r0, ip, ror #16
 320:	49487830 	stmdbmi	r8, {r4, r5, fp, ip, sp, lr}^
 324:	00407f3f 	subeq	r7, r0, pc, lsr pc
 328:	54547c38 	ldrbpl	r7, [r4], #-3128	; 0xfffff3c8
 32c:	0000185c 	andeq	r1, r0, ip, asr r8
 330:	497f7e48 	ldmdbmi	pc!, {r3, r6, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 334:	00000203 	andeq	r0, r0, r3, lsl #4
 338:	a4a4bc98 	strtge	fp, [r4], #3224	; 0xc98
 33c:	00047cf8 	strdeq	r7, [r4], -r8
 340:	087f7f41 	ldmdaeq	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 344:	00787c04 	rsbseq	r7, r8, r4, lsl #24
 348:	7d7d4400 	cfldrdvc	mvd4, [sp, #-0]
 34c:	00000040 	andeq	r0, r0, r0, asr #32
 350:	8080e060 	addhi	lr, r0, r0, rrx
 354:	00007dfd 	strdeq	r7, [r0], -sp
 358:	107f7f41 	rsbsne	r7, pc, r1, asr #30
 35c:	00446c38 	subeq	r6, r4, r8, lsr ip
 360:	7f7f4100 	svcvc	0x007f4100
 364:	00000040 	andeq	r0, r0, r0, asr #32
 368:	38187c7c 	ldmdacc	r8, {r2, r3, r4, r5, r6, sl, fp, ip, sp, lr}
 36c:	00787c1c 	rsbseq	r7, r8, ip, lsl ip
 370:	04047c7c 	streq	r7, [r4], #-3196	; 0xfffff384
 374:	0000787c 	andeq	r7, r0, ip, ror r8
 378:	44447c38 	strbmi	r7, [r4], #-3128	; 0xfffff3c8
 37c:	0000387c 	andeq	r3, r0, ip, ror r8
 380:	a4f8fc84 	ldrbtge	pc, [r8], #3204	; 0xc84	; <UNPREDICTABLE>
 384:	00183c24 	andseq	r3, r8, r4, lsr #24
 388:	a4243c18 	strtge	r3, [r4], #-3096	; 0xfffff3e8
 38c:	0084fcf8 	strdeq	pc, [r4], r8
 390:	4c787c44 	ldclmi	12, cr7, [r8], #-272	; 0xfffffef0
 394:	00181c04 	andseq	r1, r8, r4, lsl #24
 398:	54545c48 	ldrbpl	r5, [r4], #-3144	; 0xfffff3b8
 39c:	00002474 	andeq	r2, r0, r4, ror r4
 3a0:	7f3e0400 	svcvc	0x003e0400
 3a4:	00002444 	andeq	r2, r0, r4, asr #8
 3a8:	40407c3c 	submi	r7, r0, ip, lsr ip
 3ac:	00407c3c 	subeq	r7, r0, ip, lsr ip
 3b0:	60603c1c 	rsbvs	r3, r0, ip, lsl ip
 3b4:	00001c3c 	andeq	r1, r0, ip, lsr ip
 3b8:	38707c3c 	ldmdacc	r0!, {r2, r3, r4, r5, sl, fp, ip, sp, lr}^
 3bc:	003c7c70 	eorseq	r7, ip, r0, ror ip
 3c0:	10386c44 	eorsne	r6, r8, r4, asr #24
 3c4:	00446c38 	subeq	r6, r4, r8, lsr ip
 3c8:	a0a0bc9c 	umlalge	fp, r0, ip, ip
 3cc:	00007cfc 	strdeq	r7, [r0], -ip
 3d0:	5c74644c 	cfldrdpl	mvd6, [r4], #-304	; 0xfffffed0
 3d4:	0000644c 	andeq	r6, r0, ip, asr #8
 3d8:	773e0808 	ldrvc	r0, [lr, -r8, lsl #16]!
 3dc:	00004141 	andeq	r4, r0, r1, asr #2
 3e0:	77000000 	strvc	r0, [r0, -r0]
 3e4:	00000077 	andeq	r0, r0, r7, ror r0
 3e8:	3e774141 	rpwccsm	f4, f7, f1
 3ec:	00000808 	andeq	r0, r0, r8, lsl #16
 3f0:	03010302 	movweq	r0, #4866	; 0x1302
 3f4:	00010302 	andeq	r0, r1, r2, lsl #6
 3f8:	464c7870 			; <UNDEFINED> instruction: 0x464c7870
 3fc:	0070784c 	rsbseq	r7, r0, ip, asr #16
 400:	b1919f0e 	orrslt	r9, r1, lr, lsl #30
 404:	00004afb 	strdeq	r4, [r0], -fp
 408:	40407a3a 	submi	r7, r0, sl, lsr sl
 40c:	00407a7a 	subeq	r7, r0, sl, ror sl
 410:	55547c38 	ldrbpl	r7, [r4, #-3128]	; 0xfffff3c8
 414:	0000195d 	andeq	r1, r0, sp, asr r9
 418:	55752302 	ldrbpl	r2, [r5, #-770]!	; 0xfffffcfe
 41c:	427b7d55 	rsbsmi	r7, fp, #5440	; 0x1540
 420:	54547521 	ldrbpl	r7, [r4], #-1313	; 0xfffffadf
 424:	0040797d 	subeq	r7, r0, sp, ror r9
 428:	54557521 	ldrbpl	r7, [r5], #-1313	; 0xfffffadf
 42c:	0040787c 	subeq	r7, r0, ip, ror r8
 430:	57577420 	ldrbpl	r7, [r7, -r0, lsr #8]
 434:	0040787c 	subeq	r7, r0, ip, ror r8
 438:	a4a43c18 	strtge	r3, [r4], #3096	; 0xc18
 43c:	000040e4 	andeq	r4, r0, r4, ror #1
 440:	557d3b02 	ldrbpl	r3, [sp, #-2818]!	; 0xfffff4fe
 444:	021b5d55 	andseq	r5, fp, #5440	; 0x1540
 448:	54547d39 	ldrbpl	r7, [r4], #-3385	; 0xfffff2c7
 44c:	0000195d 	andeq	r1, r0, sp, asr r9
 450:	54557d39 	ldrbpl	r7, [r5], #-3385	; 0xfffff2c7
 454:	0000185c 	andeq	r1, r0, ip, asr r8
 458:	7c7c4501 	cfldr64vc	mvdx4, [ip], #-4
 45c:	00000141 	andeq	r0, r0, r1, asr #2
 460:	7d450302 	stclvc	3, cr0, [r5, #-8]
 464:	0002437d 	andeq	r4, r2, sp, ror r3
 468:	7c7d4501 	cfldr64vc	mvdx4, [sp], #-4
 46c:	00000040 	andeq	r0, r0, r0, asr #32
 470:	12167d79 	andsne	r7, r6, #7744	; 0x1e40
 474:	00797d16 	rsbseq	r7, r9, r6, lsl sp
 478:	2b2b7870 	blcs	ade640 <d8x8matrix_init+0xade328>
 47c:	00007078 	andeq	r7, r0, r8, ror r0
 480:	557c7c44 	ldrbpl	r7, [ip, #-3140]!	; 0xfffff3bc
 484:	00004555 	andeq	r4, r0, r5, asr r5
 488:	54547420 	ldrbpl	r7, [r4], #-1056	; 0xfffffbe0
 48c:	54547c7c 	ldrbpl	r7, [r4], #-3196	; 0xfffff384
 490:	090b7e7c 	stmdbeq	fp, {r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr}
 494:	00497f7f 	subeq	r7, r9, pc, ror pc
 498:	49497b32 	stmdbmi	r9, {r1, r4, r5, r8, r9, fp, ip, sp, lr}^
 49c:	0000327b 	andeq	r3, r0, fp, ror r2
 4a0:	48487a32 	stmdami	r8, {r1, r4, r5, r9, fp, ip, sp, lr}^
 4a4:	0000327a 	andeq	r3, r0, sl, ror r2
 4a8:	484a7a32 	stmdami	sl, {r1, r4, r5, r9, fp, ip, sp, lr}^
 4ac:	00003078 	andeq	r3, r0, r8, ror r0
 4b0:	41417b3a 	cmpmi	r1, sl, lsr fp
 4b4:	00407a7b 	subeq	r7, r0, fp, ror sl
 4b8:	40427a3a 	submi	r7, r2, sl, lsr sl
 4bc:	00407878 	subeq	r7, r0, r8, ror r8
 4c0:	a0a0ba9a 	umlalge	fp, r0, sl, sl
 4c4:	00007afa 	strdeq	r7, [r0], -sl
 4c8:	663c1901 	ldrtvs	r1, [ip], -r1, lsl #18
 4cc:	01193c66 	tsteq	r9, r6, ror #24
 4d0:	40407d3d 	submi	r7, r0, sp, lsr sp
 4d4:	00003d7d 	andeq	r3, r0, sp, ror sp
 4d8:	e7243c18 			; <UNDEFINED> instruction: 0xe7243c18
 4dc:	002424e7 	eoreq	r2, r4, r7, ror #9
 4e0:	497f7e68 	ldmdbmi	pc!, {r3, r5, r6, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 4e4:	00206643 	eoreq	r6, r0, r3, asr #12
 4e8:	fcfc2f2b 	ldc2l	15, cr2, [ip], #172	; 0xac
 4ec:	00002b2f 	andeq	r2, r0, pc, lsr #22
 4f0:	0909ffff 	stmdbeq	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 4f4:	a0f8f62f 	rscsge	pc, r8, pc, lsr #12
 4f8:	fe88c040 	cdp2	0, 8, cr12, cr8, cr0, {2}
 4fc:	0203097f 	andeq	r0, r3, #2080768	; 0x1fc000
 500:	55547420 	ldrbpl	r7, [r4, #-1056]	; 0xfffffbe0
 504:	0040797d 	subeq	r7, r0, sp, ror r9
 508:	7d7d4400 	cfldrdvc	mvd4, [sp, #-0]
 50c:	00000041 	andeq	r0, r0, r1, asr #32
 510:	4a487830 	bmi	121e5d8 <d8x8matrix_init+0x121e2c0>
 514:	0000327a 	andeq	r3, r0, sl, ror r2
 518:	42407838 	submi	r7, r0, #56, 16	; 0x380000
 51c:	00407a7a 	subeq	r7, r0, sl, ror sl
 520:	0a0a7a7a 	beq	29ef10 <d8x8matrix_init+0x29ebf8>
 524:	0000707a 	andeq	r7, r0, sl, ror r0
 528:	31197d7d 	tstcc	r9, sp, ror sp
 52c:	00007d7d 	andeq	r7, r0, sp, ror sp
 530:	292f2600 	stmdbcs	pc!, {r9, sl, sp}	; <UNPREDICTABLE>
 534:	00282f2f 	eoreq	r2, r8, pc, lsr #30
 538:	292f2600 	stmdbcs	pc!, {r9, sl, sp}	; <UNPREDICTABLE>
 53c:	0000262f 	andeq	r2, r0, pc, lsr #12
 540:	454d7830 	strbmi	r7, [sp, #-2096]	; 0xfffff7d0
 544:	00002060 	andeq	r2, r0, r0, rrx
 548:	08083838 	stmdaeq	r8, {r3, r4, r5, fp, ip, sp}
 54c:	00000808 	andeq	r0, r0, r8, lsl #16
 550:	08080808 	stmdaeq	r8, {r3, fp}
 554:	00003838 	andeq	r3, r0, r8, lsr r8
 558:	18306f4f 	ldmdane	r0!, {r0, r1, r2, r3, r6, r8, r9, sl, fp, sp, lr}
 55c:	91bbeecc 			; <UNDEFINED> instruction: 0x91bbeecc
 560:	18306f4f 	ldmdane	r0!, {r0, r1, r2, r3, r6, r8, r9, sl, fp, sp, lr}
 564:	f9fb766c 			; <UNDEFINED> instruction: 0xf9fb766c
 568:	7b000000 	blvc	570 <cp437_font+0x570>
 56c:	0000007b 	andeq	r0, r0, fp, ror r0
 570:	22361c08 	eorscs	r1, r6, #8, 24	; 0x800
 574:	22361c08 	eorscs	r1, r6, #8, 24	; 0x800
 578:	081c3622 	ldmdaeq	ip, {r1, r5, r9, sl, ip, sp}
 57c:	081c3622 	ldmdaeq	ip, {r1, r5, r9, sl, ip, sp}
 580:	005500aa 	subseq	r0, r5, sl, lsr #1
 584:	005500aa 	subseq	r0, r5, sl, lsr #1
 588:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
 58c:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
 590:	77aaffdd 	sbfxvc	pc, sp, #31, #11
 594:	77ffaadd 	ubfxvc	sl, sp, #21, #32
 598:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 59c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 5a0:	ff101010 			; <UNDEFINED> instruction: 0xff101010
 5a4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 5a8:	ff141414 			; <UNDEFINED> instruction: 0xff141414
 5ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 5b0:	ffff1010 			; <UNDEFINED> instruction: 0xffff1010
 5b4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
 5b8:	f0f01010 			; <UNDEFINED> instruction: 0xf0f01010
 5bc:	00f0f010 	rscseq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
 5c0:	fc141414 	ldc2	4, cr1, [r4], {20}
 5c4:	000000fc 	strdeq	r0, [r0], -ip
 5c8:	f7f71414 			; <UNDEFINED> instruction: 0xf7f71414
 5cc:	00ffff00 	rscseq	pc, pc, r0, lsl #30
 5d0:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
 5d4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
 5d8:	f4f41414 			; <UNDEFINED> instruction: 0xf4f41414
 5dc:	00fcfc04 	rscseq	pc, ip, r4, lsl #24
 5e0:	17171414 			; <UNDEFINED> instruction: 0x17171414
 5e4:	001f1f10 	andseq	r1, pc, r0, lsl pc	; <UNPREDICTABLE>
 5e8:	1f1f1010 	svcne	0x001f1010
 5ec:	001f1f10 	andseq	r1, pc, r0, lsl pc	; <UNPREDICTABLE>
 5f0:	1f141414 	svcne	0x00141414
 5f4:	0000001f 	andeq	r0, r0, pc, lsl r0
 5f8:	f0101010 			; <UNDEFINED> instruction: 0xf0101010
 5fc:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 600:	1f000000 	svcne	0x00000000
 604:	1010101f 	andsne	r1, r0, pc, lsl r0
 608:	1f101010 	svcne	0x00101010
 60c:	1010101f 	andsne	r1, r0, pc, lsl r0
 610:	f0101010 			; <UNDEFINED> instruction: 0xf0101010
 614:	101010f0 	ldrshne	r1, [r0], -r0
 618:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 61c:	101010ff 	ldrshne	r1, [r0], -pc	; <UNPREDICTABLE>
 620:	10101010 	andsne	r1, r0, r0, lsl r0
 624:	10101010 	andsne	r1, r0, r0, lsl r0
 628:	ff101010 			; <UNDEFINED> instruction: 0xff101010
 62c:	101010ff 	ldrshne	r1, [r0], -pc	; <UNPREDICTABLE>
 630:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 634:	141414ff 	ldrne	r1, [r4], #-1279	; 0xfffffb01
 638:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
 63c:	10ffff00 	rscsne	pc, pc, r0, lsl #30
 640:	1f1f0000 	svcne	0x001f0000
 644:	14171710 	ldrne	r1, [r7], #-1808	; 0xfffff8f0
 648:	fcfc0000 	ldc2l	0, cr0, [ip]
 64c:	14f4f404 	ldrbtne	pc, [r4], #1028	; 0x404	; <UNPREDICTABLE>
 650:	17171414 			; <UNDEFINED> instruction: 0x17171414
 654:	14171710 	ldrne	r1, [r7], #-1808	; 0xfffff8f0
 658:	f4f41414 			; <UNDEFINED> instruction: 0xf4f41414
 65c:	14f4f404 	ldrbtne	pc, [r4], #1028	; 0x404	; <UNPREDICTABLE>
 660:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
 664:	14f7f700 	ldrbtne	pc, [r7], #1792	; 0x700	; <UNPREDICTABLE>
 668:	14141414 	ldrne	r1, [r4], #-1044	; 0xfffffbec
 66c:	14141414 	ldrne	r1, [r4], #-1044	; 0xfffffbec
 670:	f7f71414 			; <UNDEFINED> instruction: 0xf7f71414
 674:	14f7f700 	ldrbtne	pc, [r7], #1792	; 0x700	; <UNPREDICTABLE>
 678:	17141414 			; <UNDEFINED> instruction: 0x17141414
 67c:	14141417 	ldrne	r1, [r4], #-1047	; 0xfffffbe9
 680:	1f1f1010 	svcne	0x001f1010
 684:	101f1f10 	andsne	r1, pc, r0, lsl pc	; <UNPREDICTABLE>
 688:	f4141414 			; <UNDEFINED> instruction: 0xf4141414
 68c:	141414f4 	ldrne	r1, [r4], #-1268	; 0xfffffb0c
 690:	f0f01010 			; <UNDEFINED> instruction: 0xf0f01010
 694:	10f0f010 	rscsne	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
 698:	1f1f0000 	svcne	0x001f0000
 69c:	101f1f10 	andsne	r1, pc, r0, lsl pc	; <UNPREDICTABLE>
 6a0:	1f000000 	svcne	0x00000000
 6a4:	1414141f 	ldrne	r1, [r4], #-1055	; 0xfffffbe1
 6a8:	fc000000 	stc2	0, cr0, [r0], {-0}
 6ac:	141414fc 	ldrne	r1, [r4], #-1276	; 0xfffffb04
 6b0:	f0f00000 			; <UNDEFINED> instruction: 0xf0f00000
 6b4:	10f0f010 	rscsne	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
 6b8:	ffff1010 			; <UNDEFINED> instruction: 0xffff1010
 6bc:	10ffff10 	rscsne	pc, pc, r0, lsl pc	; <UNPREDICTABLE>
 6c0:	ff141414 			; <UNDEFINED> instruction: 0xff141414
 6c4:	141414ff 	ldrne	r1, [r4], #-1279	; 0xfffffb01
 6c8:	1f101010 	svcne	0x00101010
 6cc:	0000001f 	andeq	r0, r0, pc, lsl r0
 6d0:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
 6d4:	101010f0 	ldrshne	r1, [r0], -r0
 6d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 6dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 6e0:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
 6e4:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
 6e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
 6f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 6f8:	0f0f0f0f 	svceq	0x000f0f0f
 6fc:	0f0f0f0f 	svceq	0x000f0f0f
 700:	6c447c38 	mcrrvs	12, 3, r7, r4, cr8
 704:	00446c38 	subeq	r6, r4, r8, lsr ip
 708:	2a2afefc 	bcs	ac0300 <d8x8matrix_init+0xabffe8>
 70c:	0000143e 	andeq	r1, r0, lr, lsr r4
 710:	02027e7e 	andeq	r7, r2, #2016	; 0x7e0
 714:	00000606 	andeq	r0, r0, r6, lsl #12
 718:	027e7e02 	rsbseq	r7, lr, #2, 28
 71c:	00027e7e 	andeq	r7, r2, lr, ror lr
 720:	495d7763 	ldmdbmi	sp, {r0, r1, r5, r6, r8, r9, sl, ip, sp, lr}^
 724:	00006363 	andeq	r6, r0, r3, ror #6
 728:	7c447c38 	mcrrvc	12, 3, r7, r4, cr8
 72c:	0004043c 	andeq	r0, r4, ip, lsr r4
 730:	207efe80 	rsbscs	pc, lr, r0, lsl #29
 734:	001e3e20 	andseq	r3, lr, r0, lsr #28
 738:	7e020604 	cfmadd32vc	mvax0, mvfx0, mvfx2, mvfx4
 73c:	0002067c 	andeq	r0, r2, ip, ror r6
 740:	e7e7bd99 			; <UNDEFINED> instruction: 0xe7e7bd99
 744:	000099bd 			; <UNDEFINED> instruction: 0x000099bd
 748:	496b3e1c 	stmdbmi	fp!, {r2, r3, r4, r9, sl, fp, ip, sp}^
 74c:	001c3e6b 	andseq	r3, ip, fp, ror #28
 750:	01737e4c 	cmneq	r3, ip, asr #28
 754:	004c7e73 	subeq	r7, ip, r3, ror lr
 758:	4f4a7830 	svcmi	0x004a7830
 75c:	0000397d 	andeq	r3, r0, sp, ror r9
 760:	3c243c18 	stccc	12, cr3, [r4], #-96	; 0xffffffa0
 764:	183c243c 	ldmdane	ip!, {r2, r3, r4, r5, sl, sp}
 768:	3c64fc98 	stclcc	12, cr15, [r4], #-608	; 0xfffffda0
 76c:	183d273e 	ldmdane	sp!, {r1, r2, r3, r4, r5, r8, r9, sl, sp}
 770:	496b3e1c 	stmdbmi	fp!, {r2, r3, r4, r9, sl, fp, ip, sp}^
 774:	00000049 	andeq	r0, r0, r9, asr #32
 778:	01017f7e 	tsteq	r1, lr, ror pc
 77c:	00007e7f 	andeq	r7, r0, pc, ror lr
 780:	2a2a2a2a 	bcs	a8b030 <d8x8matrix_init+0xa8ad18>
 784:	00002a2a 	andeq	r2, r0, sl, lsr #20
 788:	5f5f4444 	svcpl	0x005f4444
 78c:	00004444 	andeq	r4, r0, r4, asr #8
 790:	4e5b5140 	rdfmiem	f5, f3, f0
 794:	00004044 	andeq	r4, r0, r4, asr #32
 798:	5b4e4440 	blpl	13918a0 <d8x8matrix_init+0x1391588>
 79c:	00004051 	andeq	r4, r0, r1, asr r0
 7a0:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
 7a4:	060701ff 			; <UNDEFINED> instruction: 0x060701ff
 7a8:	ff80e060 			; <UNDEFINED> instruction: 0xff80e060
 7ac:	0000007f 	andeq	r0, r0, pc, ror r0
 7b0:	6b6b0808 	blvs	1ac27d8 <d8x8matrix_init+0x1ac24c0>
 7b4:	00000808 	andeq	r0, r0, r8, lsl #16
 7b8:	36123624 	ldrcc	r3, [r2], -r4, lsr #12
 7bc:	00123624 	andseq	r3, r2, r4, lsr #12
 7c0:	090f0600 	stmdbeq	pc, {r9, sl}	; <UNPREDICTABLE>
 7c4:	0000060f 	andeq	r0, r0, pc, lsl #12
 7c8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 7cc:	00000018 	andeq	r0, r0, r8, lsl r0
 7d0:	10000000 	andne	r0, r0, r0
 7d4:	00000010 	andeq	r0, r0, r0, lsl r0
 7d8:	c0703010 	rsbsgt	r3, r0, r0, lsl r0
 7dc:	0101ffff 	strdeq	pc, [r1, -pc]
 7e0:	011f1f00 	tsteq	pc, r0, lsl #30
 7e4:	00001e1f 	andeq	r1, r0, pc, lsl lr
 7e8:	171d1900 	ldrne	r1, [sp, -r0, lsl #18]
 7ec:	00000012 	andeq	r0, r0, r2, lsl r0
 7f0:	3c3c0000 	ldccc	0, cr0, [ip], #-0
 7f4:	00003c3c 	andeq	r3, r0, ip, lsr ip
	...

Disassembly of section .bss:

00000000 <spi_data>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


bw_i2c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_i2c_read_id>:
   0:	e92d4010 	push	{r4, lr}
   4:	e3a02901 	mov	r2, #16384	; 0x4000
   8:	e5d03001 	ldrb	r3, [r0, #1]
   c:	e30806a0 	movw	r0, #34464	; 0x86a0
  10:	e3432f80 	movt	r2, #16256	; 0x3f80
  14:	e1a04001 	mov	r4, r1
  18:	e1a030a3 	lsr	r3, r3, #1
  1c:	e582300c 	str	r3, [r2, #12]
  20:	e3400001 	movt	r0, #1
  24:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  28:	e3a00001 	mov	r0, #1
  2c:	ebfffffe 	bl	0 <i2c_write>
  30:	e3a00064 	mov	r0, #100	; 0x64
  34:	ebfffffe 	bl	0 <udelay>
  38:	e1a00004 	mov	r0, r4
  3c:	e3a01014 	mov	r1, #20
  40:	e8bd4010 	pop	{r4, lr}
  44:	eafffffe 	b	0 <lib_bcm2835_i2c_read>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


pcf8591.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <pcf8591_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
   c:	e5d43001 	ldrb	r3, [r4, #1]
  10:	e3a02901 	mov	r2, #16384	; 0x4000
  14:	e3432f80 	movt	r2, #16256	; 0x3f80
  18:	e30806a0 	movw	r0, #34464	; 0x86a0
  1c:	e3400001 	movt	r0, #1
  20:	e3530000 	cmp	r3, #0
  24:	03a03048 	moveq	r3, #72	; 0x48
  28:	05c43001 	strbeq	r3, [r4, #1]
  2c:	e582300c 	str	r3, [r2, #12]
  30:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  34:	e5d40001 	ldrb	r0, [r4, #1]
  38:	e8bd4010 	pop	{r4, lr}
  3c:	eafffffe 	b	0 <i2c_is_connected>

00000040 <pcf8591_dac_write>:
  40:	e3a03901 	mov	r3, #16384	; 0x4000
  44:	e3a0c040 	mov	ip, #64	; 0x40
  48:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  4c:	e24dd00c 	sub	sp, sp, #12
  50:	e5d02001 	ldrb	r2, [r0, #1]
  54:	e30806a0 	movw	r0, #34464	; 0x86a0
  58:	e3433f80 	movt	r3, #16256	; 0x3f80
  5c:	e5cd1005 	strb	r1, [sp, #5]
  60:	e5cdc004 	strb	ip, [sp, #4]
  64:	e3400001 	movt	r0, #1
  68:	e583200c 	str	r2, [r3, #12]
  6c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  70:	e3a01002 	mov	r1, #2
  74:	e28d0004 	add	r0, sp, #4
  78:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
  7c:	e28dd00c 	add	sp, sp, #12
  80:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

00000084 <pcf8591_adc_read>:
  84:	e3a03901 	mov	r3, #16384	; 0x4000
  88:	e92d4010 	push	{r4, lr}
  8c:	e1a04001 	mov	r4, r1
  90:	e5d02001 	ldrb	r2, [r0, #1]
  94:	e30806a0 	movw	r0, #34464	; 0x86a0
  98:	e3433f80 	movt	r3, #16256	; 0x3f80
  9c:	e3400001 	movt	r0, #1
  a0:	e583200c 	str	r2, [r3, #12]
  a4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  a8:	e1a00004 	mov	r0, r4
  ac:	ebfffffe 	bl	0 <i2c_write>
  b0:	ebfffffe 	bl	0 <i2c_read_uint8>
  b4:	e8bd4010 	pop	{r4, lr}
  b8:	eafffffe 	b	0 <i2c_read_uint8>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


si7021.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <get_raw_value>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	ebfffffe 	bl	0 <i2c_write>
   c:	e3a00de2 	mov	r0, #14464	; 0x3880
  10:	e3400001 	movt	r0, #1
  14:	ebfffffe 	bl	0 <udelay>
  18:	e3a01003 	mov	r1, #3
  1c:	e28d0004 	add	r0, sp, #4
  20:	ebfffffe 	bl	0 <lib_bcm2835_i2c_read>
  24:	e5dd2004 	ldrb	r2, [sp, #4]
  28:	e30f0ffc 	movw	r0, #65532	; 0xfffc
  2c:	e5dd3005 	ldrb	r3, [sp, #5]
  30:	e1833402 	orr	r3, r3, r2, lsl #8
  34:	e0000003 	and	r0, r0, r3
  38:	e28dd00c 	add	sp, sp, #12
  3c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

00000040 <si7021_start>:
  40:	e92d4010 	push	{r4, lr}
  44:	e1a04000 	mov	r4, r0
  48:	e24dd008 	sub	sp, sp, #8
  4c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
  50:	e5d43001 	ldrb	r3, [r4, #1]
  54:	e5942004 	ldr	r2, [r4, #4]
  58:	e3530000 	cmp	r3, #0
  5c:	03a03040 	moveq	r3, #64	; 0x40
  60:	05c43001 	strbeq	r3, [r4, #1]
  64:	e3520000 	cmp	r2, #0
  68:	0a00001d 	beq	e4 <si7021_start+0xa4>
  6c:	e5d41008 	ldrb	r1, [r4, #8]
  70:	e3a02901 	mov	r2, #16384	; 0x4000
  74:	e3432f80 	movt	r2, #16256	; 0x3f80
  78:	e3510000 	cmp	r1, #0
  7c:	e582300c 	str	r3, [r2, #12]
  80:	1a00001c 	bne	f8 <si7021_start+0xb8>
  84:	e30806a0 	movw	r0, #34464	; 0x86a0
  88:	e3400001 	movt	r0, #1
  8c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  90:	e5d40001 	ldrb	r0, [r4, #1]
  94:	ebfffffe 	bl	0 <i2c_is_connected>
  98:	e3500000 	cmp	r0, #0
  9c:	0a00000e 	beq	dc <si7021_start+0x9c>
  a0:	e30c39fc 	movw	r3, #51708	; 0xc9fc
  a4:	e3a01002 	mov	r1, #2
  a8:	e34f3fff 	movt	r3, #65535	; 0xffff
  ac:	e1a0000d 	mov	r0, sp
  b0:	e1cd30b0 	strh	r3, [sp]
  b4:	e3a03000 	mov	r3, #0
  b8:	e58d3002 	str	r3, [sp, #2]
  bc:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
  c0:	e1a0000d 	mov	r0, sp
  c4:	e3a01006 	mov	r1, #6
  c8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_read>
  cc:	e5dd0000 	ldrb	r0, [sp]
  d0:	e2400015 	sub	r0, r0, #21
  d4:	e16f0f10 	clz	r0, r0
  d8:	e1a002a0 	lsr	r0, r0, #5
  dc:	e28dd008 	add	sp, sp, #8
  e0:	e8bd8010 	pop	{r4, pc}
  e4:	e3a02901 	mov	r2, #16384	; 0x4000
  e8:	e3a01001 	mov	r1, #1
  ec:	e3432f80 	movt	r2, #16256	; 0x3f80
  f0:	e5c41008 	strb	r1, [r4, #8]
  f4:	e582300c 	str	r3, [r2, #12]
  f8:	e3a00d6a 	mov	r0, #6784	; 0x1a80
  fc:	e3400006 	movt	r0, #6
 100:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 104:	eaffffe1 	b	90 <si7021_start+0x50>

00000108 <si7021_get_temperature>:
 108:	e5d02008 	ldrb	r2, [r0, #8]
 10c:	e3a03901 	mov	r3, #16384	; 0x4000
 110:	e92d4010 	push	{r4, lr}
 114:	e3520000 	cmp	r2, #0
 118:	e5d01001 	ldrb	r1, [r0, #1]
 11c:	13a00d6a 	movne	r0, #6784	; 0x1a80
 120:	e3433f80 	movt	r3, #16256	; 0x3f80
 124:	030806a0 	movweq	r0, #34464	; 0x86a0
 128:	13400006 	movtne	r0, #6
 12c:	03400001 	movteq	r0, #1
 130:	e583100c 	str	r1, [r3, #12]
 134:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 138:	e3a000f3 	mov	r0, #243	; 0xf3
 13c:	ebffffaf 	bl	0 <get_raw_value>
 140:	ee070a90 	vmov	s15, r0
 144:	eddf1b05 	vldr	d17, [pc, #20]	; 160 <si7021_get_temperature+0x58>
 148:	ed9f0b06 	vldr	d0, [pc, #24]	; 168 <si7021_get_temperature+0x60>
 14c:	eefb7ac8 	vcvt.f32.u32	s15, s15, #16
 150:	eef70ae7 	vcvt.f64.f32	d16, s15
 154:	eea00ba1 	vfma.f64	d0, d16, d17
 158:	eeb70bc0 	vcvt.f32.f64	s0, d0
 15c:	e8bd8010 	pop	{r4, pc}
 160:	3d70a3d7 	ldclcc	3, cr10, [r0, #-860]!	; 0xfffffca4
 164:	4065f70a 	rsbmi	pc, r5, sl, lsl #14
 168:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 16c:	c0476ccc 	subgt	r6, r7, ip, asr #25

00000170 <si7021_get_humidity>:
 170:	e5d02008 	ldrb	r2, [r0, #8]
 174:	e3a03901 	mov	r3, #16384	; 0x4000
 178:	e92d4010 	push	{r4, lr}
 17c:	e3520000 	cmp	r2, #0
 180:	e5d01001 	ldrb	r1, [r0, #1]
 184:	13a00d6a 	movne	r0, #6784	; 0x1a80
 188:	e3433f80 	movt	r3, #16256	; 0x3f80
 18c:	030806a0 	movweq	r0, #34464	; 0x86a0
 190:	13400006 	movtne	r0, #6
 194:	03400001 	movteq	r0, #1
 198:	e583100c 	str	r1, [r3, #12]
 19c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 1a0:	e3a000f5 	mov	r0, #245	; 0xf5
 1a4:	ebffff95 	bl	0 <get_raw_value>
 1a8:	ee070a90 	vmov	s15, r0
 1ac:	eeb90b08 	vmov.f64	d0, #152	; 0xc0c00000 -6.0
 1b0:	eddf1b04 	vldr	d17, [pc, #16]	; 1c8 <si7021_get_humidity+0x58>
 1b4:	eefb7ac8 	vcvt.f32.u32	s15, s15, #16
 1b8:	eef70ae7 	vcvt.f64.f32	d16, s15
 1bc:	eea00ba1 	vfma.f64	d0, d16, d17
 1c0:	eeb70bc0 	vcvt.f32.f64	s0, d0
 1c4:	e8bd8010 	pop	{r4, pc}
 1c8:	00000000 	andeq	r0, r0, r0
 1cc:	405f4000 	subsmi	r4, pc, r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.


mcp23017.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mcp23017_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
   c:	e5d43001 	ldrb	r3, [r4, #1]
  10:	e3a02901 	mov	r2, #16384	; 0x4000
  14:	e3432f80 	movt	r2, #16256	; 0x3f80
  18:	e30806a0 	movw	r0, #34464	; 0x86a0
  1c:	e3400001 	movt	r0, #1
  20:	e3530000 	cmp	r3, #0
  24:	03a03020 	moveq	r3, #32
  28:	05c43001 	strbeq	r3, [r4, #1]
  2c:	e582300c 	str	r3, [r2, #12]
  30:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  34:	e5d40001 	ldrb	r0, [r4, #1]
  38:	e8bd4010 	pop	{r4, lr}
  3c:	eafffffe 	b	0 <i2c_is_connected>

00000040 <mcp23017_reg_read>:
  40:	e3a03901 	mov	r3, #16384	; 0x4000
  44:	e92d4010 	push	{r4, lr}
  48:	e24dd008 	sub	sp, sp, #8
  4c:	e5d02001 	ldrb	r2, [r0, #1]
  50:	e30806a0 	movw	r0, #34464	; 0x86a0
  54:	e3433f80 	movt	r3, #16256	; 0x3f80
  58:	e1a04001 	mov	r4, r1
  5c:	e3400001 	movt	r0, #1
  60:	e583200c 	str	r2, [r3, #12]
  64:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  68:	e5cd4004 	strb	r4, [sp, #4]
  6c:	e28d0004 	add	r0, sp, #4
  70:	e3a01001 	mov	r1, #1
  74:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
  78:	e28d0004 	add	r0, sp, #4
  7c:	e3a01002 	mov	r1, #2
  80:	ebfffffe 	bl	0 <lib_bcm2835_i2c_read>
  84:	e5dd0005 	ldrb	r0, [sp, #5]
  88:	e5dd3004 	ldrb	r3, [sp, #4]
  8c:	e1830400 	orr	r0, r3, r0, lsl #8
  90:	e28dd008 	add	sp, sp, #8
  94:	e8bd8010 	pop	{r4, pc}

00000098 <mcp23017_reg_write>:
  98:	e3a03901 	mov	r3, #16384	; 0x4000
  9c:	e92d4030 	push	{r4, r5, lr}
  a0:	e1a04002 	mov	r4, r2
  a4:	e5d00001 	ldrb	r0, [r0, #1]
  a8:	e24dd00c 	sub	sp, sp, #12
  ac:	e3433f80 	movt	r3, #16256	; 0x3f80
  b0:	e1a05001 	mov	r5, r1
  b4:	e583000c 	str	r0, [r3, #12]
  b8:	e30806a0 	movw	r0, #34464	; 0x86a0
  bc:	e3400001 	movt	r0, #1
  c0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  c4:	e1a03424 	lsr	r3, r4, #8
  c8:	e3a01003 	mov	r1, #3
  cc:	e5cd5004 	strb	r5, [sp, #4]
  d0:	e28d0004 	add	r0, sp, #4
  d4:	e5cd4005 	strb	r4, [sp, #5]
  d8:	e5cd3006 	strb	r3, [sp, #6]
  dc:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
  e0:	e28dd00c 	add	sp, sp, #12
  e4:	e8bd8030 	pop	{r4, r5, pc}

000000e8 <mcp23017_gpio_fsel>:
  e8:	e92d4070 	push	{r4, r5, r6, lr}
  ec:	e1a05001 	mov	r5, r1
  f0:	e1a06002 	mov	r6, r2
  f4:	e3a01000 	mov	r1, #0
  f8:	e1a04000 	mov	r4, r0
  fc:	ebfffffe 	bl	40 <mcp23017_reg_read>
 100:	e3560000 	cmp	r6, #0
 104:	e3a01000 	mov	r1, #0
 108:	01c00005 	biceq	r0, r0, r5
 10c:	11800005 	orrne	r0, r0, r5
 110:	e6ff2070 	uxth	r2, r0
 114:	e1a00004 	mov	r0, r4
 118:	e8bd4070 	pop	{r4, r5, r6, lr}
 11c:	eafffffe 	b	98 <mcp23017_reg_write>

00000120 <mcp23017_gpio_set>:
 120:	e92d4070 	push	{r4, r5, r6, lr}
 124:	e1a04001 	mov	r4, r1
 128:	e3a01014 	mov	r1, #20
 12c:	e1a05000 	mov	r5, r0
 130:	ebfffffe 	bl	40 <mcp23017_reg_read>
 134:	e1802004 	orr	r2, r0, r4
 138:	e3a01012 	mov	r1, #18
 13c:	e1a00005 	mov	r0, r5
 140:	e6ff2072 	uxth	r2, r2
 144:	e8bd4070 	pop	{r4, r5, r6, lr}
 148:	eafffffe 	b	98 <mcp23017_reg_write>

0000014c <mcp23017_gpio_clr>:
 14c:	e92d4070 	push	{r4, r5, r6, lr}
 150:	e1a04001 	mov	r4, r1
 154:	e3a01014 	mov	r1, #20
 158:	e1a05000 	mov	r5, r0
 15c:	ebfffffe 	bl	40 <mcp23017_reg_read>
 160:	e1c02004 	bic	r2, r0, r4
 164:	e3a01012 	mov	r1, #18
 168:	e1a00005 	mov	r0, r5
 16c:	e6ff2072 	uxth	r2, r2
 170:	e8bd4070 	pop	{r4, r5, r6, lr}
 174:	eafffffe 	b	98 <mcp23017_reg_write>

00000178 <mcp23017_gpio_lev>:
 178:	e92d4010 	push	{r4, lr}
 17c:	e1a04001 	mov	r4, r1
 180:	e3a01012 	mov	r1, #18
 184:	ebfffffe 	bl	40 <mcp23017_reg_read>
 188:	e1d43000 	bics	r3, r4, r0
 18c:	03a00001 	moveq	r0, #1
 190:	13a00000 	movne	r0, #0
 194:	e8bd8010 	pop	{r4, pc}

00000198 <mcp23017_gpio_set_pud>:
 198:	e92d4070 	push	{r4, r5, r6, lr}
 19c:	e1a05001 	mov	r5, r1
 1a0:	e1a06002 	mov	r6, r2
 1a4:	e3a0100c 	mov	r1, #12
 1a8:	e1a04000 	mov	r4, r0
 1ac:	ebfffffe 	bl	40 <mcp23017_reg_read>
 1b0:	e3560000 	cmp	r6, #0
 1b4:	e3a0100c 	mov	r1, #12
 1b8:	01c00005 	biceq	r0, r0, r5
 1bc:	11800005 	orrne	r0, r0, r5
 1c0:	e6ff2070 	uxth	r2, r0
 1c4:	e1a00004 	mov	r0, r4
 1c8:	e8bd4070 	pop	{r4, r5, r6, lr}
 1cc:	eafffffe 	b	98 <mcp23017_reg_write>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003441 	andeq	r3, r0, r1, asr #8
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002a 	andeq	r0, r0, sl, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 			; <UNDEFINED> instruction: 0x0c050a02
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  30:	22021e01 	andcs	r1, r2, #1, 28
  34:	Address 0x0000000000000034 is out of bounds.

