vcs -V -sverilog +vc -Mupdate -line -full64 +vcs+vcdpluson -debug_pp sys_defs.svh ISA.svh verilog/rob.sv verilog/complete_stage.sv verilog/ps.sv verilog/re_stage.sv verilog/freelist.sv testbench/rob_test.sv -o rob_simv
/usr/caen/vcs-2017.12-SP2-1/linux64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ -Masflags= -Mcfl= -pipe -fPIC -O -I/usr/caen/vcs-2017.12-SP2-1/include  -Mxcflags= -pipe -fPIC -I/usr/caen/vcs-2017.12-SP2-1/include -Mldflags= -rdynamic  -Mout=rob_simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" /usr/caen/vcs-2017.12-SP2-1/linux64/lib/libvirsim.so /usr/caen/vcs-2017.12-SP2-1/linux64/lib/liberrorinf.so /usr/caen/vcs-2017.12-SP2-1/linux64/lib/libsnpsmalloc.so /usr/caen/vcs-2017.12-SP2-1/linux64/lib/libvfs.so " -Mexternalobj= -Msaverestoreobj=/usr/caen/vcs-2017.12-SP2-1/linux64/lib/vcs_save_restore_new.o -Mcrt0= -Mcrtn="" -Mcsrc="" -Mupdate -Msyslibs=-ldl  -V +vc -line -full64 +vcs+vcdpluson -Xcbug=0x1 -Xpiyushb1=0x80 -o rob_simv -picarchive +vcsd +itf+/usr/caen/vcs-2017.12-SP2-1/linux64/lib/vcsdp.tab +cli+1 -debug=4 +memcbk -sverilog +vpi -gen_obj sys_defs.svh ISA.svh verilog/rob.sv verilog/complete_stage.sv verilog/ps.sv verilog/re_stage.sv verilog/freelist.sv testbench/rob_test.sv  
                         Chronologic VCS (TM)
      Version N-2017.12-SP2-1_Full64 -- Wed Mar 24 05:15:22 2021
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'sys_defs.svh'
Parsing design file 'ISA.svh'
Parsing design file 'verilog/rob.sv'
Parsing design file 'verilog/complete_stage.sv'
Parsing design file 'verilog/ps.sv'
Parsing design file 'verilog/re_stage.sv'
Parsing design file 'verilog/freelist.sv'
Parsing design file 'testbench/rob_test.sv'
Top Level Modules:
       ps16
       pc_sel16
       testbench
TimeScale is 1 ns / 100 ps

Warning-[ENUMASSIGN] Illegal assignment to enum variable
verilog/rob.sv, 293
ROB, "rob_states <= #(1) 0;"
  Only expressions of the enum type can be assigned to an enum variable. 
  The type int is incompatible with the enum 'ROB_STATE'
  Expression: 0
  Use the static cast operator to convert the expression to enum type.


Warning-[PCWM-W] Port connection width mismatch
testbench/rob_test.sv, 91
"retire_stage uut( .rob_head_entry (retire_entry),  .fl_distance (fl_distance),  .BPRecoverEN (BPRecoverEN),  .target_pc (fetch_pc),  .archi_maptable (archi_maptable),  .map_ar_pr (map_ar_pr),  .map_ar (map_ar),  .recover_maptable (recover_maptable),  .FreelistHead (FreelistHead),  .Retire_EN (RetireEN),  .Tolds_out (RetireReg),  .BPRecoverHead (BPRecoverHead));"
  The following 6-bit expression is connected to 5-bit port "FreelistHead" of 
  module "retire_stage", instance "uut".
  Expression: FreelistHead
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
testbench/rob_test.sv, 107
"Freelist fl( .clock (clock),  .reset (reset),  .DispatchEN (DispatchEN),  .RetireEN (RetireEN),  .RetireReg (RetireReg),  .BPRecoverEN (BPRecoverEN),  .BPRecoverHead (BPRecoverHead),  .FreeReg (FreeReg),  .Head (FreelistHead),  .FreeRegValid (FreeRegValid),  .fl_distance (fl_distance),  .array_display (array),  .head_display (fl_head),  .tail_display (fl_tail),  .empty_display (empty));"
  The following 6-bit expression is connected to 5-bit port "Head" of module 
  "Freelist", instance "fl".
  Expression: FreelistHead
  	use +lint=PCWM for more details

Starting vcs inline pass...
7 modules and 0 UDP read.
recompiling module testbench
	However, due to incremental compilation, only 1 module needs to be compiled. 
  /usr/caen/vcs-2017.12-SP2-1/linux64/bin/vcselab -o rob_simv -nobanner 
make[1]: Entering directory `/afs/umich.edu/user/b/r/brucewei/EECS470/Projects/Project4/group15w21/csrc'
make[1]: Leaving directory `/afs/umich.edu/user/b/r/brucewei/EECS470/Projects/Project4/group15w21/csrc'
( cd csrc ; make -f Makefile SNPS_VCS_TMPDIR=/tmp/vcs_20210324091521_5039 product )
make[1]: Entering directory `/afs/umich.edu/user/b/r/brucewei/EECS470/Projects/Project4/group15w21/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../rob_simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../rob_simv ]; then chmod -x ../rob_simv; fi
g++  -o ../rob_simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/rob_simv.daidir/ -Wl,-rpath=./rob_simv.daidir/ -Wl,-rpath='$ORIGIN'/rob_simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/usr/caen/vcs-2017.12-SP2-1/linux64/lib -L/usr/caen/vcs-2017.12-SP2-1/linux64/lib -lcmsg     _5507_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/caen/vcs-2017.12-SP2-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive          /usr/caen/vcs-2017.12-SP2-1/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../rob_simv up to date
make[1]: Leaving directory `/afs/umich.edu/user/b/r/brucewei/EECS470/Projects/Project4/group15w21/csrc'
CPU time: .644 seconds to compile + .630 seconds to elab + .542 seconds to link
./rob_simv | tee rob_sim_program.out
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Mar 24 05:15 2021
VCD+ Writer N-2017.12-SP2-1_Full64 Copyright (c) 1991-2017 by Synopsys Inc.

Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rob.sv, 221
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbp, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rob.sv, 250
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbp, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rob.sv, 221
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbp, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rob.sv, 250
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbp, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rob.sv, 221
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbp, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rob.sv, 250
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbp, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rob.sv, 250
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbp, at time 6000ps.

####### Cycle          0 ##########
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail: 0
structual_stall:000
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |      0    |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |      0    |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head: 0 tail:31 empty:0
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head:  0
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:     0
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle          1 ##########
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail: 0
structual_stall:000
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head: 3 tail:31 empty:0
=====   Free Reg   =====
FreeReg Valid: 7
| WAY |   PR  |
|  0  |   37  |
|  1  |   36  |
|  2  |   35  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  3      Head:  3
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:     0
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle          2 ##########
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail: 2
structual_stall:000
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head: 6 tail:31 empty:0
=====   Free Reg   =====
FreeReg Valid: 7
| WAY |   PR  |
|  0  |   40  |
|  1  |   39  |
|  2  |   38  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  6      Head:  6
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:     0
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle          3 ##########
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail: 5
structual_stall:000
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head: 9 tail:31 empty:0
=====   Free Reg   =====
FreeReg Valid: 7
| WAY |   PR  |
|  0  |   43  |
|  1  |   42  |
|  2  |   41  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  9      Head:  9
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:     0
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle          4 ##########
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail: 8
structual_stall:000
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:12 tail:31 empty:0
=====   Free Reg   =====
FreeReg Valid: 7
| WAY |   PR  |
|  0  |   46  |
|  1  |   45  |
|  2  |   44  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance: 12      Head: 12
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:     0
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle          5 ##########
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:11
structual_stall:000
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:15 tail:31 empty:0
=====   Free Reg   =====
FreeReg Valid: 7
| WAY |   PR  |
|  0  |   49  |
|  1  |   48  |
|  2  |   47  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance: 15      Head: 15
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:     0
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle          6 ##########
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:14
structual_stall:000
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:18 tail:31 empty:0
=====   Free Reg   =====
FreeReg Valid: 7
| WAY |   PR  |
|  0  |   52  |
|  1  |   51  |
|  2  |   50  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance: 18      Head: 18
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:     0
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle          7 ##########
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:17
structual_stall:000
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:21 tail:31 empty:0
=====   Free Reg   =====
FreeReg Valid: 7
| WAY |   PR  |
|  0  |   55  |
|  1  |   54  |
|  2  |   53  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance: 21      Head: 21
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:     0
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle          8 ##########
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:20
structual_stall:000
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:24 tail:31 empty:0
=====   Free Reg   =====
FreeReg Valid: 7
| WAY |   PR  |
|  0  |   58  |
|  1  |   57  |
|  2  |   56  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance: 24      Head: 24
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:     0
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle          9 ##########
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:23
structual_stall:000
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:27 tail:31 empty:0
=====   Free Reg   =====
FreeReg Valid: 7
| WAY |   PR  |
|  0  |   61  |
|  1  |   60  |
|  2  |   59  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance: 27      Head: 27
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:     0
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         10 ##########
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:26
structual_stall:000
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:30 tail:31 empty:0
=====   Free Reg   =====
FreeReg Valid: 3
| WAY |   PR  |
|  0  |   63  |
|  1  |   62  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance: 30      Head: 30
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:     0
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         11 ##########
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:29
structual_stall:001
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         12 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:111
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         13 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:111
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         14 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:111
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         15 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:111
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         16 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:111
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         17 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:111
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         18 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:111
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         19 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:111
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         20 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:111
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         21 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:111
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         22 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:111
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         23 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:111
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         24 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:111
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         25 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:111
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         26 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:111
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         27 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:111
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         28 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:111
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         29 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:111
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         30 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:111
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     0     |       0       |      0    |
|  1  |     1 |   33  |    2 |      2   |     0     |       0       |      0    |
|  2  |     1 |   32  |    1 |      1   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     0 |      0     |       0       |      0    |
|  1  |     0 |      0     |       0       |      0    |
|  2  |     0 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:7
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         31 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:111
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |    0  |    6 |      6   |     0     |       0       |      0    |
|  1  |     1 |    0  |    5 |      5   |     0     |       0       |      0    |
|  2  |     1 |    0  |    4 |      4   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     1 |      2     |       0       |      0    |
|  1  |     1 |      1     |       1       |     32    |
|  2  |     1 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:0
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:1
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head: 31
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:    31
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         32 ##########
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 34  Told:  3  arch_reg:  3  completed: 1  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  2  arch_reg:  2  completed: 1  precise_state: 1  target_pc:  32
valid: 1  Tnew: 32  Told:  1  arch_reg:  1  completed: 1  precise_state: 0  target_pc:   0
head: 0 tail:31
structual_stall:000
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    6 |      6   |     0     |       0       |      0    |
|  1  |     0 |    0  |    5 |      5   |     0     |       0       |      0    |
|  2  |     0 |    0  |    4 |      4   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     1 |      2     |       0       |      0    |
|  1  |     1 |      1     |       1       |     32    |
|  2  |     1 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     1 |   34  |    3 |      3   |     1     |       0       |    0      |
|  1  |     1 |   33  |    2 |      2   |     1     |       1       |   32      |
|  2  |     1 |   32  |    1 |      1   |     1     |       0       |    0      |
DispatchEN:0
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:    33
Index:           0        PR:    32
head:31 tail:31 empty:0
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 6
| WAY |   PR  |
|  0  |    3  |
|  1  |    2  |
|  2  |    1  |
=====   Retire Input   =====
Entry No.   2: valid-1,   Tnew-32,    Told- 1,    AR- 1,    exception-0,    target_pc-         0,    completed-1
Entry No.   1: valid-1,   Tnew-33,    Told- 2,    AR- 2,    exception-1,    target_pc-        32,    completed-1
Entry No.   0: valid-1,   Tnew-34,    Told- 3,    AR- 3,    exception-0,    target_pc-         0,    completed-1
fl_distance: 31      Head: 31
Output:
Retire_EN: 1    1    0
arch maptable AR:  1     2     3
arch maptable PR: 32    33    34
Tolds out:  1     2     3
BPRecoverEN: 1,  target_pc:         32
BPRecoverHead:     2
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |   32   |
|  2 |   33   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
####### Cycle         33 ##########
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail: 0
structual_stall:000
=====   ROB_IN Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    6 |      6   |     0     |       0       |      0    |
|  1  |     0 |    0  |    5 |      5   |     0     |       0       |      0    |
|  2  |     0 |    0  |    4 |      4   |     0     |       0       |      0    |
=====   ROB_Complete Packet   =====
| WAY | valid |  ROB_entry | precise_state | target_pc |
|  0  |     1 |      2     |       0       |      0    |
|  1  |     1 |      1     |       1       |     32    |
|  2  |     1 |      0     |       0       |      0    |
=====   ROB_Retire Packet   =====
| WAY | valid |  Tnew | Told | arch_reg | completed | precise_state | target_pc |
|  0  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  1  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
|  2  |     0 |    0  |    0 |      0   |     0     |       0       |    0      |
DispatchEN:0
Index:          31        PR:    63
Index:          30        PR:    62
Index:          29        PR:    61
Index:          28        PR:    60
Index:          27        PR:    59
Index:          26        PR:    58
Index:          25        PR:    57
Index:          24        PR:    56
Index:          23        PR:    55
Index:          22        PR:    54
Index:          21        PR:    53
Index:          20        PR:    52
Index:          19        PR:    51
Index:          18        PR:    50
Index:          17        PR:    49
Index:          16        PR:    48
Index:          15        PR:    47
Index:          14        PR:    46
Index:          13        PR:    45
Index:          12        PR:    44
Index:          11        PR:    43
Index:          10        PR:    42
Index:           9        PR:    41
Index:           8        PR:    40
Index:           7        PR:    39
Index:           6        PR:    38
Index:           5        PR:    37
Index:           4        PR:    36
Index:           3        PR:    35
Index:           2        PR:    34
Index:           1        PR:     2
Index:           0        PR:     1
head: 2 tail: 1 empty:0
=====   Free Reg   =====
FreeReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Reg   =====
RetireReg Valid: 0
| WAY |   PR  |
|  0  |    0  |
|  1  |    0  |
|  2  |    0  |
=====   Retire Input   =====
Entry No.   2: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   1: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
Entry No.   0: valid-0,   Tnew- 0,    Told- 0,    AR- 0,    exception-0,    target_pc-         0,    completed-0
fl_distance:  0      Head:  2
Output:
Retire_EN: 0    0    0
arch maptable AR:  0     0     0
arch maptable PR:  0     0     0
Tolds out:  0     0     0
BPRecoverEN: 0,  target_pc:          0
BPRecoverHead:     2
=====   Recover Maptable Entry   =====
| AR |   PR   |
|  0 |    0   |
|  1 |    1   |
|  2 |    2   |
|  3 |    3   |
|  4 |    4   |
|  5 |    5   |
|  6 |    6   |
|  7 |    7   |
|  8 |    8   |
|  9 |    9   |
| 10 |   10   |
| 11 |   11   |
| 12 |   12   |
| 13 |   13   |
| 14 |   14   |
| 15 |   15   |
| 16 |   16   |
| 17 |   17   |
| 18 |   18   |
| 19 |   19   |
| 20 |   20   |
| 21 |   21   |
| 22 |   22   |
| 23 |   23   |
| 24 |   24   |
| 25 |   25   |
| 26 |   26   |
| 27 |   27   |
| 28 |   28   |
| 29 |   29   |
| 30 |   30   |
| 31 |   31   |
 
$finish called from file "testbench/rob_test.sv", line 379.
$finish at simulation time                 3400
           V C S   S i m u l a t i o n   R e p o r t 
Time: 340000 ps
CPU Time:      0.310 seconds;       Data structure size:   0.1Mb
Wed Mar 24 05:15:27 2021
