Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon May 23 13:30:44 2022
| Host         : MECHREVO-BILL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2014)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7720)
5. checking no_input_delay (9)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2014)
---------------------------
 There are 2014 register/latch pins with no clock driven by root clock pin: pdu/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7720)
---------------------------------------------------
 There are 7720 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.289        0.000                      0                   52        0.064        0.000                      0                   52        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.289        0.000                      0                   52        0.064        0.000                      0                   52        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.704ns (19.445%)  route 2.916ns (80.555%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.625     5.228    pdu/clk_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.622     7.306    pdu/step_r
    SLICE_X54Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.430 f  pdu/check_r[1]_i_2/O
                         net (fo=5, routed)           0.683     8.112    pdu/step_p__0
    SLICE_X54Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.236 r  pdu/cnt_m_rf[2]_i_1/O
                         net (fo=1, routed)           0.612     8.848    pdu/p_0_in[2]
    SLICE_X54Y98         FDCE                                         r  pdu/cnt_m_rf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505    14.928    pdu/clk_IBUF_BUFG
    SLICE_X54Y98         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X54Y98         FDCE (Setup_fdce_C_D)       -0.031    15.137    pdu/cnt_m_rf_reg[2]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.704ns (20.858%)  route 2.671ns (79.142%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.625     5.228    pdu/clk_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.622     7.306    pdu/step_r
    SLICE_X54Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.430 f  pdu/check_r[1]_i_2/O
                         net (fo=5, routed)           0.670     8.100    pdu/step_p__0
    SLICE_X53Y95         LUT6 (Prop_lut6_I3_O)        0.124     8.224 r  pdu/cnt_al_plr[1]_i_1/O
                         net (fo=1, routed)           0.379     8.603    pdu/cnt_al_plr[1]_i_1_n_0
    SLICE_X53Y95         FDCE                                         r  pdu/cnt_al_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.504    14.927    pdu/clk_IBUF_BUFG
    SLICE_X53Y95         FDCE                                         r  pdu/cnt_al_plr_reg[1]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y95         FDCE (Setup_fdce_C_D)       -0.062    15.105    pdu/cnt_al_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.994ns (31.535%)  route 2.158ns (68.465%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X54Y98         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518     5.747 f  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         1.103     6.849    pdu/dpra[2]
    SLICE_X54Y97         LUT5 (Prop_lut5_I0_O)        0.153     7.002 r  pdu/cnt_m_rf[4]_i_3/O
                         net (fo=2, routed)           0.436     7.439    pdu/cnt_m_rf[4]_i_3_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I0_O)        0.323     7.762 r  pdu/cnt_m_rf[3]_i_1/O
                         net (fo=1, routed)           0.619     8.381    pdu/p_0_in[3]
    SLICE_X54Y98         FDCE                                         r  pdu/cnt_m_rf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505    14.928    pdu/clk_IBUF_BUFG
    SLICE_X54Y98         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
                         clock pessimism              0.301    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X54Y98         FDCE (Setup_fdce_C_D)       -0.249    14.944    pdu/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.704ns (20.836%)  route 2.675ns (79.164%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.625     5.228    pdu/clk_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.622     7.306    pdu/step_r
    SLICE_X54Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.430 f  pdu/check_r[1]_i_2/O
                         net (fo=5, routed)           1.053     8.482    pdu/step_p__0
    SLICE_X53Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.606 r  pdu/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.606    pdu/check_r[1]_i_1_n_0
    SLICE_X53Y94         FDCE                                         r  pdu/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.504    14.927    pdu/clk_IBUF_BUFG
    SLICE_X53Y94         FDCE                                         r  pdu/check_r_reg[1]/C
                         clock pessimism              0.279    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X53Y94         FDCE (Setup_fdce_C_D)        0.029    15.199    pdu/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.704ns (22.780%)  route 2.386ns (77.220%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.625     5.228    pdu/clk_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.622     7.306    pdu/step_r
    SLICE_X54Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.430 f  pdu/check_r[1]_i_2/O
                         net (fo=5, routed)           0.765     8.194    pdu/step_p__0
    SLICE_X53Y95         LUT3 (Prop_lut3_I0_O)        0.124     8.318 r  pdu/cnt_al_plr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.318    pdu/cnt_al_plr[0]_i_1_n_0
    SLICE_X53Y95         FDCE                                         r  pdu/cnt_al_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.504    14.927    pdu/clk_IBUF_BUFG
    SLICE_X53Y95         FDCE                                         r  pdu/cnt_al_plr_reg[0]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y95         FDCE (Setup_fdce_C_D)        0.029    15.196    pdu/cnt_al_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  6.878    

Slack (MET) :             7.005ns  (required time - arrival time)
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 1.002ns (34.183%)  route 1.929ns (65.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X54Y98         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518     5.747 f  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         1.103     6.849    pdu/dpra[2]
    SLICE_X54Y97         LUT5 (Prop_lut5_I0_O)        0.153     7.002 r  pdu/cnt_m_rf[4]_i_3/O
                         net (fo=2, routed)           0.447     7.450    pdu/cnt_m_rf[4]_i_3_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I1_O)        0.331     7.781 r  pdu/cnt_m_rf[4]_i_2/O
                         net (fo=1, routed)           0.379     8.160    pdu/p_0_in[4]
    SLICE_X54Y98         FDCE                                         r  pdu/cnt_m_rf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505    14.928    pdu/clk_IBUF_BUFG
    SLICE_X54Y98         FDCE                                         r  pdu/cnt_m_rf_reg[4]/C
                         clock pessimism              0.301    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X54Y98         FDCE (Setup_fdce_C_D)       -0.028    15.165    pdu/cnt_m_rf_reg[4]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  7.005    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.704ns (24.090%)  route 2.218ns (75.910%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.625     5.228    pdu/clk_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.622     7.306    pdu/step_r
    SLICE_X54Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.430 f  pdu/check_r[1]_i_2/O
                         net (fo=5, routed)           0.597     8.026    pdu/step_p__0
    SLICE_X53Y95         LUT6 (Prop_lut6_I3_O)        0.124     8.150 r  pdu/cnt_al_plr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.150    pdu/cnt_al_plr[2]_i_1_n_0
    SLICE_X53Y95         FDCE                                         r  pdu/cnt_al_plr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.504    14.927    pdu/clk_IBUF_BUFG
    SLICE_X53Y95         FDCE                                         r  pdu/cnt_al_plr_reg[2]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y95         FDCE (Setup_fdce_C_D)        0.031    15.198    pdu/cnt_al_plr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  7.048    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]_rep/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.642ns (27.285%)  route 1.711ns (72.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.237    pdu/clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.227     6.982    pdu/Q[1]
    SLICE_X54Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.106 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          0.484     7.590    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505    14.928    pdu/clk_IBUF_BUFG
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X55Y99         FDCE (Setup_fdce_C_CE)      -0.205    14.874    pdu/cnt_m_rf_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  7.285    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.642ns (27.285%)  route 1.711ns (72.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.237    pdu/clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.227     6.982    pdu/Q[1]
    SLICE_X54Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.106 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          0.484     7.590    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505    14.928    pdu/clk_IBUF_BUFG
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__0/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X55Y99         FDCE (Setup_fdce_C_CE)      -0.205    14.874    pdu/cnt_m_rf_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  7.285    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.642ns (27.285%)  route 1.711ns (72.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.237    pdu/clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     5.755 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.227     6.982    pdu/Q[1]
    SLICE_X54Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.106 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          0.484     7.590    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505    14.928    pdu/clk_IBUF_BUFG
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__0/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X55Y99         FDCE (Setup_fdce_C_CE)      -0.205    14.874    pdu/cnt_m_rf_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  7.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/valid_2r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.542%)  route 0.256ns (64.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.256     1.882    pdu/valid_r
    SLICE_X52Y94         FDRE                                         r  pdu/valid_2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.999    pdu/clk_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  pdu/valid_2r_reg/C
                         clock pessimism             -0.250     1.748    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.070     1.818    pdu/valid_2r_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pdu/valid_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  pdu/valid_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  pdu/valid_2r_reg/Q
                         net (fo=2, routed)           0.064     1.688    pdu/valid_2r
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.733 r  pdu/check_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.733    pdu/check_r[0]_i_1_n_0
    SLICE_X53Y94         FDCE                                         r  pdu/check_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.999    pdu/clk_IBUF_BUFG
    SLICE_X53Y94         FDCE                                         r  pdu/check_r_reg[0]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X53Y94         FDCE (Hold_fdce_C_D)         0.092     1.588    pdu/check_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pdu/valid_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  pdu/valid_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  pdu/valid_2r_reg/Q
                         net (fo=2, routed)           0.065     1.689    pdu/valid_2r
    SLICE_X53Y94         LUT6 (Prop_lut6_I2_O)        0.045     1.734 r  pdu/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.734    pdu/check_r[1]_i_1_n_0
    SLICE_X53Y94         FDCE                                         r  pdu/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.999    pdu/clk_IBUF_BUFG
    SLICE_X53Y94         FDCE                                         r  pdu/check_r_reg[1]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X53Y94         FDCE (Hold_fdce_C_D)         0.091     1.587    pdu/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pdu/in_2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_ah_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.134%)  route 0.118ns (38.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  pdu/in_2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/in_2r_reg[1]/Q
                         net (fo=3, routed)           0.118     1.744    pdu/in_2r_reg_n_0_[1]
    SLICE_X54Y97         LUT5 (Prop_lut5_I3_O)        0.045     1.789 r  pdu/cnt_ah_plr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.789    pdu/cnt_ah_plr[0]_i_1_n_0
    SLICE_X54Y97         FDCE                                         r  pdu/cnt_ah_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  pdu/cnt_ah_plr_reg[0]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X54Y97         FDCE (Hold_fdce_C_D)         0.121     1.621    pdu/cnt_ah_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 pdu/in_2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_ah_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.735%)  route 0.120ns (39.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  pdu/in_2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/in_2r_reg[1]/Q
                         net (fo=3, routed)           0.120     1.746    pdu/in_2r_reg_n_0_[1]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.791 r  pdu/cnt_ah_plr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.791    pdu/cnt_ah_plr[1]_i_1_n_0
    SLICE_X54Y97         FDCE                                         r  pdu/cnt_ah_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  pdu/cnt_ah_plr_reg[1]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X54Y97         FDCE (Hold_fdce_C_D)         0.120     1.620    pdu/cnt_ah_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/in_2r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.164ns (29.319%)  route 0.395ns (70.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           0.395     2.045    pdu/Q[1]
    SLICE_X53Y97         FDRE                                         r  pdu/in_2r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  pdu/in_2r_reg[1]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.070     1.819    pdu/in_2r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.742%)  route 0.154ns (45.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/in_r_reg[0]/Q
                         net (fo=10, routed)          0.154     1.779    pdu/Q[0]
    SLICE_X55Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  pdu/cnt_m_rf[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.824    pdu/cnt_m_rf[1]_rep__0_i_1_n_0
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__0/C
                         clock pessimism             -0.499     1.500    
    SLICE_X55Y99         FDCE (Hold_fdce_C_D)         0.092     1.592    pdu/cnt_m_rf_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pdu/cnt_al_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.294%)  route 0.170ns (47.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X53Y95         FDCE                                         r  pdu/cnt_al_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  pdu/cnt_al_plr_reg[0]/Q
                         net (fo=132, routed)         0.170     1.794    pdu/cnt_al_plr_reg[0]_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.839 r  pdu/cnt_al_plr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.839    pdu/cnt_al_plr[2]_i_1_n_0
    SLICE_X53Y95         FDCE                                         r  pdu/cnt_al_plr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.999    pdu/clk_IBUF_BUFG
    SLICE_X53Y95         FDCE                                         r  pdu/cnt_al_plr_reg[2]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDCE (Hold_fdce_C_D)         0.092     1.575    pdu/cnt_al_plr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/clk_cpu_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.455%)  route 0.183ns (49.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  pdu/step_2r_reg/Q
                         net (fo=15, routed)          0.183     1.808    pdu/step_2r
    SLICE_X52Y97         LUT4 (Prop_lut4_I3_O)        0.045     1.853 r  pdu/clk_cpu_r_i_1/O
                         net (fo=1, routed)           0.000     1.853    pdu/clk_cpu_r_i_1_n_0
    SLICE_X52Y97         FDCE                                         r  pdu/clk_cpu_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X52Y97         FDCE                                         r  pdu/clk_cpu_r_reg/C
                         clock pessimism             -0.502     1.497    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.091     1.588    pdu/clk_cpu_r_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pdu/cnt_m_rf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.227ns (63.153%)  route 0.132ns (36.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X55Y97         FDCE                                         r  pdu/cnt_m_rf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDCE (Prop_fdce_C_Q)         0.128     1.612 r  pdu/cnt_m_rf_reg[0]/Q
                         net (fo=220, routed)         0.132     1.745    pdu/dpra[0]
    SLICE_X55Y97         LUT6 (Prop_lut6_I5_O)        0.099     1.844 r  pdu/cnt_m_rf[1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    pdu/p_0_in[1]
    SLICE_X55Y97         FDCE                                         r  pdu/cnt_m_rf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X55Y97         FDCE                                         r  pdu/cnt_m_rf_reg[1]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X55Y97         FDCE (Hold_fdce_C_D)         0.092     1.576    pdu/cnt_m_rf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y94    pdu/check_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y94    pdu/check_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    pdu/clk_cpu_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y97    pdu/cnt_ah_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y97    pdu/cnt_ah_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    pdu/cnt_al_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    pdu/cnt_al_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    pdu/cnt_al_plr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y97    pdu/cnt_m_rf_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    pdu/check_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    pdu/check_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    pdu/check_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    pdu/check_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    pdu/clk_cpu_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    pdu/clk_cpu_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    pdu/cnt_ah_plr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    pdu/check_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    pdu/check_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    pdu/check_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    pdu/check_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    pdu/clk_cpu_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    pdu/clk_cpu_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    pdu/cnt_ah_plr_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7727 Endpoints
Min Delay          7727 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.609ns  (logic 6.917ns (18.393%)  route 30.691ns (81.607%))
  Logic Levels:           20  (FDCE=1 LUT4=3 LUT6=13 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[3]/C
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cpu/mem_wb/wb_src_wb_reg[3]/Q
                         net (fo=38, routed)          1.684     2.103    cpu/mem_wb/Q[3]
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.299     2.402 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           1.231     3.633    cpu/id_ex/p_4_in
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.757 r  cpu/id_ex/alu_result_mem[0]_i_10/O
                         net (fo=32, routed)          5.396     9.153    cpu/id_ex/ForwardA[0]
    SLICE_X37Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.277 r  cpu/id_ex/alu_result_mem[0]_i_5/O
                         net (fo=76, routed)          3.140    12.417    cpu/id_ex/alu_op1[31]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.541 r  cpu/id_ex/alu_result_mem[8]_i_15/O
                         net (fo=4, routed)           1.125    13.666    cpu/id_ex/alu_result_mem[8]_i_15_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.790 r  cpu/id_ex/alu_result_mem[2]_i_12/O
                         net (fo=2, routed)           1.117    14.907    cpu/id_ex/alu_result_mem[2]_i_12_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I2_O)        0.124    15.031 r  cpu/id_ex/alu_result_mem[2]_i_7/O
                         net (fo=1, routed)           0.789    15.820    cpu/id_ex/alu/data6[2]
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.944 r  cpu/id_ex/alu_result_mem[2]_i_4/O
                         net (fo=1, routed)           0.000    15.944    cpu/id_ex/alu_result_mem[2]_i_4_n_0
    SLICE_X39Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    16.161 r  cpu/id_ex/alu_result_mem_reg[2]_i_2/O
                         net (fo=3, routed)           1.005    17.166    cpu/id_ex/alu/result[2]
    SLICE_X38Y93         LUT4 (Prop_lut4_I3_O)        0.299    17.465 r  cpu/id_ex/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.689    18.154    cpu/id_ex/FSM_sequential_state[1]_i_6_n_0
    SLICE_X38Y93         LUT4 (Prop_lut4_I0_O)        0.124    18.278 r  cpu/id_ex/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.585    18.863    cpu/id_ex/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.987 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         5.203    24.190    cpu/id_ex/alu_z
    SLICE_X30Y104        LUT6 (Prop_lut6_I5_O)        0.124    24.314 r  cpu/id_ex/pc[31]_i_8/O
                         net (fo=1, routed)           0.670    24.984    cpu/id_ex/pc[31]_i_8_n_0
    SLICE_X30Y104        LUT6 (Prop_lut6_I3_O)        0.124    25.108 r  cpu/id_ex/pc[31]_i_2/O
                         net (fo=3, routed)           0.583    25.691    cpu/if_id/D[31]
    SLICE_X33Y104        LUT6 (Prop_lut6_I1_O)        0.124    25.815 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_149/O
                         net (fo=1, routed)           1.236    27.051    pdu/hexplay_en_OBUF[6]_inst_i_11_0
    SLICE_X41Y105        LUT6 (Prop_lut6_I3_O)        0.124    27.175 r  pdu/hexplay_en_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           1.135    28.310    pdu/data7[3]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    28.434 r  pdu/hexplay_en_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000    28.434    pdu/hexplay_en_OBUF[6]_inst_i_11_n_0
    SLICE_X45Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    28.651 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.992    29.643    pdu/seg_a__27[3]
    SLICE_X47Y96         LUT4 (Prop_lut4_I2_O)        0.299    29.942 r  pdu/hexplay_en_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.111    34.053    hexplay_en_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    37.609 r  hexplay_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.609    hexplay_en[1]
    R10                                                               r  hexplay_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.481ns  (logic 6.939ns (18.513%)  route 30.542ns (81.487%))
  Logic Levels:           20  (FDCE=1 LUT4=3 LUT6=13 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[3]/C
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cpu/mem_wb/wb_src_wb_reg[3]/Q
                         net (fo=38, routed)          1.684     2.103    cpu/mem_wb/Q[3]
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.299     2.402 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           1.231     3.633    cpu/id_ex/p_4_in
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.757 r  cpu/id_ex/alu_result_mem[0]_i_10/O
                         net (fo=32, routed)          5.396     9.153    cpu/id_ex/ForwardA[0]
    SLICE_X37Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.277 r  cpu/id_ex/alu_result_mem[0]_i_5/O
                         net (fo=76, routed)          3.140    12.417    cpu/id_ex/alu_op1[31]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.541 r  cpu/id_ex/alu_result_mem[8]_i_15/O
                         net (fo=4, routed)           1.125    13.666    cpu/id_ex/alu_result_mem[8]_i_15_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.790 r  cpu/id_ex/alu_result_mem[2]_i_12/O
                         net (fo=2, routed)           1.117    14.907    cpu/id_ex/alu_result_mem[2]_i_12_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I2_O)        0.124    15.031 r  cpu/id_ex/alu_result_mem[2]_i_7/O
                         net (fo=1, routed)           0.789    15.820    cpu/id_ex/alu/data6[2]
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.944 r  cpu/id_ex/alu_result_mem[2]_i_4/O
                         net (fo=1, routed)           0.000    15.944    cpu/id_ex/alu_result_mem[2]_i_4_n_0
    SLICE_X39Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    16.161 r  cpu/id_ex/alu_result_mem_reg[2]_i_2/O
                         net (fo=3, routed)           1.005    17.166    cpu/id_ex/alu/result[2]
    SLICE_X38Y93         LUT4 (Prop_lut4_I3_O)        0.299    17.465 r  cpu/id_ex/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.689    18.154    cpu/id_ex/FSM_sequential_state[1]_i_6_n_0
    SLICE_X38Y93         LUT4 (Prop_lut4_I0_O)        0.124    18.278 r  cpu/id_ex/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.585    18.863    cpu/id_ex/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.987 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         5.203    24.190    cpu/id_ex/alu_z
    SLICE_X30Y104        LUT6 (Prop_lut6_I5_O)        0.124    24.314 r  cpu/id_ex/pc[31]_i_8/O
                         net (fo=1, routed)           0.670    24.984    cpu/id_ex/pc[31]_i_8_n_0
    SLICE_X30Y104        LUT6 (Prop_lut6_I3_O)        0.124    25.108 r  cpu/id_ex/pc[31]_i_2/O
                         net (fo=3, routed)           0.583    25.691    cpu/if_id/D[31]
    SLICE_X33Y104        LUT6 (Prop_lut6_I1_O)        0.124    25.815 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_149/O
                         net (fo=1, routed)           1.236    27.051    pdu/hexplay_en_OBUF[6]_inst_i_11_0
    SLICE_X41Y105        LUT6 (Prop_lut6_I3_O)        0.124    27.175 r  pdu/hexplay_en_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           1.135    28.310    pdu/data7[3]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    28.434 r  pdu/hexplay_en_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000    28.434    pdu/hexplay_en_OBUF[6]_inst_i_11_n_0
    SLICE_X45Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    28.651 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.843    29.494    pdu/seg_a__27[3]
    SLICE_X47Y97         LUT4 (Prop_lut4_I1_O)        0.299    29.793 r  pdu/hexplay_en_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.111    33.904    hexplay_en_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    37.481 r  hexplay_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.481    hexplay_en[0]
    T10                                                               r  hexplay_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.419ns  (logic 7.156ns (19.123%)  route 30.263ns (80.877%))
  Logic Levels:           20  (FDCE=1 LUT4=3 LUT6=13 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[3]/C
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cpu/mem_wb/wb_src_wb_reg[3]/Q
                         net (fo=38, routed)          1.684     2.103    cpu/mem_wb/Q[3]
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.299     2.402 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           1.231     3.633    cpu/id_ex/p_4_in
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.757 r  cpu/id_ex/alu_result_mem[0]_i_10/O
                         net (fo=32, routed)          5.396     9.153    cpu/id_ex/ForwardA[0]
    SLICE_X37Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.277 r  cpu/id_ex/alu_result_mem[0]_i_5/O
                         net (fo=76, routed)          3.140    12.417    cpu/id_ex/alu_op1[31]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.541 r  cpu/id_ex/alu_result_mem[8]_i_15/O
                         net (fo=4, routed)           1.125    13.666    cpu/id_ex/alu_result_mem[8]_i_15_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.790 r  cpu/id_ex/alu_result_mem[2]_i_12/O
                         net (fo=2, routed)           1.117    14.907    cpu/id_ex/alu_result_mem[2]_i_12_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I2_O)        0.124    15.031 r  cpu/id_ex/alu_result_mem[2]_i_7/O
                         net (fo=1, routed)           0.789    15.820    cpu/id_ex/alu/data6[2]
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.944 r  cpu/id_ex/alu_result_mem[2]_i_4/O
                         net (fo=1, routed)           0.000    15.944    cpu/id_ex/alu_result_mem[2]_i_4_n_0
    SLICE_X39Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    16.161 r  cpu/id_ex/alu_result_mem_reg[2]_i_2/O
                         net (fo=3, routed)           1.005    17.166    cpu/id_ex/alu/result[2]
    SLICE_X38Y93         LUT4 (Prop_lut4_I3_O)        0.299    17.465 r  cpu/id_ex/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.689    18.154    cpu/id_ex/FSM_sequential_state[1]_i_6_n_0
    SLICE_X38Y93         LUT4 (Prop_lut4_I0_O)        0.124    18.278 r  cpu/id_ex/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.585    18.863    cpu/id_ex/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.987 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         5.203    24.190    cpu/id_ex/alu_z
    SLICE_X30Y104        LUT6 (Prop_lut6_I5_O)        0.124    24.314 r  cpu/id_ex/pc[31]_i_8/O
                         net (fo=1, routed)           0.670    24.984    cpu/id_ex/pc[31]_i_8_n_0
    SLICE_X30Y104        LUT6 (Prop_lut6_I3_O)        0.124    25.108 r  cpu/id_ex/pc[31]_i_2/O
                         net (fo=3, routed)           0.583    25.691    cpu/if_id/D[31]
    SLICE_X33Y104        LUT6 (Prop_lut6_I1_O)        0.124    25.815 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_149/O
                         net (fo=1, routed)           1.236    27.051    pdu/hexplay_en_OBUF[6]_inst_i_11_0
    SLICE_X41Y105        LUT6 (Prop_lut6_I3_O)        0.124    27.175 r  pdu/hexplay_en_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           1.135    28.310    pdu/data7[3]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    28.434 r  pdu/hexplay_en_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000    28.434    pdu/hexplay_en_OBUF[6]_inst_i_11_n_0
    SLICE_X45Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    28.651 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.992    29.643    pdu/seg_a__27[3]
    SLICE_X47Y96         LUT4 (Prop_lut4_I0_O)        0.329    29.972 r  pdu/hexplay_en_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.683    33.655    hexplay_en_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    37.419 r  hexplay_en_OBUF[5]_inst/O
                         net (fo=0)                   0.000    37.419    hexplay_en[5]
    T11                                                               r  hexplay_en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.008ns  (logic 7.130ns (19.265%)  route 29.879ns (80.735%))
  Logic Levels:           20  (FDCE=1 LUT4=3 LUT6=13 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[3]/C
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cpu/mem_wb/wb_src_wb_reg[3]/Q
                         net (fo=38, routed)          1.684     2.103    cpu/mem_wb/Q[3]
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.299     2.402 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           1.231     3.633    cpu/id_ex/p_4_in
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.757 r  cpu/id_ex/alu_result_mem[0]_i_10/O
                         net (fo=32, routed)          5.396     9.153    cpu/id_ex/ForwardA[0]
    SLICE_X37Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.277 r  cpu/id_ex/alu_result_mem[0]_i_5/O
                         net (fo=76, routed)          3.140    12.417    cpu/id_ex/alu_op1[31]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.541 r  cpu/id_ex/alu_result_mem[8]_i_15/O
                         net (fo=4, routed)           1.125    13.666    cpu/id_ex/alu_result_mem[8]_i_15_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.790 r  cpu/id_ex/alu_result_mem[2]_i_12/O
                         net (fo=2, routed)           1.117    14.907    cpu/id_ex/alu_result_mem[2]_i_12_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I2_O)        0.124    15.031 r  cpu/id_ex/alu_result_mem[2]_i_7/O
                         net (fo=1, routed)           0.789    15.820    cpu/id_ex/alu/data6[2]
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.944 r  cpu/id_ex/alu_result_mem[2]_i_4/O
                         net (fo=1, routed)           0.000    15.944    cpu/id_ex/alu_result_mem[2]_i_4_n_0
    SLICE_X39Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    16.161 r  cpu/id_ex/alu_result_mem_reg[2]_i_2/O
                         net (fo=3, routed)           1.005    17.166    cpu/id_ex/alu/result[2]
    SLICE_X38Y93         LUT4 (Prop_lut4_I3_O)        0.299    17.465 r  cpu/id_ex/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.689    18.154    cpu/id_ex/FSM_sequential_state[1]_i_6_n_0
    SLICE_X38Y93         LUT4 (Prop_lut4_I0_O)        0.124    18.278 r  cpu/id_ex/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.585    18.863    cpu/id_ex/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.987 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         5.203    24.190    cpu/id_ex/alu_z
    SLICE_X30Y104        LUT6 (Prop_lut6_I5_O)        0.124    24.314 f  cpu/id_ex/pc[31]_i_8/O
                         net (fo=1, routed)           0.670    24.984    cpu/id_ex/pc[31]_i_8_n_0
    SLICE_X30Y104        LUT6 (Prop_lut6_I3_O)        0.124    25.108 f  cpu/id_ex/pc[31]_i_2/O
                         net (fo=3, routed)           0.583    25.691    cpu/if_id/D[31]
    SLICE_X33Y104        LUT6 (Prop_lut6_I1_O)        0.124    25.815 f  cpu/if_id/hexplay_en_OBUF[6]_inst_i_149/O
                         net (fo=1, routed)           1.236    27.051    pdu/hexplay_en_OBUF[6]_inst_i_11_0
    SLICE_X41Y105        LUT6 (Prop_lut6_I3_O)        0.124    27.175 f  pdu/hexplay_en_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           1.135    28.310    pdu/data7[3]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    28.434 f  pdu/hexplay_en_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000    28.434    pdu/hexplay_en_OBUF[6]_inst_i_11_n_0
    SLICE_X45Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    28.651 f  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.845    29.496    pdu/seg_a__27[3]
    SLICE_X47Y97         LUT4 (Prop_lut4_I2_O)        0.325    29.821 r  pdu/hexplay_en_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.445    33.267    hexplay_en_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    37.008 r  hexplay_en_OBUF[4]_inst/O
                         net (fo=0)                   0.000    37.008    hexplay_en[4]
    P15                                                               r  hexplay_en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.589ns  (logic 6.912ns (18.892%)  route 29.677ns (81.108%))
  Logic Levels:           20  (FDCE=1 LUT4=3 LUT6=13 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[3]/C
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cpu/mem_wb/wb_src_wb_reg[3]/Q
                         net (fo=38, routed)          1.684     2.103    cpu/mem_wb/Q[3]
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.299     2.402 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           1.231     3.633    cpu/id_ex/p_4_in
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.757 r  cpu/id_ex/alu_result_mem[0]_i_10/O
                         net (fo=32, routed)          5.396     9.153    cpu/id_ex/ForwardA[0]
    SLICE_X37Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.277 r  cpu/id_ex/alu_result_mem[0]_i_5/O
                         net (fo=76, routed)          3.140    12.417    cpu/id_ex/alu_op1[31]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.541 r  cpu/id_ex/alu_result_mem[8]_i_15/O
                         net (fo=4, routed)           1.125    13.666    cpu/id_ex/alu_result_mem[8]_i_15_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.790 r  cpu/id_ex/alu_result_mem[2]_i_12/O
                         net (fo=2, routed)           1.117    14.907    cpu/id_ex/alu_result_mem[2]_i_12_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I2_O)        0.124    15.031 r  cpu/id_ex/alu_result_mem[2]_i_7/O
                         net (fo=1, routed)           0.789    15.820    cpu/id_ex/alu/data6[2]
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.944 r  cpu/id_ex/alu_result_mem[2]_i_4/O
                         net (fo=1, routed)           0.000    15.944    cpu/id_ex/alu_result_mem[2]_i_4_n_0
    SLICE_X39Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    16.161 r  cpu/id_ex/alu_result_mem_reg[2]_i_2/O
                         net (fo=3, routed)           1.005    17.166    cpu/id_ex/alu/result[2]
    SLICE_X38Y93         LUT4 (Prop_lut4_I3_O)        0.299    17.465 r  cpu/id_ex/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.689    18.154    cpu/id_ex/FSM_sequential_state[1]_i_6_n_0
    SLICE_X38Y93         LUT4 (Prop_lut4_I0_O)        0.124    18.278 r  cpu/id_ex/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.585    18.863    cpu/id_ex/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.987 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         5.203    24.190    cpu/id_ex/alu_z
    SLICE_X30Y104        LUT6 (Prop_lut6_I5_O)        0.124    24.314 r  cpu/id_ex/pc[31]_i_8/O
                         net (fo=1, routed)           0.670    24.984    cpu/id_ex/pc[31]_i_8_n_0
    SLICE_X30Y104        LUT6 (Prop_lut6_I3_O)        0.124    25.108 r  cpu/id_ex/pc[31]_i_2/O
                         net (fo=3, routed)           0.583    25.691    cpu/if_id/D[31]
    SLICE_X33Y104        LUT6 (Prop_lut6_I1_O)        0.124    25.815 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_149/O
                         net (fo=1, routed)           1.236    27.051    pdu/hexplay_en_OBUF[6]_inst_i_11_0
    SLICE_X41Y105        LUT6 (Prop_lut6_I3_O)        0.124    27.175 r  pdu/hexplay_en_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           1.135    28.310    pdu/data7[3]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    28.434 r  pdu/hexplay_en_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000    28.434    pdu/hexplay_en_OBUF[6]_inst_i_11_n_0
    SLICE_X45Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    28.651 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.845    29.496    pdu/seg_a__27[3]
    SLICE_X47Y97         LUT4 (Prop_lut4_I2_O)        0.299    29.795 r  pdu/hexplay_en_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.244    33.039    hexplay_en_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    36.589 r  hexplay_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000    36.589    hexplay_en[3]
    K13                                                               r  hexplay_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.499ns  (logic 7.088ns (19.420%)  route 29.411ns (80.580%))
  Logic Levels:           20  (FDCE=1 LUT4=3 LUT6=13 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[3]/C
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cpu/mem_wb/wb_src_wb_reg[3]/Q
                         net (fo=38, routed)          1.684     2.103    cpu/mem_wb/Q[3]
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.299     2.402 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           1.231     3.633    cpu/id_ex/p_4_in
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.757 r  cpu/id_ex/alu_result_mem[0]_i_10/O
                         net (fo=32, routed)          5.396     9.153    cpu/id_ex/ForwardA[0]
    SLICE_X37Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.277 r  cpu/id_ex/alu_result_mem[0]_i_5/O
                         net (fo=76, routed)          3.140    12.417    cpu/id_ex/alu_op1[31]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.541 r  cpu/id_ex/alu_result_mem[8]_i_15/O
                         net (fo=4, routed)           1.125    13.666    cpu/id_ex/alu_result_mem[8]_i_15_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.790 r  cpu/id_ex/alu_result_mem[2]_i_12/O
                         net (fo=2, routed)           1.117    14.907    cpu/id_ex/alu_result_mem[2]_i_12_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I2_O)        0.124    15.031 r  cpu/id_ex/alu_result_mem[2]_i_7/O
                         net (fo=1, routed)           0.789    15.820    cpu/id_ex/alu/data6[2]
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.944 r  cpu/id_ex/alu_result_mem[2]_i_4/O
                         net (fo=1, routed)           0.000    15.944    cpu/id_ex/alu_result_mem[2]_i_4_n_0
    SLICE_X39Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    16.161 r  cpu/id_ex/alu_result_mem_reg[2]_i_2/O
                         net (fo=3, routed)           1.005    17.166    cpu/id_ex/alu/result[2]
    SLICE_X38Y93         LUT4 (Prop_lut4_I3_O)        0.299    17.465 r  cpu/id_ex/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.689    18.154    cpu/id_ex/FSM_sequential_state[1]_i_6_n_0
    SLICE_X38Y93         LUT4 (Prop_lut4_I0_O)        0.124    18.278 r  cpu/id_ex/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.585    18.863    cpu/id_ex/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.987 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         5.203    24.190    cpu/id_ex/alu_z
    SLICE_X30Y104        LUT6 (Prop_lut6_I5_O)        0.124    24.314 r  cpu/id_ex/pc[31]_i_8/O
                         net (fo=1, routed)           0.670    24.984    cpu/id_ex/pc[31]_i_8_n_0
    SLICE_X30Y104        LUT6 (Prop_lut6_I3_O)        0.124    25.108 r  cpu/id_ex/pc[31]_i_2/O
                         net (fo=3, routed)           0.583    25.691    cpu/if_id/D[31]
    SLICE_X33Y104        LUT6 (Prop_lut6_I1_O)        0.124    25.815 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_149/O
                         net (fo=1, routed)           1.236    27.051    pdu/hexplay_en_OBUF[6]_inst_i_11_0
    SLICE_X41Y105        LUT6 (Prop_lut6_I3_O)        0.124    27.175 r  pdu/hexplay_en_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           1.135    28.310    pdu/data7[3]
    SLICE_X45Y98         LUT6 (Prop_lut6_I1_O)        0.124    28.434 r  pdu/hexplay_en_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000    28.434    pdu/hexplay_en_OBUF[6]_inst_i_11_n_0
    SLICE_X45Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    28.651 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.843    29.494    pdu/seg_a__27[3]
    SLICE_X47Y97         LUT4 (Prop_lut4_I2_O)        0.329    29.823 r  pdu/hexplay_en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.980    32.803    hexplay_en_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.696    36.499 r  hexplay_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000    36.499    hexplay_en[2]
    K16                                                               r  hexplay_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.795ns  (logic 6.899ns (19.274%)  route 28.896ns (80.726%))
  Logic Levels:           20  (FDCE=1 LUT4=3 LUT6=13 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[3]/C
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cpu/mem_wb/wb_src_wb_reg[3]/Q
                         net (fo=38, routed)          1.684     2.103    cpu/mem_wb/Q[3]
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.299     2.402 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           1.231     3.633    cpu/id_ex/p_4_in
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.757 r  cpu/id_ex/alu_result_mem[0]_i_10/O
                         net (fo=32, routed)          5.396     9.153    cpu/id_ex/ForwardA[0]
    SLICE_X37Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.277 r  cpu/id_ex/alu_result_mem[0]_i_5/O
                         net (fo=76, routed)          3.140    12.417    cpu/id_ex/alu_op1[31]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.541 r  cpu/id_ex/alu_result_mem[8]_i_15/O
                         net (fo=4, routed)           1.125    13.666    cpu/id_ex/alu_result_mem[8]_i_15_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.790 r  cpu/id_ex/alu_result_mem[2]_i_12/O
                         net (fo=2, routed)           1.117    14.907    cpu/id_ex/alu_result_mem[2]_i_12_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I2_O)        0.124    15.031 r  cpu/id_ex/alu_result_mem[2]_i_7/O
                         net (fo=1, routed)           0.789    15.820    cpu/id_ex/alu/data6[2]
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.944 r  cpu/id_ex/alu_result_mem[2]_i_4/O
                         net (fo=1, routed)           0.000    15.944    cpu/id_ex/alu_result_mem[2]_i_4_n_0
    SLICE_X39Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    16.161 r  cpu/id_ex/alu_result_mem_reg[2]_i_2/O
                         net (fo=3, routed)           1.005    17.166    cpu/id_ex/alu/result[2]
    SLICE_X38Y93         LUT4 (Prop_lut4_I3_O)        0.299    17.465 r  cpu/id_ex/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.689    18.154    cpu/id_ex/FSM_sequential_state[1]_i_6_n_0
    SLICE_X38Y93         LUT4 (Prop_lut4_I0_O)        0.124    18.278 r  cpu/id_ex/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.585    18.863    cpu/id_ex/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.987 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         4.517    23.504    cpu/id_ex/alu_z
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.124    23.628 r  cpu/id_ex/pc[20]_i_4/O
                         net (fo=1, routed)           0.815    24.443    cpu/id_ex/pc[20]_i_4_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I3_O)        0.124    24.567 r  cpu/id_ex/pc[20]_i_1/O
                         net (fo=3, routed)           1.135    25.702    cpu/if_id/D[20]
    SLICE_X34Y98         LUT6 (Prop_lut6_I1_O)        0.124    25.826 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_106/O
                         net (fo=1, routed)           1.309    27.134    pdu/hexplay_en_OBUF[6]_inst_i_9_2
    SLICE_X53Y103        LUT6 (Prop_lut6_I3_O)        0.124    27.258 r  pdu/hexplay_en_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.152    28.410    pdu/data5[0]
    SLICE_X47Y97         LUT6 (Prop_lut6_I0_O)        0.124    28.534 r  pdu/hexplay_en_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000    28.534    pdu/hexplay_en_OBUF[6]_inst_i_9_n_0
    SLICE_X47Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    28.751 r  pdu/hexplay_en_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.687    29.438    pdu/seg_a__27[0]
    SLICE_X47Y96         LUT4 (Prop_lut4_I1_O)        0.299    29.737 r  pdu/hexplay_en_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.521    32.258    hexplay_en_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    35.795 r  hexplay_en_OBUF[6]_inst/O
                         net (fo=0)                   0.000    35.795    hexplay_en[6]
    L18                                                               r  hexplay_en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[20]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.722ns  (logic 3.608ns (11.744%)  route 27.114ns (88.256%))
  Logic Levels:           19  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[3]/C
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cpu/mem_wb/wb_src_wb_reg[3]/Q
                         net (fo=38, routed)          1.684     2.103    cpu/mem_wb/Q[3]
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.299     2.402 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           1.231     3.633    cpu/id_ex/p_4_in
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.757 r  cpu/id_ex/alu_result_mem[0]_i_10/O
                         net (fo=32, routed)          5.396     9.153    cpu/id_ex/ForwardA[0]
    SLICE_X37Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.277 r  cpu/id_ex/alu_result_mem[0]_i_5/O
                         net (fo=76, routed)          3.140    12.417    cpu/id_ex/alu_op1[31]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.541 r  cpu/id_ex/alu_result_mem[8]_i_15/O
                         net (fo=4, routed)           1.125    13.666    cpu/id_ex/alu_result_mem[8]_i_15_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.790 r  cpu/id_ex/alu_result_mem[2]_i_12/O
                         net (fo=2, routed)           1.117    14.907    cpu/id_ex/alu_result_mem[2]_i_12_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I2_O)        0.124    15.031 r  cpu/id_ex/alu_result_mem[2]_i_7/O
                         net (fo=1, routed)           0.789    15.820    cpu/id_ex/alu/data6[2]
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.944 r  cpu/id_ex/alu_result_mem[2]_i_4/O
                         net (fo=1, routed)           0.000    15.944    cpu/id_ex/alu_result_mem[2]_i_4_n_0
    SLICE_X39Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    16.161 r  cpu/id_ex/alu_result_mem_reg[2]_i_2/O
                         net (fo=3, routed)           1.005    17.166    cpu/id_ex/alu/result[2]
    SLICE_X38Y93         LUT4 (Prop_lut4_I3_O)        0.299    17.465 r  cpu/id_ex/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.689    18.154    cpu/id_ex/FSM_sequential_state[1]_i_6_n_0
    SLICE_X38Y93         LUT4 (Prop_lut4_I0_O)        0.124    18.278 r  cpu/id_ex/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.585    18.863    cpu/id_ex/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.987 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         1.894    20.881    cpu/id_ex/alu_z
    SLICE_X31Y89         LUT6 (Prop_lut6_I5_O)        0.124    21.005 r  cpu/id_ex/pc[4]_i_4/O
                         net (fo=1, routed)           0.780    21.785    cpu/id_ex/pc[4]_i_4_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I3_O)        0.124    21.909 r  cpu/id_ex/pc[4]_i_1/O
                         net (fo=4, routed)           0.457    22.366    cpu/if_id/D[4]
    SLICE_X31Y91         LUT3 (Prop_lut3_I2_O)        0.150    22.516 r  cpu/if_id/inst_mem_i_6/O
                         net (fo=128, routed)         5.053    27.569    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/A2
    SLICE_X34Y95         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.326    27.895 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_D/O
                         net (fo=1, routed)           0.000    27.895    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/OD
    SLICE_X34Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    28.136 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/F7.B/O
                         net (fo=1, routed)           0.000    28.136    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/O0
    SLICE_X34Y95         MUXF8 (Prop_muxf8_I0_O)      0.098    28.234 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/F8/O
                         net (fo=4, routed)           2.169    30.403    cpu/inst_mem/inst[20]
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.319    30.722 r  cpu/inst_mem/inst_id[20]_rep_i_1/O
                         net (fo=1, routed)           0.000    30.722    cpu/if_id/inst_id_reg[20]_rep_2
    SLICE_X51Y96         FDCE                                         r  cpu/if_id/inst_id_reg[20]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[20]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.362ns  (logic 3.608ns (11.883%)  route 26.754ns (88.117%))
  Logic Levels:           19  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[3]/C
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cpu/mem_wb/wb_src_wb_reg[3]/Q
                         net (fo=38, routed)          1.684     2.103    cpu/mem_wb/Q[3]
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.299     2.402 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           1.231     3.633    cpu/id_ex/p_4_in
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.757 r  cpu/id_ex/alu_result_mem[0]_i_10/O
                         net (fo=32, routed)          5.396     9.153    cpu/id_ex/ForwardA[0]
    SLICE_X37Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.277 r  cpu/id_ex/alu_result_mem[0]_i_5/O
                         net (fo=76, routed)          3.140    12.417    cpu/id_ex/alu_op1[31]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.541 r  cpu/id_ex/alu_result_mem[8]_i_15/O
                         net (fo=4, routed)           1.125    13.666    cpu/id_ex/alu_result_mem[8]_i_15_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.790 r  cpu/id_ex/alu_result_mem[2]_i_12/O
                         net (fo=2, routed)           1.117    14.907    cpu/id_ex/alu_result_mem[2]_i_12_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I2_O)        0.124    15.031 r  cpu/id_ex/alu_result_mem[2]_i_7/O
                         net (fo=1, routed)           0.789    15.820    cpu/id_ex/alu/data6[2]
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.944 r  cpu/id_ex/alu_result_mem[2]_i_4/O
                         net (fo=1, routed)           0.000    15.944    cpu/id_ex/alu_result_mem[2]_i_4_n_0
    SLICE_X39Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    16.161 r  cpu/id_ex/alu_result_mem_reg[2]_i_2/O
                         net (fo=3, routed)           1.005    17.166    cpu/id_ex/alu/result[2]
    SLICE_X38Y93         LUT4 (Prop_lut4_I3_O)        0.299    17.465 r  cpu/id_ex/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.689    18.154    cpu/id_ex/FSM_sequential_state[1]_i_6_n_0
    SLICE_X38Y93         LUT4 (Prop_lut4_I0_O)        0.124    18.278 r  cpu/id_ex/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.585    18.863    cpu/id_ex/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.987 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         1.894    20.881    cpu/id_ex/alu_z
    SLICE_X31Y89         LUT6 (Prop_lut6_I5_O)        0.124    21.005 r  cpu/id_ex/pc[4]_i_4/O
                         net (fo=1, routed)           0.780    21.785    cpu/id_ex/pc[4]_i_4_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I3_O)        0.124    21.909 r  cpu/id_ex/pc[4]_i_1/O
                         net (fo=4, routed)           0.457    22.366    cpu/if_id/D[4]
    SLICE_X31Y91         LUT3 (Prop_lut3_I2_O)        0.150    22.516 r  cpu/if_id/inst_mem_i_6/O
                         net (fo=128, routed)         5.053    27.569    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/A2
    SLICE_X34Y95         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.326    27.895 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_D/O
                         net (fo=1, routed)           0.000    27.895    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/OD
    SLICE_X34Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    28.136 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/F7.B/O
                         net (fo=1, routed)           0.000    28.136    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/O0
    SLICE_X34Y95         MUXF8 (Prop_muxf8_I0_O)      0.098    28.234 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/F8/O
                         net (fo=4, routed)           1.809    30.043    cpu/inst_mem/inst[20]
    SLICE_X48Y103        LUT2 (Prop_lut2_I0_O)        0.319    30.362 r  cpu/inst_mem/inst_id[20]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    30.362    cpu/if_id/inst_id_reg[20]_rep__0_1
    SLICE_X48Y103        FDCE                                         r  cpu/if_id/inst_id_reg[20]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.031ns  (logic 3.636ns (12.108%)  route 26.395ns (87.892%))
  Logic Levels:           19  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[3]/C
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cpu/mem_wb/wb_src_wb_reg[3]/Q
                         net (fo=38, routed)          1.684     2.103    cpu/mem_wb/Q[3]
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.299     2.402 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           1.231     3.633    cpu/id_ex/p_4_in
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.757 r  cpu/id_ex/alu_result_mem[0]_i_10/O
                         net (fo=32, routed)          5.396     9.153    cpu/id_ex/ForwardA[0]
    SLICE_X37Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.277 r  cpu/id_ex/alu_result_mem[0]_i_5/O
                         net (fo=76, routed)          3.140    12.417    cpu/id_ex/alu_op1[31]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.541 r  cpu/id_ex/alu_result_mem[8]_i_15/O
                         net (fo=4, routed)           1.125    13.666    cpu/id_ex/alu_result_mem[8]_i_15_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.790 r  cpu/id_ex/alu_result_mem[2]_i_12/O
                         net (fo=2, routed)           1.117    14.907    cpu/id_ex/alu_result_mem[2]_i_12_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I2_O)        0.124    15.031 r  cpu/id_ex/alu_result_mem[2]_i_7/O
                         net (fo=1, routed)           0.789    15.820    cpu/id_ex/alu/data6[2]
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.944 r  cpu/id_ex/alu_result_mem[2]_i_4/O
                         net (fo=1, routed)           0.000    15.944    cpu/id_ex/alu_result_mem[2]_i_4_n_0
    SLICE_X39Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    16.161 r  cpu/id_ex/alu_result_mem_reg[2]_i_2/O
                         net (fo=3, routed)           1.005    17.166    cpu/id_ex/alu/result[2]
    SLICE_X38Y93         LUT4 (Prop_lut4_I3_O)        0.299    17.465 r  cpu/id_ex/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.689    18.154    cpu/id_ex/FSM_sequential_state[1]_i_6_n_0
    SLICE_X38Y93         LUT4 (Prop_lut4_I0_O)        0.124    18.278 r  cpu/id_ex/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.585    18.863    cpu/id_ex/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    18.987 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         1.894    20.881    cpu/id_ex/alu_z
    SLICE_X31Y89         LUT6 (Prop_lut6_I5_O)        0.124    21.005 r  cpu/id_ex/pc[4]_i_4/O
                         net (fo=1, routed)           0.780    21.785    cpu/id_ex/pc[4]_i_4_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I3_O)        0.124    21.909 r  cpu/id_ex/pc[4]_i_1/O
                         net (fo=4, routed)           0.457    22.366    cpu/if_id/D[4]
    SLICE_X31Y91         LUT3 (Prop_lut3_I2_O)        0.150    22.516 r  cpu/if_id/inst_mem_i_6/O
                         net (fo=128, routed)         5.688    28.204    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/A2
    SLICE_X30Y92         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.326    28.530 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    28.530    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/OD
    SLICE_X30Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    28.771 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F7.B/O
                         net (fo=1, routed)           0.000    28.771    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/O0
    SLICE_X30Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    28.869 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F8/O
                         net (fo=1, routed)           0.814    29.684    cpu/inst_mem/inst[13]
    SLICE_X31Y94         LUT2 (Prop_lut2_I0_O)        0.347    30.031 r  cpu/inst_mem/inst_id[13]_i_1/O
                         net (fo=1, routed)           0.000    30.031    cpu/if_id/inst_id_reg[31]_2[13]
    SLICE_X31Y94         FDCE                                         r  cpu/if_id/inst_id_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/if_id/pc_add_4_d_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/id_ex/pc_add_4_ex_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDCE                         0.000     0.000 r  cpu/if_id/pc_add_4_d_reg[18]/C
    SLICE_X28Y98         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/if_id/pc_add_4_d_reg[18]/Q
                         net (fo=1, routed)           0.059     0.187    cpu/id_ex/pc_add_4_ex_reg[31]_1[18]
    SLICE_X29Y98         FDCE                                         r  cpu/id_ex/pc_add_4_ex_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[12]/C
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_imm_mem_reg[12]/Q
                         net (fo=1, routed)           0.056     0.197    cpu/mem_wb/D[12]
    SLICE_X35Y95         FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[24]/C
    SLICE_X31Y105        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_imm_mem_reg[24]/Q
                         net (fo=1, routed)           0.056     0.197    cpu/mem_wb/D[24]
    SLICE_X31Y105        FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[31]/C
    SLICE_X30Y106        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/ex_mem/pc_add_4_mem_reg[31]/Q
                         net (fo=1, routed)           0.056     0.220    cpu/mem_wb/pc_add_4_wb_reg[31]_0[31]
    SLICE_X30Y106        FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[25]/C
    SLICE_X30Y106        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/ex_mem/pc_add_imm_mem_reg[25]/Q
                         net (fo=1, routed)           0.056     0.220    cpu/mem_wb/D[25]
    SLICE_X30Y106        FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[31]/C
    SLICE_X30Y106        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/ex_mem/pc_add_imm_mem_reg[31]/Q
                         net (fo=1, routed)           0.056     0.220    cpu/mem_wb/D[31]
    SLICE_X30Y106        FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[11]/C
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[11]/Q
                         net (fo=1, routed)           0.102     0.243    cpu/mem_wb/pc_add_4_wb_reg[31]_0[11]
    SLICE_X32Y93         FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/if_id/pc_add_4_d_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/id_ex/pc_add_4_ex_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.542%)  route 0.116ns (47.458%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDCE                         0.000     0.000 r  cpu/if_id/pc_add_4_d_reg[28]/C
    SLICE_X31Y104        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/if_id/pc_add_4_d_reg[28]/Q
                         net (fo=1, routed)           0.116     0.244    cpu/id_ex/pc_add_4_ex_reg[31]_1[28]
    SLICE_X31Y105        FDCE                                         r  cpu/id_ex/pc_add_4_ex_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/if_id/pc_add_4_d_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/id_ex/pc_add_4_ex_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.352%)  route 0.116ns (47.648%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDCE                         0.000     0.000 r  cpu/if_id/pc_add_4_d_reg[20]/C
    SLICE_X29Y99         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/if_id/pc_add_4_d_reg[20]/Q
                         net (fo=1, routed)           0.116     0.244    cpu/id_ex/pc_add_4_ex_reg[31]_1[20]
    SLICE_X30Y99         FDCE                                         r  cpu/id_ex/pc_add_4_ex_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[26]/C
    SLICE_X29Y104        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_mem/pc_add_imm_mem_reg[26]/Q
                         net (fo=1, routed)           0.119     0.247    cpu/mem_wb/D[26]
    SLICE_X29Y104        FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[26]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.719ns  (logic 5.550ns (25.556%)  route 16.169ns (74.444%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X54Y98         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  pdu/cnt_m_rf_reg[3]/Q
                         net (fo=197, routed)         7.638    13.384    cpu/regs/dpra[2]
    SLICE_X49Y110        MUXF8 (Prop_muxf8_S_O)       0.273    13.657 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.685    14.343    cpu/regs/hexplay_en_OBUF[6]_inst_i_358_n_0
    SLICE_X50Y109        LUT6 (Prop_lut6_I0_O)        0.316    14.659 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_271/O
                         net (fo=1, routed)           0.932    15.591    pdu/rf_data[19]
    SLICE_X51Y104        LUT5 (Prop_lut5_I1_O)        0.124    15.715 r  pdu/hexplay_en_OBUF[6]_inst_i_152/O
                         net (fo=1, routed)           0.807    16.522    pdu/hexplay_en_OBUF[6]_inst_i_152_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I0_O)        0.124    16.646 r  pdu/hexplay_en_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.004    17.649    pdu/data4[3]
    SLICE_X45Y98         LUT6 (Prop_lut6_I2_O)        0.124    17.773 r  pdu/hexplay_en_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000    17.773    pdu/hexplay_en_OBUF[6]_inst_i_11_n_0
    SLICE_X45Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    17.990 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.992    18.982    pdu/seg_a__27[3]
    SLICE_X47Y96         LUT4 (Prop_lut4_I2_O)        0.299    19.281 r  pdu/hexplay_en_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.111    23.392    hexplay_en_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    26.948 r  hexplay_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.948    hexplay_en[1]
    R10                                                               r  hexplay_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.592ns  (logic 5.572ns (25.806%)  route 16.020ns (74.194%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X54Y98         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  pdu/cnt_m_rf_reg[3]/Q
                         net (fo=197, routed)         7.638    13.384    cpu/regs/dpra[2]
    SLICE_X49Y110        MUXF8 (Prop_muxf8_S_O)       0.273    13.657 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.685    14.343    cpu/regs/hexplay_en_OBUF[6]_inst_i_358_n_0
    SLICE_X50Y109        LUT6 (Prop_lut6_I0_O)        0.316    14.659 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_271/O
                         net (fo=1, routed)           0.932    15.591    pdu/rf_data[19]
    SLICE_X51Y104        LUT5 (Prop_lut5_I1_O)        0.124    15.715 r  pdu/hexplay_en_OBUF[6]_inst_i_152/O
                         net (fo=1, routed)           0.807    16.522    pdu/hexplay_en_OBUF[6]_inst_i_152_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I0_O)        0.124    16.646 r  pdu/hexplay_en_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.004    17.649    pdu/data4[3]
    SLICE_X45Y98         LUT6 (Prop_lut6_I2_O)        0.124    17.773 r  pdu/hexplay_en_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000    17.773    pdu/hexplay_en_OBUF[6]_inst_i_11_n_0
    SLICE_X45Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    17.990 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.843    18.833    pdu/seg_a__27[3]
    SLICE_X47Y97         LUT4 (Prop_lut4_I1_O)        0.299    19.132 r  pdu/hexplay_en_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.111    23.243    hexplay_en_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    26.820 r  hexplay_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.820    hexplay_en[0]
    T10                                                               r  hexplay_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.529ns  (logic 5.789ns (26.887%)  route 15.741ns (73.112%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X54Y98         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  pdu/cnt_m_rf_reg[3]/Q
                         net (fo=197, routed)         7.638    13.384    cpu/regs/dpra[2]
    SLICE_X49Y110        MUXF8 (Prop_muxf8_S_O)       0.273    13.657 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.685    14.343    cpu/regs/hexplay_en_OBUF[6]_inst_i_358_n_0
    SLICE_X50Y109        LUT6 (Prop_lut6_I0_O)        0.316    14.659 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_271/O
                         net (fo=1, routed)           0.932    15.591    pdu/rf_data[19]
    SLICE_X51Y104        LUT5 (Prop_lut5_I1_O)        0.124    15.715 r  pdu/hexplay_en_OBUF[6]_inst_i_152/O
                         net (fo=1, routed)           0.807    16.522    pdu/hexplay_en_OBUF[6]_inst_i_152_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I0_O)        0.124    16.646 r  pdu/hexplay_en_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.004    17.649    pdu/data4[3]
    SLICE_X45Y98         LUT6 (Prop_lut6_I2_O)        0.124    17.773 r  pdu/hexplay_en_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000    17.773    pdu/hexplay_en_OBUF[6]_inst_i_11_n_0
    SLICE_X45Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    17.990 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.992    18.982    pdu/seg_a__27[3]
    SLICE_X47Y96         LUT4 (Prop_lut4_I0_O)        0.329    19.311 r  pdu/hexplay_en_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.683    22.994    hexplay_en_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    26.758 r  hexplay_en_OBUF[5]_inst/O
                         net (fo=0)                   0.000    26.758    hexplay_en[5]
    T11                                                               r  hexplay_en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.118ns  (logic 5.763ns (27.287%)  route 15.356ns (72.713%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X54Y98         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  pdu/cnt_m_rf_reg[3]/Q
                         net (fo=197, routed)         7.638    13.384    cpu/regs/dpra[2]
    SLICE_X49Y110        MUXF8 (Prop_muxf8_S_O)       0.273    13.657 f  cpu/regs/hexplay_en_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.685    14.343    cpu/regs/hexplay_en_OBUF[6]_inst_i_358_n_0
    SLICE_X50Y109        LUT6 (Prop_lut6_I0_O)        0.316    14.659 f  cpu/regs/hexplay_en_OBUF[6]_inst_i_271/O
                         net (fo=1, routed)           0.932    15.591    pdu/rf_data[19]
    SLICE_X51Y104        LUT5 (Prop_lut5_I1_O)        0.124    15.715 f  pdu/hexplay_en_OBUF[6]_inst_i_152/O
                         net (fo=1, routed)           0.807    16.522    pdu/hexplay_en_OBUF[6]_inst_i_152_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I0_O)        0.124    16.646 f  pdu/hexplay_en_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.004    17.649    pdu/data4[3]
    SLICE_X45Y98         LUT6 (Prop_lut6_I2_O)        0.124    17.773 f  pdu/hexplay_en_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000    17.773    pdu/hexplay_en_OBUF[6]_inst_i_11_n_0
    SLICE_X45Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    17.990 f  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.845    18.835    pdu/seg_a__27[3]
    SLICE_X47Y97         LUT4 (Prop_lut4_I2_O)        0.325    19.160 r  pdu/hexplay_en_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.445    22.605    hexplay_en_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    26.347 r  hexplay_en_OBUF[4]_inst/O
                         net (fo=0)                   0.000    26.347    hexplay_en[4]
    P15                                                               r  hexplay_en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.699ns  (logic 5.545ns (26.790%)  route 15.154ns (73.210%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X54Y98         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  pdu/cnt_m_rf_reg[3]/Q
                         net (fo=197, routed)         7.638    13.384    cpu/regs/dpra[2]
    SLICE_X49Y110        MUXF8 (Prop_muxf8_S_O)       0.273    13.657 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.685    14.343    cpu/regs/hexplay_en_OBUF[6]_inst_i_358_n_0
    SLICE_X50Y109        LUT6 (Prop_lut6_I0_O)        0.316    14.659 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_271/O
                         net (fo=1, routed)           0.932    15.591    pdu/rf_data[19]
    SLICE_X51Y104        LUT5 (Prop_lut5_I1_O)        0.124    15.715 r  pdu/hexplay_en_OBUF[6]_inst_i_152/O
                         net (fo=1, routed)           0.807    16.522    pdu/hexplay_en_OBUF[6]_inst_i_152_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I0_O)        0.124    16.646 r  pdu/hexplay_en_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.004    17.649    pdu/data4[3]
    SLICE_X45Y98         LUT6 (Prop_lut6_I2_O)        0.124    17.773 r  pdu/hexplay_en_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000    17.773    pdu/hexplay_en_OBUF[6]_inst_i_11_n_0
    SLICE_X45Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    17.990 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.845    18.835    pdu/seg_a__27[3]
    SLICE_X47Y97         LUT4 (Prop_lut4_I2_O)        0.299    19.134 r  pdu/hexplay_en_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.244    22.378    hexplay_en_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    25.928 r  hexplay_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.928    hexplay_en[3]
    K13                                                               r  hexplay_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.609ns  (logic 5.721ns (27.760%)  route 14.888ns (72.240%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X54Y98         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  pdu/cnt_m_rf_reg[3]/Q
                         net (fo=197, routed)         7.638    13.384    cpu/regs/dpra[2]
    SLICE_X49Y110        MUXF8 (Prop_muxf8_S_O)       0.273    13.657 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.685    14.343    cpu/regs/hexplay_en_OBUF[6]_inst_i_358_n_0
    SLICE_X50Y109        LUT6 (Prop_lut6_I0_O)        0.316    14.659 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_271/O
                         net (fo=1, routed)           0.932    15.591    pdu/rf_data[19]
    SLICE_X51Y104        LUT5 (Prop_lut5_I1_O)        0.124    15.715 r  pdu/hexplay_en_OBUF[6]_inst_i_152/O
                         net (fo=1, routed)           0.807    16.522    pdu/hexplay_en_OBUF[6]_inst_i_152_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I0_O)        0.124    16.646 r  pdu/hexplay_en_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.004    17.649    pdu/data4[3]
    SLICE_X45Y98         LUT6 (Prop_lut6_I2_O)        0.124    17.773 r  pdu/hexplay_en_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000    17.773    pdu/hexplay_en_OBUF[6]_inst_i_11_n_0
    SLICE_X45Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    17.990 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.843    18.833    pdu/seg_a__27[3]
    SLICE_X47Y97         LUT4 (Prop_lut4_I2_O)        0.329    19.162 r  pdu/hexplay_en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.980    22.142    hexplay_en_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.696    25.838 r  hexplay_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.838    hexplay_en[2]
    K16                                                               r  hexplay_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.888ns  (logic 5.532ns (27.818%)  route 14.356ns (72.182%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X54Y98         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  pdu/cnt_m_rf_reg[3]/Q
                         net (fo=197, routed)         7.638    13.384    cpu/regs/dpra[2]
    SLICE_X49Y110        MUXF8 (Prop_muxf8_S_O)       0.273    13.657 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.685    14.343    cpu/regs/hexplay_en_OBUF[6]_inst_i_358_n_0
    SLICE_X50Y109        LUT6 (Prop_lut6_I0_O)        0.316    14.659 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_271/O
                         net (fo=1, routed)           0.932    15.591    pdu/rf_data[19]
    SLICE_X51Y104        LUT5 (Prop_lut5_I1_O)        0.124    15.715 r  pdu/hexplay_en_OBUF[6]_inst_i_152/O
                         net (fo=1, routed)           0.807    16.522    pdu/hexplay_en_OBUF[6]_inst_i_152_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I0_O)        0.124    16.646 r  pdu/hexplay_en_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.004    17.649    pdu/data4[3]
    SLICE_X45Y98         LUT6 (Prop_lut6_I2_O)        0.124    17.773 r  pdu/hexplay_en_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000    17.773    pdu/hexplay_en_OBUF[6]_inst_i_11_n_0
    SLICE_X45Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    17.990 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.769    18.759    pdu/seg_a__27[3]
    SLICE_X47Y96         LUT4 (Prop_lut4_I2_O)        0.299    19.058 r  pdu/hexplay_en_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.521    21.579    hexplay_en_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    25.117 r  hexplay_en_OBUF[6]_inst/O
                         net (fo=0)                   0.000    25.117    hexplay_en[6]
    L18                                                               r  hexplay_en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.432ns  (logic 4.238ns (37.074%)  route 7.194ns (62.926%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X55Y97         FDCE                                         r  pdu/cnt_m_rf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDCE (Prop_fdce_C_Q)         0.419     5.648 r  pdu/cnt_m_rf_reg[0]/Q
                         net (fo=220, routed)         3.922     9.570    pdu/dpra[0]
    SLICE_X45Y89         LUT5 (Prop_lut5_I2_O)        0.299     9.869 r  pdu/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.272    13.141    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    16.661 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.661    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.246ns  (logic 4.194ns (40.929%)  route 6.053ns (59.071%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X54Y98         FDCE                                         r  pdu/cnt_m_rf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  pdu/cnt_m_rf_reg[4]/Q
                         net (fo=164, routed)         3.142     8.889    pdu/dpra[4]
    SLICE_X48Y87         LUT5 (Prop_lut5_I2_O)        0.124     9.013 r  pdu/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.910    11.923    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    15.475 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.475    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.865ns  (logic 4.115ns (41.717%)  route 5.749ns (58.283%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626     5.229    pdu/clk_IBUF_BUFG
    SLICE_X55Y97         FDCE                                         r  pdu/cnt_m_rf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  pdu/cnt_m_rf_reg[1]/Q
                         net (fo=135, routed)         2.710     8.395    pdu/dpra[1]
    SLICE_X45Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.519 r  pdu/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.040    11.558    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    15.093 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.093    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.173%)  route 0.177ns (48.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.567     1.486    pdu/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  pdu/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  pdu/in_r_reg[2]/Q
                         net (fo=2, routed)           0.177     1.805    cpu/ex_mem/mem_rd_reg_reg[4][2]
    SLICE_X39Y87         LUT4 (Prop_lut4_I1_O)        0.045     1.850 r  cpu/ex_mem/mem_rd_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.850    cpu/mem_wb/mem_rd_reg_reg[31]_1[2]
    SLICE_X39Y87         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.186ns (39.142%)  route 0.289ns (60.858%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X36Y86         FDRE                                         r  pdu/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pdu/in_r_reg[3]/Q
                         net (fo=2, routed)           0.289     1.916    cpu/ex_mem/mem_rd_reg_reg[4][3]
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.045     1.961 r  cpu/ex_mem/mem_rd_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.961    cpu/mem_wb/mem_rd_reg_reg[31]_1[3]
    SLICE_X39Y88         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.186ns (33.211%)  route 0.374ns (66.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X36Y86         FDRE                                         r  pdu/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pdu/in_r_reg[4]/Q
                         net (fo=2, routed)           0.374     2.000    cpu/ex_mem/mem_rd_reg_reg[4][4]
    SLICE_X44Y87         LUT4 (Prop_lut4_I1_O)        0.045     2.045 r  cpu/ex_mem/mem_rd_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.045    cpu/mem_wb/mem_rd_reg_reg[31]_1[4]
    SLICE_X44Y87         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.659ns  (logic 0.210ns (31.864%)  route 0.449ns (68.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           0.270     1.919    cpu/ex_mem/mem_rd_reg_reg[4][1]
    SLICE_X47Y89         LUT4 (Prop_lut4_I1_O)        0.046     1.965 r  cpu/ex_mem/mem_rd_reg[1]_i_1/O
                         net (fo=1, routed)           0.179     2.144    cpu/mem_wb/mem_rd_reg_reg[31]_1[1]
    SLICE_X47Y87         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.772ns  (logic 0.231ns (29.924%)  route 0.541ns (70.076%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/in_r_reg[0]/Q
                         net (fo=10, routed)          0.227     1.852    cpu/ex_mem/mem_rd_reg_reg[4][0]
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.897 r  cpu/ex_mem/mem_rd_reg[0]_i_2/O
                         net (fo=1, routed)           0.314     2.211    cpu/ex_mem/io_din[0]
    SLICE_X51Y89         LUT3 (Prop_lut3_I0_O)        0.045     2.256 r  cpu/ex_mem/mem_rd_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.256    cpu/mem_wb/mem_rd_reg_reg[31]_1[0]
    SLICE_X51Y89         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/out0_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.451ns  (logic 1.437ns (58.633%)  route 1.014ns (41.368%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X45Y89         FDPE                                         r  pdu/out0_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  pdu/out0_r_reg[3]/Q
                         net (fo=1, routed)           0.220     1.846    pdu/out0_r[3]
    SLICE_X45Y89         LUT5 (Prop_lut5_I0_O)        0.045     1.891 r  pdu/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.794     2.685    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.937 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.937    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_se[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.541ns  (logic 1.422ns (55.986%)  route 1.118ns (44.014%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.569     1.488    pdu/clk_IBUF_BUFG
    SLICE_X44Y97         FDCE                                         r  pdu/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  pdu/cnt_reg[19]/Q
                         net (fo=13, routed)          0.252     1.881    pdu/sel0[2]
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.926 r  pdu/hexplay_se_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.867     2.793    hexplay_se_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     4.029 r  hexplay_se_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.029    hexplay_se[0]
    J17                                                               r  hexplay_se[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/out0_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.571ns  (logic 1.422ns (55.317%)  route 1.149ns (44.683%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X45Y89         FDPE                                         r  pdu/out0_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  pdu/out0_r_reg[1]/Q
                         net (fo=1, routed)           0.213     1.840    pdu/out0_r[1]
    SLICE_X45Y89         LUT5 (Prop_lut5_I0_O)        0.045     1.885 r  pdu/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.936     2.820    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     4.056 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.056    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_se[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.422ns (54.782%)  route 1.174ns (45.218%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.569     1.488    pdu/clk_IBUF_BUFG
    SLICE_X44Y97         FDCE                                         r  pdu/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  pdu/cnt_reg[19]/Q
                         net (fo=13, routed)          0.328     1.958    pdu/sel0[2]
    SLICE_X45Y98         LUT3 (Prop_lut3_I2_O)        0.045     2.003 r  pdu/hexplay_se_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.846     2.848    hexplay_se_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     4.085 r  hexplay_se_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.085    hexplay_se[1]
    J18                                                               r  hexplay_se[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/out0_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.608ns  (logic 1.407ns (53.959%)  route 1.201ns (46.041%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X45Y89         FDPE                                         r  pdu/out0_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  pdu/out0_r_reg[0]/Q
                         net (fo=1, routed)           0.158     1.784    pdu/out0_r[0]
    SLICE_X45Y89         LUT5 (Prop_lut5_I0_O)        0.045     1.829 r  pdu/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.043     2.872    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     4.094 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.094    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           160 Endpoints
Min Delay           160 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_ah_plr_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.442ns  (logic 1.508ns (10.441%)  route 12.934ns (89.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1706, routed)       12.934    14.442    pdu/sw_IBUF[7]
    SLICE_X54Y97         FDCE                                         f  pdu/cnt_ah_plr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505     4.928    pdu/clk_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  pdu/cnt_ah_plr_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_ah_plr_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.442ns  (logic 1.508ns (10.441%)  route 12.934ns (89.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1706, routed)       12.934    14.442    pdu/sw_IBUF[7]
    SLICE_X54Y97         FDCE                                         f  pdu/cnt_ah_plr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505     4.928    pdu/clk_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  pdu/cnt_ah_plr_reg[1]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.442ns  (logic 1.508ns (10.441%)  route 12.934ns (89.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1706, routed)       12.934    14.442    pdu/sw_IBUF[7]
    SLICE_X55Y97         FDCE                                         f  pdu/cnt_m_rf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505     4.928    pdu/clk_IBUF_BUFG
    SLICE_X55Y97         FDCE                                         r  pdu/cnt_m_rf_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.442ns  (logic 1.508ns (10.441%)  route 12.934ns (89.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1706, routed)       12.934    14.442    pdu/sw_IBUF[7]
    SLICE_X55Y97         FDCE                                         f  pdu/cnt_m_rf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505     4.928    pdu/clk_IBUF_BUFG
    SLICE_X55Y97         FDCE                                         r  pdu/cnt_m_rf_reg[1]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[1]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.442ns  (logic 1.508ns (10.441%)  route 12.934ns (89.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1706, routed)       12.934    14.442    pdu/sw_IBUF[7]
    SLICE_X55Y97         FDCE                                         f  pdu/cnt_m_rf_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505     4.928    pdu/clk_IBUF_BUFG
    SLICE_X55Y97         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[0]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.778ns  (logic 1.508ns (11.801%)  route 11.270ns (88.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1706, routed)       11.270    12.778    pdu/sw_IBUF[7]
    SLICE_X55Y99         FDCE                                         f  pdu/cnt_m_rf_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505     4.928    pdu/clk_IBUF_BUFG
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.778ns  (logic 1.508ns (11.801%)  route 11.270ns (88.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1706, routed)       11.270    12.778    pdu/sw_IBUF[7]
    SLICE_X55Y99         FDCE                                         f  pdu/cnt_m_rf_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505     4.928    pdu/clk_IBUF_BUFG
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__0/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.778ns  (logic 1.508ns (11.801%)  route 11.270ns (88.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1706, routed)       11.270    12.778    pdu/sw_IBUF[7]
    SLICE_X55Y99         FDCE                                         f  pdu/cnt_m_rf_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505     4.928    pdu/clk_IBUF_BUFG
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__0/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.778ns  (logic 1.508ns (11.801%)  route 11.270ns (88.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1706, routed)       11.270    12.778    pdu/sw_IBUF[7]
    SLICE_X55Y99         FDCE                                         f  pdu/cnt_m_rf_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505     4.928    pdu/clk_IBUF_BUFG
    SLICE_X55Y99         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__1/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.313ns  (logic 1.508ns (12.247%)  route 10.805ns (87.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1706, routed)       10.805    12.313    pdu/sw_IBUF[7]
    SLICE_X53Y100        FDCE                                         f  pdu/out1_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.489     4.911    pdu/clk_IBUF_BUFG
    SLICE_X53Y100        FDCE                                         r  pdu/out1_r_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.714%)  route 0.122ns (46.286%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[22]/C
    SLICE_X41Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[22]/Q
                         net (fo=10, routed)          0.122     0.263    pdu/D[22]
    SLICE_X39Y101        FDCE                                         r  pdu/out1_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X39Y101        FDCE                                         r  pdu/out1_r_reg[22]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[31]/C
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[31]/Q
                         net (fo=10, routed)          0.124     0.265    pdu/D[31]
    SLICE_X41Y105        FDCE                                         r  pdu/out1_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.999    pdu/clk_IBUF_BUFG
    SLICE_X41Y105        FDCE                                         r  pdu/out1_r_reg[31]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.978%)  route 0.130ns (48.022%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[9]/C
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[9]/Q
                         net (fo=10, routed)          0.130     0.271    pdu/D[9]
    SLICE_X48Y90         FDPE                                         r  pdu/out1_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.836     2.001    pdu/clk_IBUF_BUFG
    SLICE_X48Y90         FDPE                                         r  pdu/out1_r_reg[9]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.555%)  route 0.132ns (48.445%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[14]/C
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[14]/Q
                         net (fo=10, routed)          0.132     0.273    pdu/D[14]
    SLICE_X53Y98         FDPE                                         r  pdu/out1_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X53Y98         FDPE                                         r  pdu/out1_r_reg[14]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.555%)  route 0.132ns (48.445%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[17]/C
    SLICE_X52Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[17]/Q
                         net (fo=10, routed)          0.132     0.273    pdu/D[17]
    SLICE_X53Y100        FDCE                                         r  pdu/out1_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.828     1.994    pdu/clk_IBUF_BUFG
    SLICE_X53Y100        FDCE                                         r  pdu/out1_r_reg[17]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.248%)  route 0.134ns (48.752%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[19]/C
    SLICE_X51Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[19]/Q
                         net (fo=10, routed)          0.134     0.275    pdu/D[19]
    SLICE_X51Y104        FDCE                                         r  pdu/out1_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.829     1.994    pdu/clk_IBUF_BUFG
    SLICE_X51Y104        FDCE                                         r  pdu/out1_r_reg[19]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out0_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.243%)  route 0.134ns (48.757%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[4]/C
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[4]/Q
                         net (fo=11, routed)          0.134     0.275    pdu/D[4]
    SLICE_X48Y87         FDPE                                         r  pdu/out0_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.833     1.998    pdu/clk_IBUF_BUFG
    SLICE_X48Y87         FDPE                                         r  pdu/out0_r_reg[4]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.198%)  route 0.134ns (48.802%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[7]/C
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[7]/Q
                         net (fo=10, routed)          0.134     0.275    pdu/D[7]
    SLICE_X47Y90         FDCE                                         r  pdu/out1_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.836     2.001    pdu/clk_IBUF_BUFG
    SLICE_X47Y90         FDCE                                         r  pdu/out1_r_reg[7]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[10]/C
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[10]/Q
                         net (fo=10, routed)          0.138     0.279    pdu/D[10]
    SLICE_X51Y94         FDPE                                         r  pdu/out1_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X51Y94         FDPE                                         r  pdu/out1_r_reg[10]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.011%)  route 0.147ns (50.989%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[11]/C
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[11]/Q
                         net (fo=10, routed)          0.147     0.288    pdu/D[11]
    SLICE_X51Y94         FDCE                                         r  pdu/out1_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  pdu/out1_r_reg[11]/C





