Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Nov 24 20:33:16 2024
| Host         : eecs-digital-25 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 hcount_in_ray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.685ns  (logic 7.692ns (65.828%)  route 3.993ns (34.172%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 11.888 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=1238, estimated)     1.553    -1.037    clk_pixel
    SLICE_X57Y25         FDRE                                         r  hcount_in_ray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.581 r  hcount_in_ray_reg[0]/Q
                         net (fo=14, estimated)       0.986     0.405    calculating_ray/Q[0]
    SLICE_X57Y26         LUT3 (Prop_lut3_I1_O)        0.154     0.559 r  calculating_ray/stepX2_i_20/O
                         net (fo=1, estimated)        0.525     1.084    calculating_ray/stepX2_i_20_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599     1.683 r  calculating_ray/stepX2_i_4/CO[3]
                         net (fo=1, estimated)        0.000     1.683    calculating_ray/stepX2_i_4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.800 r  calculating_ray/stepX2_i_3/CO[3]
                         net (fo=1, estimated)        0.000     1.800    calculating_ray/stepX2_i_3_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.917 r  calculating_ray/stepX2_i_8/CO[3]
                         net (fo=1, estimated)        0.000     1.917    calculating_ray/stepX2_i_8_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.171 r  calculating_ray/stepX2_i_7/CO[0]
                         net (fo=4, estimated)        0.627     2.798    calculating_ray/stepX2_i_7_n_3
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.947     3.745 r  calculating_ray/stepX2_i_1/O[2]
                         net (fo=5, estimated)        0.613     4.358    calculating_ray/B[15]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_P[9])
                                                      3.834     8.192 r  calculating_ray/stepX2/P[9]
                         net (fo=1, estimated)        0.651     8.843    controller_in/P[1]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     8.967 r  controller_in/xpm_fifo_axis_inst_i_21/O
                         net (fo=1, routed)           0.000     8.967    controller_in/xpm_fifo_axis_inst_i_21_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.500 r  controller_in/xpm_fifo_axis_inst_i_5/CO[3]
                         net (fo=1, estimated)        0.000     9.500    controller_in/xpm_fifo_axis_inst_i_5_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.617 r  controller_in/xpm_fifo_axis_inst_i_4/CO[3]
                         net (fo=1, estimated)        0.000     9.617    controller_in/xpm_fifo_axis_inst_i_4_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.734 r  controller_in/xpm_fifo_axis_inst_i_3/CO[3]
                         net (fo=1, estimated)        0.000     9.734    controller_in/xpm_fifo_axis_inst_i_3_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.057 r  controller_in/xpm_fifo_axis_inst_i_2/O[1]
                         net (fo=1, estimated)        0.591    10.648    dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[125]
    RAMB36_X2Y5          RAMB36E1                                     r  dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=1238, estimated)     1.483    11.888    dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.566    12.454    
                         clock uncertainty           -0.168    12.286    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                     -0.423    11.863    dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         11.863    
                         arrival time                         -10.648    
  -------------------------------------------------------------------
                         slack                                  1.214    




