{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 05 22:21:45 2021 " "Info: Processing started: Wed May 05 22:21:45 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off insertion_sorter -c insertion_sorter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off insertion_sorter -c insertion_sorter" {  } {  } 0}
{ "Info" "IVRFX_VERI_VAR_DIF_ONLY_IN_CASE" "DONE done insertion_sorter.v(16) " "Info: (10281) Verilog HDL information at insertion_sorter.v(16): variable name \"DONE\" and variable name \"done\" should not differ only in case" {  } { { "insertion_sorter.v" "" { Text "Z:/verilog_prj/insertion_sorter/insertion_sorter.v" 16 0 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insertion_sorter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file insertion_sorter.v" { { "Info" "ISGN_ENTITY_NAME" "1 insertion_sorter " "Info: Found entity 1: insertion_sorter" {  } { { "insertion_sorter.v" "" { Text "Z:/verilog_prj/insertion_sorter/insertion_sorter.v" 1 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "insertion_sorter " "Info: Elaborating entity \"insertion_sorter\" for the top level hierarchy" {  } {  } 0}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "state\[0\] " "Info: Fanout of permanently enabled tri-state buffer feeding bidir \"state\[0\]\" is moved to its source" {  } { { "insertion_sorter.v" "" { Text "Z:/verilog_prj/insertion_sorter/insertion_sorter.v" 8 -1 0 } }  } 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "state\[1\] " "Info: Fanout of permanently enabled tri-state buffer feeding bidir \"state\[1\]\" is moved to its source" {  } { { "insertion_sorter.v" "" { Text "Z:/verilog_prj/insertion_sorter/insertion_sorter.v" 8 -1 0 } }  } 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "state\[2\] " "Info: Fanout of permanently enabled tri-state buffer feeding bidir \"state\[2\]\" is moved to its source" {  } { { "insertion_sorter.v" "" { Text "Z:/verilog_prj/insertion_sorter/insertion_sorter.v" 8 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "state\[0\]~36 " "Warning: Node \"state\[0\]~36\"" {  } { { "insertion_sorter.v" "" { Text "Z:/verilog_prj/insertion_sorter/insertion_sorter.v" 8 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "state\[1\]~37 " "Warning: Node \"state\[1\]~37\"" {  } { { "insertion_sorter.v" "" { Text "Z:/verilog_prj/insertion_sorter/insertion_sorter.v" 8 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "state\[2\]~38 " "Warning: Node \"state\[2\]~38\"" {  } { { "insertion_sorter.v" "" { Text "Z:/verilog_prj/insertion_sorter/insertion_sorter.v" 8 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "200 " "Info: Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "35 " "Info: Implemented 35 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_BIDIRS" "3 " "Info: Implemented 3 bidirectional pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "129 " "Info: Implemented 129 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed May 05 22:21:45 2021 " "Info: Processing ended: Wed May 05 22:21:45 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
