{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574419076873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574419076875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 04:37:56 2019 " "Processing started: Fri Nov 22 04:37:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574419076875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419076875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419076875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574419077193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574419077193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/uart-rx/baudgen_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/uart-rx/baudgen_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudgen_rx " "Found entity 1: baudgen_rx" {  } { { "Graphic_controller/uart-rx/baudgen_rx.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/uart-rx/baudgen_rx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load LOAD uart_rx.v(37) " "Verilog HDL Declaration information at uart_rx.v(37): object \"load\" differs only in case from object \"LOAD\" in the same scope" {  } { { "Graphic_controller/uart-rx/uart_rx.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/uart-rx/uart_rx.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574419086411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/uart-rx/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/uart-rx/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "Graphic_controller/uart-rx/uart_rx.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/uart-rx/uart_rx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/mem_floor.v 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/mem_floor.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_floor " "Found entity 1: mem_floor" {  } { { "Graphic_controller/mem_floor.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_floor.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086412 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(9) " "Verilog HDL Expression warning at ImageComposer_tb.sv(9): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_tb.sv" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574419086412 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(13) " "Verilog HDL Expression warning at ImageComposer_tb.sv(13): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_tb.sv" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574419086412 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(14) " "Verilog HDL Expression warning at ImageComposer_tb.sv(14): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_tb.sv" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574419086412 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(17) " "Verilog HDL Expression warning at ImageComposer_tb.sv(17): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_tb.sv" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574419086412 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(18) " "Verilog HDL Expression warning at ImageComposer_tb.sv(18): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_tb.sv" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574419086412 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(19) " "Verilog HDL Expression warning at ImageComposer_tb.sv(19): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_tb.sv" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574419086412 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(23) " "Verilog HDL Expression warning at ImageComposer_tb.sv(23): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_tb.sv" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574419086413 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(26) " "Verilog HDL Expression warning at ImageComposer_tb.sv(26): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_tb.sv" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574419086413 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_tb.sv(27) " "Verilog HDL Expression warning at ImageComposer_tb.sv(27): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_tb.sv" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574419086413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/ImageComposer_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/ImageComposer_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageComposer_tb " "Found entity 1: ImageComposer_tb" {  } { { "Graphic_controller/ImageComposer_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086413 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_aux_tb.sv(6) " "Verilog HDL Expression warning at ImageComposer_aux_tb.sv(6): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_aux_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_aux_tb.sv" 6 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574419086413 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_aux_tb.sv(13) " "Verilog HDL Expression warning at ImageComposer_aux_tb.sv(13): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_aux_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_aux_tb.sv" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574419086413 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_aux_tb.sv(15) " "Verilog HDL Expression warning at ImageComposer_aux_tb.sv(15): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_aux_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_aux_tb.sv" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574419086413 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 ImageComposer_aux_tb.sv(16) " "Verilog HDL Expression warning at ImageComposer_aux_tb.sv(16): truncated literal to match 24 bits" {  } { { "Graphic_controller/ImageComposer_aux_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_aux_tb.sv" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574419086413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/ImageComposer_aux_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/ImageComposer_aux_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageComposer_aux_tb " "Found entity 1: ImageComposer_aux_tb" {  } { { "Graphic_controller/ImageComposer_aux_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_aux_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/ImageComposer_aux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/ImageComposer_aux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageComposer_aux " "Found entity 1: ImageComposer_aux" {  } { { "Graphic_controller/ImageComposer_aux.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer_aux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/ImageComposer.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/ImageComposer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageComposer " "Found entity 1: ImageComposer" {  } { { "Graphic_controller/ImageComposer.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/H_COUNTER_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/H_COUNTER_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 H_COUNTER_TB " "Found entity 1: H_COUNTER_TB" {  } { { "Graphic_controller/H_COUNTER_TB.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/H_COUNTER_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/H_COUNTER.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/H_COUNTER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 H_COUNTER " "Found entity 1: H_COUNTER" {  } { { "Graphic_controller/H_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/H_COUNTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086416 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Graphic_controller.sv(60) " "Verilog HDL information at Graphic_controller.sv(60): always construct contains both blocking and non-blocking assignments" {  } { { "Graphic_controller/Graphic_controller.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/Graphic_controller.sv" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574419086416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/Graphic_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/Graphic_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Graphic_controller " "Found entity 1: Graphic_controller" {  } { { "Graphic_controller/Graphic_controller.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/Graphic_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/FloorController.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/FloorController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FloorController " "Found entity 1: FloorController" {  } { { "Graphic_controller/FloorController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/FloorController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/CLOCK_DIVIDER.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/CLOCK_DIVIDER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIVIDER " "Found entity 1: CLOCK_DIVIDER" {  } { { "Graphic_controller/CLOCK_DIVIDER.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/CLOCK_DIVIDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/CLK_DIVIDER.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/CLK_DIVIDER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIVIDER " "Found entity 1: CLK_DIVIDER" {  } { { "Graphic_controller/CLK_DIVIDER.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/CLK_DIVIDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/mem_score.v 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/mem_score.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_score " "Found entity 1: mem_score" {  } { { "Graphic_controller/mem_score.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_score.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/mem_tank1.v 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/mem_tank1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_tank1 " "Found entity 1: mem_tank1" {  } { { "Graphic_controller/mem_tank1.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_tank1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/mem_tank2.v 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/mem_tank2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_tank2 " "Found entity 1: mem_tank2" {  } { { "Graphic_controller/mem_tank2.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_tank2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/WallsController.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/WallsController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WallsController " "Found entity 1: WallsController" {  } { { "Graphic_controller/WallsController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/WallsController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/vgaController.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/vgaController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "Graphic_controller/vgaController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/VGA_MODULE_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/VGA_MODULE_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MODULE_TB " "Found entity 1: VGA_MODULE_TB" {  } { { "Graphic_controller/VGA_MODULE_TB.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/VGA_MODULE_TB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/VGA_MODULE.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/VGA_MODULE.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MODULE " "Found entity 1: VGA_MODULE" {  } { { "Graphic_controller/VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/VGA_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/V_COUNTER_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/V_COUNTER_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 V_COUNTER_TB " "Found entity 1: V_COUNTER_TB" {  } { { "Graphic_controller/V_COUNTER_TB.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/V_COUNTER_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/V_COUNTER.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/V_COUNTER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 V_COUNTER " "Found entity 1: V_COUNTER" {  } { { "Graphic_controller/V_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/V_COUNTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/TankController.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/TankController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TankController " "Found entity 1: TankController" {  } { { "Graphic_controller/TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/TankController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/SpriteController.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/SpriteController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpriteController " "Found entity 1: SpriteController" {  } { { "Graphic_controller/SpriteController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/SIGNAL_SYNC.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/SIGNAL_SYNC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNAL_SYNC " "Found entity 1: SIGNAL_SYNC" {  } { { "Graphic_controller/SIGNAL_SYNC.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SIGNAL_SYNC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/ScoreController.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/ScoreController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ScoreController " "Found entity 1: ScoreController" {  } { { "Graphic_controller/ScoreController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ScoreController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/MemoryManager_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/MemoryManager_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryManager_tb " "Found entity 1: MemoryManager_tb" {  } { { "Graphic_controller/MemoryManager_tb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/MemoryManager_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Graphic_controller/MemoryManager.sv 1 1 " "Found 1 design units, including 1 entities, in source file Graphic_controller/MemoryManager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryManager " "Found entity 1: MemoryManager" {  } { { "Graphic_controller/MemoryManager.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/MemoryManager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "condcheck.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086430 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(26) " "Verilog HDL warning at decoder.sv(26): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/decoder.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574419086430 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(40) " "Verilog HDL warning at decoder.sv(40): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/decoder.sv" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574419086431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(12) " "Verilog HDL warning at extend.sv(12): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/extend.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574419086433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086435 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(17) " "Verilog HDL warning at alu.sv(17): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/alu.sv" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574419086436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/mux4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/mux16_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/mux8_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imemtb.sv 1 1 " "Found 1 design units, including 1 entities, in source file imemtb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imemtb " "Found entity 1: imemtb" {  } { { "imemtb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/imemtb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchCPU.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchCPU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbenchCPU " "Found entity 1: testbenchCPU" {  } { { "testbenchCPU.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/testbenchCPU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segments.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segments.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segments " "Found entity 1: seven_segments" {  } { { "seven_segments.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/seven_segments.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coso.sv 1 1 " "Found 1 design units, including 1 entities, in source file coso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coso " "Found entity 1: coso" {  } { { "coso.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/coso.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086440 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.sv(45) " "Verilog HDL Instantiation warning at top.sv(45): instance has no name" {  } { { "top.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/top.sv" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1574419086444 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "coso " "Elaborating entity \"coso\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574419086497 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test coso.sv(19) " "Verilog HDL or VHDL warning at coso.sv(19): object \"test\" assigned a value but never read" {  } { { "coso.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/coso.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574419086498 "|coso"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:top1 " "Elaborating entity \"top\" for hierarchy \"top:top1\"" {  } { { "coso.sv" "top1" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/coso.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086499 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_led top.sv(15) " "Output port \"rx_led\" at top.sv(15) has no driver" {  } { { "top.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/top.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574419086500 "|coso|top:top1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm top:top1\|arm:arm " "Elaborating entity \"arm\" for hierarchy \"top:top1\|arm:arm\"" {  } { { "top.sv" "arm" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/top.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller top:top1\|arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"top:top1\|arm:arm\|controller:c\"" {  } { { "arm.sv" "c" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/arm.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder top:top1\|arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"top:top1\|arm:arm\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/controller.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic top:top1\|arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"top:top1\|arm:arm\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/controller.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr top:top1\|arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"top:top1\|arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/condlogic.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck top:top1\|arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"top:top1\|arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/condlogic.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath top:top1\|arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"top:top1\|arm:arm\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/arm.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 top:top1\|arm:arm\|datapath:dp\|mux2_1:pcmux " "Elaborating entity \"mux2_1\" for hierarchy \"top:top1\|arm:arm\|datapath:dp\|mux2_1:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr top:top1\|arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"top:top1\|arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/datapath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder top:top1\|arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"top:top1\|arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/datapath.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 top:top1\|arm:arm\|datapath:dp\|mux2_1:ra1mux " "Elaborating entity \"mux2_1\" for hierarchy \"top:top1\|arm:arm\|datapath:dp\|mux2_1:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/datapath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile top:top1\|arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"top:top1\|arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend top:top1\|arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"top:top1\|arm:arm\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU top:top1\|arm:arm\|datapath:dp\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"top:top1\|arm:arm\|datapath:dp\|ALU:alu\"" {  } { { "datapath.sv" "alu" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imemtb top:top1\|imemtb:imem " "Elaborating entity \"imemtb\" for hierarchy \"top:top1\|imemtb:imem\"" {  } { { "top.sv" "imem" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086518 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 63 imemtb.sv(7) " "Verilog HDL warning at imemtb.sv(7): number of words (4) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "imemtb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/imemtb.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1574419086519 "|coso|top:top1|imemtb:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imemtb.sv(4) " "Net \"RAM.data_a\" at imemtb.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imemtb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/imemtb.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574419086520 "|coso|top:top1|imemtb:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imemtb.sv(4) " "Net \"RAM.waddr_a\" at imemtb.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imemtb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/imemtb.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574419086520 "|coso|top:top1|imemtb:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imemtb.sv(4) " "Net \"RAM.we_a\" at imemtb.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imemtb.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/imemtb.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574419086520 "|coso|top:top1|imemtb:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem top:top1\|dmem:dmem_1 " "Elaborating entity \"dmem\" for hierarchy \"top:top1\|dmem:dmem_1\"" {  } { { "top.sv" "dmem_1" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/top.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryManager top:top1\|MemoryManager:comb_3 " "Elaborating entity \"MemoryManager\" for hierarchy \"top:top1\|MemoryManager:comb_3\"" {  } { { "top.sv" "comb_3" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MemoryManager.sv(22) " "Verilog HDL assignment warning at MemoryManager.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "Graphic_controller/MemoryManager.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/MemoryManager.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086527 "|coso|top:top1|MemoryManager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MemoryManager.sv(23) " "Verilog HDL assignment warning at MemoryManager.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "Graphic_controller/MemoryManager.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/MemoryManager.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086527 "|coso|top:top1|MemoryManager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 MemoryManager.sv(24) " "Verilog HDL assignment warning at MemoryManager.sv(24): truncated value with size 32 to match size of target (30)" {  } { { "Graphic_controller/MemoryManager.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/MemoryManager.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086527 "|coso|top:top1|MemoryManager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MemoryManager.sv(29) " "Verilog HDL assignment warning at MemoryManager.sv(29): truncated value with size 32 to match size of target (1)" {  } { { "Graphic_controller/MemoryManager.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/MemoryManager.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086527 "|coso|top:top1|MemoryManager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 MemoryManager.sv(30) " "Verilog HDL assignment warning at MemoryManager.sv(30): truncated value with size 32 to match size of target (30)" {  } { { "Graphic_controller/MemoryManager.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/MemoryManager.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086527 "|coso|top:top1|MemoryManager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MemoryManager.sv(36) " "Verilog HDL assignment warning at MemoryManager.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "Graphic_controller/MemoryManager.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/MemoryManager.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086527 "|coso|top:top1|MemoryManager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 MemoryManager.sv(37) " "Verilog HDL assignment warning at MemoryManager.sv(37): truncated value with size 32 to match size of target (30)" {  } { { "Graphic_controller/MemoryManager.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/MemoryManager.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086527 "|coso|top:top1|MemoryManager:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_MODULE top:top1\|VGA_MODULE:vga " "Elaborating entity \"VGA_MODULE\" for hierarchy \"top:top1\|VGA_MODULE:vga\"" {  } { { "top.sv" "vga" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/top.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086527 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SYNC_N_o VGA_MODULE.sv(4) " "Output port \"SYNC_N_o\" at VGA_MODULE.sv(4) has no driver" {  } { { "Graphic_controller/VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/VGA_MODULE.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574419086528 "|Graphic_controller|VGA_MODULE:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIVIDER top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk " "Elaborating entity \"CLK_DIVIDER\" for hierarchy \"top:top1\|VGA_MODULE:vga\|CLK_DIVIDER:testclk\"" {  } { { "Graphic_controller/VGA_MODULE.sv" "testclk" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/VGA_MODULE.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNAL_SYNC top:top1\|VGA_MODULE:vga\|SIGNAL_SYNC:sync " "Elaborating entity \"SIGNAL_SYNC\" for hierarchy \"top:top1\|VGA_MODULE:vga\|SIGNAL_SYNC:sync\"" {  } { { "Graphic_controller/VGA_MODULE.sv" "sync" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/VGA_MODULE.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_COUNTER top:top1\|VGA_MODULE:vga\|SIGNAL_SYNC:sync\|H_COUNTER:h_signal " "Elaborating entity \"H_COUNTER\" for hierarchy \"top:top1\|VGA_MODULE:vga\|SIGNAL_SYNC:sync\|H_COUNTER:h_signal\"" {  } { { "Graphic_controller/SIGNAL_SYNC.sv" "h_signal" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SIGNAL_SYNC.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086529 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BACK_PORCH H_COUNTER.sv(6) " "Verilog HDL or VHDL warning at H_COUNTER.sv(6): object \"BACK_PORCH\" assigned a value but never read" {  } { { "Graphic_controller/H_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/H_COUNTER.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574419086530 "|Graphic_controller|VGA_MODULE:vga|SIGNAL_SYNC:sync|H_COUNTER:h_signal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V_COUNTER top:top1\|VGA_MODULE:vga\|SIGNAL_SYNC:sync\|V_COUNTER:v_signal " "Elaborating entity \"V_COUNTER\" for hierarchy \"top:top1\|VGA_MODULE:vga\|SIGNAL_SYNC:sync\|V_COUNTER:v_signal\"" {  } { { "Graphic_controller/SIGNAL_SYNC.sv" "v_signal" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SIGNAL_SYNC.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpriteController top:top1\|SpriteController:spriteController " "Elaborating entity \"SpriteController\" for hierarchy \"top:top1\|SpriteController:spriteController\"" {  } { { "top.sv" "spriteController" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/top.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086532 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MW_bullet1 SpriteController.sv(16) " "Verilog HDL or VHDL warning at SpriteController.sv(16): object \"MW_bullet1\" assigned a value but never read" {  } { { "Graphic_controller/SpriteController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574419086533 "|coso|top:top1|SpriteController:spriteController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MW_bullet2 SpriteController.sv(16) " "Verilog HDL or VHDL warning at SpriteController.sv(16): object \"MW_bullet2\" assigned a value but never read" {  } { { "Graphic_controller/SpriteController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574419086533 "|coso|top:top1|SpriteController:spriteController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SpriteController.sv(21) " "Verilog HDL assignment warning at SpriteController.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "Graphic_controller/SpriteController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086533 "|coso|top:top1|SpriteController:spriteController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SpriteController.sv(23) " "Verilog HDL assignment warning at SpriteController.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "Graphic_controller/SpriteController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086533 "|coso|top:top1|SpriteController:spriteController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SpriteController.sv(24) " "Verilog HDL assignment warning at SpriteController.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "Graphic_controller/SpriteController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086533 "|coso|top:top1|SpriteController:spriteController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SpriteController.sv(25) " "Verilog HDL assignment warning at SpriteController.sv(25): truncated value with size 32 to match size of target (1)" {  } { { "Graphic_controller/SpriteController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086534 "|coso|top:top1|SpriteController:spriteController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SpriteController.sv(26) " "Verilog HDL assignment warning at SpriteController.sv(26): truncated value with size 32 to match size of target (1)" {  } { { "Graphic_controller/SpriteController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086534 "|coso|top:top1|SpriteController:spriteController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FloorController top:top1\|SpriteController:spriteController\|FloorController:floorController " "Elaborating entity \"FloorController\" for hierarchy \"top:top1\|SpriteController:spriteController\|FloorController:floorController\"" {  } { { "Graphic_controller/SpriteController.sv" "floorController" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FloorController.sv(11) " "Verilog HDL assignment warning at FloorController.sv(11): truncated value with size 32 to match size of target (16)" {  } { { "Graphic_controller/FloorController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/FloorController.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086534 "|Graphic_controller|SpriteController:spriteController|FloorController:floorController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_floor top:top1\|SpriteController:spriteController\|mem_floor:floor_mem " "Elaborating entity \"mem_floor\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\"" {  } { { "Graphic_controller/SpriteController.sv" "floor_mem" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\"" {  } { { "Graphic_controller/mem_floor.v" "altsyncram_component" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_floor.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\"" {  } { { "Graphic_controller/mem_floor.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_floor.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file floor.mif " "Parameter \"init_file\" = \"floor.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086581 ""}  } { { "Graphic_controller/mem_floor.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_floor.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574419086581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rhf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rhf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rhf1 " "Found entity 1: altsyncram_rhf1" {  } { { "db/altsyncram_rhf1.tdf" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/db/altsyncram_rhf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rhf1 top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\|altsyncram_rhf1:auto_generated " "Elaborating entity \"altsyncram_rhf1\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\|altsyncram_rhf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\|altsyncram_rhf1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\|altsyncram_rhf1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_rhf1.tdf" "rden_decode" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/db/altsyncram_rhf1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bhb " "Found entity 1: mux_bhb" {  } { { "db/mux_bhb.tdf" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/db/mux_bhb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bhb top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\|altsyncram_rhf1:auto_generated\|mux_bhb:mux2 " "Elaborating entity \"mux_bhb\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_floor:floor_mem\|altsyncram:altsyncram_component\|altsyncram_rhf1:auto_generated\|mux_bhb:mux2\"" {  } { { "db/altsyncram_rhf1.tdf" "mux2" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/db/altsyncram_rhf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WallsController top:top1\|SpriteController:spriteController\|WallsController:wallsController " "Elaborating entity \"WallsController\" for hierarchy \"top:top1\|SpriteController:spriteController\|WallsController:wallsController\"" {  } { { "Graphic_controller/SpriteController.sv" "wallsController" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086738 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 WallsController.sv(10) " "Verilog HDL assignment warning at WallsController.sv(10): truncated value with size 32 to match size of target (1)" {  } { { "Graphic_controller/WallsController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/WallsController.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086739 "|Graphic_controller|SpriteController:spriteController|WallsController:wallsController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 WallsController.sv(13) " "Verilog HDL assignment warning at WallsController.sv(13): truncated value with size 32 to match size of target (24)" {  } { { "Graphic_controller/WallsController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/WallsController.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086739 "|Graphic_controller|SpriteController:spriteController|WallsController:wallsController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TankController top:top1\|SpriteController:spriteController\|TankController:tc1 " "Elaborating entity \"TankController\" for hierarchy \"top:top1\|SpriteController:spriteController\|TankController:tc1\"" {  } { { "Graphic_controller/SpriteController.sv" "tc1" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086739 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "direction TankController.sv(10) " "Verilog HDL or VHDL warning at TankController.sv(10): object \"direction\" assigned a value but never read" {  } { { "Graphic_controller/TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/TankController.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574419086740 "|coso|top:top1|SpriteController:spriteController|TankController:tc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 TankController.sv(13) " "Verilog HDL assignment warning at TankController.sv(13): truncated value with size 32 to match size of target (24)" {  } { { "Graphic_controller/TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/TankController.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086741 "|coso|top:top1|SpriteController:spriteController|TankController:tc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TankController.sv(16) " "Verilog HDL assignment warning at TankController.sv(16): truncated value with size 32 to match size of target (10)" {  } { { "Graphic_controller/TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/TankController.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086741 "|coso|top:top1|SpriteController:spriteController|TankController:tc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TankController.sv(18) " "Verilog HDL assignment warning at TankController.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "Graphic_controller/TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/TankController.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086741 "|coso|top:top1|SpriteController:spriteController|TankController:tc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_tank1 top:top1\|SpriteController:spriteController\|mem_tank1:tank1_mem " "Elaborating entity \"mem_tank1\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_tank1:tank1_mem\"" {  } { { "Graphic_controller/SpriteController.sv" "tank1_mem" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:top1\|SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component\"" {  } { { "Graphic_controller/mem_tank1.v" "altsyncram_component" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_tank1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:top1\|SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top:top1\|SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component\"" {  } { { "Graphic_controller/mem_tank1.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_tank1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:top1\|SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"top:top1\|SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tanque1.mif " "Parameter \"init_file\" = \"tanque1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086753 ""}  } { { "Graphic_controller/mem_tank1.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_tank1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574419086753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gkf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gkf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gkf1 " "Found entity 1: altsyncram_gkf1" {  } { { "db/altsyncram_gkf1.tdf" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/db/altsyncram_gkf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gkf1 top:top1\|SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component\|altsyncram_gkf1:auto_generated " "Elaborating entity \"altsyncram_gkf1\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_tank1:tank1_mem\|altsyncram:altsyncram_component\|altsyncram_gkf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TankController top:top1\|SpriteController:spriteController\|TankController:tc2 " "Elaborating entity \"TankController\" for hierarchy \"top:top1\|SpriteController:spriteController\|TankController:tc2\"" {  } { { "Graphic_controller/SpriteController.sv" "tc2" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086796 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "direction TankController.sv(10) " "Verilog HDL or VHDL warning at TankController.sv(10): object \"direction\" assigned a value but never read" {  } { { "Graphic_controller/TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/TankController.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574419086798 "|coso|top:top1|SpriteController:spriteController|TankController:tc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 TankController.sv(13) " "Verilog HDL assignment warning at TankController.sv(13): truncated value with size 32 to match size of target (24)" {  } { { "Graphic_controller/TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/TankController.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086798 "|coso|top:top1|SpriteController:spriteController|TankController:tc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TankController.sv(16) " "Verilog HDL assignment warning at TankController.sv(16): truncated value with size 32 to match size of target (10)" {  } { { "Graphic_controller/TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/TankController.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086798 "|coso|top:top1|SpriteController:spriteController|TankController:tc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TankController.sv(18) " "Verilog HDL assignment warning at TankController.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "Graphic_controller/TankController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/TankController.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086798 "|coso|top:top1|SpriteController:spriteController|TankController:tc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_tank2 top:top1\|SpriteController:spriteController\|mem_tank2:tank2_mem " "Elaborating entity \"mem_tank2\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_tank2:tank2_mem\"" {  } { { "Graphic_controller/SpriteController.sv" "tank2_mem" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:top1\|SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component\"" {  } { { "Graphic_controller/mem_tank2.v" "altsyncram_component" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_tank2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:top1\|SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top:top1\|SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component\"" {  } { { "Graphic_controller/mem_tank2.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_tank2.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:top1\|SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"top:top1\|SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tanque2.mif " "Parameter \"init_file\" = \"tanque2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086810 ""}  } { { "Graphic_controller/mem_tank2.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_tank2.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574419086810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hkf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hkf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hkf1 " "Found entity 1: altsyncram_hkf1" {  } { { "db/altsyncram_hkf1.tdf" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/db/altsyncram_hkf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hkf1 top:top1\|SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component\|altsyncram_hkf1:auto_generated " "Elaborating entity \"altsyncram_hkf1\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_tank2:tank2_mem\|altsyncram:altsyncram_component\|altsyncram_hkf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScoreController top:top1\|SpriteController:spriteController\|ScoreController:scoreController " "Elaborating entity \"ScoreController\" for hierarchy \"top:top1\|SpriteController:spriteController\|ScoreController:scoreController\"" {  } { { "Graphic_controller/SpriteController.sv" "scoreController" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ScoreController.sv(19) " "Verilog HDL assignment warning at ScoreController.sv(19): truncated value with size 32 to match size of target (24)" {  } { { "Graphic_controller/ScoreController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ScoreController.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086854 "|Graphic_controller|SpriteController:spriteController|ScoreController:scoreController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ScoreController.sv(33) " "Verilog HDL assignment warning at ScoreController.sv(33): truncated value with size 32 to match size of target (16)" {  } { { "Graphic_controller/ScoreController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ScoreController.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086854 "|Graphic_controller|SpriteController:spriteController|ScoreController:scoreController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ScoreController.sv(34) " "Verilog HDL assignment warning at ScoreController.sv(34): truncated value with size 32 to match size of target (16)" {  } { { "Graphic_controller/ScoreController.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ScoreController.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574419086854 "|Graphic_controller|SpriteController:spriteController|ScoreController:scoreController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_score top:top1\|SpriteController:spriteController\|mem_score:score_mem " "Elaborating entity \"mem_score\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_score:score_mem\"" {  } { { "Graphic_controller/SpriteController.sv" "score_mem" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:top1\|SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component\"" {  } { { "Graphic_controller/mem_score.v" "altsyncram_component" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_score.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:top1\|SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top:top1\|SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component\"" {  } { { "Graphic_controller/mem_score.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_score.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:top1\|SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"top:top1\|SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file score.mif " "Parameter \"init_file\" = \"score.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574419086868 ""}  } { { "Graphic_controller/mem_score.v" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/mem_score.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574419086868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lhf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lhf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lhf1 " "Found entity 1: altsyncram_lhf1" {  } { { "db/altsyncram_lhf1.tdf" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/db/altsyncram_lhf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574419086934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419086934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lhf1 top:top1\|SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated " "Elaborating entity \"altsyncram_lhf1\" for hierarchy \"top:top1\|SpriteController:spriteController\|mem_score:score_mem\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageComposer top:top1\|SpriteController:spriteController\|ImageComposer:imageComposer " "Elaborating entity \"ImageComposer\" for hierarchy \"top:top1\|SpriteController:spriteController\|ImageComposer:imageComposer\"" {  } { { "Graphic_controller/SpriteController.sv" "imageComposer" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/SpriteController.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageComposer_aux top:top1\|SpriteController:spriteController\|ImageComposer:imageComposer\|ImageComposer_aux:generate_submodules\[1\].ic_aux " "Elaborating entity \"ImageComposer_aux\" for hierarchy \"top:top1\|SpriteController:spriteController\|ImageComposer:imageComposer\|ImageComposer_aux:generate_submodules\[1\].ic_aux\"" {  } { { "Graphic_controller/ImageComposer.sv" "generate_submodules\[1\].ic_aux" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/Graphic_controller/ImageComposer.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segments seven_segments:seven " "Elaborating entity \"seven_segments\" for hierarchy \"seven_segments:seven\"" {  } { { "coso.sv" "seven" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/coso.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419086957 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:top1\|dmem:dmem_1\|RAM " "RAM logic \"top:top1\|dmem:dmem_1\|RAM\" is uninferred due to asynchronous read logic" {  } { { "dmem.sv" "RAM" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/dmem.sv" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1574419087613 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "top:top1\|imemtb:imem\|RAM " "RAM logic \"top:top1\|imemtb:imem\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "imemtb.sv" "RAM" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/imemtb.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1574419087613 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:top1\|arm:arm\|datapath:dp\|regfile:rf\|rf " "RAM logic \"top:top1\|arm:arm\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.sv" "rf" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/regfile.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1574419087613 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1574419087613 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/db/CPU.ram0_imemtb_e0dfa940_0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/gsegura/Documents/taller/proyecto/proyecto/CPU/db/CPU.ram0_imemtb_e0dfa940_0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1574419087616 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574419089356 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SYNC_N GND " "Pin \"SYNC_N\" is stuck at GND" {  } { { "coso.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/coso.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574419091114 "|coso|SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574419091114 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574419091353 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574419094948 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "TecTacToe 24 " "Ignored 24 assignments for entity \"TecTacToe\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity TecTacToe -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity TecTacToe -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity TecTacToe -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574419095124 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1574419095124 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/output_files/CPU.map.smsg " "Generated suppressed messages file /home/gsegura/Documents/taller/proyecto/proyecto/CPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419095176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574419095592 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574419095592 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "coso.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/coso.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574419095943 "|coso|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574419095943 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5121 " "Implemented 5121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574419095954 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574419095954 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4640 " "Implemented 4640 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574419095954 ""} { "Info" "ICUT_CUT_TM_RAMS" "432 " "Implemented 432 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574419095954 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574419095954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1116 " "Peak virtual memory: 1116 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574419095975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 04:38:15 2019 " "Processing ended: Fri Nov 22 04:38:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574419095975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574419095975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574419095975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574419095975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1574419096784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574419096785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 04:38:16 2019 " "Processing started: Fri Nov 22 04:38:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574419096785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574419096785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574419096785 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574419096826 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1574419096826 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1574419096827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1574419097020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1574419097020 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574419097049 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574419097104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574419097104 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574419097620 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574419097641 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574419097816 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1574419097931 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 49 " "No exact pin location assignment(s) for 1 pins of 49 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1574419098167 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "v_en 8A 2.5 V 2.5V 3.3V " "Pin v_en with I/O standard assignment 2.5 V is incompatible with I/O bank 8A. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { v_en } } } { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "v_en" } } } } { "coso.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/coso.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1574419098169 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "vga_clk 8A 2.5 V 2.5V 3.3V " "Pin vga_clk with I/O standard assignment 2.5 V is incompatible with I/O bank 8A. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { vga_clk } } } { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_clk" } } } } { "coso.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/coso.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1574419098170 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574419098171 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1574419101659 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SYNC_N GND " "Pin SYNC_N has GND driving its datain port" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { SYNC_N } } } { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SYNC_N" } } } } { "coso.sv" "" { Text "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/coso.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/gsegura/Documents/taller/proyecto/proyecto/CPU/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1574419101668 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1574419101668 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1574419101668 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1090 " "Peak virtual memory: 1090 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574419101966 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 22 04:38:21 2019 " "Processing ended: Fri Nov 22 04:38:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574419101966 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574419101966 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574419101966 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574419101966 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 88 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 88 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574419102090 ""}
