{
  "module_name": "phy-qcom-qmp-qserdes-txrx-v4_20.h",
  "hash_id": "06bac90e5dcbeba37b56b3fd7acaa2e8058e7931dbf9ba9156a2f07b395c88d8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v4_20.h",
  "human_readable_source": " \n \n\n#ifndef QCOM_PHY_QMP_QSERDES_TXRX_V4_20_H_\n#define QCOM_PHY_QMP_QSERDES_TXRX_V4_20_H_\n\n \n#define QSERDES_V4_20_TX_LANE_MODE_1\t\t\t0x88\n#define QSERDES_V4_20_TX_LANE_MODE_2\t\t\t0x8c\n#define QSERDES_V4_20_TX_LANE_MODE_3\t\t\t0x90\n#define QSERDES_V4_20_TX_VMODE_CTRL1\t\t\t0xc4\n#define QSERDES_V4_20_TX_PI_QEC_CTRL\t\t\t0xe0\n\n \n#define QSERDES_V4_20_RX_FO_GAIN_RATE2\t\t\t0x008\n#define QSERDES_V4_20_RX_UCDR_PI_CONTROLS\t\t0x058\n#define QSERDES_V4_20_RX_AUX_DATA_TCOARSE_TFINE\t\t0x0ac\n#define QSERDES_V4_20_RX_DFE_3\t\t\t\t0x110\n#define QSERDES_V4_20_RX_DFE_DAC_ENABLE1\t\t0x134\n#define QSERDES_V4_20_RX_DFE_DAC_ENABLE2\t\t0x138\n#define QSERDES_V4_20_RX_VGA_CAL_CNTRL2\t\t\t0x150\n#define QSERDES_V4_20_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1\t0x178\n#define QSERDES_V4_20_RX_RX_MODE_RATE_0_1_B1\t\t0x1c8\n#define QSERDES_V4_20_RX_RX_MODE_RATE_0_1_B2\t\t0x1cc\n#define QSERDES_V4_20_RX_RX_MODE_RATE_0_1_B3\t\t0x1d0\n#define QSERDES_V4_20_RX_RX_MODE_RATE_0_1_B4\t\t0x1d4\n#define QSERDES_V4_20_RX_RX_MODE_RATE2_B0\t\t0x1d8\n#define QSERDES_V4_20_RX_RX_MODE_RATE2_B1\t\t0x1dc\n#define QSERDES_V4_20_RX_RX_MODE_RATE2_B2\t\t0x1e0\n#define QSERDES_V4_20_RX_RX_MODE_RATE2_B3\t\t0x1e4\n#define QSERDES_V4_20_RX_RX_MODE_RATE2_B4\t\t0x1e8\n#define QSERDES_V4_20_RX_RX_MODE_RATE3_B0\t\t0x1ec\n#define QSERDES_V4_20_RX_RX_MODE_RATE3_B1\t\t0x1f0\n#define QSERDES_V4_20_RX_RX_MODE_RATE3_B2\t\t0x1f4\n#define QSERDES_V4_20_RX_RX_MODE_RATE3_B3\t\t0x1f8\n#define QSERDES_V4_20_RX_RX_MODE_RATE3_B4\t\t0x1fc\n#define QSERDES_V4_20_RX_PHPRE_CTRL\t\t\t0x200\n#define QSERDES_V4_20_RX_DFE_CTLE_POST_CAL_OFFSET\t0x20c\n#define QSERDES_V4_20_RX_MARG_COARSE_CTRL2\t\t0x23c\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}