===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.5612 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3007 ( 15.8%)    0.3007 ( 19.3%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2566 ( 13.5%)    0.2566 ( 16.4%)    Parse modules
    0.0404 (  2.1%)    0.0404 (  2.6%)    Verify circuit
    1.4558 ( 76.4%)    1.1109 ( 71.2%)  'firrtl.circuit' Pipeline
    0.0373 (  2.0%)    0.0373 (  2.4%)    LowerFIRRTLAnnotations
    0.2238 ( 11.7%)    0.1201 (  7.7%)    'firrtl.module' Pipeline
    0.0869 (  4.6%)    0.0475 (  3.0%)      DropName
    0.1369 (  7.2%)    0.0726 (  4.6%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0110 (  0.6%)    0.0059 (  0.4%)    'firrtl.module' Pipeline
    0.0110 (  0.6%)    0.0058 (  0.4%)      LowerCHIRRTLPass
    0.0163 (  0.9%)    0.0163 (  1.0%)    InferWidths
    0.0457 (  2.4%)    0.0457 (  2.9%)    MemToRegOfVec
    0.0756 (  4.0%)    0.0756 (  4.8%)    InferResets
    0.0058 (  0.3%)    0.0058 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0145 (  0.8%)    0.0145 (  0.9%)    WireDFT
    0.1074 (  5.6%)    0.1074 (  6.9%)    LowerFIRRTLTypes
    0.1100 (  5.8%)    0.0587 (  3.8%)    'firrtl.module' Pipeline
    0.1078 (  5.7%)    0.0575 (  3.7%)      ExpandWhens
    0.0022 (  0.1%)    0.0012 (  0.1%)      SFCCompat
    0.0377 (  2.0%)    0.0377 (  2.4%)    Inliner
    0.0459 (  2.4%)    0.0459 (  2.9%)    'firrtl.module' Pipeline
    0.0458 (  2.4%)    0.0458 (  2.9%)      RandomizeRegisterInit
    0.0169 (  0.9%)    0.0169 (  1.1%)    CheckCombCycles
    0.0015 (  0.1%)    0.0015 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.2424 ( 12.7%)    0.2424 ( 15.5%)    'firrtl.module' Pipeline
    0.2295 ( 12.0%)    0.2295 ( 14.7%)      Canonicalizer
    0.0129 (  0.7%)    0.0129 (  0.8%)      InferReadWrite
    0.0051 (  0.3%)    0.0051 (  0.3%)    PrefixModules
    0.0012 (  0.1%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0341 (  1.8%)    0.0341 (  2.2%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)    AddSeqMemPorts
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0194 (  1.0%)    0.0194 (  1.2%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1609 (  8.4%)    0.1609 ( 10.3%)    'firrtl.module' Pipeline
    0.0117 (  0.6%)    0.0117 (  0.8%)      DropName
    0.1491 (  7.8%)    0.1491 (  9.6%)      Canonicalizer
    0.0202 (  1.1%)    0.0202 (  1.3%)    IMDeadCodeElim
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0463 (  2.4%)    0.0463 (  3.0%)  LowerFIRRTLToHW
    0.0007 (  0.0%)    0.0007 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0188 (  1.0%)    0.0188 (  1.2%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0446 (  2.3%)    0.0446 (  2.9%)  'hw.module' Pipeline
    0.0125 (  0.7%)    0.0125 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0211 (  1.1%)    0.0211 (  1.4%)    Canonicalizer
    0.0081 (  0.4%)    0.0081 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0028 (  0.1%)    0.0028 (  0.2%)    HWCleanup
    0.0061 (  0.3%)    0.0061 (  0.4%)  'hw.module' Pipeline
    0.0002 (  0.0%)    0.0002 (  0.0%)    HWLegalizeModules
    0.0059 (  0.3%)    0.0059 (  0.4%)    PrettifyVerilog
    0.0042 (  0.2%)    0.0042 (  0.3%)  StripDebugInfoWithPred
    0.0272 (  1.4%)    0.0272 (  1.7%)  ExportVerilog
    0.0014 (  0.1%)    0.0014 (  0.1%)  Rest
    1.9061 (100.0%)    1.5612 (100.0%)  Total

{
  totalTime: 1.575,
  maxMemory: 67952640
}
