Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Fri Nov  6 21:02:07 2020
| Host         : LAPTOP-SKTNOLCK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file EE214_Proj8Chal1_timing_summary_routed.rpt -pb EE214_Proj8Chal1_timing_summary_routed.pb -rpx EE214_Proj8Chal1_timing_summary_routed.rpx -warn_on_violation
| Design       : EE214_Proj8Chal1
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (71)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (102)
5. checking no_input_delay (8)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (71)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: bcdClk_0/o_divClk_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bcdClk_0/o_divClk_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bcdClk_0/o_divClk_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bcdClk_0/o_divClk_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bcdClk_1/o_divClk_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bcdClk_1/o_divClk_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bcdClk_1/o_divClk_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bcdClk_1/o_divClk_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bcdClk_2/o_divClk_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bcdClk_2/o_divClk_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bcdClk_2/o_divClk_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bcdClk_2/o_divClk_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk/clk_1kHz/o_divClk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk/o_divClk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dsplCtrl_0/clkDiv1kHz/o_divClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (102)
--------------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.119        0.000                      0                   34        0.263        0.000                      0                   34        3.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.119        0.000                      0                   34        0.263        0.000                      0                   34        3.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 clk/clk_1kHz/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk/clk_1kHz/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.588ns (40.875%)  route 2.297ns (59.125%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.754     5.388    clk/clk_1kHz/i_clk_IBUF_BUFG
    SLICE_X41Y38         FDCE                                         r  clk/clk_1kHz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.456     5.844 f  clk/clk_1kHz/count_reg[0]/Q
                         net (fo=3, routed)           0.955     6.799    clk/clk_1kHz/count_reg[0]
    SLICE_X42Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.923 f  clk/clk_1kHz/o_divClk_i_5/O
                         net (fo=18, routed)          1.342     8.265    clk/clk_1kHz/o_divClk_i_5_n_4
    SLICE_X41Y40         LUT5 (Prop_lut5_I1_O)        0.124     8.389 r  clk/clk_1kHz/count[8]_i_4/O
                         net (fo=1, routed)           0.000     8.389    clk/clk_1kHz/count[8]_i_4_n_4
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.939 r  clk/clk_1kHz/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.939    clk/clk_1kHz/count_reg[8]_i_1_n_4
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.273 r  clk/clk_1kHz/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.273    clk/clk_1kHz/count_reg[12]_i_1_n_10
    SLICE_X41Y41         FDCE                                         r  clk/clk_1kHz/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.578    14.936    clk/clk_1kHz/i_clk_IBUF_BUFG
    SLICE_X41Y41         FDCE                                         r  clk/clk_1kHz/count_reg[13]/C
                         clock pessimism              0.429    15.365    
                         clock uncertainty           -0.035    15.330    
    SLICE_X41Y41         FDCE (Setup_fdce_C_D)        0.062    15.392    clk/clk_1kHz/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 clk/clk_1kHz/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk/clk_1kHz/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 1.567ns (40.554%)  route 2.297ns (59.446%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.754     5.388    clk/clk_1kHz/i_clk_IBUF_BUFG
    SLICE_X41Y38         FDCE                                         r  clk/clk_1kHz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.456     5.844 f  clk/clk_1kHz/count_reg[0]/Q
                         net (fo=3, routed)           0.955     6.799    clk/clk_1kHz/count_reg[0]
    SLICE_X42Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.923 f  clk/clk_1kHz/o_divClk_i_5/O
                         net (fo=18, routed)          1.342     8.265    clk/clk_1kHz/o_divClk_i_5_n_4
    SLICE_X41Y40         LUT5 (Prop_lut5_I1_O)        0.124     8.389 r  clk/clk_1kHz/count[8]_i_4/O
                         net (fo=1, routed)           0.000     8.389    clk/clk_1kHz/count[8]_i_4_n_4
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.939 r  clk/clk_1kHz/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.939    clk/clk_1kHz/count_reg[8]_i_1_n_4
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.252 r  clk/clk_1kHz/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.252    clk/clk_1kHz/count_reg[12]_i_1_n_8
    SLICE_X41Y41         FDCE                                         r  clk/clk_1kHz/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.578    14.936    clk/clk_1kHz/i_clk_IBUF_BUFG
    SLICE_X41Y41         FDCE                                         r  clk/clk_1kHz/count_reg[15]/C
                         clock pessimism              0.429    15.365    
                         clock uncertainty           -0.035    15.330    
    SLICE_X41Y41         FDCE (Setup_fdce_C_D)        0.062    15.392    clk/clk_1kHz/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 dsplCtrl_0/clkDiv1kHz/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            dsplCtrl_0/clkDiv1kHz/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 1.836ns (47.168%)  route 2.056ns (52.832%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.738     5.372    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X38Y54         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.518     5.890 f  dsplCtrl_0/clkDiv1kHz/count_reg[7]/Q
                         net (fo=2, routed)           0.807     6.697    dsplCtrl_0/clkDiv1kHz/count_reg[7]
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.821 f  dsplCtrl_0/clkDiv1kHz/o_divClk_i_4__1/O
                         net (fo=18, routed)          1.249     8.071    dsplCtrl_0/clkDiv1kHz/o_divClk_i_4__1_n_4
    SLICE_X38Y53         LUT5 (Prop_lut5_I2_O)        0.124     8.195 r  dsplCtrl_0/clkDiv1kHz/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     8.195    dsplCtrl_0/clkDiv1kHz/count[0]_i_6__1_n_4
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.708 r  dsplCtrl_0/clkDiv1kHz/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.708    dsplCtrl_0/clkDiv1kHz/count_reg[0]_i_1__1_n_4
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.825 r  dsplCtrl_0/clkDiv1kHz/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.825    dsplCtrl_0/clkDiv1kHz/count_reg[4]_i_1__1_n_4
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.942 r  dsplCtrl_0/clkDiv1kHz/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.942    dsplCtrl_0/clkDiv1kHz/count_reg[8]_i_1__1_n_4
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.265 r  dsplCtrl_0/clkDiv1kHz/count_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     9.265    dsplCtrl_0/clkDiv1kHz/count_reg[12]_i_1__1_n_10
    SLICE_X38Y56         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    14.920    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X38Y56         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[13]/C
                         clock pessimism              0.428    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X38Y56         FDCE (Setup_fdce_C_D)        0.109    15.421    dsplCtrl_0/clkDiv1kHz/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 dsplCtrl_0/clkDiv1kHz/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            dsplCtrl_0/clkDiv1kHz/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 1.828ns (47.059%)  route 2.056ns (52.941%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.738     5.372    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X38Y54         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.518     5.890 f  dsplCtrl_0/clkDiv1kHz/count_reg[7]/Q
                         net (fo=2, routed)           0.807     6.697    dsplCtrl_0/clkDiv1kHz/count_reg[7]
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.821 f  dsplCtrl_0/clkDiv1kHz/o_divClk_i_4__1/O
                         net (fo=18, routed)          1.249     8.071    dsplCtrl_0/clkDiv1kHz/o_divClk_i_4__1_n_4
    SLICE_X38Y53         LUT5 (Prop_lut5_I2_O)        0.124     8.195 r  dsplCtrl_0/clkDiv1kHz/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     8.195    dsplCtrl_0/clkDiv1kHz/count[0]_i_6__1_n_4
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.708 r  dsplCtrl_0/clkDiv1kHz/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.708    dsplCtrl_0/clkDiv1kHz/count_reg[0]_i_1__1_n_4
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.825 r  dsplCtrl_0/clkDiv1kHz/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.825    dsplCtrl_0/clkDiv1kHz/count_reg[4]_i_1__1_n_4
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.942 r  dsplCtrl_0/clkDiv1kHz/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.942    dsplCtrl_0/clkDiv1kHz/count_reg[8]_i_1__1_n_4
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.257 r  dsplCtrl_0/clkDiv1kHz/count_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     9.257    dsplCtrl_0/clkDiv1kHz/count_reg[12]_i_1__1_n_8
    SLICE_X38Y56         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    14.920    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X38Y56         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[15]/C
                         clock pessimism              0.428    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X38Y56         FDCE (Setup_fdce_C_D)        0.109    15.421    dsplCtrl_0/clkDiv1kHz/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 clk/clk_1kHz/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk/clk_1kHz/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.493ns (39.393%)  route 2.297ns (60.607%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.754     5.388    clk/clk_1kHz/i_clk_IBUF_BUFG
    SLICE_X41Y38         FDCE                                         r  clk/clk_1kHz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.456     5.844 f  clk/clk_1kHz/count_reg[0]/Q
                         net (fo=3, routed)           0.955     6.799    clk/clk_1kHz/count_reg[0]
    SLICE_X42Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.923 f  clk/clk_1kHz/o_divClk_i_5/O
                         net (fo=18, routed)          1.342     8.265    clk/clk_1kHz/o_divClk_i_5_n_4
    SLICE_X41Y40         LUT5 (Prop_lut5_I1_O)        0.124     8.389 r  clk/clk_1kHz/count[8]_i_4/O
                         net (fo=1, routed)           0.000     8.389    clk/clk_1kHz/count[8]_i_4_n_4
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.939 r  clk/clk_1kHz/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.939    clk/clk_1kHz/count_reg[8]_i_1_n_4
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.178 r  clk/clk_1kHz/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.178    clk/clk_1kHz/count_reg[12]_i_1_n_9
    SLICE_X41Y41         FDCE                                         r  clk/clk_1kHz/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.578    14.936    clk/clk_1kHz/i_clk_IBUF_BUFG
    SLICE_X41Y41         FDCE                                         r  clk/clk_1kHz/count_reg[14]/C
                         clock pessimism              0.429    15.365    
                         clock uncertainty           -0.035    15.330    
    SLICE_X41Y41         FDCE (Setup_fdce_C_D)        0.062    15.392    clk/clk_1kHz/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 clk/clk_1kHz/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk/clk_1kHz/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.477ns (39.136%)  route 2.297ns (60.864%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.754     5.388    clk/clk_1kHz/i_clk_IBUF_BUFG
    SLICE_X41Y38         FDCE                                         r  clk/clk_1kHz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.456     5.844 f  clk/clk_1kHz/count_reg[0]/Q
                         net (fo=3, routed)           0.955     6.799    clk/clk_1kHz/count_reg[0]
    SLICE_X42Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.923 f  clk/clk_1kHz/o_divClk_i_5/O
                         net (fo=18, routed)          1.342     8.265    clk/clk_1kHz/o_divClk_i_5_n_4
    SLICE_X41Y40         LUT5 (Prop_lut5_I1_O)        0.124     8.389 r  clk/clk_1kHz/count[8]_i_4/O
                         net (fo=1, routed)           0.000     8.389    clk/clk_1kHz/count[8]_i_4_n_4
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.939 r  clk/clk_1kHz/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.939    clk/clk_1kHz/count_reg[8]_i_1_n_4
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.162 r  clk/clk_1kHz/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.162    clk/clk_1kHz/count_reg[12]_i_1_n_11
    SLICE_X41Y41         FDCE                                         r  clk/clk_1kHz/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.578    14.936    clk/clk_1kHz/i_clk_IBUF_BUFG
    SLICE_X41Y41         FDCE                                         r  clk/clk_1kHz/count_reg[12]/C
                         clock pessimism              0.429    15.365    
                         clock uncertainty           -0.035    15.330    
    SLICE_X41Y41         FDCE (Setup_fdce_C_D)        0.062    15.392    clk/clk_1kHz/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 dsplCtrl_0/clkDiv1kHz/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            dsplCtrl_0/clkDiv1kHz/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.752ns (46.002%)  route 2.056ns (53.998%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.738     5.372    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X38Y54         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.518     5.890 f  dsplCtrl_0/clkDiv1kHz/count_reg[7]/Q
                         net (fo=2, routed)           0.807     6.697    dsplCtrl_0/clkDiv1kHz/count_reg[7]
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.821 f  dsplCtrl_0/clkDiv1kHz/o_divClk_i_4__1/O
                         net (fo=18, routed)          1.249     8.071    dsplCtrl_0/clkDiv1kHz/o_divClk_i_4__1_n_4
    SLICE_X38Y53         LUT5 (Prop_lut5_I2_O)        0.124     8.195 r  dsplCtrl_0/clkDiv1kHz/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     8.195    dsplCtrl_0/clkDiv1kHz/count[0]_i_6__1_n_4
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.708 r  dsplCtrl_0/clkDiv1kHz/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.708    dsplCtrl_0/clkDiv1kHz/count_reg[0]_i_1__1_n_4
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.825 r  dsplCtrl_0/clkDiv1kHz/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.825    dsplCtrl_0/clkDiv1kHz/count_reg[4]_i_1__1_n_4
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.942 r  dsplCtrl_0/clkDiv1kHz/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.942    dsplCtrl_0/clkDiv1kHz/count_reg[8]_i_1__1_n_4
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.181 r  dsplCtrl_0/clkDiv1kHz/count_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     9.181    dsplCtrl_0/clkDiv1kHz/count_reg[12]_i_1__1_n_9
    SLICE_X38Y56         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    14.920    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X38Y56         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[14]/C
                         clock pessimism              0.428    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X38Y56         FDCE (Setup_fdce_C_D)        0.109    15.421    dsplCtrl_0/clkDiv1kHz/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 dsplCtrl_0/clkDiv1kHz/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            dsplCtrl_0/clkDiv1kHz/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 1.732ns (45.717%)  route 2.056ns (54.283%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.738     5.372    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X38Y54         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.518     5.890 f  dsplCtrl_0/clkDiv1kHz/count_reg[7]/Q
                         net (fo=2, routed)           0.807     6.697    dsplCtrl_0/clkDiv1kHz/count_reg[7]
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.821 f  dsplCtrl_0/clkDiv1kHz/o_divClk_i_4__1/O
                         net (fo=18, routed)          1.249     8.071    dsplCtrl_0/clkDiv1kHz/o_divClk_i_4__1_n_4
    SLICE_X38Y53         LUT5 (Prop_lut5_I2_O)        0.124     8.195 r  dsplCtrl_0/clkDiv1kHz/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     8.195    dsplCtrl_0/clkDiv1kHz/count[0]_i_6__1_n_4
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.708 r  dsplCtrl_0/clkDiv1kHz/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.708    dsplCtrl_0/clkDiv1kHz/count_reg[0]_i_1__1_n_4
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.825 r  dsplCtrl_0/clkDiv1kHz/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.825    dsplCtrl_0/clkDiv1kHz/count_reg[4]_i_1__1_n_4
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.942 r  dsplCtrl_0/clkDiv1kHz/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.942    dsplCtrl_0/clkDiv1kHz/count_reg[8]_i_1__1_n_4
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.161 r  dsplCtrl_0/clkDiv1kHz/count_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     9.161    dsplCtrl_0/clkDiv1kHz/count_reg[12]_i_1__1_n_11
    SLICE_X38Y56         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    14.920    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X38Y56         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[12]/C
                         clock pessimism              0.428    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X38Y56         FDCE (Setup_fdce_C_D)        0.109    15.421    dsplCtrl_0/clkDiv1kHz/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  6.260    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 dsplCtrl_0/clkDiv1kHz/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            dsplCtrl_0/clkDiv1kHz/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.719ns (45.530%)  route 2.056ns (54.470%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.738     5.372    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X38Y54         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.518     5.890 f  dsplCtrl_0/clkDiv1kHz/count_reg[7]/Q
                         net (fo=2, routed)           0.807     6.697    dsplCtrl_0/clkDiv1kHz/count_reg[7]
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.821 f  dsplCtrl_0/clkDiv1kHz/o_divClk_i_4__1/O
                         net (fo=18, routed)          1.249     8.071    dsplCtrl_0/clkDiv1kHz/o_divClk_i_4__1_n_4
    SLICE_X38Y53         LUT5 (Prop_lut5_I2_O)        0.124     8.195 r  dsplCtrl_0/clkDiv1kHz/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     8.195    dsplCtrl_0/clkDiv1kHz/count[0]_i_6__1_n_4
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.708 r  dsplCtrl_0/clkDiv1kHz/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.708    dsplCtrl_0/clkDiv1kHz/count_reg[0]_i_1__1_n_4
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.825 r  dsplCtrl_0/clkDiv1kHz/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.825    dsplCtrl_0/clkDiv1kHz/count_reg[4]_i_1__1_n_4
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.148 r  dsplCtrl_0/clkDiv1kHz/count_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     9.148    dsplCtrl_0/clkDiv1kHz/count_reg[8]_i_1__1_n_10
    SLICE_X38Y55         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    14.920    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[9]/C
                         clock pessimism              0.428    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X38Y55         FDCE (Setup_fdce_C_D)        0.109    15.421    dsplCtrl_0/clkDiv1kHz/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.281ns  (required time - arrival time)
  Source:                 dsplCtrl_0/clkDiv1kHz/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            dsplCtrl_0/clkDiv1kHz/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 1.711ns (45.415%)  route 2.056ns (54.585%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.738     5.372    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X38Y54         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.518     5.890 f  dsplCtrl_0/clkDiv1kHz/count_reg[7]/Q
                         net (fo=2, routed)           0.807     6.697    dsplCtrl_0/clkDiv1kHz/count_reg[7]
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.821 f  dsplCtrl_0/clkDiv1kHz/o_divClk_i_4__1/O
                         net (fo=18, routed)          1.249     8.071    dsplCtrl_0/clkDiv1kHz/o_divClk_i_4__1_n_4
    SLICE_X38Y53         LUT5 (Prop_lut5_I2_O)        0.124     8.195 r  dsplCtrl_0/clkDiv1kHz/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     8.195    dsplCtrl_0/clkDiv1kHz/count[0]_i_6__1_n_4
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.708 r  dsplCtrl_0/clkDiv1kHz/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.708    dsplCtrl_0/clkDiv1kHz/count_reg[0]_i_1__1_n_4
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.825 r  dsplCtrl_0/clkDiv1kHz/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.825    dsplCtrl_0/clkDiv1kHz/count_reg[4]_i_1__1_n_4
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.140 r  dsplCtrl_0/clkDiv1kHz/count_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     9.140    dsplCtrl_0/clkDiv1kHz/count_reg[8]_i_1__1_n_8
    SLICE_X38Y55         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    14.920    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[11]/C
                         clock pessimism              0.428    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X38Y55         FDCE (Setup_fdce_C_D)        0.109    15.421    dsplCtrl_0/clkDiv1kHz/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  6.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dsplCtrl_0/clkDiv1kHz/o_divClk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            dsplCtrl_0/clkDiv1kHz/o_divClk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.464    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/o_divClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  dsplCtrl_0/clkDiv1kHz/o_divClk_reg/Q
                         net (fo=3, routed)           0.168     1.773    dsplCtrl_0/clkDiv1kHz/CLK
    SLICE_X39Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  dsplCtrl_0/clkDiv1kHz/o_divClk_i_1__1/O
                         net (fo=1, routed)           0.000     1.818    dsplCtrl_0/clkDiv1kHz/o_divClk_i_1__1_n_4
    SLICE_X39Y56         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/o_divClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.981    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/o_divClk_reg/C
                         clock pessimism             -0.517     1.464    
    SLICE_X39Y56         FDCE (Hold_fdce_C_D)         0.091     1.555    dsplCtrl_0/clkDiv1kHz/o_divClk_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dsplCtrl_0/clkDiv1kHz/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            dsplCtrl_0/clkDiv1kHz/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.464    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  dsplCtrl_0/clkDiv1kHz/count_reg[11]/Q
                         net (fo=2, routed)           0.149     1.777    dsplCtrl_0/clkDiv1kHz/count_reg[11]
    SLICE_X38Y55         LUT5 (Prop_lut5_I0_O)        0.045     1.822 r  dsplCtrl_0/clkDiv1kHz/count[8]_i_2__1/O
                         net (fo=1, routed)           0.000     1.822    dsplCtrl_0/clkDiv1kHz/count[8]_i_2__1_n_4
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.886 r  dsplCtrl_0/clkDiv1kHz/count_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.886    dsplCtrl_0/clkDiv1kHz/count_reg[8]_i_1__1_n_8
    SLICE_X38Y55         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.981    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[11]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X38Y55         FDCE (Hold_fdce_C_D)         0.134     1.598    dsplCtrl_0/clkDiv1kHz/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dsplCtrl_0/clkDiv1kHz/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            dsplCtrl_0/clkDiv1kHz/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.464    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X38Y56         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  dsplCtrl_0/clkDiv1kHz/count_reg[15]/Q
                         net (fo=2, routed)           0.149     1.777    dsplCtrl_0/clkDiv1kHz/count_reg[15]
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.045     1.822 r  dsplCtrl_0/clkDiv1kHz/count[12]_i_2__1/O
                         net (fo=1, routed)           0.000     1.822    dsplCtrl_0/clkDiv1kHz/count[12]_i_2__1_n_4
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.886 r  dsplCtrl_0/clkDiv1kHz/count_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.886    dsplCtrl_0/clkDiv1kHz/count_reg[12]_i_1__1_n_8
    SLICE_X38Y56         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.981    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X38Y56         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[15]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X38Y56         FDCE (Hold_fdce_C_D)         0.134     1.598    dsplCtrl_0/clkDiv1kHz/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dsplCtrl_0/clkDiv1kHz/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            dsplCtrl_0/clkDiv1kHz/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.464    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X38Y53         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  dsplCtrl_0/clkDiv1kHz/count_reg[3]/Q
                         net (fo=2, routed)           0.149     1.777    dsplCtrl_0/clkDiv1kHz/count_reg[3]
    SLICE_X38Y53         LUT5 (Prop_lut5_I0_O)        0.045     1.822 r  dsplCtrl_0/clkDiv1kHz/count[0]_i_3__1/O
                         net (fo=1, routed)           0.000     1.822    dsplCtrl_0/clkDiv1kHz/count[0]_i_3__1_n_4
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.886 r  dsplCtrl_0/clkDiv1kHz/count_reg[0]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.886    dsplCtrl_0/clkDiv1kHz/count_reg[0]_i_1__1_n_8
    SLICE_X38Y53         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.981    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X38Y53         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[3]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X38Y53         FDCE (Hold_fdce_C_D)         0.134     1.598    dsplCtrl_0/clkDiv1kHz/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dsplCtrl_0/clkDiv1kHz/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            dsplCtrl_0/clkDiv1kHz/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.464    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X38Y54         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  dsplCtrl_0/clkDiv1kHz/count_reg[7]/Q
                         net (fo=2, routed)           0.149     1.777    dsplCtrl_0/clkDiv1kHz/count_reg[7]
    SLICE_X38Y54         LUT5 (Prop_lut5_I0_O)        0.045     1.822 r  dsplCtrl_0/clkDiv1kHz/count[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.822    dsplCtrl_0/clkDiv1kHz/count[4]_i_2__1_n_4
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.886 r  dsplCtrl_0/clkDiv1kHz/count_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.886    dsplCtrl_0/clkDiv1kHz/count_reg[4]_i_1__1_n_8
    SLICE_X38Y54         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.981    dsplCtrl_0/clkDiv1kHz/i_clk_IBUF_BUFG
    SLICE_X38Y54         FDCE                                         r  dsplCtrl_0/clkDiv1kHz/count_reg[7]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X38Y54         FDCE (Hold_fdce_C_D)         0.134     1.598    dsplCtrl_0/clkDiv1kHz/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 clk/clk_1kHz/o_divClk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk/clk_1kHz/o_divClk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.592     1.470    clk/clk_1kHz/i_clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  clk/clk_1kHz/o_divClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  clk/clk_1kHz/o_divClk_reg/Q
                         net (fo=18, routed)          0.200     1.833    clk/clk_1kHz/clk
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.878 r  clk/clk_1kHz/o_divClk_i_1/O
                         net (fo=1, routed)           0.000     1.878    clk/clk_1kHz/o_divClk_i_1_n_4
    SLICE_X42Y38         FDCE                                         r  clk/clk_1kHz/o_divClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.986    clk/clk_1kHz/i_clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  clk/clk_1kHz/o_divClk_reg/C
                         clock pessimism             -0.516     1.470    
    SLICE_X42Y38         FDCE (Hold_fdce_C_D)         0.120     1.590    clk/clk_1kHz/o_divClk_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk/clk_1kHz/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk/clk_1kHz/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.593     1.471    clk/clk_1kHz/i_clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  clk/clk_1kHz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clk/clk_1kHz/count_reg[11]/Q
                         net (fo=2, routed)           0.170     1.782    clk/clk_1kHz/count_reg[11]
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.045     1.827 r  clk/clk_1kHz/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.827    clk/clk_1kHz/count[8]_i_2_n_4
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.890 r  clk/clk_1kHz/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    clk/clk_1kHz/count_reg[8]_i_1_n_8
    SLICE_X41Y40         FDCE                                         r  clk/clk_1kHz/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.862     1.987    clk/clk_1kHz/i_clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  clk/clk_1kHz/count_reg[11]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X41Y40         FDCE (Hold_fdce_C_D)         0.105     1.576    clk/clk_1kHz/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk/clk_1kHz/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk/clk_1kHz/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.592     1.470    clk/clk_1kHz/i_clk_IBUF_BUFG
    SLICE_X41Y38         FDCE                                         r  clk/clk_1kHz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  clk/clk_1kHz/count_reg[3]/Q
                         net (fo=2, routed)           0.170     1.781    clk/clk_1kHz/count_reg[3]
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.826 r  clk/clk_1kHz/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.826    clk/clk_1kHz/count[0]_i_3_n_4
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.889 r  clk/clk_1kHz/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    clk/clk_1kHz/count_reg[0]_i_1_n_8
    SLICE_X41Y38         FDCE                                         r  clk/clk_1kHz/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.986    clk/clk_1kHz/i_clk_IBUF_BUFG
    SLICE_X41Y38         FDCE                                         r  clk/clk_1kHz/count_reg[3]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X41Y38         FDCE (Hold_fdce_C_D)         0.105     1.575    clk/clk_1kHz/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk/clk_1kHz/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk/clk_1kHz/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.593     1.471    clk/clk_1kHz/i_clk_IBUF_BUFG
    SLICE_X41Y41         FDCE                                         r  clk/clk_1kHz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clk/clk_1kHz/count_reg[15]/Q
                         net (fo=2, routed)           0.170     1.782    clk/clk_1kHz/count_reg[15]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.827 r  clk/clk_1kHz/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.827    clk/clk_1kHz/count[12]_i_2_n_4
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.890 r  clk/clk_1kHz/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    clk/clk_1kHz/count_reg[12]_i_1_n_8
    SLICE_X41Y41         FDCE                                         r  clk/clk_1kHz/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.862     1.987    clk/clk_1kHz/i_clk_IBUF_BUFG
    SLICE_X41Y41         FDCE                                         r  clk/clk_1kHz/count_reg[15]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X41Y41         FDCE (Hold_fdce_C_D)         0.105     1.576    clk/clk_1kHz/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk/clk_1kHz/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk/clk_1kHz/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.592     1.470    clk/clk_1kHz/i_clk_IBUF_BUFG
    SLICE_X41Y39         FDCE                                         r  clk/clk_1kHz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  clk/clk_1kHz/count_reg[7]/Q
                         net (fo=2, routed)           0.170     1.781    clk/clk_1kHz/count_reg[7]
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.045     1.826 r  clk/clk_1kHz/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.826    clk/clk_1kHz/count[4]_i_2_n_4
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.889 r  clk/clk_1kHz/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    clk/clk_1kHz/count_reg[4]_i_1_n_8
    SLICE_X41Y39         FDCE                                         r  clk/clk_1kHz/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.986    clk/clk_1kHz/i_clk_IBUF_BUFG
    SLICE_X41Y39         FDCE                                         r  clk/clk_1kHz/count_reg[7]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X41Y39         FDCE (Hold_fdce_C_D)         0.105     1.575    clk/clk_1kHz/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y38    clk/clk_1kHz/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y40    clk/clk_1kHz/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y40    clk/clk_1kHz/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y41    clk/clk_1kHz/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y41    clk/clk_1kHz/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y41    clk/clk_1kHz/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y41    clk/clk_1kHz/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y38    clk/clk_1kHz/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y38    clk/clk_1kHz/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y38    clk/clk_1kHz/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y38    clk/clk_1kHz/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y38    clk/clk_1kHz/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y38    clk/clk_1kHz/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y39    clk/clk_1kHz/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y39    clk/clk_1kHz/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y39    clk/clk_1kHz/count_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y39    clk/clk_1kHz/count_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y38    clk/clk_1kHz/o_divClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X38Y53    dsplCtrl_0/clkDiv1kHz/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y38    clk/clk_1kHz/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y40    clk/clk_1kHz/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y40    clk/clk_1kHz/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y40    clk/clk_1kHz/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y40    clk/clk_1kHz/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y41    clk/clk_1kHz/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y41    clk/clk_1kHz/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y41    clk/clk_1kHz/count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y41    clk/clk_1kHz/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y38    clk/clk_1kHz/count_reg[1]/C



