
F411_mach_RC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000835c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000884  08008500  08008500  00009500  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d84  08008d84  0000a1dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008d84  08008d84  00009d84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d8c  08008d8c  0000a1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d8c  08008d8c  00009d8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008d90  08008d90  00009d90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008d94  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ram_func     00000000  200001dc  200001dc  0000a1dc  2**0
                  CONTENTS
 10 .bss          0000042c  200001dc  08008f70  0000a1dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000608  08008f70  0000a608  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a1dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000df7a  00000000  00000000  0000a20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000206d  00000000  00000000  00018186  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000da8  00000000  00000000  0001a1f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000aa6  00000000  00000000  0001afa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017480  00000000  00000000  0001ba46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f7d0  00000000  00000000  00032ec6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00090047  00000000  00000000  00042696  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000d26dd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000049c8  00000000  00000000  000d2720  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  000d70e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080084e4 	.word	0x080084e4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	080084e4 	.word	0x080084e4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <calculate_crc16>:
#include "main.h"
#include "crc.h"

uint16_t calculate_crc16(uint8_t *data, size_t length) {
 8000ee4:	b480      	push	{r7}
 8000ee6:	b087      	sub	sp, #28
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]
    uint8_t ucCRCHi = 0xFF;
 8000eee:	23ff      	movs	r3, #255	@ 0xff
 8000ef0:	75fb      	strb	r3, [r7, #23]
    uint8_t ucCRCLo = 0xFF;
 8000ef2:	23ff      	movs	r3, #255	@ 0xff
 8000ef4:	75bb      	strb	r3, [r7, #22]
    uint8_t iIndex;

    for (size_t i = 0; i < length; i++) {
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	613b      	str	r3, [r7, #16]
 8000efa:	e013      	b.n	8000f24 <calculate_crc16+0x40>
        iIndex = ucCRCLo ^ data[i];
 8000efc:	687a      	ldr	r2, [r7, #4]
 8000efe:	693b      	ldr	r3, [r7, #16]
 8000f00:	4413      	add	r3, r2
 8000f02:	781a      	ldrb	r2, [r3, #0]
 8000f04:	7dbb      	ldrb	r3, [r7, #22]
 8000f06:	4053      	eors	r3, r2
 8000f08:	73fb      	strb	r3, [r7, #15]
        ucCRCLo = ucCRCHi ^ aucCRCHi[iIndex];
 8000f0a:	7bfb      	ldrb	r3, [r7, #15]
 8000f0c:	4a0f      	ldr	r2, [pc, #60]	@ (8000f4c <calculate_crc16+0x68>)
 8000f0e:	5cd2      	ldrb	r2, [r2, r3]
 8000f10:	7dfb      	ldrb	r3, [r7, #23]
 8000f12:	4053      	eors	r3, r2
 8000f14:	75bb      	strb	r3, [r7, #22]
        ucCRCHi = aucCRCLo[iIndex];
 8000f16:	7bfb      	ldrb	r3, [r7, #15]
 8000f18:	4a0d      	ldr	r2, [pc, #52]	@ (8000f50 <calculate_crc16+0x6c>)
 8000f1a:	5cd3      	ldrb	r3, [r2, r3]
 8000f1c:	75fb      	strb	r3, [r7, #23]
    for (size_t i = 0; i < length; i++) {
 8000f1e:	693b      	ldr	r3, [r7, #16]
 8000f20:	3301      	adds	r3, #1
 8000f22:	613b      	str	r3, [r7, #16]
 8000f24:	693a      	ldr	r2, [r7, #16]
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	429a      	cmp	r2, r3
 8000f2a:	d3e7      	bcc.n	8000efc <calculate_crc16+0x18>
    }

    return (ucCRCHi << 8) | ucCRCLo;
 8000f2c:	7dfb      	ldrb	r3, [r7, #23]
 8000f2e:	b21b      	sxth	r3, r3
 8000f30:	021b      	lsls	r3, r3, #8
 8000f32:	b21a      	sxth	r2, r3
 8000f34:	7dbb      	ldrb	r3, [r7, #22]
 8000f36:	b21b      	sxth	r3, r3
 8000f38:	4313      	orrs	r3, r2
 8000f3a:	b21b      	sxth	r3, r3
 8000f3c:	b29b      	uxth	r3, r3
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	371c      	adds	r7, #28
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	080087ec 	.word	0x080087ec
 8000f50:	080088ec 	.word	0x080088ec

08000f54 <_write>:
 * @param pData Pointer to data to be sent
 * @param len Length of data to be sent
 * @return Number of bytes written, or 0 if DMA is busy
 */
int _write(int file, char *pData, int len)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	60f8      	str	r0, [r7, #12]
 8000f5c:	60b9      	str	r1, [r7, #8]
 8000f5e:	607a      	str	r2, [r7, #4]
	// Validate input parameters
	if (pData == NULL || len <= 0)
 8000f60:	68bb      	ldr	r3, [r7, #8]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d002      	beq.n	8000f6c <_write+0x18>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	dc01      	bgt.n	8000f70 <_write+0x1c>
	{
		return 0;  // Return 0 for no data to send
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	e01c      	b.n	8000faa <_write+0x56>
	}

	// Check if DMA is ready (not busy from previous transmission)
	if (huart1.gState != HAL_UART_STATE_READY)
 8000f70:	4b10      	ldr	r3, [pc, #64]	@ (8000fb4 <_write+0x60>)
 8000f72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	2b20      	cmp	r3, #32
 8000f7a:	d001      	beq.n	8000f80 <_write+0x2c>
	{
		return 0;  // DMA is busy, return 0 (data not sent)
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	e014      	b.n	8000faa <_write+0x56>
	}

	// Set status to BUSY before DMA transmission
	uart1_tx_status = UART1_TX_BUSY;
 8000f80:	4b0d      	ldr	r3, [pc, #52]	@ (8000fb8 <_write+0x64>)
 8000f82:	2201      	movs	r2, #1
 8000f84:	701a      	strb	r2, [r3, #0]

	// Transmit data using DMA (non-blocking)
	HAL_StatusTypeDef status = HAL_UART_Transmit_DMA(&huart1, (uint8_t*)pData, len);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	b29b      	uxth	r3, r3
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	68b9      	ldr	r1, [r7, #8]
 8000f8e:	4809      	ldr	r0, [pc, #36]	@ (8000fb4 <_write+0x60>)
 8000f90:	f003 fae2 	bl	8004558 <HAL_UART_Transmit_DMA>
 8000f94:	4603      	mov	r3, r0
 8000f96:	75fb      	strb	r3, [r7, #23]

	// Check if DMA transmission was successful
	if (status != HAL_OK)
 8000f98:	7dfb      	ldrb	r3, [r7, #23]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d004      	beq.n	8000fa8 <_write+0x54>
	{
		uart1_tx_status = UART1_TX_ERROR;  // Set error status
 8000f9e:	4b06      	ldr	r3, [pc, #24]	@ (8000fb8 <_write+0x64>)
 8000fa0:	2202      	movs	r2, #2
 8000fa2:	701a      	strb	r2, [r3, #0]
		return 0;  // DMA transmission failed, return 0
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	e000      	b.n	8000faa <_write+0x56>
	}

//	HAL_UART_Transmit(&huart1, (uint8_t*)pData, len10);

	return len;  // Return number of bytes queued fo// r transmission
 8000fa8:	687b      	ldr	r3, [r7, #4]
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3718      	adds	r7, #24
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	20000240 	.word	0x20000240
 8000fb8:	2000042c 	.word	0x2000042c

08000fbc <UpdateFailsafeStatus>:
 * @param sbus_buf Pointer to the SBUS buffer
 * @param failsafe_status Pointer to store the failsafe status
 * @return void
 */
void UpdateFailsafeStatus(uint8_t sbus_buf[SBUS_FRAME_LENGTH], uint16_t *failsafe_status)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
 8000fc4:	6039      	str	r1, [r7, #0]
	if (sbus_buf[23] & (1 << 3))
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	3317      	adds	r3, #23
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	f003 0308 	and.w	r3, r3, #8
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d003      	beq.n	8000fdc <UpdateFailsafeStatus+0x20>
		*failsafe_status = SBUS_SIGNAL_FAILSAFE;
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	2203      	movs	r2, #3
 8000fd8:	801a      	strh	r2, [r3, #0]
	else if (sbus_buf[23] & (1 << 2))
		*failsafe_status = SBUS_SIGNAL_LOST;
	else
		*failsafe_status = SBUS_SIGNAL_OK;
}
 8000fda:	e00d      	b.n	8000ff8 <UpdateFailsafeStatus+0x3c>
	else if (sbus_buf[23] & (1 << 2))
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	3317      	adds	r3, #23
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	f003 0304 	and.w	r3, r3, #4
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d003      	beq.n	8000ff2 <UpdateFailsafeStatus+0x36>
		*failsafe_status = SBUS_SIGNAL_LOST;
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	2201      	movs	r2, #1
 8000fee:	801a      	strh	r2, [r3, #0]
}
 8000ff0:	e002      	b.n	8000ff8 <UpdateFailsafeStatus+0x3c>
		*failsafe_status = SBUS_SIGNAL_OK;
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	801a      	strh	r2, [r3, #0]
}
 8000ff8:	bf00      	nop
 8000ffa:	370c      	adds	r7, #12
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr

08001004 <IsAutonomousControl>:
/**
 * @brief Kim tra xem c phi ch  iu khin t ng hay khng
 * @param CH Mng cha gi tr ca 18 knh
 * @return Tr v true nu l ch  iu khin t ng, false nu khng
 */
bool IsAutonomousControl(uint16_t CH[CHANNEL_COUNT]){
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]

	// Kiem tra channel 6 (Switch phai) va channel 8 (Button A)
	if (0 < CH[5] && CH[5] < 600 && 1200 < CH[7] && CH[7] < 2000) {
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	330a      	adds	r3, #10
 8001010:	881b      	ldrh	r3, [r3, #0]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d013      	beq.n	800103e <IsAutonomousControl+0x3a>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	330a      	adds	r3, #10
 800101a:	881b      	ldrh	r3, [r3, #0]
 800101c:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8001020:	d20d      	bcs.n	800103e <IsAutonomousControl+0x3a>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	330e      	adds	r3, #14
 8001026:	881b      	ldrh	r3, [r3, #0]
 8001028:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 800102c:	d907      	bls.n	800103e <IsAutonomousControl+0x3a>
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	330e      	adds	r3, #14
 8001032:	881b      	ldrh	r3, [r3, #0]
 8001034:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001038:	d201      	bcs.n	800103e <IsAutonomousControl+0x3a>
		// Neu channel 6 trong khoang (0, 600) va channel 8 trong khoang (1200, 2000), la che do tu dong
		return true;
 800103a:	2301      	movs	r3, #1
 800103c:	e000      	b.n	8001040 <IsAutonomousControl+0x3c>
	}
	return false;
 800103e:	2300      	movs	r3, #0
}
 8001040:	4618      	mov	r0, r3
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr

0800104c <IsValidSbusFrame>:
		return true;
	}
	return false;
}

bool IsValidSbusFrame(const uint8_t sbus_buf[SBUS_FRAME_LENGTH]) {
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
	// Kim tra header v footer
	if (sbus_buf[0] != SBUS_HEADER || sbus_buf[24] != SBUS_FOOTER) {
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	2b0f      	cmp	r3, #15
 800105a:	d104      	bne.n	8001066 <IsValidSbusFrame+0x1a>
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	3318      	adds	r3, #24
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d00b      	beq.n	800107e <IsValidSbusFrame+0x32>
		printf("Invalid SBUS frame: Header %02X, Footer %02X\n", sbus_buf[0], sbus_buf[24]);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	4619      	mov	r1, r3
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	3318      	adds	r3, #24
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	461a      	mov	r2, r3
 8001074:	480c      	ldr	r0, [pc, #48]	@ (80010a8 <IsValidSbusFrame+0x5c>)
 8001076:	f005 fa5b 	bl	8006530 <iprintf>
		return false; // Frame khng hp l
 800107a:	2300      	movs	r3, #0
 800107c:	e010      	b.n	80010a0 <IsValidSbusFrame+0x54>
	}
	// Check digital channels
	// Use the passed-in buffer (sbus_buf) instead of global 'buf'
	if ((sbus_buf[23] & 0xF0) != 0x00) {
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	3317      	adds	r3, #23
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d008      	beq.n	800109e <IsValidSbusFrame+0x52>
		printf("Invalid SBUS frame: Digital channels byte %02X\n", sbus_buf[23]);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	3317      	adds	r3, #23
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	4619      	mov	r1, r3
 8001094:	4805      	ldr	r0, [pc, #20]	@ (80010ac <IsValidSbusFrame+0x60>)
 8001096:	f005 fa4b 	bl	8006530 <iprintf>
		return false;
 800109a:	2300      	movs	r3, #0
 800109c:	e000      	b.n	80010a0 <IsValidSbusFrame+0x54>
	}
	return true; // Frame hp l
 800109e:	2301      	movs	r3, #1
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	08008500 	.word	0x08008500
 80010ac:	08008530 	.word	0x08008530

080010b0 <cal_CH_auto_value>:

uint16_t cal_CH_auto_value(uint8_t scaled_value){
 80010b0:	b480      	push	{r7}
 80010b2:	b085      	sub	sp, #20
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	71fb      	strb	r3, [r7, #7]
	uint32_t temp;
	temp = (scaled_value*(CHANNEL_MAX_VALUE- CHANNEL_MIN_VALUE))/255 + CHANNEL_MIN_VALUE;
 80010ba:	79fb      	ldrb	r3, [r7, #7]
 80010bc:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 80010c0:	fb02 f303 	mul.w	r3, r2, r3
 80010c4:	4a09      	ldr	r2, [pc, #36]	@ (80010ec <cal_CH_auto_value+0x3c>)
 80010c6:	fb82 1203 	smull	r1, r2, r2, r3
 80010ca:	441a      	add	r2, r3
 80010cc:	11d2      	asrs	r2, r2, #7
 80010ce:	17db      	asrs	r3, r3, #31
 80010d0:	1ad3      	subs	r3, r2, r3
 80010d2:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 80010d6:	60fb      	str	r3, [r7, #12]
	uint16_t CH_value;
	CH_value  = (uint16_t) temp;
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	817b      	strh	r3, [r7, #10]
	return CH_value;
 80010dc:	897b      	ldrh	r3, [r7, #10]
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3714      	adds	r7, #20
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	80808081 	.word	0x80808081

080010f0 <SbusToChannel>:
 * @brief Chuyn i d liu SBUS sang mng knh
 * @param sbus Mng cha d liu SBUS
 * @param CH Mng  lu gi tr ca 18 knh
 */
void SbusToChannel(const uint8_t sbus[SBUS_FRAME_LENGTH], uint16_t CH[CHANNEL_COUNT])
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
	// Kim tra header
	if (sbus[0] != SBUS_HEADER || sbus[24] != SBUS_FOOTER) {
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	2b0f      	cmp	r3, #15
 8001100:	d104      	bne.n	800110c <SbusToChannel+0x1c>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	3318      	adds	r3, #24
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d009      	beq.n	8001120 <SbusToChannel+0x30>
		// C th reset mng CH v gi tr mc nh nu cn
		// memset(CH, 0, sizeof(uint16_t) * 18);
		// return;
		printf("Invalid SBUS header: %02X\n", sbus[0]);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	4619      	mov	r1, r3
 8001112:	4802      	ldr	r0, [pc, #8]	@ (800111c <SbusToChannel+0x2c>)
 8001114:	f005 fa0c 	bl	8006530 <iprintf>
 8001118:	e002      	b.n	8001120 <SbusToChannel+0x30>
 800111a:	bf00      	nop
 800111c:	08008560 	.word	0x08008560
	}

	CH[0]  = (sbus[1]      	| (sbus[2] << 8)) & 0x07FF;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	3301      	adds	r3, #1
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	b21a      	sxth	r2, r3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	3302      	adds	r3, #2
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	b21b      	sxth	r3, r3
 8001130:	021b      	lsls	r3, r3, #8
 8001132:	b21b      	sxth	r3, r3
 8001134:	4313      	orrs	r3, r2
 8001136:	b21b      	sxth	r3, r3
 8001138:	b29b      	uxth	r3, r3
 800113a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800113e:	b29a      	uxth	r2, r3
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	801a      	strh	r2, [r3, #0]
	CH[1]  = ((sbus[2] >> 3) | (sbus[3] << 5)) & 0x07FF;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	3302      	adds	r3, #2
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	08db      	lsrs	r3, r3, #3
 800114c:	b2db      	uxtb	r3, r3
 800114e:	b21a      	sxth	r2, r3
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	3303      	adds	r3, #3
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	b21b      	sxth	r3, r3
 8001158:	015b      	lsls	r3, r3, #5
 800115a:	b21b      	sxth	r3, r3
 800115c:	4313      	orrs	r3, r2
 800115e:	b21b      	sxth	r3, r3
 8001160:	b29a      	uxth	r2, r3
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	3302      	adds	r3, #2
 8001166:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800116a:	b292      	uxth	r2, r2
 800116c:	801a      	strh	r2, [r3, #0]
	CH[2]  = ((sbus[3] >> 6) | (sbus[4] << 2) | (sbus[5] << 10)) & 0x07FF;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	3303      	adds	r3, #3
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	099b      	lsrs	r3, r3, #6
 8001176:	b2db      	uxtb	r3, r3
 8001178:	b21a      	sxth	r2, r3
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	3304      	adds	r3, #4
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	b21b      	sxth	r3, r3
 8001182:	009b      	lsls	r3, r3, #2
 8001184:	b21b      	sxth	r3, r3
 8001186:	4313      	orrs	r3, r2
 8001188:	b21a      	sxth	r2, r3
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	3305      	adds	r3, #5
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	b21b      	sxth	r3, r3
 8001192:	029b      	lsls	r3, r3, #10
 8001194:	b21b      	sxth	r3, r3
 8001196:	4313      	orrs	r3, r2
 8001198:	b21b      	sxth	r3, r3
 800119a:	b29a      	uxth	r2, r3
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	3304      	adds	r3, #4
 80011a0:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80011a4:	b292      	uxth	r2, r2
 80011a6:	801a      	strh	r2, [r3, #0]
	CH[3]  = ((sbus[5] >> 1) | (sbus[6] << 7)) & 0x07FF;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	3305      	adds	r3, #5
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	085b      	lsrs	r3, r3, #1
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	b21a      	sxth	r2, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	3306      	adds	r3, #6
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	01db      	lsls	r3, r3, #7
 80011be:	b21b      	sxth	r3, r3
 80011c0:	4313      	orrs	r3, r2
 80011c2:	b21b      	sxth	r3, r3
 80011c4:	b29a      	uxth	r2, r3
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	3306      	adds	r3, #6
 80011ca:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80011ce:	b292      	uxth	r2, r2
 80011d0:	801a      	strh	r2, [r3, #0]
	CH[4]  = ((sbus[6] >> 4) | (sbus[7] << 4)) & 0x07FF;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	3306      	adds	r3, #6
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	091b      	lsrs	r3, r3, #4
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	b21a      	sxth	r2, r3
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	3307      	adds	r3, #7
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	b21b      	sxth	r3, r3
 80011e6:	011b      	lsls	r3, r3, #4
 80011e8:	b21b      	sxth	r3, r3
 80011ea:	4313      	orrs	r3, r2
 80011ec:	b21b      	sxth	r3, r3
 80011ee:	b29a      	uxth	r2, r3
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	3308      	adds	r3, #8
 80011f4:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80011f8:	b292      	uxth	r2, r2
 80011fa:	801a      	strh	r2, [r3, #0]
	CH[5]  = ((sbus[7] >> 7) | (sbus[8] << 1) | (sbus[9] << 9)) & 0x07FF;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	3307      	adds	r3, #7
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	09db      	lsrs	r3, r3, #7
 8001204:	b2db      	uxtb	r3, r3
 8001206:	b21a      	sxth	r2, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	3308      	adds	r3, #8
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	b21b      	sxth	r3, r3
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	b21b      	sxth	r3, r3
 8001214:	4313      	orrs	r3, r2
 8001216:	b21a      	sxth	r2, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	3309      	adds	r3, #9
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	b21b      	sxth	r3, r3
 8001220:	025b      	lsls	r3, r3, #9
 8001222:	b21b      	sxth	r3, r3
 8001224:	4313      	orrs	r3, r2
 8001226:	b21b      	sxth	r3, r3
 8001228:	b29a      	uxth	r2, r3
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	330a      	adds	r3, #10
 800122e:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001232:	b292      	uxth	r2, r2
 8001234:	801a      	strh	r2, [r3, #0]
	CH[6]  = ((sbus[9] >> 2) | (sbus[10] << 6)) & 0x07FF;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	3309      	adds	r3, #9
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	089b      	lsrs	r3, r3, #2
 800123e:	b2db      	uxtb	r3, r3
 8001240:	b21a      	sxth	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	330a      	adds	r3, #10
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	b21b      	sxth	r3, r3
 800124a:	019b      	lsls	r3, r3, #6
 800124c:	b21b      	sxth	r3, r3
 800124e:	4313      	orrs	r3, r2
 8001250:	b21b      	sxth	r3, r3
 8001252:	b29a      	uxth	r2, r3
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	330c      	adds	r3, #12
 8001258:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800125c:	b292      	uxth	r2, r2
 800125e:	801a      	strh	r2, [r3, #0]
	CH[7]  = ((sbus[10] >> 5) | (sbus[11] << 3)) & 0x07FF;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	330a      	adds	r3, #10
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	095b      	lsrs	r3, r3, #5
 8001268:	b2db      	uxtb	r3, r3
 800126a:	b21a      	sxth	r2, r3
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	330b      	adds	r3, #11
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	b21b      	sxth	r3, r3
 8001274:	00db      	lsls	r3, r3, #3
 8001276:	b21b      	sxth	r3, r3
 8001278:	4313      	orrs	r3, r2
 800127a:	b21b      	sxth	r3, r3
 800127c:	b29a      	uxth	r2, r3
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	330e      	adds	r3, #14
 8001282:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001286:	b292      	uxth	r2, r2
 8001288:	801a      	strh	r2, [r3, #0]
	CH[8]  = (sbus[12] | (sbus[13] << 8)) & 0x07FF;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	330c      	adds	r3, #12
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	b21a      	sxth	r2, r3
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	330d      	adds	r3, #13
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	b21b      	sxth	r3, r3
 800129a:	021b      	lsls	r3, r3, #8
 800129c:	b21b      	sxth	r3, r3
 800129e:	4313      	orrs	r3, r2
 80012a0:	b21b      	sxth	r3, r3
 80012a2:	b29a      	uxth	r2, r3
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	3310      	adds	r3, #16
 80012a8:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80012ac:	b292      	uxth	r2, r2
 80012ae:	801a      	strh	r2, [r3, #0]
	CH[9]  = ((sbus[13] >> 3) | (sbus[14] << 5)) & 0x07FF;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	330d      	adds	r3, #13
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	08db      	lsrs	r3, r3, #3
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	b21a      	sxth	r2, r3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	330e      	adds	r3, #14
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	b21b      	sxth	r3, r3
 80012c4:	015b      	lsls	r3, r3, #5
 80012c6:	b21b      	sxth	r3, r3
 80012c8:	4313      	orrs	r3, r2
 80012ca:	b21b      	sxth	r3, r3
 80012cc:	b29a      	uxth	r2, r3
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	3312      	adds	r3, #18
 80012d2:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80012d6:	b292      	uxth	r2, r2
 80012d8:	801a      	strh	r2, [r3, #0]
	CH[10] = ((sbus[14] >> 6) | (sbus[15] << 2) | (sbus[16] << 10)) & 0x07FF;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	330e      	adds	r3, #14
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	099b      	lsrs	r3, r3, #6
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	b21a      	sxth	r2, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	330f      	adds	r3, #15
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	b21b      	sxth	r3, r3
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	b21b      	sxth	r3, r3
 80012f2:	4313      	orrs	r3, r2
 80012f4:	b21a      	sxth	r2, r3
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	3310      	adds	r3, #16
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	b21b      	sxth	r3, r3
 80012fe:	029b      	lsls	r3, r3, #10
 8001300:	b21b      	sxth	r3, r3
 8001302:	4313      	orrs	r3, r2
 8001304:	b21b      	sxth	r3, r3
 8001306:	b29a      	uxth	r2, r3
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	3314      	adds	r3, #20
 800130c:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001310:	b292      	uxth	r2, r2
 8001312:	801a      	strh	r2, [r3, #0]
	CH[11] = ((sbus[16] >> 1) | (sbus[17] << 7)) & 0x07FF;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	3310      	adds	r3, #16
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	085b      	lsrs	r3, r3, #1
 800131c:	b2db      	uxtb	r3, r3
 800131e:	b21a      	sxth	r2, r3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	3311      	adds	r3, #17
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	b21b      	sxth	r3, r3
 8001328:	01db      	lsls	r3, r3, #7
 800132a:	b21b      	sxth	r3, r3
 800132c:	4313      	orrs	r3, r2
 800132e:	b21b      	sxth	r3, r3
 8001330:	b29a      	uxth	r2, r3
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	3316      	adds	r3, #22
 8001336:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800133a:	b292      	uxth	r2, r2
 800133c:	801a      	strh	r2, [r3, #0]
	CH[12] = ((sbus[17] >> 4) | (sbus[18] << 4)) & 0x07FF;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	3311      	adds	r3, #17
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	091b      	lsrs	r3, r3, #4
 8001346:	b2db      	uxtb	r3, r3
 8001348:	b21a      	sxth	r2, r3
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	3312      	adds	r3, #18
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	b21b      	sxth	r3, r3
 8001352:	011b      	lsls	r3, r3, #4
 8001354:	b21b      	sxth	r3, r3
 8001356:	4313      	orrs	r3, r2
 8001358:	b21b      	sxth	r3, r3
 800135a:	b29a      	uxth	r2, r3
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	3318      	adds	r3, #24
 8001360:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001364:	b292      	uxth	r2, r2
 8001366:	801a      	strh	r2, [r3, #0]
	CH[13] = ((sbus[18] >> 7) | (sbus[19] << 1) | (sbus[20] << 9)) & 0x07FF;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3312      	adds	r3, #18
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	09db      	lsrs	r3, r3, #7
 8001370:	b2db      	uxtb	r3, r3
 8001372:	b21a      	sxth	r2, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	3313      	adds	r3, #19
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	b21b      	sxth	r3, r3
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	b21b      	sxth	r3, r3
 8001380:	4313      	orrs	r3, r2
 8001382:	b21a      	sxth	r2, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	3314      	adds	r3, #20
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	b21b      	sxth	r3, r3
 800138c:	025b      	lsls	r3, r3, #9
 800138e:	b21b      	sxth	r3, r3
 8001390:	4313      	orrs	r3, r2
 8001392:	b21b      	sxth	r3, r3
 8001394:	b29a      	uxth	r2, r3
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	331a      	adds	r3, #26
 800139a:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800139e:	b292      	uxth	r2, r2
 80013a0:	801a      	strh	r2, [r3, #0]
	CH[14] = ((sbus[20] >> 2) | (sbus[21] << 6)) & 0x07FF;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	3314      	adds	r3, #20
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	089b      	lsrs	r3, r3, #2
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	b21a      	sxth	r2, r3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	3315      	adds	r3, #21
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	b21b      	sxth	r3, r3
 80013b6:	019b      	lsls	r3, r3, #6
 80013b8:	b21b      	sxth	r3, r3
 80013ba:	4313      	orrs	r3, r2
 80013bc:	b21b      	sxth	r3, r3
 80013be:	b29a      	uxth	r2, r3
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	331c      	adds	r3, #28
 80013c4:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80013c8:	b292      	uxth	r2, r2
 80013ca:	801a      	strh	r2, [r3, #0]
	CH[15] = ((sbus[21] >> 5) | (sbus[22] << 3)) & 0x07FF;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	3315      	adds	r3, #21
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	095b      	lsrs	r3, r3, #5
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	b21a      	sxth	r2, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	3316      	adds	r3, #22
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	b21b      	sxth	r3, r3
 80013e0:	00db      	lsls	r3, r3, #3
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	4313      	orrs	r3, r2
 80013e6:	b21b      	sxth	r3, r3
 80013e8:	b29a      	uxth	r2, r3
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	331e      	adds	r3, #30
 80013ee:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80013f2:	b292      	uxth	r2, r2
 80013f4:	801a      	strh	r2, [r3, #0]
	/**
	 * Ly bit s 0 (bit thp nht) ca byte th 24 trong mng SBUS (sbus[23]).
	 * Nu bit ny bng 1, th CH[16] = 1; nu bit ny bng 0, th CH[16] = 0.
	 * Tng t cho CH[17].
	 */
	CH[16] = (sbus[23] & (1 << 0)) ? 1 : 0;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	3317      	adds	r3, #23
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	461a      	mov	r2, r3
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	3320      	adds	r3, #32
 8001402:	f002 0201 	and.w	r2, r2, #1
 8001406:	b292      	uxth	r2, r2
 8001408:	801a      	strh	r2, [r3, #0]
	CH[17] = (sbus[23] & (1 << 1)) ? 1 : 0;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	3317      	adds	r3, #23
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	105b      	asrs	r3, r3, #1
 8001412:	b29a      	uxth	r2, r3
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	3322      	adds	r3, #34	@ 0x22
 8001418:	f002 0201 	and.w	r2, r2, #1
 800141c:	b292      	uxth	r2, r2
 800141e:	801a      	strh	r2, [r3, #0]
}
 8001420:	bf00      	nop
 8001422:	3708      	adds	r7, #8
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}

08001428 <HAL_TIM_PeriodElapsedCallback>:
		printf("Test FAILED: CRC mismatch!\r\n");
		printf("Calculated CRC: 0x%04X, Received CRC: 0x%04X\r\n", crc_value, crc_rx);
	}
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim3.Instance){
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	4b09      	ldr	r3, [pc, #36]	@ (800145c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	429a      	cmp	r2, r3
 800143a:	d108      	bne.n	800144e <HAL_TIM_PeriodElapsedCallback+0x26>
		tx_sbus_flag = true;
 800143c:	4b08      	ldr	r3, [pc, #32]	@ (8001460 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800143e:	2201      	movs	r2, #1
 8001440:	701a      	strb	r2, [r3, #0]
		tx_sbus_flag_count++;
 8001442:	4b08      	ldr	r3, [pc, #32]	@ (8001464 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001444:	881b      	ldrh	r3, [r3, #0]
 8001446:	3301      	adds	r3, #1
 8001448:	b29a      	uxth	r2, r3
 800144a:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800144c:	801a      	strh	r2, [r3, #0]
	}
}
 800144e:	bf00      	nop
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	200001f8 	.word	0x200001f8
 8001460:	20000492 	.word	0x20000492
 8001464:	20000494 	.word	0x20000494

08001468 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001468:	b5f0      	push	{r4, r5, r6, r7, lr}
 800146a:	b099      	sub	sp, #100	@ 0x64
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart6.Instance){
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	4b94      	ldr	r3, [pc, #592]	@ (80016c8 <HAL_UART_RxCpltCallback+0x260>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	429a      	cmp	r2, r3
 800147a:	d14f      	bne.n	800151c <HAL_UART_RxCpltCallback+0xb4>
		// kiem tra head_byte
		if (pre_catch_buf[0] == 0x0F) start_counting = true;
 800147c:	4b93      	ldr	r3, [pc, #588]	@ (80016cc <HAL_UART_RxCpltCallback+0x264>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	2b0f      	cmp	r3, #15
 8001482:	d102      	bne.n	800148a <HAL_UART_RxCpltCallback+0x22>
 8001484:	4b92      	ldr	r3, [pc, #584]	@ (80016d0 <HAL_UART_RxCpltCallback+0x268>)
 8001486:	2201      	movs	r2, #1
 8001488:	701a      	strb	r2, [r3, #0]
		// bo qua 24 byte con lai
		if (pre_init_counter < 24 && start_counting == true)
 800148a:	4b92      	ldr	r3, [pc, #584]	@ (80016d4 <HAL_UART_RxCpltCallback+0x26c>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	2b17      	cmp	r3, #23
 8001490:	dc09      	bgt.n	80014a6 <HAL_UART_RxCpltCallback+0x3e>
 8001492:	4b8f      	ldr	r3, [pc, #572]	@ (80016d0 <HAL_UART_RxCpltCallback+0x268>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d005      	beq.n	80014a6 <HAL_UART_RxCpltCallback+0x3e>
		{
			pre_init_counter++;
 800149a:	4b8e      	ldr	r3, [pc, #568]	@ (80016d4 <HAL_UART_RxCpltCallback+0x26c>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	3301      	adds	r3, #1
 80014a0:	4a8c      	ldr	r2, [pc, #560]	@ (80016d4 <HAL_UART_RxCpltCallback+0x26c>)
 80014a2:	6013      	str	r3, [r2, #0]
			return;
 80014a4:	e10c      	b.n	80016c0 <HAL_UART_RxCpltCallback+0x258>
		}
		else if (catch_signal == false)
 80014a6:	4b8c      	ldr	r3, [pc, #560]	@ (80016d8 <HAL_UART_RxCpltCallback+0x270>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	f083 0301 	eor.w	r3, r3, #1
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d00b      	beq.n	80014cc <HAL_UART_RxCpltCallback+0x64>
		{
			catch_signal = true;
 80014b4:	4b88      	ldr	r3, [pc, #544]	@ (80016d8 <HAL_UART_RxCpltCallback+0x270>)
 80014b6:	2201      	movs	r2, #1
 80014b8:	701a      	strb	r2, [r3, #0]
			HAL_UART_AbortReceive(&huart6); // thoat khoi ham receive dang chay
 80014ba:	4883      	ldr	r0, [pc, #524]	@ (80016c8 <HAL_UART_RxCpltCallback+0x260>)
 80014bc:	f003 f8fa 	bl	80046b4 <HAL_UART_AbortReceive>
			HAL_UART_Receive_DMA(&huart6, buf, SBUS_FRAME_LENGTH); // bat dau nhan 25 byte SBUS
 80014c0:	2219      	movs	r2, #25
 80014c2:	4986      	ldr	r1, [pc, #536]	@ (80016dc <HAL_UART_RxCpltCallback+0x274>)
 80014c4:	4880      	ldr	r0, [pc, #512]	@ (80016c8 <HAL_UART_RxCpltCallback+0x260>)
 80014c6:	f003 f8c5 	bl	8004654 <HAL_UART_Receive_DMA>
			return;
 80014ca:	e0f9      	b.n	80016c0 <HAL_UART_RxCpltCallback+0x258>

		}
		
		if (IsValidSbusFrame(buf))
 80014cc:	4883      	ldr	r0, [pc, #524]	@ (80016dc <HAL_UART_RxCpltCallback+0x274>)
 80014ce:	f7ff fdbd 	bl	800104c <IsValidSbusFrame>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d00f      	beq.n	80014f8 <HAL_UART_RxCpltCallback+0x90>
		{
			SbusToChannel(buf, CH); // Chuyn i SBUS sang knh
 80014d8:	4981      	ldr	r1, [pc, #516]	@ (80016e0 <HAL_UART_RxCpltCallback+0x278>)
 80014da:	4880      	ldr	r0, [pc, #512]	@ (80016dc <HAL_UART_RxCpltCallback+0x274>)
 80014dc:	f7ff fe08 	bl	80010f0 <SbusToChannel>
			if(AUTONOMUOS_RC_ENABLE){
				autonomous_status = IsAutonomousControl(CH); // Kim tra ch  iu khin t ng
 80014e0:	487f      	ldr	r0, [pc, #508]	@ (80016e0 <HAL_UART_RxCpltCallback+0x278>)
 80014e2:	f7ff fd8f 	bl	8001004 <IsAutonomousControl>
 80014e6:	4603      	mov	r3, r0
 80014e8:	461a      	mov	r2, r3
 80014ea:	4b7e      	ldr	r3, [pc, #504]	@ (80016e4 <HAL_UART_RxCpltCallback+0x27c>)
 80014ec:	701a      	strb	r2, [r3, #0]
			}
			if (DISABLE_SBUS_OUT_ENABLE){
				disable_sbus_out_status = IsDisableSbusOut(CH); // Kim tra ch  tt SBUS_OUT
			}
			UpdateFailsafeStatus(buf, &failsafe_status); // Cp nht trng thi failsafe t SBUS
 80014ee:	497e      	ldr	r1, [pc, #504]	@ (80016e8 <HAL_UART_RxCpltCallback+0x280>)
 80014f0:	487a      	ldr	r0, [pc, #488]	@ (80016dc <HAL_UART_RxCpltCallback+0x274>)
 80014f2:	f7ff fd63 	bl	8000fbc <UpdateFailsafeStatus>
 80014f6:	e011      	b.n	800151c <HAL_UART_RxCpltCallback+0xb4>
		}
		else
		{
			catch_signal = false; // Reset catch_signal  c th nhn li tn hiu SBUS mi
 80014f8:	4b77      	ldr	r3, [pc, #476]	@ (80016d8 <HAL_UART_RxCpltCallback+0x270>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	701a      	strb	r2, [r3, #0]
			start_counting = false;
 80014fe:	4b74      	ldr	r3, [pc, #464]	@ (80016d0 <HAL_UART_RxCpltCallback+0x268>)
 8001500:	2200      	movs	r2, #0
 8001502:	701a      	strb	r2, [r3, #0]
			pre_init_counter = 0;
 8001504:	4b73      	ldr	r3, [pc, #460]	@ (80016d4 <HAL_UART_RxCpltCallback+0x26c>)
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]
			HAL_UART_AbortReceive(&huart6); // Hy qu trnh nhn hin ti
 800150a:	486f      	ldr	r0, [pc, #444]	@ (80016c8 <HAL_UART_RxCpltCallback+0x260>)
 800150c:	f003 f8d2 	bl	80046b4 <HAL_UART_AbortReceive>
			HAL_UART_Receive_DMA(&huart6, pre_catch_buf, 1);  /**
 8001510:	2201      	movs	r2, #1
 8001512:	496e      	ldr	r1, [pc, #440]	@ (80016cc <HAL_UART_RxCpltCallback+0x264>)
 8001514:	486c      	ldr	r0, [pc, #432]	@ (80016c8 <HAL_UART_RxCpltCallback+0x260>)
 8001516:	f003 f89d 	bl	8004654 <HAL_UART_Receive_DMA>
			 * Bt u li qu trnh nhn 1 byte  kim tra head_byte
			 * Nu nhn c head_byte ng (0x0F), s tip tc nhn 24 byte SBUS
			 * Nu khng nhn c head_byte ng, s tip tc nhn 1 byte  kim tra
			 */
			return;
 800151a:	e0d1      	b.n	80016c0 <HAL_UART_RxCpltCallback+0x258>
		}
	}
	if (huart->Instance == huart2.Instance){
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	4b72      	ldr	r3, [pc, #456]	@ (80016ec <HAL_UART_RxCpltCallback+0x284>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	429a      	cmp	r2, r3
 8001526:	f040 80cb 	bne.w	80016c0 <HAL_UART_RxCpltCallback+0x258>
		// Echo li d liu nhn c t USB UART
		if (rx_usb_buf[0] == 0xAA && rx_usb_buf[1] == 0x55){
 800152a:	4b71      	ldr	r3, [pc, #452]	@ (80016f0 <HAL_UART_RxCpltCallback+0x288>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	2baa      	cmp	r3, #170	@ 0xaa
 8001530:	d144      	bne.n	80015bc <HAL_UART_RxCpltCallback+0x154>
 8001532:	4b6f      	ldr	r3, [pc, #444]	@ (80016f0 <HAL_UART_RxCpltCallback+0x288>)
 8001534:	785b      	ldrb	r3, [r3, #1]
 8001536:	2b55      	cmp	r3, #85	@ 0x55
 8001538:	d140      	bne.n	80015bc <HAL_UART_RxCpltCallback+0x154>
			HAL_UART_Transmit(&huart2, rx_usb_buf, 10, 10);
 800153a:	230a      	movs	r3, #10
 800153c:	220a      	movs	r2, #10
 800153e:	496c      	ldr	r1, [pc, #432]	@ (80016f0 <HAL_UART_RxCpltCallback+0x288>)
 8001540:	486a      	ldr	r0, [pc, #424]	@ (80016ec <HAL_UART_RxCpltCallback+0x284>)
 8001542:	f002 ff46 	bl	80043d2 <HAL_UART_Transmit>
			// kiem tra crc
			calculated_crc = calculate_crc16(rx_usb_buf, 8); // CRC ca d liu (khng bao gm 2 byte CRC cui)
 8001546:	2108      	movs	r1, #8
 8001548:	4869      	ldr	r0, [pc, #420]	@ (80016f0 <HAL_UART_RxCpltCallback+0x288>)
 800154a:	f7ff fccb 	bl	8000ee4 <calculate_crc16>
 800154e:	4603      	mov	r3, r0
 8001550:	461a      	mov	r2, r3
 8001552:	4b68      	ldr	r3, [pc, #416]	@ (80016f4 <HAL_UART_RxCpltCallback+0x28c>)
 8001554:	801a      	strh	r2, [r3, #0]
			received_crc = (rx_usb_buf[8] | (rx_usb_buf[9] << 8)); // Ly CRC nhn t 2 byte cui ca d liu
 8001556:	4b66      	ldr	r3, [pc, #408]	@ (80016f0 <HAL_UART_RxCpltCallback+0x288>)
 8001558:	7a1b      	ldrb	r3, [r3, #8]
 800155a:	b21a      	sxth	r2, r3
 800155c:	4b64      	ldr	r3, [pc, #400]	@ (80016f0 <HAL_UART_RxCpltCallback+0x288>)
 800155e:	7a5b      	ldrb	r3, [r3, #9]
 8001560:	b21b      	sxth	r3, r3
 8001562:	021b      	lsls	r3, r3, #8
 8001564:	b21b      	sxth	r3, r3
 8001566:	4313      	orrs	r3, r2
 8001568:	b21b      	sxth	r3, r3
 800156a:	b29a      	uxth	r2, r3
 800156c:	4b62      	ldr	r3, [pc, #392]	@ (80016f8 <HAL_UART_RxCpltCallback+0x290>)
 800156e:	801a      	strh	r2, [r3, #0]
			if(calculated_crc == received_crc){
 8001570:	4b60      	ldr	r3, [pc, #384]	@ (80016f4 <HAL_UART_RxCpltCallback+0x28c>)
 8001572:	881a      	ldrh	r2, [r3, #0]
 8001574:	4b60      	ldr	r3, [pc, #384]	@ (80016f8 <HAL_UART_RxCpltCallback+0x290>)
 8001576:	881b      	ldrh	r3, [r3, #0]
 8001578:	429a      	cmp	r2, r3
 800157a:	d11b      	bne.n	80015b4 <HAL_UART_RxCpltCallback+0x14c>
				scaled_roll = rx_usb_buf[2]; //scale_roll 0-255
 800157c:	4b5c      	ldr	r3, [pc, #368]	@ (80016f0 <HAL_UART_RxCpltCallback+0x288>)
 800157e:	789a      	ldrb	r2, [r3, #2]
 8001580:	4b5e      	ldr	r3, [pc, #376]	@ (80016fc <HAL_UART_RxCpltCallback+0x294>)
 8001582:	701a      	strb	r2, [r3, #0]
				scaled_pitch = rx_usb_buf[3];
 8001584:	4b5a      	ldr	r3, [pc, #360]	@ (80016f0 <HAL_UART_RxCpltCallback+0x288>)
 8001586:	78da      	ldrb	r2, [r3, #3]
 8001588:	4b5d      	ldr	r3, [pc, #372]	@ (8001700 <HAL_UART_RxCpltCallback+0x298>)
 800158a:	701a      	strb	r2, [r3, #0]
				scaled_throttle = rx_usb_buf[4];
 800158c:	4b58      	ldr	r3, [pc, #352]	@ (80016f0 <HAL_UART_RxCpltCallback+0x288>)
 800158e:	791a      	ldrb	r2, [r3, #4]
 8001590:	4b5c      	ldr	r3, [pc, #368]	@ (8001704 <HAL_UART_RxCpltCallback+0x29c>)
 8001592:	701a      	strb	r2, [r3, #0]
				scaled_yaw = rx_usb_buf[5];
 8001594:	4b56      	ldr	r3, [pc, #344]	@ (80016f0 <HAL_UART_RxCpltCallback+0x288>)
 8001596:	795a      	ldrb	r2, [r3, #5]
 8001598:	4b5b      	ldr	r3, [pc, #364]	@ (8001708 <HAL_UART_RxCpltCallback+0x2a0>)
 800159a:	701a      	strb	r2, [r3, #0]
				UAV_Mode = rx_usb_buf[6]; // 0x7F
 800159c:	4b54      	ldr	r3, [pc, #336]	@ (80016f0 <HAL_UART_RxCpltCallback+0x288>)
 800159e:	799a      	ldrb	r2, [r3, #6]
 80015a0:	4b5a      	ldr	r3, [pc, #360]	@ (800170c <HAL_UART_RxCpltCallback+0x2a4>)
 80015a2:	701a      	strb	r2, [r3, #0]
				RC_Mode = rx_usb_buf[7]; // mode = 1 -> rc_control; mode = 2 ->autonomous_control;
 80015a4:	4b52      	ldr	r3, [pc, #328]	@ (80016f0 <HAL_UART_RxCpltCallback+0x288>)
 80015a6:	79da      	ldrb	r2, [r3, #7]
 80015a8:	4b59      	ldr	r3, [pc, #356]	@ (8001710 <HAL_UART_RxCpltCallback+0x2a8>)
 80015aa:	701a      	strb	r2, [r3, #0]

				rx_usb_data_ok = true;
 80015ac:	4b59      	ldr	r3, [pc, #356]	@ (8001714 <HAL_UART_RxCpltCallback+0x2ac>)
 80015ae:	2201      	movs	r2, #1
 80015b0:	701a      	strb	r2, [r3, #0]
			if(calculated_crc == received_crc){
 80015b2:	e080      	b.n	80016b6 <HAL_UART_RxCpltCallback+0x24e>
			} else rx_usb_data_ok = false;
 80015b4:	4b57      	ldr	r3, [pc, #348]	@ (8001714 <HAL_UART_RxCpltCallback+0x2ac>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	701a      	strb	r2, [r3, #0]
			if(calculated_crc == received_crc){
 80015ba:	e07c      	b.n	80016b6 <HAL_UART_RxCpltCallback+0x24e>
		}
		else if (rx_usb_buf[0] == 0xAA && rx_usb_buf[1] == 0xAF) {
 80015bc:	4b4c      	ldr	r3, [pc, #304]	@ (80016f0 <HAL_UART_RxCpltCallback+0x288>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	2baa      	cmp	r3, #170	@ 0xaa
 80015c2:	d178      	bne.n	80016b6 <HAL_UART_RxCpltCallback+0x24e>
 80015c4:	4b4a      	ldr	r3, [pc, #296]	@ (80016f0 <HAL_UART_RxCpltCallback+0x288>)
 80015c6:	785b      	ldrb	r3, [r3, #1]
 80015c8:	2baf      	cmp	r3, #175	@ 0xaf
 80015ca:	d174      	bne.n	80016b6 <HAL_UART_RxCpltCallback+0x24e>
			// kiem tra crc
			calculated_crc = calculate_crc16(rx_usb_buf, 8); // CRC ca d liu (khng bao gm 2 byte CRC cui)
 80015cc:	2108      	movs	r1, #8
 80015ce:	4848      	ldr	r0, [pc, #288]	@ (80016f0 <HAL_UART_RxCpltCallback+0x288>)
 80015d0:	f7ff fc88 	bl	8000ee4 <calculate_crc16>
 80015d4:	4603      	mov	r3, r0
 80015d6:	461a      	mov	r2, r3
 80015d8:	4b46      	ldr	r3, [pc, #280]	@ (80016f4 <HAL_UART_RxCpltCallback+0x28c>)
 80015da:	801a      	strh	r2, [r3, #0]
			received_crc = (rx_usb_buf[8] | (rx_usb_buf[9] << 8)); // Ly CRC nhn t 2 byte cui ca d liu
 80015dc:	4b44      	ldr	r3, [pc, #272]	@ (80016f0 <HAL_UART_RxCpltCallback+0x288>)
 80015de:	7a1b      	ldrb	r3, [r3, #8]
 80015e0:	b21a      	sxth	r2, r3
 80015e2:	4b43      	ldr	r3, [pc, #268]	@ (80016f0 <HAL_UART_RxCpltCallback+0x288>)
 80015e4:	7a5b      	ldrb	r3, [r3, #9]
 80015e6:	b21b      	sxth	r3, r3
 80015e8:	021b      	lsls	r3, r3, #8
 80015ea:	b21b      	sxth	r3, r3
 80015ec:	4313      	orrs	r3, r2
 80015ee:	b21b      	sxth	r3, r3
 80015f0:	b29a      	uxth	r2, r3
 80015f2:	4b41      	ldr	r3, [pc, #260]	@ (80016f8 <HAL_UART_RxCpltCallback+0x290>)
 80015f4:	801a      	strh	r2, [r3, #0]
			if(calculated_crc == received_crc){
 80015f6:	4b3f      	ldr	r3, [pc, #252]	@ (80016f4 <HAL_UART_RxCpltCallback+0x28c>)
 80015f8:	881a      	ldrh	r2, [r3, #0]
 80015fa:	4b3f      	ldr	r3, [pc, #252]	@ (80016f8 <HAL_UART_RxCpltCallback+0x290>)
 80015fc:	881b      	ldrh	r3, [r3, #0]
 80015fe:	429a      	cmp	r2, r3
 8001600:	d159      	bne.n	80016b6 <HAL_UART_RxCpltCallback+0x24e>
				uint8_t ch_buf[36];
				for (int i = 0; i < 18; i++) {
 8001602:	2300      	movs	r3, #0
 8001604:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001606:	e01b      	b.n	8001640 <HAL_UART_RxCpltCallback+0x1d8>
					ch_buf[2*i] = (uint8_t)(CH[i] & 0xFF);
 8001608:	4a35      	ldr	r2, [pc, #212]	@ (80016e0 <HAL_UART_RxCpltCallback+0x278>)
 800160a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800160c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001610:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001612:	005b      	lsls	r3, r3, #1
 8001614:	b2d2      	uxtb	r2, r2
 8001616:	3360      	adds	r3, #96	@ 0x60
 8001618:	443b      	add	r3, r7
 800161a:	f803 2c54 	strb.w	r2, [r3, #-84]
					ch_buf[2*i+1] = (uint8_t)((CH[i] >> 8) & 0xFF);
 800161e:	4a30      	ldr	r2, [pc, #192]	@ (80016e0 <HAL_UART_RxCpltCallback+0x278>)
 8001620:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001622:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001626:	0a1b      	lsrs	r3, r3, #8
 8001628:	b29a      	uxth	r2, r3
 800162a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800162c:	005b      	lsls	r3, r3, #1
 800162e:	3301      	adds	r3, #1
 8001630:	b2d2      	uxtb	r2, r2
 8001632:	3360      	adds	r3, #96	@ 0x60
 8001634:	443b      	add	r3, r7
 8001636:	f803 2c54 	strb.w	r2, [r3, #-84]
				for (int i = 0; i < 18; i++) {
 800163a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800163c:	3301      	adds	r3, #1
 800163e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001640:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001642:	2b11      	cmp	r3, #17
 8001644:	dde0      	ble.n	8001608 <HAL_UART_RxCpltCallback+0x1a0>
					 *  channels_raw = await asyncio.wait_for(self.reader.readexactly(36), timeout=0.2)
              channels = [channels_raw[i] | (channels_raw[i+1] << 8) for i in range(0, 36, 2)]
					 */
				}
				// HAL_UART_Transmit(&huart2, ch_buf, 36, 20);
				uint16_t crc_value = calculate_crc16(ch_buf, 36);
 8001646:	f107 030c 	add.w	r3, r7, #12
 800164a:	2124      	movs	r1, #36	@ 0x24
 800164c:	4618      	mov	r0, r3
 800164e:	f7ff fc49 	bl	8000ee4 <calculate_crc16>
 8001652:	4603      	mov	r3, r0
 8001654:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
				uint8_t output_buf[2 + 36 +2];
				output_buf[0] = 0xAA;
 8001658:	23aa      	movs	r3, #170	@ 0xaa
 800165a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
				output_buf[1] = 0xAF;
 800165e:	23af      	movs	r3, #175	@ 0xaf
 8001660:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
				memcpy(&output_buf[2], ch_buf, 36);
 8001664:	f107 040c 	add.w	r4, r7, #12
 8001668:	f107 0c32 	add.w	ip, r7, #50	@ 0x32
 800166c:	f104 0e20 	add.w	lr, r4, #32
 8001670:	4665      	mov	r5, ip
 8001672:	4626      	mov	r6, r4
 8001674:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001676:	6028      	str	r0, [r5, #0]
 8001678:	6069      	str	r1, [r5, #4]
 800167a:	60aa      	str	r2, [r5, #8]
 800167c:	60eb      	str	r3, [r5, #12]
 800167e:	3410      	adds	r4, #16
 8001680:	f10c 0c10 	add.w	ip, ip, #16
 8001684:	4574      	cmp	r4, lr
 8001686:	d1f3      	bne.n	8001670 <HAL_UART_RxCpltCallback+0x208>
 8001688:	4663      	mov	r3, ip
 800168a:	4622      	mov	r2, r4
 800168c:	6810      	ldr	r0, [r2, #0]
 800168e:	6018      	str	r0, [r3, #0]
				output_buf[38] = (uint8_t)(crc_value & 0xFF); // CRC low byte
 8001690:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001694:	b2db      	uxtb	r3, r3
 8001696:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
				output_buf[39] = (uint8_t)((crc_value >> 8) & 0xFF); // CRC high byte
 800169a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800169e:	0a1b      	lsrs	r3, r3, #8
 80016a0:	b29b      	uxth	r3, r3
 80016a2:	b2db      	uxtb	r3, r3
 80016a4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				HAL_UART_Transmit(&huart2, output_buf, 40, 20);
 80016a8:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80016ac:	2314      	movs	r3, #20
 80016ae:	2228      	movs	r2, #40	@ 0x28
 80016b0:	480e      	ldr	r0, [pc, #56]	@ (80016ec <HAL_UART_RxCpltCallback+0x284>)
 80016b2:	f002 fe8e 	bl	80043d2 <HAL_UART_Transmit>
			}
		}

		HAL_UART_Receive_IT(&huart2, rx_usb_buf, 10);
 80016b6:	220a      	movs	r2, #10
 80016b8:	490d      	ldr	r1, [pc, #52]	@ (80016f0 <HAL_UART_RxCpltCallback+0x288>)
 80016ba:	480c      	ldr	r0, [pc, #48]	@ (80016ec <HAL_UART_RxCpltCallback+0x284>)
 80016bc:	f002 ff1b 	bl	80044f6 <HAL_UART_Receive_IT>

	}
}
 80016c0:	3764      	adds	r7, #100	@ 0x64
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016c6:	bf00      	nop
 80016c8:	200002c8 	.word	0x200002c8
 80016cc:	20000488 	.word	0x20000488
 80016d0:	20000490 	.word	0x20000490
 80016d4:	2000048c 	.word	0x2000048c
 80016d8:	20000491 	.word	0x20000491
 80016dc:	20000430 	.word	0x20000430
 80016e0:	2000044c 	.word	0x2000044c
 80016e4:	200004b1 	.word	0x200004b1
 80016e8:	2000042e 	.word	0x2000042e
 80016ec:	20000284 	.word	0x20000284
 80016f0:	20000470 	.word	0x20000470
 80016f4:	20000480 	.word	0x20000480
 80016f8:	2000047e 	.word	0x2000047e
 80016fc:	20000482 	.word	0x20000482
 8001700:	20000484 	.word	0x20000484
 8001704:	20000483 	.word	0x20000483
 8001708:	20000485 	.word	0x20000485
 800170c:	20000486 	.word	0x20000486
 8001710:	20000487 	.word	0x20000487
 8001714:	2000047a 	.word	0x2000047a

08001718 <HAL_UART_TxCpltCallback>:
/**
 * @brief UART TX Complete callback (DMA transmission completed)
 * Called by HAL when UART DMA TX transfer is complete
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart1.Instance) {
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	4b06      	ldr	r3, [pc, #24]	@ (8001740 <HAL_UART_TxCpltCallback+0x28>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	429a      	cmp	r2, r3
 800172a:	d102      	bne.n	8001732 <HAL_UART_TxCpltCallback+0x1a>
		// UART1 TX DMA completed
		uart1_tx_status = UART1_TX_IDLE;  // Set status back to IDLE
 800172c:	4b05      	ldr	r3, [pc, #20]	@ (8001744 <HAL_UART_TxCpltCallback+0x2c>)
 800172e:	2200      	movs	r2, #0
 8001730:	701a      	strb	r2, [r3, #0]
	}
}
 8001732:	bf00      	nop
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	20000240 	.word	0x20000240
 8001744:	2000042c 	.word	0x2000042c

08001748 <HAL_UART_ErrorCallback>:
 * @brief UART error callback
 * Called by HAL when an UART error occurs (framing, noise, overrun, etc.).
 * We use this to restart reception on huart6 so that reconnects/resynchronization work.
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart1.Instance) {
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	4b11      	ldr	r3, [pc, #68]	@ (800179c <HAL_UART_ErrorCallback+0x54>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	429a      	cmp	r2, r3
 800175a:	d103      	bne.n	8001764 <HAL_UART_ErrorCallback+0x1c>
		// UART1 error occurred
		uart1_tx_status = UART1_TX_ERROR;
 800175c:	4b10      	ldr	r3, [pc, #64]	@ (80017a0 <HAL_UART_ErrorCallback+0x58>)
 800175e:	2202      	movs	r2, #2
 8001760:	701a      	strb	r2, [r3, #0]
		if (HAL_UART_Receive_DMA(&huart6, pre_catch_buf, 1) != HAL_OK) {
			// If restart failed, try a small delay and try again
			printf("HAL_UART_ErrorCallback: failed to restart huart6 DMA receive\r\n");
		}
	}
}
 8001762:	e016      	b.n	8001792 <HAL_UART_ErrorCallback+0x4a>
	else if (huart->Instance == huart6.Instance) {
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681a      	ldr	r2, [r3, #0]
 8001768:	4b0e      	ldr	r3, [pc, #56]	@ (80017a4 <HAL_UART_ErrorCallback+0x5c>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	429a      	cmp	r2, r3
 800176e:	d110      	bne.n	8001792 <HAL_UART_ErrorCallback+0x4a>
		HAL_UART_AbortReceive(&huart6);
 8001770:	480c      	ldr	r0, [pc, #48]	@ (80017a4 <HAL_UART_ErrorCallback+0x5c>)
 8001772:	f002 ff9f 	bl	80046b4 <HAL_UART_AbortReceive>
		printf("HAL_UART_ErrorCallback: huart6 error, restarting DMA receive\r\n");
 8001776:	480c      	ldr	r0, [pc, #48]	@ (80017a8 <HAL_UART_ErrorCallback+0x60>)
 8001778:	f004 ff42 	bl	8006600 <puts>
		if (HAL_UART_Receive_DMA(&huart6, pre_catch_buf, 1) != HAL_OK) {
 800177c:	2201      	movs	r2, #1
 800177e:	490b      	ldr	r1, [pc, #44]	@ (80017ac <HAL_UART_ErrorCallback+0x64>)
 8001780:	4808      	ldr	r0, [pc, #32]	@ (80017a4 <HAL_UART_ErrorCallback+0x5c>)
 8001782:	f002 ff67 	bl	8004654 <HAL_UART_Receive_DMA>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d002      	beq.n	8001792 <HAL_UART_ErrorCallback+0x4a>
			printf("HAL_UART_ErrorCallback: failed to restart huart6 DMA receive\r\n");
 800178c:	4808      	ldr	r0, [pc, #32]	@ (80017b0 <HAL_UART_ErrorCallback+0x68>)
 800178e:	f004 ff37 	bl	8006600 <puts>
}
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	20000240 	.word	0x20000240
 80017a0:	2000042c 	.word	0x2000042c
 80017a4:	200002c8 	.word	0x200002c8
 80017a8:	08008720 	.word	0x08008720
 80017ac:	20000488 	.word	0x20000488
 80017b0:	08008760 	.word	0x08008760

080017b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017b4:	b5b0      	push	{r4, r5, r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017b8:	f000 fdd6 	bl	8002368 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017bc:	f000 f8fe 	bl	80019bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017c0:	f000 fa64 	bl	8001c8c <MX_GPIO_Init>
  MX_DMA_Init();
 80017c4:	f000 fa32 	bl	8001c2c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80017c8:	f000 f9d8 	bl	8001b7c <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 80017cc:	f000 fa00 	bl	8001bd0 <MX_USART6_UART_Init>
  MX_TIM3_Init();
 80017d0:	f000 f95c 	bl	8001a8c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80017d4:	f000 f9a8 	bl	8001b28 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart2, rx_usb_buf, 10); // Start receiving data from USB UART
 80017d8:	220a      	movs	r2, #10
 80017da:	4962      	ldr	r1, [pc, #392]	@ (8001964 <main+0x1b0>)
 80017dc:	4862      	ldr	r0, [pc, #392]	@ (8001968 <main+0x1b4>)
 80017de:	f002 fe8a 	bl	80044f6 <HAL_UART_Receive_IT>
	// Start receiving 1 byte head check from SBUS (AirUnit) via DMA so we can detect frame head (0x0F)
	// This ensures huart6 RX is active from boot and will be restarted after disconnects.
	if (HAL_UART_Receive_DMA(&huart6, pre_catch_buf, 1) != HAL_OK) {
 80017e2:	2201      	movs	r2, #1
 80017e4:	4961      	ldr	r1, [pc, #388]	@ (800196c <main+0x1b8>)
 80017e6:	4862      	ldr	r0, [pc, #392]	@ (8001970 <main+0x1bc>)
 80017e8:	f002 ff34 	bl	8004654 <HAL_UART_Receive_DMA>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d002      	beq.n	80017f8 <main+0x44>
		printf("Warning: Failed to start huart6 DMA reception at init\r\n");
 80017f2:	4860      	ldr	r0, [pc, #384]	@ (8001974 <main+0x1c0>)
 80017f4:	f004 ff04 	bl	8006600 <puts>
	}
	HAL_TIM_Base_Start_IT(&htim3); // Start timer for SBUS transmission
 80017f8:	485f      	ldr	r0, [pc, #380]	@ (8001978 <main+0x1c4>)
 80017fa:	f002 f9a7 	bl	8003b4c <HAL_TIM_Base_Start_IT>
	printf("INFO: setup done\r\n");
 80017fe:	485f      	ldr	r0, [pc, #380]	@ (800197c <main+0x1c8>)
 8001800:	f004 fefe 	bl	8006600 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{

		if (tx_sbus_flag == true){
 8001804:	4b5e      	ldr	r3, [pc, #376]	@ (8001980 <main+0x1cc>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d0fb      	beq.n	8001804 <main+0x50>
			HAL_UART_Receive_DMA(&huart6, pre_catch_buf, 1);
 800180c:	2201      	movs	r2, #1
 800180e:	4957      	ldr	r1, [pc, #348]	@ (800196c <main+0x1b8>)
 8001810:	4857      	ldr	r0, [pc, #348]	@ (8001970 <main+0x1bc>)
 8001812:	f002 ff1f 	bl	8004654 <HAL_UART_Receive_DMA>
			memcpy(sbus_tx_buffer, buf, SBUS_FRAME_LENGTH);
 8001816:	4a5b      	ldr	r2, [pc, #364]	@ (8001984 <main+0x1d0>)
 8001818:	4b5b      	ldr	r3, [pc, #364]	@ (8001988 <main+0x1d4>)
 800181a:	4614      	mov	r4, r2
 800181c:	461d      	mov	r5, r3
 800181e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001820:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001822:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001826:	c403      	stmia	r4!, {r0, r1}
 8001828:	7022      	strb	r2, [r4, #0]

			if (autonomous_status == true){
 800182a:	4b58      	ldr	r3, [pc, #352]	@ (800198c <main+0x1d8>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d07c      	beq.n	800192c <main+0x178>
				if (rx_usb_data_ok == true){
 8001832:	4b57      	ldr	r3, [pc, #348]	@ (8001990 <main+0x1dc>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d02c      	beq.n	8001894 <main+0xe0>
					// ghi  d liu 4 knh roll, pitch, throttle, yaw
					CH_auto[0] = cal_CH_auto_value(scaled_roll);
 800183a:	4b56      	ldr	r3, [pc, #344]	@ (8001994 <main+0x1e0>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	4618      	mov	r0, r3
 8001840:	f7ff fc36 	bl	80010b0 <cal_CH_auto_value>
 8001844:	4603      	mov	r3, r0
 8001846:	461a      	mov	r2, r3
 8001848:	4b53      	ldr	r3, [pc, #332]	@ (8001998 <main+0x1e4>)
 800184a:	801a      	strh	r2, [r3, #0]
					CH_auto[1] = cal_CH_auto_value(scaled_pitch);
 800184c:	4b53      	ldr	r3, [pc, #332]	@ (800199c <main+0x1e8>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	4618      	mov	r0, r3
 8001852:	f7ff fc2d 	bl	80010b0 <cal_CH_auto_value>
 8001856:	4603      	mov	r3, r0
 8001858:	461a      	mov	r2, r3
 800185a:	4b4f      	ldr	r3, [pc, #316]	@ (8001998 <main+0x1e4>)
 800185c:	805a      	strh	r2, [r3, #2]
					CH_auto[2] = cal_CH_auto_value(scaled_throttle);
 800185e:	4b50      	ldr	r3, [pc, #320]	@ (80019a0 <main+0x1ec>)
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	4618      	mov	r0, r3
 8001864:	f7ff fc24 	bl	80010b0 <cal_CH_auto_value>
 8001868:	4603      	mov	r3, r0
 800186a:	461a      	mov	r2, r3
 800186c:	4b4a      	ldr	r3, [pc, #296]	@ (8001998 <main+0x1e4>)
 800186e:	809a      	strh	r2, [r3, #4]
					CH_auto[3] = cal_CH_auto_value(scaled_yaw);
 8001870:	4b4c      	ldr	r3, [pc, #304]	@ (80019a4 <main+0x1f0>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	4618      	mov	r0, r3
 8001876:	f7ff fc1b 	bl	80010b0 <cal_CH_auto_value>
 800187a:	4603      	mov	r3, r0
 800187c:	461a      	mov	r2, r3
 800187e:	4b46      	ldr	r3, [pc, #280]	@ (8001998 <main+0x1e4>)
 8001880:	80da      	strh	r2, [r3, #6]

					rx_usb_cmp++;
 8001882:	4b49      	ldr	r3, [pc, #292]	@ (80019a8 <main+0x1f4>)
 8001884:	881b      	ldrh	r3, [r3, #0]
 8001886:	3301      	adds	r3, #1
 8001888:	b29a      	uxth	r2, r3
 800188a:	4b47      	ldr	r3, [pc, #284]	@ (80019a8 <main+0x1f4>)
 800188c:	801a      	strh	r2, [r3, #0]
					rx_usb_data_ok = false;
 800188e:	4b40      	ldr	r3, [pc, #256]	@ (8001990 <main+0x1dc>)
 8001890:	2200      	movs	r2, #0
 8001892:	701a      	strb	r2, [r3, #0]
				}

				// Chuyn i knh sang SBUS_OUT_AUTO
				sbus_tx_buffer[1] = (uint8_t) (CH_auto[0] & 0xFF);
 8001894:	4b40      	ldr	r3, [pc, #256]	@ (8001998 <main+0x1e4>)
 8001896:	881b      	ldrh	r3, [r3, #0]
 8001898:	b2da      	uxtb	r2, r3
 800189a:	4b3a      	ldr	r3, [pc, #232]	@ (8001984 <main+0x1d0>)
 800189c:	705a      	strb	r2, [r3, #1]
				sbus_tx_buffer[2] = (uint8_t) ((CH_auto[0] >> 8) & 0x07) | ((CH_auto[1] << 3) & 0xF8);
 800189e:	4b3e      	ldr	r3, [pc, #248]	@ (8001998 <main+0x1e4>)
 80018a0:	881b      	ldrh	r3, [r3, #0]
 80018a2:	0a1b      	lsrs	r3, r3, #8
 80018a4:	b29b      	uxth	r3, r3
 80018a6:	b25b      	sxtb	r3, r3
 80018a8:	f003 0307 	and.w	r3, r3, #7
 80018ac:	b25a      	sxtb	r2, r3
 80018ae:	4b3a      	ldr	r3, [pc, #232]	@ (8001998 <main+0x1e4>)
 80018b0:	885b      	ldrh	r3, [r3, #2]
 80018b2:	b25b      	sxtb	r3, r3
 80018b4:	00db      	lsls	r3, r3, #3
 80018b6:	b25b      	sxtb	r3, r3
 80018b8:	4313      	orrs	r3, r2
 80018ba:	b25b      	sxtb	r3, r3
 80018bc:	b2da      	uxtb	r2, r3
 80018be:	4b31      	ldr	r3, [pc, #196]	@ (8001984 <main+0x1d0>)
 80018c0:	709a      	strb	r2, [r3, #2]
				sbus_tx_buffer[3] = (uint8_t) ((CH_auto[1] >> 5) & 0x3F) | ((CH_auto[2] << 9) & 0xC0);
 80018c2:	4b35      	ldr	r3, [pc, #212]	@ (8001998 <main+0x1e4>)
 80018c4:	885b      	ldrh	r3, [r3, #2]
 80018c6:	095b      	lsrs	r3, r3, #5
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80018d0:	b2da      	uxtb	r2, r3
 80018d2:	4b2c      	ldr	r3, [pc, #176]	@ (8001984 <main+0x1d0>)
 80018d4:	70da      	strb	r2, [r3, #3]
				sbus_tx_buffer[4] = (uint8_t) ((CH_auto[2] >> 2) & 0xFF);
 80018d6:	4b30      	ldr	r3, [pc, #192]	@ (8001998 <main+0x1e4>)
 80018d8:	889b      	ldrh	r3, [r3, #4]
 80018da:	089b      	lsrs	r3, r3, #2
 80018dc:	b29b      	uxth	r3, r3
 80018de:	b2da      	uxtb	r2, r3
 80018e0:	4b28      	ldr	r3, [pc, #160]	@ (8001984 <main+0x1d0>)
 80018e2:	711a      	strb	r2, [r3, #4]
				sbus_tx_buffer[5] = (uint8_t) ((CH_auto[2] >> 10) & 0x01) | ((CH_auto[3] << 1) & 0xFE);
 80018e4:	4b2c      	ldr	r3, [pc, #176]	@ (8001998 <main+0x1e4>)
 80018e6:	889b      	ldrh	r3, [r3, #4]
 80018e8:	0a9b      	lsrs	r3, r3, #10
 80018ea:	b29b      	uxth	r3, r3
 80018ec:	b25b      	sxtb	r3, r3
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	b25a      	sxtb	r2, r3
 80018f4:	4b28      	ldr	r3, [pc, #160]	@ (8001998 <main+0x1e4>)
 80018f6:	88db      	ldrh	r3, [r3, #6]
 80018f8:	b25b      	sxtb	r3, r3
 80018fa:	005b      	lsls	r3, r3, #1
 80018fc:	b25b      	sxtb	r3, r3
 80018fe:	4313      	orrs	r3, r2
 8001900:	b25b      	sxtb	r3, r3
 8001902:	b2da      	uxtb	r2, r3
 8001904:	4b1f      	ldr	r3, [pc, #124]	@ (8001984 <main+0x1d0>)
 8001906:	715a      	strb	r2, [r3, #5]
				sbus_tx_buffer[6] = (uint8_t) ((CH_auto[3] >> 7) & 0x0F) | ((CH[4] << 4) & 0xF0);
 8001908:	4b23      	ldr	r3, [pc, #140]	@ (8001998 <main+0x1e4>)
 800190a:	88db      	ldrh	r3, [r3, #6]
 800190c:	09db      	lsrs	r3, r3, #7
 800190e:	b29b      	uxth	r3, r3
 8001910:	b25b      	sxtb	r3, r3
 8001912:	f003 030f 	and.w	r3, r3, #15
 8001916:	b25a      	sxtb	r2, r3
 8001918:	4b24      	ldr	r3, [pc, #144]	@ (80019ac <main+0x1f8>)
 800191a:	891b      	ldrh	r3, [r3, #8]
 800191c:	b25b      	sxtb	r3, r3
 800191e:	011b      	lsls	r3, r3, #4
 8001920:	b25b      	sxtb	r3, r3
 8001922:	4313      	orrs	r3, r2
 8001924:	b25b      	sxtb	r3, r3
 8001926:	b2da      	uxtb	r2, r3
 8001928:	4b16      	ldr	r3, [pc, #88]	@ (8001984 <main+0x1d0>)
 800192a:	719a      	strb	r2, [r3, #6]
			}

			// Gi d liu SBUS qua UART, tan so gui 100Hz (T_sbus = 10ms)
			// Kim tra xem c cn tt SBUS_OUT hay khng
			if (disable_sbus_out_status == false) {
 800192c:	4b20      	ldr	r3, [pc, #128]	@ (80019b0 <main+0x1fc>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	f083 0301 	eor.w	r3, r3, #1
 8001934:	b2db      	uxtb	r3, r3
 8001936:	2b00      	cmp	r3, #0
 8001938:	d005      	beq.n	8001946 <main+0x192>
				// Nu cho php SBUS_OUT, m ha d liu SBUS v gi
				HAL_UART_Transmit(&huart6, sbus_tx_buffer, SBUS_FRAME_LENGTH, 10);
 800193a:	230a      	movs	r3, #10
 800193c:	2219      	movs	r2, #25
 800193e:	4911      	ldr	r1, [pc, #68]	@ (8001984 <main+0x1d0>)
 8001940:	480b      	ldr	r0, [pc, #44]	@ (8001970 <main+0x1bc>)
 8001942:	f002 fd46 	bl	80043d2 <HAL_UART_Transmit>
				// Nu chn SBUS_OUT, c th gi mt mng SBUS rng hoc khng gi g c
				//        memset(sbus_tx_buffer, 0, sizeof(sbus_tx_buffer)); // Gi mng rng
				//        HAL_UART_Transmit(&huart6, sbus_tx_buffer, 25, 10);
			}

			sbus_tx_cmp++;
 8001946:	4b1b      	ldr	r3, [pc, #108]	@ (80019b4 <main+0x200>)
 8001948:	881b      	ldrh	r3, [r3, #0]
 800194a:	3301      	adds	r3, #1
 800194c:	b29a      	uxth	r2, r3
 800194e:	4b19      	ldr	r3, [pc, #100]	@ (80019b4 <main+0x200>)
 8001950:	801a      	strh	r2, [r3, #0]
			tx_sbus_flag = false;
 8001952:	4b0b      	ldr	r3, [pc, #44]	@ (8001980 <main+0x1cc>)
 8001954:	2200      	movs	r2, #0
 8001956:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_15); // Toggle LED to indicate SBUS transmission
 8001958:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800195c:	4816      	ldr	r0, [pc, #88]	@ (80019b8 <main+0x204>)
 800195e:	f001 fc32 	bl	80031c6 <HAL_GPIO_TogglePin>
		if (tx_sbus_flag == true){
 8001962:	e74f      	b.n	8001804 <main+0x50>
 8001964:	20000470 	.word	0x20000470
 8001968:	20000284 	.word	0x20000284
 800196c:	20000488 	.word	0x20000488
 8001970:	200002c8 	.word	0x200002c8
 8001974:	080087a0 	.word	0x080087a0
 8001978:	200001f8 	.word	0x200001f8
 800197c:	080087d8 	.word	0x080087d8
 8001980:	20000492 	.word	0x20000492
 8001984:	20000498 	.word	0x20000498
 8001988:	20000430 	.word	0x20000430
 800198c:	200004b1 	.word	0x200004b1
 8001990:	2000047a 	.word	0x2000047a
 8001994:	20000482 	.word	0x20000482
 8001998:	20000000 	.word	0x20000000
 800199c:	20000484 	.word	0x20000484
 80019a0:	20000483 	.word	0x20000483
 80019a4:	20000485 	.word	0x20000485
 80019a8:	2000047c 	.word	0x2000047c
 80019ac:	2000044c 	.word	0x2000044c
 80019b0:	200004b2 	.word	0x200004b2
 80019b4:	20000496 	.word	0x20000496
 80019b8:	40020400 	.word	0x40020400

080019bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b094      	sub	sp, #80	@ 0x50
 80019c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019c2:	f107 0320 	add.w	r3, r7, #32
 80019c6:	2230      	movs	r2, #48	@ 0x30
 80019c8:	2100      	movs	r1, #0
 80019ca:	4618      	mov	r0, r3
 80019cc:	f004 fef8 	bl	80067c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019d0:	f107 030c 	add.w	r3, r7, #12
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
 80019de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019e0:	2300      	movs	r3, #0
 80019e2:	60bb      	str	r3, [r7, #8]
 80019e4:	4b27      	ldr	r3, [pc, #156]	@ (8001a84 <SystemClock_Config+0xc8>)
 80019e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e8:	4a26      	ldr	r2, [pc, #152]	@ (8001a84 <SystemClock_Config+0xc8>)
 80019ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80019f0:	4b24      	ldr	r3, [pc, #144]	@ (8001a84 <SystemClock_Config+0xc8>)
 80019f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019f8:	60bb      	str	r3, [r7, #8]
 80019fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019fc:	2300      	movs	r3, #0
 80019fe:	607b      	str	r3, [r7, #4]
 8001a00:	4b21      	ldr	r3, [pc, #132]	@ (8001a88 <SystemClock_Config+0xcc>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a20      	ldr	r2, [pc, #128]	@ (8001a88 <SystemClock_Config+0xcc>)
 8001a06:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001a0a:	6013      	str	r3, [r2, #0]
 8001a0c:	4b1e      	ldr	r3, [pc, #120]	@ (8001a88 <SystemClock_Config+0xcc>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001a14:	607b      	str	r3, [r7, #4]
 8001a16:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a20:	2310      	movs	r3, #16
 8001a22:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a24:	2302      	movs	r3, #2
 8001a26:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a2c:	2308      	movs	r3, #8
 8001a2e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001a30:	2364      	movs	r3, #100	@ 0x64
 8001a32:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a34:	2302      	movs	r3, #2
 8001a36:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a38:	2304      	movs	r3, #4
 8001a3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a3c:	f107 0320 	add.w	r3, r7, #32
 8001a40:	4618      	mov	r0, r3
 8001a42:	f001 fbdb 	bl	80031fc <HAL_RCC_OscConfig>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a4c:	f000 f978 	bl	8001d40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a50:	230f      	movs	r3, #15
 8001a52:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a54:	2302      	movs	r3, #2
 8001a56:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a60:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a62:	2300      	movs	r3, #0
 8001a64:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001a66:	f107 030c 	add.w	r3, r7, #12
 8001a6a:	2103      	movs	r1, #3
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f001 fe3d 	bl	80036ec <HAL_RCC_ClockConfig>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d001      	beq.n	8001a7c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001a78:	f000 f962 	bl	8001d40 <Error_Handler>
  }
}
 8001a7c:	bf00      	nop
 8001a7e:	3750      	adds	r7, #80	@ 0x50
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	40023800 	.word	0x40023800
 8001a88:	40007000 	.word	0x40007000

08001a8c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b086      	sub	sp, #24
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a92:	f107 0308 	add.w	r3, r7, #8
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	605a      	str	r2, [r3, #4]
 8001a9c:	609a      	str	r2, [r3, #8]
 8001a9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aa0:	463b      	mov	r3, r7
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
 8001aa6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001aa8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b20 <MX_TIM3_Init+0x94>)
 8001aaa:	4a1e      	ldr	r2, [pc, #120]	@ (8001b24 <MX_TIM3_Init+0x98>)
 8001aac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1000-1;
 8001aae:	4b1c      	ldr	r3, [pc, #112]	@ (8001b20 <MX_TIM3_Init+0x94>)
 8001ab0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ab4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ab6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b20 <MX_TIM3_Init+0x94>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001abc:	4b18      	ldr	r3, [pc, #96]	@ (8001b20 <MX_TIM3_Init+0x94>)
 8001abe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ac2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ac4:	4b16      	ldr	r3, [pc, #88]	@ (8001b20 <MX_TIM3_Init+0x94>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aca:	4b15      	ldr	r3, [pc, #84]	@ (8001b20 <MX_TIM3_Init+0x94>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ad0:	4813      	ldr	r0, [pc, #76]	@ (8001b20 <MX_TIM3_Init+0x94>)
 8001ad2:	f001 ffeb 	bl	8003aac <HAL_TIM_Base_Init>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001adc:	f000 f930 	bl	8001d40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ae0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ae4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ae6:	f107 0308 	add.w	r3, r7, #8
 8001aea:	4619      	mov	r1, r3
 8001aec:	480c      	ldr	r0, [pc, #48]	@ (8001b20 <MX_TIM3_Init+0x94>)
 8001aee:	f002 f997 	bl	8003e20 <HAL_TIM_ConfigClockSource>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001af8:	f000 f922 	bl	8001d40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001afc:	2300      	movs	r3, #0
 8001afe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b00:	2300      	movs	r3, #0
 8001b02:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b04:	463b      	mov	r3, r7
 8001b06:	4619      	mov	r1, r3
 8001b08:	4805      	ldr	r0, [pc, #20]	@ (8001b20 <MX_TIM3_Init+0x94>)
 8001b0a:	f002 fb93 	bl	8004234 <HAL_TIMEx_MasterConfigSynchronization>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001b14:	f000 f914 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b18:	bf00      	nop
 8001b1a:	3718      	adds	r7, #24
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	200001f8 	.word	0x200001f8
 8001b24:	40000400 	.word	0x40000400

08001b28 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b2c:	4b11      	ldr	r3, [pc, #68]	@ (8001b74 <MX_USART1_UART_Init+0x4c>)
 8001b2e:	4a12      	ldr	r2, [pc, #72]	@ (8001b78 <MX_USART1_UART_Init+0x50>)
 8001b30:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b32:	4b10      	ldr	r3, [pc, #64]	@ (8001b74 <MX_USART1_UART_Init+0x4c>)
 8001b34:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b38:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b3a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b74 <MX_USART1_UART_Init+0x4c>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b40:	4b0c      	ldr	r3, [pc, #48]	@ (8001b74 <MX_USART1_UART_Init+0x4c>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b46:	4b0b      	ldr	r3, [pc, #44]	@ (8001b74 <MX_USART1_UART_Init+0x4c>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b4c:	4b09      	ldr	r3, [pc, #36]	@ (8001b74 <MX_USART1_UART_Init+0x4c>)
 8001b4e:	220c      	movs	r2, #12
 8001b50:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b52:	4b08      	ldr	r3, [pc, #32]	@ (8001b74 <MX_USART1_UART_Init+0x4c>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b58:	4b06      	ldr	r3, [pc, #24]	@ (8001b74 <MX_USART1_UART_Init+0x4c>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b5e:	4805      	ldr	r0, [pc, #20]	@ (8001b74 <MX_USART1_UART_Init+0x4c>)
 8001b60:	f002 fbea 	bl	8004338 <HAL_UART_Init>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b6a:	f000 f8e9 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	20000240 	.word	0x20000240
 8001b78:	40011000 	.word	0x40011000

08001b7c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b80:	4b11      	ldr	r3, [pc, #68]	@ (8001bc8 <MX_USART2_UART_Init+0x4c>)
 8001b82:	4a12      	ldr	r2, [pc, #72]	@ (8001bcc <MX_USART2_UART_Init+0x50>)
 8001b84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b86:	4b10      	ldr	r3, [pc, #64]	@ (8001bc8 <MX_USART2_UART_Init+0x4c>)
 8001b88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc8 <MX_USART2_UART_Init+0x4c>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b94:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc8 <MX_USART2_UART_Init+0x4c>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b9a:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc8 <MX_USART2_UART_Init+0x4c>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ba0:	4b09      	ldr	r3, [pc, #36]	@ (8001bc8 <MX_USART2_UART_Init+0x4c>)
 8001ba2:	220c      	movs	r2, #12
 8001ba4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ba6:	4b08      	ldr	r3, [pc, #32]	@ (8001bc8 <MX_USART2_UART_Init+0x4c>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bac:	4b06      	ldr	r3, [pc, #24]	@ (8001bc8 <MX_USART2_UART_Init+0x4c>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001bb2:	4805      	ldr	r0, [pc, #20]	@ (8001bc8 <MX_USART2_UART_Init+0x4c>)
 8001bb4:	f002 fbc0 	bl	8004338 <HAL_UART_Init>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001bbe:	f000 f8bf 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001bc2:	bf00      	nop
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	20000284 	.word	0x20000284
 8001bcc:	40004400 	.word	0x40004400

08001bd0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001bd4:	4b12      	ldr	r3, [pc, #72]	@ (8001c20 <MX_USART6_UART_Init+0x50>)
 8001bd6:	4a13      	ldr	r2, [pc, #76]	@ (8001c24 <MX_USART6_UART_Init+0x54>)
 8001bd8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 100000;
 8001bda:	4b11      	ldr	r3, [pc, #68]	@ (8001c20 <MX_USART6_UART_Init+0x50>)
 8001bdc:	4a12      	ldr	r2, [pc, #72]	@ (8001c28 <MX_USART6_UART_Init+0x58>)
 8001bde:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_9B;
 8001be0:	4b0f      	ldr	r3, [pc, #60]	@ (8001c20 <MX_USART6_UART_Init+0x50>)
 8001be2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001be6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_2;
 8001be8:	4b0d      	ldr	r3, [pc, #52]	@ (8001c20 <MX_USART6_UART_Init+0x50>)
 8001bea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bee:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_EVEN;
 8001bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8001c20 <MX_USART6_UART_Init+0x50>)
 8001bf2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bf6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001bf8:	4b09      	ldr	r3, [pc, #36]	@ (8001c20 <MX_USART6_UART_Init+0x50>)
 8001bfa:	220c      	movs	r2, #12
 8001bfc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bfe:	4b08      	ldr	r3, [pc, #32]	@ (8001c20 <MX_USART6_UART_Init+0x50>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c04:	4b06      	ldr	r3, [pc, #24]	@ (8001c20 <MX_USART6_UART_Init+0x50>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001c0a:	4805      	ldr	r0, [pc, #20]	@ (8001c20 <MX_USART6_UART_Init+0x50>)
 8001c0c:	f002 fb94 	bl	8004338 <HAL_UART_Init>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <MX_USART6_UART_Init+0x4a>
  {
    Error_Handler();
 8001c16:	f000 f893 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	200002c8 	.word	0x200002c8
 8001c24:	40011400 	.word	0x40011400
 8001c28:	000186a0 	.word	0x000186a0

08001c2c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001c32:	2300      	movs	r3, #0
 8001c34:	607b      	str	r3, [r7, #4]
 8001c36:	4b14      	ldr	r3, [pc, #80]	@ (8001c88 <MX_DMA_Init+0x5c>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3a:	4a13      	ldr	r2, [pc, #76]	@ (8001c88 <MX_DMA_Init+0x5c>)
 8001c3c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c42:	4b11      	ldr	r3, [pc, #68]	@ (8001c88 <MX_DMA_Init+0x5c>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c4a:	607b      	str	r3, [r7, #4]
 8001c4c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001c4e:	2200      	movs	r2, #0
 8001c50:	2100      	movs	r1, #0
 8001c52:	2039      	movs	r0, #57	@ 0x39
 8001c54:	f000 fcd5 	bl	8002602 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001c58:	2039      	movs	r0, #57	@ 0x39
 8001c5a:	f000 fcee 	bl	800263a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001c5e:	2200      	movs	r2, #0
 8001c60:	2100      	movs	r1, #0
 8001c62:	203a      	movs	r0, #58	@ 0x3a
 8001c64:	f000 fccd 	bl	8002602 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001c68:	203a      	movs	r0, #58	@ 0x3a
 8001c6a:	f000 fce6 	bl	800263a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001c6e:	2200      	movs	r2, #0
 8001c70:	2100      	movs	r1, #0
 8001c72:	2046      	movs	r0, #70	@ 0x46
 8001c74:	f000 fcc5 	bl	8002602 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001c78:	2046      	movs	r0, #70	@ 0x46
 8001c7a:	f000 fcde 	bl	800263a <HAL_NVIC_EnableIRQ>

}
 8001c7e:	bf00      	nop
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	40023800 	.word	0x40023800

08001c8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b088      	sub	sp, #32
 8001c90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c92:	f107 030c 	add.w	r3, r7, #12
 8001c96:	2200      	movs	r2, #0
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	605a      	str	r2, [r3, #4]
 8001c9c:	609a      	str	r2, [r3, #8]
 8001c9e:	60da      	str	r2, [r3, #12]
 8001ca0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	60bb      	str	r3, [r7, #8]
 8001ca6:	4b23      	ldr	r3, [pc, #140]	@ (8001d34 <MX_GPIO_Init+0xa8>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001caa:	4a22      	ldr	r2, [pc, #136]	@ (8001d34 <MX_GPIO_Init+0xa8>)
 8001cac:	f043 0301 	orr.w	r3, r3, #1
 8001cb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cb2:	4b20      	ldr	r3, [pc, #128]	@ (8001d34 <MX_GPIO_Init+0xa8>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb6:	f003 0301 	and.w	r3, r3, #1
 8001cba:	60bb      	str	r3, [r7, #8]
 8001cbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	607b      	str	r3, [r7, #4]
 8001cc2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d34 <MX_GPIO_Init+0xa8>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc6:	4a1b      	ldr	r2, [pc, #108]	@ (8001d34 <MX_GPIO_Init+0xa8>)
 8001cc8:	f043 0302 	orr.w	r3, r3, #2
 8001ccc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cce:	4b19      	ldr	r3, [pc, #100]	@ (8001d34 <MX_GPIO_Init+0xa8>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	607b      	str	r3, [r7, #4]
 8001cd8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	2102      	movs	r1, #2
 8001cde:	4816      	ldr	r0, [pc, #88]	@ (8001d38 <MX_GPIO_Init+0xac>)
 8001ce0:	f001 fa58 	bl	8003194 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001cea:	4814      	ldr	r0, [pc, #80]	@ (8001d3c <MX_GPIO_Init+0xb0>)
 8001cec:	f001 fa52 	bl	8003194 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d00:	f107 030c 	add.w	r3, r7, #12
 8001d04:	4619      	mov	r1, r3
 8001d06:	480c      	ldr	r0, [pc, #48]	@ (8001d38 <MX_GPIO_Init+0xac>)
 8001d08:	f001 f8c0 	bl	8002e8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001d0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d10:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d12:	2301      	movs	r3, #1
 8001d14:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d16:	2300      	movs	r3, #0
 8001d18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d1e:	f107 030c 	add.w	r3, r7, #12
 8001d22:	4619      	mov	r1, r3
 8001d24:	4805      	ldr	r0, [pc, #20]	@ (8001d3c <MX_GPIO_Init+0xb0>)
 8001d26:	f001 f8b1 	bl	8002e8c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d2a:	bf00      	nop
 8001d2c:	3720      	adds	r7, #32
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	40023800 	.word	0x40023800
 8001d38:	40020000 	.word	0x40020000
 8001d3c:	40020400 	.word	0x40020400

08001d40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d44:	b672      	cpsid	i
}
 8001d46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001d48:	bf00      	nop
 8001d4a:	e7fd      	b.n	8001d48 <Error_Handler+0x8>

08001d4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	607b      	str	r3, [r7, #4]
 8001d56:	4b10      	ldr	r3, [pc, #64]	@ (8001d98 <HAL_MspInit+0x4c>)
 8001d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d5a:	4a0f      	ldr	r2, [pc, #60]	@ (8001d98 <HAL_MspInit+0x4c>)
 8001d5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d60:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d62:	4b0d      	ldr	r3, [pc, #52]	@ (8001d98 <HAL_MspInit+0x4c>)
 8001d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d6a:	607b      	str	r3, [r7, #4]
 8001d6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	603b      	str	r3, [r7, #0]
 8001d72:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <HAL_MspInit+0x4c>)
 8001d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d76:	4a08      	ldr	r2, [pc, #32]	@ (8001d98 <HAL_MspInit+0x4c>)
 8001d78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d7e:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <HAL_MspInit+0x4c>)
 8001d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d86:	603b      	str	r3, [r7, #0]
 8001d88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	40023800 	.word	0x40023800

08001d9c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a0e      	ldr	r2, [pc, #56]	@ (8001de4 <HAL_TIM_Base_MspInit+0x48>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d115      	bne.n	8001dda <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001dae:	2300      	movs	r3, #0
 8001db0:	60fb      	str	r3, [r7, #12]
 8001db2:	4b0d      	ldr	r3, [pc, #52]	@ (8001de8 <HAL_TIM_Base_MspInit+0x4c>)
 8001db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db6:	4a0c      	ldr	r2, [pc, #48]	@ (8001de8 <HAL_TIM_Base_MspInit+0x4c>)
 8001db8:	f043 0302 	orr.w	r3, r3, #2
 8001dbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dbe:	4b0a      	ldr	r3, [pc, #40]	@ (8001de8 <HAL_TIM_Base_MspInit+0x4c>)
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc2:	f003 0302 	and.w	r3, r3, #2
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001dca:	2200      	movs	r2, #0
 8001dcc:	2100      	movs	r1, #0
 8001dce:	201d      	movs	r0, #29
 8001dd0:	f000 fc17 	bl	8002602 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001dd4:	201d      	movs	r0, #29
 8001dd6:	f000 fc30 	bl	800263a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001dda:	bf00      	nop
 8001ddc:	3710      	adds	r7, #16
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	40000400 	.word	0x40000400
 8001de8:	40023800 	.word	0x40023800

08001dec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b08e      	sub	sp, #56	@ 0x38
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	605a      	str	r2, [r3, #4]
 8001dfe:	609a      	str	r2, [r3, #8]
 8001e00:	60da      	str	r2, [r3, #12]
 8001e02:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a9d      	ldr	r2, [pc, #628]	@ (8002080 <HAL_UART_MspInit+0x294>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	f040 8091 	bne.w	8001f32 <HAL_UART_MspInit+0x146>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e10:	2300      	movs	r3, #0
 8001e12:	623b      	str	r3, [r7, #32]
 8001e14:	4b9b      	ldr	r3, [pc, #620]	@ (8002084 <HAL_UART_MspInit+0x298>)
 8001e16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e18:	4a9a      	ldr	r2, [pc, #616]	@ (8002084 <HAL_UART_MspInit+0x298>)
 8001e1a:	f043 0310 	orr.w	r3, r3, #16
 8001e1e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e20:	4b98      	ldr	r3, [pc, #608]	@ (8002084 <HAL_UART_MspInit+0x298>)
 8001e22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e24:	f003 0310 	and.w	r3, r3, #16
 8001e28:	623b      	str	r3, [r7, #32]
 8001e2a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	61fb      	str	r3, [r7, #28]
 8001e30:	4b94      	ldr	r3, [pc, #592]	@ (8002084 <HAL_UART_MspInit+0x298>)
 8001e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e34:	4a93      	ldr	r2, [pc, #588]	@ (8002084 <HAL_UART_MspInit+0x298>)
 8001e36:	f043 0302 	orr.w	r3, r3, #2
 8001e3a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e3c:	4b91      	ldr	r3, [pc, #580]	@ (8002084 <HAL_UART_MspInit+0x298>)
 8001e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e40:	f003 0302 	and.w	r3, r3, #2
 8001e44:	61fb      	str	r3, [r7, #28]
 8001e46:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e48:	23c0      	movs	r3, #192	@ 0xc0
 8001e4a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e50:	2300      	movs	r3, #0
 8001e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e54:	2303      	movs	r3, #3
 8001e56:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e58:	2307      	movs	r3, #7
 8001e5a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e60:	4619      	mov	r1, r3
 8001e62:	4889      	ldr	r0, [pc, #548]	@ (8002088 <HAL_UART_MspInit+0x29c>)
 8001e64:	f001 f812 	bl	8002e8c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8001e68:	4b88      	ldr	r3, [pc, #544]	@ (800208c <HAL_UART_MspInit+0x2a0>)
 8001e6a:	4a89      	ldr	r2, [pc, #548]	@ (8002090 <HAL_UART_MspInit+0x2a4>)
 8001e6c:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8001e6e:	4b87      	ldr	r3, [pc, #540]	@ (800208c <HAL_UART_MspInit+0x2a0>)
 8001e70:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001e74:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e76:	4b85      	ldr	r3, [pc, #532]	@ (800208c <HAL_UART_MspInit+0x2a0>)
 8001e78:	2240      	movs	r2, #64	@ 0x40
 8001e7a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e7c:	4b83      	ldr	r3, [pc, #524]	@ (800208c <HAL_UART_MspInit+0x2a0>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e82:	4b82      	ldr	r3, [pc, #520]	@ (800208c <HAL_UART_MspInit+0x2a0>)
 8001e84:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e88:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e8a:	4b80      	ldr	r3, [pc, #512]	@ (800208c <HAL_UART_MspInit+0x2a0>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e90:	4b7e      	ldr	r3, [pc, #504]	@ (800208c <HAL_UART_MspInit+0x2a0>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001e96:	4b7d      	ldr	r3, [pc, #500]	@ (800208c <HAL_UART_MspInit+0x2a0>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e9c:	4b7b      	ldr	r3, [pc, #492]	@ (800208c <HAL_UART_MspInit+0x2a0>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ea2:	4b7a      	ldr	r3, [pc, #488]	@ (800208c <HAL_UART_MspInit+0x2a0>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001ea8:	4878      	ldr	r0, [pc, #480]	@ (800208c <HAL_UART_MspInit+0x2a0>)
 8001eaa:	f000 fbe1 	bl	8002670 <HAL_DMA_Init>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001eb4:	f7ff ff44 	bl	8001d40 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	4a74      	ldr	r2, [pc, #464]	@ (800208c <HAL_UART_MspInit+0x2a0>)
 8001ebc:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ebe:	4a73      	ldr	r2, [pc, #460]	@ (800208c <HAL_UART_MspInit+0x2a0>)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001ec4:	4b73      	ldr	r3, [pc, #460]	@ (8002094 <HAL_UART_MspInit+0x2a8>)
 8001ec6:	4a74      	ldr	r2, [pc, #464]	@ (8002098 <HAL_UART_MspInit+0x2ac>)
 8001ec8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001eca:	4b72      	ldr	r3, [pc, #456]	@ (8002094 <HAL_UART_MspInit+0x2a8>)
 8001ecc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001ed0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ed2:	4b70      	ldr	r3, [pc, #448]	@ (8002094 <HAL_UART_MspInit+0x2a8>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ed8:	4b6e      	ldr	r3, [pc, #440]	@ (8002094 <HAL_UART_MspInit+0x2a8>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ede:	4b6d      	ldr	r3, [pc, #436]	@ (8002094 <HAL_UART_MspInit+0x2a8>)
 8001ee0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ee4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ee6:	4b6b      	ldr	r3, [pc, #428]	@ (8002094 <HAL_UART_MspInit+0x2a8>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001eec:	4b69      	ldr	r3, [pc, #420]	@ (8002094 <HAL_UART_MspInit+0x2a8>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001ef2:	4b68      	ldr	r3, [pc, #416]	@ (8002094 <HAL_UART_MspInit+0x2a8>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001ef8:	4b66      	ldr	r3, [pc, #408]	@ (8002094 <HAL_UART_MspInit+0x2a8>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001efe:	4b65      	ldr	r3, [pc, #404]	@ (8002094 <HAL_UART_MspInit+0x2a8>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001f04:	4863      	ldr	r0, [pc, #396]	@ (8002094 <HAL_UART_MspInit+0x2a8>)
 8001f06:	f000 fbb3 	bl	8002670 <HAL_DMA_Init>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8001f10:	f7ff ff16 	bl	8001d40 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	4a5f      	ldr	r2, [pc, #380]	@ (8002094 <HAL_UART_MspInit+0x2a8>)
 8001f18:	639a      	str	r2, [r3, #56]	@ 0x38
 8001f1a:	4a5e      	ldr	r2, [pc, #376]	@ (8002094 <HAL_UART_MspInit+0x2a8>)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001f20:	2200      	movs	r2, #0
 8001f22:	2100      	movs	r1, #0
 8001f24:	2025      	movs	r0, #37	@ 0x25
 8001f26:	f000 fb6c 	bl	8002602 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f2a:	2025      	movs	r0, #37	@ 0x25
 8001f2c:	f000 fb85 	bl	800263a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8001f30:	e0a2      	b.n	8002078 <HAL_UART_MspInit+0x28c>
  else if(huart->Instance==USART2)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a59      	ldr	r2, [pc, #356]	@ (800209c <HAL_UART_MspInit+0x2b0>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d134      	bne.n	8001fa6 <HAL_UART_MspInit+0x1ba>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	61bb      	str	r3, [r7, #24]
 8001f40:	4b50      	ldr	r3, [pc, #320]	@ (8002084 <HAL_UART_MspInit+0x298>)
 8001f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f44:	4a4f      	ldr	r2, [pc, #316]	@ (8002084 <HAL_UART_MspInit+0x298>)
 8001f46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f4c:	4b4d      	ldr	r3, [pc, #308]	@ (8002084 <HAL_UART_MspInit+0x298>)
 8001f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f54:	61bb      	str	r3, [r7, #24]
 8001f56:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f58:	2300      	movs	r3, #0
 8001f5a:	617b      	str	r3, [r7, #20]
 8001f5c:	4b49      	ldr	r3, [pc, #292]	@ (8002084 <HAL_UART_MspInit+0x298>)
 8001f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f60:	4a48      	ldr	r2, [pc, #288]	@ (8002084 <HAL_UART_MspInit+0x298>)
 8001f62:	f043 0301 	orr.w	r3, r3, #1
 8001f66:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f68:	4b46      	ldr	r3, [pc, #280]	@ (8002084 <HAL_UART_MspInit+0x298>)
 8001f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f6c:	f003 0301 	and.w	r3, r3, #1
 8001f70:	617b      	str	r3, [r7, #20]
 8001f72:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f74:	230c      	movs	r3, #12
 8001f76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f78:	2302      	movs	r3, #2
 8001f7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f80:	2303      	movs	r3, #3
 8001f82:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f84:	2307      	movs	r3, #7
 8001f86:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	4844      	ldr	r0, [pc, #272]	@ (80020a0 <HAL_UART_MspInit+0x2b4>)
 8001f90:	f000 ff7c 	bl	8002e8c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001f94:	2200      	movs	r2, #0
 8001f96:	2100      	movs	r1, #0
 8001f98:	2026      	movs	r0, #38	@ 0x26
 8001f9a:	f000 fb32 	bl	8002602 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f9e:	2026      	movs	r0, #38	@ 0x26
 8001fa0:	f000 fb4b 	bl	800263a <HAL_NVIC_EnableIRQ>
}
 8001fa4:	e068      	b.n	8002078 <HAL_UART_MspInit+0x28c>
  else if(huart->Instance==USART6)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a3e      	ldr	r2, [pc, #248]	@ (80020a4 <HAL_UART_MspInit+0x2b8>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d163      	bne.n	8002078 <HAL_UART_MspInit+0x28c>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	613b      	str	r3, [r7, #16]
 8001fb4:	4b33      	ldr	r3, [pc, #204]	@ (8002084 <HAL_UART_MspInit+0x298>)
 8001fb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb8:	4a32      	ldr	r2, [pc, #200]	@ (8002084 <HAL_UART_MspInit+0x298>)
 8001fba:	f043 0320 	orr.w	r3, r3, #32
 8001fbe:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fc0:	4b30      	ldr	r3, [pc, #192]	@ (8002084 <HAL_UART_MspInit+0x298>)
 8001fc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fc4:	f003 0320 	and.w	r3, r3, #32
 8001fc8:	613b      	str	r3, [r7, #16]
 8001fca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fcc:	2300      	movs	r3, #0
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	4b2c      	ldr	r3, [pc, #176]	@ (8002084 <HAL_UART_MspInit+0x298>)
 8001fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd4:	4a2b      	ldr	r2, [pc, #172]	@ (8002084 <HAL_UART_MspInit+0x298>)
 8001fd6:	f043 0301 	orr.w	r3, r3, #1
 8001fda:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fdc:	4b29      	ldr	r3, [pc, #164]	@ (8002084 <HAL_UART_MspInit+0x298>)
 8001fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe0:	f003 0301 	and.w	r3, r3, #1
 8001fe4:	60fb      	str	r3, [r7, #12]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001fe8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001fec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fee:	2302      	movs	r3, #2
 8001ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001ffa:	2308      	movs	r3, #8
 8001ffc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002002:	4619      	mov	r1, r3
 8002004:	4826      	ldr	r0, [pc, #152]	@ (80020a0 <HAL_UART_MspInit+0x2b4>)
 8002006:	f000 ff41 	bl	8002e8c <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 800200a:	4b27      	ldr	r3, [pc, #156]	@ (80020a8 <HAL_UART_MspInit+0x2bc>)
 800200c:	4a27      	ldr	r2, [pc, #156]	@ (80020ac <HAL_UART_MspInit+0x2c0>)
 800200e:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8002010:	4b25      	ldr	r3, [pc, #148]	@ (80020a8 <HAL_UART_MspInit+0x2bc>)
 8002012:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002016:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002018:	4b23      	ldr	r3, [pc, #140]	@ (80020a8 <HAL_UART_MspInit+0x2bc>)
 800201a:	2200      	movs	r2, #0
 800201c:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800201e:	4b22      	ldr	r3, [pc, #136]	@ (80020a8 <HAL_UART_MspInit+0x2bc>)
 8002020:	2200      	movs	r2, #0
 8002022:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002024:	4b20      	ldr	r3, [pc, #128]	@ (80020a8 <HAL_UART_MspInit+0x2bc>)
 8002026:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800202a:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800202c:	4b1e      	ldr	r3, [pc, #120]	@ (80020a8 <HAL_UART_MspInit+0x2bc>)
 800202e:	2200      	movs	r2, #0
 8002030:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002032:	4b1d      	ldr	r3, [pc, #116]	@ (80020a8 <HAL_UART_MspInit+0x2bc>)
 8002034:	2200      	movs	r2, #0
 8002036:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8002038:	4b1b      	ldr	r3, [pc, #108]	@ (80020a8 <HAL_UART_MspInit+0x2bc>)
 800203a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800203e:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002040:	4b19      	ldr	r3, [pc, #100]	@ (80020a8 <HAL_UART_MspInit+0x2bc>)
 8002042:	2200      	movs	r2, #0
 8002044:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002046:	4b18      	ldr	r3, [pc, #96]	@ (80020a8 <HAL_UART_MspInit+0x2bc>)
 8002048:	2200      	movs	r2, #0
 800204a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800204c:	4816      	ldr	r0, [pc, #88]	@ (80020a8 <HAL_UART_MspInit+0x2bc>)
 800204e:	f000 fb0f 	bl	8002670 <HAL_DMA_Init>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <HAL_UART_MspInit+0x270>
      Error_Handler();
 8002058:	f7ff fe72 	bl	8001d40 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	4a12      	ldr	r2, [pc, #72]	@ (80020a8 <HAL_UART_MspInit+0x2bc>)
 8002060:	639a      	str	r2, [r3, #56]	@ 0x38
 8002062:	4a11      	ldr	r2, [pc, #68]	@ (80020a8 <HAL_UART_MspInit+0x2bc>)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002068:	2200      	movs	r2, #0
 800206a:	2100      	movs	r1, #0
 800206c:	2047      	movs	r0, #71	@ 0x47
 800206e:	f000 fac8 	bl	8002602 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002072:	2047      	movs	r0, #71	@ 0x47
 8002074:	f000 fae1 	bl	800263a <HAL_NVIC_EnableIRQ>
}
 8002078:	bf00      	nop
 800207a:	3738      	adds	r7, #56	@ 0x38
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	40011000 	.word	0x40011000
 8002084:	40023800 	.word	0x40023800
 8002088:	40020400 	.word	0x40020400
 800208c:	2000030c 	.word	0x2000030c
 8002090:	400264b8 	.word	0x400264b8
 8002094:	2000036c 	.word	0x2000036c
 8002098:	40026440 	.word	0x40026440
 800209c:	40004400 	.word	0x40004400
 80020a0:	40020000 	.word	0x40020000
 80020a4:	40011400 	.word	0x40011400
 80020a8:	200003cc 	.word	0x200003cc
 80020ac:	40026428 	.word	0x40026428

080020b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020b4:	bf00      	nop
 80020b6:	e7fd      	b.n	80020b4 <NMI_Handler+0x4>

080020b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020bc:	bf00      	nop
 80020be:	e7fd      	b.n	80020bc <HardFault_Handler+0x4>

080020c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020c4:	bf00      	nop
 80020c6:	e7fd      	b.n	80020c4 <MemManage_Handler+0x4>

080020c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020cc:	bf00      	nop
 80020ce:	e7fd      	b.n	80020cc <BusFault_Handler+0x4>

080020d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020d4:	bf00      	nop
 80020d6:	e7fd      	b.n	80020d4 <UsageFault_Handler+0x4>

080020d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020dc:	bf00      	nop
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020e6:	b480      	push	{r7}
 80020e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020ea:	bf00      	nop
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020f8:	bf00      	nop
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002102:	b580      	push	{r7, lr}
 8002104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002106:	f000 f981 	bl	800240c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800210a:	bf00      	nop
 800210c:	bd80      	pop	{r7, pc}
	...

08002110 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002114:	4802      	ldr	r0, [pc, #8]	@ (8002120 <TIM3_IRQHandler+0x10>)
 8002116:	f001 fd7b 	bl	8003c10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	200001f8 	.word	0x200001f8

08002124 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002128:	4802      	ldr	r0, [pc, #8]	@ (8002134 <USART1_IRQHandler+0x10>)
 800212a:	f002 fb67 	bl	80047fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	20000240 	.word	0x20000240

08002138 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800213c:	4802      	ldr	r0, [pc, #8]	@ (8002148 <USART2_IRQHandler+0x10>)
 800213e:	f002 fb5d 	bl	80047fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002142:	bf00      	nop
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	20000284 	.word	0x20000284

0800214c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002150:	4802      	ldr	r0, [pc, #8]	@ (800215c <DMA2_Stream1_IRQHandler+0x10>)
 8002152:	f000 fc25 	bl	80029a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002156:	bf00      	nop
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	200003cc 	.word	0x200003cc

08002160 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002164:	4802      	ldr	r0, [pc, #8]	@ (8002170 <DMA2_Stream2_IRQHandler+0x10>)
 8002166:	f000 fc1b 	bl	80029a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800216a:	bf00      	nop
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	2000036c 	.word	0x2000036c

08002174 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002178:	4802      	ldr	r0, [pc, #8]	@ (8002184 <DMA2_Stream7_IRQHandler+0x10>)
 800217a:	f000 fc11 	bl	80029a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	2000030c 	.word	0x2000030c

08002188 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800218c:	4802      	ldr	r0, [pc, #8]	@ (8002198 <USART6_IRQHandler+0x10>)
 800218e:	f002 fb35 	bl	80047fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002192:	bf00      	nop
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	200002c8 	.word	0x200002c8

0800219c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  return 1;
 80021a0:	2301      	movs	r3, #1
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <_kill>:

int _kill(int pid, int sig)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021b6:	f004 fb55 	bl	8006864 <__errno>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2216      	movs	r2, #22
 80021be:	601a      	str	r2, [r3, #0]
  return -1;
 80021c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3708      	adds	r7, #8
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <_exit>:

void _exit (int status)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021d4:	f04f 31ff 	mov.w	r1, #4294967295
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f7ff ffe7 	bl	80021ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80021de:	bf00      	nop
 80021e0:	e7fd      	b.n	80021de <_exit+0x12>

080021e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b086      	sub	sp, #24
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	60f8      	str	r0, [r7, #12]
 80021ea:	60b9      	str	r1, [r7, #8]
 80021ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021ee:	2300      	movs	r3, #0
 80021f0:	617b      	str	r3, [r7, #20]
 80021f2:	e00a      	b.n	800220a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021f4:	f3af 8000 	nop.w
 80021f8:	4601      	mov	r1, r0
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	1c5a      	adds	r2, r3, #1
 80021fe:	60ba      	str	r2, [r7, #8]
 8002200:	b2ca      	uxtb	r2, r1
 8002202:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	3301      	adds	r3, #1
 8002208:	617b      	str	r3, [r7, #20]
 800220a:	697a      	ldr	r2, [r7, #20]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	429a      	cmp	r2, r3
 8002210:	dbf0      	blt.n	80021f4 <_read+0x12>
  }

  return len;
 8002212:	687b      	ldr	r3, [r7, #4]
}
 8002214:	4618      	mov	r0, r3
 8002216:	3718      	adds	r7, #24
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}

0800221c <_close>:
  }
  return len;
}

int _close(int file)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002224:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002228:	4618      	mov	r0, r3
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002244:	605a      	str	r2, [r3, #4]
  return 0;
 8002246:	2300      	movs	r3, #0
}
 8002248:	4618      	mov	r0, r3
 800224a:	370c      	adds	r7, #12
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <_isatty>:

int _isatty(int file)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800225c:	2301      	movs	r3, #1
}
 800225e:	4618      	mov	r0, r3
 8002260:	370c      	adds	r7, #12
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr

0800226a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800226a:	b480      	push	{r7}
 800226c:	b085      	sub	sp, #20
 800226e:	af00      	add	r7, sp, #0
 8002270:	60f8      	str	r0, [r7, #12]
 8002272:	60b9      	str	r1, [r7, #8]
 8002274:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002276:	2300      	movs	r3, #0
}
 8002278:	4618      	mov	r0, r3
 800227a:	3714      	adds	r7, #20
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b086      	sub	sp, #24
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800228c:	4a14      	ldr	r2, [pc, #80]	@ (80022e0 <_sbrk+0x5c>)
 800228e:	4b15      	ldr	r3, [pc, #84]	@ (80022e4 <_sbrk+0x60>)
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002298:	4b13      	ldr	r3, [pc, #76]	@ (80022e8 <_sbrk+0x64>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d102      	bne.n	80022a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022a0:	4b11      	ldr	r3, [pc, #68]	@ (80022e8 <_sbrk+0x64>)
 80022a2:	4a12      	ldr	r2, [pc, #72]	@ (80022ec <_sbrk+0x68>)
 80022a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022a6:	4b10      	ldr	r3, [pc, #64]	@ (80022e8 <_sbrk+0x64>)
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4413      	add	r3, r2
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d207      	bcs.n	80022c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022b4:	f004 fad6 	bl	8006864 <__errno>
 80022b8:	4603      	mov	r3, r0
 80022ba:	220c      	movs	r2, #12
 80022bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022be:	f04f 33ff 	mov.w	r3, #4294967295
 80022c2:	e009      	b.n	80022d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022c4:	4b08      	ldr	r3, [pc, #32]	@ (80022e8 <_sbrk+0x64>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022ca:	4b07      	ldr	r3, [pc, #28]	@ (80022e8 <_sbrk+0x64>)
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4413      	add	r3, r2
 80022d2:	4a05      	ldr	r2, [pc, #20]	@ (80022e8 <_sbrk+0x64>)
 80022d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022d6:	68fb      	ldr	r3, [r7, #12]
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3718      	adds	r7, #24
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	20020000 	.word	0x20020000
 80022e4:	00000400 	.word	0x00000400
 80022e8:	200004b4 	.word	0x200004b4
 80022ec:	20000608 	.word	0x20000608

080022f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022f4:	4b06      	ldr	r3, [pc, #24]	@ (8002310 <SystemInit+0x20>)
 80022f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022fa:	4a05      	ldr	r2, [pc, #20]	@ (8002310 <SystemInit+0x20>)
 80022fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002300:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002304:	bf00      	nop
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	e000ed00 	.word	0xe000ed00

08002314 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002314:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800234c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002318:	480d      	ldr	r0, [pc, #52]	@ (8002350 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800231a:	490e      	ldr	r1, [pc, #56]	@ (8002354 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800231c:	4a0e      	ldr	r2, [pc, #56]	@ (8002358 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800231e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002320:	e002      	b.n	8002328 <LoopCopyDataInit>

08002322 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002322:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002324:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002326:	3304      	adds	r3, #4

08002328 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002328:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800232a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800232c:	d3f9      	bcc.n	8002322 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800232e:	4a0b      	ldr	r2, [pc, #44]	@ (800235c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002330:	4c0b      	ldr	r4, [pc, #44]	@ (8002360 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002332:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002334:	e001      	b.n	800233a <LoopFillZerobss>

08002336 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002336:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002338:	3204      	adds	r2, #4

0800233a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800233a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800233c:	d3fb      	bcc.n	8002336 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800233e:	f7ff ffd7 	bl	80022f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002342:	f004 fa95 	bl	8006870 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002346:	f7ff fa35 	bl	80017b4 <main>
  bx  lr    
 800234a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800234c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002350:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002354:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002358:	08008d94 	.word	0x08008d94
  ldr r2, =_sbss
 800235c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002360:	20000608 	.word	0x20000608

08002364 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002364:	e7fe      	b.n	8002364 <ADC_IRQHandler>
	...

08002368 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800236c:	4b0e      	ldr	r3, [pc, #56]	@ (80023a8 <HAL_Init+0x40>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a0d      	ldr	r2, [pc, #52]	@ (80023a8 <HAL_Init+0x40>)
 8002372:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002376:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002378:	4b0b      	ldr	r3, [pc, #44]	@ (80023a8 <HAL_Init+0x40>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a0a      	ldr	r2, [pc, #40]	@ (80023a8 <HAL_Init+0x40>)
 800237e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002382:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002384:	4b08      	ldr	r3, [pc, #32]	@ (80023a8 <HAL_Init+0x40>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a07      	ldr	r2, [pc, #28]	@ (80023a8 <HAL_Init+0x40>)
 800238a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800238e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002390:	2003      	movs	r0, #3
 8002392:	f000 f92b 	bl	80025ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002396:	200f      	movs	r0, #15
 8002398:	f000 f808 	bl	80023ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800239c:	f7ff fcd6 	bl	8001d4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	40023c00 	.word	0x40023c00

080023ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023b4:	4b12      	ldr	r3, [pc, #72]	@ (8002400 <HAL_InitTick+0x54>)
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	4b12      	ldr	r3, [pc, #72]	@ (8002404 <HAL_InitTick+0x58>)
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	4619      	mov	r1, r3
 80023be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80023c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ca:	4618      	mov	r0, r3
 80023cc:	f000 f943 	bl	8002656 <HAL_SYSTICK_Config>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e00e      	b.n	80023f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2b0f      	cmp	r3, #15
 80023de:	d80a      	bhi.n	80023f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023e0:	2200      	movs	r2, #0
 80023e2:	6879      	ldr	r1, [r7, #4]
 80023e4:	f04f 30ff 	mov.w	r0, #4294967295
 80023e8:	f000 f90b 	bl	8002602 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023ec:	4a06      	ldr	r2, [pc, #24]	@ (8002408 <HAL_InitTick+0x5c>)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023f2:	2300      	movs	r3, #0
 80023f4:	e000      	b.n	80023f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3708      	adds	r7, #8
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	20000008 	.word	0x20000008
 8002404:	20000010 	.word	0x20000010
 8002408:	2000000c 	.word	0x2000000c

0800240c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002410:	4b06      	ldr	r3, [pc, #24]	@ (800242c <HAL_IncTick+0x20>)
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	461a      	mov	r2, r3
 8002416:	4b06      	ldr	r3, [pc, #24]	@ (8002430 <HAL_IncTick+0x24>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4413      	add	r3, r2
 800241c:	4a04      	ldr	r2, [pc, #16]	@ (8002430 <HAL_IncTick+0x24>)
 800241e:	6013      	str	r3, [r2, #0]
}
 8002420:	bf00      	nop
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	20000010 	.word	0x20000010
 8002430:	200004b8 	.word	0x200004b8

08002434 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  return uwTick;
 8002438:	4b03      	ldr	r3, [pc, #12]	@ (8002448 <HAL_GetTick+0x14>)
 800243a:	681b      	ldr	r3, [r3, #0]
}
 800243c:	4618      	mov	r0, r3
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr
 8002446:	bf00      	nop
 8002448:	200004b8 	.word	0x200004b8

0800244c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800244c:	b480      	push	{r7}
 800244e:	b085      	sub	sp, #20
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f003 0307 	and.w	r3, r3, #7
 800245a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800245c:	4b0c      	ldr	r3, [pc, #48]	@ (8002490 <__NVIC_SetPriorityGrouping+0x44>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002462:	68ba      	ldr	r2, [r7, #8]
 8002464:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002468:	4013      	ands	r3, r2
 800246a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002474:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002478:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800247c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800247e:	4a04      	ldr	r2, [pc, #16]	@ (8002490 <__NVIC_SetPriorityGrouping+0x44>)
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	60d3      	str	r3, [r2, #12]
}
 8002484:	bf00      	nop
 8002486:	3714      	adds	r7, #20
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr
 8002490:	e000ed00 	.word	0xe000ed00

08002494 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002498:	4b04      	ldr	r3, [pc, #16]	@ (80024ac <__NVIC_GetPriorityGrouping+0x18>)
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	0a1b      	lsrs	r3, r3, #8
 800249e:	f003 0307 	and.w	r3, r3, #7
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	e000ed00 	.word	0xe000ed00

080024b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	4603      	mov	r3, r0
 80024b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	db0b      	blt.n	80024da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024c2:	79fb      	ldrb	r3, [r7, #7]
 80024c4:	f003 021f 	and.w	r2, r3, #31
 80024c8:	4907      	ldr	r1, [pc, #28]	@ (80024e8 <__NVIC_EnableIRQ+0x38>)
 80024ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ce:	095b      	lsrs	r3, r3, #5
 80024d0:	2001      	movs	r0, #1
 80024d2:	fa00 f202 	lsl.w	r2, r0, r2
 80024d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024da:	bf00      	nop
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	e000e100 	.word	0xe000e100

080024ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	4603      	mov	r3, r0
 80024f4:	6039      	str	r1, [r7, #0]
 80024f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	db0a      	blt.n	8002516 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	b2da      	uxtb	r2, r3
 8002504:	490c      	ldr	r1, [pc, #48]	@ (8002538 <__NVIC_SetPriority+0x4c>)
 8002506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250a:	0112      	lsls	r2, r2, #4
 800250c:	b2d2      	uxtb	r2, r2
 800250e:	440b      	add	r3, r1
 8002510:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002514:	e00a      	b.n	800252c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	b2da      	uxtb	r2, r3
 800251a:	4908      	ldr	r1, [pc, #32]	@ (800253c <__NVIC_SetPriority+0x50>)
 800251c:	79fb      	ldrb	r3, [r7, #7]
 800251e:	f003 030f 	and.w	r3, r3, #15
 8002522:	3b04      	subs	r3, #4
 8002524:	0112      	lsls	r2, r2, #4
 8002526:	b2d2      	uxtb	r2, r2
 8002528:	440b      	add	r3, r1
 800252a:	761a      	strb	r2, [r3, #24]
}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr
 8002538:	e000e100 	.word	0xe000e100
 800253c:	e000ed00 	.word	0xe000ed00

08002540 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002540:	b480      	push	{r7}
 8002542:	b089      	sub	sp, #36	@ 0x24
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f003 0307 	and.w	r3, r3, #7
 8002552:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	f1c3 0307 	rsb	r3, r3, #7
 800255a:	2b04      	cmp	r3, #4
 800255c:	bf28      	it	cs
 800255e:	2304      	movcs	r3, #4
 8002560:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	3304      	adds	r3, #4
 8002566:	2b06      	cmp	r3, #6
 8002568:	d902      	bls.n	8002570 <NVIC_EncodePriority+0x30>
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	3b03      	subs	r3, #3
 800256e:	e000      	b.n	8002572 <NVIC_EncodePriority+0x32>
 8002570:	2300      	movs	r3, #0
 8002572:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002574:	f04f 32ff 	mov.w	r2, #4294967295
 8002578:	69bb      	ldr	r3, [r7, #24]
 800257a:	fa02 f303 	lsl.w	r3, r2, r3
 800257e:	43da      	mvns	r2, r3
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	401a      	ands	r2, r3
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002588:	f04f 31ff 	mov.w	r1, #4294967295
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	fa01 f303 	lsl.w	r3, r1, r3
 8002592:	43d9      	mvns	r1, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002598:	4313      	orrs	r3, r2
         );
}
 800259a:	4618      	mov	r0, r3
 800259c:	3724      	adds	r7, #36	@ 0x24
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
	...

080025a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	3b01      	subs	r3, #1
 80025b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025b8:	d301      	bcc.n	80025be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025ba:	2301      	movs	r3, #1
 80025bc:	e00f      	b.n	80025de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025be:	4a0a      	ldr	r2, [pc, #40]	@ (80025e8 <SysTick_Config+0x40>)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	3b01      	subs	r3, #1
 80025c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025c6:	210f      	movs	r1, #15
 80025c8:	f04f 30ff 	mov.w	r0, #4294967295
 80025cc:	f7ff ff8e 	bl	80024ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025d0:	4b05      	ldr	r3, [pc, #20]	@ (80025e8 <SysTick_Config+0x40>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025d6:	4b04      	ldr	r3, [pc, #16]	@ (80025e8 <SysTick_Config+0x40>)
 80025d8:	2207      	movs	r2, #7
 80025da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025dc:	2300      	movs	r3, #0
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	e000e010 	.word	0xe000e010

080025ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	f7ff ff29 	bl	800244c <__NVIC_SetPriorityGrouping>
}
 80025fa:	bf00      	nop
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}

08002602 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002602:	b580      	push	{r7, lr}
 8002604:	b086      	sub	sp, #24
 8002606:	af00      	add	r7, sp, #0
 8002608:	4603      	mov	r3, r0
 800260a:	60b9      	str	r1, [r7, #8]
 800260c:	607a      	str	r2, [r7, #4]
 800260e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002610:	2300      	movs	r3, #0
 8002612:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002614:	f7ff ff3e 	bl	8002494 <__NVIC_GetPriorityGrouping>
 8002618:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	68b9      	ldr	r1, [r7, #8]
 800261e:	6978      	ldr	r0, [r7, #20]
 8002620:	f7ff ff8e 	bl	8002540 <NVIC_EncodePriority>
 8002624:	4602      	mov	r2, r0
 8002626:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800262a:	4611      	mov	r1, r2
 800262c:	4618      	mov	r0, r3
 800262e:	f7ff ff5d 	bl	80024ec <__NVIC_SetPriority>
}
 8002632:	bf00      	nop
 8002634:	3718      	adds	r7, #24
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800263a:	b580      	push	{r7, lr}
 800263c:	b082      	sub	sp, #8
 800263e:	af00      	add	r7, sp, #0
 8002640:	4603      	mov	r3, r0
 8002642:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002644:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff ff31 	bl	80024b0 <__NVIC_EnableIRQ>
}
 800264e:	bf00      	nop
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b082      	sub	sp, #8
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f7ff ffa2 	bl	80025a8 <SysTick_Config>
 8002664:	4603      	mov	r3, r0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
	...

08002670 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b086      	sub	sp, #24
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002678:	2300      	movs	r3, #0
 800267a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800267c:	f7ff feda 	bl	8002434 <HAL_GetTick>
 8002680:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d101      	bne.n	800268c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e099      	b.n	80027c0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2202      	movs	r2, #2
 8002690:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2200      	movs	r2, #0
 8002698:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f022 0201 	bic.w	r2, r2, #1
 80026aa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026ac:	e00f      	b.n	80026ce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026ae:	f7ff fec1 	bl	8002434 <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	2b05      	cmp	r3, #5
 80026ba:	d908      	bls.n	80026ce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2220      	movs	r2, #32
 80026c0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2203      	movs	r2, #3
 80026c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e078      	b.n	80027c0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0301 	and.w	r3, r3, #1
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d1e8      	bne.n	80026ae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80026e4:	697a      	ldr	r2, [r7, #20]
 80026e6:	4b38      	ldr	r3, [pc, #224]	@ (80027c8 <HAL_DMA_Init+0x158>)
 80026e8:	4013      	ands	r3, r2
 80026ea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	685a      	ldr	r2, [r3, #4]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002706:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	699b      	ldr	r3, [r3, #24]
 800270c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002712:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6a1b      	ldr	r3, [r3, #32]
 8002718:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800271a:	697a      	ldr	r2, [r7, #20]
 800271c:	4313      	orrs	r3, r2
 800271e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002724:	2b04      	cmp	r3, #4
 8002726:	d107      	bne.n	8002738 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002730:	4313      	orrs	r3, r2
 8002732:	697a      	ldr	r2, [r7, #20]
 8002734:	4313      	orrs	r3, r2
 8002736:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	697a      	ldr	r2, [r7, #20]
 800273e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	695b      	ldr	r3, [r3, #20]
 8002746:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	f023 0307 	bic.w	r3, r3, #7
 800274e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002754:	697a      	ldr	r2, [r7, #20]
 8002756:	4313      	orrs	r3, r2
 8002758:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800275e:	2b04      	cmp	r3, #4
 8002760:	d117      	bne.n	8002792 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002766:	697a      	ldr	r2, [r7, #20]
 8002768:	4313      	orrs	r3, r2
 800276a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002770:	2b00      	cmp	r3, #0
 8002772:	d00e      	beq.n	8002792 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f000 fb0d 	bl	8002d94 <DMA_CheckFifoParam>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d008      	beq.n	8002792 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2240      	movs	r2, #64	@ 0x40
 8002784:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2201      	movs	r2, #1
 800278a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800278e:	2301      	movs	r3, #1
 8002790:	e016      	b.n	80027c0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	697a      	ldr	r2, [r7, #20]
 8002798:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	f000 fac4 	bl	8002d28 <DMA_CalcBaseAndBitshift>
 80027a0:	4603      	mov	r3, r0
 80027a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a8:	223f      	movs	r2, #63	@ 0x3f
 80027aa:	409a      	lsls	r2, r3
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2201      	movs	r2, #1
 80027ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80027be:	2300      	movs	r3, #0
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3718      	adds	r7, #24
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	f010803f 	.word	0xf010803f

080027cc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b086      	sub	sp, #24
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	60b9      	str	r1, [r7, #8]
 80027d6:	607a      	str	r2, [r7, #4]
 80027d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027da:	2300      	movs	r3, #0
 80027dc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027e2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d101      	bne.n	80027f2 <HAL_DMA_Start_IT+0x26>
 80027ee:	2302      	movs	r3, #2
 80027f0:	e040      	b.n	8002874 <HAL_DMA_Start_IT+0xa8>
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2201      	movs	r2, #1
 80027f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002800:	b2db      	uxtb	r3, r3
 8002802:	2b01      	cmp	r3, #1
 8002804:	d12f      	bne.n	8002866 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2202      	movs	r2, #2
 800280a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2200      	movs	r2, #0
 8002812:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	68b9      	ldr	r1, [r7, #8]
 800281a:	68f8      	ldr	r0, [r7, #12]
 800281c:	f000 fa56 	bl	8002ccc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002824:	223f      	movs	r2, #63	@ 0x3f
 8002826:	409a      	lsls	r2, r3
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f042 0216 	orr.w	r2, r2, #22
 800283a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002840:	2b00      	cmp	r3, #0
 8002842:	d007      	beq.n	8002854 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f042 0208 	orr.w	r2, r2, #8
 8002852:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f042 0201 	orr.w	r2, r2, #1
 8002862:	601a      	str	r2, [r3, #0]
 8002864:	e005      	b.n	8002872 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2200      	movs	r2, #0
 800286a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800286e:	2302      	movs	r3, #2
 8002870:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002872:	7dfb      	ldrb	r3, [r7, #23]
}
 8002874:	4618      	mov	r0, r3
 8002876:	3718      	adds	r7, #24
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}

0800287c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002888:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800288a:	f7ff fdd3 	bl	8002434 <HAL_GetTick>
 800288e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002896:	b2db      	uxtb	r3, r3
 8002898:	2b02      	cmp	r3, #2
 800289a:	d008      	beq.n	80028ae <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2280      	movs	r2, #128	@ 0x80
 80028a0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e052      	b.n	8002954 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f022 0216 	bic.w	r2, r2, #22
 80028bc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	695a      	ldr	r2, [r3, #20]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80028cc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d103      	bne.n	80028de <HAL_DMA_Abort+0x62>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d007      	beq.n	80028ee <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f022 0208 	bic.w	r2, r2, #8
 80028ec:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f022 0201 	bic.w	r2, r2, #1
 80028fc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028fe:	e013      	b.n	8002928 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002900:	f7ff fd98 	bl	8002434 <HAL_GetTick>
 8002904:	4602      	mov	r2, r0
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	2b05      	cmp	r3, #5
 800290c:	d90c      	bls.n	8002928 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2220      	movs	r2, #32
 8002912:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2203      	movs	r2, #3
 8002918:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002924:	2303      	movs	r3, #3
 8002926:	e015      	b.n	8002954 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0301 	and.w	r3, r3, #1
 8002932:	2b00      	cmp	r3, #0
 8002934:	d1e4      	bne.n	8002900 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800293a:	223f      	movs	r2, #63	@ 0x3f
 800293c:	409a      	lsls	r2, r3
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2201      	movs	r2, #1
 8002946:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002952:	2300      	movs	r3, #0
}
 8002954:	4618      	mov	r0, r3
 8002956:	3710      	adds	r7, #16
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800296a:	b2db      	uxtb	r3, r3
 800296c:	2b02      	cmp	r3, #2
 800296e:	d004      	beq.n	800297a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2280      	movs	r2, #128	@ 0x80
 8002974:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e00c      	b.n	8002994 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2205      	movs	r2, #5
 800297e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f022 0201 	bic.w	r2, r2, #1
 8002990:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002992:	2300      	movs	r3, #0
}
 8002994:	4618      	mov	r0, r3
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr

080029a0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b086      	sub	sp, #24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80029a8:	2300      	movs	r3, #0
 80029aa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80029ac:	4b8e      	ldr	r3, [pc, #568]	@ (8002be8 <HAL_DMA_IRQHandler+0x248>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a8e      	ldr	r2, [pc, #568]	@ (8002bec <HAL_DMA_IRQHandler+0x24c>)
 80029b2:	fba2 2303 	umull	r2, r3, r2, r3
 80029b6:	0a9b      	lsrs	r3, r3, #10
 80029b8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029be:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029ca:	2208      	movs	r2, #8
 80029cc:	409a      	lsls	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	4013      	ands	r3, r2
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d01a      	beq.n	8002a0c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 0304 	and.w	r3, r3, #4
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d013      	beq.n	8002a0c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f022 0204 	bic.w	r2, r2, #4
 80029f2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029f8:	2208      	movs	r2, #8
 80029fa:	409a      	lsls	r2, r3
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a04:	f043 0201 	orr.w	r2, r3, #1
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a10:	2201      	movs	r2, #1
 8002a12:	409a      	lsls	r2, r3
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	4013      	ands	r3, r2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d012      	beq.n	8002a42 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	695b      	ldr	r3, [r3, #20]
 8002a22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d00b      	beq.n	8002a42 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a2e:	2201      	movs	r2, #1
 8002a30:	409a      	lsls	r2, r3
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a3a:	f043 0202 	orr.w	r2, r3, #2
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a46:	2204      	movs	r2, #4
 8002a48:	409a      	lsls	r2, r3
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d012      	beq.n	8002a78 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0302 	and.w	r3, r3, #2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d00b      	beq.n	8002a78 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a64:	2204      	movs	r2, #4
 8002a66:	409a      	lsls	r2, r3
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a70:	f043 0204 	orr.w	r2, r3, #4
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a7c:	2210      	movs	r2, #16
 8002a7e:	409a      	lsls	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	4013      	ands	r3, r2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d043      	beq.n	8002b10 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0308 	and.w	r3, r3, #8
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d03c      	beq.n	8002b10 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a9a:	2210      	movs	r2, #16
 8002a9c:	409a      	lsls	r2, r3
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d018      	beq.n	8002ae2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d108      	bne.n	8002ad0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d024      	beq.n	8002b10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	4798      	blx	r3
 8002ace:	e01f      	b.n	8002b10 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d01b      	beq.n	8002b10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	4798      	blx	r3
 8002ae0:	e016      	b.n	8002b10 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d107      	bne.n	8002b00 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f022 0208 	bic.w	r2, r2, #8
 8002afe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d003      	beq.n	8002b10 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0c:	6878      	ldr	r0, [r7, #4]
 8002b0e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b14:	2220      	movs	r2, #32
 8002b16:	409a      	lsls	r2, r3
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f000 808f 	beq.w	8002c40 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0310 	and.w	r3, r3, #16
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	f000 8087 	beq.w	8002c40 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b36:	2220      	movs	r2, #32
 8002b38:	409a      	lsls	r2, r3
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	2b05      	cmp	r3, #5
 8002b48:	d136      	bne.n	8002bb8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f022 0216 	bic.w	r2, r2, #22
 8002b58:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	695a      	ldr	r2, [r3, #20]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b68:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d103      	bne.n	8002b7a <HAL_DMA_IRQHandler+0x1da>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d007      	beq.n	8002b8a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f022 0208 	bic.w	r2, r2, #8
 8002b88:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b8e:	223f      	movs	r2, #63	@ 0x3f
 8002b90:	409a      	lsls	r2, r3
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d07e      	beq.n	8002cac <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	4798      	blx	r3
        }
        return;
 8002bb6:	e079      	b.n	8002cac <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d01d      	beq.n	8002c02 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d10d      	bne.n	8002bf0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d031      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	4798      	blx	r3
 8002be4:	e02c      	b.n	8002c40 <HAL_DMA_IRQHandler+0x2a0>
 8002be6:	bf00      	nop
 8002be8:	20000008 	.word	0x20000008
 8002bec:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d023      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bfc:	6878      	ldr	r0, [r7, #4]
 8002bfe:	4798      	blx	r3
 8002c00:	e01e      	b.n	8002c40 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d10f      	bne.n	8002c30 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f022 0210 	bic.w	r2, r2, #16
 8002c1e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d003      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d032      	beq.n	8002cae <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c4c:	f003 0301 	and.w	r3, r3, #1
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d022      	beq.n	8002c9a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2205      	movs	r2, #5
 8002c58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f022 0201 	bic.w	r2, r2, #1
 8002c6a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	3301      	adds	r3, #1
 8002c70:	60bb      	str	r3, [r7, #8]
 8002c72:	697a      	ldr	r2, [r7, #20]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d307      	bcc.n	8002c88 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0301 	and.w	r3, r3, #1
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d1f2      	bne.n	8002c6c <HAL_DMA_IRQHandler+0x2cc>
 8002c86:	e000      	b.n	8002c8a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002c88:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d005      	beq.n	8002cae <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	4798      	blx	r3
 8002caa:	e000      	b.n	8002cae <HAL_DMA_IRQHandler+0x30e>
        return;
 8002cac:	bf00      	nop
    }
  }
}
 8002cae:	3718      	adds	r7, #24
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	370c      	adds	r7, #12
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr

08002ccc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b085      	sub	sp, #20
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	607a      	str	r2, [r7, #4]
 8002cd8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002ce8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	683a      	ldr	r2, [r7, #0]
 8002cf0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	2b40      	cmp	r3, #64	@ 0x40
 8002cf8:	d108      	bne.n	8002d0c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	687a      	ldr	r2, [r7, #4]
 8002d00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	68ba      	ldr	r2, [r7, #8]
 8002d08:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002d0a:	e007      	b.n	8002d1c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	68ba      	ldr	r2, [r7, #8]
 8002d12:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	60da      	str	r2, [r3, #12]
}
 8002d1c:	bf00      	nop
 8002d1e:	3714      	adds	r7, #20
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr

08002d28 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b085      	sub	sp, #20
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	3b10      	subs	r3, #16
 8002d38:	4a14      	ldr	r2, [pc, #80]	@ (8002d8c <DMA_CalcBaseAndBitshift+0x64>)
 8002d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d3e:	091b      	lsrs	r3, r3, #4
 8002d40:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d42:	4a13      	ldr	r2, [pc, #76]	@ (8002d90 <DMA_CalcBaseAndBitshift+0x68>)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	4413      	add	r3, r2
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2b03      	cmp	r3, #3
 8002d54:	d909      	bls.n	8002d6a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002d5e:	f023 0303 	bic.w	r3, r3, #3
 8002d62:	1d1a      	adds	r2, r3, #4
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d68:	e007      	b.n	8002d7a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002d72:	f023 0303 	bic.w	r3, r3, #3
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3714      	adds	r7, #20
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop
 8002d8c:	aaaaaaab 	.word	0xaaaaaaab
 8002d90:	08008a04 	.word	0x08008a04

08002d94 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b085      	sub	sp, #20
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	699b      	ldr	r3, [r3, #24]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d11f      	bne.n	8002dee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	2b03      	cmp	r3, #3
 8002db2:	d856      	bhi.n	8002e62 <DMA_CheckFifoParam+0xce>
 8002db4:	a201      	add	r2, pc, #4	@ (adr r2, 8002dbc <DMA_CheckFifoParam+0x28>)
 8002db6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dba:	bf00      	nop
 8002dbc:	08002dcd 	.word	0x08002dcd
 8002dc0:	08002ddf 	.word	0x08002ddf
 8002dc4:	08002dcd 	.word	0x08002dcd
 8002dc8:	08002e63 	.word	0x08002e63
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d046      	beq.n	8002e66 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ddc:	e043      	b.n	8002e66 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002de6:	d140      	bne.n	8002e6a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dec:	e03d      	b.n	8002e6a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	699b      	ldr	r3, [r3, #24]
 8002df2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002df6:	d121      	bne.n	8002e3c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	2b03      	cmp	r3, #3
 8002dfc:	d837      	bhi.n	8002e6e <DMA_CheckFifoParam+0xda>
 8002dfe:	a201      	add	r2, pc, #4	@ (adr r2, 8002e04 <DMA_CheckFifoParam+0x70>)
 8002e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e04:	08002e15 	.word	0x08002e15
 8002e08:	08002e1b 	.word	0x08002e1b
 8002e0c:	08002e15 	.word	0x08002e15
 8002e10:	08002e2d 	.word	0x08002e2d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	73fb      	strb	r3, [r7, #15]
      break;
 8002e18:	e030      	b.n	8002e7c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e1e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d025      	beq.n	8002e72 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e2a:	e022      	b.n	8002e72 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e30:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e34:	d11f      	bne.n	8002e76 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e3a:	e01c      	b.n	8002e76 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d903      	bls.n	8002e4a <DMA_CheckFifoParam+0xb6>
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	2b03      	cmp	r3, #3
 8002e46:	d003      	beq.n	8002e50 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e48:	e018      	b.n	8002e7c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	73fb      	strb	r3, [r7, #15]
      break;
 8002e4e:	e015      	b.n	8002e7c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e54:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d00e      	beq.n	8002e7a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	73fb      	strb	r3, [r7, #15]
      break;
 8002e60:	e00b      	b.n	8002e7a <DMA_CheckFifoParam+0xe6>
      break;
 8002e62:	bf00      	nop
 8002e64:	e00a      	b.n	8002e7c <DMA_CheckFifoParam+0xe8>
      break;
 8002e66:	bf00      	nop
 8002e68:	e008      	b.n	8002e7c <DMA_CheckFifoParam+0xe8>
      break;
 8002e6a:	bf00      	nop
 8002e6c:	e006      	b.n	8002e7c <DMA_CheckFifoParam+0xe8>
      break;
 8002e6e:	bf00      	nop
 8002e70:	e004      	b.n	8002e7c <DMA_CheckFifoParam+0xe8>
      break;
 8002e72:	bf00      	nop
 8002e74:	e002      	b.n	8002e7c <DMA_CheckFifoParam+0xe8>
      break;   
 8002e76:	bf00      	nop
 8002e78:	e000      	b.n	8002e7c <DMA_CheckFifoParam+0xe8>
      break;
 8002e7a:	bf00      	nop
    }
  } 
  
  return status; 
 8002e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3714      	adds	r7, #20
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop

08002e8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b089      	sub	sp, #36	@ 0x24
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e96:	2300      	movs	r3, #0
 8002e98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	61fb      	str	r3, [r7, #28]
 8002ea6:	e159      	b.n	800315c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	697a      	ldr	r2, [r7, #20]
 8002eb8:	4013      	ands	r3, r2
 8002eba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ebc:	693a      	ldr	r2, [r7, #16]
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	f040 8148 	bne.w	8003156 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	f003 0303 	and.w	r3, r3, #3
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d005      	beq.n	8002ede <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d130      	bne.n	8002f40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	005b      	lsls	r3, r3, #1
 8002ee8:	2203      	movs	r2, #3
 8002eea:	fa02 f303 	lsl.w	r3, r2, r3
 8002eee:	43db      	mvns	r3, r3
 8002ef0:	69ba      	ldr	r2, [r7, #24]
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	68da      	ldr	r2, [r3, #12]
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	005b      	lsls	r3, r3, #1
 8002efe:	fa02 f303 	lsl.w	r3, r2, r3
 8002f02:	69ba      	ldr	r2, [r7, #24]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	69ba      	ldr	r2, [r7, #24]
 8002f0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f14:	2201      	movs	r2, #1
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1c:	43db      	mvns	r3, r3
 8002f1e:	69ba      	ldr	r2, [r7, #24]
 8002f20:	4013      	ands	r3, r2
 8002f22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	091b      	lsrs	r3, r3, #4
 8002f2a:	f003 0201 	and.w	r2, r3, #1
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	fa02 f303 	lsl.w	r3, r2, r3
 8002f34:	69ba      	ldr	r2, [r7, #24]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	69ba      	ldr	r2, [r7, #24]
 8002f3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f003 0303 	and.w	r3, r3, #3
 8002f48:	2b03      	cmp	r3, #3
 8002f4a:	d017      	beq.n	8002f7c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f52:	69fb      	ldr	r3, [r7, #28]
 8002f54:	005b      	lsls	r3, r3, #1
 8002f56:	2203      	movs	r2, #3
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	43db      	mvns	r3, r3
 8002f5e:	69ba      	ldr	r2, [r7, #24]
 8002f60:	4013      	ands	r3, r2
 8002f62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	689a      	ldr	r2, [r3, #8]
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	005b      	lsls	r3, r3, #1
 8002f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	69ba      	ldr	r2, [r7, #24]
 8002f7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f003 0303 	and.w	r3, r3, #3
 8002f84:	2b02      	cmp	r3, #2
 8002f86:	d123      	bne.n	8002fd0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	08da      	lsrs	r2, r3, #3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	3208      	adds	r2, #8
 8002f90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	f003 0307 	and.w	r3, r3, #7
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	220f      	movs	r2, #15
 8002fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa4:	43db      	mvns	r3, r3
 8002fa6:	69ba      	ldr	r2, [r7, #24]
 8002fa8:	4013      	ands	r3, r2
 8002faa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	691a      	ldr	r2, [r3, #16]
 8002fb0:	69fb      	ldr	r3, [r7, #28]
 8002fb2:	f003 0307 	and.w	r3, r3, #7
 8002fb6:	009b      	lsls	r3, r3, #2
 8002fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fbc:	69ba      	ldr	r2, [r7, #24]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	08da      	lsrs	r2, r3, #3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	3208      	adds	r2, #8
 8002fca:	69b9      	ldr	r1, [r7, #24]
 8002fcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002fd6:	69fb      	ldr	r3, [r7, #28]
 8002fd8:	005b      	lsls	r3, r3, #1
 8002fda:	2203      	movs	r2, #3
 8002fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe0:	43db      	mvns	r3, r3
 8002fe2:	69ba      	ldr	r2, [r7, #24]
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	f003 0203 	and.w	r2, r3, #3
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	005b      	lsls	r3, r3, #1
 8002ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff8:	69ba      	ldr	r2, [r7, #24]
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800300c:	2b00      	cmp	r3, #0
 800300e:	f000 80a2 	beq.w	8003156 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003012:	2300      	movs	r3, #0
 8003014:	60fb      	str	r3, [r7, #12]
 8003016:	4b57      	ldr	r3, [pc, #348]	@ (8003174 <HAL_GPIO_Init+0x2e8>)
 8003018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800301a:	4a56      	ldr	r2, [pc, #344]	@ (8003174 <HAL_GPIO_Init+0x2e8>)
 800301c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003020:	6453      	str	r3, [r2, #68]	@ 0x44
 8003022:	4b54      	ldr	r3, [pc, #336]	@ (8003174 <HAL_GPIO_Init+0x2e8>)
 8003024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003026:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800302a:	60fb      	str	r3, [r7, #12]
 800302c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800302e:	4a52      	ldr	r2, [pc, #328]	@ (8003178 <HAL_GPIO_Init+0x2ec>)
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	089b      	lsrs	r3, r3, #2
 8003034:	3302      	adds	r3, #2
 8003036:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800303a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	f003 0303 	and.w	r3, r3, #3
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	220f      	movs	r2, #15
 8003046:	fa02 f303 	lsl.w	r3, r2, r3
 800304a:	43db      	mvns	r3, r3
 800304c:	69ba      	ldr	r2, [r7, #24]
 800304e:	4013      	ands	r3, r2
 8003050:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a49      	ldr	r2, [pc, #292]	@ (800317c <HAL_GPIO_Init+0x2f0>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d019      	beq.n	800308e <HAL_GPIO_Init+0x202>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4a48      	ldr	r2, [pc, #288]	@ (8003180 <HAL_GPIO_Init+0x2f4>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d013      	beq.n	800308a <HAL_GPIO_Init+0x1fe>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a47      	ldr	r2, [pc, #284]	@ (8003184 <HAL_GPIO_Init+0x2f8>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d00d      	beq.n	8003086 <HAL_GPIO_Init+0x1fa>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a46      	ldr	r2, [pc, #280]	@ (8003188 <HAL_GPIO_Init+0x2fc>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d007      	beq.n	8003082 <HAL_GPIO_Init+0x1f6>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a45      	ldr	r2, [pc, #276]	@ (800318c <HAL_GPIO_Init+0x300>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d101      	bne.n	800307e <HAL_GPIO_Init+0x1f2>
 800307a:	2304      	movs	r3, #4
 800307c:	e008      	b.n	8003090 <HAL_GPIO_Init+0x204>
 800307e:	2307      	movs	r3, #7
 8003080:	e006      	b.n	8003090 <HAL_GPIO_Init+0x204>
 8003082:	2303      	movs	r3, #3
 8003084:	e004      	b.n	8003090 <HAL_GPIO_Init+0x204>
 8003086:	2302      	movs	r3, #2
 8003088:	e002      	b.n	8003090 <HAL_GPIO_Init+0x204>
 800308a:	2301      	movs	r3, #1
 800308c:	e000      	b.n	8003090 <HAL_GPIO_Init+0x204>
 800308e:	2300      	movs	r3, #0
 8003090:	69fa      	ldr	r2, [r7, #28]
 8003092:	f002 0203 	and.w	r2, r2, #3
 8003096:	0092      	lsls	r2, r2, #2
 8003098:	4093      	lsls	r3, r2
 800309a:	69ba      	ldr	r2, [r7, #24]
 800309c:	4313      	orrs	r3, r2
 800309e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030a0:	4935      	ldr	r1, [pc, #212]	@ (8003178 <HAL_GPIO_Init+0x2ec>)
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	089b      	lsrs	r3, r3, #2
 80030a6:	3302      	adds	r3, #2
 80030a8:	69ba      	ldr	r2, [r7, #24]
 80030aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030ae:	4b38      	ldr	r3, [pc, #224]	@ (8003190 <HAL_GPIO_Init+0x304>)
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	43db      	mvns	r3, r3
 80030b8:	69ba      	ldr	r2, [r7, #24]
 80030ba:	4013      	ands	r3, r2
 80030bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d003      	beq.n	80030d2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80030ca:	69ba      	ldr	r2, [r7, #24]
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030d2:	4a2f      	ldr	r2, [pc, #188]	@ (8003190 <HAL_GPIO_Init+0x304>)
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030d8:	4b2d      	ldr	r3, [pc, #180]	@ (8003190 <HAL_GPIO_Init+0x304>)
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	43db      	mvns	r3, r3
 80030e2:	69ba      	ldr	r2, [r7, #24]
 80030e4:	4013      	ands	r3, r2
 80030e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d003      	beq.n	80030fc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80030f4:	69ba      	ldr	r2, [r7, #24]
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030fc:	4a24      	ldr	r2, [pc, #144]	@ (8003190 <HAL_GPIO_Init+0x304>)
 80030fe:	69bb      	ldr	r3, [r7, #24]
 8003100:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003102:	4b23      	ldr	r3, [pc, #140]	@ (8003190 <HAL_GPIO_Init+0x304>)
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	43db      	mvns	r3, r3
 800310c:	69ba      	ldr	r2, [r7, #24]
 800310e:	4013      	ands	r3, r2
 8003110:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d003      	beq.n	8003126 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800311e:	69ba      	ldr	r2, [r7, #24]
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	4313      	orrs	r3, r2
 8003124:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003126:	4a1a      	ldr	r2, [pc, #104]	@ (8003190 <HAL_GPIO_Init+0x304>)
 8003128:	69bb      	ldr	r3, [r7, #24]
 800312a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800312c:	4b18      	ldr	r3, [pc, #96]	@ (8003190 <HAL_GPIO_Init+0x304>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	43db      	mvns	r3, r3
 8003136:	69ba      	ldr	r2, [r7, #24]
 8003138:	4013      	ands	r3, r2
 800313a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003144:	2b00      	cmp	r3, #0
 8003146:	d003      	beq.n	8003150 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003148:	69ba      	ldr	r2, [r7, #24]
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	4313      	orrs	r3, r2
 800314e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003150:	4a0f      	ldr	r2, [pc, #60]	@ (8003190 <HAL_GPIO_Init+0x304>)
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	3301      	adds	r3, #1
 800315a:	61fb      	str	r3, [r7, #28]
 800315c:	69fb      	ldr	r3, [r7, #28]
 800315e:	2b0f      	cmp	r3, #15
 8003160:	f67f aea2 	bls.w	8002ea8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003164:	bf00      	nop
 8003166:	bf00      	nop
 8003168:	3724      	adds	r7, #36	@ 0x24
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr
 8003172:	bf00      	nop
 8003174:	40023800 	.word	0x40023800
 8003178:	40013800 	.word	0x40013800
 800317c:	40020000 	.word	0x40020000
 8003180:	40020400 	.word	0x40020400
 8003184:	40020800 	.word	0x40020800
 8003188:	40020c00 	.word	0x40020c00
 800318c:	40021000 	.word	0x40021000
 8003190:	40013c00 	.word	0x40013c00

08003194 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
 800319c:	460b      	mov	r3, r1
 800319e:	807b      	strh	r3, [r7, #2]
 80031a0:	4613      	mov	r3, r2
 80031a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031a4:	787b      	ldrb	r3, [r7, #1]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d003      	beq.n	80031b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031aa:	887a      	ldrh	r2, [r7, #2]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80031b0:	e003      	b.n	80031ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80031b2:	887b      	ldrh	r3, [r7, #2]
 80031b4:	041a      	lsls	r2, r3, #16
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	619a      	str	r2, [r3, #24]
}
 80031ba:	bf00      	nop
 80031bc:	370c      	adds	r7, #12
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr

080031c6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80031c6:	b480      	push	{r7}
 80031c8:	b085      	sub	sp, #20
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
 80031ce:	460b      	mov	r3, r1
 80031d0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	695b      	ldr	r3, [r3, #20]
 80031d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80031d8:	887a      	ldrh	r2, [r7, #2]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	4013      	ands	r3, r2
 80031de:	041a      	lsls	r2, r3, #16
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	43d9      	mvns	r1, r3
 80031e4:	887b      	ldrh	r3, [r7, #2]
 80031e6:	400b      	ands	r3, r1
 80031e8:	431a      	orrs	r2, r3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	619a      	str	r2, [r3, #24]
}
 80031ee:	bf00      	nop
 80031f0:	3714      	adds	r7, #20
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
	...

080031fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b086      	sub	sp, #24
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d101      	bne.n	800320e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e267      	b.n	80036de <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 0301 	and.w	r3, r3, #1
 8003216:	2b00      	cmp	r3, #0
 8003218:	d075      	beq.n	8003306 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800321a:	4b88      	ldr	r3, [pc, #544]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f003 030c 	and.w	r3, r3, #12
 8003222:	2b04      	cmp	r3, #4
 8003224:	d00c      	beq.n	8003240 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003226:	4b85      	ldr	r3, [pc, #532]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800322e:	2b08      	cmp	r3, #8
 8003230:	d112      	bne.n	8003258 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003232:	4b82      	ldr	r3, [pc, #520]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800323a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800323e:	d10b      	bne.n	8003258 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003240:	4b7e      	ldr	r3, [pc, #504]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d05b      	beq.n	8003304 <HAL_RCC_OscConfig+0x108>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d157      	bne.n	8003304 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e242      	b.n	80036de <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003260:	d106      	bne.n	8003270 <HAL_RCC_OscConfig+0x74>
 8003262:	4b76      	ldr	r3, [pc, #472]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a75      	ldr	r2, [pc, #468]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 8003268:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800326c:	6013      	str	r3, [r2, #0]
 800326e:	e01d      	b.n	80032ac <HAL_RCC_OscConfig+0xb0>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003278:	d10c      	bne.n	8003294 <HAL_RCC_OscConfig+0x98>
 800327a:	4b70      	ldr	r3, [pc, #448]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a6f      	ldr	r2, [pc, #444]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 8003280:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003284:	6013      	str	r3, [r2, #0]
 8003286:	4b6d      	ldr	r3, [pc, #436]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a6c      	ldr	r2, [pc, #432]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 800328c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003290:	6013      	str	r3, [r2, #0]
 8003292:	e00b      	b.n	80032ac <HAL_RCC_OscConfig+0xb0>
 8003294:	4b69      	ldr	r3, [pc, #420]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a68      	ldr	r2, [pc, #416]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 800329a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800329e:	6013      	str	r3, [r2, #0]
 80032a0:	4b66      	ldr	r3, [pc, #408]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a65      	ldr	r2, [pc, #404]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 80032a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d013      	beq.n	80032dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b4:	f7ff f8be 	bl	8002434 <HAL_GetTick>
 80032b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032ba:	e008      	b.n	80032ce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032bc:	f7ff f8ba 	bl	8002434 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b64      	cmp	r3, #100	@ 0x64
 80032c8:	d901      	bls.n	80032ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e207      	b.n	80036de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032ce:	4b5b      	ldr	r3, [pc, #364]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d0f0      	beq.n	80032bc <HAL_RCC_OscConfig+0xc0>
 80032da:	e014      	b.n	8003306 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032dc:	f7ff f8aa 	bl	8002434 <HAL_GetTick>
 80032e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032e2:	e008      	b.n	80032f6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032e4:	f7ff f8a6 	bl	8002434 <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	2b64      	cmp	r3, #100	@ 0x64
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e1f3      	b.n	80036de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032f6:	4b51      	ldr	r3, [pc, #324]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d1f0      	bne.n	80032e4 <HAL_RCC_OscConfig+0xe8>
 8003302:	e000      	b.n	8003306 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003304:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d063      	beq.n	80033da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003312:	4b4a      	ldr	r3, [pc, #296]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	f003 030c 	and.w	r3, r3, #12
 800331a:	2b00      	cmp	r3, #0
 800331c:	d00b      	beq.n	8003336 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800331e:	4b47      	ldr	r3, [pc, #284]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003326:	2b08      	cmp	r3, #8
 8003328:	d11c      	bne.n	8003364 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800332a:	4b44      	ldr	r3, [pc, #272]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d116      	bne.n	8003364 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003336:	4b41      	ldr	r3, [pc, #260]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0302 	and.w	r3, r3, #2
 800333e:	2b00      	cmp	r3, #0
 8003340:	d005      	beq.n	800334e <HAL_RCC_OscConfig+0x152>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	2b01      	cmp	r3, #1
 8003348:	d001      	beq.n	800334e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e1c7      	b.n	80036de <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800334e:	4b3b      	ldr	r3, [pc, #236]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	691b      	ldr	r3, [r3, #16]
 800335a:	00db      	lsls	r3, r3, #3
 800335c:	4937      	ldr	r1, [pc, #220]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 800335e:	4313      	orrs	r3, r2
 8003360:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003362:	e03a      	b.n	80033da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d020      	beq.n	80033ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800336c:	4b34      	ldr	r3, [pc, #208]	@ (8003440 <HAL_RCC_OscConfig+0x244>)
 800336e:	2201      	movs	r2, #1
 8003370:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003372:	f7ff f85f 	bl	8002434 <HAL_GetTick>
 8003376:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003378:	e008      	b.n	800338c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800337a:	f7ff f85b 	bl	8002434 <HAL_GetTick>
 800337e:	4602      	mov	r2, r0
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	1ad3      	subs	r3, r2, r3
 8003384:	2b02      	cmp	r3, #2
 8003386:	d901      	bls.n	800338c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003388:	2303      	movs	r3, #3
 800338a:	e1a8      	b.n	80036de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800338c:	4b2b      	ldr	r3, [pc, #172]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0302 	and.w	r3, r3, #2
 8003394:	2b00      	cmp	r3, #0
 8003396:	d0f0      	beq.n	800337a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003398:	4b28      	ldr	r3, [pc, #160]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	691b      	ldr	r3, [r3, #16]
 80033a4:	00db      	lsls	r3, r3, #3
 80033a6:	4925      	ldr	r1, [pc, #148]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 80033a8:	4313      	orrs	r3, r2
 80033aa:	600b      	str	r3, [r1, #0]
 80033ac:	e015      	b.n	80033da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033ae:	4b24      	ldr	r3, [pc, #144]	@ (8003440 <HAL_RCC_OscConfig+0x244>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033b4:	f7ff f83e 	bl	8002434 <HAL_GetTick>
 80033b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033ba:	e008      	b.n	80033ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033bc:	f7ff f83a 	bl	8002434 <HAL_GetTick>
 80033c0:	4602      	mov	r2, r0
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	2b02      	cmp	r3, #2
 80033c8:	d901      	bls.n	80033ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e187      	b.n	80036de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033ce:	4b1b      	ldr	r3, [pc, #108]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0302 	and.w	r3, r3, #2
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d1f0      	bne.n	80033bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0308 	and.w	r3, r3, #8
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d036      	beq.n	8003454 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	695b      	ldr	r3, [r3, #20]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d016      	beq.n	800341c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033ee:	4b15      	ldr	r3, [pc, #84]	@ (8003444 <HAL_RCC_OscConfig+0x248>)
 80033f0:	2201      	movs	r2, #1
 80033f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033f4:	f7ff f81e 	bl	8002434 <HAL_GetTick>
 80033f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033fa:	e008      	b.n	800340e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033fc:	f7ff f81a 	bl	8002434 <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d901      	bls.n	800340e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e167      	b.n	80036de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800340e:	4b0b      	ldr	r3, [pc, #44]	@ (800343c <HAL_RCC_OscConfig+0x240>)
 8003410:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b00      	cmp	r3, #0
 8003418:	d0f0      	beq.n	80033fc <HAL_RCC_OscConfig+0x200>
 800341a:	e01b      	b.n	8003454 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800341c:	4b09      	ldr	r3, [pc, #36]	@ (8003444 <HAL_RCC_OscConfig+0x248>)
 800341e:	2200      	movs	r2, #0
 8003420:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003422:	f7ff f807 	bl	8002434 <HAL_GetTick>
 8003426:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003428:	e00e      	b.n	8003448 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800342a:	f7ff f803 	bl	8002434 <HAL_GetTick>
 800342e:	4602      	mov	r2, r0
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	2b02      	cmp	r3, #2
 8003436:	d907      	bls.n	8003448 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003438:	2303      	movs	r3, #3
 800343a:	e150      	b.n	80036de <HAL_RCC_OscConfig+0x4e2>
 800343c:	40023800 	.word	0x40023800
 8003440:	42470000 	.word	0x42470000
 8003444:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003448:	4b88      	ldr	r3, [pc, #544]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 800344a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800344c:	f003 0302 	and.w	r3, r3, #2
 8003450:	2b00      	cmp	r3, #0
 8003452:	d1ea      	bne.n	800342a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0304 	and.w	r3, r3, #4
 800345c:	2b00      	cmp	r3, #0
 800345e:	f000 8097 	beq.w	8003590 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003462:	2300      	movs	r3, #0
 8003464:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003466:	4b81      	ldr	r3, [pc, #516]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 8003468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800346a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d10f      	bne.n	8003492 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003472:	2300      	movs	r3, #0
 8003474:	60bb      	str	r3, [r7, #8]
 8003476:	4b7d      	ldr	r3, [pc, #500]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 8003478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347a:	4a7c      	ldr	r2, [pc, #496]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 800347c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003480:	6413      	str	r3, [r2, #64]	@ 0x40
 8003482:	4b7a      	ldr	r3, [pc, #488]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 8003484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003486:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800348a:	60bb      	str	r3, [r7, #8]
 800348c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800348e:	2301      	movs	r3, #1
 8003490:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003492:	4b77      	ldr	r3, [pc, #476]	@ (8003670 <HAL_RCC_OscConfig+0x474>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800349a:	2b00      	cmp	r3, #0
 800349c:	d118      	bne.n	80034d0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800349e:	4b74      	ldr	r3, [pc, #464]	@ (8003670 <HAL_RCC_OscConfig+0x474>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a73      	ldr	r2, [pc, #460]	@ (8003670 <HAL_RCC_OscConfig+0x474>)
 80034a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034aa:	f7fe ffc3 	bl	8002434 <HAL_GetTick>
 80034ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034b0:	e008      	b.n	80034c4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034b2:	f7fe ffbf 	bl	8002434 <HAL_GetTick>
 80034b6:	4602      	mov	r2, r0
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	1ad3      	subs	r3, r2, r3
 80034bc:	2b02      	cmp	r3, #2
 80034be:	d901      	bls.n	80034c4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80034c0:	2303      	movs	r3, #3
 80034c2:	e10c      	b.n	80036de <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034c4:	4b6a      	ldr	r3, [pc, #424]	@ (8003670 <HAL_RCC_OscConfig+0x474>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d0f0      	beq.n	80034b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d106      	bne.n	80034e6 <HAL_RCC_OscConfig+0x2ea>
 80034d8:	4b64      	ldr	r3, [pc, #400]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 80034da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034dc:	4a63      	ldr	r2, [pc, #396]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 80034de:	f043 0301 	orr.w	r3, r3, #1
 80034e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80034e4:	e01c      	b.n	8003520 <HAL_RCC_OscConfig+0x324>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	2b05      	cmp	r3, #5
 80034ec:	d10c      	bne.n	8003508 <HAL_RCC_OscConfig+0x30c>
 80034ee:	4b5f      	ldr	r3, [pc, #380]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 80034f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034f2:	4a5e      	ldr	r2, [pc, #376]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 80034f4:	f043 0304 	orr.w	r3, r3, #4
 80034f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80034fa:	4b5c      	ldr	r3, [pc, #368]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 80034fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034fe:	4a5b      	ldr	r2, [pc, #364]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 8003500:	f043 0301 	orr.w	r3, r3, #1
 8003504:	6713      	str	r3, [r2, #112]	@ 0x70
 8003506:	e00b      	b.n	8003520 <HAL_RCC_OscConfig+0x324>
 8003508:	4b58      	ldr	r3, [pc, #352]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 800350a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800350c:	4a57      	ldr	r2, [pc, #348]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 800350e:	f023 0301 	bic.w	r3, r3, #1
 8003512:	6713      	str	r3, [r2, #112]	@ 0x70
 8003514:	4b55      	ldr	r3, [pc, #340]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 8003516:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003518:	4a54      	ldr	r2, [pc, #336]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 800351a:	f023 0304 	bic.w	r3, r3, #4
 800351e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d015      	beq.n	8003554 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003528:	f7fe ff84 	bl	8002434 <HAL_GetTick>
 800352c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800352e:	e00a      	b.n	8003546 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003530:	f7fe ff80 	bl	8002434 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800353e:	4293      	cmp	r3, r2
 8003540:	d901      	bls.n	8003546 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003542:	2303      	movs	r3, #3
 8003544:	e0cb      	b.n	80036de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003546:	4b49      	ldr	r3, [pc, #292]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 8003548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	2b00      	cmp	r3, #0
 8003550:	d0ee      	beq.n	8003530 <HAL_RCC_OscConfig+0x334>
 8003552:	e014      	b.n	800357e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003554:	f7fe ff6e 	bl	8002434 <HAL_GetTick>
 8003558:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800355a:	e00a      	b.n	8003572 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800355c:	f7fe ff6a 	bl	8002434 <HAL_GetTick>
 8003560:	4602      	mov	r2, r0
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	1ad3      	subs	r3, r2, r3
 8003566:	f241 3288 	movw	r2, #5000	@ 0x1388
 800356a:	4293      	cmp	r3, r2
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e0b5      	b.n	80036de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003572:	4b3e      	ldr	r3, [pc, #248]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 8003574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003576:	f003 0302 	and.w	r3, r3, #2
 800357a:	2b00      	cmp	r3, #0
 800357c:	d1ee      	bne.n	800355c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800357e:	7dfb      	ldrb	r3, [r7, #23]
 8003580:	2b01      	cmp	r3, #1
 8003582:	d105      	bne.n	8003590 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003584:	4b39      	ldr	r3, [pc, #228]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 8003586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003588:	4a38      	ldr	r2, [pc, #224]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 800358a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800358e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	699b      	ldr	r3, [r3, #24]
 8003594:	2b00      	cmp	r3, #0
 8003596:	f000 80a1 	beq.w	80036dc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800359a:	4b34      	ldr	r3, [pc, #208]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	f003 030c 	and.w	r3, r3, #12
 80035a2:	2b08      	cmp	r3, #8
 80035a4:	d05c      	beq.n	8003660 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	699b      	ldr	r3, [r3, #24]
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d141      	bne.n	8003632 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035ae:	4b31      	ldr	r3, [pc, #196]	@ (8003674 <HAL_RCC_OscConfig+0x478>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b4:	f7fe ff3e 	bl	8002434 <HAL_GetTick>
 80035b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035ba:	e008      	b.n	80035ce <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035bc:	f7fe ff3a 	bl	8002434 <HAL_GetTick>
 80035c0:	4602      	mov	r2, r0
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	d901      	bls.n	80035ce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e087      	b.n	80036de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035ce:	4b27      	ldr	r3, [pc, #156]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d1f0      	bne.n	80035bc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	69da      	ldr	r2, [r3, #28]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a1b      	ldr	r3, [r3, #32]
 80035e2:	431a      	orrs	r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e8:	019b      	lsls	r3, r3, #6
 80035ea:	431a      	orrs	r2, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f0:	085b      	lsrs	r3, r3, #1
 80035f2:	3b01      	subs	r3, #1
 80035f4:	041b      	lsls	r3, r3, #16
 80035f6:	431a      	orrs	r2, r3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035fc:	061b      	lsls	r3, r3, #24
 80035fe:	491b      	ldr	r1, [pc, #108]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 8003600:	4313      	orrs	r3, r2
 8003602:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003604:	4b1b      	ldr	r3, [pc, #108]	@ (8003674 <HAL_RCC_OscConfig+0x478>)
 8003606:	2201      	movs	r2, #1
 8003608:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800360a:	f7fe ff13 	bl	8002434 <HAL_GetTick>
 800360e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003610:	e008      	b.n	8003624 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003612:	f7fe ff0f 	bl	8002434 <HAL_GetTick>
 8003616:	4602      	mov	r2, r0
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	1ad3      	subs	r3, r2, r3
 800361c:	2b02      	cmp	r3, #2
 800361e:	d901      	bls.n	8003624 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003620:	2303      	movs	r3, #3
 8003622:	e05c      	b.n	80036de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003624:	4b11      	ldr	r3, [pc, #68]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800362c:	2b00      	cmp	r3, #0
 800362e:	d0f0      	beq.n	8003612 <HAL_RCC_OscConfig+0x416>
 8003630:	e054      	b.n	80036dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003632:	4b10      	ldr	r3, [pc, #64]	@ (8003674 <HAL_RCC_OscConfig+0x478>)
 8003634:	2200      	movs	r2, #0
 8003636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003638:	f7fe fefc 	bl	8002434 <HAL_GetTick>
 800363c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800363e:	e008      	b.n	8003652 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003640:	f7fe fef8 	bl	8002434 <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b02      	cmp	r3, #2
 800364c:	d901      	bls.n	8003652 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e045      	b.n	80036de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003652:	4b06      	ldr	r3, [pc, #24]	@ (800366c <HAL_RCC_OscConfig+0x470>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d1f0      	bne.n	8003640 <HAL_RCC_OscConfig+0x444>
 800365e:	e03d      	b.n	80036dc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	699b      	ldr	r3, [r3, #24]
 8003664:	2b01      	cmp	r3, #1
 8003666:	d107      	bne.n	8003678 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	e038      	b.n	80036de <HAL_RCC_OscConfig+0x4e2>
 800366c:	40023800 	.word	0x40023800
 8003670:	40007000 	.word	0x40007000
 8003674:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003678:	4b1b      	ldr	r3, [pc, #108]	@ (80036e8 <HAL_RCC_OscConfig+0x4ec>)
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	699b      	ldr	r3, [r3, #24]
 8003682:	2b01      	cmp	r3, #1
 8003684:	d028      	beq.n	80036d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003690:	429a      	cmp	r2, r3
 8003692:	d121      	bne.n	80036d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800369e:	429a      	cmp	r2, r3
 80036a0:	d11a      	bne.n	80036d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036a2:	68fa      	ldr	r2, [r7, #12]
 80036a4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80036a8:	4013      	ands	r3, r2
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80036ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d111      	bne.n	80036d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036be:	085b      	lsrs	r3, r3, #1
 80036c0:	3b01      	subs	r3, #1
 80036c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d107      	bne.n	80036d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d001      	beq.n	80036dc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e000      	b.n	80036de <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80036dc:	2300      	movs	r3, #0
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3718      	adds	r7, #24
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	40023800 	.word	0x40023800

080036ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d101      	bne.n	8003700 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e0cc      	b.n	800389a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003700:	4b68      	ldr	r3, [pc, #416]	@ (80038a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0307 	and.w	r3, r3, #7
 8003708:	683a      	ldr	r2, [r7, #0]
 800370a:	429a      	cmp	r2, r3
 800370c:	d90c      	bls.n	8003728 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800370e:	4b65      	ldr	r3, [pc, #404]	@ (80038a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003710:	683a      	ldr	r2, [r7, #0]
 8003712:	b2d2      	uxtb	r2, r2
 8003714:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003716:	4b63      	ldr	r3, [pc, #396]	@ (80038a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0307 	and.w	r3, r3, #7
 800371e:	683a      	ldr	r2, [r7, #0]
 8003720:	429a      	cmp	r2, r3
 8003722:	d001      	beq.n	8003728 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e0b8      	b.n	800389a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 0302 	and.w	r3, r3, #2
 8003730:	2b00      	cmp	r3, #0
 8003732:	d020      	beq.n	8003776 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 0304 	and.w	r3, r3, #4
 800373c:	2b00      	cmp	r3, #0
 800373e:	d005      	beq.n	800374c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003740:	4b59      	ldr	r3, [pc, #356]	@ (80038a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	4a58      	ldr	r2, [pc, #352]	@ (80038a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003746:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800374a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0308 	and.w	r3, r3, #8
 8003754:	2b00      	cmp	r3, #0
 8003756:	d005      	beq.n	8003764 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003758:	4b53      	ldr	r3, [pc, #332]	@ (80038a8 <HAL_RCC_ClockConfig+0x1bc>)
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	4a52      	ldr	r2, [pc, #328]	@ (80038a8 <HAL_RCC_ClockConfig+0x1bc>)
 800375e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003762:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003764:	4b50      	ldr	r3, [pc, #320]	@ (80038a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	494d      	ldr	r1, [pc, #308]	@ (80038a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003772:	4313      	orrs	r3, r2
 8003774:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0301 	and.w	r3, r3, #1
 800377e:	2b00      	cmp	r3, #0
 8003780:	d044      	beq.n	800380c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	2b01      	cmp	r3, #1
 8003788:	d107      	bne.n	800379a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800378a:	4b47      	ldr	r3, [pc, #284]	@ (80038a8 <HAL_RCC_ClockConfig+0x1bc>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003792:	2b00      	cmp	r3, #0
 8003794:	d119      	bne.n	80037ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e07f      	b.n	800389a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	2b02      	cmp	r3, #2
 80037a0:	d003      	beq.n	80037aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037a6:	2b03      	cmp	r3, #3
 80037a8:	d107      	bne.n	80037ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037aa:	4b3f      	ldr	r3, [pc, #252]	@ (80038a8 <HAL_RCC_ClockConfig+0x1bc>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d109      	bne.n	80037ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e06f      	b.n	800389a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037ba:	4b3b      	ldr	r3, [pc, #236]	@ (80038a8 <HAL_RCC_ClockConfig+0x1bc>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0302 	and.w	r3, r3, #2
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e067      	b.n	800389a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037ca:	4b37      	ldr	r3, [pc, #220]	@ (80038a8 <HAL_RCC_ClockConfig+0x1bc>)
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	f023 0203 	bic.w	r2, r3, #3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	4934      	ldr	r1, [pc, #208]	@ (80038a8 <HAL_RCC_ClockConfig+0x1bc>)
 80037d8:	4313      	orrs	r3, r2
 80037da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037dc:	f7fe fe2a 	bl	8002434 <HAL_GetTick>
 80037e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037e2:	e00a      	b.n	80037fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037e4:	f7fe fe26 	bl	8002434 <HAL_GetTick>
 80037e8:	4602      	mov	r2, r0
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d901      	bls.n	80037fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e04f      	b.n	800389a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037fa:	4b2b      	ldr	r3, [pc, #172]	@ (80038a8 <HAL_RCC_ClockConfig+0x1bc>)
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	f003 020c 	and.w	r2, r3, #12
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	429a      	cmp	r2, r3
 800380a:	d1eb      	bne.n	80037e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800380c:	4b25      	ldr	r3, [pc, #148]	@ (80038a4 <HAL_RCC_ClockConfig+0x1b8>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0307 	and.w	r3, r3, #7
 8003814:	683a      	ldr	r2, [r7, #0]
 8003816:	429a      	cmp	r2, r3
 8003818:	d20c      	bcs.n	8003834 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800381a:	4b22      	ldr	r3, [pc, #136]	@ (80038a4 <HAL_RCC_ClockConfig+0x1b8>)
 800381c:	683a      	ldr	r2, [r7, #0]
 800381e:	b2d2      	uxtb	r2, r2
 8003820:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003822:	4b20      	ldr	r3, [pc, #128]	@ (80038a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0307 	and.w	r3, r3, #7
 800382a:	683a      	ldr	r2, [r7, #0]
 800382c:	429a      	cmp	r2, r3
 800382e:	d001      	beq.n	8003834 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e032      	b.n	800389a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 0304 	and.w	r3, r3, #4
 800383c:	2b00      	cmp	r3, #0
 800383e:	d008      	beq.n	8003852 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003840:	4b19      	ldr	r3, [pc, #100]	@ (80038a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	4916      	ldr	r1, [pc, #88]	@ (80038a8 <HAL_RCC_ClockConfig+0x1bc>)
 800384e:	4313      	orrs	r3, r2
 8003850:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 0308 	and.w	r3, r3, #8
 800385a:	2b00      	cmp	r3, #0
 800385c:	d009      	beq.n	8003872 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800385e:	4b12      	ldr	r3, [pc, #72]	@ (80038a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	691b      	ldr	r3, [r3, #16]
 800386a:	00db      	lsls	r3, r3, #3
 800386c:	490e      	ldr	r1, [pc, #56]	@ (80038a8 <HAL_RCC_ClockConfig+0x1bc>)
 800386e:	4313      	orrs	r3, r2
 8003870:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003872:	f000 f821 	bl	80038b8 <HAL_RCC_GetSysClockFreq>
 8003876:	4602      	mov	r2, r0
 8003878:	4b0b      	ldr	r3, [pc, #44]	@ (80038a8 <HAL_RCC_ClockConfig+0x1bc>)
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	091b      	lsrs	r3, r3, #4
 800387e:	f003 030f 	and.w	r3, r3, #15
 8003882:	490a      	ldr	r1, [pc, #40]	@ (80038ac <HAL_RCC_ClockConfig+0x1c0>)
 8003884:	5ccb      	ldrb	r3, [r1, r3]
 8003886:	fa22 f303 	lsr.w	r3, r2, r3
 800388a:	4a09      	ldr	r2, [pc, #36]	@ (80038b0 <HAL_RCC_ClockConfig+0x1c4>)
 800388c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800388e:	4b09      	ldr	r3, [pc, #36]	@ (80038b4 <HAL_RCC_ClockConfig+0x1c8>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4618      	mov	r0, r3
 8003894:	f7fe fd8a 	bl	80023ac <HAL_InitTick>

  return HAL_OK;
 8003898:	2300      	movs	r3, #0
}
 800389a:	4618      	mov	r0, r3
 800389c:	3710      	adds	r7, #16
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	40023c00 	.word	0x40023c00
 80038a8:	40023800 	.word	0x40023800
 80038ac:	080089ec 	.word	0x080089ec
 80038b0:	20000008 	.word	0x20000008
 80038b4:	2000000c 	.word	0x2000000c

080038b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038bc:	b090      	sub	sp, #64	@ 0x40
 80038be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80038c0:	2300      	movs	r3, #0
 80038c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80038c4:	2300      	movs	r3, #0
 80038c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80038c8:	2300      	movs	r3, #0
 80038ca:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80038cc:	2300      	movs	r3, #0
 80038ce:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038d0:	4b59      	ldr	r3, [pc, #356]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0x180>)
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	f003 030c 	and.w	r3, r3, #12
 80038d8:	2b08      	cmp	r3, #8
 80038da:	d00d      	beq.n	80038f8 <HAL_RCC_GetSysClockFreq+0x40>
 80038dc:	2b08      	cmp	r3, #8
 80038de:	f200 80a1 	bhi.w	8003a24 <HAL_RCC_GetSysClockFreq+0x16c>
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d002      	beq.n	80038ec <HAL_RCC_GetSysClockFreq+0x34>
 80038e6:	2b04      	cmp	r3, #4
 80038e8:	d003      	beq.n	80038f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80038ea:	e09b      	b.n	8003a24 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038ec:	4b53      	ldr	r3, [pc, #332]	@ (8003a3c <HAL_RCC_GetSysClockFreq+0x184>)
 80038ee:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80038f0:	e09b      	b.n	8003a2a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038f2:	4b53      	ldr	r3, [pc, #332]	@ (8003a40 <HAL_RCC_GetSysClockFreq+0x188>)
 80038f4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80038f6:	e098      	b.n	8003a2a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038f8:	4b4f      	ldr	r3, [pc, #316]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0x180>)
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003900:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003902:	4b4d      	ldr	r3, [pc, #308]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0x180>)
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d028      	beq.n	8003960 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800390e:	4b4a      	ldr	r3, [pc, #296]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0x180>)
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	099b      	lsrs	r3, r3, #6
 8003914:	2200      	movs	r2, #0
 8003916:	623b      	str	r3, [r7, #32]
 8003918:	627a      	str	r2, [r7, #36]	@ 0x24
 800391a:	6a3b      	ldr	r3, [r7, #32]
 800391c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003920:	2100      	movs	r1, #0
 8003922:	4b47      	ldr	r3, [pc, #284]	@ (8003a40 <HAL_RCC_GetSysClockFreq+0x188>)
 8003924:	fb03 f201 	mul.w	r2, r3, r1
 8003928:	2300      	movs	r3, #0
 800392a:	fb00 f303 	mul.w	r3, r0, r3
 800392e:	4413      	add	r3, r2
 8003930:	4a43      	ldr	r2, [pc, #268]	@ (8003a40 <HAL_RCC_GetSysClockFreq+0x188>)
 8003932:	fba0 1202 	umull	r1, r2, r0, r2
 8003936:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003938:	460a      	mov	r2, r1
 800393a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800393c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800393e:	4413      	add	r3, r2
 8003940:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003942:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003944:	2200      	movs	r2, #0
 8003946:	61bb      	str	r3, [r7, #24]
 8003948:	61fa      	str	r2, [r7, #28]
 800394a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800394e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003952:	f7fd f931 	bl	8000bb8 <__aeabi_uldivmod>
 8003956:	4602      	mov	r2, r0
 8003958:	460b      	mov	r3, r1
 800395a:	4613      	mov	r3, r2
 800395c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800395e:	e053      	b.n	8003a08 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003960:	4b35      	ldr	r3, [pc, #212]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0x180>)
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	099b      	lsrs	r3, r3, #6
 8003966:	2200      	movs	r2, #0
 8003968:	613b      	str	r3, [r7, #16]
 800396a:	617a      	str	r2, [r7, #20]
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003972:	f04f 0b00 	mov.w	fp, #0
 8003976:	4652      	mov	r2, sl
 8003978:	465b      	mov	r3, fp
 800397a:	f04f 0000 	mov.w	r0, #0
 800397e:	f04f 0100 	mov.w	r1, #0
 8003982:	0159      	lsls	r1, r3, #5
 8003984:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003988:	0150      	lsls	r0, r2, #5
 800398a:	4602      	mov	r2, r0
 800398c:	460b      	mov	r3, r1
 800398e:	ebb2 080a 	subs.w	r8, r2, sl
 8003992:	eb63 090b 	sbc.w	r9, r3, fp
 8003996:	f04f 0200 	mov.w	r2, #0
 800399a:	f04f 0300 	mov.w	r3, #0
 800399e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80039a2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80039a6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80039aa:	ebb2 0408 	subs.w	r4, r2, r8
 80039ae:	eb63 0509 	sbc.w	r5, r3, r9
 80039b2:	f04f 0200 	mov.w	r2, #0
 80039b6:	f04f 0300 	mov.w	r3, #0
 80039ba:	00eb      	lsls	r3, r5, #3
 80039bc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039c0:	00e2      	lsls	r2, r4, #3
 80039c2:	4614      	mov	r4, r2
 80039c4:	461d      	mov	r5, r3
 80039c6:	eb14 030a 	adds.w	r3, r4, sl
 80039ca:	603b      	str	r3, [r7, #0]
 80039cc:	eb45 030b 	adc.w	r3, r5, fp
 80039d0:	607b      	str	r3, [r7, #4]
 80039d2:	f04f 0200 	mov.w	r2, #0
 80039d6:	f04f 0300 	mov.w	r3, #0
 80039da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80039de:	4629      	mov	r1, r5
 80039e0:	028b      	lsls	r3, r1, #10
 80039e2:	4621      	mov	r1, r4
 80039e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039e8:	4621      	mov	r1, r4
 80039ea:	028a      	lsls	r2, r1, #10
 80039ec:	4610      	mov	r0, r2
 80039ee:	4619      	mov	r1, r3
 80039f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039f2:	2200      	movs	r2, #0
 80039f4:	60bb      	str	r3, [r7, #8]
 80039f6:	60fa      	str	r2, [r7, #12]
 80039f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80039fc:	f7fd f8dc 	bl	8000bb8 <__aeabi_uldivmod>
 8003a00:	4602      	mov	r2, r0
 8003a02:	460b      	mov	r3, r1
 8003a04:	4613      	mov	r3, r2
 8003a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a08:	4b0b      	ldr	r3, [pc, #44]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0x180>)
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	0c1b      	lsrs	r3, r3, #16
 8003a0e:	f003 0303 	and.w	r3, r3, #3
 8003a12:	3301      	adds	r3, #1
 8003a14:	005b      	lsls	r3, r3, #1
 8003a16:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8003a18:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a20:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003a22:	e002      	b.n	8003a2a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a24:	4b05      	ldr	r3, [pc, #20]	@ (8003a3c <HAL_RCC_GetSysClockFreq+0x184>)
 8003a26:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003a28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3740      	adds	r7, #64	@ 0x40
 8003a30:	46bd      	mov	sp, r7
 8003a32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a36:	bf00      	nop
 8003a38:	40023800 	.word	0x40023800
 8003a3c:	00f42400 	.word	0x00f42400
 8003a40:	017d7840 	.word	0x017d7840

08003a44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a44:	b480      	push	{r7}
 8003a46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a48:	4b03      	ldr	r3, [pc, #12]	@ (8003a58 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	20000008 	.word	0x20000008

08003a5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003a60:	f7ff fff0 	bl	8003a44 <HAL_RCC_GetHCLKFreq>
 8003a64:	4602      	mov	r2, r0
 8003a66:	4b05      	ldr	r3, [pc, #20]	@ (8003a7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	0a9b      	lsrs	r3, r3, #10
 8003a6c:	f003 0307 	and.w	r3, r3, #7
 8003a70:	4903      	ldr	r1, [pc, #12]	@ (8003a80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a72:	5ccb      	ldrb	r3, [r1, r3]
 8003a74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	40023800 	.word	0x40023800
 8003a80:	080089fc 	.word	0x080089fc

08003a84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003a88:	f7ff ffdc 	bl	8003a44 <HAL_RCC_GetHCLKFreq>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	4b05      	ldr	r3, [pc, #20]	@ (8003aa4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	0b5b      	lsrs	r3, r3, #13
 8003a94:	f003 0307 	and.w	r3, r3, #7
 8003a98:	4903      	ldr	r1, [pc, #12]	@ (8003aa8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a9a:	5ccb      	ldrb	r3, [r1, r3]
 8003a9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	bd80      	pop	{r7, pc}
 8003aa4:	40023800 	.word	0x40023800
 8003aa8:	080089fc 	.word	0x080089fc

08003aac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d101      	bne.n	8003abe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e041      	b.n	8003b42 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d106      	bne.n	8003ad8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2200      	movs	r2, #0
 8003ace:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f7fe f962 	bl	8001d9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2202      	movs	r2, #2
 8003adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	3304      	adds	r3, #4
 8003ae8:	4619      	mov	r1, r3
 8003aea:	4610      	mov	r0, r2
 8003aec:	f000 fa88 	bl	8004000 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2201      	movs	r2, #1
 8003af4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2201      	movs	r2, #1
 8003afc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2201      	movs	r2, #1
 8003b14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2201      	movs	r2, #1
 8003b24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b40:	2300      	movs	r3, #0
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3708      	adds	r7, #8
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
	...

08003b4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b085      	sub	sp, #20
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d001      	beq.n	8003b64 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e044      	b.n	8003bee <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2202      	movs	r2, #2
 8003b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	68da      	ldr	r2, [r3, #12]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f042 0201 	orr.w	r2, r2, #1
 8003b7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a1e      	ldr	r2, [pc, #120]	@ (8003bfc <HAL_TIM_Base_Start_IT+0xb0>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d018      	beq.n	8003bb8 <HAL_TIM_Base_Start_IT+0x6c>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b8e:	d013      	beq.n	8003bb8 <HAL_TIM_Base_Start_IT+0x6c>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a1a      	ldr	r2, [pc, #104]	@ (8003c00 <HAL_TIM_Base_Start_IT+0xb4>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d00e      	beq.n	8003bb8 <HAL_TIM_Base_Start_IT+0x6c>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a19      	ldr	r2, [pc, #100]	@ (8003c04 <HAL_TIM_Base_Start_IT+0xb8>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d009      	beq.n	8003bb8 <HAL_TIM_Base_Start_IT+0x6c>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a17      	ldr	r2, [pc, #92]	@ (8003c08 <HAL_TIM_Base_Start_IT+0xbc>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d004      	beq.n	8003bb8 <HAL_TIM_Base_Start_IT+0x6c>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a16      	ldr	r2, [pc, #88]	@ (8003c0c <HAL_TIM_Base_Start_IT+0xc0>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d111      	bne.n	8003bdc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	f003 0307 	and.w	r3, r3, #7
 8003bc2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2b06      	cmp	r3, #6
 8003bc8:	d010      	beq.n	8003bec <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f042 0201 	orr.w	r2, r2, #1
 8003bd8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bda:	e007      	b.n	8003bec <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f042 0201 	orr.w	r2, r2, #1
 8003bea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3714      	adds	r7, #20
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	40010000 	.word	0x40010000
 8003c00:	40000400 	.word	0x40000400
 8003c04:	40000800 	.word	0x40000800
 8003c08:	40000c00 	.word	0x40000c00
 8003c0c:	40014000 	.word	0x40014000

08003c10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	691b      	ldr	r3, [r3, #16]
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d122      	bne.n	8003c6c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	f003 0302 	and.w	r3, r3, #2
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d11b      	bne.n	8003c6c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f06f 0202 	mvn.w	r2, #2
 8003c3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2201      	movs	r2, #1
 8003c42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	699b      	ldr	r3, [r3, #24]
 8003c4a:	f003 0303 	and.w	r3, r3, #3
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d003      	beq.n	8003c5a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f000 f9b5 	bl	8003fc2 <HAL_TIM_IC_CaptureCallback>
 8003c58:	e005      	b.n	8003c66 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 f9a7 	bl	8003fae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c60:	6878      	ldr	r0, [r7, #4]
 8003c62:	f000 f9b8 	bl	8003fd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	f003 0304 	and.w	r3, r3, #4
 8003c76:	2b04      	cmp	r3, #4
 8003c78:	d122      	bne.n	8003cc0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	f003 0304 	and.w	r3, r3, #4
 8003c84:	2b04      	cmp	r3, #4
 8003c86:	d11b      	bne.n	8003cc0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f06f 0204 	mvn.w	r2, #4
 8003c90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2202      	movs	r2, #2
 8003c96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	699b      	ldr	r3, [r3, #24]
 8003c9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d003      	beq.n	8003cae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f000 f98b 	bl	8003fc2 <HAL_TIM_IC_CaptureCallback>
 8003cac:	e005      	b.n	8003cba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 f97d 	bl	8003fae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f000 f98e 	bl	8003fd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	f003 0308 	and.w	r3, r3, #8
 8003cca:	2b08      	cmp	r3, #8
 8003ccc:	d122      	bne.n	8003d14 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	f003 0308 	and.w	r3, r3, #8
 8003cd8:	2b08      	cmp	r3, #8
 8003cda:	d11b      	bne.n	8003d14 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f06f 0208 	mvn.w	r2, #8
 8003ce4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2204      	movs	r2, #4
 8003cea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	69db      	ldr	r3, [r3, #28]
 8003cf2:	f003 0303 	and.w	r3, r3, #3
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d003      	beq.n	8003d02 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f000 f961 	bl	8003fc2 <HAL_TIM_IC_CaptureCallback>
 8003d00:	e005      	b.n	8003d0e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 f953 	bl	8003fae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f000 f964 	bl	8003fd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	691b      	ldr	r3, [r3, #16]
 8003d1a:	f003 0310 	and.w	r3, r3, #16
 8003d1e:	2b10      	cmp	r3, #16
 8003d20:	d122      	bne.n	8003d68 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	f003 0310 	and.w	r3, r3, #16
 8003d2c:	2b10      	cmp	r3, #16
 8003d2e:	d11b      	bne.n	8003d68 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f06f 0210 	mvn.w	r2, #16
 8003d38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2208      	movs	r2, #8
 8003d3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	69db      	ldr	r3, [r3, #28]
 8003d46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d003      	beq.n	8003d56 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f000 f937 	bl	8003fc2 <HAL_TIM_IC_CaptureCallback>
 8003d54:	e005      	b.n	8003d62 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f000 f929 	bl	8003fae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f000 f93a 	bl	8003fd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	691b      	ldr	r3, [r3, #16]
 8003d6e:	f003 0301 	and.w	r3, r3, #1
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d10e      	bne.n	8003d94 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	f003 0301 	and.w	r3, r3, #1
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d107      	bne.n	8003d94 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f06f 0201 	mvn.w	r2, #1
 8003d8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f7fd fb4a 	bl	8001428 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	691b      	ldr	r3, [r3, #16]
 8003d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d9e:	2b80      	cmp	r3, #128	@ 0x80
 8003da0:	d10e      	bne.n	8003dc0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dac:	2b80      	cmp	r3, #128	@ 0x80
 8003dae:	d107      	bne.n	8003dc0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f000 fab2 	bl	8004324 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dca:	2b40      	cmp	r3, #64	@ 0x40
 8003dcc:	d10e      	bne.n	8003dec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dd8:	2b40      	cmp	r3, #64	@ 0x40
 8003dda:	d107      	bne.n	8003dec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003de4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f000 f8ff 	bl	8003fea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	691b      	ldr	r3, [r3, #16]
 8003df2:	f003 0320 	and.w	r3, r3, #32
 8003df6:	2b20      	cmp	r3, #32
 8003df8:	d10e      	bne.n	8003e18 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	f003 0320 	and.w	r3, r3, #32
 8003e04:	2b20      	cmp	r3, #32
 8003e06:	d107      	bne.n	8003e18 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f06f 0220 	mvn.w	r2, #32
 8003e10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f000 fa7c 	bl	8004310 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e18:	bf00      	nop
 8003e1a:	3708      	adds	r7, #8
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d101      	bne.n	8003e3c <HAL_TIM_ConfigClockSource+0x1c>
 8003e38:	2302      	movs	r3, #2
 8003e3a:	e0b4      	b.n	8003fa6 <HAL_TIM_ConfigClockSource+0x186>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2202      	movs	r2, #2
 8003e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003e5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e62:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	68ba      	ldr	r2, [r7, #8]
 8003e6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e74:	d03e      	beq.n	8003ef4 <HAL_TIM_ConfigClockSource+0xd4>
 8003e76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e7a:	f200 8087 	bhi.w	8003f8c <HAL_TIM_ConfigClockSource+0x16c>
 8003e7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e82:	f000 8086 	beq.w	8003f92 <HAL_TIM_ConfigClockSource+0x172>
 8003e86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e8a:	d87f      	bhi.n	8003f8c <HAL_TIM_ConfigClockSource+0x16c>
 8003e8c:	2b70      	cmp	r3, #112	@ 0x70
 8003e8e:	d01a      	beq.n	8003ec6 <HAL_TIM_ConfigClockSource+0xa6>
 8003e90:	2b70      	cmp	r3, #112	@ 0x70
 8003e92:	d87b      	bhi.n	8003f8c <HAL_TIM_ConfigClockSource+0x16c>
 8003e94:	2b60      	cmp	r3, #96	@ 0x60
 8003e96:	d050      	beq.n	8003f3a <HAL_TIM_ConfigClockSource+0x11a>
 8003e98:	2b60      	cmp	r3, #96	@ 0x60
 8003e9a:	d877      	bhi.n	8003f8c <HAL_TIM_ConfigClockSource+0x16c>
 8003e9c:	2b50      	cmp	r3, #80	@ 0x50
 8003e9e:	d03c      	beq.n	8003f1a <HAL_TIM_ConfigClockSource+0xfa>
 8003ea0:	2b50      	cmp	r3, #80	@ 0x50
 8003ea2:	d873      	bhi.n	8003f8c <HAL_TIM_ConfigClockSource+0x16c>
 8003ea4:	2b40      	cmp	r3, #64	@ 0x40
 8003ea6:	d058      	beq.n	8003f5a <HAL_TIM_ConfigClockSource+0x13a>
 8003ea8:	2b40      	cmp	r3, #64	@ 0x40
 8003eaa:	d86f      	bhi.n	8003f8c <HAL_TIM_ConfigClockSource+0x16c>
 8003eac:	2b30      	cmp	r3, #48	@ 0x30
 8003eae:	d064      	beq.n	8003f7a <HAL_TIM_ConfigClockSource+0x15a>
 8003eb0:	2b30      	cmp	r3, #48	@ 0x30
 8003eb2:	d86b      	bhi.n	8003f8c <HAL_TIM_ConfigClockSource+0x16c>
 8003eb4:	2b20      	cmp	r3, #32
 8003eb6:	d060      	beq.n	8003f7a <HAL_TIM_ConfigClockSource+0x15a>
 8003eb8:	2b20      	cmp	r3, #32
 8003eba:	d867      	bhi.n	8003f8c <HAL_TIM_ConfigClockSource+0x16c>
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d05c      	beq.n	8003f7a <HAL_TIM_ConfigClockSource+0x15a>
 8003ec0:	2b10      	cmp	r3, #16
 8003ec2:	d05a      	beq.n	8003f7a <HAL_TIM_ConfigClockSource+0x15a>
 8003ec4:	e062      	b.n	8003f8c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6818      	ldr	r0, [r3, #0]
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	6899      	ldr	r1, [r3, #8]
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	685a      	ldr	r2, [r3, #4]
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	68db      	ldr	r3, [r3, #12]
 8003ed6:	f000 f98d 	bl	80041f4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003ee8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	68ba      	ldr	r2, [r7, #8]
 8003ef0:	609a      	str	r2, [r3, #8]
      break;
 8003ef2:	e04f      	b.n	8003f94 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6818      	ldr	r0, [r3, #0]
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	6899      	ldr	r1, [r3, #8]
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	685a      	ldr	r2, [r3, #4]
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	68db      	ldr	r3, [r3, #12]
 8003f04:	f000 f976 	bl	80041f4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	689a      	ldr	r2, [r3, #8]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003f16:	609a      	str	r2, [r3, #8]
      break;
 8003f18:	e03c      	b.n	8003f94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6818      	ldr	r0, [r3, #0]
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	6859      	ldr	r1, [r3, #4]
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	461a      	mov	r2, r3
 8003f28:	f000 f8ea 	bl	8004100 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2150      	movs	r1, #80	@ 0x50
 8003f32:	4618      	mov	r0, r3
 8003f34:	f000 f943 	bl	80041be <TIM_ITRx_SetConfig>
      break;
 8003f38:	e02c      	b.n	8003f94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6818      	ldr	r0, [r3, #0]
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	6859      	ldr	r1, [r3, #4]
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	461a      	mov	r2, r3
 8003f48:	f000 f909 	bl	800415e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	2160      	movs	r1, #96	@ 0x60
 8003f52:	4618      	mov	r0, r3
 8003f54:	f000 f933 	bl	80041be <TIM_ITRx_SetConfig>
      break;
 8003f58:	e01c      	b.n	8003f94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6818      	ldr	r0, [r3, #0]
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	6859      	ldr	r1, [r3, #4]
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	68db      	ldr	r3, [r3, #12]
 8003f66:	461a      	mov	r2, r3
 8003f68:	f000 f8ca 	bl	8004100 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	2140      	movs	r1, #64	@ 0x40
 8003f72:	4618      	mov	r0, r3
 8003f74:	f000 f923 	bl	80041be <TIM_ITRx_SetConfig>
      break;
 8003f78:	e00c      	b.n	8003f94 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4619      	mov	r1, r3
 8003f84:	4610      	mov	r0, r2
 8003f86:	f000 f91a 	bl	80041be <TIM_ITRx_SetConfig>
      break;
 8003f8a:	e003      	b.n	8003f94 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	73fb      	strb	r3, [r7, #15]
      break;
 8003f90:	e000      	b.n	8003f94 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003f92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003fa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3710      	adds	r7, #16
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}

08003fae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003fae:	b480      	push	{r7}
 8003fb0:	b083      	sub	sp, #12
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003fb6:	bf00      	nop
 8003fb8:	370c      	adds	r7, #12
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr

08003fc2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003fc2:	b480      	push	{r7}
 8003fc4:	b083      	sub	sp, #12
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003fca:	bf00      	nop
 8003fcc:	370c      	adds	r7, #12
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd4:	4770      	bx	lr

08003fd6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003fd6:	b480      	push	{r7}
 8003fd8:	b083      	sub	sp, #12
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003fde:	bf00      	nop
 8003fe0:	370c      	adds	r7, #12
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr

08003fea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003fea:	b480      	push	{r7}
 8003fec:	b083      	sub	sp, #12
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ff2:	bf00      	nop
 8003ff4:	370c      	adds	r7, #12
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr
	...

08004000 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004000:	b480      	push	{r7}
 8004002:	b085      	sub	sp, #20
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
 8004008:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	4a34      	ldr	r2, [pc, #208]	@ (80040e4 <TIM_Base_SetConfig+0xe4>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d00f      	beq.n	8004038 <TIM_Base_SetConfig+0x38>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800401e:	d00b      	beq.n	8004038 <TIM_Base_SetConfig+0x38>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	4a31      	ldr	r2, [pc, #196]	@ (80040e8 <TIM_Base_SetConfig+0xe8>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d007      	beq.n	8004038 <TIM_Base_SetConfig+0x38>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	4a30      	ldr	r2, [pc, #192]	@ (80040ec <TIM_Base_SetConfig+0xec>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d003      	beq.n	8004038 <TIM_Base_SetConfig+0x38>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	4a2f      	ldr	r2, [pc, #188]	@ (80040f0 <TIM_Base_SetConfig+0xf0>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d108      	bne.n	800404a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800403e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	68fa      	ldr	r2, [r7, #12]
 8004046:	4313      	orrs	r3, r2
 8004048:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	4a25      	ldr	r2, [pc, #148]	@ (80040e4 <TIM_Base_SetConfig+0xe4>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d01b      	beq.n	800408a <TIM_Base_SetConfig+0x8a>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004058:	d017      	beq.n	800408a <TIM_Base_SetConfig+0x8a>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	4a22      	ldr	r2, [pc, #136]	@ (80040e8 <TIM_Base_SetConfig+0xe8>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d013      	beq.n	800408a <TIM_Base_SetConfig+0x8a>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	4a21      	ldr	r2, [pc, #132]	@ (80040ec <TIM_Base_SetConfig+0xec>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d00f      	beq.n	800408a <TIM_Base_SetConfig+0x8a>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	4a20      	ldr	r2, [pc, #128]	@ (80040f0 <TIM_Base_SetConfig+0xf0>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d00b      	beq.n	800408a <TIM_Base_SetConfig+0x8a>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	4a1f      	ldr	r2, [pc, #124]	@ (80040f4 <TIM_Base_SetConfig+0xf4>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d007      	beq.n	800408a <TIM_Base_SetConfig+0x8a>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	4a1e      	ldr	r2, [pc, #120]	@ (80040f8 <TIM_Base_SetConfig+0xf8>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d003      	beq.n	800408a <TIM_Base_SetConfig+0x8a>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	4a1d      	ldr	r2, [pc, #116]	@ (80040fc <TIM_Base_SetConfig+0xfc>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d108      	bne.n	800409c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004090:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	68fa      	ldr	r2, [r7, #12]
 8004098:	4313      	orrs	r3, r2
 800409a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	695b      	ldr	r3, [r3, #20]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	68fa      	ldr	r2, [r7, #12]
 80040ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	689a      	ldr	r2, [r3, #8]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	4a08      	ldr	r2, [pc, #32]	@ (80040e4 <TIM_Base_SetConfig+0xe4>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d103      	bne.n	80040d0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	691a      	ldr	r2, [r3, #16]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	615a      	str	r2, [r3, #20]
}
 80040d6:	bf00      	nop
 80040d8:	3714      	adds	r7, #20
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr
 80040e2:	bf00      	nop
 80040e4:	40010000 	.word	0x40010000
 80040e8:	40000400 	.word	0x40000400
 80040ec:	40000800 	.word	0x40000800
 80040f0:	40000c00 	.word	0x40000c00
 80040f4:	40014000 	.word	0x40014000
 80040f8:	40014400 	.word	0x40014400
 80040fc:	40014800 	.word	0x40014800

08004100 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004100:	b480      	push	{r7}
 8004102:	b087      	sub	sp, #28
 8004104:	af00      	add	r7, sp, #0
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6a1b      	ldr	r3, [r3, #32]
 8004110:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	6a1b      	ldr	r3, [r3, #32]
 8004116:	f023 0201 	bic.w	r2, r3, #1
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	699b      	ldr	r3, [r3, #24]
 8004122:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800412a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	011b      	lsls	r3, r3, #4
 8004130:	693a      	ldr	r2, [r7, #16]
 8004132:	4313      	orrs	r3, r2
 8004134:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	f023 030a 	bic.w	r3, r3, #10
 800413c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800413e:	697a      	ldr	r2, [r7, #20]
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	4313      	orrs	r3, r2
 8004144:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	693a      	ldr	r2, [r7, #16]
 800414a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	697a      	ldr	r2, [r7, #20]
 8004150:	621a      	str	r2, [r3, #32]
}
 8004152:	bf00      	nop
 8004154:	371c      	adds	r7, #28
 8004156:	46bd      	mov	sp, r7
 8004158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415c:	4770      	bx	lr

0800415e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800415e:	b480      	push	{r7}
 8004160:	b087      	sub	sp, #28
 8004162:	af00      	add	r7, sp, #0
 8004164:	60f8      	str	r0, [r7, #12]
 8004166:	60b9      	str	r1, [r7, #8]
 8004168:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6a1b      	ldr	r3, [r3, #32]
 800416e:	f023 0210 	bic.w	r2, r3, #16
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	699b      	ldr	r3, [r3, #24]
 800417a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6a1b      	ldr	r3, [r3, #32]
 8004180:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004188:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	031b      	lsls	r3, r3, #12
 800418e:	697a      	ldr	r2, [r7, #20]
 8004190:	4313      	orrs	r3, r2
 8004192:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800419a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	011b      	lsls	r3, r3, #4
 80041a0:	693a      	ldr	r2, [r7, #16]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	697a      	ldr	r2, [r7, #20]
 80041aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	693a      	ldr	r2, [r7, #16]
 80041b0:	621a      	str	r2, [r3, #32]
}
 80041b2:	bf00      	nop
 80041b4:	371c      	adds	r7, #28
 80041b6:	46bd      	mov	sp, r7
 80041b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041bc:	4770      	bx	lr

080041be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80041be:	b480      	push	{r7}
 80041c0:	b085      	sub	sp, #20
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	6078      	str	r0, [r7, #4]
 80041c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80041d6:	683a      	ldr	r2, [r7, #0]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	4313      	orrs	r3, r2
 80041dc:	f043 0307 	orr.w	r3, r3, #7
 80041e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	68fa      	ldr	r2, [r7, #12]
 80041e6:	609a      	str	r2, [r3, #8]
}
 80041e8:	bf00      	nop
 80041ea:	3714      	adds	r7, #20
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr

080041f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b087      	sub	sp, #28
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	60f8      	str	r0, [r7, #12]
 80041fc:	60b9      	str	r1, [r7, #8]
 80041fe:	607a      	str	r2, [r7, #4]
 8004200:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800420e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	021a      	lsls	r2, r3, #8
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	431a      	orrs	r2, r3
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	4313      	orrs	r3, r2
 800421c:	697a      	ldr	r2, [r7, #20]
 800421e:	4313      	orrs	r3, r2
 8004220:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	697a      	ldr	r2, [r7, #20]
 8004226:	609a      	str	r2, [r3, #8]
}
 8004228:	bf00      	nop
 800422a:	371c      	adds	r7, #28
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr

08004234 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004234:	b480      	push	{r7}
 8004236:	b085      	sub	sp, #20
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004244:	2b01      	cmp	r3, #1
 8004246:	d101      	bne.n	800424c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004248:	2302      	movs	r3, #2
 800424a:	e050      	b.n	80042ee <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2202      	movs	r2, #2
 8004258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004272:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68fa      	ldr	r2, [r7, #12]
 800427a:	4313      	orrs	r3, r2
 800427c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	68fa      	ldr	r2, [r7, #12]
 8004284:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a1c      	ldr	r2, [pc, #112]	@ (80042fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d018      	beq.n	80042c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004298:	d013      	beq.n	80042c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a18      	ldr	r2, [pc, #96]	@ (8004300 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d00e      	beq.n	80042c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a16      	ldr	r2, [pc, #88]	@ (8004304 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d009      	beq.n	80042c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a15      	ldr	r2, [pc, #84]	@ (8004308 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d004      	beq.n	80042c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a13      	ldr	r2, [pc, #76]	@ (800430c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d10c      	bne.n	80042dc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	68ba      	ldr	r2, [r7, #8]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	68ba      	ldr	r2, [r7, #8]
 80042da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80042ec:	2300      	movs	r3, #0
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3714      	adds	r7, #20
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr
 80042fa:	bf00      	nop
 80042fc:	40010000 	.word	0x40010000
 8004300:	40000400 	.word	0x40000400
 8004304:	40000800 	.word	0x40000800
 8004308:	40000c00 	.word	0x40000c00
 800430c:	40014000 	.word	0x40014000

08004310 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004318:	bf00      	nop
 800431a:	370c      	adds	r7, #12
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr

08004324 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800432c:	bf00      	nop
 800432e:	370c      	adds	r7, #12
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr

08004338 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b082      	sub	sp, #8
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d101      	bne.n	800434a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e03f      	b.n	80043ca <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004350:	b2db      	uxtb	r3, r3
 8004352:	2b00      	cmp	r3, #0
 8004354:	d106      	bne.n	8004364 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f7fd fd44 	bl	8001dec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2224      	movs	r2, #36	@ 0x24
 8004368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	68da      	ldr	r2, [r3, #12]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800437a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800437c:	6878      	ldr	r0, [r7, #4]
 800437e:	f001 f94b 	bl	8005618 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	691a      	ldr	r2, [r3, #16]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004390:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	695a      	ldr	r2, [r3, #20]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80043a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	68da      	ldr	r2, [r3, #12]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80043b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2220      	movs	r2, #32
 80043bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2220      	movs	r2, #32
 80043c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80043c8:	2300      	movs	r3, #0
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3708      	adds	r7, #8
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}

080043d2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043d2:	b580      	push	{r7, lr}
 80043d4:	b08a      	sub	sp, #40	@ 0x28
 80043d6:	af02      	add	r7, sp, #8
 80043d8:	60f8      	str	r0, [r7, #12]
 80043da:	60b9      	str	r1, [r7, #8]
 80043dc:	603b      	str	r3, [r7, #0]
 80043de:	4613      	mov	r3, r2
 80043e0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80043e2:	2300      	movs	r3, #0
 80043e4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	2b20      	cmp	r3, #32
 80043f0:	d17c      	bne.n	80044ec <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d002      	beq.n	80043fe <HAL_UART_Transmit+0x2c>
 80043f8:	88fb      	ldrh	r3, [r7, #6]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d101      	bne.n	8004402 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e075      	b.n	80044ee <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004408:	2b01      	cmp	r3, #1
 800440a:	d101      	bne.n	8004410 <HAL_UART_Transmit+0x3e>
 800440c:	2302      	movs	r3, #2
 800440e:	e06e      	b.n	80044ee <HAL_UART_Transmit+0x11c>
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2201      	movs	r2, #1
 8004414:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2221      	movs	r2, #33	@ 0x21
 8004422:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004426:	f7fe f805 	bl	8002434 <HAL_GetTick>
 800442a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	88fa      	ldrh	r2, [r7, #6]
 8004430:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	88fa      	ldrh	r2, [r7, #6]
 8004436:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004440:	d108      	bne.n	8004454 <HAL_UART_Transmit+0x82>
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	691b      	ldr	r3, [r3, #16]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d104      	bne.n	8004454 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800444a:	2300      	movs	r3, #0
 800444c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	61bb      	str	r3, [r7, #24]
 8004452:	e003      	b.n	800445c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004458:	2300      	movs	r3, #0
 800445a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2200      	movs	r2, #0
 8004460:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8004464:	e02a      	b.n	80044bc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	9300      	str	r3, [sp, #0]
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	2200      	movs	r2, #0
 800446e:	2180      	movs	r1, #128	@ 0x80
 8004470:	68f8      	ldr	r0, [r7, #12]
 8004472:	f000 fdc4 	bl	8004ffe <UART_WaitOnFlagUntilTimeout>
 8004476:	4603      	mov	r3, r0
 8004478:	2b00      	cmp	r3, #0
 800447a:	d001      	beq.n	8004480 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800447c:	2303      	movs	r3, #3
 800447e:	e036      	b.n	80044ee <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004480:	69fb      	ldr	r3, [r7, #28]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d10b      	bne.n	800449e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	881b      	ldrh	r3, [r3, #0]
 800448a:	461a      	mov	r2, r3
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004494:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004496:	69bb      	ldr	r3, [r7, #24]
 8004498:	3302      	adds	r3, #2
 800449a:	61bb      	str	r3, [r7, #24]
 800449c:	e007      	b.n	80044ae <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800449e:	69fb      	ldr	r3, [r7, #28]
 80044a0:	781a      	ldrb	r2, [r3, #0]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80044a8:	69fb      	ldr	r3, [r7, #28]
 80044aa:	3301      	adds	r3, #1
 80044ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80044b2:	b29b      	uxth	r3, r3
 80044b4:	3b01      	subs	r3, #1
 80044b6:	b29a      	uxth	r2, r3
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d1cf      	bne.n	8004466 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	9300      	str	r3, [sp, #0]
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	2200      	movs	r2, #0
 80044ce:	2140      	movs	r1, #64	@ 0x40
 80044d0:	68f8      	ldr	r0, [r7, #12]
 80044d2:	f000 fd94 	bl	8004ffe <UART_WaitOnFlagUntilTimeout>
 80044d6:	4603      	mov	r3, r0
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d001      	beq.n	80044e0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80044dc:	2303      	movs	r3, #3
 80044de:	e006      	b.n	80044ee <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2220      	movs	r2, #32
 80044e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80044e8:	2300      	movs	r3, #0
 80044ea:	e000      	b.n	80044ee <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80044ec:	2302      	movs	r3, #2
  }
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3720      	adds	r7, #32
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044f6:	b580      	push	{r7, lr}
 80044f8:	b084      	sub	sp, #16
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	60f8      	str	r0, [r7, #12]
 80044fe:	60b9      	str	r1, [r7, #8]
 8004500:	4613      	mov	r3, r2
 8004502:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800450a:	b2db      	uxtb	r3, r3
 800450c:	2b20      	cmp	r3, #32
 800450e:	d11d      	bne.n	800454c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d002      	beq.n	800451c <HAL_UART_Receive_IT+0x26>
 8004516:	88fb      	ldrh	r3, [r7, #6]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d101      	bne.n	8004520 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	e016      	b.n	800454e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004526:	2b01      	cmp	r3, #1
 8004528:	d101      	bne.n	800452e <HAL_UART_Receive_IT+0x38>
 800452a:	2302      	movs	r3, #2
 800452c:	e00f      	b.n	800454e <HAL_UART_Receive_IT+0x58>
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2201      	movs	r2, #1
 8004532:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2200      	movs	r2, #0
 800453a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800453c:	88fb      	ldrh	r3, [r7, #6]
 800453e:	461a      	mov	r2, r3
 8004540:	68b9      	ldr	r1, [r7, #8]
 8004542:	68f8      	ldr	r0, [r7, #12]
 8004544:	f000 fdc9 	bl	80050da <UART_Start_Receive_IT>
 8004548:	4603      	mov	r3, r0
 800454a:	e000      	b.n	800454e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800454c:	2302      	movs	r3, #2
  }
}
 800454e:	4618      	mov	r0, r3
 8004550:	3710      	adds	r7, #16
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
	...

08004558 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b08c      	sub	sp, #48	@ 0x30
 800455c:	af00      	add	r7, sp, #0
 800455e:	60f8      	str	r0, [r7, #12]
 8004560:	60b9      	str	r1, [r7, #8]
 8004562:	4613      	mov	r3, r2
 8004564:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800456c:	b2db      	uxtb	r3, r3
 800456e:	2b20      	cmp	r3, #32
 8004570:	d165      	bne.n	800463e <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d002      	beq.n	800457e <HAL_UART_Transmit_DMA+0x26>
 8004578:	88fb      	ldrh	r3, [r7, #6]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d101      	bne.n	8004582 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e05e      	b.n	8004640 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004588:	2b01      	cmp	r3, #1
 800458a:	d101      	bne.n	8004590 <HAL_UART_Transmit_DMA+0x38>
 800458c:	2302      	movs	r3, #2
 800458e:	e057      	b.n	8004640 <HAL_UART_Transmit_DMA+0xe8>
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2201      	movs	r2, #1
 8004594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->pTxBuffPtr = pData;
 8004598:	68ba      	ldr	r2, [r7, #8]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	88fa      	ldrh	r2, [r7, #6]
 80045a2:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	88fa      	ldrh	r2, [r7, #6]
 80045a8:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2200      	movs	r2, #0
 80045ae:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2221      	movs	r2, #33	@ 0x21
 80045b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045bc:	4a22      	ldr	r2, [pc, #136]	@ (8004648 <HAL_UART_Transmit_DMA+0xf0>)
 80045be:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045c4:	4a21      	ldr	r2, [pc, #132]	@ (800464c <HAL_UART_Transmit_DMA+0xf4>)
 80045c6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045cc:	4a20      	ldr	r2, [pc, #128]	@ (8004650 <HAL_UART_Transmit_DMA+0xf8>)
 80045ce:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045d4:	2200      	movs	r2, #0
 80045d6:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80045d8:	f107 0308 	add.w	r3, r7, #8
 80045dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80045e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045e4:	6819      	ldr	r1, [r3, #0]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	3304      	adds	r3, #4
 80045ec:	461a      	mov	r2, r3
 80045ee:	88fb      	ldrh	r3, [r7, #6]
 80045f0:	f7fe f8ec 	bl	80027cc <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80045fc:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	3314      	adds	r3, #20
 800460c:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	e853 3f00 	ldrex	r3, [r3]
 8004614:	617b      	str	r3, [r7, #20]
   return(result);
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800461c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	3314      	adds	r3, #20
 8004624:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004626:	627a      	str	r2, [r7, #36]	@ 0x24
 8004628:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800462a:	6a39      	ldr	r1, [r7, #32]
 800462c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800462e:	e841 2300 	strex	r3, r2, [r1]
 8004632:	61fb      	str	r3, [r7, #28]
   return(result);
 8004634:	69fb      	ldr	r3, [r7, #28]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d1e5      	bne.n	8004606 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800463a:	2300      	movs	r3, #0
 800463c:	e000      	b.n	8004640 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800463e:	2302      	movs	r3, #2
  }
}
 8004640:	4618      	mov	r0, r3
 8004642:	3730      	adds	r7, #48	@ 0x30
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}
 8004648:	08004d59 	.word	0x08004d59
 800464c:	08004df3 	.word	0x08004df3
 8004650:	08004f6b 	.word	0x08004f6b

08004654 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b084      	sub	sp, #16
 8004658:	af00      	add	r7, sp, #0
 800465a:	60f8      	str	r0, [r7, #12]
 800465c:	60b9      	str	r1, [r7, #8]
 800465e:	4613      	mov	r3, r2
 8004660:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004668:	b2db      	uxtb	r3, r3
 800466a:	2b20      	cmp	r3, #32
 800466c:	d11d      	bne.n	80046aa <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d002      	beq.n	800467a <HAL_UART_Receive_DMA+0x26>
 8004674:	88fb      	ldrh	r3, [r7, #6]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d101      	bne.n	800467e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e016      	b.n	80046ac <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004684:	2b01      	cmp	r3, #1
 8004686:	d101      	bne.n	800468c <HAL_UART_Receive_DMA+0x38>
 8004688:	2302      	movs	r3, #2
 800468a:	e00f      	b.n	80046ac <HAL_UART_Receive_DMA+0x58>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2200      	movs	r2, #0
 8004698:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800469a:	88fb      	ldrh	r3, [r7, #6]
 800469c:	461a      	mov	r2, r3
 800469e:	68b9      	ldr	r1, [r7, #8]
 80046a0:	68f8      	ldr	r0, [r7, #12]
 80046a2:	f000 fd59 	bl	8005158 <UART_Start_Receive_DMA>
 80046a6:	4603      	mov	r3, r0
 80046a8:	e000      	b.n	80046ac <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80046aa:	2302      	movs	r3, #2
  }
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3710      	adds	r7, #16
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b09a      	sub	sp, #104	@ 0x68
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	330c      	adds	r3, #12
 80046c2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046c6:	e853 3f00 	ldrex	r3, [r3]
 80046ca:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80046cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80046d2:	667b      	str	r3, [r7, #100]	@ 0x64
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	330c      	adds	r3, #12
 80046da:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80046dc:	657a      	str	r2, [r7, #84]	@ 0x54
 80046de:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046e0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80046e2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80046e4:	e841 2300 	strex	r3, r2, [r1]
 80046e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80046ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d1e5      	bne.n	80046bc <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	3314      	adds	r3, #20
 80046f6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046fa:	e853 3f00 	ldrex	r3, [r3]
 80046fe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004702:	f023 0301 	bic.w	r3, r3, #1
 8004706:	663b      	str	r3, [r7, #96]	@ 0x60
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	3314      	adds	r3, #20
 800470e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004710:	643a      	str	r2, [r7, #64]	@ 0x40
 8004712:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004714:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004716:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004718:	e841 2300 	strex	r3, r2, [r1]
 800471c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800471e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004720:	2b00      	cmp	r3, #0
 8004722:	d1e5      	bne.n	80046f0 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004728:	2b01      	cmp	r3, #1
 800472a:	d119      	bne.n	8004760 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	330c      	adds	r3, #12
 8004732:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004734:	6a3b      	ldr	r3, [r7, #32]
 8004736:	e853 3f00 	ldrex	r3, [r3]
 800473a:	61fb      	str	r3, [r7, #28]
   return(result);
 800473c:	69fb      	ldr	r3, [r7, #28]
 800473e:	f023 0310 	bic.w	r3, r3, #16
 8004742:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	330c      	adds	r3, #12
 800474a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800474c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800474e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004750:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004752:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004754:	e841 2300 	strex	r3, r2, [r1]
 8004758:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800475a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475c:	2b00      	cmp	r3, #0
 800475e:	d1e5      	bne.n	800472c <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	695b      	ldr	r3, [r3, #20]
 8004766:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800476a:	2b40      	cmp	r3, #64	@ 0x40
 800476c:	d136      	bne.n	80047dc <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	3314      	adds	r3, #20
 8004774:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	e853 3f00 	ldrex	r3, [r3]
 800477c:	60bb      	str	r3, [r7, #8]
   return(result);
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004784:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	3314      	adds	r3, #20
 800478c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800478e:	61ba      	str	r2, [r7, #24]
 8004790:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004792:	6979      	ldr	r1, [r7, #20]
 8004794:	69ba      	ldr	r2, [r7, #24]
 8004796:	e841 2300 	strex	r3, r2, [r1]
 800479a:	613b      	str	r3, [r7, #16]
   return(result);
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d1e5      	bne.n	800476e <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d018      	beq.n	80047dc <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ae:	2200      	movs	r2, #0
 80047b0:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b6:	4618      	mov	r0, r3
 80047b8:	f7fe f860 	bl	800287c <HAL_DMA_Abort>
 80047bc:	4603      	mov	r3, r0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d00c      	beq.n	80047dc <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047c6:	4618      	mov	r0, r3
 80047c8:	f7fe fa74 	bl	8002cb4 <HAL_DMA_GetError>
 80047cc:	4603      	mov	r3, r0
 80047ce:	2b20      	cmp	r3, #32
 80047d0:	d104      	bne.n	80047dc <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2210      	movs	r2, #16
 80047d6:	641a      	str	r2, [r3, #64]	@ 0x40

          return HAL_TIMEOUT;
 80047d8:	2303      	movs	r3, #3
 80047da:	e00a      	b.n	80047f2 <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2220      	movs	r2, #32
 80047e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 80047f0:	2300      	movs	r3, #0
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3768      	adds	r7, #104	@ 0x68
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
	...

080047fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b0ba      	sub	sp, #232	@ 0xe8
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	68db      	ldr	r3, [r3, #12]
 8004814:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	695b      	ldr	r3, [r3, #20]
 800481e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004822:	2300      	movs	r3, #0
 8004824:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004828:	2300      	movs	r3, #0
 800482a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800482e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004832:	f003 030f 	and.w	r3, r3, #15
 8004836:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800483a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800483e:	2b00      	cmp	r3, #0
 8004840:	d10f      	bne.n	8004862 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004846:	f003 0320 	and.w	r3, r3, #32
 800484a:	2b00      	cmp	r3, #0
 800484c:	d009      	beq.n	8004862 <HAL_UART_IRQHandler+0x66>
 800484e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004852:	f003 0320 	and.w	r3, r3, #32
 8004856:	2b00      	cmp	r3, #0
 8004858:	d003      	beq.n	8004862 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f000 fe21 	bl	80054a2 <UART_Receive_IT>
      return;
 8004860:	e256      	b.n	8004d10 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004862:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004866:	2b00      	cmp	r3, #0
 8004868:	f000 80de 	beq.w	8004a28 <HAL_UART_IRQHandler+0x22c>
 800486c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004870:	f003 0301 	and.w	r3, r3, #1
 8004874:	2b00      	cmp	r3, #0
 8004876:	d106      	bne.n	8004886 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004878:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800487c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004880:	2b00      	cmp	r3, #0
 8004882:	f000 80d1 	beq.w	8004a28 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004886:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800488a:	f003 0301 	and.w	r3, r3, #1
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00b      	beq.n	80048aa <HAL_UART_IRQHandler+0xae>
 8004892:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800489a:	2b00      	cmp	r3, #0
 800489c:	d005      	beq.n	80048aa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a2:	f043 0201 	orr.w	r2, r3, #1
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80048aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048ae:	f003 0304 	and.w	r3, r3, #4
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d00b      	beq.n	80048ce <HAL_UART_IRQHandler+0xd2>
 80048b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048ba:	f003 0301 	and.w	r3, r3, #1
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d005      	beq.n	80048ce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c6:	f043 0202 	orr.w	r2, r3, #2
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80048ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048d2:	f003 0302 	and.w	r3, r3, #2
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d00b      	beq.n	80048f2 <HAL_UART_IRQHandler+0xf6>
 80048da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048de:	f003 0301 	and.w	r3, r3, #1
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d005      	beq.n	80048f2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ea:	f043 0204 	orr.w	r2, r3, #4
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80048f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048f6:	f003 0308 	and.w	r3, r3, #8
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d011      	beq.n	8004922 <HAL_UART_IRQHandler+0x126>
 80048fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004902:	f003 0320 	and.w	r3, r3, #32
 8004906:	2b00      	cmp	r3, #0
 8004908:	d105      	bne.n	8004916 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800490a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800490e:	f003 0301 	and.w	r3, r3, #1
 8004912:	2b00      	cmp	r3, #0
 8004914:	d005      	beq.n	8004922 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491a:	f043 0208 	orr.w	r2, r3, #8
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004926:	2b00      	cmp	r3, #0
 8004928:	f000 81ed 	beq.w	8004d06 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800492c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004930:	f003 0320 	and.w	r3, r3, #32
 8004934:	2b00      	cmp	r3, #0
 8004936:	d008      	beq.n	800494a <HAL_UART_IRQHandler+0x14e>
 8004938:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800493c:	f003 0320 	and.w	r3, r3, #32
 8004940:	2b00      	cmp	r3, #0
 8004942:	d002      	beq.n	800494a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004944:	6878      	ldr	r0, [r7, #4]
 8004946:	f000 fdac 	bl	80054a2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	695b      	ldr	r3, [r3, #20]
 8004950:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004954:	2b40      	cmp	r3, #64	@ 0x40
 8004956:	bf0c      	ite	eq
 8004958:	2301      	moveq	r3, #1
 800495a:	2300      	movne	r3, #0
 800495c:	b2db      	uxtb	r3, r3
 800495e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004966:	f003 0308 	and.w	r3, r3, #8
 800496a:	2b00      	cmp	r3, #0
 800496c:	d103      	bne.n	8004976 <HAL_UART_IRQHandler+0x17a>
 800496e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004972:	2b00      	cmp	r3, #0
 8004974:	d04f      	beq.n	8004a16 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f000 fcb4 	bl	80052e4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	695b      	ldr	r3, [r3, #20]
 8004982:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004986:	2b40      	cmp	r3, #64	@ 0x40
 8004988:	d141      	bne.n	8004a0e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	3314      	adds	r3, #20
 8004990:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004994:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004998:	e853 3f00 	ldrex	r3, [r3]
 800499c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80049a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80049a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	3314      	adds	r3, #20
 80049b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80049b6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80049ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80049c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80049c6:	e841 2300 	strex	r3, r2, [r1]
 80049ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80049ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d1d9      	bne.n	800498a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d013      	beq.n	8004a06 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e2:	4a7d      	ldr	r2, [pc, #500]	@ (8004bd8 <HAL_UART_IRQHandler+0x3dc>)
 80049e4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ea:	4618      	mov	r0, r3
 80049ec:	f7fd ffb6 	bl	800295c <HAL_DMA_Abort_IT>
 80049f0:	4603      	mov	r3, r0
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d016      	beq.n	8004a24 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004a00:	4610      	mov	r0, r2
 8004a02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a04:	e00e      	b.n	8004a24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f7fc fe9e 	bl	8001748 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a0c:	e00a      	b.n	8004a24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f7fc fe9a 	bl	8001748 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a14:	e006      	b.n	8004a24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f7fc fe96 	bl	8001748 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8004a22:	e170      	b.n	8004d06 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a24:	bf00      	nop
    return;
 8004a26:	e16e      	b.n	8004d06 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	f040 814a 	bne.w	8004cc6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004a32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a36:	f003 0310 	and.w	r3, r3, #16
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	f000 8143 	beq.w	8004cc6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004a40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a44:	f003 0310 	and.w	r3, r3, #16
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	f000 813c 	beq.w	8004cc6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004a4e:	2300      	movs	r3, #0
 8004a50:	60bb      	str	r3, [r7, #8]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	60bb      	str	r3, [r7, #8]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	60bb      	str	r3, [r7, #8]
 8004a62:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	695b      	ldr	r3, [r3, #20]
 8004a6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a6e:	2b40      	cmp	r3, #64	@ 0x40
 8004a70:	f040 80b4 	bne.w	8004bdc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004a80:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	f000 8140 	beq.w	8004d0a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004a8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004a92:	429a      	cmp	r2, r3
 8004a94:	f080 8139 	bcs.w	8004d0a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004a9e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa4:	69db      	ldr	r3, [r3, #28]
 8004aa6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004aaa:	f000 8088 	beq.w	8004bbe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	330c      	adds	r3, #12
 8004ab4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ab8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004abc:	e853 3f00 	ldrex	r3, [r3]
 8004ac0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004ac4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004ac8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004acc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	330c      	adds	r3, #12
 8004ad6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004ada:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004ade:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ae2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004ae6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004aea:	e841 2300 	strex	r3, r2, [r1]
 8004aee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004af2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d1d9      	bne.n	8004aae <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	3314      	adds	r3, #20
 8004b00:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b04:	e853 3f00 	ldrex	r3, [r3]
 8004b08:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004b0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b0c:	f023 0301 	bic.w	r3, r3, #1
 8004b10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	3314      	adds	r3, #20
 8004b1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004b1e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004b22:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b24:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004b26:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004b2a:	e841 2300 	strex	r3, r2, [r1]
 8004b2e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004b30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d1e1      	bne.n	8004afa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	3314      	adds	r3, #20
 8004b3c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b40:	e853 3f00 	ldrex	r3, [r3]
 8004b44:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004b46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	3314      	adds	r3, #20
 8004b56:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004b5a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004b5c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b5e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004b60:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004b62:	e841 2300 	strex	r3, r2, [r1]
 8004b66:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004b68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d1e3      	bne.n	8004b36 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2220      	movs	r2, #32
 8004b72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	330c      	adds	r3, #12
 8004b82:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b86:	e853 3f00 	ldrex	r3, [r3]
 8004b8a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004b8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b8e:	f023 0310 	bic.w	r3, r3, #16
 8004b92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	330c      	adds	r3, #12
 8004b9c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004ba0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004ba2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004ba6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004ba8:	e841 2300 	strex	r3, r2, [r1]
 8004bac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004bae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d1e3      	bne.n	8004b7c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f7fd fe5f 	bl	800287c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004bc6:	b29b      	uxth	r3, r3
 8004bc8:	1ad3      	subs	r3, r2, r3
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	4619      	mov	r1, r3
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f000 f8b6 	bl	8004d40 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004bd4:	e099      	b.n	8004d0a <HAL_UART_IRQHandler+0x50e>
 8004bd6:	bf00      	nop
 8004bd8:	080053ab 	.word	0x080053ab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004be4:	b29b      	uxth	r3, r3
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004bf0:	b29b      	uxth	r3, r3
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	f000 808b 	beq.w	8004d0e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004bf8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	f000 8086 	beq.w	8004d0e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	330c      	adds	r3, #12
 8004c08:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c0c:	e853 3f00 	ldrex	r3, [r3]
 8004c10:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004c12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c18:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	330c      	adds	r3, #12
 8004c22:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004c26:	647a      	str	r2, [r7, #68]	@ 0x44
 8004c28:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c2a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004c2c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c2e:	e841 2300 	strex	r3, r2, [r1]
 8004c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004c34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d1e3      	bne.n	8004c02 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	3314      	adds	r3, #20
 8004c40:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c44:	e853 3f00 	ldrex	r3, [r3]
 8004c48:	623b      	str	r3, [r7, #32]
   return(result);
 8004c4a:	6a3b      	ldr	r3, [r7, #32]
 8004c4c:	f023 0301 	bic.w	r3, r3, #1
 8004c50:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	3314      	adds	r3, #20
 8004c5a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004c5e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004c64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c66:	e841 2300 	strex	r3, r2, [r1]
 8004c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d1e3      	bne.n	8004c3a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2220      	movs	r2, #32
 8004c76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	330c      	adds	r3, #12
 8004c86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	e853 3f00 	ldrex	r3, [r3]
 8004c8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f023 0310 	bic.w	r3, r3, #16
 8004c96:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	330c      	adds	r3, #12
 8004ca0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004ca4:	61fa      	str	r2, [r7, #28]
 8004ca6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca8:	69b9      	ldr	r1, [r7, #24]
 8004caa:	69fa      	ldr	r2, [r7, #28]
 8004cac:	e841 2300 	strex	r3, r2, [r1]
 8004cb0:	617b      	str	r3, [r7, #20]
   return(result);
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d1e3      	bne.n	8004c80 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004cb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004cbc:	4619      	mov	r1, r3
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 f83e 	bl	8004d40 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004cc4:	e023      	b.n	8004d0e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004cc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d009      	beq.n	8004ce6 <HAL_UART_IRQHandler+0x4ea>
 8004cd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d003      	beq.n	8004ce6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f000 fb77 	bl	80053d2 <UART_Transmit_IT>
    return;
 8004ce4:	e014      	b.n	8004d10 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d00e      	beq.n	8004d10 <HAL_UART_IRQHandler+0x514>
 8004cf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d008      	beq.n	8004d10 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f000 fbb7 	bl	8005472 <UART_EndTransmit_IT>
    return;
 8004d04:	e004      	b.n	8004d10 <HAL_UART_IRQHandler+0x514>
    return;
 8004d06:	bf00      	nop
 8004d08:	e002      	b.n	8004d10 <HAL_UART_IRQHandler+0x514>
      return;
 8004d0a:	bf00      	nop
 8004d0c:	e000      	b.n	8004d10 <HAL_UART_IRQHandler+0x514>
      return;
 8004d0e:	bf00      	nop
  }
}
 8004d10:	37e8      	adds	r7, #232	@ 0xe8
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop

08004d18 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b083      	sub	sp, #12
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004d20:	bf00      	nop
 8004d22:	370c      	adds	r7, #12
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr

08004d2c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004d34:	bf00      	nop
 8004d36:	370c      	adds	r7, #12
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr

08004d40 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b083      	sub	sp, #12
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
 8004d48:	460b      	mov	r3, r1
 8004d4a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004d4c:	bf00      	nop
 8004d4e:	370c      	adds	r7, #12
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr

08004d58 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b090      	sub	sp, #64	@ 0x40
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d64:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d137      	bne.n	8004de4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004d74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d76:	2200      	movs	r2, #0
 8004d78:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004d7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	3314      	adds	r3, #20
 8004d80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d84:	e853 3f00 	ldrex	r3, [r3]
 8004d88:	623b      	str	r3, [r7, #32]
   return(result);
 8004d8a:	6a3b      	ldr	r3, [r7, #32]
 8004d8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d90:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	3314      	adds	r3, #20
 8004d98:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004d9a:	633a      	str	r2, [r7, #48]	@ 0x30
 8004d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004da0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004da2:	e841 2300 	strex	r3, r2, [r1]
 8004da6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d1e5      	bne.n	8004d7a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004dae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	330c      	adds	r3, #12
 8004db4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	e853 3f00 	ldrex	r3, [r3]
 8004dbc:	60fb      	str	r3, [r7, #12]
   return(result);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004dc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004dc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	330c      	adds	r3, #12
 8004dcc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004dce:	61fa      	str	r2, [r7, #28]
 8004dd0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dd2:	69b9      	ldr	r1, [r7, #24]
 8004dd4:	69fa      	ldr	r2, [r7, #28]
 8004dd6:	e841 2300 	strex	r3, r2, [r1]
 8004dda:	617b      	str	r3, [r7, #20]
   return(result);
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d1e5      	bne.n	8004dae <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004de2:	e002      	b.n	8004dea <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004de4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004de6:	f7fc fc97 	bl	8001718 <HAL_UART_TxCpltCallback>
}
 8004dea:	bf00      	nop
 8004dec:	3740      	adds	r7, #64	@ 0x40
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}

08004df2 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004df2:	b580      	push	{r7, lr}
 8004df4:	b084      	sub	sp, #16
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dfe:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004e00:	68f8      	ldr	r0, [r7, #12]
 8004e02:	f7ff ff89 	bl	8004d18 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e06:	bf00      	nop
 8004e08:	3710      	adds	r7, #16
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}

08004e0e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004e0e:	b580      	push	{r7, lr}
 8004e10:	b09c      	sub	sp, #112	@ 0x70
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e1a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d172      	bne.n	8004f10 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004e2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	330c      	adds	r3, #12
 8004e36:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e3a:	e853 3f00 	ldrex	r3, [r3]
 8004e3e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004e40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e42:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e46:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	330c      	adds	r3, #12
 8004e4e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004e50:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004e52:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e54:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004e56:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004e58:	e841 2300 	strex	r3, r2, [r1]
 8004e5c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004e5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d1e5      	bne.n	8004e30 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	3314      	adds	r3, #20
 8004e6a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e6e:	e853 3f00 	ldrex	r3, [r3]
 8004e72:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004e74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e76:	f023 0301 	bic.w	r3, r3, #1
 8004e7a:	667b      	str	r3, [r7, #100]	@ 0x64
 8004e7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	3314      	adds	r3, #20
 8004e82:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004e84:	647a      	str	r2, [r7, #68]	@ 0x44
 8004e86:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e88:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004e8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e8c:	e841 2300 	strex	r3, r2, [r1]
 8004e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004e92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d1e5      	bne.n	8004e64 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	3314      	adds	r3, #20
 8004e9e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea2:	e853 3f00 	ldrex	r3, [r3]
 8004ea6:	623b      	str	r3, [r7, #32]
   return(result);
 8004ea8:	6a3b      	ldr	r3, [r7, #32]
 8004eaa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004eae:	663b      	str	r3, [r7, #96]	@ 0x60
 8004eb0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	3314      	adds	r3, #20
 8004eb6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004eb8:	633a      	str	r2, [r7, #48]	@ 0x30
 8004eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ebc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ebe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ec0:	e841 2300 	strex	r3, r2, [r1]
 8004ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d1e5      	bne.n	8004e98 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004ecc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ece:	2220      	movs	r2, #32
 8004ed0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ed4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d119      	bne.n	8004f10 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004edc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	330c      	adds	r3, #12
 8004ee2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	e853 3f00 	ldrex	r3, [r3]
 8004eea:	60fb      	str	r3, [r7, #12]
   return(result);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f023 0310 	bic.w	r3, r3, #16
 8004ef2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004ef4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	330c      	adds	r3, #12
 8004efa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004efc:	61fa      	str	r2, [r7, #28]
 8004efe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f00:	69b9      	ldr	r1, [r7, #24]
 8004f02:	69fa      	ldr	r2, [r7, #28]
 8004f04:	e841 2300 	strex	r3, r2, [r1]
 8004f08:	617b      	str	r3, [r7, #20]
   return(result);
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d1e5      	bne.n	8004edc <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d106      	bne.n	8004f26 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f1a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004f1c:	4619      	mov	r1, r3
 8004f1e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004f20:	f7ff ff0e 	bl	8004d40 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f24:	e002      	b.n	8004f2c <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8004f26:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004f28:	f7fc fa9e 	bl	8001468 <HAL_UART_RxCpltCallback>
}
 8004f2c:	bf00      	nop
 8004f2e:	3770      	adds	r7, #112	@ 0x70
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f40:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d108      	bne.n	8004f5c <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004f4e:	085b      	lsrs	r3, r3, #1
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	4619      	mov	r1, r3
 8004f54:	68f8      	ldr	r0, [r7, #12]
 8004f56:	f7ff fef3 	bl	8004d40 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f5a:	e002      	b.n	8004f62 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8004f5c:	68f8      	ldr	r0, [r7, #12]
 8004f5e:	f7ff fee5 	bl	8004d2c <HAL_UART_RxHalfCpltCallback>
}
 8004f62:	bf00      	nop
 8004f64:	3710      	adds	r7, #16
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}

08004f6a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004f6a:	b580      	push	{r7, lr}
 8004f6c:	b084      	sub	sp, #16
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004f72:	2300      	movs	r3, #0
 8004f74:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f7a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	695b      	ldr	r3, [r3, #20]
 8004f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f86:	2b80      	cmp	r3, #128	@ 0x80
 8004f88:	bf0c      	ite	eq
 8004f8a:	2301      	moveq	r3, #1
 8004f8c:	2300      	movne	r3, #0
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	2b21      	cmp	r3, #33	@ 0x21
 8004f9c:	d108      	bne.n	8004fb0 <UART_DMAError+0x46>
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d005      	beq.n	8004fb0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004faa:	68b8      	ldr	r0, [r7, #8]
 8004fac:	f000 f972 	bl	8005294 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	695b      	ldr	r3, [r3, #20]
 8004fb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fba:	2b40      	cmp	r3, #64	@ 0x40
 8004fbc:	bf0c      	ite	eq
 8004fbe:	2301      	moveq	r3, #1
 8004fc0:	2300      	movne	r3, #0
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	2b22      	cmp	r3, #34	@ 0x22
 8004fd0:	d108      	bne.n	8004fe4 <UART_DMAError+0x7a>
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d005      	beq.n	8004fe4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004fde:	68b8      	ldr	r0, [r7, #8]
 8004fe0:	f000 f980 	bl	80052e4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe8:	f043 0210 	orr.w	r2, r3, #16
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	641a      	str	r2, [r3, #64]	@ 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ff0:	68b8      	ldr	r0, [r7, #8]
 8004ff2:	f7fc fba9 	bl	8001748 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ff6:	bf00      	nop
 8004ff8:	3710      	adds	r7, #16
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}

08004ffe <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004ffe:	b580      	push	{r7, lr}
 8005000:	b090      	sub	sp, #64	@ 0x40
 8005002:	af00      	add	r7, sp, #0
 8005004:	60f8      	str	r0, [r7, #12]
 8005006:	60b9      	str	r1, [r7, #8]
 8005008:	603b      	str	r3, [r7, #0]
 800500a:	4613      	mov	r3, r2
 800500c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800500e:	e050      	b.n	80050b2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005010:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005012:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005016:	d04c      	beq.n	80050b2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005018:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800501a:	2b00      	cmp	r3, #0
 800501c:	d007      	beq.n	800502e <UART_WaitOnFlagUntilTimeout+0x30>
 800501e:	f7fd fa09 	bl	8002434 <HAL_GetTick>
 8005022:	4602      	mov	r2, r0
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	1ad3      	subs	r3, r2, r3
 8005028:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800502a:	429a      	cmp	r2, r3
 800502c:	d241      	bcs.n	80050b2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	330c      	adds	r3, #12
 8005034:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005038:	e853 3f00 	ldrex	r3, [r3]
 800503c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800503e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005040:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8005044:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	330c      	adds	r3, #12
 800504c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800504e:	637a      	str	r2, [r7, #52]	@ 0x34
 8005050:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005052:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005054:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005056:	e841 2300 	strex	r3, r2, [r1]
 800505a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800505c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800505e:	2b00      	cmp	r3, #0
 8005060:	d1e5      	bne.n	800502e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	3314      	adds	r3, #20
 8005068:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	e853 3f00 	ldrex	r3, [r3]
 8005070:	613b      	str	r3, [r7, #16]
   return(result);
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	f023 0301 	bic.w	r3, r3, #1
 8005078:	63bb      	str	r3, [r7, #56]	@ 0x38
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	3314      	adds	r3, #20
 8005080:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005082:	623a      	str	r2, [r7, #32]
 8005084:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005086:	69f9      	ldr	r1, [r7, #28]
 8005088:	6a3a      	ldr	r2, [r7, #32]
 800508a:	e841 2300 	strex	r3, r2, [r1]
 800508e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d1e5      	bne.n	8005062 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2220      	movs	r2, #32
 800509a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2220      	movs	r2, #32
 80050a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2200      	movs	r2, #0
 80050aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 80050ae:	2303      	movs	r3, #3
 80050b0:	e00f      	b.n	80050d2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	4013      	ands	r3, r2
 80050bc:	68ba      	ldr	r2, [r7, #8]
 80050be:	429a      	cmp	r2, r3
 80050c0:	bf0c      	ite	eq
 80050c2:	2301      	moveq	r3, #1
 80050c4:	2300      	movne	r3, #0
 80050c6:	b2db      	uxtb	r3, r3
 80050c8:	461a      	mov	r2, r3
 80050ca:	79fb      	ldrb	r3, [r7, #7]
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d09f      	beq.n	8005010 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80050d0:	2300      	movs	r3, #0
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	3740      	adds	r7, #64	@ 0x40
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}

080050da <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050da:	b480      	push	{r7}
 80050dc:	b085      	sub	sp, #20
 80050de:	af00      	add	r7, sp, #0
 80050e0:	60f8      	str	r0, [r7, #12]
 80050e2:	60b9      	str	r1, [r7, #8]
 80050e4:	4613      	mov	r3, r2
 80050e6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	68ba      	ldr	r2, [r7, #8]
 80050ec:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	88fa      	ldrh	r2, [r7, #6]
 80050f2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	88fa      	ldrh	r2, [r7, #6]
 80050f8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2200      	movs	r2, #0
 80050fe:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2222      	movs	r2, #34	@ 0x22
 8005104:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2200      	movs	r2, #0
 800510c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	691b      	ldr	r3, [r3, #16]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d007      	beq.n	8005128 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	68da      	ldr	r2, [r3, #12]
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005126:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	695a      	ldr	r2, [r3, #20]
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f042 0201 	orr.w	r2, r2, #1
 8005136:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	68da      	ldr	r2, [r3, #12]
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f042 0220 	orr.w	r2, r2, #32
 8005146:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005148:	2300      	movs	r3, #0
}
 800514a:	4618      	mov	r0, r3
 800514c:	3714      	adds	r7, #20
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr
	...

08005158 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b098      	sub	sp, #96	@ 0x60
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	4613      	mov	r3, r2
 8005164:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005166:	68ba      	ldr	r2, [r7, #8]
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	88fa      	ldrh	r2, [r7, #6]
 8005170:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2200      	movs	r2, #0
 8005176:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2222      	movs	r2, #34	@ 0x22
 800517c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005184:	4a40      	ldr	r2, [pc, #256]	@ (8005288 <UART_Start_Receive_DMA+0x130>)
 8005186:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800518c:	4a3f      	ldr	r2, [pc, #252]	@ (800528c <UART_Start_Receive_DMA+0x134>)
 800518e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005194:	4a3e      	ldr	r2, [pc, #248]	@ (8005290 <UART_Start_Receive_DMA+0x138>)
 8005196:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800519c:	2200      	movs	r2, #0
 800519e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80051a0:	f107 0308 	add.w	r3, r7, #8
 80051a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	3304      	adds	r3, #4
 80051b0:	4619      	mov	r1, r3
 80051b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	88fb      	ldrh	r3, [r7, #6]
 80051b8:	f7fd fb08 	bl	80027cc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80051bc:	2300      	movs	r3, #0
 80051be:	613b      	str	r3, [r7, #16]
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	613b      	str	r3, [r7, #16]
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	613b      	str	r3, [r7, #16]
 80051d0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	691b      	ldr	r3, [r3, #16]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d019      	beq.n	8005216 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	330c      	adds	r3, #12
 80051e8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80051ec:	e853 3f00 	ldrex	r3, [r3]
 80051f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80051f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051f8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	330c      	adds	r3, #12
 8005200:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005202:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005204:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005206:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005208:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800520a:	e841 2300 	strex	r3, r2, [r1]
 800520e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005210:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005212:	2b00      	cmp	r3, #0
 8005214:	d1e5      	bne.n	80051e2 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	3314      	adds	r3, #20
 800521c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800521e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005220:	e853 3f00 	ldrex	r3, [r3]
 8005224:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005228:	f043 0301 	orr.w	r3, r3, #1
 800522c:	657b      	str	r3, [r7, #84]	@ 0x54
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	3314      	adds	r3, #20
 8005234:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005236:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005238:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800523a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800523c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800523e:	e841 2300 	strex	r3, r2, [r1]
 8005242:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005246:	2b00      	cmp	r3, #0
 8005248:	d1e5      	bne.n	8005216 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	3314      	adds	r3, #20
 8005250:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	e853 3f00 	ldrex	r3, [r3]
 8005258:	617b      	str	r3, [r7, #20]
   return(result);
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005260:	653b      	str	r3, [r7, #80]	@ 0x50
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	3314      	adds	r3, #20
 8005268:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800526a:	627a      	str	r2, [r7, #36]	@ 0x24
 800526c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800526e:	6a39      	ldr	r1, [r7, #32]
 8005270:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005272:	e841 2300 	strex	r3, r2, [r1]
 8005276:	61fb      	str	r3, [r7, #28]
   return(result);
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d1e5      	bne.n	800524a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800527e:	2300      	movs	r3, #0
}
 8005280:	4618      	mov	r0, r3
 8005282:	3760      	adds	r7, #96	@ 0x60
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}
 8005288:	08004e0f 	.word	0x08004e0f
 800528c:	08004f35 	.word	0x08004f35
 8005290:	08004f6b 	.word	0x08004f6b

08005294 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005294:	b480      	push	{r7}
 8005296:	b089      	sub	sp, #36	@ 0x24
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	330c      	adds	r3, #12
 80052a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	e853 3f00 	ldrex	r3, [r3]
 80052aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80052b2:	61fb      	str	r3, [r7, #28]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	330c      	adds	r3, #12
 80052ba:	69fa      	ldr	r2, [r7, #28]
 80052bc:	61ba      	str	r2, [r7, #24]
 80052be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052c0:	6979      	ldr	r1, [r7, #20]
 80052c2:	69ba      	ldr	r2, [r7, #24]
 80052c4:	e841 2300 	strex	r3, r2, [r1]
 80052c8:	613b      	str	r3, [r7, #16]
   return(result);
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d1e5      	bne.n	800529c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2220      	movs	r2, #32
 80052d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 80052d8:	bf00      	nop
 80052da:	3724      	adds	r7, #36	@ 0x24
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr

080052e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b095      	sub	sp, #84	@ 0x54
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	330c      	adds	r3, #12
 80052f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052f6:	e853 3f00 	ldrex	r3, [r3]
 80052fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80052fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005302:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	330c      	adds	r3, #12
 800530a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800530c:	643a      	str	r2, [r7, #64]	@ 0x40
 800530e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005310:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005312:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005314:	e841 2300 	strex	r3, r2, [r1]
 8005318:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800531a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800531c:	2b00      	cmp	r3, #0
 800531e:	d1e5      	bne.n	80052ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	3314      	adds	r3, #20
 8005326:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005328:	6a3b      	ldr	r3, [r7, #32]
 800532a:	e853 3f00 	ldrex	r3, [r3]
 800532e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	f023 0301 	bic.w	r3, r3, #1
 8005336:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	3314      	adds	r3, #20
 800533e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005340:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005342:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005344:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005346:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005348:	e841 2300 	strex	r3, r2, [r1]
 800534c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800534e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005350:	2b00      	cmp	r3, #0
 8005352:	d1e5      	bne.n	8005320 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005358:	2b01      	cmp	r3, #1
 800535a:	d119      	bne.n	8005390 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	330c      	adds	r3, #12
 8005362:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	e853 3f00 	ldrex	r3, [r3]
 800536a:	60bb      	str	r3, [r7, #8]
   return(result);
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	f023 0310 	bic.w	r3, r3, #16
 8005372:	647b      	str	r3, [r7, #68]	@ 0x44
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	330c      	adds	r3, #12
 800537a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800537c:	61ba      	str	r2, [r7, #24]
 800537e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005380:	6979      	ldr	r1, [r7, #20]
 8005382:	69ba      	ldr	r2, [r7, #24]
 8005384:	e841 2300 	strex	r3, r2, [r1]
 8005388:	613b      	str	r3, [r7, #16]
   return(result);
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d1e5      	bne.n	800535c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2220      	movs	r2, #32
 8005394:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2200      	movs	r2, #0
 800539c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800539e:	bf00      	nop
 80053a0:	3754      	adds	r7, #84	@ 0x54
 80053a2:	46bd      	mov	sp, r7
 80053a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a8:	4770      	bx	lr

080053aa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80053aa:	b580      	push	{r7, lr}
 80053ac:	b084      	sub	sp, #16
 80053ae:	af00      	add	r7, sp, #0
 80053b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2200      	movs	r2, #0
 80053bc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2200      	movs	r2, #0
 80053c2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80053c4:	68f8      	ldr	r0, [r7, #12]
 80053c6:	f7fc f9bf 	bl	8001748 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80053ca:	bf00      	nop
 80053cc:	3710      	adds	r7, #16
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}

080053d2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80053d2:	b480      	push	{r7}
 80053d4:	b085      	sub	sp, #20
 80053d6:	af00      	add	r7, sp, #0
 80053d8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053e0:	b2db      	uxtb	r3, r3
 80053e2:	2b21      	cmp	r3, #33	@ 0x21
 80053e4:	d13e      	bne.n	8005464 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053ee:	d114      	bne.n	800541a <UART_Transmit_IT+0x48>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	691b      	ldr	r3, [r3, #16]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d110      	bne.n	800541a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a1b      	ldr	r3, [r3, #32]
 80053fc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	881b      	ldrh	r3, [r3, #0]
 8005402:	461a      	mov	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800540c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6a1b      	ldr	r3, [r3, #32]
 8005412:	1c9a      	adds	r2, r3, #2
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	621a      	str	r2, [r3, #32]
 8005418:	e008      	b.n	800542c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6a1b      	ldr	r3, [r3, #32]
 800541e:	1c59      	adds	r1, r3, #1
 8005420:	687a      	ldr	r2, [r7, #4]
 8005422:	6211      	str	r1, [r2, #32]
 8005424:	781a      	ldrb	r2, [r3, #0]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005430:	b29b      	uxth	r3, r3
 8005432:	3b01      	subs	r3, #1
 8005434:	b29b      	uxth	r3, r3
 8005436:	687a      	ldr	r2, [r7, #4]
 8005438:	4619      	mov	r1, r3
 800543a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800543c:	2b00      	cmp	r3, #0
 800543e:	d10f      	bne.n	8005460 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68da      	ldr	r2, [r3, #12]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800544e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	68da      	ldr	r2, [r3, #12]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800545e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005460:	2300      	movs	r3, #0
 8005462:	e000      	b.n	8005466 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005464:	2302      	movs	r3, #2
  }
}
 8005466:	4618      	mov	r0, r3
 8005468:	3714      	adds	r7, #20
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr

08005472 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005472:	b580      	push	{r7, lr}
 8005474:	b082      	sub	sp, #8
 8005476:	af00      	add	r7, sp, #0
 8005478:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	68da      	ldr	r2, [r3, #12]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005488:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2220      	movs	r2, #32
 800548e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f7fc f940 	bl	8001718 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005498:	2300      	movs	r3, #0
}
 800549a:	4618      	mov	r0, r3
 800549c:	3708      	adds	r7, #8
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}

080054a2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80054a2:	b580      	push	{r7, lr}
 80054a4:	b08c      	sub	sp, #48	@ 0x30
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	2b22      	cmp	r3, #34	@ 0x22
 80054b4:	f040 80ab 	bne.w	800560e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054c0:	d117      	bne.n	80054f2 <UART_Receive_IT+0x50>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d113      	bne.n	80054f2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80054ca:	2300      	movs	r3, #0
 80054cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054d2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	b29b      	uxth	r3, r3
 80054dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054e0:	b29a      	uxth	r2, r3
 80054e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054e4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ea:	1c9a      	adds	r2, r3, #2
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	629a      	str	r2, [r3, #40]	@ 0x28
 80054f0:	e026      	b.n	8005540 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80054f8:	2300      	movs	r3, #0
 80054fa:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005504:	d007      	beq.n	8005516 <UART_Receive_IT+0x74>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d10a      	bne.n	8005524 <UART_Receive_IT+0x82>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	691b      	ldr	r3, [r3, #16]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d106      	bne.n	8005524 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	b2da      	uxtb	r2, r3
 800551e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005520:	701a      	strb	r2, [r3, #0]
 8005522:	e008      	b.n	8005536 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	b2db      	uxtb	r3, r3
 800552c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005530:	b2da      	uxtb	r2, r3
 8005532:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005534:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800553a:	1c5a      	adds	r2, r3, #1
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005544:	b29b      	uxth	r3, r3
 8005546:	3b01      	subs	r3, #1
 8005548:	b29b      	uxth	r3, r3
 800554a:	687a      	ldr	r2, [r7, #4]
 800554c:	4619      	mov	r1, r3
 800554e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005550:	2b00      	cmp	r3, #0
 8005552:	d15a      	bne.n	800560a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	68da      	ldr	r2, [r3, #12]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f022 0220 	bic.w	r2, r2, #32
 8005562:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	68da      	ldr	r2, [r3, #12]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005572:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	695a      	ldr	r2, [r3, #20]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f022 0201 	bic.w	r2, r2, #1
 8005582:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2220      	movs	r2, #32
 8005588:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005590:	2b01      	cmp	r3, #1
 8005592:	d135      	bne.n	8005600 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2200      	movs	r2, #0
 8005598:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	330c      	adds	r3, #12
 80055a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	e853 3f00 	ldrex	r3, [r3]
 80055a8:	613b      	str	r3, [r7, #16]
   return(result);
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	f023 0310 	bic.w	r3, r3, #16
 80055b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	330c      	adds	r3, #12
 80055b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055ba:	623a      	str	r2, [r7, #32]
 80055bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055be:	69f9      	ldr	r1, [r7, #28]
 80055c0:	6a3a      	ldr	r2, [r7, #32]
 80055c2:	e841 2300 	strex	r3, r2, [r1]
 80055c6:	61bb      	str	r3, [r7, #24]
   return(result);
 80055c8:	69bb      	ldr	r3, [r7, #24]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d1e5      	bne.n	800559a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 0310 	and.w	r3, r3, #16
 80055d8:	2b10      	cmp	r3, #16
 80055da:	d10a      	bne.n	80055f2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80055dc:	2300      	movs	r3, #0
 80055de:	60fb      	str	r3, [r7, #12]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	60fb      	str	r3, [r7, #12]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	60fb      	str	r3, [r7, #12]
 80055f0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80055f6:	4619      	mov	r1, r3
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f7ff fba1 	bl	8004d40 <HAL_UARTEx_RxEventCallback>
 80055fe:	e002      	b.n	8005606 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f7fb ff31 	bl	8001468 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005606:	2300      	movs	r3, #0
 8005608:	e002      	b.n	8005610 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800560a:	2300      	movs	r3, #0
 800560c:	e000      	b.n	8005610 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800560e:	2302      	movs	r3, #2
  }
}
 8005610:	4618      	mov	r0, r3
 8005612:	3730      	adds	r7, #48	@ 0x30
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}

08005618 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005618:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800561c:	b0c0      	sub	sp, #256	@ 0x100
 800561e:	af00      	add	r7, sp, #0
 8005620:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	691b      	ldr	r3, [r3, #16]
 800562c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005634:	68d9      	ldr	r1, [r3, #12]
 8005636:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	ea40 0301 	orr.w	r3, r0, r1
 8005640:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005642:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005646:	689a      	ldr	r2, [r3, #8]
 8005648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800564c:	691b      	ldr	r3, [r3, #16]
 800564e:	431a      	orrs	r2, r3
 8005650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005654:	695b      	ldr	r3, [r3, #20]
 8005656:	431a      	orrs	r2, r3
 8005658:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800565c:	69db      	ldr	r3, [r3, #28]
 800565e:	4313      	orrs	r3, r2
 8005660:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005670:	f021 010c 	bic.w	r1, r1, #12
 8005674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800567e:	430b      	orrs	r3, r1
 8005680:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005682:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	695b      	ldr	r3, [r3, #20]
 800568a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800568e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005692:	6999      	ldr	r1, [r3, #24]
 8005694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	ea40 0301 	orr.w	r3, r0, r1
 800569e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80056a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	4b8f      	ldr	r3, [pc, #572]	@ (80058e4 <UART_SetConfig+0x2cc>)
 80056a8:	429a      	cmp	r2, r3
 80056aa:	d005      	beq.n	80056b8 <UART_SetConfig+0xa0>
 80056ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	4b8d      	ldr	r3, [pc, #564]	@ (80058e8 <UART_SetConfig+0x2d0>)
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d104      	bne.n	80056c2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80056b8:	f7fe f9e4 	bl	8003a84 <HAL_RCC_GetPCLK2Freq>
 80056bc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80056c0:	e003      	b.n	80056ca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80056c2:	f7fe f9cb 	bl	8003a5c <HAL_RCC_GetPCLK1Freq>
 80056c6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80056ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056ce:	69db      	ldr	r3, [r3, #28]
 80056d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056d4:	f040 810c 	bne.w	80058f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80056d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056dc:	2200      	movs	r2, #0
 80056de:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80056e2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80056e6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80056ea:	4622      	mov	r2, r4
 80056ec:	462b      	mov	r3, r5
 80056ee:	1891      	adds	r1, r2, r2
 80056f0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80056f2:	415b      	adcs	r3, r3
 80056f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80056f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80056fa:	4621      	mov	r1, r4
 80056fc:	eb12 0801 	adds.w	r8, r2, r1
 8005700:	4629      	mov	r1, r5
 8005702:	eb43 0901 	adc.w	r9, r3, r1
 8005706:	f04f 0200 	mov.w	r2, #0
 800570a:	f04f 0300 	mov.w	r3, #0
 800570e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005712:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005716:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800571a:	4690      	mov	r8, r2
 800571c:	4699      	mov	r9, r3
 800571e:	4623      	mov	r3, r4
 8005720:	eb18 0303 	adds.w	r3, r8, r3
 8005724:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005728:	462b      	mov	r3, r5
 800572a:	eb49 0303 	adc.w	r3, r9, r3
 800572e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	2200      	movs	r2, #0
 800573a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800573e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005742:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005746:	460b      	mov	r3, r1
 8005748:	18db      	adds	r3, r3, r3
 800574a:	653b      	str	r3, [r7, #80]	@ 0x50
 800574c:	4613      	mov	r3, r2
 800574e:	eb42 0303 	adc.w	r3, r2, r3
 8005752:	657b      	str	r3, [r7, #84]	@ 0x54
 8005754:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005758:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800575c:	f7fb fa2c 	bl	8000bb8 <__aeabi_uldivmod>
 8005760:	4602      	mov	r2, r0
 8005762:	460b      	mov	r3, r1
 8005764:	4b61      	ldr	r3, [pc, #388]	@ (80058ec <UART_SetConfig+0x2d4>)
 8005766:	fba3 2302 	umull	r2, r3, r3, r2
 800576a:	095b      	lsrs	r3, r3, #5
 800576c:	011c      	lsls	r4, r3, #4
 800576e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005772:	2200      	movs	r2, #0
 8005774:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005778:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800577c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005780:	4642      	mov	r2, r8
 8005782:	464b      	mov	r3, r9
 8005784:	1891      	adds	r1, r2, r2
 8005786:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005788:	415b      	adcs	r3, r3
 800578a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800578c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005790:	4641      	mov	r1, r8
 8005792:	eb12 0a01 	adds.w	sl, r2, r1
 8005796:	4649      	mov	r1, r9
 8005798:	eb43 0b01 	adc.w	fp, r3, r1
 800579c:	f04f 0200 	mov.w	r2, #0
 80057a0:	f04f 0300 	mov.w	r3, #0
 80057a4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80057a8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80057ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80057b0:	4692      	mov	sl, r2
 80057b2:	469b      	mov	fp, r3
 80057b4:	4643      	mov	r3, r8
 80057b6:	eb1a 0303 	adds.w	r3, sl, r3
 80057ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80057be:	464b      	mov	r3, r9
 80057c0:	eb4b 0303 	adc.w	r3, fp, r3
 80057c4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80057c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	2200      	movs	r2, #0
 80057d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80057d4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80057d8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80057dc:	460b      	mov	r3, r1
 80057de:	18db      	adds	r3, r3, r3
 80057e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80057e2:	4613      	mov	r3, r2
 80057e4:	eb42 0303 	adc.w	r3, r2, r3
 80057e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80057ea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80057ee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80057f2:	f7fb f9e1 	bl	8000bb8 <__aeabi_uldivmod>
 80057f6:	4602      	mov	r2, r0
 80057f8:	460b      	mov	r3, r1
 80057fa:	4611      	mov	r1, r2
 80057fc:	4b3b      	ldr	r3, [pc, #236]	@ (80058ec <UART_SetConfig+0x2d4>)
 80057fe:	fba3 2301 	umull	r2, r3, r3, r1
 8005802:	095b      	lsrs	r3, r3, #5
 8005804:	2264      	movs	r2, #100	@ 0x64
 8005806:	fb02 f303 	mul.w	r3, r2, r3
 800580a:	1acb      	subs	r3, r1, r3
 800580c:	00db      	lsls	r3, r3, #3
 800580e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005812:	4b36      	ldr	r3, [pc, #216]	@ (80058ec <UART_SetConfig+0x2d4>)
 8005814:	fba3 2302 	umull	r2, r3, r3, r2
 8005818:	095b      	lsrs	r3, r3, #5
 800581a:	005b      	lsls	r3, r3, #1
 800581c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005820:	441c      	add	r4, r3
 8005822:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005826:	2200      	movs	r2, #0
 8005828:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800582c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005830:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005834:	4642      	mov	r2, r8
 8005836:	464b      	mov	r3, r9
 8005838:	1891      	adds	r1, r2, r2
 800583a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800583c:	415b      	adcs	r3, r3
 800583e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005840:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005844:	4641      	mov	r1, r8
 8005846:	1851      	adds	r1, r2, r1
 8005848:	6339      	str	r1, [r7, #48]	@ 0x30
 800584a:	4649      	mov	r1, r9
 800584c:	414b      	adcs	r3, r1
 800584e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005850:	f04f 0200 	mov.w	r2, #0
 8005854:	f04f 0300 	mov.w	r3, #0
 8005858:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800585c:	4659      	mov	r1, fp
 800585e:	00cb      	lsls	r3, r1, #3
 8005860:	4651      	mov	r1, sl
 8005862:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005866:	4651      	mov	r1, sl
 8005868:	00ca      	lsls	r2, r1, #3
 800586a:	4610      	mov	r0, r2
 800586c:	4619      	mov	r1, r3
 800586e:	4603      	mov	r3, r0
 8005870:	4642      	mov	r2, r8
 8005872:	189b      	adds	r3, r3, r2
 8005874:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005878:	464b      	mov	r3, r9
 800587a:	460a      	mov	r2, r1
 800587c:	eb42 0303 	adc.w	r3, r2, r3
 8005880:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	2200      	movs	r2, #0
 800588c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005890:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005894:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005898:	460b      	mov	r3, r1
 800589a:	18db      	adds	r3, r3, r3
 800589c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800589e:	4613      	mov	r3, r2
 80058a0:	eb42 0303 	adc.w	r3, r2, r3
 80058a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80058aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80058ae:	f7fb f983 	bl	8000bb8 <__aeabi_uldivmod>
 80058b2:	4602      	mov	r2, r0
 80058b4:	460b      	mov	r3, r1
 80058b6:	4b0d      	ldr	r3, [pc, #52]	@ (80058ec <UART_SetConfig+0x2d4>)
 80058b8:	fba3 1302 	umull	r1, r3, r3, r2
 80058bc:	095b      	lsrs	r3, r3, #5
 80058be:	2164      	movs	r1, #100	@ 0x64
 80058c0:	fb01 f303 	mul.w	r3, r1, r3
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	00db      	lsls	r3, r3, #3
 80058c8:	3332      	adds	r3, #50	@ 0x32
 80058ca:	4a08      	ldr	r2, [pc, #32]	@ (80058ec <UART_SetConfig+0x2d4>)
 80058cc:	fba2 2303 	umull	r2, r3, r2, r3
 80058d0:	095b      	lsrs	r3, r3, #5
 80058d2:	f003 0207 	and.w	r2, r3, #7
 80058d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4422      	add	r2, r4
 80058de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80058e0:	e106      	b.n	8005af0 <UART_SetConfig+0x4d8>
 80058e2:	bf00      	nop
 80058e4:	40011000 	.word	0x40011000
 80058e8:	40011400 	.word	0x40011400
 80058ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80058f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058f4:	2200      	movs	r2, #0
 80058f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80058fa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80058fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005902:	4642      	mov	r2, r8
 8005904:	464b      	mov	r3, r9
 8005906:	1891      	adds	r1, r2, r2
 8005908:	6239      	str	r1, [r7, #32]
 800590a:	415b      	adcs	r3, r3
 800590c:	627b      	str	r3, [r7, #36]	@ 0x24
 800590e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005912:	4641      	mov	r1, r8
 8005914:	1854      	adds	r4, r2, r1
 8005916:	4649      	mov	r1, r9
 8005918:	eb43 0501 	adc.w	r5, r3, r1
 800591c:	f04f 0200 	mov.w	r2, #0
 8005920:	f04f 0300 	mov.w	r3, #0
 8005924:	00eb      	lsls	r3, r5, #3
 8005926:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800592a:	00e2      	lsls	r2, r4, #3
 800592c:	4614      	mov	r4, r2
 800592e:	461d      	mov	r5, r3
 8005930:	4643      	mov	r3, r8
 8005932:	18e3      	adds	r3, r4, r3
 8005934:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005938:	464b      	mov	r3, r9
 800593a:	eb45 0303 	adc.w	r3, r5, r3
 800593e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005942:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	2200      	movs	r2, #0
 800594a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800594e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005952:	f04f 0200 	mov.w	r2, #0
 8005956:	f04f 0300 	mov.w	r3, #0
 800595a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800595e:	4629      	mov	r1, r5
 8005960:	008b      	lsls	r3, r1, #2
 8005962:	4621      	mov	r1, r4
 8005964:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005968:	4621      	mov	r1, r4
 800596a:	008a      	lsls	r2, r1, #2
 800596c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005970:	f7fb f922 	bl	8000bb8 <__aeabi_uldivmod>
 8005974:	4602      	mov	r2, r0
 8005976:	460b      	mov	r3, r1
 8005978:	4b60      	ldr	r3, [pc, #384]	@ (8005afc <UART_SetConfig+0x4e4>)
 800597a:	fba3 2302 	umull	r2, r3, r3, r2
 800597e:	095b      	lsrs	r3, r3, #5
 8005980:	011c      	lsls	r4, r3, #4
 8005982:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005986:	2200      	movs	r2, #0
 8005988:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800598c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005990:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005994:	4642      	mov	r2, r8
 8005996:	464b      	mov	r3, r9
 8005998:	1891      	adds	r1, r2, r2
 800599a:	61b9      	str	r1, [r7, #24]
 800599c:	415b      	adcs	r3, r3
 800599e:	61fb      	str	r3, [r7, #28]
 80059a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059a4:	4641      	mov	r1, r8
 80059a6:	1851      	adds	r1, r2, r1
 80059a8:	6139      	str	r1, [r7, #16]
 80059aa:	4649      	mov	r1, r9
 80059ac:	414b      	adcs	r3, r1
 80059ae:	617b      	str	r3, [r7, #20]
 80059b0:	f04f 0200 	mov.w	r2, #0
 80059b4:	f04f 0300 	mov.w	r3, #0
 80059b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80059bc:	4659      	mov	r1, fp
 80059be:	00cb      	lsls	r3, r1, #3
 80059c0:	4651      	mov	r1, sl
 80059c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059c6:	4651      	mov	r1, sl
 80059c8:	00ca      	lsls	r2, r1, #3
 80059ca:	4610      	mov	r0, r2
 80059cc:	4619      	mov	r1, r3
 80059ce:	4603      	mov	r3, r0
 80059d0:	4642      	mov	r2, r8
 80059d2:	189b      	adds	r3, r3, r2
 80059d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80059d8:	464b      	mov	r3, r9
 80059da:	460a      	mov	r2, r1
 80059dc:	eb42 0303 	adc.w	r3, r2, r3
 80059e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80059e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	67bb      	str	r3, [r7, #120]	@ 0x78
 80059ee:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80059f0:	f04f 0200 	mov.w	r2, #0
 80059f4:	f04f 0300 	mov.w	r3, #0
 80059f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80059fc:	4649      	mov	r1, r9
 80059fe:	008b      	lsls	r3, r1, #2
 8005a00:	4641      	mov	r1, r8
 8005a02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a06:	4641      	mov	r1, r8
 8005a08:	008a      	lsls	r2, r1, #2
 8005a0a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005a0e:	f7fb f8d3 	bl	8000bb8 <__aeabi_uldivmod>
 8005a12:	4602      	mov	r2, r0
 8005a14:	460b      	mov	r3, r1
 8005a16:	4611      	mov	r1, r2
 8005a18:	4b38      	ldr	r3, [pc, #224]	@ (8005afc <UART_SetConfig+0x4e4>)
 8005a1a:	fba3 2301 	umull	r2, r3, r3, r1
 8005a1e:	095b      	lsrs	r3, r3, #5
 8005a20:	2264      	movs	r2, #100	@ 0x64
 8005a22:	fb02 f303 	mul.w	r3, r2, r3
 8005a26:	1acb      	subs	r3, r1, r3
 8005a28:	011b      	lsls	r3, r3, #4
 8005a2a:	3332      	adds	r3, #50	@ 0x32
 8005a2c:	4a33      	ldr	r2, [pc, #204]	@ (8005afc <UART_SetConfig+0x4e4>)
 8005a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a32:	095b      	lsrs	r3, r3, #5
 8005a34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a38:	441c      	add	r4, r3
 8005a3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a3e:	2200      	movs	r2, #0
 8005a40:	673b      	str	r3, [r7, #112]	@ 0x70
 8005a42:	677a      	str	r2, [r7, #116]	@ 0x74
 8005a44:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005a48:	4642      	mov	r2, r8
 8005a4a:	464b      	mov	r3, r9
 8005a4c:	1891      	adds	r1, r2, r2
 8005a4e:	60b9      	str	r1, [r7, #8]
 8005a50:	415b      	adcs	r3, r3
 8005a52:	60fb      	str	r3, [r7, #12]
 8005a54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a58:	4641      	mov	r1, r8
 8005a5a:	1851      	adds	r1, r2, r1
 8005a5c:	6039      	str	r1, [r7, #0]
 8005a5e:	4649      	mov	r1, r9
 8005a60:	414b      	adcs	r3, r1
 8005a62:	607b      	str	r3, [r7, #4]
 8005a64:	f04f 0200 	mov.w	r2, #0
 8005a68:	f04f 0300 	mov.w	r3, #0
 8005a6c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005a70:	4659      	mov	r1, fp
 8005a72:	00cb      	lsls	r3, r1, #3
 8005a74:	4651      	mov	r1, sl
 8005a76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a7a:	4651      	mov	r1, sl
 8005a7c:	00ca      	lsls	r2, r1, #3
 8005a7e:	4610      	mov	r0, r2
 8005a80:	4619      	mov	r1, r3
 8005a82:	4603      	mov	r3, r0
 8005a84:	4642      	mov	r2, r8
 8005a86:	189b      	adds	r3, r3, r2
 8005a88:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a8a:	464b      	mov	r3, r9
 8005a8c:	460a      	mov	r2, r1
 8005a8e:	eb42 0303 	adc.w	r3, r2, r3
 8005a92:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a9e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005aa0:	f04f 0200 	mov.w	r2, #0
 8005aa4:	f04f 0300 	mov.w	r3, #0
 8005aa8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005aac:	4649      	mov	r1, r9
 8005aae:	008b      	lsls	r3, r1, #2
 8005ab0:	4641      	mov	r1, r8
 8005ab2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ab6:	4641      	mov	r1, r8
 8005ab8:	008a      	lsls	r2, r1, #2
 8005aba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005abe:	f7fb f87b 	bl	8000bb8 <__aeabi_uldivmod>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	460b      	mov	r3, r1
 8005ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8005afc <UART_SetConfig+0x4e4>)
 8005ac8:	fba3 1302 	umull	r1, r3, r3, r2
 8005acc:	095b      	lsrs	r3, r3, #5
 8005ace:	2164      	movs	r1, #100	@ 0x64
 8005ad0:	fb01 f303 	mul.w	r3, r1, r3
 8005ad4:	1ad3      	subs	r3, r2, r3
 8005ad6:	011b      	lsls	r3, r3, #4
 8005ad8:	3332      	adds	r3, #50	@ 0x32
 8005ada:	4a08      	ldr	r2, [pc, #32]	@ (8005afc <UART_SetConfig+0x4e4>)
 8005adc:	fba2 2303 	umull	r2, r3, r2, r3
 8005ae0:	095b      	lsrs	r3, r3, #5
 8005ae2:	f003 020f 	and.w	r2, r3, #15
 8005ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4422      	add	r2, r4
 8005aee:	609a      	str	r2, [r3, #8]
}
 8005af0:	bf00      	nop
 8005af2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005af6:	46bd      	mov	sp, r7
 8005af8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005afc:	51eb851f 	.word	0x51eb851f

08005b00 <__cvt>:
 8005b00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b04:	ec57 6b10 	vmov	r6, r7, d0
 8005b08:	2f00      	cmp	r7, #0
 8005b0a:	460c      	mov	r4, r1
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	463b      	mov	r3, r7
 8005b10:	bfbb      	ittet	lt
 8005b12:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005b16:	461f      	movlt	r7, r3
 8005b18:	2300      	movge	r3, #0
 8005b1a:	232d      	movlt	r3, #45	@ 0x2d
 8005b1c:	700b      	strb	r3, [r1, #0]
 8005b1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b20:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005b24:	4691      	mov	r9, r2
 8005b26:	f023 0820 	bic.w	r8, r3, #32
 8005b2a:	bfbc      	itt	lt
 8005b2c:	4632      	movlt	r2, r6
 8005b2e:	4616      	movlt	r6, r2
 8005b30:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005b34:	d005      	beq.n	8005b42 <__cvt+0x42>
 8005b36:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005b3a:	d100      	bne.n	8005b3e <__cvt+0x3e>
 8005b3c:	3401      	adds	r4, #1
 8005b3e:	2102      	movs	r1, #2
 8005b40:	e000      	b.n	8005b44 <__cvt+0x44>
 8005b42:	2103      	movs	r1, #3
 8005b44:	ab03      	add	r3, sp, #12
 8005b46:	9301      	str	r3, [sp, #4]
 8005b48:	ab02      	add	r3, sp, #8
 8005b4a:	9300      	str	r3, [sp, #0]
 8005b4c:	ec47 6b10 	vmov	d0, r6, r7
 8005b50:	4653      	mov	r3, sl
 8005b52:	4622      	mov	r2, r4
 8005b54:	f000 ff3c 	bl	80069d0 <_dtoa_r>
 8005b58:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005b5c:	4605      	mov	r5, r0
 8005b5e:	d119      	bne.n	8005b94 <__cvt+0x94>
 8005b60:	f019 0f01 	tst.w	r9, #1
 8005b64:	d00e      	beq.n	8005b84 <__cvt+0x84>
 8005b66:	eb00 0904 	add.w	r9, r0, r4
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	4630      	mov	r0, r6
 8005b70:	4639      	mov	r1, r7
 8005b72:	f7fa ffb1 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b76:	b108      	cbz	r0, 8005b7c <__cvt+0x7c>
 8005b78:	f8cd 900c 	str.w	r9, [sp, #12]
 8005b7c:	2230      	movs	r2, #48	@ 0x30
 8005b7e:	9b03      	ldr	r3, [sp, #12]
 8005b80:	454b      	cmp	r3, r9
 8005b82:	d31e      	bcc.n	8005bc2 <__cvt+0xc2>
 8005b84:	9b03      	ldr	r3, [sp, #12]
 8005b86:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005b88:	1b5b      	subs	r3, r3, r5
 8005b8a:	4628      	mov	r0, r5
 8005b8c:	6013      	str	r3, [r2, #0]
 8005b8e:	b004      	add	sp, #16
 8005b90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b94:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005b98:	eb00 0904 	add.w	r9, r0, r4
 8005b9c:	d1e5      	bne.n	8005b6a <__cvt+0x6a>
 8005b9e:	7803      	ldrb	r3, [r0, #0]
 8005ba0:	2b30      	cmp	r3, #48	@ 0x30
 8005ba2:	d10a      	bne.n	8005bba <__cvt+0xba>
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	4630      	mov	r0, r6
 8005baa:	4639      	mov	r1, r7
 8005bac:	f7fa ff94 	bl	8000ad8 <__aeabi_dcmpeq>
 8005bb0:	b918      	cbnz	r0, 8005bba <__cvt+0xba>
 8005bb2:	f1c4 0401 	rsb	r4, r4, #1
 8005bb6:	f8ca 4000 	str.w	r4, [sl]
 8005bba:	f8da 3000 	ldr.w	r3, [sl]
 8005bbe:	4499      	add	r9, r3
 8005bc0:	e7d3      	b.n	8005b6a <__cvt+0x6a>
 8005bc2:	1c59      	adds	r1, r3, #1
 8005bc4:	9103      	str	r1, [sp, #12]
 8005bc6:	701a      	strb	r2, [r3, #0]
 8005bc8:	e7d9      	b.n	8005b7e <__cvt+0x7e>

08005bca <__exponent>:
 8005bca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005bcc:	2900      	cmp	r1, #0
 8005bce:	bfba      	itte	lt
 8005bd0:	4249      	neglt	r1, r1
 8005bd2:	232d      	movlt	r3, #45	@ 0x2d
 8005bd4:	232b      	movge	r3, #43	@ 0x2b
 8005bd6:	2909      	cmp	r1, #9
 8005bd8:	7002      	strb	r2, [r0, #0]
 8005bda:	7043      	strb	r3, [r0, #1]
 8005bdc:	dd29      	ble.n	8005c32 <__exponent+0x68>
 8005bde:	f10d 0307 	add.w	r3, sp, #7
 8005be2:	461d      	mov	r5, r3
 8005be4:	270a      	movs	r7, #10
 8005be6:	461a      	mov	r2, r3
 8005be8:	fbb1 f6f7 	udiv	r6, r1, r7
 8005bec:	fb07 1416 	mls	r4, r7, r6, r1
 8005bf0:	3430      	adds	r4, #48	@ 0x30
 8005bf2:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005bf6:	460c      	mov	r4, r1
 8005bf8:	2c63      	cmp	r4, #99	@ 0x63
 8005bfa:	f103 33ff 	add.w	r3, r3, #4294967295
 8005bfe:	4631      	mov	r1, r6
 8005c00:	dcf1      	bgt.n	8005be6 <__exponent+0x1c>
 8005c02:	3130      	adds	r1, #48	@ 0x30
 8005c04:	1e94      	subs	r4, r2, #2
 8005c06:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005c0a:	1c41      	adds	r1, r0, #1
 8005c0c:	4623      	mov	r3, r4
 8005c0e:	42ab      	cmp	r3, r5
 8005c10:	d30a      	bcc.n	8005c28 <__exponent+0x5e>
 8005c12:	f10d 0309 	add.w	r3, sp, #9
 8005c16:	1a9b      	subs	r3, r3, r2
 8005c18:	42ac      	cmp	r4, r5
 8005c1a:	bf88      	it	hi
 8005c1c:	2300      	movhi	r3, #0
 8005c1e:	3302      	adds	r3, #2
 8005c20:	4403      	add	r3, r0
 8005c22:	1a18      	subs	r0, r3, r0
 8005c24:	b003      	add	sp, #12
 8005c26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c28:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005c2c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005c30:	e7ed      	b.n	8005c0e <__exponent+0x44>
 8005c32:	2330      	movs	r3, #48	@ 0x30
 8005c34:	3130      	adds	r1, #48	@ 0x30
 8005c36:	7083      	strb	r3, [r0, #2]
 8005c38:	70c1      	strb	r1, [r0, #3]
 8005c3a:	1d03      	adds	r3, r0, #4
 8005c3c:	e7f1      	b.n	8005c22 <__exponent+0x58>
	...

08005c40 <_printf_float>:
 8005c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c44:	b08d      	sub	sp, #52	@ 0x34
 8005c46:	460c      	mov	r4, r1
 8005c48:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005c4c:	4616      	mov	r6, r2
 8005c4e:	461f      	mov	r7, r3
 8005c50:	4605      	mov	r5, r0
 8005c52:	f000 fdbd 	bl	80067d0 <_localeconv_r>
 8005c56:	6803      	ldr	r3, [r0, #0]
 8005c58:	9304      	str	r3, [sp, #16]
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f7fa fb10 	bl	8000280 <strlen>
 8005c60:	2300      	movs	r3, #0
 8005c62:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c64:	f8d8 3000 	ldr.w	r3, [r8]
 8005c68:	9005      	str	r0, [sp, #20]
 8005c6a:	3307      	adds	r3, #7
 8005c6c:	f023 0307 	bic.w	r3, r3, #7
 8005c70:	f103 0208 	add.w	r2, r3, #8
 8005c74:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005c78:	f8d4 b000 	ldr.w	fp, [r4]
 8005c7c:	f8c8 2000 	str.w	r2, [r8]
 8005c80:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005c84:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005c88:	9307      	str	r3, [sp, #28]
 8005c8a:	f8cd 8018 	str.w	r8, [sp, #24]
 8005c8e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005c92:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c96:	4b9c      	ldr	r3, [pc, #624]	@ (8005f08 <_printf_float+0x2c8>)
 8005c98:	f04f 32ff 	mov.w	r2, #4294967295
 8005c9c:	f7fa ff4e 	bl	8000b3c <__aeabi_dcmpun>
 8005ca0:	bb70      	cbnz	r0, 8005d00 <_printf_float+0xc0>
 8005ca2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ca6:	4b98      	ldr	r3, [pc, #608]	@ (8005f08 <_printf_float+0x2c8>)
 8005ca8:	f04f 32ff 	mov.w	r2, #4294967295
 8005cac:	f7fa ff28 	bl	8000b00 <__aeabi_dcmple>
 8005cb0:	bb30      	cbnz	r0, 8005d00 <_printf_float+0xc0>
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	4640      	mov	r0, r8
 8005cb8:	4649      	mov	r1, r9
 8005cba:	f7fa ff17 	bl	8000aec <__aeabi_dcmplt>
 8005cbe:	b110      	cbz	r0, 8005cc6 <_printf_float+0x86>
 8005cc0:	232d      	movs	r3, #45	@ 0x2d
 8005cc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005cc6:	4a91      	ldr	r2, [pc, #580]	@ (8005f0c <_printf_float+0x2cc>)
 8005cc8:	4b91      	ldr	r3, [pc, #580]	@ (8005f10 <_printf_float+0x2d0>)
 8005cca:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005cce:	bf8c      	ite	hi
 8005cd0:	4690      	movhi	r8, r2
 8005cd2:	4698      	movls	r8, r3
 8005cd4:	2303      	movs	r3, #3
 8005cd6:	6123      	str	r3, [r4, #16]
 8005cd8:	f02b 0304 	bic.w	r3, fp, #4
 8005cdc:	6023      	str	r3, [r4, #0]
 8005cde:	f04f 0900 	mov.w	r9, #0
 8005ce2:	9700      	str	r7, [sp, #0]
 8005ce4:	4633      	mov	r3, r6
 8005ce6:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005ce8:	4621      	mov	r1, r4
 8005cea:	4628      	mov	r0, r5
 8005cec:	f000 f9d2 	bl	8006094 <_printf_common>
 8005cf0:	3001      	adds	r0, #1
 8005cf2:	f040 808d 	bne.w	8005e10 <_printf_float+0x1d0>
 8005cf6:	f04f 30ff 	mov.w	r0, #4294967295
 8005cfa:	b00d      	add	sp, #52	@ 0x34
 8005cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d00:	4642      	mov	r2, r8
 8005d02:	464b      	mov	r3, r9
 8005d04:	4640      	mov	r0, r8
 8005d06:	4649      	mov	r1, r9
 8005d08:	f7fa ff18 	bl	8000b3c <__aeabi_dcmpun>
 8005d0c:	b140      	cbz	r0, 8005d20 <_printf_float+0xe0>
 8005d0e:	464b      	mov	r3, r9
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	bfbc      	itt	lt
 8005d14:	232d      	movlt	r3, #45	@ 0x2d
 8005d16:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005d1a:	4a7e      	ldr	r2, [pc, #504]	@ (8005f14 <_printf_float+0x2d4>)
 8005d1c:	4b7e      	ldr	r3, [pc, #504]	@ (8005f18 <_printf_float+0x2d8>)
 8005d1e:	e7d4      	b.n	8005cca <_printf_float+0x8a>
 8005d20:	6863      	ldr	r3, [r4, #4]
 8005d22:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005d26:	9206      	str	r2, [sp, #24]
 8005d28:	1c5a      	adds	r2, r3, #1
 8005d2a:	d13b      	bne.n	8005da4 <_printf_float+0x164>
 8005d2c:	2306      	movs	r3, #6
 8005d2e:	6063      	str	r3, [r4, #4]
 8005d30:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005d34:	2300      	movs	r3, #0
 8005d36:	6022      	str	r2, [r4, #0]
 8005d38:	9303      	str	r3, [sp, #12]
 8005d3a:	ab0a      	add	r3, sp, #40	@ 0x28
 8005d3c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005d40:	ab09      	add	r3, sp, #36	@ 0x24
 8005d42:	9300      	str	r3, [sp, #0]
 8005d44:	6861      	ldr	r1, [r4, #4]
 8005d46:	ec49 8b10 	vmov	d0, r8, r9
 8005d4a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005d4e:	4628      	mov	r0, r5
 8005d50:	f7ff fed6 	bl	8005b00 <__cvt>
 8005d54:	9b06      	ldr	r3, [sp, #24]
 8005d56:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005d58:	2b47      	cmp	r3, #71	@ 0x47
 8005d5a:	4680      	mov	r8, r0
 8005d5c:	d129      	bne.n	8005db2 <_printf_float+0x172>
 8005d5e:	1cc8      	adds	r0, r1, #3
 8005d60:	db02      	blt.n	8005d68 <_printf_float+0x128>
 8005d62:	6863      	ldr	r3, [r4, #4]
 8005d64:	4299      	cmp	r1, r3
 8005d66:	dd41      	ble.n	8005dec <_printf_float+0x1ac>
 8005d68:	f1aa 0a02 	sub.w	sl, sl, #2
 8005d6c:	fa5f fa8a 	uxtb.w	sl, sl
 8005d70:	3901      	subs	r1, #1
 8005d72:	4652      	mov	r2, sl
 8005d74:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005d78:	9109      	str	r1, [sp, #36]	@ 0x24
 8005d7a:	f7ff ff26 	bl	8005bca <__exponent>
 8005d7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005d80:	1813      	adds	r3, r2, r0
 8005d82:	2a01      	cmp	r2, #1
 8005d84:	4681      	mov	r9, r0
 8005d86:	6123      	str	r3, [r4, #16]
 8005d88:	dc02      	bgt.n	8005d90 <_printf_float+0x150>
 8005d8a:	6822      	ldr	r2, [r4, #0]
 8005d8c:	07d2      	lsls	r2, r2, #31
 8005d8e:	d501      	bpl.n	8005d94 <_printf_float+0x154>
 8005d90:	3301      	adds	r3, #1
 8005d92:	6123      	str	r3, [r4, #16]
 8005d94:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d0a2      	beq.n	8005ce2 <_printf_float+0xa2>
 8005d9c:	232d      	movs	r3, #45	@ 0x2d
 8005d9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005da2:	e79e      	b.n	8005ce2 <_printf_float+0xa2>
 8005da4:	9a06      	ldr	r2, [sp, #24]
 8005da6:	2a47      	cmp	r2, #71	@ 0x47
 8005da8:	d1c2      	bne.n	8005d30 <_printf_float+0xf0>
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d1c0      	bne.n	8005d30 <_printf_float+0xf0>
 8005dae:	2301      	movs	r3, #1
 8005db0:	e7bd      	b.n	8005d2e <_printf_float+0xee>
 8005db2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005db6:	d9db      	bls.n	8005d70 <_printf_float+0x130>
 8005db8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005dbc:	d118      	bne.n	8005df0 <_printf_float+0x1b0>
 8005dbe:	2900      	cmp	r1, #0
 8005dc0:	6863      	ldr	r3, [r4, #4]
 8005dc2:	dd0b      	ble.n	8005ddc <_printf_float+0x19c>
 8005dc4:	6121      	str	r1, [r4, #16]
 8005dc6:	b913      	cbnz	r3, 8005dce <_printf_float+0x18e>
 8005dc8:	6822      	ldr	r2, [r4, #0]
 8005dca:	07d0      	lsls	r0, r2, #31
 8005dcc:	d502      	bpl.n	8005dd4 <_printf_float+0x194>
 8005dce:	3301      	adds	r3, #1
 8005dd0:	440b      	add	r3, r1
 8005dd2:	6123      	str	r3, [r4, #16]
 8005dd4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005dd6:	f04f 0900 	mov.w	r9, #0
 8005dda:	e7db      	b.n	8005d94 <_printf_float+0x154>
 8005ddc:	b913      	cbnz	r3, 8005de4 <_printf_float+0x1a4>
 8005dde:	6822      	ldr	r2, [r4, #0]
 8005de0:	07d2      	lsls	r2, r2, #31
 8005de2:	d501      	bpl.n	8005de8 <_printf_float+0x1a8>
 8005de4:	3302      	adds	r3, #2
 8005de6:	e7f4      	b.n	8005dd2 <_printf_float+0x192>
 8005de8:	2301      	movs	r3, #1
 8005dea:	e7f2      	b.n	8005dd2 <_printf_float+0x192>
 8005dec:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005df0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005df2:	4299      	cmp	r1, r3
 8005df4:	db05      	blt.n	8005e02 <_printf_float+0x1c2>
 8005df6:	6823      	ldr	r3, [r4, #0]
 8005df8:	6121      	str	r1, [r4, #16]
 8005dfa:	07d8      	lsls	r0, r3, #31
 8005dfc:	d5ea      	bpl.n	8005dd4 <_printf_float+0x194>
 8005dfe:	1c4b      	adds	r3, r1, #1
 8005e00:	e7e7      	b.n	8005dd2 <_printf_float+0x192>
 8005e02:	2900      	cmp	r1, #0
 8005e04:	bfd4      	ite	le
 8005e06:	f1c1 0202 	rsble	r2, r1, #2
 8005e0a:	2201      	movgt	r2, #1
 8005e0c:	4413      	add	r3, r2
 8005e0e:	e7e0      	b.n	8005dd2 <_printf_float+0x192>
 8005e10:	6823      	ldr	r3, [r4, #0]
 8005e12:	055a      	lsls	r2, r3, #21
 8005e14:	d407      	bmi.n	8005e26 <_printf_float+0x1e6>
 8005e16:	6923      	ldr	r3, [r4, #16]
 8005e18:	4642      	mov	r2, r8
 8005e1a:	4631      	mov	r1, r6
 8005e1c:	4628      	mov	r0, r5
 8005e1e:	47b8      	blx	r7
 8005e20:	3001      	adds	r0, #1
 8005e22:	d12b      	bne.n	8005e7c <_printf_float+0x23c>
 8005e24:	e767      	b.n	8005cf6 <_printf_float+0xb6>
 8005e26:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005e2a:	f240 80dd 	bls.w	8005fe8 <_printf_float+0x3a8>
 8005e2e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005e32:	2200      	movs	r2, #0
 8005e34:	2300      	movs	r3, #0
 8005e36:	f7fa fe4f 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e3a:	2800      	cmp	r0, #0
 8005e3c:	d033      	beq.n	8005ea6 <_printf_float+0x266>
 8005e3e:	4a37      	ldr	r2, [pc, #220]	@ (8005f1c <_printf_float+0x2dc>)
 8005e40:	2301      	movs	r3, #1
 8005e42:	4631      	mov	r1, r6
 8005e44:	4628      	mov	r0, r5
 8005e46:	47b8      	blx	r7
 8005e48:	3001      	adds	r0, #1
 8005e4a:	f43f af54 	beq.w	8005cf6 <_printf_float+0xb6>
 8005e4e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005e52:	4543      	cmp	r3, r8
 8005e54:	db02      	blt.n	8005e5c <_printf_float+0x21c>
 8005e56:	6823      	ldr	r3, [r4, #0]
 8005e58:	07d8      	lsls	r0, r3, #31
 8005e5a:	d50f      	bpl.n	8005e7c <_printf_float+0x23c>
 8005e5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e60:	4631      	mov	r1, r6
 8005e62:	4628      	mov	r0, r5
 8005e64:	47b8      	blx	r7
 8005e66:	3001      	adds	r0, #1
 8005e68:	f43f af45 	beq.w	8005cf6 <_printf_float+0xb6>
 8005e6c:	f04f 0900 	mov.w	r9, #0
 8005e70:	f108 38ff 	add.w	r8, r8, #4294967295
 8005e74:	f104 0a1a 	add.w	sl, r4, #26
 8005e78:	45c8      	cmp	r8, r9
 8005e7a:	dc09      	bgt.n	8005e90 <_printf_float+0x250>
 8005e7c:	6823      	ldr	r3, [r4, #0]
 8005e7e:	079b      	lsls	r3, r3, #30
 8005e80:	f100 8103 	bmi.w	800608a <_printf_float+0x44a>
 8005e84:	68e0      	ldr	r0, [r4, #12]
 8005e86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e88:	4298      	cmp	r0, r3
 8005e8a:	bfb8      	it	lt
 8005e8c:	4618      	movlt	r0, r3
 8005e8e:	e734      	b.n	8005cfa <_printf_float+0xba>
 8005e90:	2301      	movs	r3, #1
 8005e92:	4652      	mov	r2, sl
 8005e94:	4631      	mov	r1, r6
 8005e96:	4628      	mov	r0, r5
 8005e98:	47b8      	blx	r7
 8005e9a:	3001      	adds	r0, #1
 8005e9c:	f43f af2b 	beq.w	8005cf6 <_printf_float+0xb6>
 8005ea0:	f109 0901 	add.w	r9, r9, #1
 8005ea4:	e7e8      	b.n	8005e78 <_printf_float+0x238>
 8005ea6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	dc39      	bgt.n	8005f20 <_printf_float+0x2e0>
 8005eac:	4a1b      	ldr	r2, [pc, #108]	@ (8005f1c <_printf_float+0x2dc>)
 8005eae:	2301      	movs	r3, #1
 8005eb0:	4631      	mov	r1, r6
 8005eb2:	4628      	mov	r0, r5
 8005eb4:	47b8      	blx	r7
 8005eb6:	3001      	adds	r0, #1
 8005eb8:	f43f af1d 	beq.w	8005cf6 <_printf_float+0xb6>
 8005ebc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005ec0:	ea59 0303 	orrs.w	r3, r9, r3
 8005ec4:	d102      	bne.n	8005ecc <_printf_float+0x28c>
 8005ec6:	6823      	ldr	r3, [r4, #0]
 8005ec8:	07d9      	lsls	r1, r3, #31
 8005eca:	d5d7      	bpl.n	8005e7c <_printf_float+0x23c>
 8005ecc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ed0:	4631      	mov	r1, r6
 8005ed2:	4628      	mov	r0, r5
 8005ed4:	47b8      	blx	r7
 8005ed6:	3001      	adds	r0, #1
 8005ed8:	f43f af0d 	beq.w	8005cf6 <_printf_float+0xb6>
 8005edc:	f04f 0a00 	mov.w	sl, #0
 8005ee0:	f104 0b1a 	add.w	fp, r4, #26
 8005ee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ee6:	425b      	negs	r3, r3
 8005ee8:	4553      	cmp	r3, sl
 8005eea:	dc01      	bgt.n	8005ef0 <_printf_float+0x2b0>
 8005eec:	464b      	mov	r3, r9
 8005eee:	e793      	b.n	8005e18 <_printf_float+0x1d8>
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	465a      	mov	r2, fp
 8005ef4:	4631      	mov	r1, r6
 8005ef6:	4628      	mov	r0, r5
 8005ef8:	47b8      	blx	r7
 8005efa:	3001      	adds	r0, #1
 8005efc:	f43f aefb 	beq.w	8005cf6 <_printf_float+0xb6>
 8005f00:	f10a 0a01 	add.w	sl, sl, #1
 8005f04:	e7ee      	b.n	8005ee4 <_printf_float+0x2a4>
 8005f06:	bf00      	nop
 8005f08:	7fefffff 	.word	0x7fefffff
 8005f0c:	08008a10 	.word	0x08008a10
 8005f10:	08008a0c 	.word	0x08008a0c
 8005f14:	08008a18 	.word	0x08008a18
 8005f18:	08008a14 	.word	0x08008a14
 8005f1c:	08008a1c 	.word	0x08008a1c
 8005f20:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f22:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005f26:	4553      	cmp	r3, sl
 8005f28:	bfa8      	it	ge
 8005f2a:	4653      	movge	r3, sl
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	4699      	mov	r9, r3
 8005f30:	dc36      	bgt.n	8005fa0 <_printf_float+0x360>
 8005f32:	f04f 0b00 	mov.w	fp, #0
 8005f36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f3a:	f104 021a 	add.w	r2, r4, #26
 8005f3e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f40:	9306      	str	r3, [sp, #24]
 8005f42:	eba3 0309 	sub.w	r3, r3, r9
 8005f46:	455b      	cmp	r3, fp
 8005f48:	dc31      	bgt.n	8005fae <_printf_float+0x36e>
 8005f4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f4c:	459a      	cmp	sl, r3
 8005f4e:	dc3a      	bgt.n	8005fc6 <_printf_float+0x386>
 8005f50:	6823      	ldr	r3, [r4, #0]
 8005f52:	07da      	lsls	r2, r3, #31
 8005f54:	d437      	bmi.n	8005fc6 <_printf_float+0x386>
 8005f56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f58:	ebaa 0903 	sub.w	r9, sl, r3
 8005f5c:	9b06      	ldr	r3, [sp, #24]
 8005f5e:	ebaa 0303 	sub.w	r3, sl, r3
 8005f62:	4599      	cmp	r9, r3
 8005f64:	bfa8      	it	ge
 8005f66:	4699      	movge	r9, r3
 8005f68:	f1b9 0f00 	cmp.w	r9, #0
 8005f6c:	dc33      	bgt.n	8005fd6 <_printf_float+0x396>
 8005f6e:	f04f 0800 	mov.w	r8, #0
 8005f72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f76:	f104 0b1a 	add.w	fp, r4, #26
 8005f7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f7c:	ebaa 0303 	sub.w	r3, sl, r3
 8005f80:	eba3 0309 	sub.w	r3, r3, r9
 8005f84:	4543      	cmp	r3, r8
 8005f86:	f77f af79 	ble.w	8005e7c <_printf_float+0x23c>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	465a      	mov	r2, fp
 8005f8e:	4631      	mov	r1, r6
 8005f90:	4628      	mov	r0, r5
 8005f92:	47b8      	blx	r7
 8005f94:	3001      	adds	r0, #1
 8005f96:	f43f aeae 	beq.w	8005cf6 <_printf_float+0xb6>
 8005f9a:	f108 0801 	add.w	r8, r8, #1
 8005f9e:	e7ec      	b.n	8005f7a <_printf_float+0x33a>
 8005fa0:	4642      	mov	r2, r8
 8005fa2:	4631      	mov	r1, r6
 8005fa4:	4628      	mov	r0, r5
 8005fa6:	47b8      	blx	r7
 8005fa8:	3001      	adds	r0, #1
 8005faa:	d1c2      	bne.n	8005f32 <_printf_float+0x2f2>
 8005fac:	e6a3      	b.n	8005cf6 <_printf_float+0xb6>
 8005fae:	2301      	movs	r3, #1
 8005fb0:	4631      	mov	r1, r6
 8005fb2:	4628      	mov	r0, r5
 8005fb4:	9206      	str	r2, [sp, #24]
 8005fb6:	47b8      	blx	r7
 8005fb8:	3001      	adds	r0, #1
 8005fba:	f43f ae9c 	beq.w	8005cf6 <_printf_float+0xb6>
 8005fbe:	9a06      	ldr	r2, [sp, #24]
 8005fc0:	f10b 0b01 	add.w	fp, fp, #1
 8005fc4:	e7bb      	b.n	8005f3e <_printf_float+0x2fe>
 8005fc6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fca:	4631      	mov	r1, r6
 8005fcc:	4628      	mov	r0, r5
 8005fce:	47b8      	blx	r7
 8005fd0:	3001      	adds	r0, #1
 8005fd2:	d1c0      	bne.n	8005f56 <_printf_float+0x316>
 8005fd4:	e68f      	b.n	8005cf6 <_printf_float+0xb6>
 8005fd6:	9a06      	ldr	r2, [sp, #24]
 8005fd8:	464b      	mov	r3, r9
 8005fda:	4442      	add	r2, r8
 8005fdc:	4631      	mov	r1, r6
 8005fde:	4628      	mov	r0, r5
 8005fe0:	47b8      	blx	r7
 8005fe2:	3001      	adds	r0, #1
 8005fe4:	d1c3      	bne.n	8005f6e <_printf_float+0x32e>
 8005fe6:	e686      	b.n	8005cf6 <_printf_float+0xb6>
 8005fe8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005fec:	f1ba 0f01 	cmp.w	sl, #1
 8005ff0:	dc01      	bgt.n	8005ff6 <_printf_float+0x3b6>
 8005ff2:	07db      	lsls	r3, r3, #31
 8005ff4:	d536      	bpl.n	8006064 <_printf_float+0x424>
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	4642      	mov	r2, r8
 8005ffa:	4631      	mov	r1, r6
 8005ffc:	4628      	mov	r0, r5
 8005ffe:	47b8      	blx	r7
 8006000:	3001      	adds	r0, #1
 8006002:	f43f ae78 	beq.w	8005cf6 <_printf_float+0xb6>
 8006006:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800600a:	4631      	mov	r1, r6
 800600c:	4628      	mov	r0, r5
 800600e:	47b8      	blx	r7
 8006010:	3001      	adds	r0, #1
 8006012:	f43f ae70 	beq.w	8005cf6 <_printf_float+0xb6>
 8006016:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800601a:	2200      	movs	r2, #0
 800601c:	2300      	movs	r3, #0
 800601e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006022:	f7fa fd59 	bl	8000ad8 <__aeabi_dcmpeq>
 8006026:	b9c0      	cbnz	r0, 800605a <_printf_float+0x41a>
 8006028:	4653      	mov	r3, sl
 800602a:	f108 0201 	add.w	r2, r8, #1
 800602e:	4631      	mov	r1, r6
 8006030:	4628      	mov	r0, r5
 8006032:	47b8      	blx	r7
 8006034:	3001      	adds	r0, #1
 8006036:	d10c      	bne.n	8006052 <_printf_float+0x412>
 8006038:	e65d      	b.n	8005cf6 <_printf_float+0xb6>
 800603a:	2301      	movs	r3, #1
 800603c:	465a      	mov	r2, fp
 800603e:	4631      	mov	r1, r6
 8006040:	4628      	mov	r0, r5
 8006042:	47b8      	blx	r7
 8006044:	3001      	adds	r0, #1
 8006046:	f43f ae56 	beq.w	8005cf6 <_printf_float+0xb6>
 800604a:	f108 0801 	add.w	r8, r8, #1
 800604e:	45d0      	cmp	r8, sl
 8006050:	dbf3      	blt.n	800603a <_printf_float+0x3fa>
 8006052:	464b      	mov	r3, r9
 8006054:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006058:	e6df      	b.n	8005e1a <_printf_float+0x1da>
 800605a:	f04f 0800 	mov.w	r8, #0
 800605e:	f104 0b1a 	add.w	fp, r4, #26
 8006062:	e7f4      	b.n	800604e <_printf_float+0x40e>
 8006064:	2301      	movs	r3, #1
 8006066:	4642      	mov	r2, r8
 8006068:	e7e1      	b.n	800602e <_printf_float+0x3ee>
 800606a:	2301      	movs	r3, #1
 800606c:	464a      	mov	r2, r9
 800606e:	4631      	mov	r1, r6
 8006070:	4628      	mov	r0, r5
 8006072:	47b8      	blx	r7
 8006074:	3001      	adds	r0, #1
 8006076:	f43f ae3e 	beq.w	8005cf6 <_printf_float+0xb6>
 800607a:	f108 0801 	add.w	r8, r8, #1
 800607e:	68e3      	ldr	r3, [r4, #12]
 8006080:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006082:	1a5b      	subs	r3, r3, r1
 8006084:	4543      	cmp	r3, r8
 8006086:	dcf0      	bgt.n	800606a <_printf_float+0x42a>
 8006088:	e6fc      	b.n	8005e84 <_printf_float+0x244>
 800608a:	f04f 0800 	mov.w	r8, #0
 800608e:	f104 0919 	add.w	r9, r4, #25
 8006092:	e7f4      	b.n	800607e <_printf_float+0x43e>

08006094 <_printf_common>:
 8006094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006098:	4616      	mov	r6, r2
 800609a:	4698      	mov	r8, r3
 800609c:	688a      	ldr	r2, [r1, #8]
 800609e:	690b      	ldr	r3, [r1, #16]
 80060a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80060a4:	4293      	cmp	r3, r2
 80060a6:	bfb8      	it	lt
 80060a8:	4613      	movlt	r3, r2
 80060aa:	6033      	str	r3, [r6, #0]
 80060ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80060b0:	4607      	mov	r7, r0
 80060b2:	460c      	mov	r4, r1
 80060b4:	b10a      	cbz	r2, 80060ba <_printf_common+0x26>
 80060b6:	3301      	adds	r3, #1
 80060b8:	6033      	str	r3, [r6, #0]
 80060ba:	6823      	ldr	r3, [r4, #0]
 80060bc:	0699      	lsls	r1, r3, #26
 80060be:	bf42      	ittt	mi
 80060c0:	6833      	ldrmi	r3, [r6, #0]
 80060c2:	3302      	addmi	r3, #2
 80060c4:	6033      	strmi	r3, [r6, #0]
 80060c6:	6825      	ldr	r5, [r4, #0]
 80060c8:	f015 0506 	ands.w	r5, r5, #6
 80060cc:	d106      	bne.n	80060dc <_printf_common+0x48>
 80060ce:	f104 0a19 	add.w	sl, r4, #25
 80060d2:	68e3      	ldr	r3, [r4, #12]
 80060d4:	6832      	ldr	r2, [r6, #0]
 80060d6:	1a9b      	subs	r3, r3, r2
 80060d8:	42ab      	cmp	r3, r5
 80060da:	dc26      	bgt.n	800612a <_printf_common+0x96>
 80060dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80060e0:	6822      	ldr	r2, [r4, #0]
 80060e2:	3b00      	subs	r3, #0
 80060e4:	bf18      	it	ne
 80060e6:	2301      	movne	r3, #1
 80060e8:	0692      	lsls	r2, r2, #26
 80060ea:	d42b      	bmi.n	8006144 <_printf_common+0xb0>
 80060ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80060f0:	4641      	mov	r1, r8
 80060f2:	4638      	mov	r0, r7
 80060f4:	47c8      	blx	r9
 80060f6:	3001      	adds	r0, #1
 80060f8:	d01e      	beq.n	8006138 <_printf_common+0xa4>
 80060fa:	6823      	ldr	r3, [r4, #0]
 80060fc:	6922      	ldr	r2, [r4, #16]
 80060fe:	f003 0306 	and.w	r3, r3, #6
 8006102:	2b04      	cmp	r3, #4
 8006104:	bf02      	ittt	eq
 8006106:	68e5      	ldreq	r5, [r4, #12]
 8006108:	6833      	ldreq	r3, [r6, #0]
 800610a:	1aed      	subeq	r5, r5, r3
 800610c:	68a3      	ldr	r3, [r4, #8]
 800610e:	bf0c      	ite	eq
 8006110:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006114:	2500      	movne	r5, #0
 8006116:	4293      	cmp	r3, r2
 8006118:	bfc4      	itt	gt
 800611a:	1a9b      	subgt	r3, r3, r2
 800611c:	18ed      	addgt	r5, r5, r3
 800611e:	2600      	movs	r6, #0
 8006120:	341a      	adds	r4, #26
 8006122:	42b5      	cmp	r5, r6
 8006124:	d11a      	bne.n	800615c <_printf_common+0xc8>
 8006126:	2000      	movs	r0, #0
 8006128:	e008      	b.n	800613c <_printf_common+0xa8>
 800612a:	2301      	movs	r3, #1
 800612c:	4652      	mov	r2, sl
 800612e:	4641      	mov	r1, r8
 8006130:	4638      	mov	r0, r7
 8006132:	47c8      	blx	r9
 8006134:	3001      	adds	r0, #1
 8006136:	d103      	bne.n	8006140 <_printf_common+0xac>
 8006138:	f04f 30ff 	mov.w	r0, #4294967295
 800613c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006140:	3501      	adds	r5, #1
 8006142:	e7c6      	b.n	80060d2 <_printf_common+0x3e>
 8006144:	18e1      	adds	r1, r4, r3
 8006146:	1c5a      	adds	r2, r3, #1
 8006148:	2030      	movs	r0, #48	@ 0x30
 800614a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800614e:	4422      	add	r2, r4
 8006150:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006154:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006158:	3302      	adds	r3, #2
 800615a:	e7c7      	b.n	80060ec <_printf_common+0x58>
 800615c:	2301      	movs	r3, #1
 800615e:	4622      	mov	r2, r4
 8006160:	4641      	mov	r1, r8
 8006162:	4638      	mov	r0, r7
 8006164:	47c8      	blx	r9
 8006166:	3001      	adds	r0, #1
 8006168:	d0e6      	beq.n	8006138 <_printf_common+0xa4>
 800616a:	3601      	adds	r6, #1
 800616c:	e7d9      	b.n	8006122 <_printf_common+0x8e>
	...

08006170 <_printf_i>:
 8006170:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006174:	7e0f      	ldrb	r7, [r1, #24]
 8006176:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006178:	2f78      	cmp	r7, #120	@ 0x78
 800617a:	4691      	mov	r9, r2
 800617c:	4680      	mov	r8, r0
 800617e:	460c      	mov	r4, r1
 8006180:	469a      	mov	sl, r3
 8006182:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006186:	d807      	bhi.n	8006198 <_printf_i+0x28>
 8006188:	2f62      	cmp	r7, #98	@ 0x62
 800618a:	d80a      	bhi.n	80061a2 <_printf_i+0x32>
 800618c:	2f00      	cmp	r7, #0
 800618e:	f000 80d1 	beq.w	8006334 <_printf_i+0x1c4>
 8006192:	2f58      	cmp	r7, #88	@ 0x58
 8006194:	f000 80b8 	beq.w	8006308 <_printf_i+0x198>
 8006198:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800619c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80061a0:	e03a      	b.n	8006218 <_printf_i+0xa8>
 80061a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80061a6:	2b15      	cmp	r3, #21
 80061a8:	d8f6      	bhi.n	8006198 <_printf_i+0x28>
 80061aa:	a101      	add	r1, pc, #4	@ (adr r1, 80061b0 <_printf_i+0x40>)
 80061ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80061b0:	08006209 	.word	0x08006209
 80061b4:	0800621d 	.word	0x0800621d
 80061b8:	08006199 	.word	0x08006199
 80061bc:	08006199 	.word	0x08006199
 80061c0:	08006199 	.word	0x08006199
 80061c4:	08006199 	.word	0x08006199
 80061c8:	0800621d 	.word	0x0800621d
 80061cc:	08006199 	.word	0x08006199
 80061d0:	08006199 	.word	0x08006199
 80061d4:	08006199 	.word	0x08006199
 80061d8:	08006199 	.word	0x08006199
 80061dc:	0800631b 	.word	0x0800631b
 80061e0:	08006247 	.word	0x08006247
 80061e4:	080062d5 	.word	0x080062d5
 80061e8:	08006199 	.word	0x08006199
 80061ec:	08006199 	.word	0x08006199
 80061f0:	0800633d 	.word	0x0800633d
 80061f4:	08006199 	.word	0x08006199
 80061f8:	08006247 	.word	0x08006247
 80061fc:	08006199 	.word	0x08006199
 8006200:	08006199 	.word	0x08006199
 8006204:	080062dd 	.word	0x080062dd
 8006208:	6833      	ldr	r3, [r6, #0]
 800620a:	1d1a      	adds	r2, r3, #4
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	6032      	str	r2, [r6, #0]
 8006210:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006214:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006218:	2301      	movs	r3, #1
 800621a:	e09c      	b.n	8006356 <_printf_i+0x1e6>
 800621c:	6833      	ldr	r3, [r6, #0]
 800621e:	6820      	ldr	r0, [r4, #0]
 8006220:	1d19      	adds	r1, r3, #4
 8006222:	6031      	str	r1, [r6, #0]
 8006224:	0606      	lsls	r6, r0, #24
 8006226:	d501      	bpl.n	800622c <_printf_i+0xbc>
 8006228:	681d      	ldr	r5, [r3, #0]
 800622a:	e003      	b.n	8006234 <_printf_i+0xc4>
 800622c:	0645      	lsls	r5, r0, #25
 800622e:	d5fb      	bpl.n	8006228 <_printf_i+0xb8>
 8006230:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006234:	2d00      	cmp	r5, #0
 8006236:	da03      	bge.n	8006240 <_printf_i+0xd0>
 8006238:	232d      	movs	r3, #45	@ 0x2d
 800623a:	426d      	negs	r5, r5
 800623c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006240:	4858      	ldr	r0, [pc, #352]	@ (80063a4 <_printf_i+0x234>)
 8006242:	230a      	movs	r3, #10
 8006244:	e011      	b.n	800626a <_printf_i+0xfa>
 8006246:	6821      	ldr	r1, [r4, #0]
 8006248:	6833      	ldr	r3, [r6, #0]
 800624a:	0608      	lsls	r0, r1, #24
 800624c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006250:	d402      	bmi.n	8006258 <_printf_i+0xe8>
 8006252:	0649      	lsls	r1, r1, #25
 8006254:	bf48      	it	mi
 8006256:	b2ad      	uxthmi	r5, r5
 8006258:	2f6f      	cmp	r7, #111	@ 0x6f
 800625a:	4852      	ldr	r0, [pc, #328]	@ (80063a4 <_printf_i+0x234>)
 800625c:	6033      	str	r3, [r6, #0]
 800625e:	bf14      	ite	ne
 8006260:	230a      	movne	r3, #10
 8006262:	2308      	moveq	r3, #8
 8006264:	2100      	movs	r1, #0
 8006266:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800626a:	6866      	ldr	r6, [r4, #4]
 800626c:	60a6      	str	r6, [r4, #8]
 800626e:	2e00      	cmp	r6, #0
 8006270:	db05      	blt.n	800627e <_printf_i+0x10e>
 8006272:	6821      	ldr	r1, [r4, #0]
 8006274:	432e      	orrs	r6, r5
 8006276:	f021 0104 	bic.w	r1, r1, #4
 800627a:	6021      	str	r1, [r4, #0]
 800627c:	d04b      	beq.n	8006316 <_printf_i+0x1a6>
 800627e:	4616      	mov	r6, r2
 8006280:	fbb5 f1f3 	udiv	r1, r5, r3
 8006284:	fb03 5711 	mls	r7, r3, r1, r5
 8006288:	5dc7      	ldrb	r7, [r0, r7]
 800628a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800628e:	462f      	mov	r7, r5
 8006290:	42bb      	cmp	r3, r7
 8006292:	460d      	mov	r5, r1
 8006294:	d9f4      	bls.n	8006280 <_printf_i+0x110>
 8006296:	2b08      	cmp	r3, #8
 8006298:	d10b      	bne.n	80062b2 <_printf_i+0x142>
 800629a:	6823      	ldr	r3, [r4, #0]
 800629c:	07df      	lsls	r7, r3, #31
 800629e:	d508      	bpl.n	80062b2 <_printf_i+0x142>
 80062a0:	6923      	ldr	r3, [r4, #16]
 80062a2:	6861      	ldr	r1, [r4, #4]
 80062a4:	4299      	cmp	r1, r3
 80062a6:	bfde      	ittt	le
 80062a8:	2330      	movle	r3, #48	@ 0x30
 80062aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80062ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80062b2:	1b92      	subs	r2, r2, r6
 80062b4:	6122      	str	r2, [r4, #16]
 80062b6:	f8cd a000 	str.w	sl, [sp]
 80062ba:	464b      	mov	r3, r9
 80062bc:	aa03      	add	r2, sp, #12
 80062be:	4621      	mov	r1, r4
 80062c0:	4640      	mov	r0, r8
 80062c2:	f7ff fee7 	bl	8006094 <_printf_common>
 80062c6:	3001      	adds	r0, #1
 80062c8:	d14a      	bne.n	8006360 <_printf_i+0x1f0>
 80062ca:	f04f 30ff 	mov.w	r0, #4294967295
 80062ce:	b004      	add	sp, #16
 80062d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062d4:	6823      	ldr	r3, [r4, #0]
 80062d6:	f043 0320 	orr.w	r3, r3, #32
 80062da:	6023      	str	r3, [r4, #0]
 80062dc:	4832      	ldr	r0, [pc, #200]	@ (80063a8 <_printf_i+0x238>)
 80062de:	2778      	movs	r7, #120	@ 0x78
 80062e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80062e4:	6823      	ldr	r3, [r4, #0]
 80062e6:	6831      	ldr	r1, [r6, #0]
 80062e8:	061f      	lsls	r7, r3, #24
 80062ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80062ee:	d402      	bmi.n	80062f6 <_printf_i+0x186>
 80062f0:	065f      	lsls	r7, r3, #25
 80062f2:	bf48      	it	mi
 80062f4:	b2ad      	uxthmi	r5, r5
 80062f6:	6031      	str	r1, [r6, #0]
 80062f8:	07d9      	lsls	r1, r3, #31
 80062fa:	bf44      	itt	mi
 80062fc:	f043 0320 	orrmi.w	r3, r3, #32
 8006300:	6023      	strmi	r3, [r4, #0]
 8006302:	b11d      	cbz	r5, 800630c <_printf_i+0x19c>
 8006304:	2310      	movs	r3, #16
 8006306:	e7ad      	b.n	8006264 <_printf_i+0xf4>
 8006308:	4826      	ldr	r0, [pc, #152]	@ (80063a4 <_printf_i+0x234>)
 800630a:	e7e9      	b.n	80062e0 <_printf_i+0x170>
 800630c:	6823      	ldr	r3, [r4, #0]
 800630e:	f023 0320 	bic.w	r3, r3, #32
 8006312:	6023      	str	r3, [r4, #0]
 8006314:	e7f6      	b.n	8006304 <_printf_i+0x194>
 8006316:	4616      	mov	r6, r2
 8006318:	e7bd      	b.n	8006296 <_printf_i+0x126>
 800631a:	6833      	ldr	r3, [r6, #0]
 800631c:	6825      	ldr	r5, [r4, #0]
 800631e:	6961      	ldr	r1, [r4, #20]
 8006320:	1d18      	adds	r0, r3, #4
 8006322:	6030      	str	r0, [r6, #0]
 8006324:	062e      	lsls	r6, r5, #24
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	d501      	bpl.n	800632e <_printf_i+0x1be>
 800632a:	6019      	str	r1, [r3, #0]
 800632c:	e002      	b.n	8006334 <_printf_i+0x1c4>
 800632e:	0668      	lsls	r0, r5, #25
 8006330:	d5fb      	bpl.n	800632a <_printf_i+0x1ba>
 8006332:	8019      	strh	r1, [r3, #0]
 8006334:	2300      	movs	r3, #0
 8006336:	6123      	str	r3, [r4, #16]
 8006338:	4616      	mov	r6, r2
 800633a:	e7bc      	b.n	80062b6 <_printf_i+0x146>
 800633c:	6833      	ldr	r3, [r6, #0]
 800633e:	1d1a      	adds	r2, r3, #4
 8006340:	6032      	str	r2, [r6, #0]
 8006342:	681e      	ldr	r6, [r3, #0]
 8006344:	6862      	ldr	r2, [r4, #4]
 8006346:	2100      	movs	r1, #0
 8006348:	4630      	mov	r0, r6
 800634a:	f7f9 ff49 	bl	80001e0 <memchr>
 800634e:	b108      	cbz	r0, 8006354 <_printf_i+0x1e4>
 8006350:	1b80      	subs	r0, r0, r6
 8006352:	6060      	str	r0, [r4, #4]
 8006354:	6863      	ldr	r3, [r4, #4]
 8006356:	6123      	str	r3, [r4, #16]
 8006358:	2300      	movs	r3, #0
 800635a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800635e:	e7aa      	b.n	80062b6 <_printf_i+0x146>
 8006360:	6923      	ldr	r3, [r4, #16]
 8006362:	4632      	mov	r2, r6
 8006364:	4649      	mov	r1, r9
 8006366:	4640      	mov	r0, r8
 8006368:	47d0      	blx	sl
 800636a:	3001      	adds	r0, #1
 800636c:	d0ad      	beq.n	80062ca <_printf_i+0x15a>
 800636e:	6823      	ldr	r3, [r4, #0]
 8006370:	079b      	lsls	r3, r3, #30
 8006372:	d413      	bmi.n	800639c <_printf_i+0x22c>
 8006374:	68e0      	ldr	r0, [r4, #12]
 8006376:	9b03      	ldr	r3, [sp, #12]
 8006378:	4298      	cmp	r0, r3
 800637a:	bfb8      	it	lt
 800637c:	4618      	movlt	r0, r3
 800637e:	e7a6      	b.n	80062ce <_printf_i+0x15e>
 8006380:	2301      	movs	r3, #1
 8006382:	4632      	mov	r2, r6
 8006384:	4649      	mov	r1, r9
 8006386:	4640      	mov	r0, r8
 8006388:	47d0      	blx	sl
 800638a:	3001      	adds	r0, #1
 800638c:	d09d      	beq.n	80062ca <_printf_i+0x15a>
 800638e:	3501      	adds	r5, #1
 8006390:	68e3      	ldr	r3, [r4, #12]
 8006392:	9903      	ldr	r1, [sp, #12]
 8006394:	1a5b      	subs	r3, r3, r1
 8006396:	42ab      	cmp	r3, r5
 8006398:	dcf2      	bgt.n	8006380 <_printf_i+0x210>
 800639a:	e7eb      	b.n	8006374 <_printf_i+0x204>
 800639c:	2500      	movs	r5, #0
 800639e:	f104 0619 	add.w	r6, r4, #25
 80063a2:	e7f5      	b.n	8006390 <_printf_i+0x220>
 80063a4:	08008a1e 	.word	0x08008a1e
 80063a8:	08008a2f 	.word	0x08008a2f

080063ac <std>:
 80063ac:	2300      	movs	r3, #0
 80063ae:	b510      	push	{r4, lr}
 80063b0:	4604      	mov	r4, r0
 80063b2:	e9c0 3300 	strd	r3, r3, [r0]
 80063b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80063ba:	6083      	str	r3, [r0, #8]
 80063bc:	8181      	strh	r1, [r0, #12]
 80063be:	6643      	str	r3, [r0, #100]	@ 0x64
 80063c0:	81c2      	strh	r2, [r0, #14]
 80063c2:	6183      	str	r3, [r0, #24]
 80063c4:	4619      	mov	r1, r3
 80063c6:	2208      	movs	r2, #8
 80063c8:	305c      	adds	r0, #92	@ 0x5c
 80063ca:	f000 f9f9 	bl	80067c0 <memset>
 80063ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006404 <std+0x58>)
 80063d0:	6263      	str	r3, [r4, #36]	@ 0x24
 80063d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006408 <std+0x5c>)
 80063d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80063d6:	4b0d      	ldr	r3, [pc, #52]	@ (800640c <std+0x60>)
 80063d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80063da:	4b0d      	ldr	r3, [pc, #52]	@ (8006410 <std+0x64>)
 80063dc:	6323      	str	r3, [r4, #48]	@ 0x30
 80063de:	4b0d      	ldr	r3, [pc, #52]	@ (8006414 <std+0x68>)
 80063e0:	6224      	str	r4, [r4, #32]
 80063e2:	429c      	cmp	r4, r3
 80063e4:	d006      	beq.n	80063f4 <std+0x48>
 80063e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80063ea:	4294      	cmp	r4, r2
 80063ec:	d002      	beq.n	80063f4 <std+0x48>
 80063ee:	33d0      	adds	r3, #208	@ 0xd0
 80063f0:	429c      	cmp	r4, r3
 80063f2:	d105      	bne.n	8006400 <std+0x54>
 80063f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80063f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063fc:	f000 ba5c 	b.w	80068b8 <__retarget_lock_init_recursive>
 8006400:	bd10      	pop	{r4, pc}
 8006402:	bf00      	nop
 8006404:	08006611 	.word	0x08006611
 8006408:	08006633 	.word	0x08006633
 800640c:	0800666b 	.word	0x0800666b
 8006410:	0800668f 	.word	0x0800668f
 8006414:	200004bc 	.word	0x200004bc

08006418 <stdio_exit_handler>:
 8006418:	4a02      	ldr	r2, [pc, #8]	@ (8006424 <stdio_exit_handler+0xc>)
 800641a:	4903      	ldr	r1, [pc, #12]	@ (8006428 <stdio_exit_handler+0x10>)
 800641c:	4803      	ldr	r0, [pc, #12]	@ (800642c <stdio_exit_handler+0x14>)
 800641e:	f000 b869 	b.w	80064f4 <_fwalk_sglue>
 8006422:	bf00      	nop
 8006424:	20000014 	.word	0x20000014
 8006428:	080081f1 	.word	0x080081f1
 800642c:	20000024 	.word	0x20000024

08006430 <cleanup_stdio>:
 8006430:	6841      	ldr	r1, [r0, #4]
 8006432:	4b0c      	ldr	r3, [pc, #48]	@ (8006464 <cleanup_stdio+0x34>)
 8006434:	4299      	cmp	r1, r3
 8006436:	b510      	push	{r4, lr}
 8006438:	4604      	mov	r4, r0
 800643a:	d001      	beq.n	8006440 <cleanup_stdio+0x10>
 800643c:	f001 fed8 	bl	80081f0 <_fflush_r>
 8006440:	68a1      	ldr	r1, [r4, #8]
 8006442:	4b09      	ldr	r3, [pc, #36]	@ (8006468 <cleanup_stdio+0x38>)
 8006444:	4299      	cmp	r1, r3
 8006446:	d002      	beq.n	800644e <cleanup_stdio+0x1e>
 8006448:	4620      	mov	r0, r4
 800644a:	f001 fed1 	bl	80081f0 <_fflush_r>
 800644e:	68e1      	ldr	r1, [r4, #12]
 8006450:	4b06      	ldr	r3, [pc, #24]	@ (800646c <cleanup_stdio+0x3c>)
 8006452:	4299      	cmp	r1, r3
 8006454:	d004      	beq.n	8006460 <cleanup_stdio+0x30>
 8006456:	4620      	mov	r0, r4
 8006458:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800645c:	f001 bec8 	b.w	80081f0 <_fflush_r>
 8006460:	bd10      	pop	{r4, pc}
 8006462:	bf00      	nop
 8006464:	200004bc 	.word	0x200004bc
 8006468:	20000524 	.word	0x20000524
 800646c:	2000058c 	.word	0x2000058c

08006470 <global_stdio_init.part.0>:
 8006470:	b510      	push	{r4, lr}
 8006472:	4b0b      	ldr	r3, [pc, #44]	@ (80064a0 <global_stdio_init.part.0+0x30>)
 8006474:	4c0b      	ldr	r4, [pc, #44]	@ (80064a4 <global_stdio_init.part.0+0x34>)
 8006476:	4a0c      	ldr	r2, [pc, #48]	@ (80064a8 <global_stdio_init.part.0+0x38>)
 8006478:	601a      	str	r2, [r3, #0]
 800647a:	4620      	mov	r0, r4
 800647c:	2200      	movs	r2, #0
 800647e:	2104      	movs	r1, #4
 8006480:	f7ff ff94 	bl	80063ac <std>
 8006484:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006488:	2201      	movs	r2, #1
 800648a:	2109      	movs	r1, #9
 800648c:	f7ff ff8e 	bl	80063ac <std>
 8006490:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006494:	2202      	movs	r2, #2
 8006496:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800649a:	2112      	movs	r1, #18
 800649c:	f7ff bf86 	b.w	80063ac <std>
 80064a0:	200005f4 	.word	0x200005f4
 80064a4:	200004bc 	.word	0x200004bc
 80064a8:	08006419 	.word	0x08006419

080064ac <__sfp_lock_acquire>:
 80064ac:	4801      	ldr	r0, [pc, #4]	@ (80064b4 <__sfp_lock_acquire+0x8>)
 80064ae:	f000 ba04 	b.w	80068ba <__retarget_lock_acquire_recursive>
 80064b2:	bf00      	nop
 80064b4:	200005fd 	.word	0x200005fd

080064b8 <__sfp_lock_release>:
 80064b8:	4801      	ldr	r0, [pc, #4]	@ (80064c0 <__sfp_lock_release+0x8>)
 80064ba:	f000 b9ff 	b.w	80068bc <__retarget_lock_release_recursive>
 80064be:	bf00      	nop
 80064c0:	200005fd 	.word	0x200005fd

080064c4 <__sinit>:
 80064c4:	b510      	push	{r4, lr}
 80064c6:	4604      	mov	r4, r0
 80064c8:	f7ff fff0 	bl	80064ac <__sfp_lock_acquire>
 80064cc:	6a23      	ldr	r3, [r4, #32]
 80064ce:	b11b      	cbz	r3, 80064d8 <__sinit+0x14>
 80064d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064d4:	f7ff bff0 	b.w	80064b8 <__sfp_lock_release>
 80064d8:	4b04      	ldr	r3, [pc, #16]	@ (80064ec <__sinit+0x28>)
 80064da:	6223      	str	r3, [r4, #32]
 80064dc:	4b04      	ldr	r3, [pc, #16]	@ (80064f0 <__sinit+0x2c>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d1f5      	bne.n	80064d0 <__sinit+0xc>
 80064e4:	f7ff ffc4 	bl	8006470 <global_stdio_init.part.0>
 80064e8:	e7f2      	b.n	80064d0 <__sinit+0xc>
 80064ea:	bf00      	nop
 80064ec:	08006431 	.word	0x08006431
 80064f0:	200005f4 	.word	0x200005f4

080064f4 <_fwalk_sglue>:
 80064f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064f8:	4607      	mov	r7, r0
 80064fa:	4688      	mov	r8, r1
 80064fc:	4614      	mov	r4, r2
 80064fe:	2600      	movs	r6, #0
 8006500:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006504:	f1b9 0901 	subs.w	r9, r9, #1
 8006508:	d505      	bpl.n	8006516 <_fwalk_sglue+0x22>
 800650a:	6824      	ldr	r4, [r4, #0]
 800650c:	2c00      	cmp	r4, #0
 800650e:	d1f7      	bne.n	8006500 <_fwalk_sglue+0xc>
 8006510:	4630      	mov	r0, r6
 8006512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006516:	89ab      	ldrh	r3, [r5, #12]
 8006518:	2b01      	cmp	r3, #1
 800651a:	d907      	bls.n	800652c <_fwalk_sglue+0x38>
 800651c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006520:	3301      	adds	r3, #1
 8006522:	d003      	beq.n	800652c <_fwalk_sglue+0x38>
 8006524:	4629      	mov	r1, r5
 8006526:	4638      	mov	r0, r7
 8006528:	47c0      	blx	r8
 800652a:	4306      	orrs	r6, r0
 800652c:	3568      	adds	r5, #104	@ 0x68
 800652e:	e7e9      	b.n	8006504 <_fwalk_sglue+0x10>

08006530 <iprintf>:
 8006530:	b40f      	push	{r0, r1, r2, r3}
 8006532:	b507      	push	{r0, r1, r2, lr}
 8006534:	4906      	ldr	r1, [pc, #24]	@ (8006550 <iprintf+0x20>)
 8006536:	ab04      	add	r3, sp, #16
 8006538:	6808      	ldr	r0, [r1, #0]
 800653a:	f853 2b04 	ldr.w	r2, [r3], #4
 800653e:	6881      	ldr	r1, [r0, #8]
 8006540:	9301      	str	r3, [sp, #4]
 8006542:	f001 fcb9 	bl	8007eb8 <_vfiprintf_r>
 8006546:	b003      	add	sp, #12
 8006548:	f85d eb04 	ldr.w	lr, [sp], #4
 800654c:	b004      	add	sp, #16
 800654e:	4770      	bx	lr
 8006550:	20000020 	.word	0x20000020

08006554 <_puts_r>:
 8006554:	6a03      	ldr	r3, [r0, #32]
 8006556:	b570      	push	{r4, r5, r6, lr}
 8006558:	6884      	ldr	r4, [r0, #8]
 800655a:	4605      	mov	r5, r0
 800655c:	460e      	mov	r6, r1
 800655e:	b90b      	cbnz	r3, 8006564 <_puts_r+0x10>
 8006560:	f7ff ffb0 	bl	80064c4 <__sinit>
 8006564:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006566:	07db      	lsls	r3, r3, #31
 8006568:	d405      	bmi.n	8006576 <_puts_r+0x22>
 800656a:	89a3      	ldrh	r3, [r4, #12]
 800656c:	0598      	lsls	r0, r3, #22
 800656e:	d402      	bmi.n	8006576 <_puts_r+0x22>
 8006570:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006572:	f000 f9a2 	bl	80068ba <__retarget_lock_acquire_recursive>
 8006576:	89a3      	ldrh	r3, [r4, #12]
 8006578:	0719      	lsls	r1, r3, #28
 800657a:	d502      	bpl.n	8006582 <_puts_r+0x2e>
 800657c:	6923      	ldr	r3, [r4, #16]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d135      	bne.n	80065ee <_puts_r+0x9a>
 8006582:	4621      	mov	r1, r4
 8006584:	4628      	mov	r0, r5
 8006586:	f000 f8c5 	bl	8006714 <__swsetup_r>
 800658a:	b380      	cbz	r0, 80065ee <_puts_r+0x9a>
 800658c:	f04f 35ff 	mov.w	r5, #4294967295
 8006590:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006592:	07da      	lsls	r2, r3, #31
 8006594:	d405      	bmi.n	80065a2 <_puts_r+0x4e>
 8006596:	89a3      	ldrh	r3, [r4, #12]
 8006598:	059b      	lsls	r3, r3, #22
 800659a:	d402      	bmi.n	80065a2 <_puts_r+0x4e>
 800659c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800659e:	f000 f98d 	bl	80068bc <__retarget_lock_release_recursive>
 80065a2:	4628      	mov	r0, r5
 80065a4:	bd70      	pop	{r4, r5, r6, pc}
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	da04      	bge.n	80065b4 <_puts_r+0x60>
 80065aa:	69a2      	ldr	r2, [r4, #24]
 80065ac:	429a      	cmp	r2, r3
 80065ae:	dc17      	bgt.n	80065e0 <_puts_r+0x8c>
 80065b0:	290a      	cmp	r1, #10
 80065b2:	d015      	beq.n	80065e0 <_puts_r+0x8c>
 80065b4:	6823      	ldr	r3, [r4, #0]
 80065b6:	1c5a      	adds	r2, r3, #1
 80065b8:	6022      	str	r2, [r4, #0]
 80065ba:	7019      	strb	r1, [r3, #0]
 80065bc:	68a3      	ldr	r3, [r4, #8]
 80065be:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80065c2:	3b01      	subs	r3, #1
 80065c4:	60a3      	str	r3, [r4, #8]
 80065c6:	2900      	cmp	r1, #0
 80065c8:	d1ed      	bne.n	80065a6 <_puts_r+0x52>
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	da11      	bge.n	80065f2 <_puts_r+0x9e>
 80065ce:	4622      	mov	r2, r4
 80065d0:	210a      	movs	r1, #10
 80065d2:	4628      	mov	r0, r5
 80065d4:	f000 f85f 	bl	8006696 <__swbuf_r>
 80065d8:	3001      	adds	r0, #1
 80065da:	d0d7      	beq.n	800658c <_puts_r+0x38>
 80065dc:	250a      	movs	r5, #10
 80065de:	e7d7      	b.n	8006590 <_puts_r+0x3c>
 80065e0:	4622      	mov	r2, r4
 80065e2:	4628      	mov	r0, r5
 80065e4:	f000 f857 	bl	8006696 <__swbuf_r>
 80065e8:	3001      	adds	r0, #1
 80065ea:	d1e7      	bne.n	80065bc <_puts_r+0x68>
 80065ec:	e7ce      	b.n	800658c <_puts_r+0x38>
 80065ee:	3e01      	subs	r6, #1
 80065f0:	e7e4      	b.n	80065bc <_puts_r+0x68>
 80065f2:	6823      	ldr	r3, [r4, #0]
 80065f4:	1c5a      	adds	r2, r3, #1
 80065f6:	6022      	str	r2, [r4, #0]
 80065f8:	220a      	movs	r2, #10
 80065fa:	701a      	strb	r2, [r3, #0]
 80065fc:	e7ee      	b.n	80065dc <_puts_r+0x88>
	...

08006600 <puts>:
 8006600:	4b02      	ldr	r3, [pc, #8]	@ (800660c <puts+0xc>)
 8006602:	4601      	mov	r1, r0
 8006604:	6818      	ldr	r0, [r3, #0]
 8006606:	f7ff bfa5 	b.w	8006554 <_puts_r>
 800660a:	bf00      	nop
 800660c:	20000020 	.word	0x20000020

08006610 <__sread>:
 8006610:	b510      	push	{r4, lr}
 8006612:	460c      	mov	r4, r1
 8006614:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006618:	f000 f900 	bl	800681c <_read_r>
 800661c:	2800      	cmp	r0, #0
 800661e:	bfab      	itete	ge
 8006620:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006622:	89a3      	ldrhlt	r3, [r4, #12]
 8006624:	181b      	addge	r3, r3, r0
 8006626:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800662a:	bfac      	ite	ge
 800662c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800662e:	81a3      	strhlt	r3, [r4, #12]
 8006630:	bd10      	pop	{r4, pc}

08006632 <__swrite>:
 8006632:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006636:	461f      	mov	r7, r3
 8006638:	898b      	ldrh	r3, [r1, #12]
 800663a:	05db      	lsls	r3, r3, #23
 800663c:	4605      	mov	r5, r0
 800663e:	460c      	mov	r4, r1
 8006640:	4616      	mov	r6, r2
 8006642:	d505      	bpl.n	8006650 <__swrite+0x1e>
 8006644:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006648:	2302      	movs	r3, #2
 800664a:	2200      	movs	r2, #0
 800664c:	f000 f8d4 	bl	80067f8 <_lseek_r>
 8006650:	89a3      	ldrh	r3, [r4, #12]
 8006652:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006656:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800665a:	81a3      	strh	r3, [r4, #12]
 800665c:	4632      	mov	r2, r6
 800665e:	463b      	mov	r3, r7
 8006660:	4628      	mov	r0, r5
 8006662:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006666:	f000 b8eb 	b.w	8006840 <_write_r>

0800666a <__sseek>:
 800666a:	b510      	push	{r4, lr}
 800666c:	460c      	mov	r4, r1
 800666e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006672:	f000 f8c1 	bl	80067f8 <_lseek_r>
 8006676:	1c43      	adds	r3, r0, #1
 8006678:	89a3      	ldrh	r3, [r4, #12]
 800667a:	bf15      	itete	ne
 800667c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800667e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006682:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006686:	81a3      	strheq	r3, [r4, #12]
 8006688:	bf18      	it	ne
 800668a:	81a3      	strhne	r3, [r4, #12]
 800668c:	bd10      	pop	{r4, pc}

0800668e <__sclose>:
 800668e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006692:	f000 b8a1 	b.w	80067d8 <_close_r>

08006696 <__swbuf_r>:
 8006696:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006698:	460e      	mov	r6, r1
 800669a:	4614      	mov	r4, r2
 800669c:	4605      	mov	r5, r0
 800669e:	b118      	cbz	r0, 80066a8 <__swbuf_r+0x12>
 80066a0:	6a03      	ldr	r3, [r0, #32]
 80066a2:	b90b      	cbnz	r3, 80066a8 <__swbuf_r+0x12>
 80066a4:	f7ff ff0e 	bl	80064c4 <__sinit>
 80066a8:	69a3      	ldr	r3, [r4, #24]
 80066aa:	60a3      	str	r3, [r4, #8]
 80066ac:	89a3      	ldrh	r3, [r4, #12]
 80066ae:	071a      	lsls	r2, r3, #28
 80066b0:	d501      	bpl.n	80066b6 <__swbuf_r+0x20>
 80066b2:	6923      	ldr	r3, [r4, #16]
 80066b4:	b943      	cbnz	r3, 80066c8 <__swbuf_r+0x32>
 80066b6:	4621      	mov	r1, r4
 80066b8:	4628      	mov	r0, r5
 80066ba:	f000 f82b 	bl	8006714 <__swsetup_r>
 80066be:	b118      	cbz	r0, 80066c8 <__swbuf_r+0x32>
 80066c0:	f04f 37ff 	mov.w	r7, #4294967295
 80066c4:	4638      	mov	r0, r7
 80066c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066c8:	6823      	ldr	r3, [r4, #0]
 80066ca:	6922      	ldr	r2, [r4, #16]
 80066cc:	1a98      	subs	r0, r3, r2
 80066ce:	6963      	ldr	r3, [r4, #20]
 80066d0:	b2f6      	uxtb	r6, r6
 80066d2:	4283      	cmp	r3, r0
 80066d4:	4637      	mov	r7, r6
 80066d6:	dc05      	bgt.n	80066e4 <__swbuf_r+0x4e>
 80066d8:	4621      	mov	r1, r4
 80066da:	4628      	mov	r0, r5
 80066dc:	f001 fd88 	bl	80081f0 <_fflush_r>
 80066e0:	2800      	cmp	r0, #0
 80066e2:	d1ed      	bne.n	80066c0 <__swbuf_r+0x2a>
 80066e4:	68a3      	ldr	r3, [r4, #8]
 80066e6:	3b01      	subs	r3, #1
 80066e8:	60a3      	str	r3, [r4, #8]
 80066ea:	6823      	ldr	r3, [r4, #0]
 80066ec:	1c5a      	adds	r2, r3, #1
 80066ee:	6022      	str	r2, [r4, #0]
 80066f0:	701e      	strb	r6, [r3, #0]
 80066f2:	6962      	ldr	r2, [r4, #20]
 80066f4:	1c43      	adds	r3, r0, #1
 80066f6:	429a      	cmp	r2, r3
 80066f8:	d004      	beq.n	8006704 <__swbuf_r+0x6e>
 80066fa:	89a3      	ldrh	r3, [r4, #12]
 80066fc:	07db      	lsls	r3, r3, #31
 80066fe:	d5e1      	bpl.n	80066c4 <__swbuf_r+0x2e>
 8006700:	2e0a      	cmp	r6, #10
 8006702:	d1df      	bne.n	80066c4 <__swbuf_r+0x2e>
 8006704:	4621      	mov	r1, r4
 8006706:	4628      	mov	r0, r5
 8006708:	f001 fd72 	bl	80081f0 <_fflush_r>
 800670c:	2800      	cmp	r0, #0
 800670e:	d0d9      	beq.n	80066c4 <__swbuf_r+0x2e>
 8006710:	e7d6      	b.n	80066c0 <__swbuf_r+0x2a>
	...

08006714 <__swsetup_r>:
 8006714:	b538      	push	{r3, r4, r5, lr}
 8006716:	4b29      	ldr	r3, [pc, #164]	@ (80067bc <__swsetup_r+0xa8>)
 8006718:	4605      	mov	r5, r0
 800671a:	6818      	ldr	r0, [r3, #0]
 800671c:	460c      	mov	r4, r1
 800671e:	b118      	cbz	r0, 8006728 <__swsetup_r+0x14>
 8006720:	6a03      	ldr	r3, [r0, #32]
 8006722:	b90b      	cbnz	r3, 8006728 <__swsetup_r+0x14>
 8006724:	f7ff fece 	bl	80064c4 <__sinit>
 8006728:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800672c:	0719      	lsls	r1, r3, #28
 800672e:	d422      	bmi.n	8006776 <__swsetup_r+0x62>
 8006730:	06da      	lsls	r2, r3, #27
 8006732:	d407      	bmi.n	8006744 <__swsetup_r+0x30>
 8006734:	2209      	movs	r2, #9
 8006736:	602a      	str	r2, [r5, #0]
 8006738:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800673c:	81a3      	strh	r3, [r4, #12]
 800673e:	f04f 30ff 	mov.w	r0, #4294967295
 8006742:	e033      	b.n	80067ac <__swsetup_r+0x98>
 8006744:	0758      	lsls	r0, r3, #29
 8006746:	d512      	bpl.n	800676e <__swsetup_r+0x5a>
 8006748:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800674a:	b141      	cbz	r1, 800675e <__swsetup_r+0x4a>
 800674c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006750:	4299      	cmp	r1, r3
 8006752:	d002      	beq.n	800675a <__swsetup_r+0x46>
 8006754:	4628      	mov	r0, r5
 8006756:	f000 ff0b 	bl	8007570 <_free_r>
 800675a:	2300      	movs	r3, #0
 800675c:	6363      	str	r3, [r4, #52]	@ 0x34
 800675e:	89a3      	ldrh	r3, [r4, #12]
 8006760:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006764:	81a3      	strh	r3, [r4, #12]
 8006766:	2300      	movs	r3, #0
 8006768:	6063      	str	r3, [r4, #4]
 800676a:	6923      	ldr	r3, [r4, #16]
 800676c:	6023      	str	r3, [r4, #0]
 800676e:	89a3      	ldrh	r3, [r4, #12]
 8006770:	f043 0308 	orr.w	r3, r3, #8
 8006774:	81a3      	strh	r3, [r4, #12]
 8006776:	6923      	ldr	r3, [r4, #16]
 8006778:	b94b      	cbnz	r3, 800678e <__swsetup_r+0x7a>
 800677a:	89a3      	ldrh	r3, [r4, #12]
 800677c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006780:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006784:	d003      	beq.n	800678e <__swsetup_r+0x7a>
 8006786:	4621      	mov	r1, r4
 8006788:	4628      	mov	r0, r5
 800678a:	f001 fd7f 	bl	800828c <__smakebuf_r>
 800678e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006792:	f013 0201 	ands.w	r2, r3, #1
 8006796:	d00a      	beq.n	80067ae <__swsetup_r+0x9a>
 8006798:	2200      	movs	r2, #0
 800679a:	60a2      	str	r2, [r4, #8]
 800679c:	6962      	ldr	r2, [r4, #20]
 800679e:	4252      	negs	r2, r2
 80067a0:	61a2      	str	r2, [r4, #24]
 80067a2:	6922      	ldr	r2, [r4, #16]
 80067a4:	b942      	cbnz	r2, 80067b8 <__swsetup_r+0xa4>
 80067a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80067aa:	d1c5      	bne.n	8006738 <__swsetup_r+0x24>
 80067ac:	bd38      	pop	{r3, r4, r5, pc}
 80067ae:	0799      	lsls	r1, r3, #30
 80067b0:	bf58      	it	pl
 80067b2:	6962      	ldrpl	r2, [r4, #20]
 80067b4:	60a2      	str	r2, [r4, #8]
 80067b6:	e7f4      	b.n	80067a2 <__swsetup_r+0x8e>
 80067b8:	2000      	movs	r0, #0
 80067ba:	e7f7      	b.n	80067ac <__swsetup_r+0x98>
 80067bc:	20000020 	.word	0x20000020

080067c0 <memset>:
 80067c0:	4402      	add	r2, r0
 80067c2:	4603      	mov	r3, r0
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d100      	bne.n	80067ca <memset+0xa>
 80067c8:	4770      	bx	lr
 80067ca:	f803 1b01 	strb.w	r1, [r3], #1
 80067ce:	e7f9      	b.n	80067c4 <memset+0x4>

080067d0 <_localeconv_r>:
 80067d0:	4800      	ldr	r0, [pc, #0]	@ (80067d4 <_localeconv_r+0x4>)
 80067d2:	4770      	bx	lr
 80067d4:	20000160 	.word	0x20000160

080067d8 <_close_r>:
 80067d8:	b538      	push	{r3, r4, r5, lr}
 80067da:	4d06      	ldr	r5, [pc, #24]	@ (80067f4 <_close_r+0x1c>)
 80067dc:	2300      	movs	r3, #0
 80067de:	4604      	mov	r4, r0
 80067e0:	4608      	mov	r0, r1
 80067e2:	602b      	str	r3, [r5, #0]
 80067e4:	f7fb fd1a 	bl	800221c <_close>
 80067e8:	1c43      	adds	r3, r0, #1
 80067ea:	d102      	bne.n	80067f2 <_close_r+0x1a>
 80067ec:	682b      	ldr	r3, [r5, #0]
 80067ee:	b103      	cbz	r3, 80067f2 <_close_r+0x1a>
 80067f0:	6023      	str	r3, [r4, #0]
 80067f2:	bd38      	pop	{r3, r4, r5, pc}
 80067f4:	200005f8 	.word	0x200005f8

080067f8 <_lseek_r>:
 80067f8:	b538      	push	{r3, r4, r5, lr}
 80067fa:	4d07      	ldr	r5, [pc, #28]	@ (8006818 <_lseek_r+0x20>)
 80067fc:	4604      	mov	r4, r0
 80067fe:	4608      	mov	r0, r1
 8006800:	4611      	mov	r1, r2
 8006802:	2200      	movs	r2, #0
 8006804:	602a      	str	r2, [r5, #0]
 8006806:	461a      	mov	r2, r3
 8006808:	f7fb fd2f 	bl	800226a <_lseek>
 800680c:	1c43      	adds	r3, r0, #1
 800680e:	d102      	bne.n	8006816 <_lseek_r+0x1e>
 8006810:	682b      	ldr	r3, [r5, #0]
 8006812:	b103      	cbz	r3, 8006816 <_lseek_r+0x1e>
 8006814:	6023      	str	r3, [r4, #0]
 8006816:	bd38      	pop	{r3, r4, r5, pc}
 8006818:	200005f8 	.word	0x200005f8

0800681c <_read_r>:
 800681c:	b538      	push	{r3, r4, r5, lr}
 800681e:	4d07      	ldr	r5, [pc, #28]	@ (800683c <_read_r+0x20>)
 8006820:	4604      	mov	r4, r0
 8006822:	4608      	mov	r0, r1
 8006824:	4611      	mov	r1, r2
 8006826:	2200      	movs	r2, #0
 8006828:	602a      	str	r2, [r5, #0]
 800682a:	461a      	mov	r2, r3
 800682c:	f7fb fcd9 	bl	80021e2 <_read>
 8006830:	1c43      	adds	r3, r0, #1
 8006832:	d102      	bne.n	800683a <_read_r+0x1e>
 8006834:	682b      	ldr	r3, [r5, #0]
 8006836:	b103      	cbz	r3, 800683a <_read_r+0x1e>
 8006838:	6023      	str	r3, [r4, #0]
 800683a:	bd38      	pop	{r3, r4, r5, pc}
 800683c:	200005f8 	.word	0x200005f8

08006840 <_write_r>:
 8006840:	b538      	push	{r3, r4, r5, lr}
 8006842:	4d07      	ldr	r5, [pc, #28]	@ (8006860 <_write_r+0x20>)
 8006844:	4604      	mov	r4, r0
 8006846:	4608      	mov	r0, r1
 8006848:	4611      	mov	r1, r2
 800684a:	2200      	movs	r2, #0
 800684c:	602a      	str	r2, [r5, #0]
 800684e:	461a      	mov	r2, r3
 8006850:	f7fa fb80 	bl	8000f54 <_write>
 8006854:	1c43      	adds	r3, r0, #1
 8006856:	d102      	bne.n	800685e <_write_r+0x1e>
 8006858:	682b      	ldr	r3, [r5, #0]
 800685a:	b103      	cbz	r3, 800685e <_write_r+0x1e>
 800685c:	6023      	str	r3, [r4, #0]
 800685e:	bd38      	pop	{r3, r4, r5, pc}
 8006860:	200005f8 	.word	0x200005f8

08006864 <__errno>:
 8006864:	4b01      	ldr	r3, [pc, #4]	@ (800686c <__errno+0x8>)
 8006866:	6818      	ldr	r0, [r3, #0]
 8006868:	4770      	bx	lr
 800686a:	bf00      	nop
 800686c:	20000020 	.word	0x20000020

08006870 <__libc_init_array>:
 8006870:	b570      	push	{r4, r5, r6, lr}
 8006872:	4d0d      	ldr	r5, [pc, #52]	@ (80068a8 <__libc_init_array+0x38>)
 8006874:	4c0d      	ldr	r4, [pc, #52]	@ (80068ac <__libc_init_array+0x3c>)
 8006876:	1b64      	subs	r4, r4, r5
 8006878:	10a4      	asrs	r4, r4, #2
 800687a:	2600      	movs	r6, #0
 800687c:	42a6      	cmp	r6, r4
 800687e:	d109      	bne.n	8006894 <__libc_init_array+0x24>
 8006880:	4d0b      	ldr	r5, [pc, #44]	@ (80068b0 <__libc_init_array+0x40>)
 8006882:	4c0c      	ldr	r4, [pc, #48]	@ (80068b4 <__libc_init_array+0x44>)
 8006884:	f001 fe2e 	bl	80084e4 <_init>
 8006888:	1b64      	subs	r4, r4, r5
 800688a:	10a4      	asrs	r4, r4, #2
 800688c:	2600      	movs	r6, #0
 800688e:	42a6      	cmp	r6, r4
 8006890:	d105      	bne.n	800689e <__libc_init_array+0x2e>
 8006892:	bd70      	pop	{r4, r5, r6, pc}
 8006894:	f855 3b04 	ldr.w	r3, [r5], #4
 8006898:	4798      	blx	r3
 800689a:	3601      	adds	r6, #1
 800689c:	e7ee      	b.n	800687c <__libc_init_array+0xc>
 800689e:	f855 3b04 	ldr.w	r3, [r5], #4
 80068a2:	4798      	blx	r3
 80068a4:	3601      	adds	r6, #1
 80068a6:	e7f2      	b.n	800688e <__libc_init_array+0x1e>
 80068a8:	08008d8c 	.word	0x08008d8c
 80068ac:	08008d8c 	.word	0x08008d8c
 80068b0:	08008d8c 	.word	0x08008d8c
 80068b4:	08008d90 	.word	0x08008d90

080068b8 <__retarget_lock_init_recursive>:
 80068b8:	4770      	bx	lr

080068ba <__retarget_lock_acquire_recursive>:
 80068ba:	4770      	bx	lr

080068bc <__retarget_lock_release_recursive>:
 80068bc:	4770      	bx	lr

080068be <quorem>:
 80068be:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068c2:	6903      	ldr	r3, [r0, #16]
 80068c4:	690c      	ldr	r4, [r1, #16]
 80068c6:	42a3      	cmp	r3, r4
 80068c8:	4607      	mov	r7, r0
 80068ca:	db7e      	blt.n	80069ca <quorem+0x10c>
 80068cc:	3c01      	subs	r4, #1
 80068ce:	f101 0814 	add.w	r8, r1, #20
 80068d2:	00a3      	lsls	r3, r4, #2
 80068d4:	f100 0514 	add.w	r5, r0, #20
 80068d8:	9300      	str	r3, [sp, #0]
 80068da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80068de:	9301      	str	r3, [sp, #4]
 80068e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80068e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80068e8:	3301      	adds	r3, #1
 80068ea:	429a      	cmp	r2, r3
 80068ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80068f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80068f4:	d32e      	bcc.n	8006954 <quorem+0x96>
 80068f6:	f04f 0a00 	mov.w	sl, #0
 80068fa:	46c4      	mov	ip, r8
 80068fc:	46ae      	mov	lr, r5
 80068fe:	46d3      	mov	fp, sl
 8006900:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006904:	b298      	uxth	r0, r3
 8006906:	fb06 a000 	mla	r0, r6, r0, sl
 800690a:	0c02      	lsrs	r2, r0, #16
 800690c:	0c1b      	lsrs	r3, r3, #16
 800690e:	fb06 2303 	mla	r3, r6, r3, r2
 8006912:	f8de 2000 	ldr.w	r2, [lr]
 8006916:	b280      	uxth	r0, r0
 8006918:	b292      	uxth	r2, r2
 800691a:	1a12      	subs	r2, r2, r0
 800691c:	445a      	add	r2, fp
 800691e:	f8de 0000 	ldr.w	r0, [lr]
 8006922:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006926:	b29b      	uxth	r3, r3
 8006928:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800692c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006930:	b292      	uxth	r2, r2
 8006932:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006936:	45e1      	cmp	r9, ip
 8006938:	f84e 2b04 	str.w	r2, [lr], #4
 800693c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006940:	d2de      	bcs.n	8006900 <quorem+0x42>
 8006942:	9b00      	ldr	r3, [sp, #0]
 8006944:	58eb      	ldr	r3, [r5, r3]
 8006946:	b92b      	cbnz	r3, 8006954 <quorem+0x96>
 8006948:	9b01      	ldr	r3, [sp, #4]
 800694a:	3b04      	subs	r3, #4
 800694c:	429d      	cmp	r5, r3
 800694e:	461a      	mov	r2, r3
 8006950:	d32f      	bcc.n	80069b2 <quorem+0xf4>
 8006952:	613c      	str	r4, [r7, #16]
 8006954:	4638      	mov	r0, r7
 8006956:	f001 f97d 	bl	8007c54 <__mcmp>
 800695a:	2800      	cmp	r0, #0
 800695c:	db25      	blt.n	80069aa <quorem+0xec>
 800695e:	4629      	mov	r1, r5
 8006960:	2000      	movs	r0, #0
 8006962:	f858 2b04 	ldr.w	r2, [r8], #4
 8006966:	f8d1 c000 	ldr.w	ip, [r1]
 800696a:	fa1f fe82 	uxth.w	lr, r2
 800696e:	fa1f f38c 	uxth.w	r3, ip
 8006972:	eba3 030e 	sub.w	r3, r3, lr
 8006976:	4403      	add	r3, r0
 8006978:	0c12      	lsrs	r2, r2, #16
 800697a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800697e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006982:	b29b      	uxth	r3, r3
 8006984:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006988:	45c1      	cmp	r9, r8
 800698a:	f841 3b04 	str.w	r3, [r1], #4
 800698e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006992:	d2e6      	bcs.n	8006962 <quorem+0xa4>
 8006994:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006998:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800699c:	b922      	cbnz	r2, 80069a8 <quorem+0xea>
 800699e:	3b04      	subs	r3, #4
 80069a0:	429d      	cmp	r5, r3
 80069a2:	461a      	mov	r2, r3
 80069a4:	d30b      	bcc.n	80069be <quorem+0x100>
 80069a6:	613c      	str	r4, [r7, #16]
 80069a8:	3601      	adds	r6, #1
 80069aa:	4630      	mov	r0, r6
 80069ac:	b003      	add	sp, #12
 80069ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069b2:	6812      	ldr	r2, [r2, #0]
 80069b4:	3b04      	subs	r3, #4
 80069b6:	2a00      	cmp	r2, #0
 80069b8:	d1cb      	bne.n	8006952 <quorem+0x94>
 80069ba:	3c01      	subs	r4, #1
 80069bc:	e7c6      	b.n	800694c <quorem+0x8e>
 80069be:	6812      	ldr	r2, [r2, #0]
 80069c0:	3b04      	subs	r3, #4
 80069c2:	2a00      	cmp	r2, #0
 80069c4:	d1ef      	bne.n	80069a6 <quorem+0xe8>
 80069c6:	3c01      	subs	r4, #1
 80069c8:	e7ea      	b.n	80069a0 <quorem+0xe2>
 80069ca:	2000      	movs	r0, #0
 80069cc:	e7ee      	b.n	80069ac <quorem+0xee>
	...

080069d0 <_dtoa_r>:
 80069d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069d4:	69c7      	ldr	r7, [r0, #28]
 80069d6:	b097      	sub	sp, #92	@ 0x5c
 80069d8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80069dc:	ec55 4b10 	vmov	r4, r5, d0
 80069e0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80069e2:	9107      	str	r1, [sp, #28]
 80069e4:	4681      	mov	r9, r0
 80069e6:	920c      	str	r2, [sp, #48]	@ 0x30
 80069e8:	9311      	str	r3, [sp, #68]	@ 0x44
 80069ea:	b97f      	cbnz	r7, 8006a0c <_dtoa_r+0x3c>
 80069ec:	2010      	movs	r0, #16
 80069ee:	f000 fe09 	bl	8007604 <malloc>
 80069f2:	4602      	mov	r2, r0
 80069f4:	f8c9 001c 	str.w	r0, [r9, #28]
 80069f8:	b920      	cbnz	r0, 8006a04 <_dtoa_r+0x34>
 80069fa:	4ba9      	ldr	r3, [pc, #676]	@ (8006ca0 <_dtoa_r+0x2d0>)
 80069fc:	21ef      	movs	r1, #239	@ 0xef
 80069fe:	48a9      	ldr	r0, [pc, #676]	@ (8006ca4 <_dtoa_r+0x2d4>)
 8006a00:	f001 fcc0 	bl	8008384 <__assert_func>
 8006a04:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006a08:	6007      	str	r7, [r0, #0]
 8006a0a:	60c7      	str	r7, [r0, #12]
 8006a0c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006a10:	6819      	ldr	r1, [r3, #0]
 8006a12:	b159      	cbz	r1, 8006a2c <_dtoa_r+0x5c>
 8006a14:	685a      	ldr	r2, [r3, #4]
 8006a16:	604a      	str	r2, [r1, #4]
 8006a18:	2301      	movs	r3, #1
 8006a1a:	4093      	lsls	r3, r2
 8006a1c:	608b      	str	r3, [r1, #8]
 8006a1e:	4648      	mov	r0, r9
 8006a20:	f000 fee6 	bl	80077f0 <_Bfree>
 8006a24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	601a      	str	r2, [r3, #0]
 8006a2c:	1e2b      	subs	r3, r5, #0
 8006a2e:	bfb9      	ittee	lt
 8006a30:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006a34:	9305      	strlt	r3, [sp, #20]
 8006a36:	2300      	movge	r3, #0
 8006a38:	6033      	strge	r3, [r6, #0]
 8006a3a:	9f05      	ldr	r7, [sp, #20]
 8006a3c:	4b9a      	ldr	r3, [pc, #616]	@ (8006ca8 <_dtoa_r+0x2d8>)
 8006a3e:	bfbc      	itt	lt
 8006a40:	2201      	movlt	r2, #1
 8006a42:	6032      	strlt	r2, [r6, #0]
 8006a44:	43bb      	bics	r3, r7
 8006a46:	d112      	bne.n	8006a6e <_dtoa_r+0x9e>
 8006a48:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006a4a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006a4e:	6013      	str	r3, [r2, #0]
 8006a50:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006a54:	4323      	orrs	r3, r4
 8006a56:	f000 855a 	beq.w	800750e <_dtoa_r+0xb3e>
 8006a5a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006a5c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006cbc <_dtoa_r+0x2ec>
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	f000 855c 	beq.w	800751e <_dtoa_r+0xb4e>
 8006a66:	f10a 0303 	add.w	r3, sl, #3
 8006a6a:	f000 bd56 	b.w	800751a <_dtoa_r+0xb4a>
 8006a6e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006a72:	2200      	movs	r2, #0
 8006a74:	ec51 0b17 	vmov	r0, r1, d7
 8006a78:	2300      	movs	r3, #0
 8006a7a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006a7e:	f7fa f82b 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a82:	4680      	mov	r8, r0
 8006a84:	b158      	cbz	r0, 8006a9e <_dtoa_r+0xce>
 8006a86:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006a88:	2301      	movs	r3, #1
 8006a8a:	6013      	str	r3, [r2, #0]
 8006a8c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006a8e:	b113      	cbz	r3, 8006a96 <_dtoa_r+0xc6>
 8006a90:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006a92:	4b86      	ldr	r3, [pc, #536]	@ (8006cac <_dtoa_r+0x2dc>)
 8006a94:	6013      	str	r3, [r2, #0]
 8006a96:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006cc0 <_dtoa_r+0x2f0>
 8006a9a:	f000 bd40 	b.w	800751e <_dtoa_r+0xb4e>
 8006a9e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006aa2:	aa14      	add	r2, sp, #80	@ 0x50
 8006aa4:	a915      	add	r1, sp, #84	@ 0x54
 8006aa6:	4648      	mov	r0, r9
 8006aa8:	f001 f984 	bl	8007db4 <__d2b>
 8006aac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006ab0:	9002      	str	r0, [sp, #8]
 8006ab2:	2e00      	cmp	r6, #0
 8006ab4:	d078      	beq.n	8006ba8 <_dtoa_r+0x1d8>
 8006ab6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ab8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006abc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ac0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006ac4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006ac8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006acc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006ad0:	4619      	mov	r1, r3
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	4b76      	ldr	r3, [pc, #472]	@ (8006cb0 <_dtoa_r+0x2e0>)
 8006ad6:	f7f9 fbdf 	bl	8000298 <__aeabi_dsub>
 8006ada:	a36b      	add	r3, pc, #428	@ (adr r3, 8006c88 <_dtoa_r+0x2b8>)
 8006adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae0:	f7f9 fd92 	bl	8000608 <__aeabi_dmul>
 8006ae4:	a36a      	add	r3, pc, #424	@ (adr r3, 8006c90 <_dtoa_r+0x2c0>)
 8006ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aea:	f7f9 fbd7 	bl	800029c <__adddf3>
 8006aee:	4604      	mov	r4, r0
 8006af0:	4630      	mov	r0, r6
 8006af2:	460d      	mov	r5, r1
 8006af4:	f7f9 fd1e 	bl	8000534 <__aeabi_i2d>
 8006af8:	a367      	add	r3, pc, #412	@ (adr r3, 8006c98 <_dtoa_r+0x2c8>)
 8006afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006afe:	f7f9 fd83 	bl	8000608 <__aeabi_dmul>
 8006b02:	4602      	mov	r2, r0
 8006b04:	460b      	mov	r3, r1
 8006b06:	4620      	mov	r0, r4
 8006b08:	4629      	mov	r1, r5
 8006b0a:	f7f9 fbc7 	bl	800029c <__adddf3>
 8006b0e:	4604      	mov	r4, r0
 8006b10:	460d      	mov	r5, r1
 8006b12:	f7fa f829 	bl	8000b68 <__aeabi_d2iz>
 8006b16:	2200      	movs	r2, #0
 8006b18:	4607      	mov	r7, r0
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	4620      	mov	r0, r4
 8006b1e:	4629      	mov	r1, r5
 8006b20:	f7f9 ffe4 	bl	8000aec <__aeabi_dcmplt>
 8006b24:	b140      	cbz	r0, 8006b38 <_dtoa_r+0x168>
 8006b26:	4638      	mov	r0, r7
 8006b28:	f7f9 fd04 	bl	8000534 <__aeabi_i2d>
 8006b2c:	4622      	mov	r2, r4
 8006b2e:	462b      	mov	r3, r5
 8006b30:	f7f9 ffd2 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b34:	b900      	cbnz	r0, 8006b38 <_dtoa_r+0x168>
 8006b36:	3f01      	subs	r7, #1
 8006b38:	2f16      	cmp	r7, #22
 8006b3a:	d852      	bhi.n	8006be2 <_dtoa_r+0x212>
 8006b3c:	4b5d      	ldr	r3, [pc, #372]	@ (8006cb4 <_dtoa_r+0x2e4>)
 8006b3e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b46:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006b4a:	f7f9 ffcf 	bl	8000aec <__aeabi_dcmplt>
 8006b4e:	2800      	cmp	r0, #0
 8006b50:	d049      	beq.n	8006be6 <_dtoa_r+0x216>
 8006b52:	3f01      	subs	r7, #1
 8006b54:	2300      	movs	r3, #0
 8006b56:	9310      	str	r3, [sp, #64]	@ 0x40
 8006b58:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006b5a:	1b9b      	subs	r3, r3, r6
 8006b5c:	1e5a      	subs	r2, r3, #1
 8006b5e:	bf45      	ittet	mi
 8006b60:	f1c3 0301 	rsbmi	r3, r3, #1
 8006b64:	9300      	strmi	r3, [sp, #0]
 8006b66:	2300      	movpl	r3, #0
 8006b68:	2300      	movmi	r3, #0
 8006b6a:	9206      	str	r2, [sp, #24]
 8006b6c:	bf54      	ite	pl
 8006b6e:	9300      	strpl	r3, [sp, #0]
 8006b70:	9306      	strmi	r3, [sp, #24]
 8006b72:	2f00      	cmp	r7, #0
 8006b74:	db39      	blt.n	8006bea <_dtoa_r+0x21a>
 8006b76:	9b06      	ldr	r3, [sp, #24]
 8006b78:	970d      	str	r7, [sp, #52]	@ 0x34
 8006b7a:	443b      	add	r3, r7
 8006b7c:	9306      	str	r3, [sp, #24]
 8006b7e:	2300      	movs	r3, #0
 8006b80:	9308      	str	r3, [sp, #32]
 8006b82:	9b07      	ldr	r3, [sp, #28]
 8006b84:	2b09      	cmp	r3, #9
 8006b86:	d863      	bhi.n	8006c50 <_dtoa_r+0x280>
 8006b88:	2b05      	cmp	r3, #5
 8006b8a:	bfc4      	itt	gt
 8006b8c:	3b04      	subgt	r3, #4
 8006b8e:	9307      	strgt	r3, [sp, #28]
 8006b90:	9b07      	ldr	r3, [sp, #28]
 8006b92:	f1a3 0302 	sub.w	r3, r3, #2
 8006b96:	bfcc      	ite	gt
 8006b98:	2400      	movgt	r4, #0
 8006b9a:	2401      	movle	r4, #1
 8006b9c:	2b03      	cmp	r3, #3
 8006b9e:	d863      	bhi.n	8006c68 <_dtoa_r+0x298>
 8006ba0:	e8df f003 	tbb	[pc, r3]
 8006ba4:	2b375452 	.word	0x2b375452
 8006ba8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006bac:	441e      	add	r6, r3
 8006bae:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006bb2:	2b20      	cmp	r3, #32
 8006bb4:	bfc1      	itttt	gt
 8006bb6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006bba:	409f      	lslgt	r7, r3
 8006bbc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006bc0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006bc4:	bfd6      	itet	le
 8006bc6:	f1c3 0320 	rsble	r3, r3, #32
 8006bca:	ea47 0003 	orrgt.w	r0, r7, r3
 8006bce:	fa04 f003 	lslle.w	r0, r4, r3
 8006bd2:	f7f9 fc9f 	bl	8000514 <__aeabi_ui2d>
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006bdc:	3e01      	subs	r6, #1
 8006bde:	9212      	str	r2, [sp, #72]	@ 0x48
 8006be0:	e776      	b.n	8006ad0 <_dtoa_r+0x100>
 8006be2:	2301      	movs	r3, #1
 8006be4:	e7b7      	b.n	8006b56 <_dtoa_r+0x186>
 8006be6:	9010      	str	r0, [sp, #64]	@ 0x40
 8006be8:	e7b6      	b.n	8006b58 <_dtoa_r+0x188>
 8006bea:	9b00      	ldr	r3, [sp, #0]
 8006bec:	1bdb      	subs	r3, r3, r7
 8006bee:	9300      	str	r3, [sp, #0]
 8006bf0:	427b      	negs	r3, r7
 8006bf2:	9308      	str	r3, [sp, #32]
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	930d      	str	r3, [sp, #52]	@ 0x34
 8006bf8:	e7c3      	b.n	8006b82 <_dtoa_r+0x1b2>
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bfe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c00:	eb07 0b03 	add.w	fp, r7, r3
 8006c04:	f10b 0301 	add.w	r3, fp, #1
 8006c08:	2b01      	cmp	r3, #1
 8006c0a:	9303      	str	r3, [sp, #12]
 8006c0c:	bfb8      	it	lt
 8006c0e:	2301      	movlt	r3, #1
 8006c10:	e006      	b.n	8006c20 <_dtoa_r+0x250>
 8006c12:	2301      	movs	r3, #1
 8006c14:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c16:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	dd28      	ble.n	8006c6e <_dtoa_r+0x29e>
 8006c1c:	469b      	mov	fp, r3
 8006c1e:	9303      	str	r3, [sp, #12]
 8006c20:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006c24:	2100      	movs	r1, #0
 8006c26:	2204      	movs	r2, #4
 8006c28:	f102 0514 	add.w	r5, r2, #20
 8006c2c:	429d      	cmp	r5, r3
 8006c2e:	d926      	bls.n	8006c7e <_dtoa_r+0x2ae>
 8006c30:	6041      	str	r1, [r0, #4]
 8006c32:	4648      	mov	r0, r9
 8006c34:	f000 fd9c 	bl	8007770 <_Balloc>
 8006c38:	4682      	mov	sl, r0
 8006c3a:	2800      	cmp	r0, #0
 8006c3c:	d142      	bne.n	8006cc4 <_dtoa_r+0x2f4>
 8006c3e:	4b1e      	ldr	r3, [pc, #120]	@ (8006cb8 <_dtoa_r+0x2e8>)
 8006c40:	4602      	mov	r2, r0
 8006c42:	f240 11af 	movw	r1, #431	@ 0x1af
 8006c46:	e6da      	b.n	80069fe <_dtoa_r+0x2e>
 8006c48:	2300      	movs	r3, #0
 8006c4a:	e7e3      	b.n	8006c14 <_dtoa_r+0x244>
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	e7d5      	b.n	8006bfc <_dtoa_r+0x22c>
 8006c50:	2401      	movs	r4, #1
 8006c52:	2300      	movs	r3, #0
 8006c54:	9307      	str	r3, [sp, #28]
 8006c56:	9409      	str	r4, [sp, #36]	@ 0x24
 8006c58:	f04f 3bff 	mov.w	fp, #4294967295
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006c62:	2312      	movs	r3, #18
 8006c64:	920c      	str	r2, [sp, #48]	@ 0x30
 8006c66:	e7db      	b.n	8006c20 <_dtoa_r+0x250>
 8006c68:	2301      	movs	r3, #1
 8006c6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c6c:	e7f4      	b.n	8006c58 <_dtoa_r+0x288>
 8006c6e:	f04f 0b01 	mov.w	fp, #1
 8006c72:	f8cd b00c 	str.w	fp, [sp, #12]
 8006c76:	465b      	mov	r3, fp
 8006c78:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006c7c:	e7d0      	b.n	8006c20 <_dtoa_r+0x250>
 8006c7e:	3101      	adds	r1, #1
 8006c80:	0052      	lsls	r2, r2, #1
 8006c82:	e7d1      	b.n	8006c28 <_dtoa_r+0x258>
 8006c84:	f3af 8000 	nop.w
 8006c88:	636f4361 	.word	0x636f4361
 8006c8c:	3fd287a7 	.word	0x3fd287a7
 8006c90:	8b60c8b3 	.word	0x8b60c8b3
 8006c94:	3fc68a28 	.word	0x3fc68a28
 8006c98:	509f79fb 	.word	0x509f79fb
 8006c9c:	3fd34413 	.word	0x3fd34413
 8006ca0:	08008a4d 	.word	0x08008a4d
 8006ca4:	08008a64 	.word	0x08008a64
 8006ca8:	7ff00000 	.word	0x7ff00000
 8006cac:	08008a1d 	.word	0x08008a1d
 8006cb0:	3ff80000 	.word	0x3ff80000
 8006cb4:	08008bb8 	.word	0x08008bb8
 8006cb8:	08008abc 	.word	0x08008abc
 8006cbc:	08008a49 	.word	0x08008a49
 8006cc0:	08008a1c 	.word	0x08008a1c
 8006cc4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006cc8:	6018      	str	r0, [r3, #0]
 8006cca:	9b03      	ldr	r3, [sp, #12]
 8006ccc:	2b0e      	cmp	r3, #14
 8006cce:	f200 80a1 	bhi.w	8006e14 <_dtoa_r+0x444>
 8006cd2:	2c00      	cmp	r4, #0
 8006cd4:	f000 809e 	beq.w	8006e14 <_dtoa_r+0x444>
 8006cd8:	2f00      	cmp	r7, #0
 8006cda:	dd33      	ble.n	8006d44 <_dtoa_r+0x374>
 8006cdc:	4b9c      	ldr	r3, [pc, #624]	@ (8006f50 <_dtoa_r+0x580>)
 8006cde:	f007 020f 	and.w	r2, r7, #15
 8006ce2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ce6:	ed93 7b00 	vldr	d7, [r3]
 8006cea:	05f8      	lsls	r0, r7, #23
 8006cec:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006cf0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006cf4:	d516      	bpl.n	8006d24 <_dtoa_r+0x354>
 8006cf6:	4b97      	ldr	r3, [pc, #604]	@ (8006f54 <_dtoa_r+0x584>)
 8006cf8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006cfc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006d00:	f7f9 fdac 	bl	800085c <__aeabi_ddiv>
 8006d04:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d08:	f004 040f 	and.w	r4, r4, #15
 8006d0c:	2603      	movs	r6, #3
 8006d0e:	4d91      	ldr	r5, [pc, #580]	@ (8006f54 <_dtoa_r+0x584>)
 8006d10:	b954      	cbnz	r4, 8006d28 <_dtoa_r+0x358>
 8006d12:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006d16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d1a:	f7f9 fd9f 	bl	800085c <__aeabi_ddiv>
 8006d1e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d22:	e028      	b.n	8006d76 <_dtoa_r+0x3a6>
 8006d24:	2602      	movs	r6, #2
 8006d26:	e7f2      	b.n	8006d0e <_dtoa_r+0x33e>
 8006d28:	07e1      	lsls	r1, r4, #31
 8006d2a:	d508      	bpl.n	8006d3e <_dtoa_r+0x36e>
 8006d2c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006d30:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006d34:	f7f9 fc68 	bl	8000608 <__aeabi_dmul>
 8006d38:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006d3c:	3601      	adds	r6, #1
 8006d3e:	1064      	asrs	r4, r4, #1
 8006d40:	3508      	adds	r5, #8
 8006d42:	e7e5      	b.n	8006d10 <_dtoa_r+0x340>
 8006d44:	f000 80af 	beq.w	8006ea6 <_dtoa_r+0x4d6>
 8006d48:	427c      	negs	r4, r7
 8006d4a:	4b81      	ldr	r3, [pc, #516]	@ (8006f50 <_dtoa_r+0x580>)
 8006d4c:	4d81      	ldr	r5, [pc, #516]	@ (8006f54 <_dtoa_r+0x584>)
 8006d4e:	f004 020f 	and.w	r2, r4, #15
 8006d52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d5a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006d5e:	f7f9 fc53 	bl	8000608 <__aeabi_dmul>
 8006d62:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d66:	1124      	asrs	r4, r4, #4
 8006d68:	2300      	movs	r3, #0
 8006d6a:	2602      	movs	r6, #2
 8006d6c:	2c00      	cmp	r4, #0
 8006d6e:	f040 808f 	bne.w	8006e90 <_dtoa_r+0x4c0>
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d1d3      	bne.n	8006d1e <_dtoa_r+0x34e>
 8006d76:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006d78:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	f000 8094 	beq.w	8006eaa <_dtoa_r+0x4da>
 8006d82:	4b75      	ldr	r3, [pc, #468]	@ (8006f58 <_dtoa_r+0x588>)
 8006d84:	2200      	movs	r2, #0
 8006d86:	4620      	mov	r0, r4
 8006d88:	4629      	mov	r1, r5
 8006d8a:	f7f9 feaf 	bl	8000aec <__aeabi_dcmplt>
 8006d8e:	2800      	cmp	r0, #0
 8006d90:	f000 808b 	beq.w	8006eaa <_dtoa_r+0x4da>
 8006d94:	9b03      	ldr	r3, [sp, #12]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	f000 8087 	beq.w	8006eaa <_dtoa_r+0x4da>
 8006d9c:	f1bb 0f00 	cmp.w	fp, #0
 8006da0:	dd34      	ble.n	8006e0c <_dtoa_r+0x43c>
 8006da2:	4620      	mov	r0, r4
 8006da4:	4b6d      	ldr	r3, [pc, #436]	@ (8006f5c <_dtoa_r+0x58c>)
 8006da6:	2200      	movs	r2, #0
 8006da8:	4629      	mov	r1, r5
 8006daa:	f7f9 fc2d 	bl	8000608 <__aeabi_dmul>
 8006dae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006db2:	f107 38ff 	add.w	r8, r7, #4294967295
 8006db6:	3601      	adds	r6, #1
 8006db8:	465c      	mov	r4, fp
 8006dba:	4630      	mov	r0, r6
 8006dbc:	f7f9 fbba 	bl	8000534 <__aeabi_i2d>
 8006dc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006dc4:	f7f9 fc20 	bl	8000608 <__aeabi_dmul>
 8006dc8:	4b65      	ldr	r3, [pc, #404]	@ (8006f60 <_dtoa_r+0x590>)
 8006dca:	2200      	movs	r2, #0
 8006dcc:	f7f9 fa66 	bl	800029c <__adddf3>
 8006dd0:	4605      	mov	r5, r0
 8006dd2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006dd6:	2c00      	cmp	r4, #0
 8006dd8:	d16a      	bne.n	8006eb0 <_dtoa_r+0x4e0>
 8006dda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dde:	4b61      	ldr	r3, [pc, #388]	@ (8006f64 <_dtoa_r+0x594>)
 8006de0:	2200      	movs	r2, #0
 8006de2:	f7f9 fa59 	bl	8000298 <__aeabi_dsub>
 8006de6:	4602      	mov	r2, r0
 8006de8:	460b      	mov	r3, r1
 8006dea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006dee:	462a      	mov	r2, r5
 8006df0:	4633      	mov	r3, r6
 8006df2:	f7f9 fe99 	bl	8000b28 <__aeabi_dcmpgt>
 8006df6:	2800      	cmp	r0, #0
 8006df8:	f040 8298 	bne.w	800732c <_dtoa_r+0x95c>
 8006dfc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e00:	462a      	mov	r2, r5
 8006e02:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006e06:	f7f9 fe71 	bl	8000aec <__aeabi_dcmplt>
 8006e0a:	bb38      	cbnz	r0, 8006e5c <_dtoa_r+0x48c>
 8006e0c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006e10:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006e14:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	f2c0 8157 	blt.w	80070ca <_dtoa_r+0x6fa>
 8006e1c:	2f0e      	cmp	r7, #14
 8006e1e:	f300 8154 	bgt.w	80070ca <_dtoa_r+0x6fa>
 8006e22:	4b4b      	ldr	r3, [pc, #300]	@ (8006f50 <_dtoa_r+0x580>)
 8006e24:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006e28:	ed93 7b00 	vldr	d7, [r3]
 8006e2c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	ed8d 7b00 	vstr	d7, [sp]
 8006e34:	f280 80e5 	bge.w	8007002 <_dtoa_r+0x632>
 8006e38:	9b03      	ldr	r3, [sp, #12]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	f300 80e1 	bgt.w	8007002 <_dtoa_r+0x632>
 8006e40:	d10c      	bne.n	8006e5c <_dtoa_r+0x48c>
 8006e42:	4b48      	ldr	r3, [pc, #288]	@ (8006f64 <_dtoa_r+0x594>)
 8006e44:	2200      	movs	r2, #0
 8006e46:	ec51 0b17 	vmov	r0, r1, d7
 8006e4a:	f7f9 fbdd 	bl	8000608 <__aeabi_dmul>
 8006e4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e52:	f7f9 fe5f 	bl	8000b14 <__aeabi_dcmpge>
 8006e56:	2800      	cmp	r0, #0
 8006e58:	f000 8266 	beq.w	8007328 <_dtoa_r+0x958>
 8006e5c:	2400      	movs	r4, #0
 8006e5e:	4625      	mov	r5, r4
 8006e60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e62:	4656      	mov	r6, sl
 8006e64:	ea6f 0803 	mvn.w	r8, r3
 8006e68:	2700      	movs	r7, #0
 8006e6a:	4621      	mov	r1, r4
 8006e6c:	4648      	mov	r0, r9
 8006e6e:	f000 fcbf 	bl	80077f0 <_Bfree>
 8006e72:	2d00      	cmp	r5, #0
 8006e74:	f000 80bd 	beq.w	8006ff2 <_dtoa_r+0x622>
 8006e78:	b12f      	cbz	r7, 8006e86 <_dtoa_r+0x4b6>
 8006e7a:	42af      	cmp	r7, r5
 8006e7c:	d003      	beq.n	8006e86 <_dtoa_r+0x4b6>
 8006e7e:	4639      	mov	r1, r7
 8006e80:	4648      	mov	r0, r9
 8006e82:	f000 fcb5 	bl	80077f0 <_Bfree>
 8006e86:	4629      	mov	r1, r5
 8006e88:	4648      	mov	r0, r9
 8006e8a:	f000 fcb1 	bl	80077f0 <_Bfree>
 8006e8e:	e0b0      	b.n	8006ff2 <_dtoa_r+0x622>
 8006e90:	07e2      	lsls	r2, r4, #31
 8006e92:	d505      	bpl.n	8006ea0 <_dtoa_r+0x4d0>
 8006e94:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006e98:	f7f9 fbb6 	bl	8000608 <__aeabi_dmul>
 8006e9c:	3601      	adds	r6, #1
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	1064      	asrs	r4, r4, #1
 8006ea2:	3508      	adds	r5, #8
 8006ea4:	e762      	b.n	8006d6c <_dtoa_r+0x39c>
 8006ea6:	2602      	movs	r6, #2
 8006ea8:	e765      	b.n	8006d76 <_dtoa_r+0x3a6>
 8006eaa:	9c03      	ldr	r4, [sp, #12]
 8006eac:	46b8      	mov	r8, r7
 8006eae:	e784      	b.n	8006dba <_dtoa_r+0x3ea>
 8006eb0:	4b27      	ldr	r3, [pc, #156]	@ (8006f50 <_dtoa_r+0x580>)
 8006eb2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006eb4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006eb8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006ebc:	4454      	add	r4, sl
 8006ebe:	2900      	cmp	r1, #0
 8006ec0:	d054      	beq.n	8006f6c <_dtoa_r+0x59c>
 8006ec2:	4929      	ldr	r1, [pc, #164]	@ (8006f68 <_dtoa_r+0x598>)
 8006ec4:	2000      	movs	r0, #0
 8006ec6:	f7f9 fcc9 	bl	800085c <__aeabi_ddiv>
 8006eca:	4633      	mov	r3, r6
 8006ecc:	462a      	mov	r2, r5
 8006ece:	f7f9 f9e3 	bl	8000298 <__aeabi_dsub>
 8006ed2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006ed6:	4656      	mov	r6, sl
 8006ed8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006edc:	f7f9 fe44 	bl	8000b68 <__aeabi_d2iz>
 8006ee0:	4605      	mov	r5, r0
 8006ee2:	f7f9 fb27 	bl	8000534 <__aeabi_i2d>
 8006ee6:	4602      	mov	r2, r0
 8006ee8:	460b      	mov	r3, r1
 8006eea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006eee:	f7f9 f9d3 	bl	8000298 <__aeabi_dsub>
 8006ef2:	3530      	adds	r5, #48	@ 0x30
 8006ef4:	4602      	mov	r2, r0
 8006ef6:	460b      	mov	r3, r1
 8006ef8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006efc:	f806 5b01 	strb.w	r5, [r6], #1
 8006f00:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006f04:	f7f9 fdf2 	bl	8000aec <__aeabi_dcmplt>
 8006f08:	2800      	cmp	r0, #0
 8006f0a:	d172      	bne.n	8006ff2 <_dtoa_r+0x622>
 8006f0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f10:	4911      	ldr	r1, [pc, #68]	@ (8006f58 <_dtoa_r+0x588>)
 8006f12:	2000      	movs	r0, #0
 8006f14:	f7f9 f9c0 	bl	8000298 <__aeabi_dsub>
 8006f18:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006f1c:	f7f9 fde6 	bl	8000aec <__aeabi_dcmplt>
 8006f20:	2800      	cmp	r0, #0
 8006f22:	f040 80b4 	bne.w	800708e <_dtoa_r+0x6be>
 8006f26:	42a6      	cmp	r6, r4
 8006f28:	f43f af70 	beq.w	8006e0c <_dtoa_r+0x43c>
 8006f2c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006f30:	4b0a      	ldr	r3, [pc, #40]	@ (8006f5c <_dtoa_r+0x58c>)
 8006f32:	2200      	movs	r2, #0
 8006f34:	f7f9 fb68 	bl	8000608 <__aeabi_dmul>
 8006f38:	4b08      	ldr	r3, [pc, #32]	@ (8006f5c <_dtoa_r+0x58c>)
 8006f3a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006f3e:	2200      	movs	r2, #0
 8006f40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f44:	f7f9 fb60 	bl	8000608 <__aeabi_dmul>
 8006f48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f4c:	e7c4      	b.n	8006ed8 <_dtoa_r+0x508>
 8006f4e:	bf00      	nop
 8006f50:	08008bb8 	.word	0x08008bb8
 8006f54:	08008b90 	.word	0x08008b90
 8006f58:	3ff00000 	.word	0x3ff00000
 8006f5c:	40240000 	.word	0x40240000
 8006f60:	401c0000 	.word	0x401c0000
 8006f64:	40140000 	.word	0x40140000
 8006f68:	3fe00000 	.word	0x3fe00000
 8006f6c:	4631      	mov	r1, r6
 8006f6e:	4628      	mov	r0, r5
 8006f70:	f7f9 fb4a 	bl	8000608 <__aeabi_dmul>
 8006f74:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006f78:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006f7a:	4656      	mov	r6, sl
 8006f7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f80:	f7f9 fdf2 	bl	8000b68 <__aeabi_d2iz>
 8006f84:	4605      	mov	r5, r0
 8006f86:	f7f9 fad5 	bl	8000534 <__aeabi_i2d>
 8006f8a:	4602      	mov	r2, r0
 8006f8c:	460b      	mov	r3, r1
 8006f8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f92:	f7f9 f981 	bl	8000298 <__aeabi_dsub>
 8006f96:	3530      	adds	r5, #48	@ 0x30
 8006f98:	f806 5b01 	strb.w	r5, [r6], #1
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	460b      	mov	r3, r1
 8006fa0:	42a6      	cmp	r6, r4
 8006fa2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006fa6:	f04f 0200 	mov.w	r2, #0
 8006faa:	d124      	bne.n	8006ff6 <_dtoa_r+0x626>
 8006fac:	4baf      	ldr	r3, [pc, #700]	@ (800726c <_dtoa_r+0x89c>)
 8006fae:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006fb2:	f7f9 f973 	bl	800029c <__adddf3>
 8006fb6:	4602      	mov	r2, r0
 8006fb8:	460b      	mov	r3, r1
 8006fba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006fbe:	f7f9 fdb3 	bl	8000b28 <__aeabi_dcmpgt>
 8006fc2:	2800      	cmp	r0, #0
 8006fc4:	d163      	bne.n	800708e <_dtoa_r+0x6be>
 8006fc6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006fca:	49a8      	ldr	r1, [pc, #672]	@ (800726c <_dtoa_r+0x89c>)
 8006fcc:	2000      	movs	r0, #0
 8006fce:	f7f9 f963 	bl	8000298 <__aeabi_dsub>
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	460b      	mov	r3, r1
 8006fd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006fda:	f7f9 fd87 	bl	8000aec <__aeabi_dcmplt>
 8006fde:	2800      	cmp	r0, #0
 8006fe0:	f43f af14 	beq.w	8006e0c <_dtoa_r+0x43c>
 8006fe4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006fe6:	1e73      	subs	r3, r6, #1
 8006fe8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006fea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006fee:	2b30      	cmp	r3, #48	@ 0x30
 8006ff0:	d0f8      	beq.n	8006fe4 <_dtoa_r+0x614>
 8006ff2:	4647      	mov	r7, r8
 8006ff4:	e03b      	b.n	800706e <_dtoa_r+0x69e>
 8006ff6:	4b9e      	ldr	r3, [pc, #632]	@ (8007270 <_dtoa_r+0x8a0>)
 8006ff8:	f7f9 fb06 	bl	8000608 <__aeabi_dmul>
 8006ffc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007000:	e7bc      	b.n	8006f7c <_dtoa_r+0x5ac>
 8007002:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007006:	4656      	mov	r6, sl
 8007008:	e9dd 2300 	ldrd	r2, r3, [sp]
 800700c:	4620      	mov	r0, r4
 800700e:	4629      	mov	r1, r5
 8007010:	f7f9 fc24 	bl	800085c <__aeabi_ddiv>
 8007014:	f7f9 fda8 	bl	8000b68 <__aeabi_d2iz>
 8007018:	4680      	mov	r8, r0
 800701a:	f7f9 fa8b 	bl	8000534 <__aeabi_i2d>
 800701e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007022:	f7f9 faf1 	bl	8000608 <__aeabi_dmul>
 8007026:	4602      	mov	r2, r0
 8007028:	460b      	mov	r3, r1
 800702a:	4620      	mov	r0, r4
 800702c:	4629      	mov	r1, r5
 800702e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007032:	f7f9 f931 	bl	8000298 <__aeabi_dsub>
 8007036:	f806 4b01 	strb.w	r4, [r6], #1
 800703a:	9d03      	ldr	r5, [sp, #12]
 800703c:	eba6 040a 	sub.w	r4, r6, sl
 8007040:	42a5      	cmp	r5, r4
 8007042:	4602      	mov	r2, r0
 8007044:	460b      	mov	r3, r1
 8007046:	d133      	bne.n	80070b0 <_dtoa_r+0x6e0>
 8007048:	f7f9 f928 	bl	800029c <__adddf3>
 800704c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007050:	4604      	mov	r4, r0
 8007052:	460d      	mov	r5, r1
 8007054:	f7f9 fd68 	bl	8000b28 <__aeabi_dcmpgt>
 8007058:	b9c0      	cbnz	r0, 800708c <_dtoa_r+0x6bc>
 800705a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800705e:	4620      	mov	r0, r4
 8007060:	4629      	mov	r1, r5
 8007062:	f7f9 fd39 	bl	8000ad8 <__aeabi_dcmpeq>
 8007066:	b110      	cbz	r0, 800706e <_dtoa_r+0x69e>
 8007068:	f018 0f01 	tst.w	r8, #1
 800706c:	d10e      	bne.n	800708c <_dtoa_r+0x6bc>
 800706e:	9902      	ldr	r1, [sp, #8]
 8007070:	4648      	mov	r0, r9
 8007072:	f000 fbbd 	bl	80077f0 <_Bfree>
 8007076:	2300      	movs	r3, #0
 8007078:	7033      	strb	r3, [r6, #0]
 800707a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800707c:	3701      	adds	r7, #1
 800707e:	601f      	str	r7, [r3, #0]
 8007080:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007082:	2b00      	cmp	r3, #0
 8007084:	f000 824b 	beq.w	800751e <_dtoa_r+0xb4e>
 8007088:	601e      	str	r6, [r3, #0]
 800708a:	e248      	b.n	800751e <_dtoa_r+0xb4e>
 800708c:	46b8      	mov	r8, r7
 800708e:	4633      	mov	r3, r6
 8007090:	461e      	mov	r6, r3
 8007092:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007096:	2a39      	cmp	r2, #57	@ 0x39
 8007098:	d106      	bne.n	80070a8 <_dtoa_r+0x6d8>
 800709a:	459a      	cmp	sl, r3
 800709c:	d1f8      	bne.n	8007090 <_dtoa_r+0x6c0>
 800709e:	2230      	movs	r2, #48	@ 0x30
 80070a0:	f108 0801 	add.w	r8, r8, #1
 80070a4:	f88a 2000 	strb.w	r2, [sl]
 80070a8:	781a      	ldrb	r2, [r3, #0]
 80070aa:	3201      	adds	r2, #1
 80070ac:	701a      	strb	r2, [r3, #0]
 80070ae:	e7a0      	b.n	8006ff2 <_dtoa_r+0x622>
 80070b0:	4b6f      	ldr	r3, [pc, #444]	@ (8007270 <_dtoa_r+0x8a0>)
 80070b2:	2200      	movs	r2, #0
 80070b4:	f7f9 faa8 	bl	8000608 <__aeabi_dmul>
 80070b8:	2200      	movs	r2, #0
 80070ba:	2300      	movs	r3, #0
 80070bc:	4604      	mov	r4, r0
 80070be:	460d      	mov	r5, r1
 80070c0:	f7f9 fd0a 	bl	8000ad8 <__aeabi_dcmpeq>
 80070c4:	2800      	cmp	r0, #0
 80070c6:	d09f      	beq.n	8007008 <_dtoa_r+0x638>
 80070c8:	e7d1      	b.n	800706e <_dtoa_r+0x69e>
 80070ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070cc:	2a00      	cmp	r2, #0
 80070ce:	f000 80ea 	beq.w	80072a6 <_dtoa_r+0x8d6>
 80070d2:	9a07      	ldr	r2, [sp, #28]
 80070d4:	2a01      	cmp	r2, #1
 80070d6:	f300 80cd 	bgt.w	8007274 <_dtoa_r+0x8a4>
 80070da:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80070dc:	2a00      	cmp	r2, #0
 80070de:	f000 80c1 	beq.w	8007264 <_dtoa_r+0x894>
 80070e2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80070e6:	9c08      	ldr	r4, [sp, #32]
 80070e8:	9e00      	ldr	r6, [sp, #0]
 80070ea:	9a00      	ldr	r2, [sp, #0]
 80070ec:	441a      	add	r2, r3
 80070ee:	9200      	str	r2, [sp, #0]
 80070f0:	9a06      	ldr	r2, [sp, #24]
 80070f2:	2101      	movs	r1, #1
 80070f4:	441a      	add	r2, r3
 80070f6:	4648      	mov	r0, r9
 80070f8:	9206      	str	r2, [sp, #24]
 80070fa:	f000 fc2d 	bl	8007958 <__i2b>
 80070fe:	4605      	mov	r5, r0
 8007100:	b166      	cbz	r6, 800711c <_dtoa_r+0x74c>
 8007102:	9b06      	ldr	r3, [sp, #24]
 8007104:	2b00      	cmp	r3, #0
 8007106:	dd09      	ble.n	800711c <_dtoa_r+0x74c>
 8007108:	42b3      	cmp	r3, r6
 800710a:	9a00      	ldr	r2, [sp, #0]
 800710c:	bfa8      	it	ge
 800710e:	4633      	movge	r3, r6
 8007110:	1ad2      	subs	r2, r2, r3
 8007112:	9200      	str	r2, [sp, #0]
 8007114:	9a06      	ldr	r2, [sp, #24]
 8007116:	1af6      	subs	r6, r6, r3
 8007118:	1ad3      	subs	r3, r2, r3
 800711a:	9306      	str	r3, [sp, #24]
 800711c:	9b08      	ldr	r3, [sp, #32]
 800711e:	b30b      	cbz	r3, 8007164 <_dtoa_r+0x794>
 8007120:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007122:	2b00      	cmp	r3, #0
 8007124:	f000 80c6 	beq.w	80072b4 <_dtoa_r+0x8e4>
 8007128:	2c00      	cmp	r4, #0
 800712a:	f000 80c0 	beq.w	80072ae <_dtoa_r+0x8de>
 800712e:	4629      	mov	r1, r5
 8007130:	4622      	mov	r2, r4
 8007132:	4648      	mov	r0, r9
 8007134:	f000 fcc8 	bl	8007ac8 <__pow5mult>
 8007138:	9a02      	ldr	r2, [sp, #8]
 800713a:	4601      	mov	r1, r0
 800713c:	4605      	mov	r5, r0
 800713e:	4648      	mov	r0, r9
 8007140:	f000 fc20 	bl	8007984 <__multiply>
 8007144:	9902      	ldr	r1, [sp, #8]
 8007146:	4680      	mov	r8, r0
 8007148:	4648      	mov	r0, r9
 800714a:	f000 fb51 	bl	80077f0 <_Bfree>
 800714e:	9b08      	ldr	r3, [sp, #32]
 8007150:	1b1b      	subs	r3, r3, r4
 8007152:	9308      	str	r3, [sp, #32]
 8007154:	f000 80b1 	beq.w	80072ba <_dtoa_r+0x8ea>
 8007158:	9a08      	ldr	r2, [sp, #32]
 800715a:	4641      	mov	r1, r8
 800715c:	4648      	mov	r0, r9
 800715e:	f000 fcb3 	bl	8007ac8 <__pow5mult>
 8007162:	9002      	str	r0, [sp, #8]
 8007164:	2101      	movs	r1, #1
 8007166:	4648      	mov	r0, r9
 8007168:	f000 fbf6 	bl	8007958 <__i2b>
 800716c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800716e:	4604      	mov	r4, r0
 8007170:	2b00      	cmp	r3, #0
 8007172:	f000 81d8 	beq.w	8007526 <_dtoa_r+0xb56>
 8007176:	461a      	mov	r2, r3
 8007178:	4601      	mov	r1, r0
 800717a:	4648      	mov	r0, r9
 800717c:	f000 fca4 	bl	8007ac8 <__pow5mult>
 8007180:	9b07      	ldr	r3, [sp, #28]
 8007182:	2b01      	cmp	r3, #1
 8007184:	4604      	mov	r4, r0
 8007186:	f300 809f 	bgt.w	80072c8 <_dtoa_r+0x8f8>
 800718a:	9b04      	ldr	r3, [sp, #16]
 800718c:	2b00      	cmp	r3, #0
 800718e:	f040 8097 	bne.w	80072c0 <_dtoa_r+0x8f0>
 8007192:	9b05      	ldr	r3, [sp, #20]
 8007194:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007198:	2b00      	cmp	r3, #0
 800719a:	f040 8093 	bne.w	80072c4 <_dtoa_r+0x8f4>
 800719e:	9b05      	ldr	r3, [sp, #20]
 80071a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80071a4:	0d1b      	lsrs	r3, r3, #20
 80071a6:	051b      	lsls	r3, r3, #20
 80071a8:	b133      	cbz	r3, 80071b8 <_dtoa_r+0x7e8>
 80071aa:	9b00      	ldr	r3, [sp, #0]
 80071ac:	3301      	adds	r3, #1
 80071ae:	9300      	str	r3, [sp, #0]
 80071b0:	9b06      	ldr	r3, [sp, #24]
 80071b2:	3301      	adds	r3, #1
 80071b4:	9306      	str	r3, [sp, #24]
 80071b6:	2301      	movs	r3, #1
 80071b8:	9308      	str	r3, [sp, #32]
 80071ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80071bc:	2b00      	cmp	r3, #0
 80071be:	f000 81b8 	beq.w	8007532 <_dtoa_r+0xb62>
 80071c2:	6923      	ldr	r3, [r4, #16]
 80071c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80071c8:	6918      	ldr	r0, [r3, #16]
 80071ca:	f000 fb79 	bl	80078c0 <__hi0bits>
 80071ce:	f1c0 0020 	rsb	r0, r0, #32
 80071d2:	9b06      	ldr	r3, [sp, #24]
 80071d4:	4418      	add	r0, r3
 80071d6:	f010 001f 	ands.w	r0, r0, #31
 80071da:	f000 8082 	beq.w	80072e2 <_dtoa_r+0x912>
 80071de:	f1c0 0320 	rsb	r3, r0, #32
 80071e2:	2b04      	cmp	r3, #4
 80071e4:	dd73      	ble.n	80072ce <_dtoa_r+0x8fe>
 80071e6:	9b00      	ldr	r3, [sp, #0]
 80071e8:	f1c0 001c 	rsb	r0, r0, #28
 80071ec:	4403      	add	r3, r0
 80071ee:	9300      	str	r3, [sp, #0]
 80071f0:	9b06      	ldr	r3, [sp, #24]
 80071f2:	4403      	add	r3, r0
 80071f4:	4406      	add	r6, r0
 80071f6:	9306      	str	r3, [sp, #24]
 80071f8:	9b00      	ldr	r3, [sp, #0]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	dd05      	ble.n	800720a <_dtoa_r+0x83a>
 80071fe:	9902      	ldr	r1, [sp, #8]
 8007200:	461a      	mov	r2, r3
 8007202:	4648      	mov	r0, r9
 8007204:	f000 fcba 	bl	8007b7c <__lshift>
 8007208:	9002      	str	r0, [sp, #8]
 800720a:	9b06      	ldr	r3, [sp, #24]
 800720c:	2b00      	cmp	r3, #0
 800720e:	dd05      	ble.n	800721c <_dtoa_r+0x84c>
 8007210:	4621      	mov	r1, r4
 8007212:	461a      	mov	r2, r3
 8007214:	4648      	mov	r0, r9
 8007216:	f000 fcb1 	bl	8007b7c <__lshift>
 800721a:	4604      	mov	r4, r0
 800721c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800721e:	2b00      	cmp	r3, #0
 8007220:	d061      	beq.n	80072e6 <_dtoa_r+0x916>
 8007222:	9802      	ldr	r0, [sp, #8]
 8007224:	4621      	mov	r1, r4
 8007226:	f000 fd15 	bl	8007c54 <__mcmp>
 800722a:	2800      	cmp	r0, #0
 800722c:	da5b      	bge.n	80072e6 <_dtoa_r+0x916>
 800722e:	2300      	movs	r3, #0
 8007230:	9902      	ldr	r1, [sp, #8]
 8007232:	220a      	movs	r2, #10
 8007234:	4648      	mov	r0, r9
 8007236:	f000 fafd 	bl	8007834 <__multadd>
 800723a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800723c:	9002      	str	r0, [sp, #8]
 800723e:	f107 38ff 	add.w	r8, r7, #4294967295
 8007242:	2b00      	cmp	r3, #0
 8007244:	f000 8177 	beq.w	8007536 <_dtoa_r+0xb66>
 8007248:	4629      	mov	r1, r5
 800724a:	2300      	movs	r3, #0
 800724c:	220a      	movs	r2, #10
 800724e:	4648      	mov	r0, r9
 8007250:	f000 faf0 	bl	8007834 <__multadd>
 8007254:	f1bb 0f00 	cmp.w	fp, #0
 8007258:	4605      	mov	r5, r0
 800725a:	dc6f      	bgt.n	800733c <_dtoa_r+0x96c>
 800725c:	9b07      	ldr	r3, [sp, #28]
 800725e:	2b02      	cmp	r3, #2
 8007260:	dc49      	bgt.n	80072f6 <_dtoa_r+0x926>
 8007262:	e06b      	b.n	800733c <_dtoa_r+0x96c>
 8007264:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007266:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800726a:	e73c      	b.n	80070e6 <_dtoa_r+0x716>
 800726c:	3fe00000 	.word	0x3fe00000
 8007270:	40240000 	.word	0x40240000
 8007274:	9b03      	ldr	r3, [sp, #12]
 8007276:	1e5c      	subs	r4, r3, #1
 8007278:	9b08      	ldr	r3, [sp, #32]
 800727a:	42a3      	cmp	r3, r4
 800727c:	db09      	blt.n	8007292 <_dtoa_r+0x8c2>
 800727e:	1b1c      	subs	r4, r3, r4
 8007280:	9b03      	ldr	r3, [sp, #12]
 8007282:	2b00      	cmp	r3, #0
 8007284:	f6bf af30 	bge.w	80070e8 <_dtoa_r+0x718>
 8007288:	9b00      	ldr	r3, [sp, #0]
 800728a:	9a03      	ldr	r2, [sp, #12]
 800728c:	1a9e      	subs	r6, r3, r2
 800728e:	2300      	movs	r3, #0
 8007290:	e72b      	b.n	80070ea <_dtoa_r+0x71a>
 8007292:	9b08      	ldr	r3, [sp, #32]
 8007294:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007296:	9408      	str	r4, [sp, #32]
 8007298:	1ae3      	subs	r3, r4, r3
 800729a:	441a      	add	r2, r3
 800729c:	9e00      	ldr	r6, [sp, #0]
 800729e:	9b03      	ldr	r3, [sp, #12]
 80072a0:	920d      	str	r2, [sp, #52]	@ 0x34
 80072a2:	2400      	movs	r4, #0
 80072a4:	e721      	b.n	80070ea <_dtoa_r+0x71a>
 80072a6:	9c08      	ldr	r4, [sp, #32]
 80072a8:	9e00      	ldr	r6, [sp, #0]
 80072aa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80072ac:	e728      	b.n	8007100 <_dtoa_r+0x730>
 80072ae:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80072b2:	e751      	b.n	8007158 <_dtoa_r+0x788>
 80072b4:	9a08      	ldr	r2, [sp, #32]
 80072b6:	9902      	ldr	r1, [sp, #8]
 80072b8:	e750      	b.n	800715c <_dtoa_r+0x78c>
 80072ba:	f8cd 8008 	str.w	r8, [sp, #8]
 80072be:	e751      	b.n	8007164 <_dtoa_r+0x794>
 80072c0:	2300      	movs	r3, #0
 80072c2:	e779      	b.n	80071b8 <_dtoa_r+0x7e8>
 80072c4:	9b04      	ldr	r3, [sp, #16]
 80072c6:	e777      	b.n	80071b8 <_dtoa_r+0x7e8>
 80072c8:	2300      	movs	r3, #0
 80072ca:	9308      	str	r3, [sp, #32]
 80072cc:	e779      	b.n	80071c2 <_dtoa_r+0x7f2>
 80072ce:	d093      	beq.n	80071f8 <_dtoa_r+0x828>
 80072d0:	9a00      	ldr	r2, [sp, #0]
 80072d2:	331c      	adds	r3, #28
 80072d4:	441a      	add	r2, r3
 80072d6:	9200      	str	r2, [sp, #0]
 80072d8:	9a06      	ldr	r2, [sp, #24]
 80072da:	441a      	add	r2, r3
 80072dc:	441e      	add	r6, r3
 80072de:	9206      	str	r2, [sp, #24]
 80072e0:	e78a      	b.n	80071f8 <_dtoa_r+0x828>
 80072e2:	4603      	mov	r3, r0
 80072e4:	e7f4      	b.n	80072d0 <_dtoa_r+0x900>
 80072e6:	9b03      	ldr	r3, [sp, #12]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	46b8      	mov	r8, r7
 80072ec:	dc20      	bgt.n	8007330 <_dtoa_r+0x960>
 80072ee:	469b      	mov	fp, r3
 80072f0:	9b07      	ldr	r3, [sp, #28]
 80072f2:	2b02      	cmp	r3, #2
 80072f4:	dd1e      	ble.n	8007334 <_dtoa_r+0x964>
 80072f6:	f1bb 0f00 	cmp.w	fp, #0
 80072fa:	f47f adb1 	bne.w	8006e60 <_dtoa_r+0x490>
 80072fe:	4621      	mov	r1, r4
 8007300:	465b      	mov	r3, fp
 8007302:	2205      	movs	r2, #5
 8007304:	4648      	mov	r0, r9
 8007306:	f000 fa95 	bl	8007834 <__multadd>
 800730a:	4601      	mov	r1, r0
 800730c:	4604      	mov	r4, r0
 800730e:	9802      	ldr	r0, [sp, #8]
 8007310:	f000 fca0 	bl	8007c54 <__mcmp>
 8007314:	2800      	cmp	r0, #0
 8007316:	f77f ada3 	ble.w	8006e60 <_dtoa_r+0x490>
 800731a:	4656      	mov	r6, sl
 800731c:	2331      	movs	r3, #49	@ 0x31
 800731e:	f806 3b01 	strb.w	r3, [r6], #1
 8007322:	f108 0801 	add.w	r8, r8, #1
 8007326:	e59f      	b.n	8006e68 <_dtoa_r+0x498>
 8007328:	9c03      	ldr	r4, [sp, #12]
 800732a:	46b8      	mov	r8, r7
 800732c:	4625      	mov	r5, r4
 800732e:	e7f4      	b.n	800731a <_dtoa_r+0x94a>
 8007330:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007334:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007336:	2b00      	cmp	r3, #0
 8007338:	f000 8101 	beq.w	800753e <_dtoa_r+0xb6e>
 800733c:	2e00      	cmp	r6, #0
 800733e:	dd05      	ble.n	800734c <_dtoa_r+0x97c>
 8007340:	4629      	mov	r1, r5
 8007342:	4632      	mov	r2, r6
 8007344:	4648      	mov	r0, r9
 8007346:	f000 fc19 	bl	8007b7c <__lshift>
 800734a:	4605      	mov	r5, r0
 800734c:	9b08      	ldr	r3, [sp, #32]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d05c      	beq.n	800740c <_dtoa_r+0xa3c>
 8007352:	6869      	ldr	r1, [r5, #4]
 8007354:	4648      	mov	r0, r9
 8007356:	f000 fa0b 	bl	8007770 <_Balloc>
 800735a:	4606      	mov	r6, r0
 800735c:	b928      	cbnz	r0, 800736a <_dtoa_r+0x99a>
 800735e:	4b82      	ldr	r3, [pc, #520]	@ (8007568 <_dtoa_r+0xb98>)
 8007360:	4602      	mov	r2, r0
 8007362:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007366:	f7ff bb4a 	b.w	80069fe <_dtoa_r+0x2e>
 800736a:	692a      	ldr	r2, [r5, #16]
 800736c:	3202      	adds	r2, #2
 800736e:	0092      	lsls	r2, r2, #2
 8007370:	f105 010c 	add.w	r1, r5, #12
 8007374:	300c      	adds	r0, #12
 8007376:	f000 fff7 	bl	8008368 <memcpy>
 800737a:	2201      	movs	r2, #1
 800737c:	4631      	mov	r1, r6
 800737e:	4648      	mov	r0, r9
 8007380:	f000 fbfc 	bl	8007b7c <__lshift>
 8007384:	f10a 0301 	add.w	r3, sl, #1
 8007388:	9300      	str	r3, [sp, #0]
 800738a:	eb0a 030b 	add.w	r3, sl, fp
 800738e:	9308      	str	r3, [sp, #32]
 8007390:	9b04      	ldr	r3, [sp, #16]
 8007392:	f003 0301 	and.w	r3, r3, #1
 8007396:	462f      	mov	r7, r5
 8007398:	9306      	str	r3, [sp, #24]
 800739a:	4605      	mov	r5, r0
 800739c:	9b00      	ldr	r3, [sp, #0]
 800739e:	9802      	ldr	r0, [sp, #8]
 80073a0:	4621      	mov	r1, r4
 80073a2:	f103 3bff 	add.w	fp, r3, #4294967295
 80073a6:	f7ff fa8a 	bl	80068be <quorem>
 80073aa:	4603      	mov	r3, r0
 80073ac:	3330      	adds	r3, #48	@ 0x30
 80073ae:	9003      	str	r0, [sp, #12]
 80073b0:	4639      	mov	r1, r7
 80073b2:	9802      	ldr	r0, [sp, #8]
 80073b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80073b6:	f000 fc4d 	bl	8007c54 <__mcmp>
 80073ba:	462a      	mov	r2, r5
 80073bc:	9004      	str	r0, [sp, #16]
 80073be:	4621      	mov	r1, r4
 80073c0:	4648      	mov	r0, r9
 80073c2:	f000 fc63 	bl	8007c8c <__mdiff>
 80073c6:	68c2      	ldr	r2, [r0, #12]
 80073c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073ca:	4606      	mov	r6, r0
 80073cc:	bb02      	cbnz	r2, 8007410 <_dtoa_r+0xa40>
 80073ce:	4601      	mov	r1, r0
 80073d0:	9802      	ldr	r0, [sp, #8]
 80073d2:	f000 fc3f 	bl	8007c54 <__mcmp>
 80073d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073d8:	4602      	mov	r2, r0
 80073da:	4631      	mov	r1, r6
 80073dc:	4648      	mov	r0, r9
 80073de:	920c      	str	r2, [sp, #48]	@ 0x30
 80073e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80073e2:	f000 fa05 	bl	80077f0 <_Bfree>
 80073e6:	9b07      	ldr	r3, [sp, #28]
 80073e8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80073ea:	9e00      	ldr	r6, [sp, #0]
 80073ec:	ea42 0103 	orr.w	r1, r2, r3
 80073f0:	9b06      	ldr	r3, [sp, #24]
 80073f2:	4319      	orrs	r1, r3
 80073f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073f6:	d10d      	bne.n	8007414 <_dtoa_r+0xa44>
 80073f8:	2b39      	cmp	r3, #57	@ 0x39
 80073fa:	d027      	beq.n	800744c <_dtoa_r+0xa7c>
 80073fc:	9a04      	ldr	r2, [sp, #16]
 80073fe:	2a00      	cmp	r2, #0
 8007400:	dd01      	ble.n	8007406 <_dtoa_r+0xa36>
 8007402:	9b03      	ldr	r3, [sp, #12]
 8007404:	3331      	adds	r3, #49	@ 0x31
 8007406:	f88b 3000 	strb.w	r3, [fp]
 800740a:	e52e      	b.n	8006e6a <_dtoa_r+0x49a>
 800740c:	4628      	mov	r0, r5
 800740e:	e7b9      	b.n	8007384 <_dtoa_r+0x9b4>
 8007410:	2201      	movs	r2, #1
 8007412:	e7e2      	b.n	80073da <_dtoa_r+0xa0a>
 8007414:	9904      	ldr	r1, [sp, #16]
 8007416:	2900      	cmp	r1, #0
 8007418:	db04      	blt.n	8007424 <_dtoa_r+0xa54>
 800741a:	9807      	ldr	r0, [sp, #28]
 800741c:	4301      	orrs	r1, r0
 800741e:	9806      	ldr	r0, [sp, #24]
 8007420:	4301      	orrs	r1, r0
 8007422:	d120      	bne.n	8007466 <_dtoa_r+0xa96>
 8007424:	2a00      	cmp	r2, #0
 8007426:	ddee      	ble.n	8007406 <_dtoa_r+0xa36>
 8007428:	9902      	ldr	r1, [sp, #8]
 800742a:	9300      	str	r3, [sp, #0]
 800742c:	2201      	movs	r2, #1
 800742e:	4648      	mov	r0, r9
 8007430:	f000 fba4 	bl	8007b7c <__lshift>
 8007434:	4621      	mov	r1, r4
 8007436:	9002      	str	r0, [sp, #8]
 8007438:	f000 fc0c 	bl	8007c54 <__mcmp>
 800743c:	2800      	cmp	r0, #0
 800743e:	9b00      	ldr	r3, [sp, #0]
 8007440:	dc02      	bgt.n	8007448 <_dtoa_r+0xa78>
 8007442:	d1e0      	bne.n	8007406 <_dtoa_r+0xa36>
 8007444:	07da      	lsls	r2, r3, #31
 8007446:	d5de      	bpl.n	8007406 <_dtoa_r+0xa36>
 8007448:	2b39      	cmp	r3, #57	@ 0x39
 800744a:	d1da      	bne.n	8007402 <_dtoa_r+0xa32>
 800744c:	2339      	movs	r3, #57	@ 0x39
 800744e:	f88b 3000 	strb.w	r3, [fp]
 8007452:	4633      	mov	r3, r6
 8007454:	461e      	mov	r6, r3
 8007456:	3b01      	subs	r3, #1
 8007458:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800745c:	2a39      	cmp	r2, #57	@ 0x39
 800745e:	d04e      	beq.n	80074fe <_dtoa_r+0xb2e>
 8007460:	3201      	adds	r2, #1
 8007462:	701a      	strb	r2, [r3, #0]
 8007464:	e501      	b.n	8006e6a <_dtoa_r+0x49a>
 8007466:	2a00      	cmp	r2, #0
 8007468:	dd03      	ble.n	8007472 <_dtoa_r+0xaa2>
 800746a:	2b39      	cmp	r3, #57	@ 0x39
 800746c:	d0ee      	beq.n	800744c <_dtoa_r+0xa7c>
 800746e:	3301      	adds	r3, #1
 8007470:	e7c9      	b.n	8007406 <_dtoa_r+0xa36>
 8007472:	9a00      	ldr	r2, [sp, #0]
 8007474:	9908      	ldr	r1, [sp, #32]
 8007476:	f802 3c01 	strb.w	r3, [r2, #-1]
 800747a:	428a      	cmp	r2, r1
 800747c:	d028      	beq.n	80074d0 <_dtoa_r+0xb00>
 800747e:	9902      	ldr	r1, [sp, #8]
 8007480:	2300      	movs	r3, #0
 8007482:	220a      	movs	r2, #10
 8007484:	4648      	mov	r0, r9
 8007486:	f000 f9d5 	bl	8007834 <__multadd>
 800748a:	42af      	cmp	r7, r5
 800748c:	9002      	str	r0, [sp, #8]
 800748e:	f04f 0300 	mov.w	r3, #0
 8007492:	f04f 020a 	mov.w	r2, #10
 8007496:	4639      	mov	r1, r7
 8007498:	4648      	mov	r0, r9
 800749a:	d107      	bne.n	80074ac <_dtoa_r+0xadc>
 800749c:	f000 f9ca 	bl	8007834 <__multadd>
 80074a0:	4607      	mov	r7, r0
 80074a2:	4605      	mov	r5, r0
 80074a4:	9b00      	ldr	r3, [sp, #0]
 80074a6:	3301      	adds	r3, #1
 80074a8:	9300      	str	r3, [sp, #0]
 80074aa:	e777      	b.n	800739c <_dtoa_r+0x9cc>
 80074ac:	f000 f9c2 	bl	8007834 <__multadd>
 80074b0:	4629      	mov	r1, r5
 80074b2:	4607      	mov	r7, r0
 80074b4:	2300      	movs	r3, #0
 80074b6:	220a      	movs	r2, #10
 80074b8:	4648      	mov	r0, r9
 80074ba:	f000 f9bb 	bl	8007834 <__multadd>
 80074be:	4605      	mov	r5, r0
 80074c0:	e7f0      	b.n	80074a4 <_dtoa_r+0xad4>
 80074c2:	f1bb 0f00 	cmp.w	fp, #0
 80074c6:	bfcc      	ite	gt
 80074c8:	465e      	movgt	r6, fp
 80074ca:	2601      	movle	r6, #1
 80074cc:	4456      	add	r6, sl
 80074ce:	2700      	movs	r7, #0
 80074d0:	9902      	ldr	r1, [sp, #8]
 80074d2:	9300      	str	r3, [sp, #0]
 80074d4:	2201      	movs	r2, #1
 80074d6:	4648      	mov	r0, r9
 80074d8:	f000 fb50 	bl	8007b7c <__lshift>
 80074dc:	4621      	mov	r1, r4
 80074de:	9002      	str	r0, [sp, #8]
 80074e0:	f000 fbb8 	bl	8007c54 <__mcmp>
 80074e4:	2800      	cmp	r0, #0
 80074e6:	dcb4      	bgt.n	8007452 <_dtoa_r+0xa82>
 80074e8:	d102      	bne.n	80074f0 <_dtoa_r+0xb20>
 80074ea:	9b00      	ldr	r3, [sp, #0]
 80074ec:	07db      	lsls	r3, r3, #31
 80074ee:	d4b0      	bmi.n	8007452 <_dtoa_r+0xa82>
 80074f0:	4633      	mov	r3, r6
 80074f2:	461e      	mov	r6, r3
 80074f4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80074f8:	2a30      	cmp	r2, #48	@ 0x30
 80074fa:	d0fa      	beq.n	80074f2 <_dtoa_r+0xb22>
 80074fc:	e4b5      	b.n	8006e6a <_dtoa_r+0x49a>
 80074fe:	459a      	cmp	sl, r3
 8007500:	d1a8      	bne.n	8007454 <_dtoa_r+0xa84>
 8007502:	2331      	movs	r3, #49	@ 0x31
 8007504:	f108 0801 	add.w	r8, r8, #1
 8007508:	f88a 3000 	strb.w	r3, [sl]
 800750c:	e4ad      	b.n	8006e6a <_dtoa_r+0x49a>
 800750e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007510:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800756c <_dtoa_r+0xb9c>
 8007514:	b11b      	cbz	r3, 800751e <_dtoa_r+0xb4e>
 8007516:	f10a 0308 	add.w	r3, sl, #8
 800751a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800751c:	6013      	str	r3, [r2, #0]
 800751e:	4650      	mov	r0, sl
 8007520:	b017      	add	sp, #92	@ 0x5c
 8007522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007526:	9b07      	ldr	r3, [sp, #28]
 8007528:	2b01      	cmp	r3, #1
 800752a:	f77f ae2e 	ble.w	800718a <_dtoa_r+0x7ba>
 800752e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007530:	9308      	str	r3, [sp, #32]
 8007532:	2001      	movs	r0, #1
 8007534:	e64d      	b.n	80071d2 <_dtoa_r+0x802>
 8007536:	f1bb 0f00 	cmp.w	fp, #0
 800753a:	f77f aed9 	ble.w	80072f0 <_dtoa_r+0x920>
 800753e:	4656      	mov	r6, sl
 8007540:	9802      	ldr	r0, [sp, #8]
 8007542:	4621      	mov	r1, r4
 8007544:	f7ff f9bb 	bl	80068be <quorem>
 8007548:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800754c:	f806 3b01 	strb.w	r3, [r6], #1
 8007550:	eba6 020a 	sub.w	r2, r6, sl
 8007554:	4593      	cmp	fp, r2
 8007556:	ddb4      	ble.n	80074c2 <_dtoa_r+0xaf2>
 8007558:	9902      	ldr	r1, [sp, #8]
 800755a:	2300      	movs	r3, #0
 800755c:	220a      	movs	r2, #10
 800755e:	4648      	mov	r0, r9
 8007560:	f000 f968 	bl	8007834 <__multadd>
 8007564:	9002      	str	r0, [sp, #8]
 8007566:	e7eb      	b.n	8007540 <_dtoa_r+0xb70>
 8007568:	08008abc 	.word	0x08008abc
 800756c:	08008a40 	.word	0x08008a40

08007570 <_free_r>:
 8007570:	b538      	push	{r3, r4, r5, lr}
 8007572:	4605      	mov	r5, r0
 8007574:	2900      	cmp	r1, #0
 8007576:	d041      	beq.n	80075fc <_free_r+0x8c>
 8007578:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800757c:	1f0c      	subs	r4, r1, #4
 800757e:	2b00      	cmp	r3, #0
 8007580:	bfb8      	it	lt
 8007582:	18e4      	addlt	r4, r4, r3
 8007584:	f000 f8e8 	bl	8007758 <__malloc_lock>
 8007588:	4a1d      	ldr	r2, [pc, #116]	@ (8007600 <_free_r+0x90>)
 800758a:	6813      	ldr	r3, [r2, #0]
 800758c:	b933      	cbnz	r3, 800759c <_free_r+0x2c>
 800758e:	6063      	str	r3, [r4, #4]
 8007590:	6014      	str	r4, [r2, #0]
 8007592:	4628      	mov	r0, r5
 8007594:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007598:	f000 b8e4 	b.w	8007764 <__malloc_unlock>
 800759c:	42a3      	cmp	r3, r4
 800759e:	d908      	bls.n	80075b2 <_free_r+0x42>
 80075a0:	6820      	ldr	r0, [r4, #0]
 80075a2:	1821      	adds	r1, r4, r0
 80075a4:	428b      	cmp	r3, r1
 80075a6:	bf01      	itttt	eq
 80075a8:	6819      	ldreq	r1, [r3, #0]
 80075aa:	685b      	ldreq	r3, [r3, #4]
 80075ac:	1809      	addeq	r1, r1, r0
 80075ae:	6021      	streq	r1, [r4, #0]
 80075b0:	e7ed      	b.n	800758e <_free_r+0x1e>
 80075b2:	461a      	mov	r2, r3
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	b10b      	cbz	r3, 80075bc <_free_r+0x4c>
 80075b8:	42a3      	cmp	r3, r4
 80075ba:	d9fa      	bls.n	80075b2 <_free_r+0x42>
 80075bc:	6811      	ldr	r1, [r2, #0]
 80075be:	1850      	adds	r0, r2, r1
 80075c0:	42a0      	cmp	r0, r4
 80075c2:	d10b      	bne.n	80075dc <_free_r+0x6c>
 80075c4:	6820      	ldr	r0, [r4, #0]
 80075c6:	4401      	add	r1, r0
 80075c8:	1850      	adds	r0, r2, r1
 80075ca:	4283      	cmp	r3, r0
 80075cc:	6011      	str	r1, [r2, #0]
 80075ce:	d1e0      	bne.n	8007592 <_free_r+0x22>
 80075d0:	6818      	ldr	r0, [r3, #0]
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	6053      	str	r3, [r2, #4]
 80075d6:	4408      	add	r0, r1
 80075d8:	6010      	str	r0, [r2, #0]
 80075da:	e7da      	b.n	8007592 <_free_r+0x22>
 80075dc:	d902      	bls.n	80075e4 <_free_r+0x74>
 80075de:	230c      	movs	r3, #12
 80075e0:	602b      	str	r3, [r5, #0]
 80075e2:	e7d6      	b.n	8007592 <_free_r+0x22>
 80075e4:	6820      	ldr	r0, [r4, #0]
 80075e6:	1821      	adds	r1, r4, r0
 80075e8:	428b      	cmp	r3, r1
 80075ea:	bf04      	itt	eq
 80075ec:	6819      	ldreq	r1, [r3, #0]
 80075ee:	685b      	ldreq	r3, [r3, #4]
 80075f0:	6063      	str	r3, [r4, #4]
 80075f2:	bf04      	itt	eq
 80075f4:	1809      	addeq	r1, r1, r0
 80075f6:	6021      	streq	r1, [r4, #0]
 80075f8:	6054      	str	r4, [r2, #4]
 80075fa:	e7ca      	b.n	8007592 <_free_r+0x22>
 80075fc:	bd38      	pop	{r3, r4, r5, pc}
 80075fe:	bf00      	nop
 8007600:	20000604 	.word	0x20000604

08007604 <malloc>:
 8007604:	4b02      	ldr	r3, [pc, #8]	@ (8007610 <malloc+0xc>)
 8007606:	4601      	mov	r1, r0
 8007608:	6818      	ldr	r0, [r3, #0]
 800760a:	f000 b825 	b.w	8007658 <_malloc_r>
 800760e:	bf00      	nop
 8007610:	20000020 	.word	0x20000020

08007614 <sbrk_aligned>:
 8007614:	b570      	push	{r4, r5, r6, lr}
 8007616:	4e0f      	ldr	r6, [pc, #60]	@ (8007654 <sbrk_aligned+0x40>)
 8007618:	460c      	mov	r4, r1
 800761a:	6831      	ldr	r1, [r6, #0]
 800761c:	4605      	mov	r5, r0
 800761e:	b911      	cbnz	r1, 8007626 <sbrk_aligned+0x12>
 8007620:	f000 fe92 	bl	8008348 <_sbrk_r>
 8007624:	6030      	str	r0, [r6, #0]
 8007626:	4621      	mov	r1, r4
 8007628:	4628      	mov	r0, r5
 800762a:	f000 fe8d 	bl	8008348 <_sbrk_r>
 800762e:	1c43      	adds	r3, r0, #1
 8007630:	d103      	bne.n	800763a <sbrk_aligned+0x26>
 8007632:	f04f 34ff 	mov.w	r4, #4294967295
 8007636:	4620      	mov	r0, r4
 8007638:	bd70      	pop	{r4, r5, r6, pc}
 800763a:	1cc4      	adds	r4, r0, #3
 800763c:	f024 0403 	bic.w	r4, r4, #3
 8007640:	42a0      	cmp	r0, r4
 8007642:	d0f8      	beq.n	8007636 <sbrk_aligned+0x22>
 8007644:	1a21      	subs	r1, r4, r0
 8007646:	4628      	mov	r0, r5
 8007648:	f000 fe7e 	bl	8008348 <_sbrk_r>
 800764c:	3001      	adds	r0, #1
 800764e:	d1f2      	bne.n	8007636 <sbrk_aligned+0x22>
 8007650:	e7ef      	b.n	8007632 <sbrk_aligned+0x1e>
 8007652:	bf00      	nop
 8007654:	20000600 	.word	0x20000600

08007658 <_malloc_r>:
 8007658:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800765c:	1ccd      	adds	r5, r1, #3
 800765e:	f025 0503 	bic.w	r5, r5, #3
 8007662:	3508      	adds	r5, #8
 8007664:	2d0c      	cmp	r5, #12
 8007666:	bf38      	it	cc
 8007668:	250c      	movcc	r5, #12
 800766a:	2d00      	cmp	r5, #0
 800766c:	4606      	mov	r6, r0
 800766e:	db01      	blt.n	8007674 <_malloc_r+0x1c>
 8007670:	42a9      	cmp	r1, r5
 8007672:	d904      	bls.n	800767e <_malloc_r+0x26>
 8007674:	230c      	movs	r3, #12
 8007676:	6033      	str	r3, [r6, #0]
 8007678:	2000      	movs	r0, #0
 800767a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800767e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007754 <_malloc_r+0xfc>
 8007682:	f000 f869 	bl	8007758 <__malloc_lock>
 8007686:	f8d8 3000 	ldr.w	r3, [r8]
 800768a:	461c      	mov	r4, r3
 800768c:	bb44      	cbnz	r4, 80076e0 <_malloc_r+0x88>
 800768e:	4629      	mov	r1, r5
 8007690:	4630      	mov	r0, r6
 8007692:	f7ff ffbf 	bl	8007614 <sbrk_aligned>
 8007696:	1c43      	adds	r3, r0, #1
 8007698:	4604      	mov	r4, r0
 800769a:	d158      	bne.n	800774e <_malloc_r+0xf6>
 800769c:	f8d8 4000 	ldr.w	r4, [r8]
 80076a0:	4627      	mov	r7, r4
 80076a2:	2f00      	cmp	r7, #0
 80076a4:	d143      	bne.n	800772e <_malloc_r+0xd6>
 80076a6:	2c00      	cmp	r4, #0
 80076a8:	d04b      	beq.n	8007742 <_malloc_r+0xea>
 80076aa:	6823      	ldr	r3, [r4, #0]
 80076ac:	4639      	mov	r1, r7
 80076ae:	4630      	mov	r0, r6
 80076b0:	eb04 0903 	add.w	r9, r4, r3
 80076b4:	f000 fe48 	bl	8008348 <_sbrk_r>
 80076b8:	4581      	cmp	r9, r0
 80076ba:	d142      	bne.n	8007742 <_malloc_r+0xea>
 80076bc:	6821      	ldr	r1, [r4, #0]
 80076be:	1a6d      	subs	r5, r5, r1
 80076c0:	4629      	mov	r1, r5
 80076c2:	4630      	mov	r0, r6
 80076c4:	f7ff ffa6 	bl	8007614 <sbrk_aligned>
 80076c8:	3001      	adds	r0, #1
 80076ca:	d03a      	beq.n	8007742 <_malloc_r+0xea>
 80076cc:	6823      	ldr	r3, [r4, #0]
 80076ce:	442b      	add	r3, r5
 80076d0:	6023      	str	r3, [r4, #0]
 80076d2:	f8d8 3000 	ldr.w	r3, [r8]
 80076d6:	685a      	ldr	r2, [r3, #4]
 80076d8:	bb62      	cbnz	r2, 8007734 <_malloc_r+0xdc>
 80076da:	f8c8 7000 	str.w	r7, [r8]
 80076de:	e00f      	b.n	8007700 <_malloc_r+0xa8>
 80076e0:	6822      	ldr	r2, [r4, #0]
 80076e2:	1b52      	subs	r2, r2, r5
 80076e4:	d420      	bmi.n	8007728 <_malloc_r+0xd0>
 80076e6:	2a0b      	cmp	r2, #11
 80076e8:	d917      	bls.n	800771a <_malloc_r+0xc2>
 80076ea:	1961      	adds	r1, r4, r5
 80076ec:	42a3      	cmp	r3, r4
 80076ee:	6025      	str	r5, [r4, #0]
 80076f0:	bf18      	it	ne
 80076f2:	6059      	strne	r1, [r3, #4]
 80076f4:	6863      	ldr	r3, [r4, #4]
 80076f6:	bf08      	it	eq
 80076f8:	f8c8 1000 	streq.w	r1, [r8]
 80076fc:	5162      	str	r2, [r4, r5]
 80076fe:	604b      	str	r3, [r1, #4]
 8007700:	4630      	mov	r0, r6
 8007702:	f000 f82f 	bl	8007764 <__malloc_unlock>
 8007706:	f104 000b 	add.w	r0, r4, #11
 800770a:	1d23      	adds	r3, r4, #4
 800770c:	f020 0007 	bic.w	r0, r0, #7
 8007710:	1ac2      	subs	r2, r0, r3
 8007712:	bf1c      	itt	ne
 8007714:	1a1b      	subne	r3, r3, r0
 8007716:	50a3      	strne	r3, [r4, r2]
 8007718:	e7af      	b.n	800767a <_malloc_r+0x22>
 800771a:	6862      	ldr	r2, [r4, #4]
 800771c:	42a3      	cmp	r3, r4
 800771e:	bf0c      	ite	eq
 8007720:	f8c8 2000 	streq.w	r2, [r8]
 8007724:	605a      	strne	r2, [r3, #4]
 8007726:	e7eb      	b.n	8007700 <_malloc_r+0xa8>
 8007728:	4623      	mov	r3, r4
 800772a:	6864      	ldr	r4, [r4, #4]
 800772c:	e7ae      	b.n	800768c <_malloc_r+0x34>
 800772e:	463c      	mov	r4, r7
 8007730:	687f      	ldr	r7, [r7, #4]
 8007732:	e7b6      	b.n	80076a2 <_malloc_r+0x4a>
 8007734:	461a      	mov	r2, r3
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	42a3      	cmp	r3, r4
 800773a:	d1fb      	bne.n	8007734 <_malloc_r+0xdc>
 800773c:	2300      	movs	r3, #0
 800773e:	6053      	str	r3, [r2, #4]
 8007740:	e7de      	b.n	8007700 <_malloc_r+0xa8>
 8007742:	230c      	movs	r3, #12
 8007744:	6033      	str	r3, [r6, #0]
 8007746:	4630      	mov	r0, r6
 8007748:	f000 f80c 	bl	8007764 <__malloc_unlock>
 800774c:	e794      	b.n	8007678 <_malloc_r+0x20>
 800774e:	6005      	str	r5, [r0, #0]
 8007750:	e7d6      	b.n	8007700 <_malloc_r+0xa8>
 8007752:	bf00      	nop
 8007754:	20000604 	.word	0x20000604

08007758 <__malloc_lock>:
 8007758:	4801      	ldr	r0, [pc, #4]	@ (8007760 <__malloc_lock+0x8>)
 800775a:	f7ff b8ae 	b.w	80068ba <__retarget_lock_acquire_recursive>
 800775e:	bf00      	nop
 8007760:	200005fc 	.word	0x200005fc

08007764 <__malloc_unlock>:
 8007764:	4801      	ldr	r0, [pc, #4]	@ (800776c <__malloc_unlock+0x8>)
 8007766:	f7ff b8a9 	b.w	80068bc <__retarget_lock_release_recursive>
 800776a:	bf00      	nop
 800776c:	200005fc 	.word	0x200005fc

08007770 <_Balloc>:
 8007770:	b570      	push	{r4, r5, r6, lr}
 8007772:	69c6      	ldr	r6, [r0, #28]
 8007774:	4604      	mov	r4, r0
 8007776:	460d      	mov	r5, r1
 8007778:	b976      	cbnz	r6, 8007798 <_Balloc+0x28>
 800777a:	2010      	movs	r0, #16
 800777c:	f7ff ff42 	bl	8007604 <malloc>
 8007780:	4602      	mov	r2, r0
 8007782:	61e0      	str	r0, [r4, #28]
 8007784:	b920      	cbnz	r0, 8007790 <_Balloc+0x20>
 8007786:	4b18      	ldr	r3, [pc, #96]	@ (80077e8 <_Balloc+0x78>)
 8007788:	4818      	ldr	r0, [pc, #96]	@ (80077ec <_Balloc+0x7c>)
 800778a:	216b      	movs	r1, #107	@ 0x6b
 800778c:	f000 fdfa 	bl	8008384 <__assert_func>
 8007790:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007794:	6006      	str	r6, [r0, #0]
 8007796:	60c6      	str	r6, [r0, #12]
 8007798:	69e6      	ldr	r6, [r4, #28]
 800779a:	68f3      	ldr	r3, [r6, #12]
 800779c:	b183      	cbz	r3, 80077c0 <_Balloc+0x50>
 800779e:	69e3      	ldr	r3, [r4, #28]
 80077a0:	68db      	ldr	r3, [r3, #12]
 80077a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80077a6:	b9b8      	cbnz	r0, 80077d8 <_Balloc+0x68>
 80077a8:	2101      	movs	r1, #1
 80077aa:	fa01 f605 	lsl.w	r6, r1, r5
 80077ae:	1d72      	adds	r2, r6, #5
 80077b0:	0092      	lsls	r2, r2, #2
 80077b2:	4620      	mov	r0, r4
 80077b4:	f000 fe04 	bl	80083c0 <_calloc_r>
 80077b8:	b160      	cbz	r0, 80077d4 <_Balloc+0x64>
 80077ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80077be:	e00e      	b.n	80077de <_Balloc+0x6e>
 80077c0:	2221      	movs	r2, #33	@ 0x21
 80077c2:	2104      	movs	r1, #4
 80077c4:	4620      	mov	r0, r4
 80077c6:	f000 fdfb 	bl	80083c0 <_calloc_r>
 80077ca:	69e3      	ldr	r3, [r4, #28]
 80077cc:	60f0      	str	r0, [r6, #12]
 80077ce:	68db      	ldr	r3, [r3, #12]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d1e4      	bne.n	800779e <_Balloc+0x2e>
 80077d4:	2000      	movs	r0, #0
 80077d6:	bd70      	pop	{r4, r5, r6, pc}
 80077d8:	6802      	ldr	r2, [r0, #0]
 80077da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80077de:	2300      	movs	r3, #0
 80077e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80077e4:	e7f7      	b.n	80077d6 <_Balloc+0x66>
 80077e6:	bf00      	nop
 80077e8:	08008a4d 	.word	0x08008a4d
 80077ec:	08008acd 	.word	0x08008acd

080077f0 <_Bfree>:
 80077f0:	b570      	push	{r4, r5, r6, lr}
 80077f2:	69c6      	ldr	r6, [r0, #28]
 80077f4:	4605      	mov	r5, r0
 80077f6:	460c      	mov	r4, r1
 80077f8:	b976      	cbnz	r6, 8007818 <_Bfree+0x28>
 80077fa:	2010      	movs	r0, #16
 80077fc:	f7ff ff02 	bl	8007604 <malloc>
 8007800:	4602      	mov	r2, r0
 8007802:	61e8      	str	r0, [r5, #28]
 8007804:	b920      	cbnz	r0, 8007810 <_Bfree+0x20>
 8007806:	4b09      	ldr	r3, [pc, #36]	@ (800782c <_Bfree+0x3c>)
 8007808:	4809      	ldr	r0, [pc, #36]	@ (8007830 <_Bfree+0x40>)
 800780a:	218f      	movs	r1, #143	@ 0x8f
 800780c:	f000 fdba 	bl	8008384 <__assert_func>
 8007810:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007814:	6006      	str	r6, [r0, #0]
 8007816:	60c6      	str	r6, [r0, #12]
 8007818:	b13c      	cbz	r4, 800782a <_Bfree+0x3a>
 800781a:	69eb      	ldr	r3, [r5, #28]
 800781c:	6862      	ldr	r2, [r4, #4]
 800781e:	68db      	ldr	r3, [r3, #12]
 8007820:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007824:	6021      	str	r1, [r4, #0]
 8007826:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800782a:	bd70      	pop	{r4, r5, r6, pc}
 800782c:	08008a4d 	.word	0x08008a4d
 8007830:	08008acd 	.word	0x08008acd

08007834 <__multadd>:
 8007834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007838:	690d      	ldr	r5, [r1, #16]
 800783a:	4607      	mov	r7, r0
 800783c:	460c      	mov	r4, r1
 800783e:	461e      	mov	r6, r3
 8007840:	f101 0c14 	add.w	ip, r1, #20
 8007844:	2000      	movs	r0, #0
 8007846:	f8dc 3000 	ldr.w	r3, [ip]
 800784a:	b299      	uxth	r1, r3
 800784c:	fb02 6101 	mla	r1, r2, r1, r6
 8007850:	0c1e      	lsrs	r6, r3, #16
 8007852:	0c0b      	lsrs	r3, r1, #16
 8007854:	fb02 3306 	mla	r3, r2, r6, r3
 8007858:	b289      	uxth	r1, r1
 800785a:	3001      	adds	r0, #1
 800785c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007860:	4285      	cmp	r5, r0
 8007862:	f84c 1b04 	str.w	r1, [ip], #4
 8007866:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800786a:	dcec      	bgt.n	8007846 <__multadd+0x12>
 800786c:	b30e      	cbz	r6, 80078b2 <__multadd+0x7e>
 800786e:	68a3      	ldr	r3, [r4, #8]
 8007870:	42ab      	cmp	r3, r5
 8007872:	dc19      	bgt.n	80078a8 <__multadd+0x74>
 8007874:	6861      	ldr	r1, [r4, #4]
 8007876:	4638      	mov	r0, r7
 8007878:	3101      	adds	r1, #1
 800787a:	f7ff ff79 	bl	8007770 <_Balloc>
 800787e:	4680      	mov	r8, r0
 8007880:	b928      	cbnz	r0, 800788e <__multadd+0x5a>
 8007882:	4602      	mov	r2, r0
 8007884:	4b0c      	ldr	r3, [pc, #48]	@ (80078b8 <__multadd+0x84>)
 8007886:	480d      	ldr	r0, [pc, #52]	@ (80078bc <__multadd+0x88>)
 8007888:	21ba      	movs	r1, #186	@ 0xba
 800788a:	f000 fd7b 	bl	8008384 <__assert_func>
 800788e:	6922      	ldr	r2, [r4, #16]
 8007890:	3202      	adds	r2, #2
 8007892:	f104 010c 	add.w	r1, r4, #12
 8007896:	0092      	lsls	r2, r2, #2
 8007898:	300c      	adds	r0, #12
 800789a:	f000 fd65 	bl	8008368 <memcpy>
 800789e:	4621      	mov	r1, r4
 80078a0:	4638      	mov	r0, r7
 80078a2:	f7ff ffa5 	bl	80077f0 <_Bfree>
 80078a6:	4644      	mov	r4, r8
 80078a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80078ac:	3501      	adds	r5, #1
 80078ae:	615e      	str	r6, [r3, #20]
 80078b0:	6125      	str	r5, [r4, #16]
 80078b2:	4620      	mov	r0, r4
 80078b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078b8:	08008abc 	.word	0x08008abc
 80078bc:	08008acd 	.word	0x08008acd

080078c0 <__hi0bits>:
 80078c0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80078c4:	4603      	mov	r3, r0
 80078c6:	bf36      	itet	cc
 80078c8:	0403      	lslcc	r3, r0, #16
 80078ca:	2000      	movcs	r0, #0
 80078cc:	2010      	movcc	r0, #16
 80078ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80078d2:	bf3c      	itt	cc
 80078d4:	021b      	lslcc	r3, r3, #8
 80078d6:	3008      	addcc	r0, #8
 80078d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80078dc:	bf3c      	itt	cc
 80078de:	011b      	lslcc	r3, r3, #4
 80078e0:	3004      	addcc	r0, #4
 80078e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078e6:	bf3c      	itt	cc
 80078e8:	009b      	lslcc	r3, r3, #2
 80078ea:	3002      	addcc	r0, #2
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	db05      	blt.n	80078fc <__hi0bits+0x3c>
 80078f0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80078f4:	f100 0001 	add.w	r0, r0, #1
 80078f8:	bf08      	it	eq
 80078fa:	2020      	moveq	r0, #32
 80078fc:	4770      	bx	lr

080078fe <__lo0bits>:
 80078fe:	6803      	ldr	r3, [r0, #0]
 8007900:	4602      	mov	r2, r0
 8007902:	f013 0007 	ands.w	r0, r3, #7
 8007906:	d00b      	beq.n	8007920 <__lo0bits+0x22>
 8007908:	07d9      	lsls	r1, r3, #31
 800790a:	d421      	bmi.n	8007950 <__lo0bits+0x52>
 800790c:	0798      	lsls	r0, r3, #30
 800790e:	bf49      	itett	mi
 8007910:	085b      	lsrmi	r3, r3, #1
 8007912:	089b      	lsrpl	r3, r3, #2
 8007914:	2001      	movmi	r0, #1
 8007916:	6013      	strmi	r3, [r2, #0]
 8007918:	bf5c      	itt	pl
 800791a:	6013      	strpl	r3, [r2, #0]
 800791c:	2002      	movpl	r0, #2
 800791e:	4770      	bx	lr
 8007920:	b299      	uxth	r1, r3
 8007922:	b909      	cbnz	r1, 8007928 <__lo0bits+0x2a>
 8007924:	0c1b      	lsrs	r3, r3, #16
 8007926:	2010      	movs	r0, #16
 8007928:	b2d9      	uxtb	r1, r3
 800792a:	b909      	cbnz	r1, 8007930 <__lo0bits+0x32>
 800792c:	3008      	adds	r0, #8
 800792e:	0a1b      	lsrs	r3, r3, #8
 8007930:	0719      	lsls	r1, r3, #28
 8007932:	bf04      	itt	eq
 8007934:	091b      	lsreq	r3, r3, #4
 8007936:	3004      	addeq	r0, #4
 8007938:	0799      	lsls	r1, r3, #30
 800793a:	bf04      	itt	eq
 800793c:	089b      	lsreq	r3, r3, #2
 800793e:	3002      	addeq	r0, #2
 8007940:	07d9      	lsls	r1, r3, #31
 8007942:	d403      	bmi.n	800794c <__lo0bits+0x4e>
 8007944:	085b      	lsrs	r3, r3, #1
 8007946:	f100 0001 	add.w	r0, r0, #1
 800794a:	d003      	beq.n	8007954 <__lo0bits+0x56>
 800794c:	6013      	str	r3, [r2, #0]
 800794e:	4770      	bx	lr
 8007950:	2000      	movs	r0, #0
 8007952:	4770      	bx	lr
 8007954:	2020      	movs	r0, #32
 8007956:	4770      	bx	lr

08007958 <__i2b>:
 8007958:	b510      	push	{r4, lr}
 800795a:	460c      	mov	r4, r1
 800795c:	2101      	movs	r1, #1
 800795e:	f7ff ff07 	bl	8007770 <_Balloc>
 8007962:	4602      	mov	r2, r0
 8007964:	b928      	cbnz	r0, 8007972 <__i2b+0x1a>
 8007966:	4b05      	ldr	r3, [pc, #20]	@ (800797c <__i2b+0x24>)
 8007968:	4805      	ldr	r0, [pc, #20]	@ (8007980 <__i2b+0x28>)
 800796a:	f240 1145 	movw	r1, #325	@ 0x145
 800796e:	f000 fd09 	bl	8008384 <__assert_func>
 8007972:	2301      	movs	r3, #1
 8007974:	6144      	str	r4, [r0, #20]
 8007976:	6103      	str	r3, [r0, #16]
 8007978:	bd10      	pop	{r4, pc}
 800797a:	bf00      	nop
 800797c:	08008abc 	.word	0x08008abc
 8007980:	08008acd 	.word	0x08008acd

08007984 <__multiply>:
 8007984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007988:	4617      	mov	r7, r2
 800798a:	690a      	ldr	r2, [r1, #16]
 800798c:	693b      	ldr	r3, [r7, #16]
 800798e:	429a      	cmp	r2, r3
 8007990:	bfa8      	it	ge
 8007992:	463b      	movge	r3, r7
 8007994:	4689      	mov	r9, r1
 8007996:	bfa4      	itt	ge
 8007998:	460f      	movge	r7, r1
 800799a:	4699      	movge	r9, r3
 800799c:	693d      	ldr	r5, [r7, #16]
 800799e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	6879      	ldr	r1, [r7, #4]
 80079a6:	eb05 060a 	add.w	r6, r5, sl
 80079aa:	42b3      	cmp	r3, r6
 80079ac:	b085      	sub	sp, #20
 80079ae:	bfb8      	it	lt
 80079b0:	3101      	addlt	r1, #1
 80079b2:	f7ff fedd 	bl	8007770 <_Balloc>
 80079b6:	b930      	cbnz	r0, 80079c6 <__multiply+0x42>
 80079b8:	4602      	mov	r2, r0
 80079ba:	4b41      	ldr	r3, [pc, #260]	@ (8007ac0 <__multiply+0x13c>)
 80079bc:	4841      	ldr	r0, [pc, #260]	@ (8007ac4 <__multiply+0x140>)
 80079be:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80079c2:	f000 fcdf 	bl	8008384 <__assert_func>
 80079c6:	f100 0414 	add.w	r4, r0, #20
 80079ca:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80079ce:	4623      	mov	r3, r4
 80079d0:	2200      	movs	r2, #0
 80079d2:	4573      	cmp	r3, lr
 80079d4:	d320      	bcc.n	8007a18 <__multiply+0x94>
 80079d6:	f107 0814 	add.w	r8, r7, #20
 80079da:	f109 0114 	add.w	r1, r9, #20
 80079de:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80079e2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80079e6:	9302      	str	r3, [sp, #8]
 80079e8:	1beb      	subs	r3, r5, r7
 80079ea:	3b15      	subs	r3, #21
 80079ec:	f023 0303 	bic.w	r3, r3, #3
 80079f0:	3304      	adds	r3, #4
 80079f2:	3715      	adds	r7, #21
 80079f4:	42bd      	cmp	r5, r7
 80079f6:	bf38      	it	cc
 80079f8:	2304      	movcc	r3, #4
 80079fa:	9301      	str	r3, [sp, #4]
 80079fc:	9b02      	ldr	r3, [sp, #8]
 80079fe:	9103      	str	r1, [sp, #12]
 8007a00:	428b      	cmp	r3, r1
 8007a02:	d80c      	bhi.n	8007a1e <__multiply+0x9a>
 8007a04:	2e00      	cmp	r6, #0
 8007a06:	dd03      	ble.n	8007a10 <__multiply+0x8c>
 8007a08:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d055      	beq.n	8007abc <__multiply+0x138>
 8007a10:	6106      	str	r6, [r0, #16]
 8007a12:	b005      	add	sp, #20
 8007a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a18:	f843 2b04 	str.w	r2, [r3], #4
 8007a1c:	e7d9      	b.n	80079d2 <__multiply+0x4e>
 8007a1e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007a22:	f1ba 0f00 	cmp.w	sl, #0
 8007a26:	d01f      	beq.n	8007a68 <__multiply+0xe4>
 8007a28:	46c4      	mov	ip, r8
 8007a2a:	46a1      	mov	r9, r4
 8007a2c:	2700      	movs	r7, #0
 8007a2e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007a32:	f8d9 3000 	ldr.w	r3, [r9]
 8007a36:	fa1f fb82 	uxth.w	fp, r2
 8007a3a:	b29b      	uxth	r3, r3
 8007a3c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007a40:	443b      	add	r3, r7
 8007a42:	f8d9 7000 	ldr.w	r7, [r9]
 8007a46:	0c12      	lsrs	r2, r2, #16
 8007a48:	0c3f      	lsrs	r7, r7, #16
 8007a4a:	fb0a 7202 	mla	r2, sl, r2, r7
 8007a4e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007a52:	b29b      	uxth	r3, r3
 8007a54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a58:	4565      	cmp	r5, ip
 8007a5a:	f849 3b04 	str.w	r3, [r9], #4
 8007a5e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007a62:	d8e4      	bhi.n	8007a2e <__multiply+0xaa>
 8007a64:	9b01      	ldr	r3, [sp, #4]
 8007a66:	50e7      	str	r7, [r4, r3]
 8007a68:	9b03      	ldr	r3, [sp, #12]
 8007a6a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007a6e:	3104      	adds	r1, #4
 8007a70:	f1b9 0f00 	cmp.w	r9, #0
 8007a74:	d020      	beq.n	8007ab8 <__multiply+0x134>
 8007a76:	6823      	ldr	r3, [r4, #0]
 8007a78:	4647      	mov	r7, r8
 8007a7a:	46a4      	mov	ip, r4
 8007a7c:	f04f 0a00 	mov.w	sl, #0
 8007a80:	f8b7 b000 	ldrh.w	fp, [r7]
 8007a84:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007a88:	fb09 220b 	mla	r2, r9, fp, r2
 8007a8c:	4452      	add	r2, sl
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a94:	f84c 3b04 	str.w	r3, [ip], #4
 8007a98:	f857 3b04 	ldr.w	r3, [r7], #4
 8007a9c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007aa0:	f8bc 3000 	ldrh.w	r3, [ip]
 8007aa4:	fb09 330a 	mla	r3, r9, sl, r3
 8007aa8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007aac:	42bd      	cmp	r5, r7
 8007aae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ab2:	d8e5      	bhi.n	8007a80 <__multiply+0xfc>
 8007ab4:	9a01      	ldr	r2, [sp, #4]
 8007ab6:	50a3      	str	r3, [r4, r2]
 8007ab8:	3404      	adds	r4, #4
 8007aba:	e79f      	b.n	80079fc <__multiply+0x78>
 8007abc:	3e01      	subs	r6, #1
 8007abe:	e7a1      	b.n	8007a04 <__multiply+0x80>
 8007ac0:	08008abc 	.word	0x08008abc
 8007ac4:	08008acd 	.word	0x08008acd

08007ac8 <__pow5mult>:
 8007ac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007acc:	4615      	mov	r5, r2
 8007ace:	f012 0203 	ands.w	r2, r2, #3
 8007ad2:	4607      	mov	r7, r0
 8007ad4:	460e      	mov	r6, r1
 8007ad6:	d007      	beq.n	8007ae8 <__pow5mult+0x20>
 8007ad8:	4c25      	ldr	r4, [pc, #148]	@ (8007b70 <__pow5mult+0xa8>)
 8007ada:	3a01      	subs	r2, #1
 8007adc:	2300      	movs	r3, #0
 8007ade:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007ae2:	f7ff fea7 	bl	8007834 <__multadd>
 8007ae6:	4606      	mov	r6, r0
 8007ae8:	10ad      	asrs	r5, r5, #2
 8007aea:	d03d      	beq.n	8007b68 <__pow5mult+0xa0>
 8007aec:	69fc      	ldr	r4, [r7, #28]
 8007aee:	b97c      	cbnz	r4, 8007b10 <__pow5mult+0x48>
 8007af0:	2010      	movs	r0, #16
 8007af2:	f7ff fd87 	bl	8007604 <malloc>
 8007af6:	4602      	mov	r2, r0
 8007af8:	61f8      	str	r0, [r7, #28]
 8007afa:	b928      	cbnz	r0, 8007b08 <__pow5mult+0x40>
 8007afc:	4b1d      	ldr	r3, [pc, #116]	@ (8007b74 <__pow5mult+0xac>)
 8007afe:	481e      	ldr	r0, [pc, #120]	@ (8007b78 <__pow5mult+0xb0>)
 8007b00:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007b04:	f000 fc3e 	bl	8008384 <__assert_func>
 8007b08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007b0c:	6004      	str	r4, [r0, #0]
 8007b0e:	60c4      	str	r4, [r0, #12]
 8007b10:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007b14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007b18:	b94c      	cbnz	r4, 8007b2e <__pow5mult+0x66>
 8007b1a:	f240 2171 	movw	r1, #625	@ 0x271
 8007b1e:	4638      	mov	r0, r7
 8007b20:	f7ff ff1a 	bl	8007958 <__i2b>
 8007b24:	2300      	movs	r3, #0
 8007b26:	f8c8 0008 	str.w	r0, [r8, #8]
 8007b2a:	4604      	mov	r4, r0
 8007b2c:	6003      	str	r3, [r0, #0]
 8007b2e:	f04f 0900 	mov.w	r9, #0
 8007b32:	07eb      	lsls	r3, r5, #31
 8007b34:	d50a      	bpl.n	8007b4c <__pow5mult+0x84>
 8007b36:	4631      	mov	r1, r6
 8007b38:	4622      	mov	r2, r4
 8007b3a:	4638      	mov	r0, r7
 8007b3c:	f7ff ff22 	bl	8007984 <__multiply>
 8007b40:	4631      	mov	r1, r6
 8007b42:	4680      	mov	r8, r0
 8007b44:	4638      	mov	r0, r7
 8007b46:	f7ff fe53 	bl	80077f0 <_Bfree>
 8007b4a:	4646      	mov	r6, r8
 8007b4c:	106d      	asrs	r5, r5, #1
 8007b4e:	d00b      	beq.n	8007b68 <__pow5mult+0xa0>
 8007b50:	6820      	ldr	r0, [r4, #0]
 8007b52:	b938      	cbnz	r0, 8007b64 <__pow5mult+0x9c>
 8007b54:	4622      	mov	r2, r4
 8007b56:	4621      	mov	r1, r4
 8007b58:	4638      	mov	r0, r7
 8007b5a:	f7ff ff13 	bl	8007984 <__multiply>
 8007b5e:	6020      	str	r0, [r4, #0]
 8007b60:	f8c0 9000 	str.w	r9, [r0]
 8007b64:	4604      	mov	r4, r0
 8007b66:	e7e4      	b.n	8007b32 <__pow5mult+0x6a>
 8007b68:	4630      	mov	r0, r6
 8007b6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b6e:	bf00      	nop
 8007b70:	08008b80 	.word	0x08008b80
 8007b74:	08008a4d 	.word	0x08008a4d
 8007b78:	08008acd 	.word	0x08008acd

08007b7c <__lshift>:
 8007b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b80:	460c      	mov	r4, r1
 8007b82:	6849      	ldr	r1, [r1, #4]
 8007b84:	6923      	ldr	r3, [r4, #16]
 8007b86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007b8a:	68a3      	ldr	r3, [r4, #8]
 8007b8c:	4607      	mov	r7, r0
 8007b8e:	4691      	mov	r9, r2
 8007b90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007b94:	f108 0601 	add.w	r6, r8, #1
 8007b98:	42b3      	cmp	r3, r6
 8007b9a:	db0b      	blt.n	8007bb4 <__lshift+0x38>
 8007b9c:	4638      	mov	r0, r7
 8007b9e:	f7ff fde7 	bl	8007770 <_Balloc>
 8007ba2:	4605      	mov	r5, r0
 8007ba4:	b948      	cbnz	r0, 8007bba <__lshift+0x3e>
 8007ba6:	4602      	mov	r2, r0
 8007ba8:	4b28      	ldr	r3, [pc, #160]	@ (8007c4c <__lshift+0xd0>)
 8007baa:	4829      	ldr	r0, [pc, #164]	@ (8007c50 <__lshift+0xd4>)
 8007bac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007bb0:	f000 fbe8 	bl	8008384 <__assert_func>
 8007bb4:	3101      	adds	r1, #1
 8007bb6:	005b      	lsls	r3, r3, #1
 8007bb8:	e7ee      	b.n	8007b98 <__lshift+0x1c>
 8007bba:	2300      	movs	r3, #0
 8007bbc:	f100 0114 	add.w	r1, r0, #20
 8007bc0:	f100 0210 	add.w	r2, r0, #16
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	4553      	cmp	r3, sl
 8007bc8:	db33      	blt.n	8007c32 <__lshift+0xb6>
 8007bca:	6920      	ldr	r0, [r4, #16]
 8007bcc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007bd0:	f104 0314 	add.w	r3, r4, #20
 8007bd4:	f019 091f 	ands.w	r9, r9, #31
 8007bd8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007bdc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007be0:	d02b      	beq.n	8007c3a <__lshift+0xbe>
 8007be2:	f1c9 0e20 	rsb	lr, r9, #32
 8007be6:	468a      	mov	sl, r1
 8007be8:	2200      	movs	r2, #0
 8007bea:	6818      	ldr	r0, [r3, #0]
 8007bec:	fa00 f009 	lsl.w	r0, r0, r9
 8007bf0:	4310      	orrs	r0, r2
 8007bf2:	f84a 0b04 	str.w	r0, [sl], #4
 8007bf6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bfa:	459c      	cmp	ip, r3
 8007bfc:	fa22 f20e 	lsr.w	r2, r2, lr
 8007c00:	d8f3      	bhi.n	8007bea <__lshift+0x6e>
 8007c02:	ebac 0304 	sub.w	r3, ip, r4
 8007c06:	3b15      	subs	r3, #21
 8007c08:	f023 0303 	bic.w	r3, r3, #3
 8007c0c:	3304      	adds	r3, #4
 8007c0e:	f104 0015 	add.w	r0, r4, #21
 8007c12:	4560      	cmp	r0, ip
 8007c14:	bf88      	it	hi
 8007c16:	2304      	movhi	r3, #4
 8007c18:	50ca      	str	r2, [r1, r3]
 8007c1a:	b10a      	cbz	r2, 8007c20 <__lshift+0xa4>
 8007c1c:	f108 0602 	add.w	r6, r8, #2
 8007c20:	3e01      	subs	r6, #1
 8007c22:	4638      	mov	r0, r7
 8007c24:	612e      	str	r6, [r5, #16]
 8007c26:	4621      	mov	r1, r4
 8007c28:	f7ff fde2 	bl	80077f0 <_Bfree>
 8007c2c:	4628      	mov	r0, r5
 8007c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c32:	f842 0f04 	str.w	r0, [r2, #4]!
 8007c36:	3301      	adds	r3, #1
 8007c38:	e7c5      	b.n	8007bc6 <__lshift+0x4a>
 8007c3a:	3904      	subs	r1, #4
 8007c3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c40:	f841 2f04 	str.w	r2, [r1, #4]!
 8007c44:	459c      	cmp	ip, r3
 8007c46:	d8f9      	bhi.n	8007c3c <__lshift+0xc0>
 8007c48:	e7ea      	b.n	8007c20 <__lshift+0xa4>
 8007c4a:	bf00      	nop
 8007c4c:	08008abc 	.word	0x08008abc
 8007c50:	08008acd 	.word	0x08008acd

08007c54 <__mcmp>:
 8007c54:	690a      	ldr	r2, [r1, #16]
 8007c56:	4603      	mov	r3, r0
 8007c58:	6900      	ldr	r0, [r0, #16]
 8007c5a:	1a80      	subs	r0, r0, r2
 8007c5c:	b530      	push	{r4, r5, lr}
 8007c5e:	d10e      	bne.n	8007c7e <__mcmp+0x2a>
 8007c60:	3314      	adds	r3, #20
 8007c62:	3114      	adds	r1, #20
 8007c64:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007c68:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007c6c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007c70:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007c74:	4295      	cmp	r5, r2
 8007c76:	d003      	beq.n	8007c80 <__mcmp+0x2c>
 8007c78:	d205      	bcs.n	8007c86 <__mcmp+0x32>
 8007c7a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c7e:	bd30      	pop	{r4, r5, pc}
 8007c80:	42a3      	cmp	r3, r4
 8007c82:	d3f3      	bcc.n	8007c6c <__mcmp+0x18>
 8007c84:	e7fb      	b.n	8007c7e <__mcmp+0x2a>
 8007c86:	2001      	movs	r0, #1
 8007c88:	e7f9      	b.n	8007c7e <__mcmp+0x2a>
	...

08007c8c <__mdiff>:
 8007c8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c90:	4689      	mov	r9, r1
 8007c92:	4606      	mov	r6, r0
 8007c94:	4611      	mov	r1, r2
 8007c96:	4648      	mov	r0, r9
 8007c98:	4614      	mov	r4, r2
 8007c9a:	f7ff ffdb 	bl	8007c54 <__mcmp>
 8007c9e:	1e05      	subs	r5, r0, #0
 8007ca0:	d112      	bne.n	8007cc8 <__mdiff+0x3c>
 8007ca2:	4629      	mov	r1, r5
 8007ca4:	4630      	mov	r0, r6
 8007ca6:	f7ff fd63 	bl	8007770 <_Balloc>
 8007caa:	4602      	mov	r2, r0
 8007cac:	b928      	cbnz	r0, 8007cba <__mdiff+0x2e>
 8007cae:	4b3f      	ldr	r3, [pc, #252]	@ (8007dac <__mdiff+0x120>)
 8007cb0:	f240 2137 	movw	r1, #567	@ 0x237
 8007cb4:	483e      	ldr	r0, [pc, #248]	@ (8007db0 <__mdiff+0x124>)
 8007cb6:	f000 fb65 	bl	8008384 <__assert_func>
 8007cba:	2301      	movs	r3, #1
 8007cbc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007cc0:	4610      	mov	r0, r2
 8007cc2:	b003      	add	sp, #12
 8007cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cc8:	bfbc      	itt	lt
 8007cca:	464b      	movlt	r3, r9
 8007ccc:	46a1      	movlt	r9, r4
 8007cce:	4630      	mov	r0, r6
 8007cd0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007cd4:	bfba      	itte	lt
 8007cd6:	461c      	movlt	r4, r3
 8007cd8:	2501      	movlt	r5, #1
 8007cda:	2500      	movge	r5, #0
 8007cdc:	f7ff fd48 	bl	8007770 <_Balloc>
 8007ce0:	4602      	mov	r2, r0
 8007ce2:	b918      	cbnz	r0, 8007cec <__mdiff+0x60>
 8007ce4:	4b31      	ldr	r3, [pc, #196]	@ (8007dac <__mdiff+0x120>)
 8007ce6:	f240 2145 	movw	r1, #581	@ 0x245
 8007cea:	e7e3      	b.n	8007cb4 <__mdiff+0x28>
 8007cec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007cf0:	6926      	ldr	r6, [r4, #16]
 8007cf2:	60c5      	str	r5, [r0, #12]
 8007cf4:	f109 0310 	add.w	r3, r9, #16
 8007cf8:	f109 0514 	add.w	r5, r9, #20
 8007cfc:	f104 0e14 	add.w	lr, r4, #20
 8007d00:	f100 0b14 	add.w	fp, r0, #20
 8007d04:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007d08:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007d0c:	9301      	str	r3, [sp, #4]
 8007d0e:	46d9      	mov	r9, fp
 8007d10:	f04f 0c00 	mov.w	ip, #0
 8007d14:	9b01      	ldr	r3, [sp, #4]
 8007d16:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007d1a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007d1e:	9301      	str	r3, [sp, #4]
 8007d20:	fa1f f38a 	uxth.w	r3, sl
 8007d24:	4619      	mov	r1, r3
 8007d26:	b283      	uxth	r3, r0
 8007d28:	1acb      	subs	r3, r1, r3
 8007d2a:	0c00      	lsrs	r0, r0, #16
 8007d2c:	4463      	add	r3, ip
 8007d2e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007d32:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007d36:	b29b      	uxth	r3, r3
 8007d38:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007d3c:	4576      	cmp	r6, lr
 8007d3e:	f849 3b04 	str.w	r3, [r9], #4
 8007d42:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007d46:	d8e5      	bhi.n	8007d14 <__mdiff+0x88>
 8007d48:	1b33      	subs	r3, r6, r4
 8007d4a:	3b15      	subs	r3, #21
 8007d4c:	f023 0303 	bic.w	r3, r3, #3
 8007d50:	3415      	adds	r4, #21
 8007d52:	3304      	adds	r3, #4
 8007d54:	42a6      	cmp	r6, r4
 8007d56:	bf38      	it	cc
 8007d58:	2304      	movcc	r3, #4
 8007d5a:	441d      	add	r5, r3
 8007d5c:	445b      	add	r3, fp
 8007d5e:	461e      	mov	r6, r3
 8007d60:	462c      	mov	r4, r5
 8007d62:	4544      	cmp	r4, r8
 8007d64:	d30e      	bcc.n	8007d84 <__mdiff+0xf8>
 8007d66:	f108 0103 	add.w	r1, r8, #3
 8007d6a:	1b49      	subs	r1, r1, r5
 8007d6c:	f021 0103 	bic.w	r1, r1, #3
 8007d70:	3d03      	subs	r5, #3
 8007d72:	45a8      	cmp	r8, r5
 8007d74:	bf38      	it	cc
 8007d76:	2100      	movcc	r1, #0
 8007d78:	440b      	add	r3, r1
 8007d7a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007d7e:	b191      	cbz	r1, 8007da6 <__mdiff+0x11a>
 8007d80:	6117      	str	r7, [r2, #16]
 8007d82:	e79d      	b.n	8007cc0 <__mdiff+0x34>
 8007d84:	f854 1b04 	ldr.w	r1, [r4], #4
 8007d88:	46e6      	mov	lr, ip
 8007d8a:	0c08      	lsrs	r0, r1, #16
 8007d8c:	fa1c fc81 	uxtah	ip, ip, r1
 8007d90:	4471      	add	r1, lr
 8007d92:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007d96:	b289      	uxth	r1, r1
 8007d98:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007d9c:	f846 1b04 	str.w	r1, [r6], #4
 8007da0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007da4:	e7dd      	b.n	8007d62 <__mdiff+0xd6>
 8007da6:	3f01      	subs	r7, #1
 8007da8:	e7e7      	b.n	8007d7a <__mdiff+0xee>
 8007daa:	bf00      	nop
 8007dac:	08008abc 	.word	0x08008abc
 8007db0:	08008acd 	.word	0x08008acd

08007db4 <__d2b>:
 8007db4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007db8:	460f      	mov	r7, r1
 8007dba:	2101      	movs	r1, #1
 8007dbc:	ec59 8b10 	vmov	r8, r9, d0
 8007dc0:	4616      	mov	r6, r2
 8007dc2:	f7ff fcd5 	bl	8007770 <_Balloc>
 8007dc6:	4604      	mov	r4, r0
 8007dc8:	b930      	cbnz	r0, 8007dd8 <__d2b+0x24>
 8007dca:	4602      	mov	r2, r0
 8007dcc:	4b23      	ldr	r3, [pc, #140]	@ (8007e5c <__d2b+0xa8>)
 8007dce:	4824      	ldr	r0, [pc, #144]	@ (8007e60 <__d2b+0xac>)
 8007dd0:	f240 310f 	movw	r1, #783	@ 0x30f
 8007dd4:	f000 fad6 	bl	8008384 <__assert_func>
 8007dd8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007ddc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007de0:	b10d      	cbz	r5, 8007de6 <__d2b+0x32>
 8007de2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007de6:	9301      	str	r3, [sp, #4]
 8007de8:	f1b8 0300 	subs.w	r3, r8, #0
 8007dec:	d023      	beq.n	8007e36 <__d2b+0x82>
 8007dee:	4668      	mov	r0, sp
 8007df0:	9300      	str	r3, [sp, #0]
 8007df2:	f7ff fd84 	bl	80078fe <__lo0bits>
 8007df6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007dfa:	b1d0      	cbz	r0, 8007e32 <__d2b+0x7e>
 8007dfc:	f1c0 0320 	rsb	r3, r0, #32
 8007e00:	fa02 f303 	lsl.w	r3, r2, r3
 8007e04:	430b      	orrs	r3, r1
 8007e06:	40c2      	lsrs	r2, r0
 8007e08:	6163      	str	r3, [r4, #20]
 8007e0a:	9201      	str	r2, [sp, #4]
 8007e0c:	9b01      	ldr	r3, [sp, #4]
 8007e0e:	61a3      	str	r3, [r4, #24]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	bf0c      	ite	eq
 8007e14:	2201      	moveq	r2, #1
 8007e16:	2202      	movne	r2, #2
 8007e18:	6122      	str	r2, [r4, #16]
 8007e1a:	b1a5      	cbz	r5, 8007e46 <__d2b+0x92>
 8007e1c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007e20:	4405      	add	r5, r0
 8007e22:	603d      	str	r5, [r7, #0]
 8007e24:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007e28:	6030      	str	r0, [r6, #0]
 8007e2a:	4620      	mov	r0, r4
 8007e2c:	b003      	add	sp, #12
 8007e2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007e32:	6161      	str	r1, [r4, #20]
 8007e34:	e7ea      	b.n	8007e0c <__d2b+0x58>
 8007e36:	a801      	add	r0, sp, #4
 8007e38:	f7ff fd61 	bl	80078fe <__lo0bits>
 8007e3c:	9b01      	ldr	r3, [sp, #4]
 8007e3e:	6163      	str	r3, [r4, #20]
 8007e40:	3020      	adds	r0, #32
 8007e42:	2201      	movs	r2, #1
 8007e44:	e7e8      	b.n	8007e18 <__d2b+0x64>
 8007e46:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007e4a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007e4e:	6038      	str	r0, [r7, #0]
 8007e50:	6918      	ldr	r0, [r3, #16]
 8007e52:	f7ff fd35 	bl	80078c0 <__hi0bits>
 8007e56:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007e5a:	e7e5      	b.n	8007e28 <__d2b+0x74>
 8007e5c:	08008abc 	.word	0x08008abc
 8007e60:	08008acd 	.word	0x08008acd

08007e64 <__sfputc_r>:
 8007e64:	6893      	ldr	r3, [r2, #8]
 8007e66:	3b01      	subs	r3, #1
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	b410      	push	{r4}
 8007e6c:	6093      	str	r3, [r2, #8]
 8007e6e:	da08      	bge.n	8007e82 <__sfputc_r+0x1e>
 8007e70:	6994      	ldr	r4, [r2, #24]
 8007e72:	42a3      	cmp	r3, r4
 8007e74:	db01      	blt.n	8007e7a <__sfputc_r+0x16>
 8007e76:	290a      	cmp	r1, #10
 8007e78:	d103      	bne.n	8007e82 <__sfputc_r+0x1e>
 8007e7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e7e:	f7fe bc0a 	b.w	8006696 <__swbuf_r>
 8007e82:	6813      	ldr	r3, [r2, #0]
 8007e84:	1c58      	adds	r0, r3, #1
 8007e86:	6010      	str	r0, [r2, #0]
 8007e88:	7019      	strb	r1, [r3, #0]
 8007e8a:	4608      	mov	r0, r1
 8007e8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e90:	4770      	bx	lr

08007e92 <__sfputs_r>:
 8007e92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e94:	4606      	mov	r6, r0
 8007e96:	460f      	mov	r7, r1
 8007e98:	4614      	mov	r4, r2
 8007e9a:	18d5      	adds	r5, r2, r3
 8007e9c:	42ac      	cmp	r4, r5
 8007e9e:	d101      	bne.n	8007ea4 <__sfputs_r+0x12>
 8007ea0:	2000      	movs	r0, #0
 8007ea2:	e007      	b.n	8007eb4 <__sfputs_r+0x22>
 8007ea4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ea8:	463a      	mov	r2, r7
 8007eaa:	4630      	mov	r0, r6
 8007eac:	f7ff ffda 	bl	8007e64 <__sfputc_r>
 8007eb0:	1c43      	adds	r3, r0, #1
 8007eb2:	d1f3      	bne.n	8007e9c <__sfputs_r+0xa>
 8007eb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007eb8 <_vfiprintf_r>:
 8007eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ebc:	460d      	mov	r5, r1
 8007ebe:	b09d      	sub	sp, #116	@ 0x74
 8007ec0:	4614      	mov	r4, r2
 8007ec2:	4698      	mov	r8, r3
 8007ec4:	4606      	mov	r6, r0
 8007ec6:	b118      	cbz	r0, 8007ed0 <_vfiprintf_r+0x18>
 8007ec8:	6a03      	ldr	r3, [r0, #32]
 8007eca:	b90b      	cbnz	r3, 8007ed0 <_vfiprintf_r+0x18>
 8007ecc:	f7fe fafa 	bl	80064c4 <__sinit>
 8007ed0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ed2:	07d9      	lsls	r1, r3, #31
 8007ed4:	d405      	bmi.n	8007ee2 <_vfiprintf_r+0x2a>
 8007ed6:	89ab      	ldrh	r3, [r5, #12]
 8007ed8:	059a      	lsls	r2, r3, #22
 8007eda:	d402      	bmi.n	8007ee2 <_vfiprintf_r+0x2a>
 8007edc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ede:	f7fe fcec 	bl	80068ba <__retarget_lock_acquire_recursive>
 8007ee2:	89ab      	ldrh	r3, [r5, #12]
 8007ee4:	071b      	lsls	r3, r3, #28
 8007ee6:	d501      	bpl.n	8007eec <_vfiprintf_r+0x34>
 8007ee8:	692b      	ldr	r3, [r5, #16]
 8007eea:	b99b      	cbnz	r3, 8007f14 <_vfiprintf_r+0x5c>
 8007eec:	4629      	mov	r1, r5
 8007eee:	4630      	mov	r0, r6
 8007ef0:	f7fe fc10 	bl	8006714 <__swsetup_r>
 8007ef4:	b170      	cbz	r0, 8007f14 <_vfiprintf_r+0x5c>
 8007ef6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ef8:	07dc      	lsls	r4, r3, #31
 8007efa:	d504      	bpl.n	8007f06 <_vfiprintf_r+0x4e>
 8007efc:	f04f 30ff 	mov.w	r0, #4294967295
 8007f00:	b01d      	add	sp, #116	@ 0x74
 8007f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f06:	89ab      	ldrh	r3, [r5, #12]
 8007f08:	0598      	lsls	r0, r3, #22
 8007f0a:	d4f7      	bmi.n	8007efc <_vfiprintf_r+0x44>
 8007f0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f0e:	f7fe fcd5 	bl	80068bc <__retarget_lock_release_recursive>
 8007f12:	e7f3      	b.n	8007efc <_vfiprintf_r+0x44>
 8007f14:	2300      	movs	r3, #0
 8007f16:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f18:	2320      	movs	r3, #32
 8007f1a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007f1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f22:	2330      	movs	r3, #48	@ 0x30
 8007f24:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80080d4 <_vfiprintf_r+0x21c>
 8007f28:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007f2c:	f04f 0901 	mov.w	r9, #1
 8007f30:	4623      	mov	r3, r4
 8007f32:	469a      	mov	sl, r3
 8007f34:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f38:	b10a      	cbz	r2, 8007f3e <_vfiprintf_r+0x86>
 8007f3a:	2a25      	cmp	r2, #37	@ 0x25
 8007f3c:	d1f9      	bne.n	8007f32 <_vfiprintf_r+0x7a>
 8007f3e:	ebba 0b04 	subs.w	fp, sl, r4
 8007f42:	d00b      	beq.n	8007f5c <_vfiprintf_r+0xa4>
 8007f44:	465b      	mov	r3, fp
 8007f46:	4622      	mov	r2, r4
 8007f48:	4629      	mov	r1, r5
 8007f4a:	4630      	mov	r0, r6
 8007f4c:	f7ff ffa1 	bl	8007e92 <__sfputs_r>
 8007f50:	3001      	adds	r0, #1
 8007f52:	f000 80a7 	beq.w	80080a4 <_vfiprintf_r+0x1ec>
 8007f56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f58:	445a      	add	r2, fp
 8007f5a:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f5c:	f89a 3000 	ldrb.w	r3, [sl]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	f000 809f 	beq.w	80080a4 <_vfiprintf_r+0x1ec>
 8007f66:	2300      	movs	r3, #0
 8007f68:	f04f 32ff 	mov.w	r2, #4294967295
 8007f6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f70:	f10a 0a01 	add.w	sl, sl, #1
 8007f74:	9304      	str	r3, [sp, #16]
 8007f76:	9307      	str	r3, [sp, #28]
 8007f78:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f7c:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f7e:	4654      	mov	r4, sl
 8007f80:	2205      	movs	r2, #5
 8007f82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f86:	4853      	ldr	r0, [pc, #332]	@ (80080d4 <_vfiprintf_r+0x21c>)
 8007f88:	f7f8 f92a 	bl	80001e0 <memchr>
 8007f8c:	9a04      	ldr	r2, [sp, #16]
 8007f8e:	b9d8      	cbnz	r0, 8007fc8 <_vfiprintf_r+0x110>
 8007f90:	06d1      	lsls	r1, r2, #27
 8007f92:	bf44      	itt	mi
 8007f94:	2320      	movmi	r3, #32
 8007f96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f9a:	0713      	lsls	r3, r2, #28
 8007f9c:	bf44      	itt	mi
 8007f9e:	232b      	movmi	r3, #43	@ 0x2b
 8007fa0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fa4:	f89a 3000 	ldrb.w	r3, [sl]
 8007fa8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007faa:	d015      	beq.n	8007fd8 <_vfiprintf_r+0x120>
 8007fac:	9a07      	ldr	r2, [sp, #28]
 8007fae:	4654      	mov	r4, sl
 8007fb0:	2000      	movs	r0, #0
 8007fb2:	f04f 0c0a 	mov.w	ip, #10
 8007fb6:	4621      	mov	r1, r4
 8007fb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fbc:	3b30      	subs	r3, #48	@ 0x30
 8007fbe:	2b09      	cmp	r3, #9
 8007fc0:	d94b      	bls.n	800805a <_vfiprintf_r+0x1a2>
 8007fc2:	b1b0      	cbz	r0, 8007ff2 <_vfiprintf_r+0x13a>
 8007fc4:	9207      	str	r2, [sp, #28]
 8007fc6:	e014      	b.n	8007ff2 <_vfiprintf_r+0x13a>
 8007fc8:	eba0 0308 	sub.w	r3, r0, r8
 8007fcc:	fa09 f303 	lsl.w	r3, r9, r3
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	9304      	str	r3, [sp, #16]
 8007fd4:	46a2      	mov	sl, r4
 8007fd6:	e7d2      	b.n	8007f7e <_vfiprintf_r+0xc6>
 8007fd8:	9b03      	ldr	r3, [sp, #12]
 8007fda:	1d19      	adds	r1, r3, #4
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	9103      	str	r1, [sp, #12]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	bfbb      	ittet	lt
 8007fe4:	425b      	neglt	r3, r3
 8007fe6:	f042 0202 	orrlt.w	r2, r2, #2
 8007fea:	9307      	strge	r3, [sp, #28]
 8007fec:	9307      	strlt	r3, [sp, #28]
 8007fee:	bfb8      	it	lt
 8007ff0:	9204      	strlt	r2, [sp, #16]
 8007ff2:	7823      	ldrb	r3, [r4, #0]
 8007ff4:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ff6:	d10a      	bne.n	800800e <_vfiprintf_r+0x156>
 8007ff8:	7863      	ldrb	r3, [r4, #1]
 8007ffa:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ffc:	d132      	bne.n	8008064 <_vfiprintf_r+0x1ac>
 8007ffe:	9b03      	ldr	r3, [sp, #12]
 8008000:	1d1a      	adds	r2, r3, #4
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	9203      	str	r2, [sp, #12]
 8008006:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800800a:	3402      	adds	r4, #2
 800800c:	9305      	str	r3, [sp, #20]
 800800e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80080e4 <_vfiprintf_r+0x22c>
 8008012:	7821      	ldrb	r1, [r4, #0]
 8008014:	2203      	movs	r2, #3
 8008016:	4650      	mov	r0, sl
 8008018:	f7f8 f8e2 	bl	80001e0 <memchr>
 800801c:	b138      	cbz	r0, 800802e <_vfiprintf_r+0x176>
 800801e:	9b04      	ldr	r3, [sp, #16]
 8008020:	eba0 000a 	sub.w	r0, r0, sl
 8008024:	2240      	movs	r2, #64	@ 0x40
 8008026:	4082      	lsls	r2, r0
 8008028:	4313      	orrs	r3, r2
 800802a:	3401      	adds	r4, #1
 800802c:	9304      	str	r3, [sp, #16]
 800802e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008032:	4829      	ldr	r0, [pc, #164]	@ (80080d8 <_vfiprintf_r+0x220>)
 8008034:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008038:	2206      	movs	r2, #6
 800803a:	f7f8 f8d1 	bl	80001e0 <memchr>
 800803e:	2800      	cmp	r0, #0
 8008040:	d03f      	beq.n	80080c2 <_vfiprintf_r+0x20a>
 8008042:	4b26      	ldr	r3, [pc, #152]	@ (80080dc <_vfiprintf_r+0x224>)
 8008044:	bb1b      	cbnz	r3, 800808e <_vfiprintf_r+0x1d6>
 8008046:	9b03      	ldr	r3, [sp, #12]
 8008048:	3307      	adds	r3, #7
 800804a:	f023 0307 	bic.w	r3, r3, #7
 800804e:	3308      	adds	r3, #8
 8008050:	9303      	str	r3, [sp, #12]
 8008052:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008054:	443b      	add	r3, r7
 8008056:	9309      	str	r3, [sp, #36]	@ 0x24
 8008058:	e76a      	b.n	8007f30 <_vfiprintf_r+0x78>
 800805a:	fb0c 3202 	mla	r2, ip, r2, r3
 800805e:	460c      	mov	r4, r1
 8008060:	2001      	movs	r0, #1
 8008062:	e7a8      	b.n	8007fb6 <_vfiprintf_r+0xfe>
 8008064:	2300      	movs	r3, #0
 8008066:	3401      	adds	r4, #1
 8008068:	9305      	str	r3, [sp, #20]
 800806a:	4619      	mov	r1, r3
 800806c:	f04f 0c0a 	mov.w	ip, #10
 8008070:	4620      	mov	r0, r4
 8008072:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008076:	3a30      	subs	r2, #48	@ 0x30
 8008078:	2a09      	cmp	r2, #9
 800807a:	d903      	bls.n	8008084 <_vfiprintf_r+0x1cc>
 800807c:	2b00      	cmp	r3, #0
 800807e:	d0c6      	beq.n	800800e <_vfiprintf_r+0x156>
 8008080:	9105      	str	r1, [sp, #20]
 8008082:	e7c4      	b.n	800800e <_vfiprintf_r+0x156>
 8008084:	fb0c 2101 	mla	r1, ip, r1, r2
 8008088:	4604      	mov	r4, r0
 800808a:	2301      	movs	r3, #1
 800808c:	e7f0      	b.n	8008070 <_vfiprintf_r+0x1b8>
 800808e:	ab03      	add	r3, sp, #12
 8008090:	9300      	str	r3, [sp, #0]
 8008092:	462a      	mov	r2, r5
 8008094:	4b12      	ldr	r3, [pc, #72]	@ (80080e0 <_vfiprintf_r+0x228>)
 8008096:	a904      	add	r1, sp, #16
 8008098:	4630      	mov	r0, r6
 800809a:	f7fd fdd1 	bl	8005c40 <_printf_float>
 800809e:	4607      	mov	r7, r0
 80080a0:	1c78      	adds	r0, r7, #1
 80080a2:	d1d6      	bne.n	8008052 <_vfiprintf_r+0x19a>
 80080a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80080a6:	07d9      	lsls	r1, r3, #31
 80080a8:	d405      	bmi.n	80080b6 <_vfiprintf_r+0x1fe>
 80080aa:	89ab      	ldrh	r3, [r5, #12]
 80080ac:	059a      	lsls	r2, r3, #22
 80080ae:	d402      	bmi.n	80080b6 <_vfiprintf_r+0x1fe>
 80080b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80080b2:	f7fe fc03 	bl	80068bc <__retarget_lock_release_recursive>
 80080b6:	89ab      	ldrh	r3, [r5, #12]
 80080b8:	065b      	lsls	r3, r3, #25
 80080ba:	f53f af1f 	bmi.w	8007efc <_vfiprintf_r+0x44>
 80080be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80080c0:	e71e      	b.n	8007f00 <_vfiprintf_r+0x48>
 80080c2:	ab03      	add	r3, sp, #12
 80080c4:	9300      	str	r3, [sp, #0]
 80080c6:	462a      	mov	r2, r5
 80080c8:	4b05      	ldr	r3, [pc, #20]	@ (80080e0 <_vfiprintf_r+0x228>)
 80080ca:	a904      	add	r1, sp, #16
 80080cc:	4630      	mov	r0, r6
 80080ce:	f7fe f84f 	bl	8006170 <_printf_i>
 80080d2:	e7e4      	b.n	800809e <_vfiprintf_r+0x1e6>
 80080d4:	08008b26 	.word	0x08008b26
 80080d8:	08008b30 	.word	0x08008b30
 80080dc:	08005c41 	.word	0x08005c41
 80080e0:	08007e93 	.word	0x08007e93
 80080e4:	08008b2c 	.word	0x08008b2c

080080e8 <__sflush_r>:
 80080e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80080ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080f0:	0716      	lsls	r6, r2, #28
 80080f2:	4605      	mov	r5, r0
 80080f4:	460c      	mov	r4, r1
 80080f6:	d454      	bmi.n	80081a2 <__sflush_r+0xba>
 80080f8:	684b      	ldr	r3, [r1, #4]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	dc02      	bgt.n	8008104 <__sflush_r+0x1c>
 80080fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008100:	2b00      	cmp	r3, #0
 8008102:	dd48      	ble.n	8008196 <__sflush_r+0xae>
 8008104:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008106:	2e00      	cmp	r6, #0
 8008108:	d045      	beq.n	8008196 <__sflush_r+0xae>
 800810a:	2300      	movs	r3, #0
 800810c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008110:	682f      	ldr	r7, [r5, #0]
 8008112:	6a21      	ldr	r1, [r4, #32]
 8008114:	602b      	str	r3, [r5, #0]
 8008116:	d030      	beq.n	800817a <__sflush_r+0x92>
 8008118:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800811a:	89a3      	ldrh	r3, [r4, #12]
 800811c:	0759      	lsls	r1, r3, #29
 800811e:	d505      	bpl.n	800812c <__sflush_r+0x44>
 8008120:	6863      	ldr	r3, [r4, #4]
 8008122:	1ad2      	subs	r2, r2, r3
 8008124:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008126:	b10b      	cbz	r3, 800812c <__sflush_r+0x44>
 8008128:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800812a:	1ad2      	subs	r2, r2, r3
 800812c:	2300      	movs	r3, #0
 800812e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008130:	6a21      	ldr	r1, [r4, #32]
 8008132:	4628      	mov	r0, r5
 8008134:	47b0      	blx	r6
 8008136:	1c43      	adds	r3, r0, #1
 8008138:	89a3      	ldrh	r3, [r4, #12]
 800813a:	d106      	bne.n	800814a <__sflush_r+0x62>
 800813c:	6829      	ldr	r1, [r5, #0]
 800813e:	291d      	cmp	r1, #29
 8008140:	d82b      	bhi.n	800819a <__sflush_r+0xb2>
 8008142:	4a2a      	ldr	r2, [pc, #168]	@ (80081ec <__sflush_r+0x104>)
 8008144:	40ca      	lsrs	r2, r1
 8008146:	07d6      	lsls	r6, r2, #31
 8008148:	d527      	bpl.n	800819a <__sflush_r+0xb2>
 800814a:	2200      	movs	r2, #0
 800814c:	6062      	str	r2, [r4, #4]
 800814e:	04d9      	lsls	r1, r3, #19
 8008150:	6922      	ldr	r2, [r4, #16]
 8008152:	6022      	str	r2, [r4, #0]
 8008154:	d504      	bpl.n	8008160 <__sflush_r+0x78>
 8008156:	1c42      	adds	r2, r0, #1
 8008158:	d101      	bne.n	800815e <__sflush_r+0x76>
 800815a:	682b      	ldr	r3, [r5, #0]
 800815c:	b903      	cbnz	r3, 8008160 <__sflush_r+0x78>
 800815e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008160:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008162:	602f      	str	r7, [r5, #0]
 8008164:	b1b9      	cbz	r1, 8008196 <__sflush_r+0xae>
 8008166:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800816a:	4299      	cmp	r1, r3
 800816c:	d002      	beq.n	8008174 <__sflush_r+0x8c>
 800816e:	4628      	mov	r0, r5
 8008170:	f7ff f9fe 	bl	8007570 <_free_r>
 8008174:	2300      	movs	r3, #0
 8008176:	6363      	str	r3, [r4, #52]	@ 0x34
 8008178:	e00d      	b.n	8008196 <__sflush_r+0xae>
 800817a:	2301      	movs	r3, #1
 800817c:	4628      	mov	r0, r5
 800817e:	47b0      	blx	r6
 8008180:	4602      	mov	r2, r0
 8008182:	1c50      	adds	r0, r2, #1
 8008184:	d1c9      	bne.n	800811a <__sflush_r+0x32>
 8008186:	682b      	ldr	r3, [r5, #0]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d0c6      	beq.n	800811a <__sflush_r+0x32>
 800818c:	2b1d      	cmp	r3, #29
 800818e:	d001      	beq.n	8008194 <__sflush_r+0xac>
 8008190:	2b16      	cmp	r3, #22
 8008192:	d11e      	bne.n	80081d2 <__sflush_r+0xea>
 8008194:	602f      	str	r7, [r5, #0]
 8008196:	2000      	movs	r0, #0
 8008198:	e022      	b.n	80081e0 <__sflush_r+0xf8>
 800819a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800819e:	b21b      	sxth	r3, r3
 80081a0:	e01b      	b.n	80081da <__sflush_r+0xf2>
 80081a2:	690f      	ldr	r7, [r1, #16]
 80081a4:	2f00      	cmp	r7, #0
 80081a6:	d0f6      	beq.n	8008196 <__sflush_r+0xae>
 80081a8:	0793      	lsls	r3, r2, #30
 80081aa:	680e      	ldr	r6, [r1, #0]
 80081ac:	bf08      	it	eq
 80081ae:	694b      	ldreq	r3, [r1, #20]
 80081b0:	600f      	str	r7, [r1, #0]
 80081b2:	bf18      	it	ne
 80081b4:	2300      	movne	r3, #0
 80081b6:	eba6 0807 	sub.w	r8, r6, r7
 80081ba:	608b      	str	r3, [r1, #8]
 80081bc:	f1b8 0f00 	cmp.w	r8, #0
 80081c0:	dde9      	ble.n	8008196 <__sflush_r+0xae>
 80081c2:	6a21      	ldr	r1, [r4, #32]
 80081c4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80081c6:	4643      	mov	r3, r8
 80081c8:	463a      	mov	r2, r7
 80081ca:	4628      	mov	r0, r5
 80081cc:	47b0      	blx	r6
 80081ce:	2800      	cmp	r0, #0
 80081d0:	dc08      	bgt.n	80081e4 <__sflush_r+0xfc>
 80081d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081da:	81a3      	strh	r3, [r4, #12]
 80081dc:	f04f 30ff 	mov.w	r0, #4294967295
 80081e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081e4:	4407      	add	r7, r0
 80081e6:	eba8 0800 	sub.w	r8, r8, r0
 80081ea:	e7e7      	b.n	80081bc <__sflush_r+0xd4>
 80081ec:	20400001 	.word	0x20400001

080081f0 <_fflush_r>:
 80081f0:	b538      	push	{r3, r4, r5, lr}
 80081f2:	690b      	ldr	r3, [r1, #16]
 80081f4:	4605      	mov	r5, r0
 80081f6:	460c      	mov	r4, r1
 80081f8:	b913      	cbnz	r3, 8008200 <_fflush_r+0x10>
 80081fa:	2500      	movs	r5, #0
 80081fc:	4628      	mov	r0, r5
 80081fe:	bd38      	pop	{r3, r4, r5, pc}
 8008200:	b118      	cbz	r0, 800820a <_fflush_r+0x1a>
 8008202:	6a03      	ldr	r3, [r0, #32]
 8008204:	b90b      	cbnz	r3, 800820a <_fflush_r+0x1a>
 8008206:	f7fe f95d 	bl	80064c4 <__sinit>
 800820a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d0f3      	beq.n	80081fa <_fflush_r+0xa>
 8008212:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008214:	07d0      	lsls	r0, r2, #31
 8008216:	d404      	bmi.n	8008222 <_fflush_r+0x32>
 8008218:	0599      	lsls	r1, r3, #22
 800821a:	d402      	bmi.n	8008222 <_fflush_r+0x32>
 800821c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800821e:	f7fe fb4c 	bl	80068ba <__retarget_lock_acquire_recursive>
 8008222:	4628      	mov	r0, r5
 8008224:	4621      	mov	r1, r4
 8008226:	f7ff ff5f 	bl	80080e8 <__sflush_r>
 800822a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800822c:	07da      	lsls	r2, r3, #31
 800822e:	4605      	mov	r5, r0
 8008230:	d4e4      	bmi.n	80081fc <_fflush_r+0xc>
 8008232:	89a3      	ldrh	r3, [r4, #12]
 8008234:	059b      	lsls	r3, r3, #22
 8008236:	d4e1      	bmi.n	80081fc <_fflush_r+0xc>
 8008238:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800823a:	f7fe fb3f 	bl	80068bc <__retarget_lock_release_recursive>
 800823e:	e7dd      	b.n	80081fc <_fflush_r+0xc>

08008240 <__swhatbuf_r>:
 8008240:	b570      	push	{r4, r5, r6, lr}
 8008242:	460c      	mov	r4, r1
 8008244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008248:	2900      	cmp	r1, #0
 800824a:	b096      	sub	sp, #88	@ 0x58
 800824c:	4615      	mov	r5, r2
 800824e:	461e      	mov	r6, r3
 8008250:	da0d      	bge.n	800826e <__swhatbuf_r+0x2e>
 8008252:	89a3      	ldrh	r3, [r4, #12]
 8008254:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008258:	f04f 0100 	mov.w	r1, #0
 800825c:	bf14      	ite	ne
 800825e:	2340      	movne	r3, #64	@ 0x40
 8008260:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008264:	2000      	movs	r0, #0
 8008266:	6031      	str	r1, [r6, #0]
 8008268:	602b      	str	r3, [r5, #0]
 800826a:	b016      	add	sp, #88	@ 0x58
 800826c:	bd70      	pop	{r4, r5, r6, pc}
 800826e:	466a      	mov	r2, sp
 8008270:	f000 f848 	bl	8008304 <_fstat_r>
 8008274:	2800      	cmp	r0, #0
 8008276:	dbec      	blt.n	8008252 <__swhatbuf_r+0x12>
 8008278:	9901      	ldr	r1, [sp, #4]
 800827a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800827e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008282:	4259      	negs	r1, r3
 8008284:	4159      	adcs	r1, r3
 8008286:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800828a:	e7eb      	b.n	8008264 <__swhatbuf_r+0x24>

0800828c <__smakebuf_r>:
 800828c:	898b      	ldrh	r3, [r1, #12]
 800828e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008290:	079d      	lsls	r5, r3, #30
 8008292:	4606      	mov	r6, r0
 8008294:	460c      	mov	r4, r1
 8008296:	d507      	bpl.n	80082a8 <__smakebuf_r+0x1c>
 8008298:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800829c:	6023      	str	r3, [r4, #0]
 800829e:	6123      	str	r3, [r4, #16]
 80082a0:	2301      	movs	r3, #1
 80082a2:	6163      	str	r3, [r4, #20]
 80082a4:	b003      	add	sp, #12
 80082a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082a8:	ab01      	add	r3, sp, #4
 80082aa:	466a      	mov	r2, sp
 80082ac:	f7ff ffc8 	bl	8008240 <__swhatbuf_r>
 80082b0:	9f00      	ldr	r7, [sp, #0]
 80082b2:	4605      	mov	r5, r0
 80082b4:	4639      	mov	r1, r7
 80082b6:	4630      	mov	r0, r6
 80082b8:	f7ff f9ce 	bl	8007658 <_malloc_r>
 80082bc:	b948      	cbnz	r0, 80082d2 <__smakebuf_r+0x46>
 80082be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082c2:	059a      	lsls	r2, r3, #22
 80082c4:	d4ee      	bmi.n	80082a4 <__smakebuf_r+0x18>
 80082c6:	f023 0303 	bic.w	r3, r3, #3
 80082ca:	f043 0302 	orr.w	r3, r3, #2
 80082ce:	81a3      	strh	r3, [r4, #12]
 80082d0:	e7e2      	b.n	8008298 <__smakebuf_r+0xc>
 80082d2:	89a3      	ldrh	r3, [r4, #12]
 80082d4:	6020      	str	r0, [r4, #0]
 80082d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082da:	81a3      	strh	r3, [r4, #12]
 80082dc:	9b01      	ldr	r3, [sp, #4]
 80082de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80082e2:	b15b      	cbz	r3, 80082fc <__smakebuf_r+0x70>
 80082e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082e8:	4630      	mov	r0, r6
 80082ea:	f000 f81d 	bl	8008328 <_isatty_r>
 80082ee:	b128      	cbz	r0, 80082fc <__smakebuf_r+0x70>
 80082f0:	89a3      	ldrh	r3, [r4, #12]
 80082f2:	f023 0303 	bic.w	r3, r3, #3
 80082f6:	f043 0301 	orr.w	r3, r3, #1
 80082fa:	81a3      	strh	r3, [r4, #12]
 80082fc:	89a3      	ldrh	r3, [r4, #12]
 80082fe:	431d      	orrs	r5, r3
 8008300:	81a5      	strh	r5, [r4, #12]
 8008302:	e7cf      	b.n	80082a4 <__smakebuf_r+0x18>

08008304 <_fstat_r>:
 8008304:	b538      	push	{r3, r4, r5, lr}
 8008306:	4d07      	ldr	r5, [pc, #28]	@ (8008324 <_fstat_r+0x20>)
 8008308:	2300      	movs	r3, #0
 800830a:	4604      	mov	r4, r0
 800830c:	4608      	mov	r0, r1
 800830e:	4611      	mov	r1, r2
 8008310:	602b      	str	r3, [r5, #0]
 8008312:	f7f9 ff8f 	bl	8002234 <_fstat>
 8008316:	1c43      	adds	r3, r0, #1
 8008318:	d102      	bne.n	8008320 <_fstat_r+0x1c>
 800831a:	682b      	ldr	r3, [r5, #0]
 800831c:	b103      	cbz	r3, 8008320 <_fstat_r+0x1c>
 800831e:	6023      	str	r3, [r4, #0]
 8008320:	bd38      	pop	{r3, r4, r5, pc}
 8008322:	bf00      	nop
 8008324:	200005f8 	.word	0x200005f8

08008328 <_isatty_r>:
 8008328:	b538      	push	{r3, r4, r5, lr}
 800832a:	4d06      	ldr	r5, [pc, #24]	@ (8008344 <_isatty_r+0x1c>)
 800832c:	2300      	movs	r3, #0
 800832e:	4604      	mov	r4, r0
 8008330:	4608      	mov	r0, r1
 8008332:	602b      	str	r3, [r5, #0]
 8008334:	f7f9 ff8e 	bl	8002254 <_isatty>
 8008338:	1c43      	adds	r3, r0, #1
 800833a:	d102      	bne.n	8008342 <_isatty_r+0x1a>
 800833c:	682b      	ldr	r3, [r5, #0]
 800833e:	b103      	cbz	r3, 8008342 <_isatty_r+0x1a>
 8008340:	6023      	str	r3, [r4, #0]
 8008342:	bd38      	pop	{r3, r4, r5, pc}
 8008344:	200005f8 	.word	0x200005f8

08008348 <_sbrk_r>:
 8008348:	b538      	push	{r3, r4, r5, lr}
 800834a:	4d06      	ldr	r5, [pc, #24]	@ (8008364 <_sbrk_r+0x1c>)
 800834c:	2300      	movs	r3, #0
 800834e:	4604      	mov	r4, r0
 8008350:	4608      	mov	r0, r1
 8008352:	602b      	str	r3, [r5, #0]
 8008354:	f7f9 ff96 	bl	8002284 <_sbrk>
 8008358:	1c43      	adds	r3, r0, #1
 800835a:	d102      	bne.n	8008362 <_sbrk_r+0x1a>
 800835c:	682b      	ldr	r3, [r5, #0]
 800835e:	b103      	cbz	r3, 8008362 <_sbrk_r+0x1a>
 8008360:	6023      	str	r3, [r4, #0]
 8008362:	bd38      	pop	{r3, r4, r5, pc}
 8008364:	200005f8 	.word	0x200005f8

08008368 <memcpy>:
 8008368:	440a      	add	r2, r1
 800836a:	4291      	cmp	r1, r2
 800836c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008370:	d100      	bne.n	8008374 <memcpy+0xc>
 8008372:	4770      	bx	lr
 8008374:	b510      	push	{r4, lr}
 8008376:	f811 4b01 	ldrb.w	r4, [r1], #1
 800837a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800837e:	4291      	cmp	r1, r2
 8008380:	d1f9      	bne.n	8008376 <memcpy+0xe>
 8008382:	bd10      	pop	{r4, pc}

08008384 <__assert_func>:
 8008384:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008386:	4614      	mov	r4, r2
 8008388:	461a      	mov	r2, r3
 800838a:	4b09      	ldr	r3, [pc, #36]	@ (80083b0 <__assert_func+0x2c>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	4605      	mov	r5, r0
 8008390:	68d8      	ldr	r0, [r3, #12]
 8008392:	b14c      	cbz	r4, 80083a8 <__assert_func+0x24>
 8008394:	4b07      	ldr	r3, [pc, #28]	@ (80083b4 <__assert_func+0x30>)
 8008396:	9100      	str	r1, [sp, #0]
 8008398:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800839c:	4906      	ldr	r1, [pc, #24]	@ (80083b8 <__assert_func+0x34>)
 800839e:	462b      	mov	r3, r5
 80083a0:	f000 f842 	bl	8008428 <fiprintf>
 80083a4:	f000 f852 	bl	800844c <abort>
 80083a8:	4b04      	ldr	r3, [pc, #16]	@ (80083bc <__assert_func+0x38>)
 80083aa:	461c      	mov	r4, r3
 80083ac:	e7f3      	b.n	8008396 <__assert_func+0x12>
 80083ae:	bf00      	nop
 80083b0:	20000020 	.word	0x20000020
 80083b4:	08008b41 	.word	0x08008b41
 80083b8:	08008b4e 	.word	0x08008b4e
 80083bc:	08008b7c 	.word	0x08008b7c

080083c0 <_calloc_r>:
 80083c0:	b570      	push	{r4, r5, r6, lr}
 80083c2:	fba1 5402 	umull	r5, r4, r1, r2
 80083c6:	b934      	cbnz	r4, 80083d6 <_calloc_r+0x16>
 80083c8:	4629      	mov	r1, r5
 80083ca:	f7ff f945 	bl	8007658 <_malloc_r>
 80083ce:	4606      	mov	r6, r0
 80083d0:	b928      	cbnz	r0, 80083de <_calloc_r+0x1e>
 80083d2:	4630      	mov	r0, r6
 80083d4:	bd70      	pop	{r4, r5, r6, pc}
 80083d6:	220c      	movs	r2, #12
 80083d8:	6002      	str	r2, [r0, #0]
 80083da:	2600      	movs	r6, #0
 80083dc:	e7f9      	b.n	80083d2 <_calloc_r+0x12>
 80083de:	462a      	mov	r2, r5
 80083e0:	4621      	mov	r1, r4
 80083e2:	f7fe f9ed 	bl	80067c0 <memset>
 80083e6:	e7f4      	b.n	80083d2 <_calloc_r+0x12>

080083e8 <__ascii_mbtowc>:
 80083e8:	b082      	sub	sp, #8
 80083ea:	b901      	cbnz	r1, 80083ee <__ascii_mbtowc+0x6>
 80083ec:	a901      	add	r1, sp, #4
 80083ee:	b142      	cbz	r2, 8008402 <__ascii_mbtowc+0x1a>
 80083f0:	b14b      	cbz	r3, 8008406 <__ascii_mbtowc+0x1e>
 80083f2:	7813      	ldrb	r3, [r2, #0]
 80083f4:	600b      	str	r3, [r1, #0]
 80083f6:	7812      	ldrb	r2, [r2, #0]
 80083f8:	1e10      	subs	r0, r2, #0
 80083fa:	bf18      	it	ne
 80083fc:	2001      	movne	r0, #1
 80083fe:	b002      	add	sp, #8
 8008400:	4770      	bx	lr
 8008402:	4610      	mov	r0, r2
 8008404:	e7fb      	b.n	80083fe <__ascii_mbtowc+0x16>
 8008406:	f06f 0001 	mvn.w	r0, #1
 800840a:	e7f8      	b.n	80083fe <__ascii_mbtowc+0x16>

0800840c <__ascii_wctomb>:
 800840c:	4603      	mov	r3, r0
 800840e:	4608      	mov	r0, r1
 8008410:	b141      	cbz	r1, 8008424 <__ascii_wctomb+0x18>
 8008412:	2aff      	cmp	r2, #255	@ 0xff
 8008414:	d904      	bls.n	8008420 <__ascii_wctomb+0x14>
 8008416:	228a      	movs	r2, #138	@ 0x8a
 8008418:	601a      	str	r2, [r3, #0]
 800841a:	f04f 30ff 	mov.w	r0, #4294967295
 800841e:	4770      	bx	lr
 8008420:	700a      	strb	r2, [r1, #0]
 8008422:	2001      	movs	r0, #1
 8008424:	4770      	bx	lr
	...

08008428 <fiprintf>:
 8008428:	b40e      	push	{r1, r2, r3}
 800842a:	b503      	push	{r0, r1, lr}
 800842c:	4601      	mov	r1, r0
 800842e:	ab03      	add	r3, sp, #12
 8008430:	4805      	ldr	r0, [pc, #20]	@ (8008448 <fiprintf+0x20>)
 8008432:	f853 2b04 	ldr.w	r2, [r3], #4
 8008436:	6800      	ldr	r0, [r0, #0]
 8008438:	9301      	str	r3, [sp, #4]
 800843a:	f7ff fd3d 	bl	8007eb8 <_vfiprintf_r>
 800843e:	b002      	add	sp, #8
 8008440:	f85d eb04 	ldr.w	lr, [sp], #4
 8008444:	b003      	add	sp, #12
 8008446:	4770      	bx	lr
 8008448:	20000020 	.word	0x20000020

0800844c <abort>:
 800844c:	b508      	push	{r3, lr}
 800844e:	2006      	movs	r0, #6
 8008450:	f000 f82c 	bl	80084ac <raise>
 8008454:	2001      	movs	r0, #1
 8008456:	f7f9 feb9 	bl	80021cc <_exit>

0800845a <_raise_r>:
 800845a:	291f      	cmp	r1, #31
 800845c:	b538      	push	{r3, r4, r5, lr}
 800845e:	4605      	mov	r5, r0
 8008460:	460c      	mov	r4, r1
 8008462:	d904      	bls.n	800846e <_raise_r+0x14>
 8008464:	2316      	movs	r3, #22
 8008466:	6003      	str	r3, [r0, #0]
 8008468:	f04f 30ff 	mov.w	r0, #4294967295
 800846c:	bd38      	pop	{r3, r4, r5, pc}
 800846e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008470:	b112      	cbz	r2, 8008478 <_raise_r+0x1e>
 8008472:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008476:	b94b      	cbnz	r3, 800848c <_raise_r+0x32>
 8008478:	4628      	mov	r0, r5
 800847a:	f000 f831 	bl	80084e0 <_getpid_r>
 800847e:	4622      	mov	r2, r4
 8008480:	4601      	mov	r1, r0
 8008482:	4628      	mov	r0, r5
 8008484:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008488:	f000 b818 	b.w	80084bc <_kill_r>
 800848c:	2b01      	cmp	r3, #1
 800848e:	d00a      	beq.n	80084a6 <_raise_r+0x4c>
 8008490:	1c59      	adds	r1, r3, #1
 8008492:	d103      	bne.n	800849c <_raise_r+0x42>
 8008494:	2316      	movs	r3, #22
 8008496:	6003      	str	r3, [r0, #0]
 8008498:	2001      	movs	r0, #1
 800849a:	e7e7      	b.n	800846c <_raise_r+0x12>
 800849c:	2100      	movs	r1, #0
 800849e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80084a2:	4620      	mov	r0, r4
 80084a4:	4798      	blx	r3
 80084a6:	2000      	movs	r0, #0
 80084a8:	e7e0      	b.n	800846c <_raise_r+0x12>
	...

080084ac <raise>:
 80084ac:	4b02      	ldr	r3, [pc, #8]	@ (80084b8 <raise+0xc>)
 80084ae:	4601      	mov	r1, r0
 80084b0:	6818      	ldr	r0, [r3, #0]
 80084b2:	f7ff bfd2 	b.w	800845a <_raise_r>
 80084b6:	bf00      	nop
 80084b8:	20000020 	.word	0x20000020

080084bc <_kill_r>:
 80084bc:	b538      	push	{r3, r4, r5, lr}
 80084be:	4d07      	ldr	r5, [pc, #28]	@ (80084dc <_kill_r+0x20>)
 80084c0:	2300      	movs	r3, #0
 80084c2:	4604      	mov	r4, r0
 80084c4:	4608      	mov	r0, r1
 80084c6:	4611      	mov	r1, r2
 80084c8:	602b      	str	r3, [r5, #0]
 80084ca:	f7f9 fe6f 	bl	80021ac <_kill>
 80084ce:	1c43      	adds	r3, r0, #1
 80084d0:	d102      	bne.n	80084d8 <_kill_r+0x1c>
 80084d2:	682b      	ldr	r3, [r5, #0]
 80084d4:	b103      	cbz	r3, 80084d8 <_kill_r+0x1c>
 80084d6:	6023      	str	r3, [r4, #0]
 80084d8:	bd38      	pop	{r3, r4, r5, pc}
 80084da:	bf00      	nop
 80084dc:	200005f8 	.word	0x200005f8

080084e0 <_getpid_r>:
 80084e0:	f7f9 be5c 	b.w	800219c <_getpid>

080084e4 <_init>:
 80084e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084e6:	bf00      	nop
 80084e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084ea:	bc08      	pop	{r3}
 80084ec:	469e      	mov	lr, r3
 80084ee:	4770      	bx	lr

080084f0 <_fini>:
 80084f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084f2:	bf00      	nop
 80084f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084f6:	bc08      	pop	{r3}
 80084f8:	469e      	mov	lr, r3
 80084fa:	4770      	bx	lr
