{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580811785544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580811785549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 02:23:05 2020 " "Processing started: Tue Feb 04 02:23:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580811785549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811785549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off scara_controller -c scara_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off scara_controller -c scara_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811785549 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580811786200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580811786200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scripts/sindeg.sv 1 1 " "Found 1 design units, including 1 entities, in source file scripts/sindeg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SinDeg " "Found entity 1: SinDeg" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811796058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scripts/cosdeg.sv 1 1 " "Found 1 design units, including 1 entities, in source file scripts/cosdeg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CosDeg " "Found entity 1: CosDeg" {  } { { "scripts/CosDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/CosDeg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811796064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jacobian.sv 1 1 " "Found 1 design units, including 1 entities, in source file jacobian.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Jacobian " "Found entity 1: Jacobian" {  } { { "Jacobian.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Jacobian.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811796068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scara_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file scara_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scara_controller " "Found entity 1: scara_controller" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811796073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "degrees_to_steps.sv 1 1 " "Found 1 design units, including 1 entities, in source file degrees_to_steps.sv" { { "Info" "ISGN_ENTITY_NAME" "1 degrees_to_steps " "Found entity 1: degrees_to_steps" {  } { { "degrees_to_steps.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/degrees_to_steps.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811796078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply_inv_jac.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiply_inv_jac.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_inv_jac " "Found entity 1: multiply_inv_jac" {  } { { "multiply_inv_jac.bdf" "" { Schematic "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiply_inv_jac.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811796082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin.v 1 1 " "Found 1 design units, including 1 entities, in source file sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIN " "Found entity 1: SIN" {  } { { "SIN.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/SIN.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811796087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardkinematics.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwardkinematics.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardKinematics " "Found entity 1: ForwardKinematics" {  } { { "ForwardKinematics.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811796092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inttodouble.v 12 12 " "Found 12 design units, including 12 entities, in source file inttodouble.v" { { "Info" "ISGN_ENTITY_NAME" "1 IntToDouble_altbarrel_shift_fof " "Found entity 1: IntToDouble_altbarrel_shift_fof" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796138 ""} { "Info" "ISGN_ENTITY_NAME" "2 IntToDouble_altpriority_encoder_3v7 " "Found entity 2: IntToDouble_altpriority_encoder_3v7" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796138 ""} { "Info" "ISGN_ENTITY_NAME" "3 IntToDouble_altpriority_encoder_3e8 " "Found entity 3: IntToDouble_altpriority_encoder_3e8" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796138 ""} { "Info" "ISGN_ENTITY_NAME" "4 IntToDouble_altpriority_encoder_6v7 " "Found entity 4: IntToDouble_altpriority_encoder_6v7" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796138 ""} { "Info" "ISGN_ENTITY_NAME" "5 IntToDouble_altpriority_encoder_6e8 " "Found entity 5: IntToDouble_altpriority_encoder_6e8" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796138 ""} { "Info" "ISGN_ENTITY_NAME" "6 IntToDouble_altpriority_encoder_bv7 " "Found entity 6: IntToDouble_altpriority_encoder_bv7" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796138 ""} { "Info" "ISGN_ENTITY_NAME" "7 IntToDouble_altpriority_encoder_be8 " "Found entity 7: IntToDouble_altpriority_encoder_be8" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796138 ""} { "Info" "ISGN_ENTITY_NAME" "8 IntToDouble_altpriority_encoder_r08 " "Found entity 8: IntToDouble_altpriority_encoder_r08" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796138 ""} { "Info" "ISGN_ENTITY_NAME" "9 IntToDouble_altpriority_encoder_rf8 " "Found entity 9: IntToDouble_altpriority_encoder_rf8" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796138 ""} { "Info" "ISGN_ENTITY_NAME" "10 IntToDouble_altpriority_encoder_qb6 " "Found entity 10: IntToDouble_altpriority_encoder_qb6" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796138 ""} { "Info" "ISGN_ENTITY_NAME" "11 IntToDouble_altfp_convert_4gn " "Found entity 11: IntToDouble_altfp_convert_4gn" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796138 ""} { "Info" "ISGN_ENTITY_NAME" "12 IntToDouble " "Found entity 12: IntToDouble" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 693 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811796138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811796143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sync " "Found entity 1: Sync" {  } { { "Sync.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811796148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 26 26 " "Found 26 design units, including 26 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_altbarrel_shift_otd " "Found entity 1: Adder_altbarrel_shift_otd" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder_altbarrel_shift_u0g " "Found entity 2: Adder_altbarrel_shift_u0g" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder_altpriority_encoder_3e8 " "Found entity 3: Adder_altpriority_encoder_3e8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "4 Adder_altpriority_encoder_6e8 " "Found entity 4: Adder_altpriority_encoder_6e8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "5 Adder_altpriority_encoder_be8 " "Found entity 5: Adder_altpriority_encoder_be8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "6 Adder_altpriority_encoder_rf8 " "Found entity 6: Adder_altpriority_encoder_rf8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "7 Adder_altpriority_encoder_3v7 " "Found entity 7: Adder_altpriority_encoder_3v7" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "8 Adder_altpriority_encoder_6v7 " "Found entity 8: Adder_altpriority_encoder_6v7" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "9 Adder_altpriority_encoder_bv7 " "Found entity 9: Adder_altpriority_encoder_bv7" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "10 Adder_altpriority_encoder_r08 " "Found entity 10: Adder_altpriority_encoder_r08" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 430 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "11 Adder_altpriority_encoder_tv8 " "Found entity 11: Adder_altpriority_encoder_tv8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "12 Adder_altpriority_encoder_te9 " "Found entity 12: Adder_altpriority_encoder_te9" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "13 Adder_altpriority_encoder_uu8 " "Found entity 13: Adder_altpriority_encoder_uu8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "14 Adder_altpriority_encoder_nh8 " "Found entity 14: Adder_altpriority_encoder_nh8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "15 Adder_altpriority_encoder_qh8 " "Found entity 15: Adder_altpriority_encoder_qh8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 619 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "16 Adder_altpriority_encoder_vh8 " "Found entity 16: Adder_altpriority_encoder_vh8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 652 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "17 Adder_altpriority_encoder_fj8 " "Found entity 17: Adder_altpriority_encoder_fj8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 685 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "18 Adder_altpriority_encoder_hi9 " "Found entity 18: Adder_altpriority_encoder_hi9" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "19 Adder_altpriority_encoder_n28 " "Found entity 19: Adder_altpriority_encoder_n28" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "20 Adder_altpriority_encoder_q28 " "Found entity 20: Adder_altpriority_encoder_q28" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 787 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "21 Adder_altpriority_encoder_v28 " "Found entity 21: Adder_altpriority_encoder_v28" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "22 Adder_altpriority_encoder_f48 " "Found entity 22: Adder_altpriority_encoder_f48" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 843 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "23 Adder_altpriority_encoder_h39 " "Found entity 23: Adder_altpriority_encoder_h39" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 871 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "24 Adder_altpriority_encoder_ina " "Found entity 24: Adder_altpriority_encoder_ina" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "25 Adder_altfp_add_sub_jvk " "Found entity 25: Adder_altfp_add_sub_jvk" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 952 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""} { "Info" "ISGN_ENTITY_NAME" "26 Adder " "Found entity 26: Adder" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 3487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811796212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 2 2 " "Found 2 design units, including 2 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_altfp_mult_9oo " "Found entity 1: Multiplier_altfp_mult_9oo" {  } { { "Multiplier.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Multiplier.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796251 ""} { "Info" "ISGN_ENTITY_NAME" "2 Multiplier " "Found entity 2: Multiplier" {  } { { "Multiplier.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Multiplier.v" 519 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811796251 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datab_sig ForwardKinematics.sv(74) " "Verilog HDL Implicit Net warning at ForwardKinematics.sv(74): created implicit net for \"datab_sig\"" {  } { { "ForwardKinematics.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796251 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_sig ForwardKinematics.sv(75) " "Verilog HDL Implicit Net warning at ForwardKinematics.sv(75): created implicit net for \"result_sig\"" {  } { { "ForwardKinematics.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "scara_controller " "Elaborating entity \"scara_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580811796334 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_state scara_controller.sv(24) " "Verilog HDL or VHDL warning at scara_controller.sv(24): object \"next_state\" assigned a value but never read" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580811796335 "|scara_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "th1_steps scara_controller.sv(8) " "Output port \"th1_steps\" at scara_controller.sv(8) has no driver" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580811796335 "|scara_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "th2_steps scara_controller.sv(9) " "Output port \"th2_steps\" at scara_controller.sv(9) has no driver" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580811796335 "|scara_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardKinematics ForwardKinematics:x " "Elaborating entity \"ForwardKinematics\" for hierarchy \"ForwardKinematics:x\"" {  } { { "scara_controller.sv" "x" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796337 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "x ForwardKinematics.sv(7) " "Output port \"x\" at ForwardKinematics.sv(7) has no driver" {  } { { "ForwardKinematics.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580811796340 "|scara_controller|ForwardKinematics:x"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "y ForwardKinematics.sv(8) " "Output port \"y\" at ForwardKinematics.sv(8) has no driver" {  } { { "ForwardKinematics.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580811796340 "|scara_controller|ForwardKinematics:x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter ForwardKinematics:x\|Counter:cnt " "Elaborating entity \"Counter\" for hierarchy \"ForwardKinematics:x\|Counter:cnt\"" {  } { { "ForwardKinematics.sv" "cnt" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble ForwardKinematics:x\|IntToDouble:l1conv " "Elaborating entity \"IntToDouble\" for hierarchy \"ForwardKinematics:x\|IntToDouble:l1conv\"" {  } { { "ForwardKinematics.sv" "l1conv" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altfp_convert_4gn ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component " "Elaborating entity \"IntToDouble_altfp_convert_4gn\" for hierarchy \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\"" {  } { { "IntToDouble.v" "IntToDouble_altfp_convert_4gn_component" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altbarrel_shift_fof ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altbarrel_shift_fof:altbarrel_shift5 " "Elaborating entity \"IntToDouble_altbarrel_shift_fof\" for hierarchy \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altbarrel_shift_fof:altbarrel_shift5\"" {  } { { "IntToDouble.v" "altbarrel_shift5" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_qb6 ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"IntToDouble_altpriority_encoder_qb6\" for hierarchy \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "IntToDouble.v" "altpriority_encoder2" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_r08 ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6 " "Elaborating entity \"IntToDouble_altpriority_encoder_r08\" for hierarchy \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\"" {  } { { "IntToDouble.v" "altpriority_encoder6" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_bv7 ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8 " "Elaborating entity \"IntToDouble_altpriority_encoder_bv7\" for hierarchy \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\"" {  } { { "IntToDouble.v" "altpriority_encoder8" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_6v7 ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6v7:altpriority_encoder10 " "Elaborating entity \"IntToDouble_altpriority_encoder_6v7\" for hierarchy \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6v7:altpriority_encoder10\"" {  } { { "IntToDouble.v" "altpriority_encoder10" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_3v7 ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6v7:altpriority_encoder10\|IntToDouble_altpriority_encoder_3v7:altpriority_encoder12 " "Elaborating entity \"IntToDouble_altpriority_encoder_3v7\" for hierarchy \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6v7:altpriority_encoder10\|IntToDouble_altpriority_encoder_3v7:altpriority_encoder12\"" {  } { { "IntToDouble.v" "altpriority_encoder12" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_3e8 ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6v7:altpriority_encoder10\|IntToDouble_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"IntToDouble_altpriority_encoder_3e8\" for hierarchy \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6v7:altpriority_encoder10\|IntToDouble_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "IntToDouble.v" "altpriority_encoder13" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_6e8 ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"IntToDouble_altpriority_encoder_6e8\" for hierarchy \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "IntToDouble.v" "altpriority_encoder11" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_be8 ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_be8:altpriority_encoder9 " "Elaborating entity \"IntToDouble_altpriority_encoder_be8\" for hierarchy \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_be8:altpriority_encoder9\"" {  } { { "IntToDouble.v" "altpriority_encoder9" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_rf8 ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_rf8:altpriority_encoder7 " "Elaborating entity \"IntToDouble_altpriority_encoder_rf8\" for hierarchy \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_rf8:altpriority_encoder7\"" {  } { { "IntToDouble.v" "altpriority_encoder7" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1\"" {  } { { "IntToDouble.v" "add_sub1" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1\"" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 602 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580811796691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580811796691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580811796691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580811796691 ""}  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 602 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580811796691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_npe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_npe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_npe " "Found entity 1: add_sub_npe" {  } { { "db/add_sub_npe.tdf" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_npe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811796745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_npe ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1\|add_sub_npe:auto_generated " "Elaborating entity \"add_sub_npe\" for hierarchy \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1\|add_sub_npe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3\"" {  } { { "IntToDouble.v" "add_sub3" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3\"" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 627 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580811796765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580811796765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580811796765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580811796765 ""}  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 627 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580811796765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mqe " "Found entity 1: add_sub_mqe" {  } { { "db/add_sub_mqe.tdf" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_mqe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811796818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mqe ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3\|add_sub_mqe:auto_generated " "Elaborating entity \"add_sub_mqe\" for hierarchy \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3\|add_sub_mqe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4\"" {  } { { "IntToDouble.v" "cmpr4" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4\"" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 653 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580811796865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580811796865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580811796865 ""}  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 653 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580811796865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2gg " "Found entity 1: cmpr_2gg" {  } { { "db/cmpr_2gg.tdf" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/cmpr_2gg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580811796917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811796917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2gg ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4\|cmpr_2gg:auto_generated " "Elaborating entity \"cmpr_2gg\" for hierarchy \"ForwardKinematics:x\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4\|cmpr_2gg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811796919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinDeg ForwardKinematics:x\|SinDeg:sine " "Elaborating entity \"SinDeg\" for hierarchy \"ForwardKinematics:x\|SinDeg:sine\"" {  } { { "ForwardKinematics.sv" "sine" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811797210 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SinDeg.sv(6) " "Verilog HDL Case Statement warning at SinDeg.sv(6): incomplete case statement has no default case item" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1580811797218 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out SinDeg.sv(6) " "Verilog HDL Always Construct warning at SinDeg.sv(6): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580811797235 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "SinDeg.sv(6) " "SystemVerilog RTL Coding error at SinDeg.sv(6): always_comb construct does not infer purely combinational logic." {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1580811797235 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] SinDeg.sv(6) " "Inferred latch for \"data_out\[0\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797244 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] SinDeg.sv(6) " "Inferred latch for \"data_out\[1\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797244 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] SinDeg.sv(6) " "Inferred latch for \"data_out\[2\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797244 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] SinDeg.sv(6) " "Inferred latch for \"data_out\[3\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797245 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] SinDeg.sv(6) " "Inferred latch for \"data_out\[4\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797245 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] SinDeg.sv(6) " "Inferred latch for \"data_out\[5\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797245 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] SinDeg.sv(6) " "Inferred latch for \"data_out\[6\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797245 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] SinDeg.sv(6) " "Inferred latch for \"data_out\[7\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797245 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] SinDeg.sv(6) " "Inferred latch for \"data_out\[8\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797245 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] SinDeg.sv(6) " "Inferred latch for \"data_out\[9\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797245 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] SinDeg.sv(6) " "Inferred latch for \"data_out\[10\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797245 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] SinDeg.sv(6) " "Inferred latch for \"data_out\[11\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797245 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] SinDeg.sv(6) " "Inferred latch for \"data_out\[12\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797245 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] SinDeg.sv(6) " "Inferred latch for \"data_out\[13\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797245 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] SinDeg.sv(6) " "Inferred latch for \"data_out\[14\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797245 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] SinDeg.sv(6) " "Inferred latch for \"data_out\[15\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797245 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] SinDeg.sv(6) " "Inferred latch for \"data_out\[16\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797245 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] SinDeg.sv(6) " "Inferred latch for \"data_out\[17\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797245 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] SinDeg.sv(6) " "Inferred latch for \"data_out\[18\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797246 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] SinDeg.sv(6) " "Inferred latch for \"data_out\[19\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797246 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] SinDeg.sv(6) " "Inferred latch for \"data_out\[20\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797246 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] SinDeg.sv(6) " "Inferred latch for \"data_out\[21\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797246 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] SinDeg.sv(6) " "Inferred latch for \"data_out\[22\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797246 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] SinDeg.sv(6) " "Inferred latch for \"data_out\[23\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797246 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] SinDeg.sv(6) " "Inferred latch for \"data_out\[24\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797246 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] SinDeg.sv(6) " "Inferred latch for \"data_out\[25\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797246 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] SinDeg.sv(6) " "Inferred latch for \"data_out\[26\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797246 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] SinDeg.sv(6) " "Inferred latch for \"data_out\[27\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797246 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] SinDeg.sv(6) " "Inferred latch for \"data_out\[28\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797246 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] SinDeg.sv(6) " "Inferred latch for \"data_out\[29\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797246 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] SinDeg.sv(6) " "Inferred latch for \"data_out\[30\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797246 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] SinDeg.sv(6) " "Inferred latch for \"data_out\[31\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797246 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[32\] SinDeg.sv(6) " "Inferred latch for \"data_out\[32\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797246 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[33\] SinDeg.sv(6) " "Inferred latch for \"data_out\[33\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797246 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[34\] SinDeg.sv(6) " "Inferred latch for \"data_out\[34\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797246 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[35\] SinDeg.sv(6) " "Inferred latch for \"data_out\[35\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797247 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[36\] SinDeg.sv(6) " "Inferred latch for \"data_out\[36\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797247 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[37\] SinDeg.sv(6) " "Inferred latch for \"data_out\[37\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797247 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[38\] SinDeg.sv(6) " "Inferred latch for \"data_out\[38\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797247 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[39\] SinDeg.sv(6) " "Inferred latch for \"data_out\[39\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797247 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[40\] SinDeg.sv(6) " "Inferred latch for \"data_out\[40\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797247 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[41\] SinDeg.sv(6) " "Inferred latch for \"data_out\[41\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797247 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[42\] SinDeg.sv(6) " "Inferred latch for \"data_out\[42\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797247 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[43\] SinDeg.sv(6) " "Inferred latch for \"data_out\[43\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797247 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[44\] SinDeg.sv(6) " "Inferred latch for \"data_out\[44\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797247 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[45\] SinDeg.sv(6) " "Inferred latch for \"data_out\[45\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797247 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[46\] SinDeg.sv(6) " "Inferred latch for \"data_out\[46\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797247 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[47\] SinDeg.sv(6) " "Inferred latch for \"data_out\[47\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797247 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[48\] SinDeg.sv(6) " "Inferred latch for \"data_out\[48\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797248 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[49\] SinDeg.sv(6) " "Inferred latch for \"data_out\[49\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797248 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[50\] SinDeg.sv(6) " "Inferred latch for \"data_out\[50\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797248 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[51\] SinDeg.sv(6) " "Inferred latch for \"data_out\[51\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797248 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[52\] SinDeg.sv(6) " "Inferred latch for \"data_out\[52\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797248 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[53\] SinDeg.sv(6) " "Inferred latch for \"data_out\[53\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797248 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[54\] SinDeg.sv(6) " "Inferred latch for \"data_out\[54\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797248 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[55\] SinDeg.sv(6) " "Inferred latch for \"data_out\[55\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797248 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[56\] SinDeg.sv(6) " "Inferred latch for \"data_out\[56\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797248 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[57\] SinDeg.sv(6) " "Inferred latch for \"data_out\[57\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797248 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[58\] SinDeg.sv(6) " "Inferred latch for \"data_out\[58\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797248 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[59\] SinDeg.sv(6) " "Inferred latch for \"data_out\[59\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797248 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[60\] SinDeg.sv(6) " "Inferred latch for \"data_out\[60\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797248 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[61\] SinDeg.sv(6) " "Inferred latch for \"data_out\[61\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797248 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[62\] SinDeg.sv(6) " "Inferred latch for \"data_out\[62\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797248 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[63\] SinDeg.sv(6) " "Inferred latch for \"data_out\[63\]\" at SinDeg.sv(6)" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797249 "|scara_controller|ForwardKinematics:x|SinDeg:sine"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ForwardKinematics:x\|SinDeg:sine " "Can't elaborate user hierarchy \"ForwardKinematics:x\|SinDeg:sine\"" {  } { { "ForwardKinematics.sv" "sine" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 52 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580811797294 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580811797825 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 04 02:23:17 2020 " "Processing ended: Tue Feb 04 02:23:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580811797825 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580811797825 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580811797825 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580811797825 ""}
