$date
	Mon Aug 15 21:56:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module adder_tb $end
$var wire 8 ! s [7:0] $end
$var wire 1 " co $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 1 % ci $end
$scope module adder_inst $end
$var wire 8 & a [7:0] $end
$var wire 8 ' b [7:0] $end
$var wire 1 % ci $end
$var wire 8 ( s [7:0] $end
$var wire 1 " co $end
$var wire 1 ) c1 $end
$scope module fa1 $end
$var wire 4 * a [3:0] $end
$var wire 4 + b [3:0] $end
$var wire 1 % ci $end
$var wire 4 , s [3:0] $end
$var wire 1 ) co $end
$var wire 1 - c3 $end
$var wire 1 . c2 $end
$var wire 1 / c1 $end
$scope module fa1 $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 % ci $end
$var wire 1 / co $end
$var wire 1 2 pc $end
$var wire 1 3 ps $end
$var wire 1 4 s $end
$upscope $end
$scope module fa2 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 / ci $end
$var wire 1 . co $end
$var wire 1 7 pc $end
$var wire 1 8 ps $end
$var wire 1 9 s $end
$upscope $end
$scope module fa3 $end
$var wire 1 : a $end
$var wire 1 ; b $end
$var wire 1 . ci $end
$var wire 1 - co $end
$var wire 1 < pc $end
$var wire 1 = ps $end
$var wire 1 > s $end
$upscope $end
$scope module fa4 $end
$var wire 1 ? a $end
$var wire 1 @ b $end
$var wire 1 - ci $end
$var wire 1 ) co $end
$var wire 1 A pc $end
$var wire 1 B ps $end
$var wire 1 C s $end
$upscope $end
$upscope $end
$scope module fa2 $end
$var wire 4 D a [3:0] $end
$var wire 4 E b [3:0] $end
$var wire 1 ) ci $end
$var wire 4 F s [3:0] $end
$var wire 1 " co $end
$var wire 1 G c3 $end
$var wire 1 H c2 $end
$var wire 1 I c1 $end
$scope module fa1 $end
$var wire 1 J a $end
$var wire 1 K b $end
$var wire 1 ) ci $end
$var wire 1 I co $end
$var wire 1 L pc $end
$var wire 1 M ps $end
$var wire 1 N s $end
$upscope $end
$scope module fa2 $end
$var wire 1 O a $end
$var wire 1 P b $end
$var wire 1 I ci $end
$var wire 1 H co $end
$var wire 1 Q pc $end
$var wire 1 R ps $end
$var wire 1 S s $end
$upscope $end
$scope module fa3 $end
$var wire 1 T a $end
$var wire 1 U b $end
$var wire 1 H ci $end
$var wire 1 G co $end
$var wire 1 V pc $end
$var wire 1 W ps $end
$var wire 1 X s $end
$upscope $end
$scope module fa4 $end
$var wire 1 Y a $end
$var wire 1 Z b $end
$var wire 1 G ci $end
$var wire 1 " co $end
$var wire 1 [ pc $end
$var wire 1 \ ps $end
$var wire 1 ] s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#40
$dumpvars
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
b0 F
b0 E
b0 D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
b0 ,
b0 +
b0 *
0)
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
