

================================================================
== Vivado HLS Report for 'operator_double_div5'
================================================================
* Date:           Fri Aug  3 14:36:21 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div5
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|    41.410|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+----------------+-----+-----+-----+-----+---------+
        |                                        |                |  Latency  |  Interval | Pipeline|
        |                Instance                |     Module     | min | max | min | max |   Type  |
        +----------------------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_153               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_160               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_166               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_172               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_178               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_184               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_190               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_196               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |call_ret4_14_i_i_lut_div5_chunk_fu_202  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |call_ret4_15_i_i_lut_div5_chunk_fu_208  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |call_ret4_16_i_i_lut_div5_chunk_fu_214  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        +----------------------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 36.1>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %in_r) nounwind, !map !362"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !368"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @operator_double_div5_1) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_read = call double @_ssdm_op_Read.ap_auto.double(double %in_r) nounwind"   --->   Operation 6 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [test.cpp:6790]   --->   Operation 7 'speclatency' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_read to i64" [test.cpp:6544->test.cpp:6802]   --->   Operation 8 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [test.cpp:6545->test.cpp:6802]   --->   Operation 9 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%new_exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [test.cpp:6546->test.cpp:6802]   --->   Operation 10 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i64 %p_Val2_s to i52" [test.cpp:6547->test.cpp:6802]   --->   Operation 11 'trunc' 'new_mant_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%xf_V_5_cast = zext i52 %new_mant_V to i53" [test.cpp:6807]   --->   Operation 12 'zext' 'xf_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_s, i32 50, i32 51)" [test.cpp:6808]   --->   Operation 13 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.64ns)   --->   "%icmp = icmp eq i2 %tmp, 0" [test.cpp:6808]   --->   Operation 14 'icmp' 'icmp' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.65ns)   --->   "%shift_V_cast_cast = select i1 %icmp, i11 3, i11 2" [test.cpp:6808]   --->   Operation 15 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.32ns)   --->   "%tmp_1 = icmp eq i11 %new_exp_V, -1" [test.cpp:6810]   --->   Operation 16 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.32ns)   --->   "%tmp_2 = icmp ugt i11 %shift_V_cast_cast, %new_exp_V" [test.cpp:6811]   --->   Operation 17 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.42ns)   --->   "%new_exp_V_1 = sub i11 %new_exp_V, %shift_V_cast_cast" [test.cpp:6814]   --->   Operation 18 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_new_exp_V_1 = select i1 %tmp_1, i11 -1, i11 0" [test.cpp:6570->test.cpp:6835]   --->   Operation 19 'select' 'p_new_exp_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_7 = or i1 %tmp_1, %tmp_2" [test.cpp:6570->test.cpp:6835]   --->   Operation 20 'or' 'tmp_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_7, i11 %p_new_exp_V_1, i11 %new_exp_V_1" [test.cpp:6570->test.cpp:6835]   --->   Operation 21 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.06ns)   --->   "br i1 %tmp_1, label %._crit_edge416, label %_ifconv1" [test.cpp:6815]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.06>
ST_1 : Operation 23 [1/1] (1.32ns)   --->   "%tmp_4 = icmp eq i11 %new_exp_V, 0" [test.cpp:6816]   --->   Operation 23 'icmp' 'tmp_4' <Predicate = (!tmp_1)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.32ns)   --->   "%tmp_5 = icmp ult i11 %shift_V_cast_cast, %new_exp_V" [test.cpp:6819]   --->   Operation 24 'icmp' 'tmp_5' <Predicate = (!tmp_1)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)" [test.cpp:6820]   --->   Operation 25 'partselect' 'tmp_8' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.29ns)   --->   "%icmp4 = icmp eq i10 %tmp_8, 0" [test.cpp:6820]   --->   Operation 26 'icmp' 'icmp4' <Predicate = (!tmp_1)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.42ns)   --->   "%shift_V = sub i11 1, %new_exp_V" [test.cpp:6821]   --->   Operation 27 'sub' 'shift_V' <Predicate = (!tmp_1)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.42ns)   --->   "%shift_V_1 = add i11 -1, %new_exp_V" [test.cpp:6823]   --->   Operation 28 'add' 'shift_V_1' <Predicate = (!tmp_1)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3_demorgan = or i1 %tmp_4, %tmp_5" [test.cpp:6816]   --->   Operation 29 'or' 'sel_tmp3_demorgan' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = xor i1 %sel_tmp3_demorgan, true" [test.cpp:6816]   --->   Operation 30 'xor' 'sel_tmp3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp4 = and i1 %icmp4, %sel_tmp3" [test.cpp:6820]   --->   Operation 31 'and' 'sel_tmp4' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp4, i11 %shift_V, i11 %shift_V_1" [test.cpp:6820]   --->   Operation 32 'select' 'shift_V_2' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_4, i11 0, i11 %shift_V_2" [test.cpp:6816]   --->   Operation 33 'select' 'shift_V_3' <Predicate = (!tmp_1)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = xor i1 %tmp_4, true" [test.cpp:6816]   --->   Operation 34 'xor' 'sel_tmp7' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp8 = and i1 %tmp_5, %sel_tmp7" [test.cpp:6819]   --->   Operation 35 'and' 'sel_tmp8' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp8, i11 %shift_V_cast_cast, i11 %shift_V_3" [test.cpp:6819]   --->   Operation 36 'select' 'shift_V_4' <Predicate = (!tmp_1)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_3 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %new_mant_V)" [test.cpp:6827]   --->   Operation 37 'bitconcatenate' 'tmp_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%xf_V_1 = select i1 %tmp_4, i53 %xf_V_5_cast, i53 %tmp_3" [test.cpp:6816]   --->   Operation 38 'select' 'xf_V_1' <Predicate = (!tmp_1)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%p_cast = zext i53 %xf_V_1 to i56" [test.cpp:6816]   --->   Operation 39 'zext' 'p_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_s = zext i11 %shift_V_4 to i56" [test.cpp:6829]   --->   Operation 40 'zext' 'tmp_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_cast = zext i11 %shift_V_4 to i53" [test.cpp:6829]   --->   Operation 41 'zext' 'tmp_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%r_V_3 = lshr i53 %xf_V_1, %tmp_cast" [test.cpp:6829]   --->   Operation 42 'lshr' 'r_V_3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%r_V_1_cast = zext i53 %r_V_3 to i56" [test.cpp:6829]   --->   Operation 43 'zext' 'r_V_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%r_V_4 = shl i56 %p_cast, %tmp_s" [test.cpp:6831]   --->   Operation 44 'shl' 'r_V_4' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%xf_V_3 = select i1 %icmp4, i56 %r_V_1_cast, i56 %r_V_4" [test.cpp:6828]   --->   Operation 45 'select' 'xf_V_3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.92ns) (out node of the LUT)   --->   "%xf_V = add i56 2, %xf_V_3" [test.cpp:6832]   --->   Operation 46 'add' 'xf_V' <Predicate = (!tmp_1)> <Delay = 2.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i2 @_ssdm_op_PartSelect.i2.i56.i32.i32(i56 %xf_V, i32 54, i32 55) nounwind" [test.cpp:6771->test.cpp:6786->test.cpp:6833]   --->   Operation 47 'partselect' 'p_Result_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i2 %p_Result_i_i to i3" [test.cpp:6771->test.cpp:6786->test.cpp:6833]   --->   Operation 48 'zext' 'd_chunk_V' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (3.66ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V, i3 0) nounwind" [test.cpp:6772->test.cpp:6786->test.cpp:6833]   --->   Operation 49 'call' 'call_ret_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i3, i3 } %call_ret_i_i, 1" [test.cpp:6772->test.cpp:6786->test.cpp:6833]   --->   Operation 50 'extractvalue' 'r_V' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_22_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 51, i32 53) nounwind" [test.cpp:6777->test.cpp:6786->test.cpp:6833]   --->   Operation 51 'partselect' 'p_Result_22_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (3.66ns)   --->   "%call_ret4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_i_i, i3 %r_V) nounwind" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 52 'call' 'call_ret4_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_i_i = extractvalue { i3, i3 } %call_ret4_i_i, 0" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 53 'extractvalue' 'q_chunk_V_ret2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%r_V_ret3_i_i = extractvalue { i3, i3 } %call_ret4_i_i, 1" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 54 'extractvalue' 'r_V_ret3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_22_1_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 48, i32 50) nounwind" [test.cpp:6777->test.cpp:6786->test.cpp:6833]   --->   Operation 55 'partselect' 'p_Result_22_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (3.66ns)   --->   "%call_ret4_1_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_1_i_i, i3 %r_V_ret3_i_i) nounwind" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 56 'call' 'call_ret4_1_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_1_i_i = extractvalue { i3, i3 } %call_ret4_1_i_i, 0" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 57 'extractvalue' 'q_chunk_V_ret2_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%r_V_ret3_1_i_i = extractvalue { i3, i3 } %call_ret4_1_i_i, 1" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 58 'extractvalue' 'r_V_ret3_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_22_2_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 45, i32 47) nounwind" [test.cpp:6777->test.cpp:6786->test.cpp:6833]   --->   Operation 59 'partselect' 'p_Result_22_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (3.66ns)   --->   "%call_ret4_2_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_2_i_i, i3 %r_V_ret3_1_i_i) nounwind" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 60 'call' 'call_ret4_2_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_2_i_i = extractvalue { i3, i3 } %call_ret4_2_i_i, 0" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 61 'extractvalue' 'q_chunk_V_ret2_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%r_V_ret3_2_i_i = extractvalue { i3, i3 } %call_ret4_2_i_i, 1" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 62 'extractvalue' 'r_V_ret3_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_22_3_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 42, i32 44) nounwind" [test.cpp:6777->test.cpp:6786->test.cpp:6833]   --->   Operation 63 'partselect' 'p_Result_22_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (3.66ns)   --->   "%call_ret4_3_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_3_i_i, i3 %r_V_ret3_2_i_i) nounwind" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 64 'call' 'call_ret4_3_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_3_i_i = extractvalue { i3, i3 } %call_ret4_3_i_i, 0" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 65 'extractvalue' 'q_chunk_V_ret2_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%r_V_ret3_3_i_i = extractvalue { i3, i3 } %call_ret4_3_i_i, 1" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 66 'extractvalue' 'r_V_ret3_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_22_4_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 39, i32 41) nounwind" [test.cpp:6777->test.cpp:6786->test.cpp:6833]   --->   Operation 67 'partselect' 'p_Result_22_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (3.66ns)   --->   "%call_ret4_4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_4_i_i, i3 %r_V_ret3_3_i_i) nounwind" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 68 'call' 'call_ret4_4_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_4_i_i = extractvalue { i3, i3 } %call_ret4_4_i_i, 0" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 69 'extractvalue' 'q_chunk_V_ret2_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%r_V_ret3_4_i_i = extractvalue { i3, i3 } %call_ret4_4_i_i, 1" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 70 'extractvalue' 'r_V_ret3_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_22_5_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 36, i32 38) nounwind" [test.cpp:6777->test.cpp:6786->test.cpp:6833]   --->   Operation 71 'partselect' 'p_Result_22_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (3.66ns)   --->   "%call_ret4_5_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_5_i_i, i3 %r_V_ret3_4_i_i) nounwind" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 72 'call' 'call_ret4_5_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_5_i_i = extractvalue { i3, i3 } %call_ret4_5_i_i, 0" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 73 'extractvalue' 'q_chunk_V_ret2_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%r_V_ret3_5_i_i = extractvalue { i3, i3 } %call_ret4_5_i_i, 1" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 74 'extractvalue' 'r_V_ret3_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_22_6_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 33, i32 35) nounwind" [test.cpp:6777->test.cpp:6786->test.cpp:6833]   --->   Operation 75 'partselect' 'p_Result_22_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (3.66ns)   --->   "%call_ret4_6_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_6_i_i, i3 %r_V_ret3_5_i_i) nounwind" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 76 'call' 'call_ret4_6_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_6_i_i = extractvalue { i3, i3 } %call_ret4_6_i_i, 0" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 77 'extractvalue' 'q_chunk_V_ret2_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%r_V_ret3_6_i_i = extractvalue { i3, i3 } %call_ret4_6_i_i, 1" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 78 'extractvalue' 'r_V_ret3_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_22_7_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 30, i32 32) nounwind" [test.cpp:6777->test.cpp:6786->test.cpp:6833]   --->   Operation 79 'partselect' 'p_Result_22_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_22_8_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 27, i32 29) nounwind" [test.cpp:6777->test.cpp:6786->test.cpp:6833]   --->   Operation 80 'partselect' 'p_Result_22_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_22_9_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 24, i32 26) nounwind" [test.cpp:6777->test.cpp:6786->test.cpp:6833]   --->   Operation 81 'partselect' 'p_Result_22_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_22_i_i_10 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 21, i32 23) nounwind" [test.cpp:6777->test.cpp:6786->test.cpp:6833]   --->   Operation 82 'partselect' 'p_Result_22_i_i_10' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_22_10_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 18, i32 20) nounwind" [test.cpp:6777->test.cpp:6786->test.cpp:6833]   --->   Operation 83 'partselect' 'p_Result_22_10_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_22_11_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 15, i32 17) nounwind" [test.cpp:6777->test.cpp:6786->test.cpp:6833]   --->   Operation 84 'partselect' 'p_Result_22_11_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_22_12_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 12, i32 14) nounwind" [test.cpp:6777->test.cpp:6786->test.cpp:6833]   --->   Operation 85 'partselect' 'p_Result_22_12_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_22_13_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 9, i32 11) nounwind" [test.cpp:6777->test.cpp:6786->test.cpp:6833]   --->   Operation 86 'partselect' 'p_Result_22_13_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_22_14_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 6, i32 8) nounwind" [test.cpp:6777->test.cpp:6786->test.cpp:6833]   --->   Operation 87 'partselect' 'p_Result_22_14_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_22_15_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 3, i32 5) nounwind" [test.cpp:6777->test.cpp:6786->test.cpp:6833]   --->   Operation 88 'partselect' 'p_Result_22_15_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i56 %xf_V to i3" [test.cpp:6777->test.cpp:6786->test.cpp:6833]   --->   Operation 89 'trunc' 'tmp_9' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i3 %q_chunk_V_ret2_i_i to i1" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 90 'trunc' 'tmp_10' <Predicate = (!tmp_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 41.4>
ST_2 : Operation 91 [1/1] (3.66ns)   --->   "%call_ret4_7_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_7_i_i, i3 %r_V_ret3_6_i_i) nounwind" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 91 'call' 'call_ret4_7_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_7_i_i = extractvalue { i3, i3 } %call_ret4_7_i_i, 0" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 92 'extractvalue' 'q_chunk_V_ret2_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%r_V_ret3_7_i_i = extractvalue { i3, i3 } %call_ret4_7_i_i, 1" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 93 'extractvalue' 'r_V_ret3_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (3.66ns)   --->   "%call_ret4_8_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_8_i_i, i3 %r_V_ret3_7_i_i) nounwind" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 94 'call' 'call_ret4_8_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_8_i_i = extractvalue { i3, i3 } %call_ret4_8_i_i, 0" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 95 'extractvalue' 'q_chunk_V_ret2_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%r_V_ret3_8_i_i = extractvalue { i3, i3 } %call_ret4_8_i_i, 1" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 96 'extractvalue' 'r_V_ret3_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (3.66ns)   --->   "%call_ret4_9_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_9_i_i, i3 %r_V_ret3_8_i_i) nounwind" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 97 'call' 'call_ret4_9_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_9_i_i = extractvalue { i3, i3 } %call_ret4_9_i_i, 0" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 98 'extractvalue' 'q_chunk_V_ret2_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%r_V_ret3_9_i_i = extractvalue { i3, i3 } %call_ret4_9_i_i, 1" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 99 'extractvalue' 'r_V_ret3_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (3.66ns)   --->   "%call_ret4_i_i_11 = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_i_i_10, i3 %r_V_ret3_9_i_i) nounwind" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 100 'call' 'call_ret4_i_i_11' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_i_i_12 = extractvalue { i3, i3 } %call_ret4_i_i_11, 0" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 101 'extractvalue' 'q_chunk_V_ret2_i_i_12' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%r_V_ret3_i_i_13 = extractvalue { i3, i3 } %call_ret4_i_i_11, 1" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 102 'extractvalue' 'r_V_ret3_i_i_13' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (3.66ns)   --->   "%call_ret4_10_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_10_i_i, i3 %r_V_ret3_i_i_13) nounwind" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 103 'call' 'call_ret4_10_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_10_i_s = extractvalue { i3, i3 } %call_ret4_10_i_i, 0" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 104 'extractvalue' 'q_chunk_V_ret2_10_i_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%r_V_ret3_10_i_i = extractvalue { i3, i3 } %call_ret4_10_i_i, 1" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 105 'extractvalue' 'r_V_ret3_10_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (3.66ns)   --->   "%call_ret4_11_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_11_i_i, i3 %r_V_ret3_10_i_i) nounwind" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 106 'call' 'call_ret4_11_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_11_i_s = extractvalue { i3, i3 } %call_ret4_11_i_i, 0" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 107 'extractvalue' 'q_chunk_V_ret2_11_i_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%r_V_ret3_11_i_i = extractvalue { i3, i3 } %call_ret4_11_i_i, 1" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 108 'extractvalue' 'r_V_ret3_11_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (3.66ns)   --->   "%call_ret4_12_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_12_i_i, i3 %r_V_ret3_11_i_i) nounwind" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 109 'call' 'call_ret4_12_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_12_i_s = extractvalue { i3, i3 } %call_ret4_12_i_i, 0" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 110 'extractvalue' 'q_chunk_V_ret2_12_i_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%r_V_ret3_12_i_i = extractvalue { i3, i3 } %call_ret4_12_i_i, 1" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 111 'extractvalue' 'r_V_ret3_12_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (3.66ns)   --->   "%call_ret4_13_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_13_i_i, i3 %r_V_ret3_12_i_i) nounwind" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 112 'call' 'call_ret4_13_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_13_i_s = extractvalue { i3, i3 } %call_ret4_13_i_i, 0" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 113 'extractvalue' 'q_chunk_V_ret2_13_i_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%r_V_ret3_13_i_i = extractvalue { i3, i3 } %call_ret4_13_i_i, 1" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 114 'extractvalue' 'r_V_ret3_13_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (3.66ns)   --->   "%call_ret4_14_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_14_i_i, i3 %r_V_ret3_13_i_i) nounwind" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 115 'call' 'call_ret4_14_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_14_i_s = extractvalue { i3, i3 } %call_ret4_14_i_i, 0" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 116 'extractvalue' 'q_chunk_V_ret2_14_i_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%r_V_ret3_14_i_i = extractvalue { i3, i3 } %call_ret4_14_i_i, 1" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 117 'extractvalue' 'r_V_ret3_14_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (3.66ns)   --->   "%call_ret4_15_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_15_i_i, i3 %r_V_ret3_14_i_i) nounwind" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 118 'call' 'call_ret4_15_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_15_i_s = extractvalue { i3, i3 } %call_ret4_15_i_i, 0" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 119 'extractvalue' 'q_chunk_V_ret2_15_i_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%r_V_ret3_15_i_i = extractvalue { i3, i3 } %call_ret4_15_i_i, 1" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 120 'extractvalue' 'r_V_ret3_15_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (3.66ns)   --->   "%call_ret4_16_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %tmp_9, i3 %r_V_ret3_15_i_i) nounwind" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 121 'call' 'call_ret4_16_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_16_i_s = extractvalue { i3, i3 } %call_ret4_16_i_i, 0" [test.cpp:6778->test.cpp:6786->test.cpp:6833]   --->   Operation 122 'extractvalue' 'q_chunk_V_ret2_16_i_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%new_mant_V_1 = call i52 @_ssdm_op_BitConcatenate.i52.i1.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3(i1 %tmp_10, i3 %q_chunk_V_ret2_1_i_i, i3 %q_chunk_V_ret2_2_i_i, i3 %q_chunk_V_ret2_3_i_i, i3 %q_chunk_V_ret2_4_i_i, i3 %q_chunk_V_ret2_5_i_i, i3 %q_chunk_V_ret2_6_i_i, i3 %q_chunk_V_ret2_7_i_i, i3 %q_chunk_V_ret2_8_i_i, i3 %q_chunk_V_ret2_9_i_i, i3 %q_chunk_V_ret2_i_i_12, i3 %q_chunk_V_ret2_10_i_s, i3 %q_chunk_V_ret2_11_i_s, i3 %q_chunk_V_ret2_12_i_s, i3 %q_chunk_V_ret2_13_i_s, i3 %q_chunk_V_ret2_14_i_s, i3 %q_chunk_V_ret2_15_i_s, i3 %q_chunk_V_ret2_16_i_s)" [test.cpp:6833]   --->   Operation 123 'bitconcatenate' 'new_mant_V_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.06ns)   --->   "br label %._crit_edge416" [test.cpp:6834]   --->   Operation 124 'br' <Predicate = (!tmp_1)> <Delay = 1.06>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%p_Repl2_s = phi i52 [ %new_mant_V_1, %_ifconv1 ], [ %new_mant_V, %_ifconv ]"   --->   Operation 125 'phi' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind" [test.cpp:6571->test.cpp:6835]   --->   Operation 126 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_s to double" [test.cpp:6572->test.cpp:6835]   --->   Operation 127 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "ret double %out" [test.cpp:6836]   --->   Operation 128 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3            (specbitsmap   ) [ 000]
StgValue_4            (specbitsmap   ) [ 000]
StgValue_5            (spectopmodule ) [ 000]
in_read               (read          ) [ 000]
StgValue_7            (speclatency   ) [ 000]
p_Val2_s              (bitcast       ) [ 000]
p_Repl2_2             (bitselect     ) [ 001]
new_exp_V             (partselect    ) [ 000]
new_mant_V            (trunc         ) [ 011]
xf_V_5_cast           (zext          ) [ 000]
tmp                   (partselect    ) [ 000]
icmp                  (icmp          ) [ 000]
shift_V_cast_cast     (select        ) [ 000]
tmp_1                 (icmp          ) [ 011]
tmp_2                 (icmp          ) [ 000]
new_exp_V_1           (sub           ) [ 000]
p_new_exp_V_1         (select        ) [ 000]
tmp_7                 (or            ) [ 000]
p_Repl2_1             (select        ) [ 001]
StgValue_22           (br            ) [ 011]
tmp_4                 (icmp          ) [ 000]
tmp_5                 (icmp          ) [ 000]
tmp_8                 (partselect    ) [ 000]
icmp4                 (icmp          ) [ 000]
shift_V               (sub           ) [ 000]
shift_V_1             (add           ) [ 000]
sel_tmp3_demorgan     (or            ) [ 000]
sel_tmp3              (xor           ) [ 000]
sel_tmp4              (and           ) [ 000]
shift_V_2             (select        ) [ 000]
shift_V_3             (select        ) [ 000]
sel_tmp7              (xor           ) [ 000]
sel_tmp8              (and           ) [ 000]
shift_V_4             (select        ) [ 000]
tmp_3                 (bitconcatenate) [ 000]
xf_V_1                (select        ) [ 000]
p_cast                (zext          ) [ 000]
tmp_s                 (zext          ) [ 000]
tmp_cast              (zext          ) [ 000]
r_V_3                 (lshr          ) [ 000]
r_V_1_cast            (zext          ) [ 000]
r_V_4                 (shl           ) [ 000]
xf_V_3                (select        ) [ 000]
xf_V                  (add           ) [ 000]
p_Result_i_i          (partselect    ) [ 000]
d_chunk_V             (zext          ) [ 000]
call_ret_i_i          (call          ) [ 000]
r_V                   (extractvalue  ) [ 000]
p_Result_22_i_i       (partselect    ) [ 000]
call_ret4_i_i         (call          ) [ 000]
q_chunk_V_ret2_i_i    (extractvalue  ) [ 000]
r_V_ret3_i_i          (extractvalue  ) [ 000]
p_Result_22_1_i_i     (partselect    ) [ 000]
call_ret4_1_i_i       (call          ) [ 000]
q_chunk_V_ret2_1_i_i  (extractvalue  ) [ 001]
r_V_ret3_1_i_i        (extractvalue  ) [ 000]
p_Result_22_2_i_i     (partselect    ) [ 000]
call_ret4_2_i_i       (call          ) [ 000]
q_chunk_V_ret2_2_i_i  (extractvalue  ) [ 001]
r_V_ret3_2_i_i        (extractvalue  ) [ 000]
p_Result_22_3_i_i     (partselect    ) [ 000]
call_ret4_3_i_i       (call          ) [ 000]
q_chunk_V_ret2_3_i_i  (extractvalue  ) [ 001]
r_V_ret3_3_i_i        (extractvalue  ) [ 000]
p_Result_22_4_i_i     (partselect    ) [ 000]
call_ret4_4_i_i       (call          ) [ 000]
q_chunk_V_ret2_4_i_i  (extractvalue  ) [ 001]
r_V_ret3_4_i_i        (extractvalue  ) [ 000]
p_Result_22_5_i_i     (partselect    ) [ 000]
call_ret4_5_i_i       (call          ) [ 000]
q_chunk_V_ret2_5_i_i  (extractvalue  ) [ 001]
r_V_ret3_5_i_i        (extractvalue  ) [ 000]
p_Result_22_6_i_i     (partselect    ) [ 000]
call_ret4_6_i_i       (call          ) [ 000]
q_chunk_V_ret2_6_i_i  (extractvalue  ) [ 001]
r_V_ret3_6_i_i        (extractvalue  ) [ 001]
p_Result_22_7_i_i     (partselect    ) [ 001]
p_Result_22_8_i_i     (partselect    ) [ 001]
p_Result_22_9_i_i     (partselect    ) [ 001]
p_Result_22_i_i_10    (partselect    ) [ 001]
p_Result_22_10_i_i    (partselect    ) [ 001]
p_Result_22_11_i_i    (partselect    ) [ 001]
p_Result_22_12_i_i    (partselect    ) [ 001]
p_Result_22_13_i_i    (partselect    ) [ 001]
p_Result_22_14_i_i    (partselect    ) [ 001]
p_Result_22_15_i_i    (partselect    ) [ 001]
tmp_9                 (trunc         ) [ 001]
tmp_10                (trunc         ) [ 001]
call_ret4_7_i_i       (call          ) [ 000]
q_chunk_V_ret2_7_i_i  (extractvalue  ) [ 000]
r_V_ret3_7_i_i        (extractvalue  ) [ 000]
call_ret4_8_i_i       (call          ) [ 000]
q_chunk_V_ret2_8_i_i  (extractvalue  ) [ 000]
r_V_ret3_8_i_i        (extractvalue  ) [ 000]
call_ret4_9_i_i       (call          ) [ 000]
q_chunk_V_ret2_9_i_i  (extractvalue  ) [ 000]
r_V_ret3_9_i_i        (extractvalue  ) [ 000]
call_ret4_i_i_11      (call          ) [ 000]
q_chunk_V_ret2_i_i_12 (extractvalue  ) [ 000]
r_V_ret3_i_i_13       (extractvalue  ) [ 000]
call_ret4_10_i_i      (call          ) [ 000]
q_chunk_V_ret2_10_i_s (extractvalue  ) [ 000]
r_V_ret3_10_i_i       (extractvalue  ) [ 000]
call_ret4_11_i_i      (call          ) [ 000]
q_chunk_V_ret2_11_i_s (extractvalue  ) [ 000]
r_V_ret3_11_i_i       (extractvalue  ) [ 000]
call_ret4_12_i_i      (call          ) [ 000]
q_chunk_V_ret2_12_i_s (extractvalue  ) [ 000]
r_V_ret3_12_i_i       (extractvalue  ) [ 000]
call_ret4_13_i_i      (call          ) [ 000]
q_chunk_V_ret2_13_i_s (extractvalue  ) [ 000]
r_V_ret3_13_i_i       (extractvalue  ) [ 000]
call_ret4_14_i_i      (call          ) [ 000]
q_chunk_V_ret2_14_i_s (extractvalue  ) [ 000]
r_V_ret3_14_i_i       (extractvalue  ) [ 000]
call_ret4_15_i_i      (call          ) [ 000]
q_chunk_V_ret2_15_i_s (extractvalue  ) [ 000]
r_V_ret3_15_i_i       (extractvalue  ) [ 000]
call_ret4_16_i_i      (call          ) [ 000]
q_chunk_V_ret2_16_i_s (extractvalue  ) [ 000]
new_mant_V_1          (bitconcatenate) [ 000]
StgValue_124          (br            ) [ 000]
p_Repl2_s             (phi           ) [ 001]
p_Result_s            (bitconcatenate) [ 000]
out                   (bitcast       ) [ 000]
StgValue_128          (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_double_div5_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div5_chunk"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i52.i1.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="in_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="144" class="1005" name="p_Repl2_s_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="52" slack="2147483647"/>
<pin id="146" dir="1" index="1" bw="52" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Repl2_s (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_Repl2_s_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="52" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="52" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Repl2_s/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_lut_div5_chunk_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="0" index="1" bw="3" slack="0"/>
<pin id="156" dir="0" index="2" bw="3" slack="0"/>
<pin id="157" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i_i/1 call_ret4_7_i_i/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_lut_div5_chunk_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="0" index="1" bw="3" slack="0"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_i_i/1 call_ret4_8_i_i/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_lut_div5_chunk_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="3" slack="0"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_1_i_i/1 call_ret4_9_i_i/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_lut_div5_chunk_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="3" slack="0"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_2_i_i/1 call_ret4_i_i_11/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_lut_div5_chunk_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="3" slack="0"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_3_i_i/1 call_ret4_10_i_i/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_lut_div5_chunk_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="0" index="1" bw="3" slack="0"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_4_i_i/1 call_ret4_11_i_i/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_lut_div5_chunk_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="0" index="1" bw="3" slack="0"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_5_i_i/1 call_ret4_12_i_i/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_lut_div5_chunk_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="0"/>
<pin id="199" dir="0" index="2" bw="3" slack="0"/>
<pin id="200" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_6_i_i/1 call_ret4_13_i_i/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="call_ret4_14_i_i_lut_div5_chunk_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="3" slack="1"/>
<pin id="205" dir="0" index="2" bw="3" slack="0"/>
<pin id="206" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_14_i_i/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="call_ret4_15_i_i_lut_div5_chunk_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="3" slack="1"/>
<pin id="211" dir="0" index="2" bw="3" slack="0"/>
<pin id="212" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_15_i_i/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="call_ret4_16_i_i_lut_div5_chunk_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="3" slack="1"/>
<pin id="217" dir="0" index="2" bw="3" slack="0"/>
<pin id="218" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_16_i_i/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/1 r_V_ret3_7_i_i/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_i_i/1 q_chunk_V_ret2_8_i_i/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_i_i/1 r_V_ret3_8_i_i/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_1_i_i/1 q_chunk_V_ret2_9_i_i/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_1_i_i/1 r_V_ret3_9_i_i/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_2_i_i/1 q_chunk_V_ret2_i_i_12/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="0"/>
<pin id="249" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_2_i_i/1 r_V_ret3_i_i_13/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_3_i_i/1 q_chunk_V_ret2_10_i_s/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_3_i_i/1 r_V_ret3_10_i_i/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_4_i_i/1 q_chunk_V_ret2_11_i_s/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_4_i_i/1 r_V_ret3_11_i_i/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_5_i_i/1 q_chunk_V_ret2_12_i_s/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_5_i_i/1 r_V_ret3_12_i_i/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="0"/>
<pin id="281" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_6_i_i/1 q_chunk_V_ret2_13_i_s/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_6_i_i/1 r_V_ret3_13_i_i/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_Val2_s_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_Repl2_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="0"/>
<pin id="295" dir="0" index="2" bw="7" slack="0"/>
<pin id="296" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="new_exp_V_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="11" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="0" index="2" bw="7" slack="0"/>
<pin id="304" dir="0" index="3" bw="7" slack="0"/>
<pin id="305" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="new_mant_V_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="xf_V_5_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="52" slack="0"/>
<pin id="316" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V_5_cast/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="0"/>
<pin id="321" dir="0" index="2" bw="7" slack="0"/>
<pin id="322" dir="0" index="3" bw="7" slack="0"/>
<pin id="323" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="shift_V_cast_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="3" slack="0"/>
<pin id="337" dir="0" index="2" bw="3" slack="0"/>
<pin id="338" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="11" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="0" index="1" bw="11" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="new_exp_V_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="0"/>
<pin id="356" dir="0" index="1" bw="3" slack="0"/>
<pin id="357" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_new_exp_V_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_7_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_Repl2_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="11" slack="0"/>
<pin id="377" dir="0" index="2" bw="11" slack="0"/>
<pin id="378" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="11" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_5_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="0" index="1" bw="11" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_8_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="0" index="1" bw="64" slack="0"/>
<pin id="397" dir="0" index="2" bw="7" slack="0"/>
<pin id="398" dir="0" index="3" bw="7" slack="0"/>
<pin id="399" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp4_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="shift_V_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="11" slack="0"/>
<pin id="413" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="shift_V_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="11" slack="0"/>
<pin id="419" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sel_tmp3_demorgan_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp3_demorgan/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sel_tmp3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sel_tmp4_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="shift_V_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="11" slack="0"/>
<pin id="443" dir="0" index="2" bw="11" slack="0"/>
<pin id="444" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="shift_V_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="11" slack="0"/>
<pin id="452" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sel_tmp7_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sel_tmp8_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="shift_V_4_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="3" slack="0"/>
<pin id="471" dir="0" index="2" bw="11" slack="0"/>
<pin id="472" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_3_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="53" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="52" slack="0"/>
<pin id="480" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="xf_V_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="52" slack="0"/>
<pin id="487" dir="0" index="2" bw="53" slack="0"/>
<pin id="488" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_1/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_cast_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="53" slack="0"/>
<pin id="494" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_s_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="11" slack="0"/>
<pin id="502" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="r_V_3_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="53" slack="0"/>
<pin id="506" dir="0" index="1" bw="11" slack="0"/>
<pin id="507" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="r_V_1_cast_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="53" slack="0"/>
<pin id="512" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_1_cast/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="r_V_4_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="53" slack="0"/>
<pin id="516" dir="0" index="1" bw="11" slack="0"/>
<pin id="517" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="xf_V_3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="53" slack="0"/>
<pin id="523" dir="0" index="2" bw="56" slack="0"/>
<pin id="524" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_3/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="xf_V_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="0"/>
<pin id="530" dir="0" index="1" bw="56" slack="0"/>
<pin id="531" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_Result_i_i_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="0"/>
<pin id="536" dir="0" index="1" bw="56" slack="0"/>
<pin id="537" dir="0" index="2" bw="7" slack="0"/>
<pin id="538" dir="0" index="3" bw="7" slack="0"/>
<pin id="539" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="d_chunk_V_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="2" slack="0"/>
<pin id="546" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="d_chunk_V/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="p_Result_22_i_i_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="0"/>
<pin id="551" dir="0" index="1" bw="56" slack="0"/>
<pin id="552" dir="0" index="2" bw="7" slack="0"/>
<pin id="553" dir="0" index="3" bw="7" slack="0"/>
<pin id="554" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_i_i/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_Result_22_1_i_i_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="0"/>
<pin id="562" dir="0" index="1" bw="56" slack="0"/>
<pin id="563" dir="0" index="2" bw="7" slack="0"/>
<pin id="564" dir="0" index="3" bw="7" slack="0"/>
<pin id="565" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_1_i_i/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="p_Result_22_2_i_i_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="3" slack="0"/>
<pin id="573" dir="0" index="1" bw="56" slack="0"/>
<pin id="574" dir="0" index="2" bw="7" slack="0"/>
<pin id="575" dir="0" index="3" bw="7" slack="0"/>
<pin id="576" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_2_i_i/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="p_Result_22_3_i_i_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="3" slack="0"/>
<pin id="584" dir="0" index="1" bw="56" slack="0"/>
<pin id="585" dir="0" index="2" bw="7" slack="0"/>
<pin id="586" dir="0" index="3" bw="7" slack="0"/>
<pin id="587" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_3_i_i/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="p_Result_22_4_i_i_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="3" slack="0"/>
<pin id="595" dir="0" index="1" bw="56" slack="0"/>
<pin id="596" dir="0" index="2" bw="7" slack="0"/>
<pin id="597" dir="0" index="3" bw="7" slack="0"/>
<pin id="598" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_4_i_i/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="p_Result_22_5_i_i_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="3" slack="0"/>
<pin id="606" dir="0" index="1" bw="56" slack="0"/>
<pin id="607" dir="0" index="2" bw="7" slack="0"/>
<pin id="608" dir="0" index="3" bw="7" slack="0"/>
<pin id="609" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_5_i_i/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="p_Result_22_6_i_i_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="3" slack="0"/>
<pin id="617" dir="0" index="1" bw="56" slack="0"/>
<pin id="618" dir="0" index="2" bw="7" slack="0"/>
<pin id="619" dir="0" index="3" bw="7" slack="0"/>
<pin id="620" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_6_i_i/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="p_Result_22_7_i_i_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="3" slack="0"/>
<pin id="628" dir="0" index="1" bw="56" slack="0"/>
<pin id="629" dir="0" index="2" bw="6" slack="0"/>
<pin id="630" dir="0" index="3" bw="7" slack="0"/>
<pin id="631" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_7_i_i/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="p_Result_22_8_i_i_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="3" slack="0"/>
<pin id="638" dir="0" index="1" bw="56" slack="0"/>
<pin id="639" dir="0" index="2" bw="6" slack="0"/>
<pin id="640" dir="0" index="3" bw="6" slack="0"/>
<pin id="641" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_8_i_i/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="p_Result_22_9_i_i_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="0"/>
<pin id="648" dir="0" index="1" bw="56" slack="0"/>
<pin id="649" dir="0" index="2" bw="6" slack="0"/>
<pin id="650" dir="0" index="3" bw="6" slack="0"/>
<pin id="651" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_9_i_i/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="p_Result_22_i_i_10_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="3" slack="0"/>
<pin id="658" dir="0" index="1" bw="56" slack="0"/>
<pin id="659" dir="0" index="2" bw="6" slack="0"/>
<pin id="660" dir="0" index="3" bw="6" slack="0"/>
<pin id="661" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_i_i_10/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="p_Result_22_10_i_i_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="3" slack="0"/>
<pin id="668" dir="0" index="1" bw="56" slack="0"/>
<pin id="669" dir="0" index="2" bw="6" slack="0"/>
<pin id="670" dir="0" index="3" bw="6" slack="0"/>
<pin id="671" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_10_i_i/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="p_Result_22_11_i_i_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="3" slack="0"/>
<pin id="678" dir="0" index="1" bw="56" slack="0"/>
<pin id="679" dir="0" index="2" bw="5" slack="0"/>
<pin id="680" dir="0" index="3" bw="6" slack="0"/>
<pin id="681" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_11_i_i/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="p_Result_22_12_i_i_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="3" slack="0"/>
<pin id="688" dir="0" index="1" bw="56" slack="0"/>
<pin id="689" dir="0" index="2" bw="5" slack="0"/>
<pin id="690" dir="0" index="3" bw="5" slack="0"/>
<pin id="691" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_12_i_i/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="p_Result_22_13_i_i_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="3" slack="0"/>
<pin id="698" dir="0" index="1" bw="56" slack="0"/>
<pin id="699" dir="0" index="2" bw="5" slack="0"/>
<pin id="700" dir="0" index="3" bw="5" slack="0"/>
<pin id="701" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_13_i_i/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="p_Result_22_14_i_i_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="3" slack="0"/>
<pin id="708" dir="0" index="1" bw="56" slack="0"/>
<pin id="709" dir="0" index="2" bw="4" slack="0"/>
<pin id="710" dir="0" index="3" bw="5" slack="0"/>
<pin id="711" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_14_i_i/1 "/>
</bind>
</comp>

<comp id="716" class="1004" name="p_Result_22_15_i_i_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="3" slack="0"/>
<pin id="718" dir="0" index="1" bw="56" slack="0"/>
<pin id="719" dir="0" index="2" bw="3" slack="0"/>
<pin id="720" dir="0" index="3" bw="4" slack="0"/>
<pin id="721" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_15_i_i/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_9_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="56" slack="0"/>
<pin id="728" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_10_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="3" slack="0"/>
<pin id="732" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="734" class="1004" name="q_chunk_V_ret2_7_i_i_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="0"/>
<pin id="736" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_7_i_i/2 "/>
</bind>
</comp>

<comp id="738" class="1004" name="q_chunk_V_ret2_14_i_s_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="6" slack="0"/>
<pin id="740" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_14_i_s/2 "/>
</bind>
</comp>

<comp id="742" class="1004" name="r_V_ret3_14_i_i_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="6" slack="0"/>
<pin id="744" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_14_i_i/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="q_chunk_V_ret2_15_i_s_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="6" slack="0"/>
<pin id="749" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_15_i_s/2 "/>
</bind>
</comp>

<comp id="751" class="1004" name="r_V_ret3_15_i_i_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="6" slack="0"/>
<pin id="753" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_15_i_i/2 "/>
</bind>
</comp>

<comp id="756" class="1004" name="q_chunk_V_ret2_16_i_s_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="6" slack="0"/>
<pin id="758" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_16_i_s/2 "/>
</bind>
</comp>

<comp id="760" class="1004" name="new_mant_V_1_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="52" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="1"/>
<pin id="763" dir="0" index="2" bw="3" slack="1"/>
<pin id="764" dir="0" index="3" bw="3" slack="1"/>
<pin id="765" dir="0" index="4" bw="3" slack="1"/>
<pin id="766" dir="0" index="5" bw="3" slack="1"/>
<pin id="767" dir="0" index="6" bw="3" slack="1"/>
<pin id="768" dir="0" index="7" bw="3" slack="1"/>
<pin id="769" dir="0" index="8" bw="3" slack="0"/>
<pin id="770" dir="0" index="9" bw="3" slack="0"/>
<pin id="771" dir="0" index="10" bw="3" slack="0"/>
<pin id="772" dir="0" index="11" bw="3" slack="0"/>
<pin id="773" dir="0" index="12" bw="3" slack="0"/>
<pin id="774" dir="0" index="13" bw="3" slack="0"/>
<pin id="775" dir="0" index="14" bw="3" slack="0"/>
<pin id="776" dir="0" index="15" bw="3" slack="0"/>
<pin id="777" dir="0" index="16" bw="3" slack="0"/>
<pin id="778" dir="0" index="17" bw="3" slack="0"/>
<pin id="779" dir="0" index="18" bw="3" slack="0"/>
<pin id="780" dir="1" index="19" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V_1/2 "/>
</bind>
</comp>

<comp id="794" class="1004" name="p_Result_s_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="64" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="1"/>
<pin id="797" dir="0" index="2" bw="11" slack="1"/>
<pin id="798" dir="0" index="3" bw="52" slack="0"/>
<pin id="799" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="802" class="1004" name="out_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="64" slack="0"/>
<pin id="804" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/2 "/>
</bind>
</comp>

<comp id="806" class="1005" name="p_Repl2_2_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="1"/>
<pin id="808" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="811" class="1005" name="new_mant_V_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="52" slack="1"/>
<pin id="813" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="new_mant_V "/>
</bind>
</comp>

<comp id="816" class="1005" name="tmp_1_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="820" class="1005" name="p_Repl2_1_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="11" slack="1"/>
<pin id="822" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="825" class="1005" name="q_chunk_V_ret2_1_i_i_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="3" slack="1"/>
<pin id="827" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_1_i_i "/>
</bind>
</comp>

<comp id="830" class="1005" name="q_chunk_V_ret2_2_i_i_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="3" slack="1"/>
<pin id="832" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_2_i_i "/>
</bind>
</comp>

<comp id="835" class="1005" name="q_chunk_V_ret2_3_i_i_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="3" slack="1"/>
<pin id="837" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_3_i_i "/>
</bind>
</comp>

<comp id="840" class="1005" name="q_chunk_V_ret2_4_i_i_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="3" slack="1"/>
<pin id="842" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_4_i_i "/>
</bind>
</comp>

<comp id="845" class="1005" name="q_chunk_V_ret2_5_i_i_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="3" slack="1"/>
<pin id="847" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_5_i_i "/>
</bind>
</comp>

<comp id="850" class="1005" name="q_chunk_V_ret2_6_i_i_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="3" slack="1"/>
<pin id="852" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_6_i_i "/>
</bind>
</comp>

<comp id="855" class="1005" name="r_V_ret3_6_i_i_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="3" slack="1"/>
<pin id="857" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_V_ret3_6_i_i "/>
</bind>
</comp>

<comp id="860" class="1005" name="p_Result_22_7_i_i_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="3" slack="1"/>
<pin id="862" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_7_i_i "/>
</bind>
</comp>

<comp id="865" class="1005" name="p_Result_22_8_i_i_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="3" slack="1"/>
<pin id="867" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_8_i_i "/>
</bind>
</comp>

<comp id="870" class="1005" name="p_Result_22_9_i_i_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="3" slack="1"/>
<pin id="872" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_9_i_i "/>
</bind>
</comp>

<comp id="875" class="1005" name="p_Result_22_i_i_10_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="3" slack="1"/>
<pin id="877" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_i_i_10 "/>
</bind>
</comp>

<comp id="880" class="1005" name="p_Result_22_10_i_i_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="3" slack="1"/>
<pin id="882" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_10_i_i "/>
</bind>
</comp>

<comp id="885" class="1005" name="p_Result_22_11_i_i_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="3" slack="1"/>
<pin id="887" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_11_i_i "/>
</bind>
</comp>

<comp id="890" class="1005" name="p_Result_22_12_i_i_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="3" slack="1"/>
<pin id="892" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_12_i_i "/>
</bind>
</comp>

<comp id="895" class="1005" name="p_Result_22_13_i_i_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="3" slack="1"/>
<pin id="897" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_13_i_i "/>
</bind>
</comp>

<comp id="900" class="1005" name="p_Result_22_14_i_i_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="3" slack="1"/>
<pin id="902" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_14_i_i "/>
</bind>
</comp>

<comp id="905" class="1005" name="p_Result_22_15_i_i_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="3" slack="1"/>
<pin id="907" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_15_i_i "/>
</bind>
</comp>

<comp id="910" class="1005" name="tmp_9_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="3" slack="1"/>
<pin id="912" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="915" class="1005" name="tmp_10_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="1"/>
<pin id="917" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="142"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="158"><net_src comp="66" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="68" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="165"><net_src comp="66" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="66" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="66" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="66" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="66" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="66" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="66" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="66" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="66" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="66" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="153" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="228"><net_src comp="160" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="160" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="237"><net_src comp="166" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="166" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="246"><net_src comp="172" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="172" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="255"><net_src comp="178" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="178" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="264"><net_src comp="184" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="184" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="273"><net_src comp="190" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="190" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="282"><net_src comp="196" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="196" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="291"><net_src comp="138" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="20" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="22" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="306"><net_src comp="24" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="288" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="26" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="28" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="313"><net_src comp="288" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="30" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="288" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="32" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="332"><net_src comp="318" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="38" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="40" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="300" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="42" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="334" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="300" pin="4"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="300" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="334" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="342" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="42" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="44" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="372"><net_src comp="342" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="348" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="360" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="354" pin="2"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="300" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="44" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="334" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="300" pin="4"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="46" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="288" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="48" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="28" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="408"><net_src comp="394" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="50" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="52" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="300" pin="4"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="42" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="300" pin="4"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="382" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="388" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="54" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="404" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="410" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="416" pin="2"/><net_sink comp="440" pin=2"/></net>

<net id="453"><net_src comp="382" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="44" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="440" pin="3"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="382" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="54" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="388" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="334" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="448" pin="3"/><net_sink comp="468" pin=2"/></net>

<net id="481"><net_src comp="56" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="54" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="310" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="489"><net_src comp="382" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="314" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="476" pin="3"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="468" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="468" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="484" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="500" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="513"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="492" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="496" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="404" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="510" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="514" pin="2"/><net_sink comp="520" pin=2"/></net>

<net id="532"><net_src comp="58" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="520" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="540"><net_src comp="60" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="528" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="62" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="64" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="547"><net_src comp="534" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="555"><net_src comp="70" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="528" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="34" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="558"><net_src comp="48" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="559"><net_src comp="549" pin="4"/><net_sink comp="160" pin=1"/></net>

<net id="566"><net_src comp="70" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="528" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="72" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="32" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="570"><net_src comp="560" pin="4"/><net_sink comp="166" pin=1"/></net>

<net id="577"><net_src comp="70" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="528" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="579"><net_src comp="74" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="580"><net_src comp="76" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="581"><net_src comp="571" pin="4"/><net_sink comp="172" pin=1"/></net>

<net id="588"><net_src comp="70" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="528" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="78" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="591"><net_src comp="80" pin="0"/><net_sink comp="582" pin=3"/></net>

<net id="592"><net_src comp="582" pin="4"/><net_sink comp="178" pin=1"/></net>

<net id="599"><net_src comp="70" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="528" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="82" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="602"><net_src comp="84" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="603"><net_src comp="593" pin="4"/><net_sink comp="184" pin=1"/></net>

<net id="610"><net_src comp="70" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="528" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="86" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="613"><net_src comp="88" pin="0"/><net_sink comp="604" pin=3"/></net>

<net id="614"><net_src comp="604" pin="4"/><net_sink comp="190" pin=1"/></net>

<net id="621"><net_src comp="70" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="528" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="90" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="92" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="625"><net_src comp="615" pin="4"/><net_sink comp="196" pin=1"/></net>

<net id="632"><net_src comp="70" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="528" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="94" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="635"><net_src comp="96" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="642"><net_src comp="70" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="528" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="98" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="645"><net_src comp="100" pin="0"/><net_sink comp="636" pin=3"/></net>

<net id="652"><net_src comp="70" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="528" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="654"><net_src comp="102" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="655"><net_src comp="104" pin="0"/><net_sink comp="646" pin=3"/></net>

<net id="662"><net_src comp="70" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="528" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="106" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="665"><net_src comp="108" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="672"><net_src comp="70" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="528" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="110" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="675"><net_src comp="112" pin="0"/><net_sink comp="666" pin=3"/></net>

<net id="682"><net_src comp="70" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="528" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="684"><net_src comp="114" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="685"><net_src comp="116" pin="0"/><net_sink comp="676" pin=3"/></net>

<net id="692"><net_src comp="70" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="528" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="694"><net_src comp="118" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="695"><net_src comp="120" pin="0"/><net_sink comp="686" pin=3"/></net>

<net id="702"><net_src comp="70" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="528" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="704"><net_src comp="122" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="705"><net_src comp="124" pin="0"/><net_sink comp="696" pin=3"/></net>

<net id="712"><net_src comp="70" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="528" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="126" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="715"><net_src comp="128" pin="0"/><net_sink comp="706" pin=3"/></net>

<net id="722"><net_src comp="70" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="528" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="130" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="725"><net_src comp="132" pin="0"/><net_sink comp="716" pin=3"/></net>

<net id="729"><net_src comp="528" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="225" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="153" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="202" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="202" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="750"><net_src comp="208" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="208" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="759"><net_src comp="214" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="781"><net_src comp="134" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="782"><net_src comp="734" pin="1"/><net_sink comp="760" pin=8"/></net>

<net id="783"><net_src comp="225" pin="1"/><net_sink comp="760" pin=9"/></net>

<net id="784"><net_src comp="234" pin="1"/><net_sink comp="760" pin=10"/></net>

<net id="785"><net_src comp="243" pin="1"/><net_sink comp="760" pin=11"/></net>

<net id="786"><net_src comp="252" pin="1"/><net_sink comp="760" pin=12"/></net>

<net id="787"><net_src comp="261" pin="1"/><net_sink comp="760" pin=13"/></net>

<net id="788"><net_src comp="270" pin="1"/><net_sink comp="760" pin=14"/></net>

<net id="789"><net_src comp="279" pin="1"/><net_sink comp="760" pin=15"/></net>

<net id="790"><net_src comp="738" pin="1"/><net_sink comp="760" pin=16"/></net>

<net id="791"><net_src comp="747" pin="1"/><net_sink comp="760" pin=17"/></net>

<net id="792"><net_src comp="756" pin="1"/><net_sink comp="760" pin=18"/></net>

<net id="793"><net_src comp="760" pin="19"/><net_sink comp="147" pin=0"/></net>

<net id="800"><net_src comp="136" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="147" pin="4"/><net_sink comp="794" pin=3"/></net>

<net id="805"><net_src comp="794" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="292" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="814"><net_src comp="310" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="819"><net_src comp="342" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="374" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="794" pin=2"/></net>

<net id="828"><net_src comp="234" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="760" pin=2"/></net>

<net id="833"><net_src comp="243" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="760" pin=3"/></net>

<net id="838"><net_src comp="252" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="760" pin=4"/></net>

<net id="843"><net_src comp="261" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="760" pin=5"/></net>

<net id="848"><net_src comp="270" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="760" pin=6"/></net>

<net id="853"><net_src comp="279" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="760" pin=7"/></net>

<net id="858"><net_src comp="283" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="863"><net_src comp="626" pin="4"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="868"><net_src comp="636" pin="4"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="873"><net_src comp="646" pin="4"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="878"><net_src comp="656" pin="4"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="883"><net_src comp="666" pin="4"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="888"><net_src comp="676" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="893"><net_src comp="686" pin="4"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="898"><net_src comp="696" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="903"><net_src comp="706" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="908"><net_src comp="716" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="913"><net_src comp="726" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="918"><net_src comp="730" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="760" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_double_div5 : in_r | {1 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		new_mant_V : 1
		xf_V_5_cast : 2
		tmp : 1
		icmp : 2
		shift_V_cast_cast : 3
		tmp_1 : 2
		tmp_2 : 4
		new_exp_V_1 : 4
		p_new_exp_V_1 : 3
		tmp_7 : 5
		p_Repl2_1 : 5
		StgValue_22 : 3
		tmp_4 : 2
		tmp_5 : 4
		tmp_8 : 1
		icmp4 : 2
		shift_V : 2
		shift_V_1 : 2
		sel_tmp3_demorgan : 5
		sel_tmp3 : 5
		sel_tmp4 : 5
		shift_V_2 : 5
		shift_V_3 : 6
		sel_tmp7 : 3
		sel_tmp8 : 5
		shift_V_4 : 7
		tmp_3 : 2
		xf_V_1 : 3
		p_cast : 4
		tmp_s : 8
		tmp_cast : 8
		r_V_3 : 9
		r_V_1_cast : 10
		r_V_4 : 9
		xf_V_3 : 11
		xf_V : 12
		p_Result_i_i : 13
		d_chunk_V : 14
		call_ret_i_i : 15
		r_V : 16
		p_Result_22_i_i : 13
		call_ret4_i_i : 17
		q_chunk_V_ret2_i_i : 18
		r_V_ret3_i_i : 18
		p_Result_22_1_i_i : 13
		call_ret4_1_i_i : 19
		q_chunk_V_ret2_1_i_i : 20
		r_V_ret3_1_i_i : 20
		p_Result_22_2_i_i : 13
		call_ret4_2_i_i : 21
		q_chunk_V_ret2_2_i_i : 22
		r_V_ret3_2_i_i : 22
		p_Result_22_3_i_i : 13
		call_ret4_3_i_i : 23
		q_chunk_V_ret2_3_i_i : 24
		r_V_ret3_3_i_i : 24
		p_Result_22_4_i_i : 13
		call_ret4_4_i_i : 25
		q_chunk_V_ret2_4_i_i : 26
		r_V_ret3_4_i_i : 26
		p_Result_22_5_i_i : 13
		call_ret4_5_i_i : 27
		q_chunk_V_ret2_5_i_i : 28
		r_V_ret3_5_i_i : 28
		p_Result_22_6_i_i : 13
		call_ret4_6_i_i : 29
		q_chunk_V_ret2_6_i_i : 30
		r_V_ret3_6_i_i : 30
		p_Result_22_7_i_i : 13
		p_Result_22_8_i_i : 13
		p_Result_22_9_i_i : 13
		p_Result_22_i_i_10 : 13
		p_Result_22_10_i_i : 13
		p_Result_22_11_i_i : 13
		p_Result_22_12_i_i : 13
		p_Result_22_13_i_i : 13
		p_Result_22_14_i_i : 13
		p_Result_22_15_i_i : 13
		tmp_9 : 13
		tmp_10 : 19
	State 2
		q_chunk_V_ret2_7_i_i : 1
		r_V_ret3_7_i_i : 1
		call_ret4_8_i_i : 2
		q_chunk_V_ret2_8_i_i : 3
		r_V_ret3_8_i_i : 3
		call_ret4_9_i_i : 4
		q_chunk_V_ret2_9_i_i : 5
		r_V_ret3_9_i_i : 5
		call_ret4_i_i_11 : 6
		q_chunk_V_ret2_i_i_12 : 7
		r_V_ret3_i_i_13 : 7
		call_ret4_10_i_i : 8
		q_chunk_V_ret2_10_i_s : 9
		r_V_ret3_10_i_i : 9
		call_ret4_11_i_i : 10
		q_chunk_V_ret2_11_i_s : 11
		r_V_ret3_11_i_i : 11
		call_ret4_12_i_i : 12
		q_chunk_V_ret2_12_i_s : 13
		r_V_ret3_12_i_i : 13
		call_ret4_13_i_i : 14
		q_chunk_V_ret2_13_i_s : 15
		r_V_ret3_13_i_i : 15
		call_ret4_14_i_i : 16
		q_chunk_V_ret2_14_i_s : 17
		r_V_ret3_14_i_i : 17
		call_ret4_15_i_i : 18
		q_chunk_V_ret2_15_i_s : 19
		r_V_ret3_15_i_i : 19
		call_ret4_16_i_i : 20
		q_chunk_V_ret2_16_i_s : 21
		new_mant_V_1 : 22
		p_Repl2_s : 23
		p_Result_s : 24
		out : 25
		StgValue_128 : 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|          |        grp_lut_div5_chunk_fu_153       |    0    |   1638  |
|          |        grp_lut_div5_chunk_fu_160       |    0    |   1638  |
|          |        grp_lut_div5_chunk_fu_166       |    0    |   1638  |
|          |        grp_lut_div5_chunk_fu_172       |    0    |   1638  |
|          |        grp_lut_div5_chunk_fu_178       |    0    |   1638  |
|   call   |        grp_lut_div5_chunk_fu_184       |    0    |   1638  |
|          |        grp_lut_div5_chunk_fu_190       |    0    |   1638  |
|          |        grp_lut_div5_chunk_fu_196       |    0    |   1638  |
|          | call_ret4_14_i_i_lut_div5_chunk_fu_202 |    0    |   1638  |
|          | call_ret4_15_i_i_lut_div5_chunk_fu_208 |    0    |   1638  |
|          | call_ret4_16_i_i_lut_div5_chunk_fu_214 |    0    |   1638  |
|----------|----------------------------------------|---------|---------|
|   lshr   |              r_V_3_fu_504              |    0    |   160   |
|----------|----------------------------------------|---------|---------|
|    shl   |              r_V_4_fu_514              |    0    |   160   |
|----------|----------------------------------------|---------|---------|
|          |        shift_V_cast_cast_fu_334        |    0    |    3    |
|          |          p_new_exp_V_1_fu_360          |    0    |    2    |
|          |            p_Repl2_1_fu_374            |    0    |    11   |
|  select  |            shift_V_2_fu_440            |    0    |    11   |
|          |            shift_V_3_fu_448            |    0    |    11   |
|          |            shift_V_4_fu_468            |    0    |    11   |
|          |              xf_V_1_fu_484             |    0    |    53   |
|          |              xf_V_3_fu_520             |    0    |    56   |
|----------|----------------------------------------|---------|---------|
|    add   |            shift_V_1_fu_416            |    0    |    18   |
|          |               xf_V_fu_528              |    0    |    63   |
|----------|----------------------------------------|---------|---------|
|          |               icmp_fu_328              |    0    |    8    |
|          |              tmp_1_fu_342              |    0    |    13   |
|   icmp   |              tmp_2_fu_348              |    0    |    13   |
|          |              tmp_4_fu_382              |    0    |    13   |
|          |              tmp_5_fu_388              |    0    |    13   |
|          |              icmp4_fu_404              |    0    |    13   |
|----------|----------------------------------------|---------|---------|
|    sub   |           new_exp_V_1_fu_354           |    0    |    18   |
|          |             shift_V_fu_410             |    0    |    18   |
|----------|----------------------------------------|---------|---------|
|    or    |              tmp_7_fu_368              |    0    |    6    |
|          |        sel_tmp3_demorgan_fu_422        |    0    |    6    |
|----------|----------------------------------------|---------|---------|
|    xor   |             sel_tmp3_fu_428            |    0    |    6    |
|          |             sel_tmp7_fu_456            |    0    |    6    |
|----------|----------------------------------------|---------|---------|
|    and   |             sel_tmp4_fu_434            |    0    |    6    |
|          |             sel_tmp8_fu_462            |    0    |    6    |
|----------|----------------------------------------|---------|---------|
|   read   |           in_read_read_fu_138          |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |               grp_fu_220               |    0    |    0    |
|          |               grp_fu_225               |    0    |    0    |
|          |               grp_fu_229               |    0    |    0    |
|          |               grp_fu_234               |    0    |    0    |
|          |               grp_fu_238               |    0    |    0    |
|          |               grp_fu_243               |    0    |    0    |
|          |               grp_fu_247               |    0    |    0    |
|          |               grp_fu_252               |    0    |    0    |
|          |               grp_fu_256               |    0    |    0    |
|          |               grp_fu_261               |    0    |    0    |
|extractvalue|               grp_fu_265               |    0    |    0    |
|          |               grp_fu_270               |    0    |    0    |
|          |               grp_fu_274               |    0    |    0    |
|          |               grp_fu_279               |    0    |    0    |
|          |               grp_fu_283               |    0    |    0    |
|          |       q_chunk_V_ret2_7_i_i_fu_734      |    0    |    0    |
|          |      q_chunk_V_ret2_14_i_s_fu_738      |    0    |    0    |
|          |         r_V_ret3_14_i_i_fu_742         |    0    |    0    |
|          |      q_chunk_V_ret2_15_i_s_fu_747      |    0    |    0    |
|          |         r_V_ret3_15_i_i_fu_751         |    0    |    0    |
|          |      q_chunk_V_ret2_16_i_s_fu_756      |    0    |    0    |
|----------|----------------------------------------|---------|---------|
| bitselect|            p_Repl2_2_fu_292            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |            new_exp_V_fu_300            |    0    |    0    |
|          |               tmp_fu_318               |    0    |    0    |
|          |              tmp_8_fu_394              |    0    |    0    |
|          |           p_Result_i_i_fu_534          |    0    |    0    |
|          |         p_Result_22_i_i_fu_549         |    0    |    0    |
|          |        p_Result_22_1_i_i_fu_560        |    0    |    0    |
|          |        p_Result_22_2_i_i_fu_571        |    0    |    0    |
|          |        p_Result_22_3_i_i_fu_582        |    0    |    0    |
|          |        p_Result_22_4_i_i_fu_593        |    0    |    0    |
|          |        p_Result_22_5_i_i_fu_604        |    0    |    0    |
|partselect|        p_Result_22_6_i_i_fu_615        |    0    |    0    |
|          |        p_Result_22_7_i_i_fu_626        |    0    |    0    |
|          |        p_Result_22_8_i_i_fu_636        |    0    |    0    |
|          |        p_Result_22_9_i_i_fu_646        |    0    |    0    |
|          |        p_Result_22_i_i_10_fu_656       |    0    |    0    |
|          |        p_Result_22_10_i_i_fu_666       |    0    |    0    |
|          |        p_Result_22_11_i_i_fu_676       |    0    |    0    |
|          |        p_Result_22_12_i_i_fu_686       |    0    |    0    |
|          |        p_Result_22_13_i_i_fu_696       |    0    |    0    |
|          |        p_Result_22_14_i_i_fu_706       |    0    |    0    |
|          |        p_Result_22_15_i_i_fu_716       |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |            new_mant_V_fu_310           |    0    |    0    |
|   trunc  |              tmp_9_fu_726              |    0    |    0    |
|          |              tmp_10_fu_730             |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |           xf_V_5_cast_fu_314           |    0    |    0    |
|          |              p_cast_fu_492             |    0    |    0    |
|   zext   |              tmp_s_fu_496              |    0    |    0    |
|          |             tmp_cast_fu_500            |    0    |    0    |
|          |            r_V_1_cast_fu_510           |    0    |    0    |
|          |            d_chunk_V_fu_544            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |              tmp_3_fu_476              |    0    |    0    |
|bitconcatenate|           new_mant_V_1_fu_760          |    0    |    0    |
|          |            p_Result_s_fu_794           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |  18722  |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     new_mant_V_reg_811     |   52   |
|      p_Repl2_1_reg_820     |   11   |
|      p_Repl2_2_reg_806     |    1   |
|      p_Repl2_s_reg_144     |   52   |
| p_Result_22_10_i_i_reg_880 |    3   |
| p_Result_22_11_i_i_reg_885 |    3   |
| p_Result_22_12_i_i_reg_890 |    3   |
| p_Result_22_13_i_i_reg_895 |    3   |
| p_Result_22_14_i_i_reg_900 |    3   |
| p_Result_22_15_i_i_reg_905 |    3   |
|  p_Result_22_7_i_i_reg_860 |    3   |
|  p_Result_22_8_i_i_reg_865 |    3   |
|  p_Result_22_9_i_i_reg_870 |    3   |
| p_Result_22_i_i_10_reg_875 |    3   |
|q_chunk_V_ret2_1_i_i_reg_825|    3   |
|q_chunk_V_ret2_2_i_i_reg_830|    3   |
|q_chunk_V_ret2_3_i_i_reg_835|    3   |
|q_chunk_V_ret2_4_i_i_reg_840|    3   |
|q_chunk_V_ret2_5_i_i_reg_845|    3   |
|q_chunk_V_ret2_6_i_i_reg_850|    3   |
|   r_V_ret3_6_i_i_reg_855   |    3   |
|       tmp_10_reg_915       |    1   |
|        tmp_1_reg_816       |    1   |
|        tmp_9_reg_910       |    3   |
+----------------------------+--------+
|            Total           |   172  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_lut_div5_chunk_fu_153 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_153 |  p2  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_160 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_166 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_172 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_178 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_184 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_190 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_196 |  p1  |   2  |   3  |    6   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   54   ||  9.549  ||    81   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  18722 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   81   |
|  Register |    -   |   172  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   172  |  18803 |
+-----------+--------+--------+--------+
