// Seed: 1234765628
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  tri0 id_3, id_4 = -1, id_5;
  localparam id_6 = -1'd0 ? -1'b0 & id_3 == 1 : 1;
  localparam id_7 = -1'h0;
  assign id_2 = (-1) < id_1;
  assign id_4 = ~1;
  wire id_8, id_9;
  wire id_10, id_11;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input wand id_2,
    input tri id_3,
    input tri1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wire id_7,
    input tri0 id_8,
    output supply1 id_9,
    input supply0 id_10,
    output logic id_11,
    output supply1 id_12,
    input tri0 id_13
);
  wire id_15, id_16;
  always id_11 <= 1 || -1'd0;
  wand id_17, id_18 = 1, id_19;
  wire id_20;
  wire id_21;
  module_0 modCall_1 (
      id_21,
      id_16
  );
  assign modCall_1.id_5 = 0;
endmodule
