`include <components.rule>

delay_line_test( RS ) :=
{
	VP.VPULSE ( @4, @GND, 1, 10n, 40n, 0, 1n, 1n );
	R2.CR     ( @4, @3, 5 );
	L1.CL     ( @3, @1,   5e-8 );
	C1.CC     ( @1, @GND, 5e-11 );
	DL1.DL    ( @1, @2, @GND, 50, 20n, 0, 0 );
	R1.CR     ( @2, @GND, RS  )
};

CIRCUIT := SOLVE_TRANS( delay_line_test( 100 ) )
