Analysis & Synthesis report for TopLevel
Thu Apr 04 09:12:58 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TopLevel|SoC:inst1|SoC_SDRAM_Controller:sdram_controller|m_next
 11. State Machine - |TopLevel|SoC:inst1|SoC_SDRAM_Controller:sdram_controller|m_state
 12. State Machine - |TopLevel|SoC:inst1|SoC_SDRAM_Controller:sdram_controller|i_next
 13. State Machine - |TopLevel|SoC:inst1|SoC_SDRAM_Controller:sdram_controller|i_state
 14. State Machine - |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for SoC:inst1|SoC_PLL:pll
 23. Source assignments for SoC:inst1|SoC_PLL:pll|SoC_PLL_stdsync_sv6:stdsync2|SoC_PLL_dffpipe_l2c:dffpipe3
 24. Source assignments for SoC:inst1|SoC_SDRAM_Controller:sdram_controller
 25. Source assignments for SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 26. Source assignments for SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 27. Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge
 28. Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
 29. Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
 30. Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
 31. Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
 32. Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
 33. Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
 34. Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
 35. Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
 36. Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
 37. Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
 38. Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
 39. Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
 40. Source assignments for SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 41. Source assignments for SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux
 42. Source assignments for SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001
 43. Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux
 44. Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001
 45. Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux
 46. Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_001
 47. Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux_002:rsp_xbar_demux_002
 48. Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux_003:rsp_xbar_demux_003
 49. Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux_003:rsp_xbar_demux_004
 50. Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux_003:rsp_xbar_demux_005
 51. Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 52. Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 53. Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 54. Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 55. Source assignments for SoC:inst1|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 56. Source assignments for SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 57. Source assignments for SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 58. Source assignments for SoC:inst1|altera_reset_controller:rst_controller_001
 59. Source assignments for SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 60. Source assignments for SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 61. Source assignments for SoC:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Source assignments for SoC:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 63. Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_csc1:auto_generated
 64. Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_asc1:auto_generated
 65. Parameter Settings for User Entity Instance: SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo
 66. Parameter Settings for User Entity Instance: SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo
 67. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge
 68. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo
 69. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
 70. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
 71. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
 72. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
 73. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
 74. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
 75. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
 76. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
 77. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo
 78. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
 79. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
 80. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
 81. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
 82. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
 83. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
 84. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
 85. Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
 86. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:clock_crossing_bridge_m0_translator
 87. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 88. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
 89. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent
 90. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent
 91. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 92. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 93. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent
 94. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router_001|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter
100. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
101. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
102. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_instruction_master_translator
103. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_data_master_translator
104. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
105. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_controller_s1_translator
106. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator
107. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:clock_crossing_bridge_s0_translator
108. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_out_s1_translator
109. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
110. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent
111. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent
112. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
113. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
114. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
115. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent
116. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
117. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
118. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent
119. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
120. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
121. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
122. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent
123. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent
126. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
129. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router:addr_router|SoC_mm_interconnect_1_addr_router_default_decode:the_default_decode
132. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router_001:addr_router_001|SoC_mm_interconnect_1_addr_router_001_default_decode:the_default_decode
133. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router:id_router|SoC_mm_interconnect_1_id_router_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router:id_router_001|SoC_mm_interconnect_1_id_router_default_decode:the_default_decode
135. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router_002:id_router_002|SoC_mm_interconnect_1_id_router_002_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router_003:id_router_003|SoC_mm_interconnect_1_id_router_003_default_decode:the_default_decode
137. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router_003:id_router_004|SoC_mm_interconnect_1_id_router_003_default_decode:the_default_decode
138. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router_003:id_router_005|SoC_mm_interconnect_1_id_router_003_default_decode:the_default_decode
139. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter
140. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
141. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
142. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
143. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
144. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
145. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
146. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
147. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
148. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser
149. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
150. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
151. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
152. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001
153. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
154. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
155. Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
156. Parameter Settings for User Entity Instance: SoC:inst1|altera_irq_clock_crosser:irq_synchronizer
157. Parameter Settings for User Entity Instance: SoC:inst1|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
158. Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller
159. Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
160. Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
161. Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller_001
162. Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
163. Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
164. Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller_002
165. Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
166. Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
167. Parameter Settings for Inferred Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0
168. Parameter Settings for Inferred Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0
169. scfifo Parameter Settings by Entity Instance
170. altsyncram Parameter Settings by Entity Instance
171. Port Connectivity Checks: "SoC:inst1|altera_reset_controller:rst_controller_002"
172. Port Connectivity Checks: "SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
173. Port Connectivity Checks: "SoC:inst1|altera_reset_controller:rst_controller_001"
174. Port Connectivity Checks: "SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
175. Port Connectivity Checks: "SoC:inst1|altera_reset_controller:rst_controller"
176. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001"
177. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser"
178. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
179. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
180. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router_003:id_router_003|SoC_mm_interconnect_1_id_router_003_default_decode:the_default_decode"
181. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router_002:id_router_002|SoC_mm_interconnect_1_id_router_002_default_decode:the_default_decode"
182. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router:id_router|SoC_mm_interconnect_1_id_router_default_decode:the_default_decode"
183. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router_001:addr_router_001|SoC_mm_interconnect_1_addr_router_001_default_decode:the_default_decode"
184. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router:addr_router|SoC_mm_interconnect_1_addr_router_default_decode:the_default_decode"
185. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
186. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
187. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
188. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent"
189. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo"
190. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent"
191. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
192. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
193. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent"
194. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
195. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent"
196. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
197. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
198. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
199. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
200. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
201. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_out_s1_translator"
202. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:clock_crossing_bridge_s0_translator"
203. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator"
204. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_controller_s1_translator"
205. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
206. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_data_master_translator"
207. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_instruction_master_translator"
208. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
209. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode"
210. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode"
211. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
212. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent"
213. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
214. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent"
215. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent"
216. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
217. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
218. Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:clock_crossing_bridge_m0_translator"
219. Port Connectivity Checks: "SoC:inst1|SoC_CPU:cpu"
220. Port Connectivity Checks: "SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo"
221. Port Connectivity Checks: "SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo"
222. Port Connectivity Checks: "SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic"
223. Port Connectivity Checks: "SoC:inst1|SoC_jtag_uart:jtag_uart"
224. Port Connectivity Checks: "SoC:inst1|SoC_SDRAM_Controller:sdram_controller|SoC_SDRAM_Controller_input_efifo_module:the_SoC_SDRAM_Controller_input_efifo_module"
225. Port Connectivity Checks: "SoC:inst1|SoC_PLL:pll|SoC_PLL_altpll_kdh2:sd1"
226. Port Connectivity Checks: "SoC:inst1|SoC_PLL:pll"
227. Elapsed Time Per Partition
228. Analysis & Synthesis Messages
229. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 04 09:12:58 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; TopLevel                                   ;
; Top-level Entity Name              ; TopLevel                                   ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 3,505                                      ;
;     Total combinational functions  ; 2,899                                      ;
;     Dedicated logic registers      ; 2,109                                      ;
; Total registers                    ; 2109                                       ;
; Total pins                         ; 61                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 47,284                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; TopLevel           ; TopLevel           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                           ; Library ;
+----------------------------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+
; TopLevel.bdf                                                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/TopLevel.bdf                                                         ;         ;
; SoC/synthesis/SoC.v                                                  ; yes             ; User Verilog HDL File              ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/SoC.v                                                  ; SoC     ;
; SoC/synthesis/submodules/altera_reset_controller.v                   ; yes             ; User Verilog HDL File              ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_reset_controller.v                   ; SoC     ;
; SoC/synthesis/submodules/altera_reset_synchronizer.v                 ; yes             ; User Verilog HDL File              ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_reset_synchronizer.v                 ; SoC     ;
; SoC/synthesis/submodules/altera_irq_clock_crosser.sv                 ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv                 ; SoC     ;
; SoC/synthesis/submodules/SoC_irq_mapper.sv                           ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_irq_mapper.sv                           ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_1.v                     ; yes             ; User Verilog HDL File              ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v                     ; SoC     ;
; SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v  ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v  ; SoC     ;
; SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v            ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v            ; SoC     ;
; SoC/synthesis/submodules/altera_merlin_arbitrator.sv                 ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv                 ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv   ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv   ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv       ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_003.sv ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_003.sv ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_002.sv ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_002.sv ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux.sv     ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_003.sv   ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_003.sv   ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_002.sv   ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_002.sv   ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv       ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux_001.sv ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux_001.sv ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux.sv     ; SoC     ;
; SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv            ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv            ; SoC     ;
; SoC/synthesis/submodules/altera_avalon_sc_fifo.v                     ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_avalon_sc_fifo.v                     ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_003.sv      ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_003.sv      ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv      ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv      ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv          ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv          ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv    ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv    ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv        ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv        ; SoC     ;
; SoC/synthesis/submodules/altera_merlin_slave_agent.sv                ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_slave_agent.sv                ; SoC     ;
; SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv         ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv         ; SoC     ;
; SoC/synthesis/submodules/altera_merlin_master_agent.sv               ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_master_agent.sv               ; SoC     ;
; SoC/synthesis/submodules/altera_merlin_slave_translator.sv           ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_slave_translator.sv           ; SoC     ;
; SoC/synthesis/submodules/altera_merlin_master_translator.sv          ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_master_translator.sv          ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0.v                     ; yes             ; User Verilog HDL File              ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v                     ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv       ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux.sv     ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv       ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv     ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv          ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv          ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv        ; yes             ; User SystemVerilog HDL File        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv        ; SoC     ;
; SoC/synthesis/submodules/SoC_LED_OUT.v                               ; yes             ; User Verilog HDL File              ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_LED_OUT.v                               ; SoC     ;
; SoC/synthesis/submodules/SoC_CPU.v                                   ; yes             ; Encrypted User Verilog HDL File    ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v                                   ; SoC     ;
; SoC/synthesis/submodules/SoC_CPU_jtag_debug_module_sysclk.v          ; yes             ; User Verilog HDL File              ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU_jtag_debug_module_sysclk.v          ; SoC     ;
; SoC/synthesis/submodules/SoC_CPU_jtag_debug_module_tck.v             ; yes             ; User Verilog HDL File              ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU_jtag_debug_module_tck.v             ; SoC     ;
; SoC/synthesis/submodules/SoC_CPU_jtag_debug_module_wrapper.v         ; yes             ; User Verilog HDL File              ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU_jtag_debug_module_wrapper.v         ; SoC     ;
; SoC/synthesis/submodules/SoC_CPU_oci_test_bench.v                    ; yes             ; User Verilog HDL File              ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU_oci_test_bench.v                    ; SoC     ;
; SoC/synthesis/submodules/SoC_CPU_test_bench.v                        ; yes             ; User Verilog HDL File              ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU_test_bench.v                        ; SoC     ;
; SoC/synthesis/submodules/SoC_SYSID.v                                 ; yes             ; User Verilog HDL File              ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_SYSID.v                                 ; SoC     ;
; SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v    ; yes             ; User Verilog HDL File              ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v    ; SoC     ;
; SoC/synthesis/submodules/altera_avalon_dc_fifo.v                     ; yes             ; User Verilog HDL File              ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_avalon_dc_fifo.v                     ; SoC     ;
; SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v         ; yes             ; User Verilog HDL File              ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v         ; SoC     ;
; SoC/synthesis/submodules/SoC_jtag_uart.v                             ; yes             ; User Verilog HDL File              ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_jtag_uart.v                             ; SoC     ;
; SoC/synthesis/submodules/SoC_timer.v                                 ; yes             ; User Verilog HDL File              ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_timer.v                                 ; SoC     ;
; SoC/synthesis/submodules/SoC_SDRAM_Controller.v                      ; yes             ; User Verilog HDL File              ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_SDRAM_Controller.v                      ; SoC     ;
; SoC/synthesis/submodules/SoC_PLL.v                                   ; yes             ; User Verilog HDL File              ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_PLL.v                                   ; SoC     ;
; scfifo.tdf                                                           ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                                              ;         ;
; a_regfifo.inc                                                        ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                                                           ;         ;
; a_dpfifo.inc                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                            ;         ;
; a_i2fifo.inc                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                            ;         ;
; a_fffifo.inc                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                                            ;         ;
; a_f2fifo.inc                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                            ;         ;
; aglobal131.inc                                                       ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                          ;         ;
; db/scfifo_jr21.tdf                                                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/scfifo_jr21.tdf                                                   ;         ;
; db/a_dpfifo_q131.tdf                                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/a_dpfifo_q131.tdf                                                 ;         ;
; db/a_fefifo_7cf.tdf                                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/a_fefifo_7cf.tdf                                                  ;         ;
; db/cntr_do7.tdf                                                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/cntr_do7.tdf                                                      ;         ;
; db/dpram_nl21.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/dpram_nl21.tdf                                                    ;         ;
; db/altsyncram_r1m1.tdf                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/altsyncram_r1m1.tdf                                               ;         ;
; db/cntr_1ob.tdf                                                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/cntr_1ob.tdf                                                      ;         ;
; alt_jtag_atlantic.v                                                  ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                     ;         ;
; altera_std_synchronizer.v                                            ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                               ;         ;
; altsyncram.tdf                                                       ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                          ;         ;
; stratix_ram_block.inc                                                ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                   ;         ;
; lpm_mux.inc                                                          ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                             ;         ;
; lpm_decode.inc                                                       ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                          ;         ;
; a_rdenreg.inc                                                        ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                           ;         ;
; altrom.inc                                                           ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                              ;         ;
; altram.inc                                                           ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                              ;         ;
; altdpram.inc                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                            ;         ;
; db/altsyncram_cjd1.tdf                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/altsyncram_cjd1.tdf                                               ;         ;
; db/altsyncram_qig1.tdf                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/altsyncram_qig1.tdf                                               ;         ;
; db/altsyncram_p8g1.tdf                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/altsyncram_p8g1.tdf                                               ;         ;
; db/altsyncram_q8g1.tdf                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/altsyncram_q8g1.tdf                                               ;         ;
; db/altsyncram_pu71.tdf                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/altsyncram_pu71.tdf                                               ;         ;
; sld_virtual_jtag_basic.v                                             ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                ;         ;
; altera_std_synchronizer_bundle.v                                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                        ;         ;
; pzdyqx.vhd                                                           ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                              ;         ;
; sld_hub.vhd                                                          ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                             ;         ;
; sld_jtag_hub.vhd                                                     ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                        ;         ;
; sld_rom_sr.vhd                                                       ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                          ;         ;
; db/altsyncram_csc1.tdf                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/altsyncram_csc1.tdf                                               ;         ;
; db/altsyncram_asc1.tdf                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/altsyncram_asc1.tdf                                               ;         ;
; lpm_add_sub.tdf                                                      ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                         ;         ;
; addcore.inc                                                          ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc                                                             ;         ;
; look_add.inc                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc                                                            ;         ;
; bypassff.inc                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                                            ;         ;
; altshift.inc                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                                            ;         ;
; alt_stratix_add_sub.inc                                              ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                 ;         ;
; db/add_sub_qvi.tdf                                                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/add_sub_qvi.tdf                                                   ;         ;
+----------------------------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                  ;
+---------------------------------------------+----------------------------------------------------------------+
; Resource                                    ; Usage                                                          ;
+---------------------------------------------+----------------------------------------------------------------+
; Estimated Total logic elements              ; 3,505                                                          ;
;                                             ;                                                                ;
; Total combinational functions               ; 2899                                                           ;
; Logic element usage by number of LUT inputs ;                                                                ;
;     -- 4 input functions                    ; 1473                                                           ;
;     -- 3 input functions                    ; 894                                                            ;
;     -- <=2 input functions                  ; 532                                                            ;
;                                             ;                                                                ;
; Logic elements by mode                      ;                                                                ;
;     -- normal mode                          ; 2670                                                           ;
;     -- arithmetic mode                      ; 229                                                            ;
;                                             ;                                                                ;
; Total registers                             ; 2109                                                           ;
;     -- Dedicated logic registers            ; 2109                                                           ;
;     -- I/O registers                        ; 0                                                              ;
;                                             ;                                                                ;
; I/O pins                                    ; 61                                                             ;
; Total memory bits                           ; 47284                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                              ;
; Total PLLs                                  ; 1                                                              ;
;     -- PLLs                                 ; 1                                                              ;
;                                             ;                                                                ;
; Maximum fan-out node                        ; SoC:inst1|SoC_PLL:pll|SoC_PLL_altpll_kdh2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 2017                                                           ;
; Total fan-out                               ; 20339                                                          ;
; Average fan-out                             ; 3.78                                                           ;
+---------------------------------------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TopLevel                                                                                                       ; 2899 (1)          ; 2109 (0)     ; 47284       ; 0            ; 0       ; 0         ; 61   ; 0            ; |TopLevel                                                                                                                                                                                                                                                                  ; work         ;
;    |SoC:inst1|                                                                                                  ; 2597 (0)          ; 1928 (0)     ; 47284       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1                                                                                                                                                                                                                                                        ; SoC          ;
;       |SoC_CPU:cpu|                                                                                             ; 1444 (1088)       ; 981 (710)    ; 46080       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu                                                                                                                                                                                                                                            ; SoC          ;
;          |SoC_CPU_ic_data_module:SoC_CPU_ic_data|                                                               ; 2 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_ic_data_module:SoC_CPU_ic_data                                                                                                                                                                                                     ; SoC          ;
;             |altsyncram:the_altsyncram|                                                                         ; 2 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_ic_data_module:SoC_CPU_ic_data|altsyncram:the_altsyncram                                                                                                                                                                           ; work         ;
;                |altsyncram_cjd1:auto_generated|                                                                 ; 2 (2)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_ic_data_module:SoC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                            ; work         ;
;          |SoC_CPU_ic_tag_module:SoC_CPU_ic_tag|                                                                 ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_ic_tag_module:SoC_CPU_ic_tag                                                                                                                                                                                                       ; SoC          ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_ic_tag_module:SoC_CPU_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                             ; work         ;
;                |altsyncram_qig1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_ic_tag_module:SoC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated                                                                                                                                              ; work         ;
;          |SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|                                                              ; 288 (33)          ; 270 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci                                                                                                                                                                                                    ; SoC          ;
;             |SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|                           ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper                                                                                                                            ; SoC          ;
;                |SoC_CPU_jtag_debug_module_sysclk:the_SoC_CPU_jtag_debug_module_sysclk|                          ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_sysclk:the_SoC_CPU_jtag_debug_module_sysclk                                                      ; SoC          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_sysclk:the_SoC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_sysclk:the_SoC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|                                ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck                                                            ; SoC          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:SoC_CPU_jtag_debug_module_phy|                                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_CPU_jtag_debug_module_phy                                                                       ; work         ;
;             |SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|                                             ; 11 (11)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg                                                                                                                                              ; SoC          ;
;             |SoC_CPU_nios2_oci_break:the_SoC_CPU_nios2_oci_break|                                               ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_break:the_SoC_CPU_nios2_oci_break                                                                                                                                                ; SoC          ;
;             |SoC_CPU_nios2_oci_debug:the_SoC_CPU_nios2_oci_debug|                                               ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_debug:the_SoC_CPU_nios2_oci_debug                                                                                                                                                ; SoC          ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_debug:the_SoC_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                            ; work         ;
;             |SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem|                                                     ; 113 (113)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem                                                                                                                                                      ; SoC          ;
;                |SoC_CPU_ociram_sp_ram_module:SoC_CPU_ociram_sp_ram|                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem|SoC_CPU_ociram_sp_ram_module:SoC_CPU_ociram_sp_ram                                                                                                   ; SoC          ;
;                   |altsyncram:the_altsyncram|                                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem|SoC_CPU_ociram_sp_ram_module:SoC_CPU_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_pu71:auto_generated|                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem|SoC_CPU_ociram_sp_ram_module:SoC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pu71:auto_generated                                          ; work         ;
;          |SoC_CPU_register_bank_a_module:SoC_CPU_register_bank_a|                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_register_bank_a_module:SoC_CPU_register_bank_a                                                                                                                                                                                     ; SoC          ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_register_bank_a_module:SoC_CPU_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                           ; work         ;
;                |altsyncram_p8g1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_register_bank_a_module:SoC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_p8g1:auto_generated                                                                                                                            ; work         ;
;          |SoC_CPU_register_bank_b_module:SoC_CPU_register_bank_b|                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_register_bank_b_module:SoC_CPU_register_bank_b                                                                                                                                                                                     ; SoC          ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_register_bank_b_module:SoC_CPU_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                           ; work         ;
;                |altsyncram_q8g1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_register_bank_b_module:SoC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_q8g1:auto_generated                                                                                                                            ; work         ;
;          |lpm_add_sub:Add8|                                                                                     ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|lpm_add_sub:Add8                                                                                                                                                                                                                           ; work         ;
;             |add_sub_qvi:auto_generated|                                                                        ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_CPU:cpu|lpm_add_sub:Add8|add_sub_qvi:auto_generated                                                                                                                                                                                                ; work         ;
;       |SoC_LED_OUT:led_out|                                                                                     ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_LED_OUT:led_out                                                                                                                                                                                                                                    ; SoC          ;
;       |SoC_PLL:pll|                                                                                             ; 8 (7)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_PLL:pll                                                                                                                                                                                                                                            ; SoC          ;
;          |SoC_PLL_altpll_kdh2:sd1|                                                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_PLL:pll|SoC_PLL_altpll_kdh2:sd1                                                                                                                                                                                                                    ; SoC          ;
;          |SoC_PLL_stdsync_sv6:stdsync2|                                                                         ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_PLL:pll|SoC_PLL_stdsync_sv6:stdsync2                                                                                                                                                                                                               ; SoC          ;
;             |SoC_PLL_dffpipe_l2c:dffpipe3|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_PLL:pll|SoC_PLL_stdsync_sv6:stdsync2|SoC_PLL_dffpipe_l2c:dffpipe3                                                                                                                                                                                  ; SoC          ;
;       |SoC_SDRAM_Controller:sdram_controller|                                                                   ; 327 (256)         ; 338 (210)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_SDRAM_Controller:sdram_controller                                                                                                                                                                                                                  ; SoC          ;
;          |SoC_SDRAM_Controller_input_efifo_module:the_SoC_SDRAM_Controller_input_efifo_module|                  ; 71 (71)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_SDRAM_Controller:sdram_controller|SoC_SDRAM_Controller_input_efifo_module:the_SoC_SDRAM_Controller_input_efifo_module                                                                                                                              ; SoC          ;
;       |SoC_jtag_uart:jtag_uart|                                                                                 ; 142 (36)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart                                                                                                                                                                                                                                ; SoC          ;
;          |SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|                                                    ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r                                                                                                                                                                              ; SoC          ;
;             |scfifo:rfifo|                                                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                 ; work         ;
;                |scfifo_jr21:auto_generated|                                                                     ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                      ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                  ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                 ; work         ;
;                      |dpram_nl21:FIFOram|                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                              ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                  ; work         ;
;          |SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|                                                    ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w                                                                                                                                                                              ; SoC          ;
;             |scfifo:wfifo|                                                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                 ; work         ;
;                |scfifo_jr21:auto_generated|                                                                     ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                      ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                  ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                 ; work         ;
;                      |dpram_nl21:FIFOram|                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                              ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                  ; work         ;
;          |alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|                                                    ; 55 (55)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic                                                                                                                                                                              ; work         ;
;       |SoC_mm_interconnect_0:mm_interconnect_0|                                                                 ; 56 (0)            ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                ; SoC          ;
;          |SoC_mm_interconnect_0_addr_router:addr_router|                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                  ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                                  ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                            ; SoC          ;
;          |SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                                      ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                ; SoC          ;
;          |altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                   ; SoC          ;
;          |altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                              ; SoC          ;
;          |altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent                                                                                                                 ; SoC          ;
;          |altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                        ; SoC          ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                        ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                  ; SoC          ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                   ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                             ; SoC          ;
;          |altera_merlin_traffic_limiter:limiter|                                                                ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                          ; SoC          ;
;       |SoC_mm_interconnect_1:mm_interconnect_1|                                                                 ; 429 (0)           ; 195 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                ; SoC          ;
;          |SoC_mm_interconnect_1_addr_router:addr_router|                                                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router:addr_router                                                                                                                                                                  ; SoC          ;
;          |SoC_mm_interconnect_1_addr_router_001:addr_router_001|                                                ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router_001:addr_router_001                                                                                                                                                          ; SoC          ;
;          |SoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux|                                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                            ; SoC          ;
;          |SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001|                                          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                    ; SoC          ;
;          |SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|                                                  ; 66 (62)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                            ; SoC          ;
;             |altera_merlin_arbitrator:arb|                                                                      ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                               ; SoC          ;
;          |SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|                                                      ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                ; SoC          ;
;             |altera_merlin_arbitrator:arb|                                                                      ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                   ; SoC          ;
;          |SoC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_001|                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                        ; SoC          ;
;          |SoC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                            ; SoC          ;
;          |SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|                                                      ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                ; SoC          ;
;          |SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001|                                              ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                        ; SoC          ;
;          |altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|    ; 28 (28)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                              ; SoC          ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|       ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                 ; SoC          ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                           ; SoC          ;
;          |altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                            ; SoC          ;
;          |altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                       ; SoC          ;
;          |altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|               ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                         ; SoC          ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 39 (39)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                   ; SoC          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                 ; 4 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                           ; SoC          ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                          ; 4 (4)             ; 12 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                  ; SoC          ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                   ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                   ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                     ; 5 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                               ; SoC          ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                          ; 5 (5)             ; 22 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                      ; SoC          ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                       ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                       ; work         ;
;          |altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                          ; SoC          ;
;          |altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                   ; SoC          ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                           ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                     ; SoC          ;
;          |altera_merlin_slave_agent:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent                                                                                                                   ; SoC          ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                      ; SoC          ;
;          |altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|                    ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent                                                                                                                              ; SoC          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                ; SoC          ;
;          |altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent                                                                                                                        ; SoC          ;
;          |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                      ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                ; SoC          ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                          ; SoC          ;
;          |altera_merlin_slave_translator:led_out_s1_translator|                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_out_s1_translator                                                                                                                                                           ; SoC          ;
;          |altera_merlin_slave_translator:pll_pll_slave_translator|                                              ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                                        ; SoC          ;
;          |altera_merlin_traffic_limiter:limiter|                                                                ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter                                                                                                                                                                          ; SoC          ;
;       |SoC_timer:timer|                                                                                         ; 129 (129)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|SoC_timer:timer                                                                                                                                                                                                                                        ; SoC          ;
;       |altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|                                            ; 51 (10)           ; 107 (5)      ; 180         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge                                                                                                                                                                                           ; SoC          ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                       ; 19 (19)           ; 49 (37)      ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                            ; SoC          ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                    ; 0 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                             ; SoC          ;
;                |altera_std_synchronizer:sync[0].u|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u                                                                           ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u                                                                           ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u                                                                           ; work         ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                   ; 0 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                            ; SoC          ;
;                |altera_std_synchronizer:sync[0].u|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u                                                                          ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u                                                                          ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u                                                                          ; work         ;
;             |altsyncram:mem_rtl_0|                                                                              ; 0 (0)             ; 0 (0)        ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                       ; work         ;
;                |altsyncram_asc1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_asc1:auto_generated                                                                                                        ; work         ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                       ; 22 (22)           ; 53 (41)      ; 92          ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                            ; SoC          ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                    ; 0 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                             ; SoC          ;
;                |altera_std_synchronizer:sync[0].u|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u                                                                           ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u                                                                           ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u                                                                           ; work         ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                   ; 0 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                            ; SoC          ;
;                |altera_std_synchronizer:sync[0].u|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u                                                                          ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u                                                                          ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u                                                                          ; work         ;
;             |altsyncram:mem_rtl_0|                                                                              ; 0 (0)             ; 0 (0)        ; 92          ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                       ; work         ;
;                |altsyncram_csc1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 92          ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_csc1:auto_generated                                                                                                        ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                               ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                              ; SoC          ;
;          |altera_std_synchronizer_bundle:sync|                                                                  ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                        ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                              ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_reset_controller:rst_controller_001                                                                                                                                                                                                             ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                       ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                              ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                  ; SoC          ;
;       |altera_reset_controller:rst_controller_002|                                                              ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_reset_controller:rst_controller_002                                                                                                                                                                                                             ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                  ; SoC          ;
;       |altera_reset_controller:rst_controller|                                                                  ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_reset_controller:rst_controller                                                                                                                                                                                                                 ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                      ; SoC          ;
;    |pzdyqx:nabboc|                                                                                              ; 123 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|pzdyqx:nabboc                                                                                                                                                                                                                                                    ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                            ; 123 (12)          ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                       ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                        ; 53 (23)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                         ; work         ;
;             |LQYT7093:MBPH5020|                                                                                 ; 30 (30)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                       ; work         ;
;          |KIFI3548:TPOO7242|                                                                                    ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                     ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                    ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                     ; work         ;
;          |PUDL0439:ESUL0435|                                                                                    ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                           ; 178 (1)           ; 109 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub                                                                                                                                                                                                                                                 ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                            ; 177 (137)         ; 109 (80)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                    ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                              ; 23 (23)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                            ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                            ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+
; Name                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_ic_data_module:SoC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_ic_tag_module:SoC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072  ; SoC_CPU_ic_tag_ram.mif              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem|SoC_CPU_ociram_sp_ram_module:SoC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pu71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; SoC_CPU_ociram_default_contents.mif ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_register_bank_a_module:SoC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_p8g1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; SoC_CPU_rf_ram_a.mif                ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_register_bank_b_module:SoC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_q8g1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; SoC_CPU_rf_ram_b.mif                ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_asc1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; 4            ; 22           ; 4            ; 22           ; 88    ; None                                ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_csc1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; 4            ; 23           ; 4            ; 23           ; 92    ; None                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                  ; IP Include File                                                                      ;
+--------+------------------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Altera ; Qsys                                     ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1                                                                                                                                              ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_avalon_mm_clock_crossing_bridge   ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge                                                                                 ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |TopLevel|SoC:inst1|SoC_CPU:cpu                                                                                                                                  ; C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v ;
; Altera ; altera_irq_mapper                        ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_irq_mapper:irq_mapper                                                                                                                    ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_irq_clock_crosser                 ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|altera_irq_clock_crosser:irq_synchronizer                                                                                                    ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_avalon_jtag_uart                  ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart                                                                                                                      ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_avalon_pio                        ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_LED_OUT:led_out                                                                                                                          ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_interconnect_wrapper       ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0                                                                                                      ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router                                                        ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_master_translator          ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:clock_crossing_bridge_m0_translator                                  ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_master_agent               ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent       ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                  ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                      ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                  ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router                                                            ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router_001                                                        ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_traffic_limiter            ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                  ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                              ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                      ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                        ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent              ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo         ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                   ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent                         ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                    ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_interconnect_wrapper       ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1                                                                                                      ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router:addr_router                                                        ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router_001:addr_router_001                                                ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:clock_crossing_bridge_s0_translator                                   ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent         ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo    ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux                                                  ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001                                          ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux                                                      ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001                                                  ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux_002:cmd_xbar_mux_002                                              ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux_003:cmd_xbar_mux_003                                              ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux_003:cmd_xbar_mux_004                                              ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux_003:cmd_xbar_mux_005                                              ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_master_translator          ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_data_master_translator                                           ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_master_agent               ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_master_translator          ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_instruction_master_translator                                    ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_master_agent               ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent         ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                      ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent            ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo       ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                     ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                 ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router:id_router                                                            ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router:id_router_001                                                        ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router_002:id_router_002                                                    ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router_003:id_router_003                                                    ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router_003:id_router_004                                                    ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router_003:id_router_005                                                    ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent      ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_out_s1_translator                                                 ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent                       ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                  ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_traffic_limiter            ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter                                                                ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator                                              ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent                    ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo             ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo               ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux                                                  ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_001                                              ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux_002:rsp_xbar_demux_002                                          ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux_003:rsp_xbar_demux_003                                          ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux_003:rsp_xbar_demux_004                                          ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux_003:rsp_xbar_demux_005                                          ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux                                                      ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001                                              ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_controller_s1_translator                                        ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent              ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo         ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altpll                                   ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_PLL:pll                                                                                                                                  ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_reset_controller                  ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|altera_reset_controller:rst_controller                                                                                                       ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_reset_controller                  ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|altera_reset_controller:rst_controller_001                                                                                                   ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_reset_controller                  ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|altera_reset_controller:rst_controller_002                                                                                                   ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_avalon_new_sdram_controller       ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_SDRAM_Controller:sdram_controller                                                                                                        ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_avalon_sysid_qsys                 ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_SYSID:sysid                                                                                                                              ; SoC/synthesis/../../SoC.qsys                                                         ;
; Altera ; altera_avalon_timer                      ; 13.1    ; N/A          ; N/A           ; |TopLevel|SoC:inst1|SoC_timer:timer                                                                                                                              ; SoC/synthesis/../../SoC.qsys                                                         ;
+--------+------------------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |TopLevel|SoC:inst1|SoC_SDRAM_Controller:sdram_controller|m_next             ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopLevel|SoC:inst1|SoC_SDRAM_Controller:sdram_controller|m_state                                                                                                                     ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |TopLevel|SoC:inst1|SoC_SDRAM_Controller:sdram_controller|i_next ;
+------------+------------+------------+------------+------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                   ;
+------------+------------+------------+------------+------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                            ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                            ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                            ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                            ;
+------------+------------+------------+------------+------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |TopLevel|SoC:inst1|SoC_SDRAM_Controller:sdram_controller|i_state               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                        ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                        ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                        ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                        ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                        ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                   ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                        ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                   ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                        ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[0]                                                                           ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|dreg[0]                                                                           ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[0]                                                                           ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                    ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_debug:the_SoC_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                            ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                    ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                            ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1                                                                            ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1                                                                            ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_debug:the_SoC_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                        ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1                                                                           ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1                                                                           ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                           ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_sysclk:the_SoC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_sysclk:the_SoC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                        ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_sysclk:the_SoC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_sysclk:the_SoC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                               ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                         ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[0]                                                                           ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|dreg[0]                                                                           ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[0]                                                                           ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                               ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                   ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                            ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|din_s1                                                                            ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|din_s1                                                                            ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                   ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u|din_s1                                                                           ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u|din_s1                                                                           ; yes                                                              ; yes                                        ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u|din_s1                                                                           ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64,70,71,85..87]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64,70,71,85..87]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_out_s1_translator|av_readdata_pre[3..31]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_out_s1_translator|av_chipselect_pre                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,1,3..5,9,11,14,15,17,20..24,27,28,31]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|i_addr[4,5]                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_CPU:cpu|E_control_reg_rddata[2..15,17..31]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_CPU:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_im:the_SoC_CPU_nios2_oci_im|trc_im_addr[0..6]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_im:the_SoC_CPU_nios2_oci_im|trc_wrap                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_dbrk:the_SoC_CPU_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_dbrk:the_SoC_CPU_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_dbrk:the_SoC_CPU_nios2_oci_dbrk|dbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_xbrk:the_SoC_CPU_nios2_oci_xbrk|xbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_xbrk:the_SoC_CPU_nios2_oci_xbrk|E_xbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_xbrk:the_SoC_CPU_nios2_oci_xbrk|E_xbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|last_dest_id[2]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][87]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][87]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][87]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][87]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][87]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][86]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][86]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][86]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][86]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][85]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][85]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][85]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][85]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][85]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                        ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[17,20..24,27,28,31]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[17,20..24,27,28,31]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][87]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][86]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][85]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                        ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[4]                                                                                                 ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[5]                                                                                               ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[5]                                                                                                 ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[6]                                                                                               ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[6]                                                                                                 ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[7]                                                                                               ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[7]                                                                                                 ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[8]                                                                                               ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[8]                                                                                                 ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[9]                                                                                               ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[9]                                                                                                 ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[10]                                                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[10]                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[11]                                                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[11]                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[12]                                                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[12]                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[13]                                                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[13]                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[14]                                                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[14]                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[15]                                                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[15]                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[17]                                                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[17]                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[18]                                                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[18]                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[2]                                                                                               ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[2]                                                                                                 ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[20]                                                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[20]                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[21]                                                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[21]                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[22]                                                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[22]                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[23]                                                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[23]                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[24]                                                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[24]                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[25]                                                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[25]                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[26]                                                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[26]                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[27]                                                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[27]                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[28]                                                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[28]                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[29]                                                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[29]                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[30]                                                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[30]                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[31]                                                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[31]                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[0]                                                                                               ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[0]                                                                                                 ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[3]                                                                                               ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[3]                                                                                                 ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[19]                                                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                                                            ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                                                                          ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                            ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                                                                          ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                  ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                  ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                   ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                 ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                   ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                 ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][70]                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][71]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][64]                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][71]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                               ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                               ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                               ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                               ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                               ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                               ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                               ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                               ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][72]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][105]                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][70]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                        ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                     ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                        ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                      ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                        ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                      ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                        ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                      ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                        ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                      ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                            ; Merged with SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                                                          ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                   ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                   ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[2,6..8,10,12,13,16,18,19,25,26,29]                                                                 ; Merged with SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                              ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|i_addr[0..3,6..11]                                                                                                                                                                 ; Merged with SoC:inst1|SoC_SDRAM_Controller:sdram_controller|i_addr[12]                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                           ; Merged with SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                         ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                    ; Merged with SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                         ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                       ; Merged with SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                         ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                 ; Merged with SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                         ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_out_s1_translator|waitrequest_reset_override                                                                                                  ; Merged with SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                         ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                ; Merged with SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                         ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                        ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                      ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                        ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                      ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                        ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                      ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                        ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                      ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                        ;
; SoC:inst1|SoC_CPU:cpu|E_logic_op[0]                                                                                                                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|E_compare_op[0]                                                                                                                                                                                            ;
; SoC:inst1|SoC_CPU:cpu|E_logic_op[1]                                                                                                                                                                                                ; Merged with SoC:inst1|SoC_CPU:cpu|E_compare_op[1]                                                                                                                                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                   ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                 ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                   ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                 ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                    ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                    ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]           ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]         ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]           ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                        ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]                                                                     ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]         ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]         ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                 ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]               ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                 ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]      ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]    ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]      ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                  ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                  ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]   ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2] ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]   ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][70]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][86]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][87]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][105]                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][70]                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][70]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][86]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][87]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][72]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][105]                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                               ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                              ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                               ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                               ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                               ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                               ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                               ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                               ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                               ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                            ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][70]                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][70]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][86]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][87]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][72]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][105]                                                                       ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                         ; Merged with SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                    ; Merged with SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][70]                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][70]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][86]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][87]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][72]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][105]                                                                       ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46]                                                                                   ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46]                                                                                   ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                      ; Merged with SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                    ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                      ; Merged with SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                    ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]           ; Merged with SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]         ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]           ; Merged with SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][70]                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][70]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][87]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][72]                                                                          ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][105]                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][70]                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][70]                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]                                                                     ; Merged with SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][71]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_break:the_SoC_CPU_nios2_oci_break|trigger_state                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_dbrk:the_SoC_CPU_nios2_oci_dbrk|dbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_break:the_SoC_CPU_nios2_oci_break|trigbrktype                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][72]                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[39]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|internal_out_payload[39]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][104]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][104]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][104]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][104]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][104]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][104]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][104]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][104]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][104]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][104]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][104]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][104]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][104]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|m_next~9                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|m_next~10                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|m_next~13                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|m_next~14                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|m_next~16                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|i_next~4                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|i_next~5                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|i_next~6                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|i_state~14                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|i_state~15                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|i_state~16                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|DRsize~3                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|DRsize~4                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|DRsize~5                     ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|DRsize.101                   ; Lost fanout                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|DRsize.011                   ; Merged with SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|DRsize.001                 ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|DRsize.001                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 633                                                                                                                                                                                            ;                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                 ; Lost Fanouts              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][87],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][87],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][87],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][87],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][87],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][87]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                 ; Lost Fanouts              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][86],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][86],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][86],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][86],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][86]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                 ; Lost Fanouts              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][85],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][85],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][85],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][85],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][85],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][85]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][104]                                                ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][104],                                                                 ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][104],                                                                 ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][104],                                                                 ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][104],                                                                 ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][104],                                                                 ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][104],                                                                 ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                      ; Lost Fanouts              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67],                                                                       ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67],                                                                       ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67],                                                                       ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67],                                                                       ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67],                                                                       ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67],                                                                       ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][71]                                                 ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64],                                                                  ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64],                                                                  ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                   ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][104]                                                     ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][104],                                                                      ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][104],                                                                      ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][104],                                                                      ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][104],                                                                      ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][104],                                                                      ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                      ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64],                                                                       ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64],                                                                       ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64],                                                                       ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64],                                                                       ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64],                                                                       ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                        ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                 ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                 ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                             ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[31]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                           ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[10]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                           ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                              ;
;                                                                                                                                                                                                                ;                           ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[26]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[25]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[24]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[23]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[22]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[21]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[20]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[19]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[18]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                              ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_dbrk:the_SoC_CPU_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND              ; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_dbrk:the_SoC_CPU_nios2_oci_dbrk|dbrk_break,                                                                                                      ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_break:the_SoC_CPU_nios2_oci_break|trigbrktype                                                                                                    ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[16]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[15]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[27]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[13]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[12]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[11]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[4]                                                                                   ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                               ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                               ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[9]                                                                                   ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                               ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                               ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[8]                                                                                   ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                               ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                               ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[7]                                                                                   ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                               ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                               ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[6]                                                                                   ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                               ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                               ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[5]                                                                                   ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                               ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                               ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[3]                                                                                   ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                               ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                               ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                 ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],                                                                 ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[2]                                                                                   ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                               ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                               ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[30]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                              ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                               ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                               ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                                ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[29]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[14]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                    ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                     ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]       ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                 ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                  ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                    ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                      ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                       ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[28]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[17]                                                                                  ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                              ;
;                                                                                                                                                                                                                ; due to stuck port data_in ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                 ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                  ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                 ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                  ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                 ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                  ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                            ; Lost Fanouts              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                            ; Lost Fanouts              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                            ; Lost Fanouts              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                              ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                 ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                  ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                    ; Lost Fanouts              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                      ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[17]                                                                                 ; Stuck at GND              ; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[17]                                                                                                            ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[20]                                                                                 ; Stuck at GND              ; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[20]                                                                                                            ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[21]                                                                                 ; Stuck at GND              ; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[21]                                                                                                            ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[22]                                                                                 ; Stuck at GND              ; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[22]                                                                                                            ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[23]                                                                                 ; Stuck at GND              ; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[23]                                                                                                            ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[24]                                                                                 ; Stuck at GND              ; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[24]                                                                                                            ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[27]                                                                                 ; Stuck at GND              ; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[27]                                                                                                            ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[28]                                                                                 ; Stuck at GND              ; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[28]                                                                                                            ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[31]                                                                                 ; Stuck at GND              ; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[31]                                                                                                            ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                 ; Lost Fanouts              ; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                   ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                      ; Lost Fanouts              ; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                        ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_dbrk:the_SoC_CPU_nios2_oci_dbrk|dbrk_goto1                                                                                     ; Stuck at GND              ; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_break:the_SoC_CPU_nios2_oci_break|trigger_state                                                                                                  ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                              ; Lost Fanouts              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                              ; Lost Fanouts              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                              ; Lost Fanouts              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                               ; Lost Fanouts              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                 ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                      ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                 ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[39]                                                                                          ; Lost Fanouts              ; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|internal_out_payload[39]                                                                                                   ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                      ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                        ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                 ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                   ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                              ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                             ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                               ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                   ; Stuck at GND              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                     ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                               ; Lost Fanouts              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                 ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                               ; Lost Fanouts              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                 ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                    ; Stuck at VCC              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                             ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                        ; Stuck at VCC              ; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                 ;
;                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                  ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|DRsize.101                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2109  ;
; Number of registers using Synchronous Clear  ; 40    ;
; Number of registers using Synchronous Load   ; 222   ;
; Number of registers using Asynchronous Clear ; 1529  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1299  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[2]                                           ; 1       ;
; SoC:inst1|SoC_timer:timer|internal_counter[0]                                                                                                                     ; 3       ;
; SoC:inst1|SoC_timer:timer|internal_counter[1]                                                                                                                     ; 3       ;
; SoC:inst1|SoC_timer:timer|internal_counter[2]                                                                                                                     ; 3       ;
; SoC:inst1|SoC_timer:timer|internal_counter[3]                                                                                                                     ; 3       ;
; SoC:inst1|SoC_timer:timer|internal_counter[8]                                                                                                                     ; 3       ;
; SoC:inst1|SoC_timer:timer|internal_counter[9]                                                                                                                     ; 3       ;
; SoC:inst1|SoC_timer:timer|internal_counter[10]                                                                                                                    ; 3       ;
; SoC:inst1|SoC_timer:timer|internal_counter[13]                                                                                                                    ; 3       ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|m_cmd[1]                                                                                                          ; 2       ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|m_cmd[3]                                                                                                          ; 1       ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|m_cmd[2]                                                                                                          ; 2       ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|m_cmd[0]                                                                                                          ; 2       ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|i_cmd[1]                                                                                                          ; 2       ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|i_cmd[3]                                                                                                          ; 2       ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|i_cmd[2]                                                                                                          ; 2       ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|i_cmd[0]                                                                                                          ; 2       ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|i_addr[12]                                                                                                        ; 11      ;
; SoC:inst1|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                          ; 1       ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|refresh_counter[13]                                                                                               ; 2       ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|refresh_counter[10]                                                                                               ; 2       ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|refresh_counter[9]                                                                                                ; 2       ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|refresh_counter[8]                                                                                                ; 2       ;
; SoC:inst1|SoC_SDRAM_Controller:sdram_controller|refresh_counter[4]                                                                                                ; 2       ;
; SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; 38      ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rst1                                                                          ; 10      ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|av_waitrequest                                                                                                                  ; 5       ;
; SoC:inst1|SoC_CPU:cpu|M_pipe_flush                                                                                                                                ; 7       ;
; SoC:inst1|SoC_CPU:cpu|hbreak_enabled                                                                                                                              ; 10      ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|count[9]                                                                      ; 11      ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]            ; 2       ;
; SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                       ; 1       ;
; SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                       ; 4       ;
; SoC:inst1|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                          ; 2       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|waitrequest_reset_override                              ; 4       ;
; SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; 1       ;
; SoC:inst1|SoC_CPU:cpu|M_wr_dst_reg                                                                                                                                ; 67      ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|empty                                                       ; 4       ;
; SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                ; 2       ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|t_dav                                                                                                                           ; 3       ;
; SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                       ; 1       ;
; SoC:inst1|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                          ; 1       ;
; SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ; 1       ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[16]                               ; 2       ;
; SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rst2                                                                          ; 3       ;
; SoC:inst1|SoC_CPU:cpu|ic_tag_clr_valid_bits                                                                                                                       ; 1       ;
; SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                       ; 1       ;
; SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg|oci_ienable[1]                                ; 2       ;
; SoC:inst1|SoC_CPU:cpu|clr_break_line                                                                                                                              ; 5       ;
; SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                           ; 1       ;
; SoC:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                           ; 217     ;
; SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                            ; 1       ;
; SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest ; 4       ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|empty                                                       ; 4       ;
; SoC:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                            ; 1       ;
; SoC:inst1|SoC_PLL:pll|pfdena_reg                                                                                                                                  ; 2       ;
; SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                            ; 1       ;
; SoC:inst1|SoC_timer:timer|period_l_register[2]                                                                                                                    ; 2       ;
; SoC:inst1|SoC_timer:timer|period_l_register[10]                                                                                                                   ; 2       ;
; SoC:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                            ; 1       ;
; SoC:inst1|SoC_timer:timer|period_l_register[13]                                                                                                                   ; 2       ;
; SoC:inst1|SoC_timer:timer|period_l_register[9]                                                                                                                    ; 2       ;
; SoC:inst1|SoC_timer:timer|period_l_register[8]                                                                                                                    ; 2       ;
; SoC:inst1|SoC_timer:timer|period_l_register[3]                                                                                                                    ; 2       ;
; SoC:inst1|SoC_timer:timer|period_l_register[1]                                                                                                                    ; 2       ;
; SoC:inst1|SoC_timer:timer|period_l_register[0]                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                      ; 3       ;
; Total number of inverted registers = 69                                                                                                                           ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                       ; Megafunction                                                                                                    ; Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------+
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[0..16,18,19,25,26,29,30] ; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|mem_rtl_0 ; RAM  ;
; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|internal_out_payload[5..20,37,38,42..45]      ; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|mem_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_out_s1_translator|wait_latency_counter[0]                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|E_src2_prelim[20]                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|av_ld_data_aligned_or_div[0]                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|M_shift_rot_result[24]                                                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|E_src1_prelim[7]                                                                                                                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|E_src2_imm[21]                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|M_mem_byte_en[1]                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|D_iw[26]                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|readdata[2]                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|pending_read_count[2]                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|ic_fill_ap_offset[2]                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|E_control_reg_rddata[1]                                                                                                                                                                ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem|MonDReg[7]                                                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem|MonDReg[18]                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|ic_tag_wraddress[0]                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|F_pc[18]                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|M_st_data[30]                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck|sr[21] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem|MonAReg[6]                                                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_SDRAM_Controller:sdram_controller|m_dqm[3]                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|M_mem_byte_en[2]                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_break:the_SoC_CPU_nios2_oci_break|break_readreg[2]                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_SDRAM_Controller:sdram_controller|m_addr[12]                                                                                                                                                   ;
; 7:1                ; 26 bits   ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_CPU:cpu|M_pipe_flush_waddr[0]                                                                                                                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_SDRAM_Controller:sdram_controller|m_addr[5]                                                                                                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_SDRAM_Controller:sdram_controller|m_addr[3]                                                                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                              ;
; 12:1               ; 62 bits   ; 496 LEs       ; 0 LEs                ; 496 LEs                ; Yes        ; |TopLevel|SoC:inst1|SoC_SDRAM_Controller:sdram_controller|active_data[27]                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst1|SoC_SDRAM_Controller:sdram_controller|m_data[19]                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopLevel|SoC:inst1|SoC_CPU:cpu|M_wr_data_unfiltered[22]                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopLevel|SoC:inst1|SoC_CPU:cpu|E_logic_result[5]                                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TopLevel|SoC:inst1|SoC_CPU:cpu|D_dst_regnum[4]                                                                                                                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |TopLevel|SoC:inst1|SoC_CPU:cpu|F_ic_data_rd_addr_nxt[1]                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |TopLevel|SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router_001:addr_router_001|src_channel[3]                                                                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |TopLevel|SoC:inst1|SoC_SDRAM_Controller:sdram_controller|Selector34                                                                                                                                                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |TopLevel|SoC:inst1|SoC_SDRAM_Controller:sdram_controller|Selector28                                                                                                                                                   ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |TopLevel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------+
; Source assignments for SoC:inst1|SoC_PLL:pll ;
+----------------+-------+------+--------------+
; Assignment     ; Value ; From ; To           ;
+----------------+-------+------+--------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg   ;
+----------------+-------+------+--------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_PLL:pll|SoC_PLL_stdsync_sv6:stdsync2|SoC_PLL_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_SDRAM_Controller:sdram_controller ;
+-----------------------------+-------+------+---------------------------+
; Assignment                  ; Value ; From ; To                        ;
+-----------------------------+-------+------+---------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0           ;
+-----------------------------+-------+------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge ;
+------------------------------------+-------+------+-------------------------------------------+
; Assignment                         ; Value ; From ; To                                        ;
+------------------------------------+-------+------+-------------------------------------------+
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; altera_avalon_dc_fifo:cmd_fifo            ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; altera_avalon_dc_fifo:rsp_fifo            ;
+------------------------------------+-------+------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux_003:rsp_xbar_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux_003:rsp_xbar_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux_003:rsp_xbar_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_csc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_asc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge ;
+---------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                        ;
; SYMBOL_WIDTH        ; 8     ; Signed Integer                                                                        ;
; ADDRESS_WIDTH       ; 10    ; Signed Integer                                                                        ;
; BURSTCOUNT_WIDTH    ; 1     ; Signed Integer                                                                        ;
; COMMAND_FIFO_DEPTH  ; 4     ; Signed Integer                                                                        ;
; RESPONSE_FIFO_DEPTH ; 4     ; Signed Integer                                                                        ;
; MASTER_SYNC_DEPTH   ; 2     ; Signed Integer                                                                        ;
; SLAVE_SYNC_DEPTH    ; 2     ; Signed Integer                                                                        ;
; BYTEEN_WIDTH        ; 4     ; Signed Integer                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL           ; 50    ; Signed Integer                                                                                                 ;
; FIFO_DEPTH                ; 4     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH             ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH               ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS               ; 0     ; Signed Integer                                                                                                 ;
; USE_IN_FILL_LEVEL         ; 0     ; Signed Integer                                                                                                 ;
; USE_OUT_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                 ;
; WR_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                 ;
; RD_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                 ;
; STREAM_ALMOST_FULL        ; 0     ; Signed Integer                                                                                                 ;
; STREAM_ALMOST_EMPTY       ; 0     ; Signed Integer                                                                                                 ;
; BACKPRESSURE_DURING_RESET ; 1     ; Signed Integer                                                                                                 ;
; LOOKAHEAD_POINTERS        ; 0     ; Signed Integer                                                                                                 ;
; PIPELINE_POINTERS         ; 0     ; Signed Integer                                                                                                 ;
; USE_SPACE_AVAIL_IF        ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL           ; 32    ; Signed Integer                                                                                                 ;
; FIFO_DEPTH                ; 4     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH             ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH               ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS               ; 0     ; Signed Integer                                                                                                 ;
; USE_IN_FILL_LEVEL         ; 0     ; Signed Integer                                                                                                 ;
; USE_OUT_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                 ;
; WR_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                 ;
; RD_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                 ;
; STREAM_ALMOST_FULL        ; 0     ; Signed Integer                                                                                                 ;
; STREAM_ALMOST_EMPTY       ; 0     ; Signed Integer                                                                                                 ;
; BACKPRESSURE_DURING_RESET ; 0     ; Signed Integer                                                                                                 ;
; LOOKAHEAD_POINTERS        ; 0     ; Signed Integer                                                                                                 ;
; PIPELINE_POINTERS         ; 0     ; Signed Integer                                                                                                 ;
; USE_SPACE_AVAIL_IF        ; 1     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:clock_crossing_bridge_m0_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 10    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 10    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 64    ; Signed Integer                                                                                                                                            ;
; PKT_QOS_L                 ; 64    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 62    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 62    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 61    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 61    ; Signed Integer                                                                                                                                            ;
; PKT_CACHE_H               ; 74    ; Signed Integer                                                                                                                                            ;
; PKT_CACHE_L               ; 71    ; Signed Integer                                                                                                                                            ;
; PKT_THREAD_ID_H           ; 67    ; Signed Integer                                                                                                                                            ;
; PKT_THREAD_ID_L           ; 67    ; Signed Integer                                                                                                                                            ;
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_H          ; 70    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_L          ; 68    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 65    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 66    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 66    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 75    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 76    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 77    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 79    ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 80    ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_W                ; 10    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_H              ; 65    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_H             ; 66    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_L             ; 66    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_H          ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_L          ; 68    ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 76    ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 75    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 77    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 79    ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 80    ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                     ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                     ;
; FIFO_DATA_W               ; 81    ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH          ; 81    ; Signed Integer                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 65    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 66    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 66    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 70    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 68    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 76    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 75    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 77    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 79    ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 80    ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 81    ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 81    ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router_001|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 66    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 66    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 65    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 80    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                   ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                   ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                   ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                   ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                   ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                   ;
; REORDER                   ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_controller_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:clock_crossing_bridge_s0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_out_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                                          ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                                          ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                                          ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                                          ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                                          ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                                          ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                          ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                          ;
; ID                        ; 1     ; Signed Integer                                                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                                   ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                                   ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                                   ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                                   ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                                   ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                                   ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                       ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                  ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                     ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                            ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                          ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                          ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                     ;
; FIFO_DEPTH          ; 9     ; Signed Integer                                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                     ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                             ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                             ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                             ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                        ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router:addr_router|SoC_mm_interconnect_1_addr_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router_001:addr_router_001|SoC_mm_interconnect_1_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router:id_router|SoC_mm_interconnect_1_id_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router:id_router_001|SoC_mm_interconnect_1_id_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router_002:id_router_002|SoC_mm_interconnect_1_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router_003:id_router_003|SoC_mm_interconnect_1_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router_003:id_router_004|SoC_mm_interconnect_1_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router_003:id_router_005|SoC_mm_interconnect_1_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                   ;
; MAX_OUTSTANDING_RESPONSES ; 7     ; Signed Integer                                                                                   ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                   ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                   ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                   ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                   ;
; REORDER                   ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 6     ; Signed Integer                                                                                                    ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                    ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                    ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                    ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 6     ; Signed Integer                                                                                                        ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                        ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                        ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                        ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                                 ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                 ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+---------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                ;
+--------------------+-------+---------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                      ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                      ;
+--------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                              ;
; depth          ; 3     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 23                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 2                    ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 4                    ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 23                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 2                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 4                    ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_csc1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 22                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 2                    ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 4                    ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 22                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 2                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 4                    ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_asc1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                ;
; Entity Instance            ; SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                     ;
;     -- lpm_width           ; 8                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
; Entity Instance            ; SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                     ;
;     -- lpm_width           ; 8                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
+----------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                          ;
; Entity Instance                           ; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 23                                                                                                                         ;
;     -- NUMWORDS_A                         ; 4                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 23                                                                                                                         ;
;     -- NUMWORDS_B                         ; 4                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 22                                                                                                                         ;
;     -- NUMWORDS_A                         ; 4                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 22                                                                                                                         ;
;     -- NUMWORDS_B                         ; 4                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------+
; Port           ; Type   ; Severity ; Details                                 ;
+----------------+--------+----------+-----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                            ;
+----------------+--------+----------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                             ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                        ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                         ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router_003:id_router_003|SoC_mm_interconnect_1_id_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router_002:id_router_002|SoC_mm_interconnect_1_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router:id_router|SoC_mm_interconnect_1_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router_001:addr_router_001|SoC_mm_interconnect_1_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                            ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router:addr_router|SoC_mm_interconnect_1_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_out_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                        ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                           ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                              ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                         ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_out_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:clock_crossing_bridge_s0_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                           ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                      ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                           ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_controller_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                      ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                 ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                        ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                   ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_data_master_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                              ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                              ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                    ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                          ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                           ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                               ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                      ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                           ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                      ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                      ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                 ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:clock_crossing_bridge_m0_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                            ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                             ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_CPU:cpu"         ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo"                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; out_ready           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; in_startofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in_endofpacket      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in_empty            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in_empty[0]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in_error            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in_error[0]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in_channel          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in_channel[0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in_csr_address      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in_csr_address[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in_csr_read         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in_csr_read[-1]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in_csr_write        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in_csr_write[-1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in_csr_writedata    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; out_csr_address     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out_csr_address[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; out_csr_read        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out_csr_read[-1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; out_csr_write       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out_csr_write[-1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; out_csr_writedata   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; out_startofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; out_endofpacket     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; out_empty           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; out_error           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; out_channel         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; in_csr_readdata     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; out_csr_readdata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; almost_full_valid   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; almost_full_data    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; almost_empty_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; almost_empty_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo"                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_startofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in_endofpacket      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in_empty            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in_empty[0]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in_error            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in_error[0]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in_channel          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in_channel[0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in_csr_address      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in_csr_address[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in_csr_read         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in_csr_read[-1]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in_csr_write        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in_csr_write[-1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in_csr_writedata    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; out_csr_address     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out_csr_address[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; out_csr_read        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out_csr_read[-1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; out_csr_write       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out_csr_write[-1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; out_csr_writedata   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; out_startofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; out_endofpacket     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; out_empty           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; out_error           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; out_channel         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; in_csr_readdata     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; out_csr_readdata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; almost_full_valid   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; almost_full_data    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; almost_empty_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; almost_empty_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; space_avail_data    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic"                                                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_jtag_uart:jtag_uart"                                                                                ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_SDRAM_Controller:sdram_controller|SoC_SDRAM_Controller_input_efifo_module:the_SoC_SDRAM_Controller_input_efifo_module" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_PLL:pll|SoC_PLL_altpll_kdh2:sd1"                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst1|SoC_PLL:pll"      ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; areset    ; Input  ; Info     ; Explicitly unconnected ;
; locked    ; Output ; Info     ; Explicitly unconnected ;
; phasedone ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Apr 04 09:12:48 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off JSoC -c TopLevel
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.bdf
    Info (12023): Found entity 1: TopLevel
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v
    Info (12023): Found entity 1: SoC
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv
    Info (12023): Found entity 1: SoC_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1.v
    Info (12023): Found entity 1: SoC_mm_interconnect_1
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_1_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_1_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_003.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_1_rsp_xbar_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_1_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_1_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_003.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_1_cmd_xbar_mux_003
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_002.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_1_cmd_xbar_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_1_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_1_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_1_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_id_router_003.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_1_id_router_003_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_1_id_router_003
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_id_router_002.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_1_id_router_002_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_1_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_id_router.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_1_id_router_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_1_id_router
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_addr_router_001.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_1_addr_router_001_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_1_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_addr_router.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_1_addr_router_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_1_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v
    Info (12023): Found entity 1: SoC_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_led_out.v
    Info (12023): Found entity 1: SoC_LED_OUT
Info (12021): Found 23 design units, including 23 entities, in source file soc/synthesis/submodules/soc_cpu.v
    Info (12023): Found entity 1: SoC_CPU_ic_data_module
    Info (12023): Found entity 2: SoC_CPU_ic_tag_module
    Info (12023): Found entity 3: SoC_CPU_register_bank_a_module
    Info (12023): Found entity 4: SoC_CPU_register_bank_b_module
    Info (12023): Found entity 5: SoC_CPU_nios2_oci_debug
    Info (12023): Found entity 6: SoC_CPU_ociram_sp_ram_module
    Info (12023): Found entity 7: SoC_CPU_nios2_ocimem
    Info (12023): Found entity 8: SoC_CPU_nios2_avalon_reg
    Info (12023): Found entity 9: SoC_CPU_nios2_oci_break
    Info (12023): Found entity 10: SoC_CPU_nios2_oci_xbrk
    Info (12023): Found entity 11: SoC_CPU_nios2_oci_dbrk
    Info (12023): Found entity 12: SoC_CPU_nios2_oci_itrace
    Info (12023): Found entity 13: SoC_CPU_nios2_oci_td_mode
    Info (12023): Found entity 14: SoC_CPU_nios2_oci_dtrace
    Info (12023): Found entity 15: SoC_CPU_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 16: SoC_CPU_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 17: SoC_CPU_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 18: SoC_CPU_nios2_oci_fifo
    Info (12023): Found entity 19: SoC_CPU_nios2_oci_pib
    Info (12023): Found entity 20: SoC_CPU_nios2_oci_im
    Info (12023): Found entity 21: SoC_CPU_nios2_performance_monitors
    Info (12023): Found entity 22: SoC_CPU_nios2_oci
    Info (12023): Found entity 23: SoC_CPU
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: SoC_CPU_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: SoC_CPU_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: SoC_CPU_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_oci_test_bench.v
    Info (12023): Found entity 1: SoC_CPU_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_test_bench.v
    Info (12023): Found entity 1: SoC_CPU_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid.v
    Info (12023): Found entity 1: SoC_SYSID
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_clock_crossing_bridge
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle
Info (12021): Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart.v
    Info (12023): Found entity 1: SoC_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: SoC_jtag_uart_scfifo_w
    Info (12023): Found entity 3: SoC_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: SoC_jtag_uart_scfifo_r
    Info (12023): Found entity 5: SoC_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer.v
    Info (12023): Found entity 1: SoC_timer
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_sdram_controller.v
    Info (12023): Found entity 1: SoC_SDRAM_Controller_input_efifo_module
    Info (12023): Found entity 2: SoC_SDRAM_Controller
Info (12021): Found 4 design units, including 4 entities, in source file soc/synthesis/submodules/soc_pll.v
    Info (12023): Found entity 1: SoC_PLL_dffpipe_l2c
    Info (12023): Found entity 2: SoC_PLL_stdsync_sv6
    Info (12023): Found entity 3: SoC_PLL_altpll_kdh2
    Info (12023): Found entity 4: SoC_PLL
Warning (10037): Verilog HDL or VHDL warning at SoC_SDRAM_Controller.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at SoC_SDRAM_Controller.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at SoC_SDRAM_Controller.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at SoC_SDRAM_Controller.v(680): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at SoC_CPU.v(1798): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at SoC_CPU.v(1800): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at SoC_CPU.v(1956): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at SoC_CPU.v(2780): conditional expression evaluates to a constant
Info (12127): Elaborating entity "TopLevel" for the top level hierarchy
Info (12128): Elaborating entity "SoC" for hierarchy "SoC:inst1"
Info (12128): Elaborating entity "SoC_PLL" for hierarchy "SoC:inst1|SoC_PLL:pll"
Info (12128): Elaborating entity "SoC_PLL_stdsync_sv6" for hierarchy "SoC:inst1|SoC_PLL:pll|SoC_PLL_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "SoC_PLL_dffpipe_l2c" for hierarchy "SoC:inst1|SoC_PLL:pll|SoC_PLL_stdsync_sv6:stdsync2|SoC_PLL_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "SoC_PLL_altpll_kdh2" for hierarchy "SoC:inst1|SoC_PLL:pll|SoC_PLL_altpll_kdh2:sd1"
Info (12128): Elaborating entity "SoC_SDRAM_Controller" for hierarchy "SoC:inst1|SoC_SDRAM_Controller:sdram_controller"
Info (12128): Elaborating entity "SoC_SDRAM_Controller_input_efifo_module" for hierarchy "SoC:inst1|SoC_SDRAM_Controller:sdram_controller|SoC_SDRAM_Controller_input_efifo_module:the_SoC_SDRAM_Controller_input_efifo_module"
Info (12128): Elaborating entity "SoC_timer" for hierarchy "SoC:inst1|SoC_timer:timer"
Info (12128): Elaborating entity "SoC_jtag_uart" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "SoC_jtag_uart_scfifo_w" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "SoC_jtag_uart_scfifo_r" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "SoC:inst1|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_avalon_mm_clock_crossing_bridge" for hierarchy "SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge"
Warning (10230): Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo"
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u"
Info (12130): Elaborated megafunction instantiation "SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u"
Info (12133): Instantiated megafunction "SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo"
Info (12128): Elaborating entity "SoC_SYSID" for hierarchy "SoC:inst1|SoC_SYSID:sysid"
Info (12128): Elaborating entity "SoC_CPU" for hierarchy "SoC:inst1|SoC_CPU:cpu"
Info (12128): Elaborating entity "SoC_CPU_test_bench" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_test_bench:the_SoC_CPU_test_bench"
Info (12128): Elaborating entity "SoC_CPU_ic_data_module" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_ic_data_module:SoC_CPU_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_ic_data_module:SoC_CPU_ic_data|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_ic_data_module:SoC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated"
Info (12128): Elaborating entity "SoC_CPU_ic_tag_module" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_ic_tag_module:SoC_CPU_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_ic_tag_module:SoC_CPU_ic_tag|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qig1.tdf
    Info (12023): Found entity 1: altsyncram_qig1
Info (12128): Elaborating entity "altsyncram_qig1" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_ic_tag_module:SoC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated"
Info (12128): Elaborating entity "SoC_CPU_register_bank_a_module" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_register_bank_a_module:SoC_CPU_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_register_bank_a_module:SoC_CPU_register_bank_a|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p8g1.tdf
    Info (12023): Found entity 1: altsyncram_p8g1
Info (12128): Elaborating entity "altsyncram_p8g1" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_register_bank_a_module:SoC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_p8g1:auto_generated"
Info (12128): Elaborating entity "SoC_CPU_register_bank_b_module" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_register_bank_b_module:SoC_CPU_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_register_bank_b_module:SoC_CPU_register_bank_b|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q8g1.tdf
    Info (12023): Found entity 1: altsyncram_q8g1
Info (12128): Elaborating entity "altsyncram_q8g1" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_register_bank_b_module:SoC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_q8g1:auto_generated"
Info (12128): Elaborating entity "SoC_CPU_nios2_oci" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci"
Info (12128): Elaborating entity "SoC_CPU_nios2_oci_debug" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_debug:the_SoC_CPU_nios2_oci_debug"
Info (12128): Elaborating entity "SoC_CPU_nios2_ocimem" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem"
Info (12128): Elaborating entity "SoC_CPU_ociram_sp_ram_module" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem|SoC_CPU_ociram_sp_ram_module:SoC_CPU_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem|SoC_CPU_ociram_sp_ram_module:SoC_CPU_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pu71.tdf
    Info (12023): Found entity 1: altsyncram_pu71
Info (12128): Elaborating entity "altsyncram_pu71" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem|SoC_CPU_ociram_sp_ram_module:SoC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pu71:auto_generated"
Info (12128): Elaborating entity "SoC_CPU_nios2_avalon_reg" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg"
Info (12128): Elaborating entity "SoC_CPU_nios2_oci_break" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_break:the_SoC_CPU_nios2_oci_break"
Info (12128): Elaborating entity "SoC_CPU_nios2_oci_xbrk" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_xbrk:the_SoC_CPU_nios2_oci_xbrk"
Info (12128): Elaborating entity "SoC_CPU_nios2_oci_dbrk" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_dbrk:the_SoC_CPU_nios2_oci_dbrk"
Info (12128): Elaborating entity "SoC_CPU_nios2_oci_itrace" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_itrace:the_SoC_CPU_nios2_oci_itrace"
Info (12128): Elaborating entity "SoC_CPU_nios2_oci_dtrace" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_dtrace:the_SoC_CPU_nios2_oci_dtrace"
Info (12128): Elaborating entity "SoC_CPU_nios2_oci_td_mode" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_dtrace:the_SoC_CPU_nios2_oci_dtrace|SoC_CPU_nios2_oci_td_mode:SoC_CPU_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "SoC_CPU_nios2_oci_fifo" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_fifo:the_SoC_CPU_nios2_oci_fifo"
Info (12128): Elaborating entity "SoC_CPU_nios2_oci_compute_input_tm_cnt" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_fifo:the_SoC_CPU_nios2_oci_fifo|SoC_CPU_nios2_oci_compute_input_tm_cnt:the_SoC_CPU_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "SoC_CPU_nios2_oci_fifo_wrptr_inc" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_fifo:the_SoC_CPU_nios2_oci_fifo|SoC_CPU_nios2_oci_fifo_wrptr_inc:the_SoC_CPU_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "SoC_CPU_nios2_oci_fifo_cnt_inc" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_fifo:the_SoC_CPU_nios2_oci_fifo|SoC_CPU_nios2_oci_fifo_cnt_inc:the_SoC_CPU_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "SoC_CPU_oci_test_bench" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_fifo:the_SoC_CPU_nios2_oci_fifo|SoC_CPU_oci_test_bench:the_SoC_CPU_oci_test_bench"
Info (12128): Elaborating entity "SoC_CPU_nios2_oci_pib" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_pib:the_SoC_CPU_nios2_oci_pib"
Info (12128): Elaborating entity "SoC_CPU_nios2_oci_im" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_im:the_SoC_CPU_nios2_oci_im"
Info (12128): Elaborating entity "SoC_CPU_jtag_debug_module_wrapper" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "SoC_CPU_jtag_debug_module_tck" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck"
Info (12128): Elaborating entity "SoC_CPU_jtag_debug_module_sysclk" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|SoC_CPU_jtag_debug_module_sysclk:the_SoC_CPU_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_CPU_jtag_debug_module_phy"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_CPU_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12128): Elaborating entity "SoC_LED_OUT" for hierarchy "SoC:inst1|SoC_LED_OUT:led_out"
Info (12128): Elaborating entity "SoC_mm_interconnect_0" for hierarchy "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:clock_crossing_bridge_m0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_addr_router" for hierarchy "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_addr_router_default_decode" for hierarchy "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_id_router" for hierarchy "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_id_router_default_decode" for hierarchy "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_cmd_xbar_demux" for hierarchy "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_cmd_xbar_mux" for hierarchy "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_rsp_xbar_demux" for hierarchy "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_rsp_xbar_mux" for hierarchy "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SoC:inst1|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "SoC_mm_interconnect_1" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_controller_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:clock_crossing_bridge_s0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_out_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "SoC_mm_interconnect_1_addr_router" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router:addr_router"
Info (12128): Elaborating entity "SoC_mm_interconnect_1_addr_router_default_decode" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router:addr_router|SoC_mm_interconnect_1_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_mm_interconnect_1_addr_router_001" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "SoC_mm_interconnect_1_addr_router_001_default_decode" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router_001:addr_router_001|SoC_mm_interconnect_1_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_mm_interconnect_1_id_router" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router:id_router"
Info (12128): Elaborating entity "SoC_mm_interconnect_1_id_router_default_decode" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router:id_router|SoC_mm_interconnect_1_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_mm_interconnect_1_id_router_002" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router_002:id_router_002"
Info (12128): Elaborating entity "SoC_mm_interconnect_1_id_router_002_default_decode" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router_002:id_router_002|SoC_mm_interconnect_1_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_mm_interconnect_1_id_router_003" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router_003:id_router_003"
Info (12128): Elaborating entity "SoC_mm_interconnect_1_id_router_003_default_decode" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_id_router_003:id_router_003|SoC_mm_interconnect_1_id_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "SoC_mm_interconnect_1_cmd_xbar_demux" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "SoC_mm_interconnect_1_cmd_xbar_demux_001" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "SoC_mm_interconnect_1_cmd_xbar_mux" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "SoC_mm_interconnect_1_cmd_xbar_mux_002" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux_002:cmd_xbar_mux_002"
Info (12128): Elaborating entity "SoC_mm_interconnect_1_cmd_xbar_mux_003" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux_003:cmd_xbar_mux_003"
Info (12128): Elaborating entity "SoC_mm_interconnect_1_rsp_xbar_demux" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "SoC_mm_interconnect_1_rsp_xbar_demux_002" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "SoC_mm_interconnect_1_rsp_xbar_demux_003" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_demux_003:rsp_xbar_demux_003"
Info (12128): Elaborating entity "SoC_mm_interconnect_1_rsp_xbar_mux" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "SoC_mm_interconnect_1_rsp_xbar_mux_001" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "SoC:inst1|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "SoC_irq_mapper" for hierarchy "SoC:inst1|SoC_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "SoC:inst1|altera_irq_clock_crosser:irq_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "SoC:inst1|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12130): Elaborated megafunction instantiation "SoC:inst1|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12133): Instantiated megafunction "SoC:inst1|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter:
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "SoC:inst1|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u"
Info (12131): Elaborated megafunction instantiation "SoC:inst1|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "SoC:inst1|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "SoC:inst1|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "SoC:inst1|altera_reset_controller:rst_controller_001"
Warning (12020): Port "jdo" on the entity instantiation of "the_SoC_CPU_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 23
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 23
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 22
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "SoC:inst1|SoC_CPU:cpu|Add8"
Info (12130): Elaborated megafunction instantiation "SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "23"
    Info (12134): Parameter "WIDTHAD_A" = "2"
    Info (12134): Parameter "NUMWORDS_A" = "4"
    Info (12134): Parameter "WIDTH_B" = "23"
    Info (12134): Parameter "WIDTHAD_B" = "2"
    Info (12134): Parameter "NUMWORDS_B" = "4"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_csc1.tdf
    Info (12023): Found entity 1: altsyncram_csc1
Info (12130): Elaborated megafunction instantiation "SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "22"
    Info (12134): Parameter "WIDTHAD_A" = "2"
    Info (12134): Parameter "NUMWORDS_A" = "4"
    Info (12134): Parameter "WIDTH_B" = "22"
    Info (12134): Parameter "WIDTHAD_B" = "2"
    Info (12134): Parameter "NUMWORDS_B" = "4"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_asc1.tdf
    Info (12023): Found entity 1: altsyncram_asc1
Info (12130): Elaborated megafunction instantiation "SoC:inst1|SoC_CPU:cpu|lpm_add_sub:Add8"
Info (12133): Instantiated megafunction "SoC:inst1|SoC_CPU:cpu|lpm_add_sub:Add8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf
    Info (12023): Found entity 1: add_sub_qvi
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 84 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/output_files/TopLevel.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4087 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 29 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 3807 logic cells
    Info (21064): Implemented 213 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4783 megabytes
    Info: Processing ended: Thu Apr 04 09:12:58 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/output_files/TopLevel.map.smsg.


