INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/2024CODH/labs/lab1/RAM/RAM.sim/sim_1/synth/func/xsim/RAM_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/2024CODH/labs/lab1/src/RAM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_tb
