// Seed: 1457616542
module module_0 (
    input tri id_0
);
  always id_2 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    input wand id_4,
    output supply1 id_5,
    output supply0 id_6,
    input wor id_7
    , id_13,
    input wor id_8,
    input tri1 id_9,
    input tri id_10,
    input wand id_11
);
  assign id_6 = id_3;
  module_0(
      id_11
  );
endmodule
module module_2 (
    output tri1 id_0,
    input supply0 id_1
);
  wire  id_3;
  wand  id_4 = id_1;
  uwire id_5;
  nand (id_0, id_5, id_3, id_1);
  assign id_0 = 1;
  assign id_5 = 1'h0;
  module_0(
      id_4
  );
endmodule
