;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 30/06/2015 09:58:24
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF002EFCC  	GOTO        1432
_interrupt:
;Hexapod_VS1.c,84 :: 		void interrupt(){
0x0008	0xF015C000  	MOVFF       R0, 21
;Hexapod_VS1.c,86 :: 		if (TMR0IF_bit){// Temporiza faixas continuas
0x000C	0xA4F2      	BTFSS       TMR0IF_bit, 2 
0x000E	0xD01A      	BRA         L_interrupt31
;Hexapod_VS1.c,87 :: 		if (theend){                     // Segunda interrupção pós periodo modulado
0x0010	0xA029      	BTFSS       _theend, BitPos(_theend+0) 
0x0012	0xD00D      	BRA         L_interrupt32
;Hexapod_VS1.c,88 :: 		SetAll;                       // Entra em periodo de nível alto
0x0014	0x0E07      	MOVLW       7
0x0016	0x6E82      	MOVWF       PORTC 
0x0018	0x0EFF      	MOVLW       255
0x001A	0x6E83      	MOVWF       PORTD 
0x001C	0x8084      	BSF         PORTE, 0 
;Hexapod_VS1.c,89 :: 		Cont_pwm=0;                   // Limpa Contador do próximo
0x001E	0x6A16      	CLRF        _Cont_pwm 
;Hexapod_VS1.c,90 :: 		theend=0;                     // Abaixa flag de periodo de nível alto
0x0020	0x9029      	BCF         _theend, BitPos(_theend+0) 
;Hexapod_VS1.c,91 :: 		T0PS0_bit=0;                  // Prescaler = 1:2
0x0022	0x90D5      	BCF         T0PS0_bit, 0 
;Hexapod_VS1.c,92 :: 		TMR0H=0xFA;                   // Set Timer 0 periodo ~468(us)
0x0024	0x0EFA      	MOVLW       250
0x0026	0x6ED7      	MOVWF       TMR0H 
;Hexapod_VS1.c,93 :: 		TMR0L=0xFF;
0x0028	0x0EFF      	MOVLW       255
0x002A	0x6ED6      	MOVWF       TMR0L 
;Hexapod_VS1.c,94 :: 		}else{
0x002C	0xD00A      	BRA         L_interrupt33
L_interrupt32:
;Hexapod_VS1.c,95 :: 		TMR0IE_bit=0;           // Desativa timer 0
0x002E	0x9AF2      	BCF         TMR0IE_bit, 5 
;Hexapod_VS1.c,96 :: 		TMR0ON_bit=0;
0x0030	0x9ED5      	BCF         TMR0ON_bit, 7 
;Hexapod_VS1.c,97 :: 		T0PS0_bit=1;            // Prescaler = 1:4
0x0032	0x80D5      	BSF         T0PS0_bit, 0 
;Hexapod_VS1.c,98 :: 		TMR0H=0x72;             // Set Timer 0 periodo ~17.4(ms)
0x0034	0x0E72      	MOVLW       114
0x0036	0x6ED7      	MOVWF       TMR0H 
;Hexapod_VS1.c,99 :: 		TMR0L=0xFF;
0x0038	0x0EFF      	MOVLW       255
0x003A	0x6ED6      	MOVWF       TMR0L 
;Hexapod_VS1.c,100 :: 		TMR1ON_bit=1;           // Ativa timer 1
0x003C	0x80CD      	BSF         TMR1ON_bit, 0 
;Hexapod_VS1.c,101 :: 		TMR1IE_bit=1;
0x003E	0x809D      	BSF         TMR1IE_bit, 0 
;Hexapod_VS1.c,102 :: 		theend=1;               // Levanta flag
0x0040	0x8029      	BSF         _theend, BitPos(_theend+0) 
;Hexapod_VS1.c,103 :: 		}
L_interrupt33:
;Hexapod_VS1.c,104 :: 		TMR0IF_bit=0;
0x0042	0x94F2      	BCF         TMR0IF_bit, 2 
;Hexapod_VS1.c,105 :: 		}
L_interrupt31:
;Hexapod_VS1.c,106 :: 		if (TMR1IF_bit){// Temporiza faixa modulavel
0x0044	0xA09E      	BTFSS       TMR1IF_bit, 0 
0x0046	0xD05E      	BRA         L_interrupt34
;Hexapod_VS1.c,107 :: 		Cont_pwm++;
0x0048	0x2A16      	INCF        _Cont_pwm, 1 
;Hexapod_VS1.c,108 :: 		if (Cont_pwm==0){               // Verifica fim de periodo de modulação de largura
0x004A	0x5016      	MOVF        _Cont_pwm, 0 
0x004C	0x0A00      	XORLW       0
0x004E	0xE10D      	BNZ         L_interrupt35
;Hexapod_VS1.c,109 :: 		TMR1IE_bit=0;                // Desliga Timer 1
0x0050	0x909D      	BCF         TMR1IE_bit, 0 
;Hexapod_VS1.c,110 :: 		TMR1ON_bit=0;
0x0052	0x90CD      	BCF         TMR1ON_bit, 0 
;Hexapod_VS1.c,111 :: 		TMR1H=255;                   // Set Timer 1 periodo ~1.84(us) + Tempo de instruções internas
0x0054	0x0EFF      	MOVLW       255
0x0056	0x6ECF      	MOVWF       TMR1H 
;Hexapod_VS1.c,112 :: 		TMR1L=220;
0x0058	0x0EDC      	MOVLW       220
0x005A	0x6ECE      	MOVWF       TMR1L 
;Hexapod_VS1.c,113 :: 		TMR1IF_bit=0;                // Limpa flag Interrupt timer 1
0x005C	0x909E      	BCF         TMR1IF_bit, 0 
;Hexapod_VS1.c,114 :: 		ClearAll;
0x005E	0x6A82      	CLRF        PORTC 
0x0060	0x6A83      	CLRF        PORTD 
0x0062	0x9084      	BCF         PORTE, 0 
;Hexapod_VS1.c,115 :: 		TMR0ON_bit=1;                // Ativa timer 0 * Obs.: theend=1 => Inicio de periodo nível baixo obrigatório.
0x0064	0x8ED5      	BSF         TMR0ON_bit, 7 
;Hexapod_VS1.c,116 :: 		TMR0IE_bit=1;
0x0066	0x8AF2      	BSF         TMR0IE_bit, 5 
;Hexapod_VS1.c,117 :: 		return;
0x0068	0xD04D      	BRA         L__interrupt72
;Hexapod_VS1.c,118 :: 		}
L_interrupt35:
;Hexapod_VS1.c,120 :: 		if (leg[0].DT1==Cont_pwm) S11=0;
0x006A	0x5017      	MOVF        _leg, 0 
0x006C	0x1816      	XORWF       _Cont_pwm, 0 
0x006E	0xE101      	BNZ         L_interrupt36
0x0070	0x9081      	BCF         PORTB, 0 
L_interrupt36:
;Hexapod_VS1.c,121 :: 		if (leg[0].DT2==Cont_pwm) S12=0;
0x0072	0x5018      	MOVF        _leg+1, 0 
0x0074	0x1816      	XORWF       _Cont_pwm, 0 
0x0076	0xE101      	BNZ         L_interrupt37
0x0078	0x9281      	BCF         PORTB, 1 
L_interrupt37:
;Hexapod_VS1.c,122 :: 		if (leg[0].DT3==Cont_pwm) S13=0;
0x007A	0x5019      	MOVF        _leg+2, 0 
0x007C	0x1816      	XORWF       _Cont_pwm, 0 
0x007E	0xE101      	BNZ         L_interrupt38
0x0080	0x9481      	BCF         PORTB, 2 
L_interrupt38:
;Hexapod_VS1.c,124 :: 		if (leg[1].DT1==Cont_pwm) S21=0;
0x0082	0x501A      	MOVF        _leg+3, 0 
0x0084	0x1816      	XORWF       _Cont_pwm, 0 
0x0086	0xE101      	BNZ         L_interrupt39
0x0088	0x9681      	BCF         PORTB, 3 
L_interrupt39:
;Hexapod_VS1.c,125 :: 		if (leg[1].DT2==Cont_pwm) S22=0;
0x008A	0x501B      	MOVF        _leg+4, 0 
0x008C	0x1816      	XORWF       _Cont_pwm, 0 
0x008E	0xE101      	BNZ         L_interrupt40
0x0090	0x9881      	BCF         PORTB, 4 
L_interrupt40:
;Hexapod_VS1.c,126 :: 		if (leg[1].DT3==Cont_pwm) S23=0;
0x0092	0x501C      	MOVF        _leg+5, 0 
0x0094	0x1816      	XORWF       _Cont_pwm, 0 
0x0096	0xE101      	BNZ         L_interrupt41
0x0098	0x9A81      	BCF         PORTB, 5 
L_interrupt41:
;Hexapod_VS1.c,128 :: 		if (leg[2].DT1==Cont_pwm) S31=0;
0x009A	0x501D      	MOVF        _leg+6, 0 
0x009C	0x1816      	XORWF       _Cont_pwm, 0 
0x009E	0xE101      	BNZ         L_interrupt42
0x00A0	0x9082      	BCF         PORTC, 0 
L_interrupt42:
;Hexapod_VS1.c,129 :: 		if (leg[2].DT2==Cont_pwm) S32=0;
0x00A2	0x501E      	MOVF        _leg+7, 0 
0x00A4	0x1816      	XORWF       _Cont_pwm, 0 
0x00A6	0xE101      	BNZ         L_interrupt43
0x00A8	0x9282      	BCF         PORTC, 1 
L_interrupt43:
;Hexapod_VS1.c,130 :: 		if (leg[2].DT3==Cont_pwm) S33=0;
0x00AA	0x501F      	MOVF        _leg+8, 0 
0x00AC	0x1816      	XORWF       _Cont_pwm, 0 
0x00AE	0xE101      	BNZ         L_interrupt44
0x00B0	0x9482      	BCF         PORTC, 2 
L_interrupt44:
;Hexapod_VS1.c,132 :: 		if (leg[3].DT1==Cont_pwm) S41=0;
0x00B2	0x5020      	MOVF        _leg+9, 0 
0x00B4	0x1816      	XORWF       _Cont_pwm, 0 
0x00B6	0xE101      	BNZ         L_interrupt45
0x00B8	0x9083      	BCF         PORTD, 0 
L_interrupt45:
;Hexapod_VS1.c,133 :: 		if (leg[3].DT2==Cont_pwm) S42=0;
0x00BA	0x5021      	MOVF        _leg+10, 0 
0x00BC	0x1816      	XORWF       _Cont_pwm, 0 
0x00BE	0xE101      	BNZ         L_interrupt46
0x00C0	0x9283      	BCF         PORTD, 1 
L_interrupt46:
;Hexapod_VS1.c,134 :: 		if (leg[3].DT3==Cont_pwm) S43=0;
0x00C2	0x5022      	MOVF        _leg+11, 0 
0x00C4	0x1816      	XORWF       _Cont_pwm, 0 
0x00C6	0xE101      	BNZ         L_interrupt47
0x00C8	0x9483      	BCF         PORTD, 2 
L_interrupt47:
;Hexapod_VS1.c,136 :: 		if (leg[4].DT1==Cont_pwm) S51=0;
0x00CA	0x5023      	MOVF        _leg+12, 0 
0x00CC	0x1816      	XORWF       _Cont_pwm, 0 
0x00CE	0xE101      	BNZ         L_interrupt48
0x00D0	0x9683      	BCF         PORTD, 3 
L_interrupt48:
;Hexapod_VS1.c,137 :: 		if (leg[4].DT2==Cont_pwm) S52=0;
0x00D2	0x5024      	MOVF        _leg+13, 0 
0x00D4	0x1816      	XORWF       _Cont_pwm, 0 
0x00D6	0xE101      	BNZ         L_interrupt49
0x00D8	0x9883      	BCF         PORTD, 4 
L_interrupt49:
;Hexapod_VS1.c,138 :: 		if (leg[4].DT3==Cont_pwm) S53=0;
0x00DA	0x5025      	MOVF        _leg+14, 0 
0x00DC	0x1816      	XORWF       _Cont_pwm, 0 
0x00DE	0xE101      	BNZ         L_interrupt50
0x00E0	0x9A83      	BCF         PORTD, 5 
L_interrupt50:
;Hexapod_VS1.c,140 :: 		if (leg[5].DT1==Cont_pwm) S61=0;
0x00E2	0x5026      	MOVF        _leg+15, 0 
0x00E4	0x1816      	XORWF       _Cont_pwm, 0 
0x00E6	0xE101      	BNZ         L_interrupt51
0x00E8	0x9C83      	BCF         PORTD, 6 
L_interrupt51:
;Hexapod_VS1.c,141 :: 		if (leg[5].DT2==Cont_pwm) S62=0;
0x00EA	0x5027      	MOVF        _leg+16, 0 
0x00EC	0x1816      	XORWF       _Cont_pwm, 0 
0x00EE	0xE101      	BNZ         L_interrupt52
0x00F0	0x9E83      	BCF         PORTD, 7 
L_interrupt52:
;Hexapod_VS1.c,142 :: 		if (leg[5].DT3==Cont_pwm) S63=0;
0x00F2	0x5028      	MOVF        _leg+17, 0 
0x00F4	0x1816      	XORWF       _Cont_pwm, 0 
0x00F6	0xE101      	BNZ         L_interrupt53
0x00F8	0x9084      	BCF         PORTE, 0 
L_interrupt53:
;Hexapod_VS1.c,145 :: 		TMR1H=255;                      // Set Timer 1 periodo ~1.84(us) + Tempo de instruções internas
0x00FA	0x0EFF      	MOVLW       255
0x00FC	0x6ECF      	MOVWF       TMR1H 
;Hexapod_VS1.c,146 :: 		TMR1L=220;
0x00FE	0x0EDC      	MOVLW       220
0x0100	0x6ECE      	MOVWF       TMR1L 
;Hexapod_VS1.c,147 :: 		TMR1IF_bit=0;
0x0102	0x909E      	BCF         TMR1IF_bit, 0 
;Hexapod_VS1.c,148 :: 		}
L_interrupt34:
;Hexapod_VS1.c,149 :: 		}
L__interrupt72:
0x0104	0xF000C015  	MOVFF       21, R0
0x0108	0x0011      	RETFIE      1
; end of _interrupt
_Mul_16x16_U:
;__Lib_Math.c,437 :: 		
;__Lib_Math.c,444 :: 		
0x010A	0x6A0B      	CLRF        R11, 0
;__Lib_Math.c,445 :: 		
0x010C	0x6A0A      	CLRF        R10, 0
;__Lib_Math.c,446 :: 		
0x010E	0x6A09      	CLRF        R9, 0
;__Lib_Math.c,447 :: 		
0x0110	0x5000      	MOVF        R0, 0, 0
;__Lib_Math.c,448 :: 		
0x0112	0x0204      	MULWF       R4, 0
;__Lib_Math.c,450 :: 		
0x0114	0xF009CFF4  	MOVFF       PRODH, R9
;__Lib_Math.c,451 :: 		
0x0118	0xF008CFF3  	MOVFF       PRODL, R8
;__Lib_Math.c,452 :: 		
0x011C	0x5001      	MOVF        R1, 0, 0
;__Lib_Math.c,453 :: 		
0x011E	0x0205      	MULWF       R5, 0
;__Lib_Math.c,455 :: 		
0x0120	0xF00BCFF4  	MOVFF       PRODH, R11
;__Lib_Math.c,456 :: 		
0x0124	0xF00ACFF3  	MOVFF       PRODL, R10
;__Lib_Math.c,457 :: 		
0x0128	0x5000      	MOVF        R0, 0, 0
;__Lib_Math.c,458 :: 		
0x012A	0x0205      	MULWF       R5, 0
;__Lib_Math.c,460 :: 		
0x012C	0x50F3      	MOVF        PRODL, 0, 0
;__Lib_Math.c,461 :: 		
0x012E	0x2609      	ADDWF       R9, 1, 0
;__Lib_Math.c,462 :: 		
0x0130	0x50F4      	MOVF        PRODH, 0, 0
;__Lib_Math.c,463 :: 		
0x0132	0x220A      	ADDWFC      R10, 1, 0
;__Lib_Math.c,464 :: 		
0x0134	0x6AE8      	CLRF        WREG, 0
;__Lib_Math.c,465 :: 		
0x0136	0x220B      	ADDWFC      R11, 1, 0
;__Lib_Math.c,466 :: 		
0x0138	0x5001      	MOVF        R1, 0, 0
;__Lib_Math.c,467 :: 		
0x013A	0x0204      	MULWF       R4, 0
;__Lib_Math.c,469 :: 		
0x013C	0x50F3      	MOVF        PRODL, 0, 0
;__Lib_Math.c,470 :: 		
0x013E	0x2609      	ADDWF       R9, 1, 0
;__Lib_Math.c,471 :: 		
0x0140	0x50F4      	MOVF        PRODH, 0, 0
;__Lib_Math.c,472 :: 		
0x0142	0x220A      	ADDWFC      R10, 1, 0
;__Lib_Math.c,473 :: 		
0x0144	0x6AE8      	CLRF        WREG, 0
;__Lib_Math.c,474 :: 		
0x0146	0x220B      	ADDWFC      R11, 1, 0
;__Lib_Math.c,476 :: 		
0x0148	0xF000C008  	MOVFF       R8, R0
;__Lib_Math.c,477 :: 		
0x014C	0xF001C009  	MOVFF       R9, R1
;__Lib_Math.c,478 :: 		
0x0150	0xF002C00A  	MOVFF       R10, R2
;__Lib_Math.c,479 :: 		
0x0154	0xF003C00B  	MOVFF       R11, R3
;__Lib_Math.c,482 :: 		
0x0158	0x0012      	RETURN      0
; end of _Mul_16x16_U
_Mul_32x32_U:
;__Lib_Math.c,1613 :: 		
;__Lib_Math.c,1628 :: 		
0x015A	0x0E22      	MOVLW       34
;__Lib_Math.c,1629 :: 		
0x015C	0x6E0C      	MOVWF       R12, 0
;__Lib_Math.c,1630 :: 		
0x015E	0x6A08      	CLRF        R8, 0
;__Lib_Math.c,1631 :: 		
0x0160	0x6A09      	CLRF        R9, 0
;__Lib_Math.c,1632 :: 		
0x0162	0x6A0A      	CLRF        R10, 0
;__Lib_Math.c,1633 :: 		
0x0164	0x6A0B      	CLRF        R11, 0
;__Lib_Math.c,1635 :: 		
_NEXT:
;__Lib_Math.c,1639 :: 		
0x0166	0x060C      	DECF        R12, 1, 0
;__Lib_Math.c,1640 :: 		
0x0168	0xB4D8      	BTFSC       STATUS, 2, 0
;__Lib_Math.c,1641 :: 		
0x016A	0xD01F      	BRA         _EXIT2
;__Lib_Math.c,1642 :: 		
0x016C	0x90D8      	BCF         STATUS, 0, 0
;__Lib_Math.c,1644 :: 		
_LOOP:
;__Lib_Math.c,1653 :: 		
0x016E	0x320B      	RRCF        R11, 1, 0
;__Lib_Math.c,1654 :: 		
0x0170	0x320A      	RRCF        R10, 1, 0
;__Lib_Math.c,1655 :: 		
0x0172	0x3209      	RRCF        R9, 1, 0
;__Lib_Math.c,1656 :: 		
0x0174	0x3208      	RRCF        R8, 1, 0
;__Lib_Math.c,1657 :: 		
0x0176	0x3203      	RRCF        R3, 1, 0
;__Lib_Math.c,1658 :: 		
0x0178	0x3202      	RRCF        R2, 1, 0
;__Lib_Math.c,1659 :: 		
0x017A	0x3201      	RRCF        R1, 1, 0
;__Lib_Math.c,1660 :: 		
0x017C	0x3200      	RRCF        R0, 1, 0
;__Lib_Math.c,1665 :: 		
0x017E	0xA0D8      	BTFSS       STATUS, 0, 0
;__Lib_Math.c,1666 :: 		
0x0180	0xD7F2      	BRA         _NEXT
;__Lib_Math.c,1667 :: 		
0x0182	0x060C      	DECF        R12, 1, 0
;__Lib_Math.c,1668 :: 		
0x0184	0xB4D8      	BTFSC       STATUS, 2, 0
;__Lib_Math.c,1669 :: 		
0x0186	0xD009      	BRA         _EXIT1
;__Lib_Math.c,1676 :: 		
0x0188	0x5004      	MOVF        R4, 0, 0
;__Lib_Math.c,1677 :: 		
0x018A	0x2608      	ADDWF       R8, 1, 0
;__Lib_Math.c,1678 :: 		
0x018C	0x5005      	MOVF        R5, 0, 0
;__Lib_Math.c,1681 :: 		
0x018E	0x2209      	ADDWFC      R9, 1, 0
;__Lib_Math.c,1682 :: 		
0x0190	0x5006      	MOVF        R6, 0, 0
;__Lib_Math.c,1685 :: 		
0x0192	0x220A      	ADDWFC      R10, 1, 0
;__Lib_Math.c,1686 :: 		
0x0194	0x5007      	MOVF        R7, 0, 0
;__Lib_Math.c,1689 :: 		
0x0196	0x220B      	ADDWFC      R11, 1, 0
;__Lib_Math.c,1691 :: 		
0x0198	0xD7EA      	BRA         _LOOP
;__Lib_Math.c,1693 :: 		
_EXIT1:
;__Lib_Math.c,1698 :: 		
0x019A	0x5004      	MOVF        R4, 0, 0
;__Lib_Math.c,1699 :: 		
0x019C	0x2608      	ADDWF       R8, 1, 0
;__Lib_Math.c,1700 :: 		
0x019E	0x5005      	MOVF        R5, 0, 0
;__Lib_Math.c,1703 :: 		
0x01A0	0x2209      	ADDWFC      R9, 1, 0
;__Lib_Math.c,1704 :: 		
0x01A2	0x5006      	MOVF        R6, 0, 0
;__Lib_Math.c,1707 :: 		
0x01A4	0x220A      	ADDWFC      R10, 1, 0
;__Lib_Math.c,1708 :: 		
0x01A6	0x5007      	MOVF        R7, 0, 0
;__Lib_Math.c,1711 :: 		
0x01A8	0x220B      	ADDWFC      R11, 1, 0
;__Lib_Math.c,1714 :: 		
_EXIT2:
;__Lib_Math.c,1716 :: 		
0x01AA	0x0012      	RETURN      0
; end of _Mul_32x32_U
_Pausa:
;Hexapod_VS1.c,166 :: 		void Pausa(unsigned short time){
;Hexapod_VS1.c,168 :: 		for (Contador=0; Contador<time; Contador++){
0x01AC	0x6A01      	CLRF        R1 
L_Pausa54:
0x01AE	0x502D      	MOVF        FARG_Pausa_time, 0 
0x01B0	0x5C01      	SUBWF       R1, 0 
0x01B2	0xE20B      	BC          L_Pausa55
;Hexapod_VS1.c,169 :: 		Delay_ms(10);
0x01B4	0x0E41      	MOVLW       65
0x01B6	0x6E0C      	MOVWF       R12, 0
0x01B8	0x0EEE      	MOVLW       238
0x01BA	0x6E0D      	MOVWF       R13, 0
L_Pausa57:
0x01BC	0x2E0D      	DECFSZ      R13, 1, 0
0x01BE	0xD7FE      	BRA         L_Pausa57
0x01C0	0x2E0C      	DECFSZ      R12, 1, 0
0x01C2	0xD7FC      	BRA         L_Pausa57
0x01C4	0x0000      	NOP
;Hexapod_VS1.c,168 :: 		for (Contador=0; Contador<time; Contador++){
0x01C6	0x2A01      	INCF        R1, 1 
;Hexapod_VS1.c,170 :: 		}
0x01C8	0xD7F2      	BRA         L_Pausa54
L_Pausa55:
;Hexapod_VS1.c,171 :: 		}
0x01CA	0x0012      	RETURN      0
; end of _Pausa
_Executa_Tabela1:
;Hexapod_VS1.c,173 :: 		void Executa_Tabela1(unsigned short Tempo){
;Hexapod_VS1.c,176 :: 		for (Indexador=0;Indexador<Length;Indexador++){
0x01CC	0x6A2C      	CLRF        Executa_Tabela1_Indexador_L0 
L_Executa_Tabela158:
0x01CE	0x0E0A      	MOVLW       10
0x01D0	0x5C2C      	SUBWF       Executa_Tabela1_Indexador_L0, 0 
0x01D2	0xB0D8      	BTFSC       STATUS, 0 
0x01D4	0xD16E      	BRA         L_Executa_Tabela159
;Hexapod_VS1.c,177 :: 		leg[0].DT1 = Tab1[Indexador][0][0];
0x01D6	0xF000C02C  	MOVFF       Executa_Tabela1_Indexador_L0, R0
0x01DA	0x0E00      	MOVLW       0
0x01DC	0x6E01      	MOVWF       R1 
0x01DE	0x6E02      	MOVWF       R2 
0x01E0	0x6E03      	MOVWF       R3 
0x01E2	0x0E12      	MOVLW       18
0x01E4	0x6E04      	MOVWF       R4 
0x01E6	0x0E00      	MOVLW       0
0x01E8	0x6E05      	MOVWF       R5 
0x01EA	0x6E06      	MOVWF       R6 
0x01EC	0x6E07      	MOVWF       R7 
0x01EE	0xDFB5      	RCALL       _Mul_32x32_U
0x01F0	0x0EBA      	MOVLW       _Tab1
0x01F2	0x2400      	ADDWF       R0, 0 
0x01F4	0x6E04      	MOVWF       R4 
0x01F6	0x0E05      	MOVLW       hi_addr(_Tab1)
0x01F8	0x2001      	ADDWFC      R1, 0 
0x01FA	0x6E05      	MOVWF       R5 
0x01FC	0x0E00      	MOVLW       higher_addr(_Tab1)
0x01FE	0x2002      	ADDWFC      R2, 0 
0x0200	0x6E06      	MOVWF       R6 
0x0202	0xFFF6C004  	MOVFF       R4, 4086
0x0206	0xFFF7C005  	MOVFF       R5, TBLPTRH
0x020A	0xFFF8C006  	MOVFF       R6, TBLPTRU
0x020E	0x0009      	TBLRD*+
0x0210	0xF000CFF5  	MOVFF       TABLAT, R0
0x0214	0xF017C000  	MOVFF       R0, _leg
;Hexapod_VS1.c,178 :: 		leg[0].DT2 = Tab1[Indexador][0][1];
0x0218	0x0E01      	MOVLW       1
0x021A	0x2404      	ADDWF       R4, 0 
0x021C	0x6EF6      	MOVWF       4086 
0x021E	0x0E00      	MOVLW       0
0x0220	0x2005      	ADDWFC      R5, 0 
0x0222	0x6EF7      	MOVWF       TBLPTRH 
0x0224	0x0E00      	MOVLW       0
0x0226	0x2006      	ADDWFC      R6, 0 
0x0228	0x6EF8      	MOVWF       TBLPTRU 
0x022A	0x0009      	TBLRD*+
0x022C	0xF000CFF5  	MOVFF       TABLAT, R0
0x0230	0xF018C000  	MOVFF       R0, _leg+1
;Hexapod_VS1.c,179 :: 		leg[0].DT3 = Tab1[Indexador][0][2];
0x0234	0x0E02      	MOVLW       2
0x0236	0x2404      	ADDWF       R4, 0 
0x0238	0x6EF6      	MOVWF       4086 
0x023A	0x0E00      	MOVLW       0
0x023C	0x2005      	ADDWFC      R5, 0 
0x023E	0x6EF7      	MOVWF       TBLPTRH 
0x0240	0x0E00      	MOVLW       0
0x0242	0x2006      	ADDWFC      R6, 0 
0x0244	0x6EF8      	MOVWF       TBLPTRU 
0x0246	0x0009      	TBLRD*+
0x0248	0xF000CFF5  	MOVFF       TABLAT, R0
0x024C	0xF019C000  	MOVFF       R0, _leg+2
;Hexapod_VS1.c,181 :: 		leg[1].DT1 = Tab1[Indexador][1][0];
0x0250	0x0E03      	MOVLW       3
0x0252	0x2404      	ADDWF       R4, 0 
0x0254	0x6EF6      	MOVWF       4086 
0x0256	0x0E00      	MOVLW       0
0x0258	0x2005      	ADDWFC      R5, 0 
0x025A	0x6EF7      	MOVWF       TBLPTRH 
0x025C	0x0E00      	MOVLW       0
0x025E	0x2006      	ADDWFC      R6, 0 
0x0260	0x6EF8      	MOVWF       TBLPTRU 
0x0262	0x0009      	TBLRD*+
0x0264	0xF000CFF5  	MOVFF       TABLAT, R0
0x0268	0xF01AC000  	MOVFF       R0, _leg+3
;Hexapod_VS1.c,182 :: 		leg[1].DT2 = Tab1[Indexador][1][1];
0x026C	0x0E03      	MOVLW       3
0x026E	0x2404      	ADDWF       R4, 0 
0x0270	0x6E00      	MOVWF       R0 
0x0272	0x0E00      	MOVLW       0
0x0274	0x2005      	ADDWFC      R5, 0 
0x0276	0x6E01      	MOVWF       R1 
0x0278	0x0E00      	MOVLW       0
0x027A	0x2006      	ADDWFC      R6, 0 
0x027C	0x6E02      	MOVWF       R2 
0x027E	0x0E01      	MOVLW       1
0x0280	0x2400      	ADDWF       R0, 0 
0x0282	0x6EF6      	MOVWF       4086 
0x0284	0x0E00      	MOVLW       0
0x0286	0x2001      	ADDWFC      R1, 0 
0x0288	0x6EF7      	MOVWF       TBLPTRH 
0x028A	0x0E00      	MOVLW       0
0x028C	0x2002      	ADDWFC      R2, 0 
0x028E	0x6EF8      	MOVWF       TBLPTRU 
0x0290	0x0009      	TBLRD*+
0x0292	0xF000CFF5  	MOVFF       TABLAT, R0
0x0296	0xF01BC000  	MOVFF       R0, _leg+4
;Hexapod_VS1.c,183 :: 		leg[1].DT3 = Tab1[Indexador][1][2];
0x029A	0x0E03      	MOVLW       3
0x029C	0x2404      	ADDWF       R4, 0 
0x029E	0x6E00      	MOVWF       R0 
0x02A0	0x0E00      	MOVLW       0
0x02A2	0x2005      	ADDWFC      R5, 0 
0x02A4	0x6E01      	MOVWF       R1 
0x02A6	0x0E00      	MOVLW       0
0x02A8	0x2006      	ADDWFC      R6, 0 
0x02AA	0x6E02      	MOVWF       R2 
0x02AC	0x0E02      	MOVLW       2
0x02AE	0x2400      	ADDWF       R0, 0 
0x02B0	0x6EF6      	MOVWF       4086 
0x02B2	0x0E00      	MOVLW       0
0x02B4	0x2001      	ADDWFC      R1, 0 
0x02B6	0x6EF7      	MOVWF       TBLPTRH 
0x02B8	0x0E00      	MOVLW       0
0x02BA	0x2002      	ADDWFC      R2, 0 
0x02BC	0x6EF8      	MOVWF       TBLPTRU 
0x02BE	0x0009      	TBLRD*+
0x02C0	0xF000CFF5  	MOVFF       TABLAT, R0
0x02C4	0xF01CC000  	MOVFF       R0, _leg+5
;Hexapod_VS1.c,185 :: 		leg[2].DT1 = Tab1[Indexador][2][0];
0x02C8	0x0E06      	MOVLW       6
0x02CA	0x2404      	ADDWF       R4, 0 
0x02CC	0x6EF6      	MOVWF       4086 
0x02CE	0x0E00      	MOVLW       0
0x02D0	0x2005      	ADDWFC      R5, 0 
0x02D2	0x6EF7      	MOVWF       TBLPTRH 
0x02D4	0x0E00      	MOVLW       0
0x02D6	0x2006      	ADDWFC      R6, 0 
0x02D8	0x6EF8      	MOVWF       TBLPTRU 
0x02DA	0x0009      	TBLRD*+
0x02DC	0xF000CFF5  	MOVFF       TABLAT, R0
0x02E0	0xF01DC000  	MOVFF       R0, _leg+6
;Hexapod_VS1.c,186 :: 		leg[2].DT2 = Tab1[Indexador][2][1];
0x02E4	0x0E06      	MOVLW       6
0x02E6	0x2404      	ADDWF       R4, 0 
0x02E8	0x6E00      	MOVWF       R0 
0x02EA	0x0E00      	MOVLW       0
0x02EC	0x2005      	ADDWFC      R5, 0 
0x02EE	0x6E01      	MOVWF       R1 
0x02F0	0x0E00      	MOVLW       0
0x02F2	0x2006      	ADDWFC      R6, 0 
0x02F4	0x6E02      	MOVWF       R2 
0x02F6	0x0E01      	MOVLW       1
0x02F8	0x2400      	ADDWF       R0, 0 
0x02FA	0x6EF6      	MOVWF       4086 
0x02FC	0x0E00      	MOVLW       0
0x02FE	0x2001      	ADDWFC      R1, 0 
0x0300	0x6EF7      	MOVWF       TBLPTRH 
0x0302	0x0E00      	MOVLW       0
0x0304	0x2002      	ADDWFC      R2, 0 
0x0306	0x6EF8      	MOVWF       TBLPTRU 
0x0308	0x0009      	TBLRD*+
0x030A	0xF000CFF5  	MOVFF       TABLAT, R0
0x030E	0xF01EC000  	MOVFF       R0, _leg+7
;Hexapod_VS1.c,187 :: 		leg[2].DT3 = Tab1[Indexador][2][2];
0x0312	0x0E06      	MOVLW       6
0x0314	0x2404      	ADDWF       R4, 0 
0x0316	0x6E00      	MOVWF       R0 
0x0318	0x0E00      	MOVLW       0
0x031A	0x2005      	ADDWFC      R5, 0 
0x031C	0x6E01      	MOVWF       R1 
0x031E	0x0E00      	MOVLW       0
0x0320	0x2006      	ADDWFC      R6, 0 
0x0322	0x6E02      	MOVWF       R2 
0x0324	0x0E02      	MOVLW       2
0x0326	0x2400      	ADDWF       R0, 0 
0x0328	0x6EF6      	MOVWF       4086 
0x032A	0x0E00      	MOVLW       0
0x032C	0x2001      	ADDWFC      R1, 0 
0x032E	0x6EF7      	MOVWF       TBLPTRH 
0x0330	0x0E00      	MOVLW       0
0x0332	0x2002      	ADDWFC      R2, 0 
0x0334	0x6EF8      	MOVWF       TBLPTRU 
0x0336	0x0009      	TBLRD*+
0x0338	0xF000CFF5  	MOVFF       TABLAT, R0
0x033C	0xF01FC000  	MOVFF       R0, _leg+8
;Hexapod_VS1.c,189 :: 		leg[3].DT1 = Tab1[Indexador][3][0];
0x0340	0x0E09      	MOVLW       9
0x0342	0x2404      	ADDWF       R4, 0 
0x0344	0x6EF6      	MOVWF       4086 
0x0346	0x0E00      	MOVLW       0
0x0348	0x2005      	ADDWFC      R5, 0 
0x034A	0x6EF7      	MOVWF       TBLPTRH 
0x034C	0x0E00      	MOVLW       0
0x034E	0x2006      	ADDWFC      R6, 0 
0x0350	0x6EF8      	MOVWF       TBLPTRU 
0x0352	0x0009      	TBLRD*+
0x0354	0xF000CFF5  	MOVFF       TABLAT, R0
0x0358	0xF020C000  	MOVFF       R0, _leg+9
;Hexapod_VS1.c,190 :: 		leg[3].DT2 = Tab1[Indexador][3][1];
0x035C	0x0E09      	MOVLW       9
0x035E	0x2404      	ADDWF       R4, 0 
0x0360	0x6E00      	MOVWF       R0 
0x0362	0x0E00      	MOVLW       0
0x0364	0x2005      	ADDWFC      R5, 0 
0x0366	0x6E01      	MOVWF       R1 
0x0368	0x0E00      	MOVLW       0
0x036A	0x2006      	ADDWFC      R6, 0 
0x036C	0x6E02      	MOVWF       R2 
0x036E	0x0E01      	MOVLW       1
0x0370	0x2400      	ADDWF       R0, 0 
0x0372	0x6EF6      	MOVWF       4086 
0x0374	0x0E00      	MOVLW       0
0x0376	0x2001      	ADDWFC      R1, 0 
0x0378	0x6EF7      	MOVWF       TBLPTRH 
0x037A	0x0E00      	MOVLW       0
0x037C	0x2002      	ADDWFC      R2, 0 
0x037E	0x6EF8      	MOVWF       TBLPTRU 
0x0380	0x0009      	TBLRD*+
0x0382	0xF000CFF5  	MOVFF       TABLAT, R0
0x0386	0xF021C000  	MOVFF       R0, _leg+10
;Hexapod_VS1.c,191 :: 		leg[3].DT3 = Tab1[Indexador][3][2];
0x038A	0x0E09      	MOVLW       9
0x038C	0x2404      	ADDWF       R4, 0 
0x038E	0x6E00      	MOVWF       R0 
0x0390	0x0E00      	MOVLW       0
0x0392	0x2005      	ADDWFC      R5, 0 
0x0394	0x6E01      	MOVWF       R1 
0x0396	0x0E00      	MOVLW       0
0x0398	0x2006      	ADDWFC      R6, 0 
0x039A	0x6E02      	MOVWF       R2 
0x039C	0x0E02      	MOVLW       2
0x039E	0x2400      	ADDWF       R0, 0 
0x03A0	0x6EF6      	MOVWF       4086 
0x03A2	0x0E00      	MOVLW       0
0x03A4	0x2001      	ADDWFC      R1, 0 
0x03A6	0x6EF7      	MOVWF       TBLPTRH 
0x03A8	0x0E00      	MOVLW       0
0x03AA	0x2002      	ADDWFC      R2, 0 
0x03AC	0x6EF8      	MOVWF       TBLPTRU 
0x03AE	0x0009      	TBLRD*+
0x03B0	0xF000CFF5  	MOVFF       TABLAT, R0
0x03B4	0xF022C000  	MOVFF       R0, _leg+11
;Hexapod_VS1.c,193 :: 		leg[4].DT1 = Tab1[Indexador][4][0];
0x03B8	0x0E0C      	MOVLW       12
0x03BA	0x2404      	ADDWF       R4, 0 
0x03BC	0x6EF6      	MOVWF       4086 
0x03BE	0x0E00      	MOVLW       0
0x03C0	0x2005      	ADDWFC      R5, 0 
0x03C2	0x6EF7      	MOVWF       TBLPTRH 
0x03C4	0x0E00      	MOVLW       0
0x03C6	0x2006      	ADDWFC      R6, 0 
0x03C8	0x6EF8      	MOVWF       TBLPTRU 
0x03CA	0x0009      	TBLRD*+
0x03CC	0xF000CFF5  	MOVFF       TABLAT, R0
0x03D0	0xF023C000  	MOVFF       R0, _leg+12
;Hexapod_VS1.c,194 :: 		leg[4].DT2 = Tab1[Indexador][4][1];
0x03D4	0x0E0C      	MOVLW       12
0x03D6	0x2404      	ADDWF       R4, 0 
0x03D8	0x6E00      	MOVWF       R0 
0x03DA	0x0E00      	MOVLW       0
0x03DC	0x2005      	ADDWFC      R5, 0 
0x03DE	0x6E01      	MOVWF       R1 
0x03E0	0x0E00      	MOVLW       0
0x03E2	0x2006      	ADDWFC      R6, 0 
0x03E4	0x6E02      	MOVWF       R2 
0x03E6	0x0E01      	MOVLW       1
0x03E8	0x2400      	ADDWF       R0, 0 
0x03EA	0x6EF6      	MOVWF       4086 
0x03EC	0x0E00      	MOVLW       0
0x03EE	0x2001      	ADDWFC      R1, 0 
0x03F0	0x6EF7      	MOVWF       TBLPTRH 
0x03F2	0x0E00      	MOVLW       0
0x03F4	0x2002      	ADDWFC      R2, 0 
0x03F6	0x6EF8      	MOVWF       TBLPTRU 
0x03F8	0x0009      	TBLRD*+
0x03FA	0xF000CFF5  	MOVFF       TABLAT, R0
0x03FE	0xF024C000  	MOVFF       R0, _leg+13
;Hexapod_VS1.c,195 :: 		leg[4].DT3 = Tab1[Indexador][4][2];
0x0402	0x0E0C      	MOVLW       12
0x0404	0x2404      	ADDWF       R4, 0 
0x0406	0x6E00      	MOVWF       R0 
0x0408	0x0E00      	MOVLW       0
0x040A	0x2005      	ADDWFC      R5, 0 
0x040C	0x6E01      	MOVWF       R1 
0x040E	0x0E00      	MOVLW       0
0x0410	0x2006      	ADDWFC      R6, 0 
0x0412	0x6E02      	MOVWF       R2 
0x0414	0x0E02      	MOVLW       2
0x0416	0x2400      	ADDWF       R0, 0 
0x0418	0x6EF6      	MOVWF       4086 
0x041A	0x0E00      	MOVLW       0
0x041C	0x2001      	ADDWFC      R1, 0 
0x041E	0x6EF7      	MOVWF       TBLPTRH 
0x0420	0x0E00      	MOVLW       0
0x0422	0x2002      	ADDWFC      R2, 0 
0x0424	0x6EF8      	MOVWF       TBLPTRU 
0x0426	0x0009      	TBLRD*+
0x0428	0xF000CFF5  	MOVFF       TABLAT, R0
0x042C	0xF025C000  	MOVFF       R0, _leg+14
;Hexapod_VS1.c,197 :: 		leg[5].DT1 = Tab1[Indexador][5][0];
0x0430	0x0E0F      	MOVLW       15
0x0432	0x2404      	ADDWF       R4, 0 
0x0434	0x6EF6      	MOVWF       4086 
0x0436	0x0E00      	MOVLW       0
0x0438	0x2005      	ADDWFC      R5, 0 
0x043A	0x6EF7      	MOVWF       TBLPTRH 
0x043C	0x0E00      	MOVLW       0
0x043E	0x2006      	ADDWFC      R6, 0 
0x0440	0x6EF8      	MOVWF       TBLPTRU 
0x0442	0x0009      	TBLRD*+
0x0444	0xF000CFF5  	MOVFF       TABLAT, R0
0x0448	0xF026C000  	MOVFF       R0, _leg+15
;Hexapod_VS1.c,198 :: 		leg[5].DT2 = Tab1[Indexador][5][1];
0x044C	0x0E0F      	MOVLW       15
0x044E	0x2404      	ADDWF       R4, 0 
0x0450	0x6E00      	MOVWF       R0 
0x0452	0x0E00      	MOVLW       0
0x0454	0x2005      	ADDWFC      R5, 0 
0x0456	0x6E01      	MOVWF       R1 
0x0458	0x0E00      	MOVLW       0
0x045A	0x2006      	ADDWFC      R6, 0 
0x045C	0x6E02      	MOVWF       R2 
0x045E	0x0E01      	MOVLW       1
0x0460	0x2400      	ADDWF       R0, 0 
0x0462	0x6EF6      	MOVWF       4086 
0x0464	0x0E00      	MOVLW       0
0x0466	0x2001      	ADDWFC      R1, 0 
0x0468	0x6EF7      	MOVWF       TBLPTRH 
0x046A	0x0E00      	MOVLW       0
0x046C	0x2002      	ADDWFC      R2, 0 
0x046E	0x6EF8      	MOVWF       TBLPTRU 
0x0470	0x0009      	TBLRD*+
0x0472	0xF000CFF5  	MOVFF       TABLAT, R0
0x0476	0xF027C000  	MOVFF       R0, _leg+16
;Hexapod_VS1.c,199 :: 		leg[5].DT3 = Tab1[Indexador][5][2];
0x047A	0x0E0F      	MOVLW       15
0x047C	0x2404      	ADDWF       R4, 0 
0x047E	0x6E00      	MOVWF       R0 
0x0480	0x0E00      	MOVLW       0
0x0482	0x2005      	ADDWFC      R5, 0 
0x0484	0x6E01      	MOVWF       R1 
0x0486	0x0E00      	MOVLW       0
0x0488	0x2006      	ADDWFC      R6, 0 
0x048A	0x6E02      	MOVWF       R2 
0x048C	0x0E02      	MOVLW       2
0x048E	0x2400      	ADDWF       R0, 0 
0x0490	0x6EF6      	MOVWF       4086 
0x0492	0x0E00      	MOVLW       0
0x0494	0x2001      	ADDWFC      R1, 0 
0x0496	0x6EF7      	MOVWF       TBLPTRH 
0x0498	0x0E00      	MOVLW       0
0x049A	0x2002      	ADDWFC      R2, 0 
0x049C	0x6EF8      	MOVWF       TBLPTRU 
0x049E	0x0009      	TBLRD*+
0x04A0	0xF000CFF5  	MOVFF       TABLAT, R0
0x04A4	0xF028C000  	MOVFF       R0, _leg+17
;Hexapod_VS1.c,201 :: 		Pausa(Tempo);
0x04A8	0xF02DC02B  	MOVFF       FARG_Executa_Tabela1_Tempo, FARG_Pausa_time
0x04AC	0xDE7F      	RCALL       _Pausa
;Hexapod_VS1.c,176 :: 		for (Indexador=0;Indexador<Length;Indexador++){
0x04AE	0x2A2C      	INCF        Executa_Tabela1_Indexador_L0, 1 
;Hexapod_VS1.c,202 :: 		}
0x04B0	0xD68E      	BRA         L_Executa_Tabela158
L_Executa_Tabela159:
;Hexapod_VS1.c,203 :: 		}
0x04B2	0x0012      	RETURN      0
; end of _Executa_Tabela1
___CC2DW:
;__Lib_System.c,21 :: 		
;__Lib_System.c,23 :: 		
_CC2DL_Loop1:
;__Lib_System.c,24 :: 		
0x04B4	0x0009      	TBLRD*+
;__Lib_System.c,25 :: 		
0x04B6	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System.c,26 :: 		
0x04BA	0x0600      	DECF        R0, 1, 0
;__Lib_System.c,27 :: 		
0x04BC	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System.c,28 :: 		
0x04BE	0x0601      	DECF        R1, 1, 0
;__Lib_System.c,29 :: 		
0x04C0	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System.c,31 :: 		
0x04C2	0x0012      	RETURN      0
; end of ___CC2DW
_init_sis:
;Hexapod_VS1.c,233 :: 		void init_sis(){
;Hexapod_VS1.c,236 :: 		ADCON1 = 0x0C;  // Configura PORTA
0x04C4	0x0E0C      	MOVLW       12
0x04C6	0x6EC1      	MOVWF       ADCON1 
;Hexapod_VS1.c,237 :: 		CMCON  = 7;     // Desabilita comparadoress
0x04C8	0x0E07      	MOVLW       7
0x04CA	0x6EB4      	MOVWF       CMCON 
;Hexapod_VS1.c,239 :: 		TRISA = 0x07;
0x04CC	0x0E07      	MOVLW       7
0x04CE	0x6E92      	MOVWF       TRISA 
;Hexapod_VS1.c,240 :: 		TRISB = 0;
0x04D0	0x6A93      	CLRF        TRISB 
;Hexapod_VS1.c,241 :: 		TRISC = 0;
0x04D2	0x6A94      	CLRF        TRISC 
;Hexapod_VS1.c,242 :: 		TRISD = 0;
0x04D4	0x6A95      	CLRF        TRISD 
;Hexapod_VS1.c,243 :: 		TRISE = 0;
0x04D6	0x6A96      	CLRF        TRISE 
;Hexapod_VS1.c,245 :: 		LATA = 0;
0x04D8	0x6A89      	CLRF        LATA 
;Hexapod_VS1.c,246 :: 		LATB = 0;
0x04DA	0x6A8A      	CLRF        LATB 
;Hexapod_VS1.c,247 :: 		LATC = 0;
0x04DC	0x6A8B      	CLRF        LATC 
;Hexapod_VS1.c,248 :: 		LATD = 0;
0x04DE	0x6A8C      	CLRF        LATD 
;Hexapod_VS1.c,249 :: 		LATE = 0;
0x04E0	0x6A8D      	CLRF        LATE 
;Hexapod_VS1.c,251 :: 		PORTA = 0;
0x04E2	0x6A80      	CLRF        PORTA 
;Hexapod_VS1.c,252 :: 		PORTC = 0;
0x04E4	0x6A82      	CLRF        PORTC 
;Hexapod_VS1.c,253 :: 		PORTB = 0;
0x04E6	0x6A81      	CLRF        PORTB 
;Hexapod_VS1.c,254 :: 		PORTD = 0;
0x04E8	0x6A83      	CLRF        PORTD 
;Hexapod_VS1.c,255 :: 		PORTE = 0;
0x04EA	0x6A84      	CLRF        PORTE 
;Hexapod_VS1.c,257 :: 		UCON.B3 = 0;  // Desabilata USB
0x04EC	0x966D      	BCF         UCON, 3 
;Hexapod_VS1.c,258 :: 		UCFG.B3 = 1;
0x04EE	0x866F      	BSF         UCFG, 3 
;Hexapod_VS1.c,259 :: 		HLVDEN_bit = 0;
0x04F0	0x98D2      	BCF         HLVDEN_bit, 4 
;Hexapod_VS1.c,260 :: 		CVRCON = 0;
0x04F2	0x6AB5      	CLRF        CVRCON 
;Hexapod_VS1.c,263 :: 		INTCON  = 0b11100000;                                                      // Cofigura chave geral de interrupções e INT0
0x04F4	0x0EE0      	MOVLW       224
0x04F6	0x6EF2      	MOVWF       INTCON 
;Hexapod_VS1.c,265 :: 		INTCON2 = 0b11110000;                                                      // Desabilita pull-ups, confg. INTEDGs rising edge
0x04F8	0x0EF0      	MOVLW       240
0x04FA	0x6EF1      	MOVWF       INTCON2 
;Hexapod_VS1.c,267 :: 		INTCON3 = 0b01000000;
0x04FC	0x0E40      	MOVLW       64
0x04FE	0x6EF0      	MOVWF       INTCON3 
;Hexapod_VS1.c,270 :: 		PIE1 = 0b00000000;
0x0500	0x6A9D      	CLRF        PIE1 
;Hexapod_VS1.c,272 :: 		PIE2 = 0b00000000;
0x0502	0x6AA0      	CLRF        PIE2 
;Hexapod_VS1.c,275 :: 		PIR1 = 0;
0x0504	0x6A9E      	CLRF        PIR1 
;Hexapod_VS1.c,277 :: 		PIR2 = 0;
0x0506	0x6AA1      	CLRF        PIR2 
;Hexapod_VS1.c,280 :: 		IPR1 = 0b00000000;
0x0508	0x6A9F      	CLRF        IPR1 
;Hexapod_VS1.c,283 :: 		IPR2 = 0b00000000;
0x050A	0x6AA2      	CLRF        IPR2 
;Hexapod_VS1.c,286 :: 		T0CON = 0b10000000;
0x050C	0x0E80      	MOVLW       128
0x050E	0x6ED5      	MOVWF       T0CON 
;Hexapod_VS1.c,288 :: 		T1CON = 0b10000001;
0x0510	0x0E81      	MOVLW       129
0x0512	0x6ECD      	MOVWF       T1CON 
;Hexapod_VS1.c,294 :: 		for (i=0;i<6;i++){
0x0514	0x6A2B      	CLRF        init_sis_i_L0 
L_init_sis69:
0x0516	0x0E06      	MOVLW       6
0x0518	0x5C2B      	SUBWF       init_sis_i_L0, 0 
0x051A	0xE23D      	BC          L_init_sis70
;Hexapod_VS1.c,295 :: 		leg[i].DT1=128;
0x051C	0xF000C02B  	MOVFF       init_sis_i_L0, R0
0x0520	0x0E00      	MOVLW       0
0x0522	0x6E01      	MOVWF       R1 
0x0524	0x0E03      	MOVLW       3
0x0526	0x6E04      	MOVWF       R4 
0x0528	0x0E00      	MOVLW       0
0x052A	0x6E05      	MOVWF       R5 
0x052C	0xDDEE      	RCALL       _Mul_16x16_U
0x052E	0x0E17      	MOVLW       _leg
0x0530	0x2400      	ADDWF       R0, 0 
0x0532	0x6EE1      	MOVWF       FSR1L 
0x0534	0x0E00      	MOVLW       hi_addr(_leg)
0x0536	0x2001      	ADDWFC      R1, 0 
0x0538	0x6EE2      	MOVWF       FSR1H 
0x053A	0x0E80      	MOVLW       128
0x053C	0x6EE6      	MOVWF       POSTINC1 
;Hexapod_VS1.c,296 :: 		leg[i].DT2=128;
0x053E	0xF000C02B  	MOVFF       init_sis_i_L0, R0
0x0542	0x0E00      	MOVLW       0
0x0544	0x6E01      	MOVWF       R1 
0x0546	0x0E03      	MOVLW       3
0x0548	0x6E04      	MOVWF       R4 
0x054A	0x0E00      	MOVLW       0
0x054C	0x6E05      	MOVWF       R5 
0x054E	0xDDDD      	RCALL       _Mul_16x16_U
0x0550	0x0E17      	MOVLW       _leg
0x0552	0x2600      	ADDWF       R0, 1 
0x0554	0x0E00      	MOVLW       hi_addr(_leg)
0x0556	0x2201      	ADDWFC      R1, 1 
0x0558	0x0E01      	MOVLW       1
0x055A	0x2400      	ADDWF       R0, 0 
0x055C	0x6EE1      	MOVWF       FSR1L 
0x055E	0x0E00      	MOVLW       0
0x0560	0x2001      	ADDWFC      R1, 0 
0x0562	0x6EE2      	MOVWF       FSR1H 
0x0564	0x0E80      	MOVLW       128
0x0566	0x6EE6      	MOVWF       POSTINC1 
;Hexapod_VS1.c,297 :: 		leg[i].DT3=128;
0x0568	0xF000C02B  	MOVFF       init_sis_i_L0, R0
0x056C	0x0E00      	MOVLW       0
0x056E	0x6E01      	MOVWF       R1 
0x0570	0x0E03      	MOVLW       3
0x0572	0x6E04      	MOVWF       R4 
0x0574	0x0E00      	MOVLW       0
0x0576	0x6E05      	MOVWF       R5 
0x0578	0xDDC8      	RCALL       _Mul_16x16_U
0x057A	0x0E17      	MOVLW       _leg
0x057C	0x2600      	ADDWF       R0, 1 
0x057E	0x0E00      	MOVLW       hi_addr(_leg)
0x0580	0x2201      	ADDWFC      R1, 1 
0x0582	0x0E02      	MOVLW       2
0x0584	0x2400      	ADDWF       R0, 0 
0x0586	0x6EE1      	MOVWF       FSR1L 
0x0588	0x0E00      	MOVLW       0
0x058A	0x2001      	ADDWFC      R1, 0 
0x058C	0x6EE2      	MOVWF       FSR1H 
0x058E	0x0E80      	MOVLW       128
0x0590	0x6EE6      	MOVWF       POSTINC1 
;Hexapod_VS1.c,294 :: 		for (i=0;i<6;i++){
0x0592	0x2A2B      	INCF        init_sis_i_L0, 1 
;Hexapod_VS1.c,298 :: 		}
0x0594	0xD7C0      	BRA         L_init_sis69
L_init_sis70:
;Hexapod_VS1.c,299 :: 		}
0x0596	0x0012      	RETURN      0
; end of _init_sis
_main:
0x0598	0x6A16      	CLRF        _Cont_pwm 
;Hexapod_VS1.c,208 :: 		void main() {
;Hexapod_VS1.c,211 :: 		init_sis(); // Rotina de inicialização do sistema
0x059A	0xDF94      	RCALL       _init_sis
;Hexapod_VS1.c,212 :: 		Cmd_rec=0;
0x059C	0x9229      	BCF         main_Cmd_rec_L0, BitPos(main_Cmd_rec_L0+0) 
;Hexapod_VS1.c,213 :: 		do{
L_main61:
;Hexapod_VS1.c,215 :: 		if (Cmd_rec){
0x059E	0xA229      	BTFSS       main_Cmd_rec_L0, BitPos(main_Cmd_rec_L0+0) 
0x05A0	0xD00A      	BRA         L_main64
;Hexapod_VS1.c,216 :: 		switch (Opt){
0x05A2	0xD005      	BRA         L_main65
;Hexapod_VS1.c,217 :: 		case 0x01:
L_main67:
;Hexapod_VS1.c,218 :: 		Executa_Tabela1(10);
0x05A4	0x0E0A      	MOVLW       10
0x05A6	0x6E2B      	MOVWF       FARG_Executa_Tabela1_Tempo 
0x05A8	0xDE11      	RCALL       _Executa_Tabela1
;Hexapod_VS1.c,219 :: 		break;
0x05AA	0xD005      	BRA         L_main66
;Hexapod_VS1.c,220 :: 		default:
L_main68:
;Hexapod_VS1.c,221 :: 		break;
0x05AC	0xD004      	BRA         L_main66
;Hexapod_VS1.c,222 :: 		}
L_main65:
0x05AE	0x502A      	MOVF        main_Opt_L0, 0 
0x05B0	0x0A01      	XORLW       1
0x05B2	0xE0F8      	BZ          L_main67
0x05B4	0xD7FB      	BRA         L_main68
L_main66:
;Hexapod_VS1.c,223 :: 		}
L_main64:
;Hexapod_VS1.c,225 :: 		}while(1);
0x05B6	0xD7F3      	BRA         L_main61
;Hexapod_VS1.c,226 :: 		}
0x05B8	0xD7FF      	BRA         $+0
; end of _main
;Hexapod_VS1.c,151 :: _Tab1
0x05BA	0x8000 ;_Tab1+0
0x05BC	0x0040 ;_Tab1+2
0x05BE	0x4080 ;_Tab1+4
0x05C0	0x8000 ;_Tab1+6
0x05C2	0x0040 ;_Tab1+8
0x05C4	0x4080 ;_Tab1+10
0x05C6	0x8000 ;_Tab1+12
0x05C8	0x0040 ;_Tab1+14
0x05CA	0x4080 ;_Tab1+16
0x05CC	0x8000 ;_Tab1+18
0x05CE	0x0040 ;_Tab1+20
0x05D0	0x4080 ;_Tab1+22
0x05D2	0x8000 ;_Tab1+24
0x05D4	0x0040 ;_Tab1+26
0x05D6	0x4080 ;_Tab1+28
0x05D8	0x8000 ;_Tab1+30
0x05DA	0x0040 ;_Tab1+32
0x05DC	0x4080 ;_Tab1+34
0x05DE	0x8000 ;_Tab1+36
0x05E0	0x0040 ;_Tab1+38
0x05E2	0x4080 ;_Tab1+40
0x05E4	0x8000 ;_Tab1+42
0x05E6	0x0040 ;_Tab1+44
0x05E8	0x4080 ;_Tab1+46
0x05EA	0x8000 ;_Tab1+48
0x05EC	0x0040 ;_Tab1+50
0x05EE	0x4080 ;_Tab1+52
0x05F0	0x8000 ;_Tab1+54
0x05F2	0x0040 ;_Tab1+56
0x05F4	0x4080 ;_Tab1+58
0x05F6	0x8000 ;_Tab1+60
0x05F8	0x0040 ;_Tab1+62
0x05FA	0x4080 ;_Tab1+64
0x05FC	0x8000 ;_Tab1+66
0x05FE	0x0040 ;_Tab1+68
0x0600	0x4080 ;_Tab1+70
0x0602	0x8000 ;_Tab1+72
0x0604	0x0040 ;_Tab1+74
0x0606	0x4080 ;_Tab1+76
0x0608	0x8000 ;_Tab1+78
0x060A	0x0040 ;_Tab1+80
0x060C	0x4080 ;_Tab1+82
0x060E	0x8000 ;_Tab1+84
0x0610	0x0040 ;_Tab1+86
0x0612	0x4080 ;_Tab1+88
0x0614	0x8000 ;_Tab1+90
0x0616	0x0040 ;_Tab1+92
0x0618	0x4080 ;_Tab1+94
0x061A	0x8000 ;_Tab1+96
0x061C	0x0040 ;_Tab1+98
0x061E	0x4080 ;_Tab1+100
0x0620	0x8000 ;_Tab1+102
0x0622	0x0040 ;_Tab1+104
0x0624	0x4080 ;_Tab1+106
0x0626	0x8000 ;_Tab1+108
0x0628	0x0040 ;_Tab1+110
0x062A	0x4080 ;_Tab1+112
0x062C	0x8000 ;_Tab1+114
0x062E	0x0040 ;_Tab1+116
0x0630	0x4080 ;_Tab1+118
0x0632	0x8000 ;_Tab1+120
0x0634	0x0040 ;_Tab1+122
0x0636	0x4080 ;_Tab1+124
0x0638	0x8000 ;_Tab1+126
0x063A	0x0040 ;_Tab1+128
0x063C	0x4080 ;_Tab1+130
0x063E	0x8000 ;_Tab1+132
0x0640	0x0040 ;_Tab1+134
0x0642	0x4080 ;_Tab1+136
0x0644	0x8000 ;_Tab1+138
0x0646	0x0040 ;_Tab1+140
0x0648	0x4080 ;_Tab1+142
0x064A	0x8000 ;_Tab1+144
0x064C	0x0040 ;_Tab1+146
0x064E	0x4080 ;_Tab1+148
0x0650	0x8000 ;_Tab1+150
0x0652	0x0040 ;_Tab1+152
0x0654	0x4080 ;_Tab1+154
0x0656	0x8000 ;_Tab1+156
0x0658	0x0040 ;_Tab1+158
0x065A	0x4080 ;_Tab1+160
0x065C	0x8000 ;_Tab1+162
0x065E	0x0040 ;_Tab1+164
0x0660	0x4080 ;_Tab1+166
0x0662	0x8000 ;_Tab1+168
0x0664	0x0040 ;_Tab1+170
0x0666	0x4080 ;_Tab1+172
0x0668	0x8000 ;_Tab1+174
0x066A	0x0040 ;_Tab1+176
0x066C	0x4080 ;_Tab1+178
; end of _Tab1
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0008     [258]    _interrupt
0x010A      [80]    _Mul_16x16_U
0x015A      [82]    _Mul_32x32_U
0x01AC      [32]    _Pausa
0x01CC     [744]    _Executa_Tabela1
0x04B4      [16]    ___CC2DW
0x04C4     [212]    _init_sis
0x0598      [34]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    FLASH_Erase_64_SaveINTCON_L0
0x0000       [1]    R0
0x0000       [1]    SPI1_Write_tmp_L0
0x0000       [1]    EEPROM_Write_SaveINTCON_L0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATSda_temp_sda_L0
0x0000       [1]    UART1_Init_tmp_L0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATScl_temp_scl_L0
0x0001       [1]    ispunct_rslt_L0
0x0001       [1]    __Lib_PS2_Wait_Falling_nsample_L0
0x0001       [1]    I2C1_Rd_tmp_L0
0x0001       [1]    R1
0x0001       [2]    FLASH_Read_N_Bytes_i_L0
0x0001       [1]    FLASH_Write_32_i_L0
0x0001       [1]    FLASH_Erase_Write_64_i_L0
0x0001       [1]    Pausa_Contador_L0
0x0002       [1]    FLASH_Write_32_SaveINTCON_L0
0x0002       [2]    memchr_s_L0
0x0002       [2]    strlen_cp_L0
0x0002       [1]    FLASH_Erase_Write_64_j_L0
0x0002       [2]    memset_pp_L0
0x0002       [2]    memcpy_dd_L0
0x0002       [1]    R2
0x0003       [1]    FLASH_Erase_Write_64_SaveINTCON_L0
0x0003       [1]    R3
0x0003       [2]    memmove_tt_L0
0x0004       [2]    strncat_cp_L0
0x0004       [2]    strcat_cp_L0
0x0004       [1]    R4
0x0004       [2]    memcpy_ss_L0
0x0004       [2]    strcpy_cp_L0
0x0004       [2]    strncpy_cp_L0
0x0004       [2]    frexp_pom_L0
0x0005       [1]    R5
0x0005       [2]    memmove_ff_L0
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0016       [1]    _Cont_pwm
0x0017      [18]    _leg
0x0029       [0]    _theend
0x0029       [0]    main_Cmd_rec_L0
0x002A       [1]    main_Opt_L0
0x002B       [1]    FARG_Executa_Tabela1_Tempo
0x002B       [1]    init_sis_i_L0
0x002C       [1]    Executa_Tabela1_Indexador_L0
0x002D       [1]    FARG_Pausa_time
0x0400      [16]    _BDT
0x0400       [1]    _BD0STAT
0x0401       [1]    _BD0CNT
0x0402       [1]    _BD0ADRL
0x0403       [1]    _BD0ADRH
0x0404       [1]    _BD1STAT
0x0405       [1]    _BD1CNT
0x0406       [1]    _BD1ADRL
0x0407       [1]    _BD1ADRH
0x0408       [1]    _BD2STAT
0x0409       [1]    _BD2CNT
0x040A       [1]    _BD2ADRL
0x040B       [1]    _BD2ADRH
0x040C       [1]    _BD3STAT
0x040D       [1]    _BD3CNT
0x040E       [1]    _BD3ADRL
0x040F       [1]    _BD3ADRH
0x0410       [1]    _BD4STAT
0x0410       [1]    _SetupPkt_DataDir
0x0410       [1]    _SetupPkt_RequestType
0x0410       [1]    _SetupPkt_Recipient
0x0410       [1]    _SetupPkt_bmRequestType
0x0410       [8]    _SetupPkt
0x0411       [1]    _BD4CNT
0x0411       [1]    _SetupPkt_bRequest
0x0412       [1]    _SetupPkt_bAltID
0x0412       [1]    _SetupPkt_bDevADR
0x0412       [1]    _SetupPkt_bCfgValue
0x0412       [1]    _BD4ADRL
0x0412       [1]    _SetupPkt_bDscIndex
0x0412       [2]    _SetupPkt_wValue
0x0412       [2]    _SetupPkt_W_Value
0x0412       [1]    _SetupPkt_bFeature
0x0413       [1]    _BD4ADRH
0x0413       [1]    _SetupPkt_bDscType
0x0413       [1]    _SetupPkt_bAltID_H
0x0413       [1]    _SetupPkt_bCfgRSD
0x0413       [1]    _SetupPkt_bDevADRH
0x0414       [2]    _SetupPkt_W_Index
0x0414       [2]    _SetupPkt_wIndex
0x0414       [1]    _BD5STAT
0x0414       [1]    _SetupPkt_bEPID
0x0414       [1]    _SetupPkt_bIntfID
0x0414       [1]    _SetupPkt_EPNum
0x0414       [1]    _SetupPkt_EPDir
0x0414       [2]    _SetupPkt_wLangID
0x0415       [1]    _SetupPkt_bEPID_H
0x0415       [1]    _SetupPkt_bIntfID_H
0x0415       [1]    _BD5CNT
0x0416       [2]    _SetupPkt_wLength
0x0416       [2]    _SetupPkt_W_Length
0x0416       [1]    _BD5ADRL
0x0417       [1]    _BD5ADRH
0x0418       [8]    _CtrlTrfData
0x0418       [1]    _BD6STAT
0x0419       [1]    _BD6CNT
0x041A       [1]    _BD6ADRL
0x041B       [1]    _BD6ADRH
0x041C       [1]    _BD7STAT
0x041D       [1]    _BD7CNT
0x041E       [1]    _BD7ADRL
0x041F       [1]    _BD7ADRH
0x0420       [8]    _hid_report_feature
0x0428       [2]    _Byte_tmp_0
0x042A       [2]    _Byte_tmp_1
0x042C       [1]    _param_Len
0x042D       [2]    _param_buffer
0x042F       [1]    _USTAT_latch
0x0430       [1]    _usb_device_state
0x0431       [1]    _usb_active_cfg
0x0432       [2]    _usb_alt_intf
0x0434       [1]    _usb_stat
0x0435       [1]    _idle_rate
0x0436       [1]    _active_protocol
0x0437       [1]    _hid_rpt_rx_len
0x0438       [1]    _ctrl_trf_state
0x0439       [1]    _ctrl_trf_session_owner
0x043A       [2]    _pSrc
0x043C       [2]    _pDst
0x043E       [2]    _wCount
0x0440       [2]    _byte_to_send
0x0442       [2]    _byte_to_read
0x0444       [1]    _number_of_bytes_read
0x0445       [4]    _USB_CD_Ptr
0x0449       [8]    _USB_SD_Ptr
0x0451       [2]    _FSR0reg
0x0453       [2]    _FSR1reg
0x0455       [2]    _FSR2reg
0x0457       [2]    _HID_ReadBuff_Ptr
0x0459       [2]    _HID_WriteBuff_Ptr
0x045B      [64]    _hid_report_out
0x049B      [64]    _hid_report_in
0x0F62       [1]    SPPDATA
0x0F63       [0]    CLKCFG1_bit
0x0F63       [1]    SPPCFG
0x0F63       [0]    CLKCFG0_bit
0x0F63       [0]    WS2_bit
0x0F63       [0]    WS1_bit
0x0F63       [0]    WS0_bit
0x0F63       [0]    CLK1EN_bit
0x0F63       [0]    CSEN_bit
0x0F63       [0]    WS3_bit
0x0F64       [0]    WRSPP_bit
0x0F64       [0]    SPPBUSY_bit
0x0F64       [0]    ADDR3_bit
0x0F64       [0]    ADDR2_bit
0x0F64       [0]    ADDR1_bit
0x0F64       [0]    ADDR0_bit
0x0F64       [1]    SPPEPS
0x0F64       [0]    RDSPP_bit
0x0F65       [0]    SPPOWN_bit
0x0F65       [1]    SPPCON
0x0F65       [0]    SPPEN_bit
0x0F66       [0]    FRM4_bit
0x0F66       [0]    FRM3_bit
0x0F66       [0]    FRM5_bit
0x0F66       [0]    FRM7_bit
0x0F66       [0]    FRM6_bit
0x0F66       [0]    FRM0_bit
0x0F66       [1]    UFRM
0x0F66       [0]    FRM1_bit
0x0F66       [0]    FRM2_bit
0x0F66       [1]    UFRML
0x0F67       [0]    FRM8_bit
0x0F67       [1]    UFRMH
0x0F67       [0]    FRM10_bit
0x0F67       [0]    FRM9_bit
0x0F68       [0]    UERRIF_bit
0x0F68       [0]    ACTVIF_bit
0x0F68       [1]    UIR
0x0F68       [0]    URSTIF_bit
0x0F68       [0]    STALLIF_bit
0x0F68       [0]    SOFIF_bit
0x0F68       [0]    TRNIF_bit
0x0F68       [0]    IDLEIF_bit
0x0F69       [0]    IDLEIE_bit
0x0F69       [0]    TRNIE_bit
0x0F69       [0]    SOFIE_bit
0x0F69       [0]    STALLIE_bit
0x0F69       [0]    ACTVIE_bit
0x0F69       [1]    UIE
0x0F69       [0]    URSTIE_bit
0x0F69       [0]    UERRIE_bit
0x0F6A       [0]    PIDEF_bit
0x0F6A       [1]    UEIR
0x0F6A       [0]    CRC5EF_bit
0x0F6A       [0]    BTOEF_bit
0x0F6A       [0]    BTSEF_bit
0x0F6A       [0]    CRC16EF_bit
0x0F6A       [0]    DFN8EF_bit
0x0F6B       [1]    UEIE
0x0F6B       [0]    BTOEE_bit
0x0F6B       [0]    BTSEE_bit
0x0F6B       [0]    DFN8EE_bit
0x0F6B       [0]    PIDEE_bit
0x0F6B       [0]    CRC5EE_bit
0x0F6B       [0]    CRC16EE_bit
0x0F6C       [0]    ENDP1_bit
0x0F6C       [0]    ENDP0_bit
0x0F6C       [0]    ENDP3_bit
0x0F6C       [0]    ENDP2_bit
0x0F6C       [0]    DIR__bit
0x0F6C       [1]    USTAT
0x0F6C       [0]    PPBI_bit
0x0F6D       [0]    PKTDIS_bit
0x0F6D       [0]    USBEN_bit
0x0F6D       [0]    SE0_bit
0x0F6D       [0]    PPBRST_bit
0x0F6D       [1]    UCON
0x0F6D       [0]    SUSPND_bit
0x0F6D       [0]    RESUME__bit
0x0F6E       [0]    ADDR2_UADDR_bit
0x0F6E       [0]    ADDR3_UADDR_bit
0x0F6E       [0]    ADDR1_UADDR_bit
0x0F6E       [1]    UADDR
0x0F6E       [0]    ADDR0_UADDR_bit
0x0F6E       [0]    ADDR4_bit
0x0F6E       [0]    ADDR6_bit
0x0F6E       [0]    ADDR5_bit
0x0F6F       [0]    UOEMON_bit
0x0F6F       [0]    UPUEN_bit
0x0F6F       [1]    UCFG
0x0F6F       [0]    UTEYE_bit
0x0F6F       [0]    PPB1_bit
0x0F6F       [0]    PPB0_bit
0x0F6F       [0]    UTRDIS_bit
0x0F6F       [0]    FSEN_bit
0x0F70       [0]    EPHSHK_bit
0x0F70       [1]    UEP0
0x0F70       [0]    EPCONDIS_bit
0x0F70       [0]    EPINEN_bit
0x0F70       [0]    EPSTALL_bit
0x0F70       [0]    EPOUTEN_bit
0x0F71       [0]    EPOUTEN_UEP1_bit
0x0F71       [0]    EPCONDIS_UEP1_bit
0x0F71       [0]    EPHSHK_UEP1_bit
0x0F71       [1]    UEP1
0x0F71       [0]    EPSTALL_UEP1_bit
0x0F71       [0]    EPINEN_UEP1_bit
0x0F72       [1]    UEP2
0x0F72       [0]    EPCONDIS_UEP2_bit
0x0F72       [0]    EPHSHK_UEP2_bit
0x0F72       [0]    EPINEN_UEP2_bit
0x0F72       [0]    EPSTALL_UEP2_bit
0x0F72       [0]    EPOUTEN_UEP2_bit
0x0F73       [0]    EPSTALL_UEP3_bit
0x0F73       [0]    EPINEN_UEP3_bit
0x0F73       [0]    EPHSHK_UEP3_bit
0x0F73       [1]    UEP3
0x0F73       [0]    EPOUTEN_UEP3_bit
0x0F73       [0]    EPCONDIS_UEP3_bit
0x0F74       [0]    EPOUTEN_UEP4_bit
0x0F74       [0]    EPINEN_UEP4_bit
0x0F74       [0]    EPCONDIS_UEP4_bit
0x0F74       [1]    UEP4
0x0F74       [0]    EPHSHK_UEP4_bit
0x0F74       [0]    EPSTALL_UEP4_bit
0x0F75       [1]    UEP5
0x0F75       [0]    EPINEN_UEP5_bit
0x0F75       [0]    EPSTALL_UEP5_bit
0x0F75       [0]    EPHSHK_UEP5_bit
0x0F75       [0]    EPCONDIS_UEP5_bit
0x0F75       [0]    EPOUTEN_UEP5_bit
0x0F76       [0]    EPHSHK_UEP6_bit
0x0F76       [0]    EPINEN_UEP6_bit
0x0F76       [1]    UEP6
0x0F76       [0]    EPSTALL_UEP6_bit
0x0F76       [0]    EPCONDIS_UEP6_bit
0x0F76       [0]    EPOUTEN_UEP6_bit
0x0F77       [0]    EPOUTEN_UEP7_bit
0x0F77       [1]    UEP7
0x0F77       [0]    EPSTALL_UEP7_bit
0x0F77       [0]    EPINEN_UEP7_bit
0x0F77       [0]    EPHSHK_UEP7_bit
0x0F77       [0]    EPCONDIS_UEP7_bit
0x0F78       [0]    EPINEN_UEP8_bit
0x0F78       [0]    EPOUTEN_UEP8_bit
0x0F78       [0]    EPSTALL_UEP8_bit
0x0F78       [0]    EPCONDIS_UEP8_bit
0x0F78       [0]    EPHSHK_UEP8_bit
0x0F78       [1]    UEP8
0x0F79       [0]    EPCONDIS_UEP9_bit
0x0F79       [0]    EPOUTEN_UEP9_bit
0x0F79       [0]    EPHSHK_UEP9_bit
0x0F79       [0]    EPINEN_UEP9_bit
0x0F79       [1]    UEP9
0x0F79       [0]    EPSTALL_UEP9_bit
0x0F7A       [1]    UEP10
0x0F7A       [0]    EPINEN_UEP10_bit
0x0F7A       [0]    EPOUTEN_UEP10_bit
0x0F7A       [0]    EPCONDIS_UEP10_bit
0x0F7A       [0]    EPHSHK_UEP10_bit
0x0F7A       [0]    EPSTALL_UEP10_bit
0x0F7B       [0]    EPOUTEN_UEP11_bit
0x0F7B       [0]    EPCONDIS_UEP11_bit
0x0F7B       [0]    EPSTALL_UEP11_bit
0x0F7B       [1]    UEP11
0x0F7B       [0]    EPHSHK_UEP11_bit
0x0F7B       [0]    EPINEN_UEP11_bit
0x0F7C       [0]    EPCONDIS_UEP12_bit
0x0F7C       [0]    EPHSHK_UEP12_bit
0x0F7C       [1]    UEP12
0x0F7C       [0]    EPSTALL_UEP12_bit
0x0F7C       [0]    EPINEN_UEP12_bit
0x0F7C       [0]    EPOUTEN_UEP12_bit
0x0F7D       [0]    EPOUTEN_UEP13_bit
0x0F7D       [0]    EPCONDIS_UEP13_bit
0x0F7D       [0]    EPHSHK_UEP13_bit
0x0F7D       [0]    EPSTALL_UEP13_bit
0x0F7D       [0]    EPINEN_UEP13_bit
0x0F7D       [1]    UEP13
0x0F7E       [0]    EPSTALL_UEP14_bit
0x0F7E       [0]    EPHSHK_UEP14_bit
0x0F7E       [1]    UEP14
0x0F7E       [0]    EPCONDIS_UEP14_bit
0x0F7E       [0]    EPINEN_UEP14_bit
0x0F7E       [0]    EPOUTEN_UEP14_bit
0x0F7F       [1]    UEP15
0x0F7F       [0]    EPOUTEN_UEP15_bit
0x0F7F       [0]    EPCONDIS_UEP15_bit
0x0F7F       [0]    EPSTALL_UEP15_bit
0x0F7F       [0]    EPINEN_UEP15_bit
0x0F7F       [0]    EPHSHK_UEP15_bit
0x0F80       [0]    RA6_bit
0x0F80       [0]    RA5_bit
0x0F80       [0]    RA4_bit
0x0F80       [0]    RA3_bit
0x0F80       [0]    T0CKI_bit
0x0F80       [0]    AN4_bit
0x0F80       [0]    OSC2_bit
0x0F80       [0]    AN3_bit
0x0F80       [0]    AN0_bit
0x0F80       [0]    AN1_bit
0x0F80       [0]    AN2_bit
0x0F80       [0]    VREFM_bit
0x0F80       [0]    RA0_bit
0x0F80       [0]    RA1_bit
0x0F80       [0]    RA2_bit
0x0F80       [1]    PORTA
0x0F80       [0]    VREFP_bit
0x0F80       [0]    LVDIN_bit
0x0F80       [0]    HLVDIN_bit
0x0F81       [0]    INT1_bit
0x0F81       [0]    INT2_bit
0x0F81       [0]    RB0_bit
0x0F81       [0]    INT0_bit
0x0F81       [0]    PGD_bit
0x0F81       [1]    PORTB
0x0F81       [0]    PGM_bit
0x0F81       [0]    PGC_bit
0x0F81       [0]    RB3_bit
0x0F81       [0]    RB2_bit
0x0F81       [0]    RB6_bit
0x0F81       [0]    RB7_bit
0x0F81       [0]    RB4_bit
0x0F81       [0]    RB1_bit
0x0F81       [0]    RB5_bit
0x0F82       [0]    P1A_bit
0x0F82       [0]    RX__bit
0x0F82       [0]    RC2_bit
0x0F82       [0]    RC4_bit
0x0F82       [0]    T13CKI_bit
0x0F82       [0]    RC6_bit
0x0F82       [0]    RC7_bit
0x0F82       [1]    PORTC
0x0F82       [0]    CK_bit
0x0F82       [0]    RC5_bit
0x0F82       [0]    T1OSI_bit
0x0F82       [0]    T1OSO_bit
0x0F82       [0]    RC0_bit
0x0F82       [0]    TX_bit
0x0F82       [0]    CCP1_bit
0x0F82       [0]    RC1_bit
0x0F83       [0]    SPP6_bit
0x0F83       [0]    SPP7_bit
0x0F83       [0]    SPP4_bit
0x0F83       [0]    SPP5_bit
0x0F83       [0]    RD1_bit
0x0F83       [0]    RD0_bit
0x0F83       [0]    RD3_bit
0x0F83       [0]    RD2_bit
0x0F83       [0]    RD4_bit
0x0F83       [0]    RD6_bit
0x0F83       [0]    SPP1_bit
0x0F83       [1]    PORTD
0x0F83       [0]    SPP0_bit
0x0F83       [0]    SPP2_bit
0x0F83       [0]    SPP3_bit
0x0F83       [0]    RD7_bit
0x0F83       [0]    RD5_bit
0x0F84       [0]    CK2SPP_bit
0x0F84       [0]    RE3_bit
0x0F84       [0]    OESPP_bit
0x0F84       [0]    RDPU_bit
0x0F84       [0]    RE0_bit
0x0F84       [0]    RDPU_PORTE_bit
0x0F84       [0]    RE2_bit
0x0F84       [0]    CK1SPP_bit
0x0F84       [0]    RE1_bit
0x0F84       [1]    PORTE
0x0F89       [0]    LATA5_bit
0x0F89       [0]    LATA4_bit
0x0F89       [1]    LATA
0x0F89       [0]    LATA6_bit
0x0F89       [0]    LATA0_bit
0x0F89       [0]    LATA1_bit
0x0F89       [0]    LATA3_bit
0x0F89       [0]    LATA2_bit
0x0F8A       [0]    LATB2_bit
0x0F8A       [0]    LATB3_bit
0x0F8A       [0]    LATB7_bit
0x0F8A       [0]    LATB5_bit
0x0F8A       [0]    LATB6_bit
0x0F8A       [0]    LATB4_bit
0x0F8A       [0]    LATB1_bit
0x0F8A       [0]    LATB0_bit
0x0F8A       [1]    LATB
0x0F8B       [1]    LATC
0x0F8B       [0]    LATC7_bit
0x0F8B       [0]    LATC2_bit
0x0F8B       [0]    LATC6_bit
0x0F8B       [0]    LATC0_bit
0x0F8B       [0]    LATC1_bit
0x0F8C       [0]    LATD2_bit
0x0F8C       [0]    LATD3_bit
0x0F8C       [0]    LATD0_bit
0x0F8C       [0]    LATD1_bit
0x0F8C       [0]    LATD7_bit
0x0F8C       [1]    LATD
0x0F8C       [0]    LATD6_bit
0x0F8C       [0]    LATD4_bit
0x0F8C       [0]    LATD5_bit
0x0F8D       [0]    LATE0_bit
0x0F8D       [0]    LATE2_bit
0x0F8D       [1]    LATE
0x0F8D       [0]    LATE1_bit
0x0F92       [0]    TRISA6_bit
0x0F92       [0]    TRISA2_bit
0x0F92       [0]    TRISA5_bit
0x0F92       [1]    TRISA
0x0F92       [0]    TRISA1_bit
0x0F92       [0]    TRISA0_bit
0x0F92       [0]    TRISA4_bit
0x0F92       [0]    TRISA3_bit
0x0F93       [0]    TRISB0_bit
0x0F93       [0]    TRISB5_bit
0x0F93       [0]    TRISB7_bit
0x0F93       [0]    TRISB1_bit
0x0F93       [1]    TRISB
0x0F93       [0]    TRISB6_bit
0x0F93       [0]    TRISB2_bit
0x0F93       [0]    TRISB3_bit
0x0F93       [0]    TRISB4_bit
0x0F94       [0]    TRISC1_bit
0x0F94       [0]    TRISC7_bit
0x0F94       [0]    TRISC0_bit
0x0F94       [0]    TRISC2_bit
0x0F94       [1]    TRISC
0x0F94       [0]    TRISC6_bit
0x0F95       [0]    TRISD4_bit
0x0F95       [0]    TRISD0_bit
0x0F95       [0]    TRISD1_bit
0x0F95       [1]    TRISD
0x0F95       [0]    TRISD5_bit
0x0F95       [0]    TRISD2_bit
0x0F95       [0]    TRISD3_bit
0x0F95       [0]    TRISD7_bit
0x0F95       [0]    TRISD6_bit
0x0F96       [0]    TRISE0_bit
0x0F96       [0]    TRISE1_bit
0x0F96       [0]    TRISE2_bit
0x0F96       [1]    TRISE
0x0F9B       [0]    TUN0_bit
0x0F9B       [0]    TUN3_bit
0x0F9B       [0]    TUN4_bit
0x0F9B       [0]    INTSRC_bit
0x0F9B       [0]    TUN1_bit
0x0F9B       [0]    TUN2_bit
0x0F9B       [1]    OSCTUNE
0x0F9D       [0]    TXIE_bit
0x0F9D       [0]    SSPIE_bit
0x0F9D       [0]    ADIE_bit
0x0F9D       [0]    RCIE_bit
0x0F9D       [0]    TMR1IE_bit
0x0F9D       [1]    PIE1
0x0F9D       [0]    CCP1IE_bit
0x0F9D       [0]    TMR2IE_bit
0x0F9D       [0]    SPPIE_bit
0x0F9E       [0]    ADIF_bit
0x0F9E       [0]    RCIF_bit
0x0F9E       [0]    SPPIF_bit
0x0F9E       [1]    PIR1
0x0F9E       [0]    TXIF_bit
0x0F9E       [0]    TMR2IF_bit
0x0F9E       [0]    TMR1IF_bit
0x0F9E       [0]    SSPIF_bit
0x0F9E       [0]    CCP1IF_bit
0x0F9F       [0]    ADIP_bit
0x0F9F       [0]    RCIP_bit
0x0F9F       [1]    IPR1
0x0F9F       [0]    SPPIP_bit
0x0F9F       [0]    TXIP_bit
0x0F9F       [0]    CCP1IP_bit
0x0F9F       [0]    SSPIP_bit
0x0F9F       [0]    TMR2IP_bit
0x0F9F       [0]    TMR1IP_bit
0x0FA0       [0]    LVDIE_bit
0x0FA0       [0]    BCLIE_bit
0x0FA0       [0]    EEIE_bit
0x0FA0       [1]    PIE2
0x0FA0       [0]    CCP2IE_bit
0x0FA0       [0]    TMR3IE_bit
0x0FA0       [0]    USBIE_bit
0x0FA0       [0]    OSCFIE_bit
0x0FA0       [0]    CMIE_bit
0x0FA0       [0]    HLVDIE_bit
0x0FA1       [0]    CCP2IF_bit
0x0FA1       [0]    CMIF_bit
0x0FA1       [0]    EEIF_bit
0x0FA1       [0]    LVDIF_bit
0x0FA1       [1]    PIR2
0x0FA1       [0]    TMR3IF_bit
0x0FA1       [0]    HLVDIF_bit
0x0FA1       [0]    BCLIF_bit
0x0FA1       [0]    OSCFIF_bit
0x0FA1       [0]    USBIF_bit
0x0FA2       [0]    USBIP_bit
0x0FA2       [0]    CMIP_bit
0x0FA2       [0]    LVDIP_bit
0x0FA2       [0]    BCLIP_bit
0x0FA2       [0]    EEIP_bit
0x0FA2       [0]    CCP2IP_bit
0x0FA2       [1]    IPR2
0x0FA2       [0]    HLVDIP_bit
0x0FA2       [0]    TMR3IP_bit
0x0FA2       [0]    OSCFIP_bit
0x0FA6       [1]    EECON1
0x0FA6       [0]    WREN_bit
0x0FA6       [0]    WR_bit
0x0FA6       [0]    RD_bit
0x0FA6       [0]    WRERR_bit
0x0FA6       [0]    CFGS_bit
0x0FA6       [0]    EEPGD_bit
0x0FA6       [0]    FREE_bit
0x0FA7       [1]    EECON2
0x0FA8       [1]    EEDATA
0x0FA9       [1]    EEADR
0x0FAB       [1]    RCSTA
0x0FAB       [0]    ADDEN_bit
0x0FAB       [0]    CREN_bit
0x0FAB       [0]    FERR_bit
0x0FAB       [0]    RX9D_bit
0x0FAB       [0]    OERR_bit
0x0FAB       [0]    ADEN_bit
0x0FAB       [0]    SPEN_bit
0x0FAB       [0]    SREN_bit
0x0FAB       [0]    RX9_bit
0x0FAC       [1]    TXSTA
0x0FAC       [0]    SYNC_bit
0x0FAC       [0]    CSRC_bit
0x0FAC       [0]    TXEN_bit
0x0FAC       [0]    TX9_bit
0x0FAC       [0]    TRMT_bit
0x0FAC       [0]    TX9D_bit
0x0FAC       [0]    BRGH_bit
0x0FAC       [0]    SENDB_bit
0x0FAD       [1]    TXREG
0x0FAE       [1]    RCREG
0x0FAF       [1]    SPBRG
0x0FB0       [1]    SPBRGH
0x0FB1       [1]    T3CON
0x0FB1       [0]    T3NSYNC_bit
0x0FB1       [0]    NOT_T3SYNC_bit
0x0FB1       [0]    RD16_bit
0x0FB1       [0]    TMR3CS_bit
0x0FB1       [0]    TMR3ON_bit
0x0FB1       [0]    T3CKPS0_bit
0x0FB1       [0]    T3SYNC_bit
0x0FB1       [0]    T3CCP1_bit
0x0FB1       [0]    T3CKPS1_bit
0x0FB1       [0]    T3CCP2_bit
0x0FB2       [1]    TMR3L
0x0FB3       [1]    TMR3H
0x0FB4       [0]    C1INV_bit
0x0FB4       [0]    C1OUT_bit
0x0FB4       [0]    C2INV_bit
0x0FB4       [0]    C2OUT_bit
0x0FB4       [1]    CMCON
0x0FB4       [0]    CM1_bit
0x0FB4       [0]    CM0_bit
0x0FB4       [0]    CIS_bit
0x0FB4       [0]    CM2_bit
0x0FB5       [0]    CVR0_bit
0x0FB5       [1]    CVRCON
0x0FB5       [0]    CVREN_bit
0x0FB5       [0]    CVR1_bit
0x0FB5       [0]    CVREF_bit
0x0FB5       [0]    CVRR_bit
0x0FB5       [0]    CVR3_bit
0x0FB5       [0]    CVR2_bit
0x0FB5       [0]    CVRSS_bit
0x0FB5       [0]    CVROE_bit
0x0FB6       [0]    ECCPAS2_bit
0x0FB6       [0]    ECCPAS1_bit
0x0FB6       [0]    ECCPASE_bit
0x0FB6       [1]    ECCP1AS
0x0FB6       [1]    CCP1AS
0x0FB6       [0]    PSSBD1_bit
0x0FB6       [0]    PSSBD0_bit
0x0FB6       [0]    PSSAC0_bit
0x0FB6       [0]    ECCPAS0_bit
0x0FB6       [0]    PSSAC1_bit
0x0FB7       [0]    PDC1_bit
0x0FB7       [0]    PDC2_bit
0x0FB7       [0]    PDC0_bit
0x0FB7       [1]    CCP1DEL
0x0FB7       [1]    ECCP1DEL
0x0FB7       [0]    PDC6_bit
0x0FB7       [0]    PRSEN_bit
0x0FB7       [0]    PDC5_bit
0x0FB7       [0]    PDC3_bit
0x0FB7       [0]    PDC4_bit
0x0FB8       [0]    BRG16_bit
0x0FB8       [0]    TXCKP_bit
0x0FB8       [0]    RXDTP_bit
0x0FB8       [1]    BAUDCON
0x0FB8       [0]    ABDOVF_bit
0x0FB8       [0]    RCIDL_bit
0x0FB8       [0]    ABDEN_bit
0x0FB8       [0]    SCKP_bit
0x0FB8       [0]    WUE_bit
0x0FB8       [0]    RCMT_bit
0x0FBA       [0]    CCP2M0_bit
0x0FBA       [0]    DC2B0_bit
0x0FBA       [0]    DC2B1_bit
0x0FBA       [0]    CCP2M3_bit
0x0FBA       [0]    CCP2M2_bit
0x0FBA       [1]    CCP2CON
0x0FBA       [0]    CCP2M1_bit
0x0FBB       [2]    CCPR2
0x0FBB       [1]    CCPR2L
0x0FBC       [1]    CCPR2H
0x0FBD       [0]    CCP1M0_bit
0x0FBD       [0]    CCP1M2_bit
0x0FBD       [0]    CCP1M3_bit
0x0FBD       [0]    DC1B0_bit
0x0FBD       [0]    P1M0_bit
0x0FBD       [0]    DC1B1_bit
0x0FBD       [0]    P1M1_bit
0x0FBD       [0]    CCP1M1_bit
0x0FBD       [1]    ECCP1CON
0x0FBD       [1]    CCP1CON
0x0FBE       [1]    CCPR1L
0x0FBE       [2]    CCPR1
0x0FBF       [1]    CCPR1H
0x0FC0       [0]    ADCS1_bit
0x0FC0       [0]    ADCS2_bit
0x0FC0       [0]    ACQT1_bit
0x0FC0       [0]    ADCS0_bit
0x0FC0       [1]    ADCON2
0x0FC0       [0]    ADFM_bit
0x0FC0       [0]    ACQT0_bit
0x0FC0       [0]    ACQT2_bit
0x0FC1       [0]    PCFG0_bit
0x0FC1       [0]    VCFG1_bit
0x0FC1       [0]    PCFG2_bit
0x0FC1       [0]    PCFG1_bit
0x0FC1       [0]    VCFG0_bit
0x0FC1       [0]    PCFG3_bit
0x0FC1       [1]    ADCON1
0x0FC2       [0]    CHS0_bit
0x0FC2       [0]    CHS1_bit
0x0FC2       [0]    ADON_bit
0x0FC2       [0]    GO_DONE_bit
0x0FC2       [0]    CHS2_bit
0x0FC2       [0]    DONE_bit
0x0FC2       [0]    CHS3_bit
0x0FC2       [0]    NOT_DONE_bit
0x0FC2       [0]    GO_bit
0x0FC2       [1]    ADCON0
0x0FC3       [2]    ADRES
0x0FC3       [1]    ADRESL
0x0FC4       [1]    ADRESH
0x0FC5       [0]    PEN_bit
0x0FC5       [0]    ACKSTAT_bit
0x0FC5       [0]    RSEN_bit
0x0FC5       [1]    SSPCON2
0x0FC5       [0]    GCEN_bit
0x0FC5       [0]    ACKEN_bit
0x0FC5       [0]    RCEN_bit
0x0FC5       [0]    SEN_bit
0x0FC5       [0]    ACKDT_bit
0x0FC6       [0]    CKP_bit
0x0FC6       [0]    SSPM1_bit
0x0FC6       [0]    SSPM3_bit
0x0FC6       [0]    SSPM2_bit
0x0FC6       [0]    WCOL_bit
0x0FC6       [0]    SSPOV_bit
0x0FC6       [0]    SSPEN_bit
0x0FC6       [1]    SSPCON1
0x0FC6       [0]    SSPM0_bit
0x0FC7       [0]    UA_bit
0x0FC7       [0]    DATA_ADDRESS_bit
0x0FC7       [0]    D_bit
0x0FC7       [0]    NOT_A_bit
0x0FC7       [0]    I2C_START__bit
0x0FC7       [0]    R_bit
0x0FC7       [0]    CKE_bit
0x0FC7       [0]    BF_bit
0x0FC7       [0]    NOT_WRITE_bit
0x0FC7       [1]    SSPSTAT
0x0FC7       [0]    R_W_bit
0x0FC7       [0]    I2C_STOP__bit
0x0FC7       [0]    I2C_READ_bit
0x0FC7       [0]    P_bit
0x0FC7       [0]    NOT_ADDRESS_bit
0x0FC7       [0]    I2C_DAT_bit
0x0FC7       [0]    S_bit
0x0FC7       [0]    D_A_bit
0x0FC7       [0]    READ_WRITE_bit
0x0FC7       [0]    NOT_W_bit
0x0FC7       [0]    SMP_bit
0x0FC8       [1]    SSPADD
0x0FC9       [1]    SSPBUF
0x0FCA       [0]    T2CKPS0_bit
0x0FCA       [0]    T2OUTPS1_bit
0x0FCA       [1]    T2CON
0x0FCA       [0]    T2OUTPS3_bit
0x0FCA       [0]    T2OUTPS2_bit
0x0FCA       [0]    T2CKPS1_bit
0x0FCA       [0]    TMR2ON_bit
0x0FCA       [0]    T2OUTPS0_bit
0x0FCB       [1]    PR2
0x0FCC       [1]    TMR2
0x0FCD       [0]    T1CKPS1_bit
0x0FCD       [0]    T1CKPS0_bit
0x0FCD       [0]    T1OSCEN_bit
0x0FCD       [0]    NOT_T1SYNC_bit
0x0FCD       [0]    RD16_T1CON_bit
0x0FCD       [0]    T1RUN_bit
0x0FCD       [0]    T1SYNC_bit
0x0FCD       [0]    TMR1CS_bit
0x0FCD       [0]    TMR1ON_bit
0x0FCD       [1]    T1CON
0x0FCE       [1]    TMR1L
0x0FCF       [1]    TMR1H
0x0FD0       [1]    RCON
0x0FD0       [0]    BOR_bit
0x0FD0       [0]    NOT_RI_bit
0x0FD0       [0]    NOT_POR_bit
0x0FD0       [0]    SBOREN_bit
0x0FD0       [0]    NOT_IPEN_bit
0x0FD0       [0]    NOT_TO_bit
0x0FD0       [0]    NOT_PD_bit
0x0FD0       [0]    POR_bit
0x0FD0       [0]    RI_bit
0x0FD0       [0]    IPEN_bit
0x0FD0       [0]    TO__bit
0x0FD0       [0]    NOT_BOR_bit
0x0FD0       [0]    PD_bit
0x0FD1       [1]    WDTCON
0x0FD1       [0]    SWDTE_bit
0x0FD1       [0]    SWDTEN_bit
0x0FD2       [0]    IVRST_bit
0x0FD2       [1]    HLVDCON
0x0FD2       [0]    LVDL2_bit
0x0FD2       [0]    LVV2_bit
0x0FD2       [0]    LVDEN_bit
0x0FD2       [1]    LVDCON
0x0FD2       [0]    VDIRMAG_bit
0x0FD2       [0]    HLVDL2_bit
0x0FD2       [0]    BGST_bit
0x0FD2       [0]    IRVST_bit
0x0FD2       [0]    LVDL1_bit
0x0FD2       [0]    LVV3_bit
0x0FD2       [0]    LVV0_bit
0x0FD2       [0]    HLVDL0_bit
0x0FD2       [0]    LVDL0_bit
0x0FD2       [0]    HLVDEN_bit
0x0FD2       [0]    HLVDL3_bit
0x0FD2       [0]    HLVDL1_bit
0x0FD2       [0]    LVDL3_bit
0x0FD2       [0]    LVV1_bit
0x0FD3       [0]    SCS1_bit
0x0FD3       [0]    IRCF2_bit
0x0FD3       [0]    IDLEN_bit
0x0FD3       [0]    FLTS_bit
0x0FD3       [0]    IRCF1_bit
0x0FD3       [0]    IOFS_bit
0x0FD3       [0]    OSTS_bit
0x0FD3       [0]    IRCF0_bit
0x0FD3       [1]    OSCCON
0x0FD3       [0]    SCS0_bit
0x0FD5       [0]    T08BIT_bit
0x0FD5       [0]    T0CS_bit
0x0FD5       [0]    PSA_bit
0x0FD5       [0]    T0PS2_bit
0x0FD5       [0]    TMR0ON_bit
0x0FD5       [1]    T0CON
0x0FD5       [0]    T0PS0_bit
0x0FD5       [0]    T0PS1_bit
0x0FD5       [0]    T0SE_bit
0x0FD6       [1]    TMR0L
0x0FD7       [1]    TMR0H
0x0FD8       [0]    C_bit
0x0FD8       [0]    DC_bit
0x0FD8       [0]    OV_bit
0x0FD8       [0]    N_bit
0x0FD8       [1]    STATUS
0x0FD8       [0]    Z_bit
0x0FD9       [1]    FSR2L
0x0FD9       [2]    FSR2
0x0FD9       [2]    FSR2PTR
0x0FDA       [1]    FSR2H
0x0FDB       [1]    PLUSW2
0x0FDC       [1]    PREINC2
0x0FDD       [1]    POSTDEC2
0x0FDE       [1]    POSTINC2
0x0FDF       [1]    INDF2
0x0FE0       [1]    BSR
0x0FE1       [2]    FSR1
0x0FE1       [1]    FSR1L
0x0FE1       [2]    FSR1PTR
0x0FE2       [1]    FSR1H
0x0FE3       [1]    PLUSW1
0x0FE4       [1]    PREINC1
0x0FE5       [1]    POSTDEC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [2]    FSR0PTR
0x0FE9       [1]    FSR0L
0x0FE9       [2]    FSR0
0x0FEA       [1]    FSR0H
0x0FEB       [1]    PLUSW0
0x0FEC       [1]    PREINC0
0x0FED       [1]    POSTDEC0
0x0FEE       [1]    POSTINC0
0x0FEF       [1]    INDF0
0x0FF0       [1]    INTCON3
0x0FF0       [0]    INT1F_bit
0x0FF0       [0]    INT1P_bit
0x0FF0       [0]    INT1E_bit
0x0FF0       [0]    INT2P_bit
0x0FF0       [0]    INT2F_bit
0x0FF0       [0]    INT2IP_bit
0x0FF0       [0]    INT2IF_bit
0x0FF0       [0]    INT1IF_bit
0x0FF0       [0]    INT2E_bit
0x0FF0       [0]    INT1IP_bit
0x0FF0       [0]    INT2IE_bit
0x0FF0       [0]    INT1IE_bit
0x0FF1       [0]    RBIP_bit
0x0FF1       [1]    INTCON2
0x0FF1       [0]    T0IP_bit
0x0FF1       [0]    INTEDG0_bit
0x0FF1       [0]    NOT_RBPU_bit
0x0FF1       [0]    RBPU_bit
0x0FF1       [0]    TMR0IP_bit
0x0FF1       [0]    INTEDG2_bit
0x0FF1       [0]    INTEDG1_bit
0x0FF2       [0]    RBIF_bit
0x0FF2       [0]    T0IE_bit
0x0FF2       [0]    TMR0IE_bit
0x0FF2       [0]    GIEL_bit
0x0FF2       [0]    PEIE_bit
0x0FF2       [0]    INT0F_bit
0x0FF2       [0]    GIE_bit
0x0FF2       [0]    RBIE_bit
0x0FF2       [0]    GIEH_bit
0x0FF2       [0]    TMR0IF_bit
0x0FF2       [0]    INT0IE_bit
0x0FF2       [0]    INT0IF_bit
0x0FF2       [0]    T0IF_bit
0x0FF2       [1]    INTCON
0x0FF2       [0]    INT0E_bit
0x0FF3       [1]    PRODL
0x0FF3       [2]    PROD
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [3]    TBLPTR
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
0x0FF9       [1]    PCL
0x0FF9       [1]    PC
0x0FFA       [1]    PCLATH
0x0FFB       [0]    PCU2_bit
0x0FFB       [0]    PCU1_bit
0x0FFB       [0]    PCU0_bit
0x0FFB       [1]    PCLATU
0x0FFB       [0]    PCU4_bit
0x0FFB       [0]    PCU3_bit
0x0FFC       [0]    STKPTR2_bit
0x0FFC       [0]    STKPTR3_bit
0x0FFC       [1]    STKPTR
0x0FFC       [0]    STKPTR0_bit
0x0FFC       [0]    STKPTR1_bit
0x0FFC       [0]    STKFUL_bit
0x0FFC       [0]    STKPTR4_bit
0x0FFC       [0]    STKUNF_bit
0x0FFD       [1]    TOSL
0x0FFD       [1]    TOS
0x0FFE       [1]    TOSH
0x0FFF       [1]    TOSU
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x05BA     [180]    _Tab1
//** Label List: ** 
//----------------------------------------------
  L_conv_lcd0
  L_conv_lcd1
  L_conv_lcd2
  L_conv_lcd3
  L_conv_lcd4
  L_conv_lcd5
  L_conv_lcd6
  L_conv_lcd7
  L_conv_txt8
  L_conv_txt9
  L_conv_txt10
  L_conv_txt11
  L_conv_txt12
  L_conv_txt13
  L_conv_txt14
  L_conv_txt15
  L_convlng_txt16
  L_convlng_txt17
  L_convlng_txt18
  L_convlng_txt19
  L_convlng_txt20
  L_convlng_txt21
  L_convlng_txt22
  L_convlng_txt23
  L_convlng_txt24
  L_convlng_txt25
  L_convlng_txt26
  L_convlng_txt27
  L_convlng_txt28
  L_conv_hex29
  L_conv_hex30
  L_interrupt31
  L_interrupt32
  L_interrupt33
  L_interrupt34
  L_interrupt35
  L_interrupt36
  L_interrupt37
  L_interrupt38
  L_interrupt39
  L_interrupt40
  L_interrupt41
  L_interrupt42
  L_interrupt43
  L_interrupt44
  L_interrupt45
  L_interrupt46
  L_interrupt47
  L_interrupt48
  L_interrupt49
  L_interrupt50
  L_interrupt51
  L_interrupt52
  L_interrupt53
  L_Pausa54
  L_Pausa55
  L_Pausa56
  L_Pausa57
  L_Executa_Tabela158
  L_Executa_Tabela159
  L_Executa_Tabela160
  L_main61
  L_main62
  L_main63
  L_main64
  L_main65
  L_main66
  L_main67
  L_main68
  L_init_sis69
  L_init_sis70
  L_init_sis71
  _clear_txt
  _conv_lcd
  _conv_txt
  _convlng_txt
  _conv_dec
  _conv_hex
  _interrupt
  L__interrupt72
  _Pausa
  _Executa_Tabela1
  _main
  _init_sis
  L_Div_16x16_S0
  L_Div_16x16_S1
  LOOPS3232A
  SADD22LA
  SOK22LA
  SADD22L8
  SOK22L8
  LOOPS3232B
  SADD22LB
  SOK22LB
  SADD22L16
  SOK22L16
  LOOPS3232C
  SADD22LC
  SOK22LC
  SADD22L24
  SOK22L24
  LOOPS3232D
  SADD22LD
  SOK22LD
  SOK22L
  L_Div_32x32_S6
  L_Div_32x32_S7
  L_Div_32x32_S8
  L_Div_32x32_S9
  FXD3232S
  END_ALL
  CA3232S
  C3232SX
  C3232SX1
  C3232S
  C3232S2
  C3232SX4
  C3232SOK
  C3232SX3
  C3232SX2
  avoid_comfrem
  LOOPU3232A
  UADD22LA
  UOK22LA
  UADD22L8
  UOK22L8
  LOOPU3232B
  UADD22LB
  UOK22LB
  UADD22L16
  UOK22L16
  LOOPU3232C
  UADD22LC
  UOK22LC
  UADD22L24
  UOK22L24
  LOOPU3232D
  UADD22LD
  UOK22LD
  UOK22L
  _NEXT
  _EXIT2
  _LOOP
  _EXIT1
  _IF_FIRST
  _IF_SECOND
  _INVERCE_FIRST
  _MULT
  _INBERSE_SECOND
  _EXIT
  _Div_8x8_U
  _Div_16x16_U
  _Div_16x16_S_L
  _Div_16x16_S
  _Div_8x8_S
  _Mul_8x8_S
  _Mul_16x16_U
  _Mul_16x16_S
  _SDIV3232L
  _COMFREM
  _Div_32x32_S
  _Div_32x32_U
  _Mul_32x32_U
  _Mul_32x32_S
  _CC2D_Loop1
  _CC2DL_Loop1
  L_longjmp2
  ___CC2D
  ___CC2DW
  _____DoIFC
  _Swap
  _setjmp
  _longjmp
  L_conv_lcd0
  L_conv_lcd1
  L_conv_lcd2
  L_conv_lcd3
  L_conv_lcd4
  L_conv_lcd5
  L_conv_lcd6
  L_conv_lcd7
  L_conv_txt8
  L_conv_txt9
  L_conv_txt10
  L_conv_txt11
  L_conv_txt12
  L_conv_txt13
  L_conv_txt14
  L_conv_txt15
  L_convlng_txt16
  L_convlng_txt17
  L_convlng_txt18
  L_convlng_txt19
  L_convlng_txt20
  L_convlng_txt21
  L_convlng_txt22
  L_convlng_txt23
  L_convlng_txt24
  L_convlng_txt25
  L_convlng_txt26
  L_convlng_txt27
  L_convlng_txt28
  L_conv_hex29
  L_conv_hex30
  L_interrupt31
  L_interrupt32
  L_interrupt33
  L_interrupt34
  L_interrupt35
  L_interrupt36
  L_interrupt37
  L_interrupt38
  L_interrupt39
  L_interrupt40
  L_interrupt41
  L_interrupt42
  L_interrupt43
  L_interrupt44
  L_interrupt45
  L_interrupt46
  L_interrupt47
  L_interrupt48
  L_interrupt49
  L_interrupt50
  L_interrupt51
  L_interrupt52
  L_interrupt53
  L_Pausa54
  L_Pausa55
  L_Pausa56
  L_Pausa57
  L_Executa_Tabela158
  L_Executa_Tabela159
  L_Executa_Tabela160
  L_main61
  L_main62
  L_main63
  L_main64
  L_main65
  L_main66
  L_main67
  L_main68
  L_init_sis69
  L_init_sis70
  L_init_sis71
  _clear_txt
  _conv_lcd
  _conv_txt
  _convlng_txt
  _conv_dec
  _conv_hex
  _interrupt
  L__interrupt72
  _Pausa
  _Executa_Tabela1
  _main
  _init_sis
