#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/tmp/iverilog_extract/usr/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/tmp/iverilog_extract/usr/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/tmp/iverilog_extract/usr/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/tmp/iverilog_extract/usr/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/tmp/iverilog_extract/usr/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/tmp/iverilog_extract/usr/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55fcf609ab90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55fcf60e12f0 .scope module, "harvard_debug" "harvard_debug" 3 3;
 .timescale -9 -12;
v0x55fcf610f6f0_0 .var "c_access", 0 0;
v0x55fcf610f7e0_0 .net "c_ack", 0 0, v0x55fcf610e0d0_0;  1 drivers
v0x55fcf610f8b0_0 .var "c_addr", 19 1;
v0x55fcf610f9b0_0 .net "c_data_in", 15 0, L_0x55fcf6121aa0;  1 drivers
v0x55fcf610fa80_0 .var "clk", 0 0;
v0x55fcf610fb20_0 .net "m_access", 0 0, L_0x55fcf61229b0;  1 drivers
v0x55fcf610fbc0_0 .var "m_ack", 0 0;
v0x55fcf610fc90_0 .net "m_addr", 19 1, v0x55fcf610e350_0;  1 drivers
v0x55fcf610fd60_0 .var "m_data_in", 15 0;
v0x55fcf610fe90_0 .var/i "mem_delay", 31 0;
v0x55fcf610ff30 .array "memory", 1023 0, 15 0;
v0x55fcf610ffd0_0 .var "reset", 0 0;
S_0x55fcf60dbdd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 20, 3 20 0, S_0x55fcf60e12f0;
 .timescale -9 -12;
v0x55fcf60de590_0 .var/2s "i", 31 0;
S_0x55fcf6107ea0 .scope begin, "$unm_blk_12" "$unm_blk_12" 3 101, 3 101 0, S_0x55fcf60e12f0;
 .timescale -9 -12;
v0x55fcf60df810_0 .var/i "timeout", 31 0;
E_0x55fcf60ca610 .event posedge, v0x55fcf6109070_0;
S_0x55fcf6108120 .scope module, "dut" "ICache" 3 24, 4 47 0, S_0x55fcf60e12f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enabled";
    .port_info 3 /INPUT 19 "c_addr";
    .port_info 4 /OUTPUT 16 "c_data_in";
    .port_info 5 /INPUT 1 "c_access";
    .port_info 6 /OUTPUT 1 "c_ack";
    .port_info 7 /OUTPUT 19 "m_addr";
    .port_info 8 /INPUT 16 "m_data_in";
    .port_info 9 /OUTPUT 1 "m_access";
    .port_info 10 /INPUT 1 "m_ack";
P_0x55fcf60eee40 .param/l "index_bits" 1 4 68, +C4<00000000000000000000000000001001>;
P_0x55fcf60eee80 .param/l "index_end" 1 4 71, +C4<0000000000000000000000000000001100>;
P_0x55fcf60eeec0 .param/l "index_start" 1 4 70, +C4<00000000000000000000000000000100>;
P_0x55fcf60eef00 .param/l "line_size" 1 4 67, +C4<00000000000000000000000000001000>;
P_0x55fcf60eef40 .param/l "lines" 0 4 65, +C4<00000000000000000000001000000000>;
P_0x55fcf60eef80 .param/l "tag_bits" 1 4 69, +C4<0000000000000000000000000000000111>;
P_0x55fcf60eefc0 .param/l "tag_start" 1 4 72, +C4<000000000000000000000000000001101>;
L_0x55fcf60db370 .functor BUFZ 1, v0x55fcf610fbc0_0, C4<0>, C4<0>, C4<0>;
L_0x55fcf60d67d0 .functor AND 1, L_0x55fcf6121bb0, L_0x55fcf6110160, C4<1>, C4<1>;
L_0x55fcf60d6ec0 .functor AND 1, v0x55fcf610de90_0, L_0x55fcf6110490, C4<1>, C4<1>;
L_0x55fcf60d7530 .functor AND 1, L_0x55fcf60d6ec0, L_0x55fcf61107d0, C4<1>, C4<1>;
L_0x55fcf60de470 .functor OR 1, L_0x55fcf60d67d0, L_0x55fcf60d7530, C4<0>, C4<0>;
L_0x55fcf60df6f0 .functor AND 1, v0x55fcf610ddd0_0, L_0x55fcf60de470, C4<1>, C4<1>;
L_0x55fcf60e0750 .functor NOT 1, v0x55fcf610fbc0_0, C4<0>, C4<0>, C4<0>;
L_0x55fcf6120cb0 .functor AND 1, v0x55fcf610de90_0, L_0x55fcf60e0750, C4<1>, C4<1>;
L_0x55fcf6120e10 .functor NOT 1, L_0x55fcf60df6f0, C4<0>, C4<0>, C4<0>;
L_0x55fcf6120ed0 .functor AND 1, v0x55fcf610f210_0, L_0x55fcf6120e10, C4<1>, C4<1>;
L_0x55fcf6121090 .functor AND 1, L_0x55fcf6120ed0, L_0x55fcf6120ff0, C4<1>, C4<1>;
L_0x55fcf6121150 .functor BUFZ 1, L_0x55fcf6121090, C4<0>, C4<0>, C4<0>;
L_0x55fcf6121420 .functor AND 1, L_0x55fcf61212d0, v0x55fcf610fbc0_0, C4<1>, C4<1>;
L_0x55fcf6121520 .functor OR 1, L_0x55fcf6121150, L_0x55fcf6121420, C4<0>, C4<0>;
L_0x55fcf6121aa0 .functor BUFT 16, L_0x55fcf6120ad0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55fcf61229b0 .functor BUFT 1, L_0x55fcf6120cb0, C4<0>, C4<0>, C4<0>;
v0x55fcf610cb60_0 .net *"_ivl_13", 0 0, L_0x55fcf60d67d0;  1 drivers
v0x55fcf610cc40_0 .net *"_ivl_15", 0 0, L_0x55fcf60d6ec0;  1 drivers
v0x55fcf610cd00_0 .net *"_ivl_17", 2 0, L_0x55fcf61106f0;  1 drivers
v0x55fcf610cdc0_0 .net *"_ivl_19", 0 0, L_0x55fcf61107d0;  1 drivers
v0x55fcf610cea0_0 .net *"_ivl_21", 0 0, L_0x55fcf60d7530;  1 drivers
v0x55fcf610cfb0_0 .net *"_ivl_23", 0 0, L_0x55fcf60de470;  1 drivers
L_0x7edd43986018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcf610d070_0 .net/2u *"_ivl_26", 15 0, L_0x7edd43986018;  1 drivers
v0x55fcf610d150_0 .net *"_ivl_28", 15 0, L_0x55fcf6120ad0;  1 drivers
v0x55fcf610d230_0 .net *"_ivl_3", 6 0, L_0x55fcf61100c0;  1 drivers
v0x55fcf610d3a0_0 .net *"_ivl_36", 0 0, L_0x55fcf60e0750;  1 drivers
v0x55fcf610d480_0 .net *"_ivl_38", 0 0, L_0x55fcf6120cb0;  1 drivers
v0x55fcf610d560_0 .net *"_ivl_42", 0 0, L_0x55fcf6120e10;  1 drivers
v0x55fcf610d640_0 .net *"_ivl_45", 0 0, L_0x55fcf6120ed0;  1 drivers
v0x55fcf610d700_0 .net *"_ivl_47", 0 0, L_0x55fcf6120ff0;  1 drivers
L_0x7edd43986060 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x55fcf610d7c0_0 .net/2u *"_ivl_52", 2 0, L_0x7edd43986060;  1 drivers
v0x55fcf610d8a0_0 .net *"_ivl_54", 0 0, L_0x55fcf61212d0;  1 drivers
v0x55fcf610d960_0 .net *"_ivl_57", 0 0, L_0x55fcf6121420;  1 drivers
v0x55fcf610db30_0 .net *"_ivl_7", 15 0, L_0x55fcf61102d0;  1 drivers
L_0x7edd439861c8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x55fcf610dc10_0 .net/2u *"_ivl_78", 2 0, L_0x7edd439861c8;  1 drivers
v0x55fcf610dcf0_0 .net *"_ivl_9", 15 0, L_0x55fcf61103c0;  1 drivers
v0x55fcf610ddd0_0 .var "accessing", 0 0;
v0x55fcf610de90_0 .var "busy", 0 0;
v0x55fcf610df50_0 .net "c_access", 0 0, v0x55fcf610f6f0_0;  1 drivers
v0x55fcf610e010_0 .net "c_ack", 0 0, v0x55fcf610e0d0_0;  alias, 1 drivers
v0x55fcf610e0d0_0 .var "c_ack_reg", 0 0;
v0x55fcf610e190_0 .net "c_addr", 19 1, v0x55fcf610f8b0_0;  1 drivers
v0x55fcf610e270_0 .net "c_data_in", 15 0, L_0x55fcf6121aa0;  alias, 1 drivers
v0x55fcf610e350_0 .var "c_m_addr", 19 1;
v0x55fcf610e430_0 .net "c_q", 15 0, L_0x55fcf6122350;  1 drivers
v0x55fcf610e4f0_0 .net "clk", 0 0, v0x55fcf610fa80_0;  1 drivers
v0x55fcf610e590_0 .net "do_fill", 0 0, L_0x55fcf6121090;  1 drivers
L_0x7edd43986330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fcf610e630_0 .net "enabled", 0 0, L_0x7edd43986330;  1 drivers
v0x55fcf610e6f0_0 .var "fetch_address", 19 1;
v0x55fcf610e7d0_0 .net "filling_current", 0 0, L_0x55fcf6110490;  1 drivers
v0x55fcf610e890_0 .net "hit", 0 0, L_0x55fcf60df6f0;  1 drivers
v0x55fcf610e950_0 .var "latched_address", 19 1;
v0x55fcf610ea30_0 .var "line_address", 11 0;
v0x55fcf610eaf0_0 .var "line_idx", 2 0;
v0x55fcf610ebb0_0 .var "line_valid", 7 0;
v0x55fcf610ec90_0 .net "m_access", 0 0, L_0x55fcf61229b0;  alias, 1 drivers
v0x55fcf610ed50_0 .net "m_ack", 0 0, v0x55fcf610fbc0_0;  1 drivers
v0x55fcf610ee10_0 .net "m_addr", 19 1, v0x55fcf610e350_0;  alias, 1 drivers
v0x55fcf610eef0_0 .net "m_data_in", 15 0, v0x55fcf610fd60_0;  1 drivers
v0x55fcf610efe0_0 .net "reset", 0 0, v0x55fcf610ffd0_0;  1 drivers
v0x55fcf610f080_0 .net "tag", 19 13, L_0x55fcf6121660;  1 drivers
v0x55fcf610f170_0 .net "tags_match", 0 0, L_0x55fcf6110160;  1 drivers
v0x55fcf610f210_0 .var "updating", 0 0;
v0x55fcf610f2d0_0 .net "valid", 0 0, L_0x55fcf6121bb0;  1 drivers
v0x55fcf610f3a0_0 .net "write_line", 0 0, L_0x55fcf60db370;  1 drivers
v0x55fcf610f470_0 .net "write_tag", 0 0, L_0x55fcf6121150;  1 drivers
v0x55fcf610f540_0 .net "write_valid", 0 0, L_0x55fcf6121520;  1 drivers
E_0x55fcf60c6180 .event posedge, v0x55fcf610efe0_0, v0x55fcf6109070_0;
E_0x55fcf60c7710 .event anyedge, v0x55fcf610e950_0, v0x55fcf610e350_0;
L_0x55fcf61100c0 .part v0x55fcf610e6f0_0, 12, 7;
L_0x55fcf6110160 .cmp/eq 7, L_0x55fcf6121660, L_0x55fcf61100c0;
L_0x55fcf61102d0 .part v0x55fcf610e6f0_0, 3, 16;
L_0x55fcf61103c0 .part v0x55fcf610e950_0, 3, 16;
L_0x55fcf6110490 .cmp/eq 16, L_0x55fcf61102d0, L_0x55fcf61103c0;
L_0x55fcf61106f0 .part v0x55fcf610e6f0_0, 0, 3;
L_0x55fcf61107d0 .part/v v0x55fcf610ebb0_0, L_0x55fcf61106f0, 1;
L_0x55fcf6120ad0 .functor MUXZ 16, L_0x7edd43986018, L_0x55fcf6122350, v0x55fcf610e0d0_0, C4<>;
L_0x55fcf6120ff0 .reduce/nor v0x55fcf610de90_0;
L_0x55fcf61212d0 .cmp/eq 3, v0x55fcf610eaf0_0, L_0x7edd43986060;
L_0x55fcf6121800 .part v0x55fcf610f8b0_0, 3, 9;
L_0x55fcf6121980 .part v0x55fcf610e950_0, 3, 9;
L_0x55fcf6121b10 .part v0x55fcf610e950_0, 12, 7;
L_0x55fcf6121e40 .part v0x55fcf610f8b0_0, 3, 9;
L_0x55fcf6122010 .part v0x55fcf610e950_0, 3, 9;
L_0x55fcf61221a0 .cmp/eq 3, v0x55fcf610eaf0_0, L_0x7edd439861c8;
L_0x55fcf6122580 .part v0x55fcf610f8b0_0, 0, 12;
S_0x55fcf61085a0 .scope module, "LineRAM" "BlockRam" 4 137, 5 19 0, S_0x55fcf6108120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 12 "addr_a";
    .port_info 2 /INPUT 1 "wr_en_a";
    .port_info 3 /INPUT 2 "be_a";
    .port_info 4 /INPUT 16 "wdata_a";
    .port_info 5 /OUTPUT 16 "q_a";
    .port_info 6 /INPUT 12 "addr_b";
    .port_info 7 /INPUT 1 "wr_en_b";
    .port_info 8 /INPUT 2 "be_b";
    .port_info 9 /INPUT 16 "wdata_b";
    .port_info 10 /OUTPUT 16 "q_b";
P_0x55fcf60d25f0 .param/l "addr_bits" 1 5 34, +C4<00000000000000000000000000001100>;
P_0x55fcf60d2630 .param/l "words" 0 5 33, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
v0x55fcf60d2550_0 .net "addr_a", 11 0, L_0x55fcf6122580;  1 drivers
v0x55fcf60d1910_0 .net "addr_b", 11 0, v0x55fcf610ea30_0;  1 drivers
L_0x7edd43986258 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55fcf60d1490_0 .net "be_a", 1 0, L_0x7edd43986258;  1 drivers
L_0x7edd439862e8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55fcf60d0f70_0 .net "be_b", 1 0, L_0x7edd439862e8;  1 drivers
v0x55fcf6108ce0_0 .var "bypass_a", 0 0;
v0x55fcf6108df0_0 .var "bypass_a_val", 15 0;
v0x55fcf6108ed0_0 .var "bypass_b", 0 0;
v0x55fcf6108f90_0 .var "bypass_b_val", 15 0;
v0x55fcf6109070_0 .net "clk", 0 0, v0x55fcf610fa80_0;  alias, 1 drivers
v0x55fcf6109130_0 .net "q_a", 15 0, L_0x55fcf6122350;  alias, 1 drivers
v0x55fcf6109210_0 .net "q_b", 15 0, L_0x55fcf6122420;  1 drivers
v0x55fcf61092f0_0 .var "r_a", 15 0;
v0x55fcf61093d0_0 .var "r_b", 15 0;
v0x55fcf61094b0 .array "ram", 4095 0, 15 0;
L_0x7edd439862a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fcf6109550_0 .net "wdata_a", 15 0, L_0x7edd439862a0;  1 drivers
v0x55fcf6109630_0 .net "wdata_b", 15 0, v0x55fcf610fd60_0;  alias, 1 drivers
L_0x7edd43986210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fcf6109710_0 .net "wr_en_a", 0 0, L_0x7edd43986210;  1 drivers
v0x55fcf61098e0_0 .net "wr_en_b", 0 0, L_0x55fcf60db370;  alias, 1 drivers
L_0x55fcf6122350 .functor MUXZ 16, v0x55fcf61092f0_0, v0x55fcf6108df0_0, v0x55fcf6108ce0_0, C4<>;
L_0x55fcf6122420 .functor MUXZ 16, v0x55fcf61093d0_0, v0x55fcf6108f90_0, v0x55fcf6108ed0_0, C4<>;
S_0x55fcf6108950 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 40, 5 40 0, S_0x55fcf61085a0;
 .timescale -9 -12;
v0x55fcf60e0870_0 .var/2s "i", 31 0;
S_0x55fcf6109b60 .scope module, "TagRam" "DPRam" 4 112, 6 19 0, S_0x55fcf6108120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "addr_a";
    .port_info 2 /INPUT 1 "wr_en_a";
    .port_info 3 /INPUT 7 "wdata_a";
    .port_info 4 /OUTPUT 7 "q_a";
    .port_info 5 /INPUT 9 "addr_b";
    .port_info 6 /INPUT 1 "wr_en_b";
    .port_info 7 /INPUT 7 "wdata_b";
    .port_info 8 /OUTPUT 7 "q_b";
P_0x55fcf6109d10 .param/l "addr_bits" 1 6 33, +C4<00000000000000000000000000001001>;
P_0x55fcf6109d50 .param/l "width" 0 6 32, +C4<0000000000000000000000000000000111>;
P_0x55fcf6109d90 .param/l "words" 0 6 31, +C4<00000000000000000000001000000000>;
v0x55fcf610a370_0 .net "addr_a", 8 0, L_0x55fcf6121800;  1 drivers
v0x55fcf610a470_0 .net "addr_b", 8 0, L_0x55fcf6121980;  1 drivers
v0x55fcf610a550_0 .var "bypass_a", 0 0;
v0x55fcf610a620_0 .var "bypass_a_val", 6 0;
v0x55fcf610a700_0 .var "bypass_b", 0 0;
v0x55fcf610a810_0 .var "bypass_b_val", 6 0;
v0x55fcf610a8f0_0 .net "clk", 0 0, v0x55fcf610fa80_0;  alias, 1 drivers
v0x55fcf610a990_0 .net "q_a", 6 0, L_0x55fcf6121660;  alias, 1 drivers
v0x55fcf610aa50_0 .net "q_b", 6 0, L_0x55fcf6121700;  1 drivers
v0x55fcf610ab30_0 .var "r_a", 6 0;
v0x55fcf610ac10_0 .var "r_b", 6 0;
v0x55fcf610acf0 .array "ram", 511 0, 6 0;
L_0x7edd439860f0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55fcf610adb0_0 .net "wdata_a", 6 0, L_0x7edd439860f0;  1 drivers
v0x55fcf610ae90_0 .net "wdata_b", 6 0, L_0x55fcf6121b10;  1 drivers
L_0x7edd439860a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fcf610af70_0 .net "wr_en_a", 0 0, L_0x7edd439860a8;  1 drivers
v0x55fcf610b030_0 .net "wr_en_b", 0 0, L_0x55fcf6121150;  alias, 1 drivers
L_0x55fcf6121660 .functor MUXZ 7, v0x55fcf610ab30_0, v0x55fcf610a620_0, v0x55fcf610a550_0, C4<>;
L_0x55fcf6121700 .functor MUXZ 7, v0x55fcf610ac10_0, v0x55fcf610a810_0, v0x55fcf610a700_0, C4<>;
S_0x55fcf610a090 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 43, 6 43 0, S_0x55fcf6109b60;
 .timescale -9 -12;
v0x55fcf610a270_0 .var/2s "i", 31 0;
S_0x55fcf610b210 .scope module, "ValidRam" "DPRam" 4 125, 6 19 0, S_0x55fcf6108120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "addr_a";
    .port_info 2 /INPUT 1 "wr_en_a";
    .port_info 3 /INPUT 1 "wdata_a";
    .port_info 4 /OUTPUT 1 "q_a";
    .port_info 5 /INPUT 9 "addr_b";
    .port_info 6 /INPUT 1 "wr_en_b";
    .port_info 7 /INPUT 1 "wdata_b";
    .port_info 8 /OUTPUT 1 "q_b";
P_0x55fcf610b3d0 .param/l "addr_bits" 1 6 33, +C4<00000000000000000000000000001001>;
P_0x55fcf610b410 .param/l "width" 0 6 32, +C4<00000000000000000000000000000001>;
P_0x55fcf610b450 .param/l "words" 0 6 31, +C4<00000000000000000000001000000000>;
v0x55fcf610bac0_0 .net "addr_a", 8 0, L_0x55fcf6121e40;  1 drivers
v0x55fcf610bbc0_0 .net "addr_b", 8 0, L_0x55fcf6122010;  1 drivers
v0x55fcf610bca0_0 .var "bypass_a", 0 0;
v0x55fcf610bd70_0 .var "bypass_a_val", 0 0;
v0x55fcf610be50_0 .var "bypass_b", 0 0;
v0x55fcf610bf60_0 .var "bypass_b_val", 0 0;
v0x55fcf610c040_0 .net "clk", 0 0, v0x55fcf610fa80_0;  alias, 1 drivers
v0x55fcf610c130_0 .net "q_a", 0 0, L_0x55fcf6121bb0;  alias, 1 drivers
v0x55fcf610c210_0 .net "q_b", 0 0, L_0x55fcf6121ce0;  1 drivers
v0x55fcf610c2f0_0 .var "r_a", 0 0;
v0x55fcf610c3d0_0 .var "r_b", 0 0;
v0x55fcf610c4b0 .array "ram", 511 0, 0 0;
L_0x7edd43986180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fcf610c570_0 .net "wdata_a", 0 0, L_0x7edd43986180;  1 drivers
v0x55fcf610c650_0 .net "wdata_b", 0 0, L_0x55fcf61221a0;  1 drivers
L_0x7edd43986138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fcf610c730_0 .net "wr_en_a", 0 0, L_0x7edd43986138;  1 drivers
v0x55fcf610c7f0_0 .net "wr_en_b", 0 0, L_0x55fcf6121520;  alias, 1 drivers
L_0x55fcf6121bb0 .functor MUXZ 1, v0x55fcf610c2f0_0, v0x55fcf610bd70_0, v0x55fcf610bca0_0, C4<>;
L_0x55fcf6121ce0 .functor MUXZ 1, v0x55fcf610c3d0_0, v0x55fcf610bf60_0, v0x55fcf610be50_0, C4<>;
S_0x55fcf610b7e0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 43, 6 43 0, S_0x55fcf610b210;
 .timescale -9 -12;
v0x55fcf610b9c0_0 .var/2s "i", 31 0;
S_0x55fcf610c9d0 .scope task, "fill_line" "fill_line" 4 150, 4 150 0, S_0x55fcf6108120;
 .timescale -9 -12;
TD_harvard_debug.dut.fill_line ;
    %load/vec4 v0x55fcf610e190_0;
    %assign/vec4 v0x55fcf610e350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fcf610de90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fcf610ebb0_0, 0;
    %end;
    .scope S_0x55fcf6109b60;
T_1 ;
    %fork t_1, S_0x55fcf610a090;
    %jmp t_0;
    .scope S_0x55fcf610a090;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fcf610a270_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55fcf610a270_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v0x55fcf610a270_0;
    %store/vec4a v0x55fcf610acf0, 4, 0;
    %load/vec4 v0x55fcf610a270_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55fcf610a270_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0x55fcf6109b60;
t_0 %join;
    %end;
    .thread T_1;
    .scope S_0x55fcf6109b60;
T_2 ;
    %wait E_0x55fcf60ca610;
    %load/vec4 v0x55fcf610a370_0;
    %load/vec4 v0x55fcf610a470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.0, 4;
    %load/vec4 v0x55fcf610b030_0;
    %and;
T_2.0;
    %assign/vec4 v0x55fcf610a550_0, 0;
    %load/vec4 v0x55fcf610a370_0;
    %load/vec4 v0x55fcf610a470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.1, 4;
    %load/vec4 v0x55fcf610af70_0;
    %and;
T_2.1;
    %assign/vec4 v0x55fcf610a700_0, 0;
    %load/vec4 v0x55fcf610ae90_0;
    %assign/vec4 v0x55fcf610a620_0, 0;
    %load/vec4 v0x55fcf610adb0_0;
    %assign/vec4 v0x55fcf610a810_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55fcf6109b60;
T_3 ;
    %wait E_0x55fcf60ca610;
    %load/vec4 v0x55fcf610af70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55fcf610adb0_0;
    %load/vec4 v0x55fcf610a370_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fcf610acf0, 0, 4;
T_3.0 ;
    %load/vec4 v0x55fcf610a370_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55fcf610acf0, 4;
    %assign/vec4 v0x55fcf610ab30_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55fcf6109b60;
T_4 ;
    %wait E_0x55fcf60ca610;
    %load/vec4 v0x55fcf610b030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55fcf610ae90_0;
    %load/vec4 v0x55fcf610a470_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fcf610acf0, 0, 4;
T_4.0 ;
    %load/vec4 v0x55fcf610a470_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55fcf610acf0, 4;
    %assign/vec4 v0x55fcf610ac10_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55fcf610b210;
T_5 ;
    %fork t_3, S_0x55fcf610b7e0;
    %jmp t_2;
    .scope S_0x55fcf610b7e0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fcf610b9c0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x55fcf610b9c0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55fcf610b9c0_0;
    %store/vec4a v0x55fcf610c4b0, 4, 0;
    %load/vec4 v0x55fcf610b9c0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55fcf610b9c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_0x55fcf610b210;
t_2 %join;
    %end;
    .thread T_5;
    .scope S_0x55fcf610b210;
T_6 ;
    %wait E_0x55fcf60ca610;
    %load/vec4 v0x55fcf610bac0_0;
    %load/vec4 v0x55fcf610bbc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.0, 4;
    %load/vec4 v0x55fcf610c7f0_0;
    %and;
T_6.0;
    %assign/vec4 v0x55fcf610bca0_0, 0;
    %load/vec4 v0x55fcf610bac0_0;
    %load/vec4 v0x55fcf610bbc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.1, 4;
    %load/vec4 v0x55fcf610c730_0;
    %and;
T_6.1;
    %assign/vec4 v0x55fcf610be50_0, 0;
    %load/vec4 v0x55fcf610c650_0;
    %assign/vec4 v0x55fcf610bd70_0, 0;
    %load/vec4 v0x55fcf610c570_0;
    %assign/vec4 v0x55fcf610bf60_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55fcf610b210;
T_7 ;
    %wait E_0x55fcf60ca610;
    %load/vec4 v0x55fcf610c730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55fcf610c570_0;
    %load/vec4 v0x55fcf610bac0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fcf610c4b0, 0, 4;
T_7.0 ;
    %load/vec4 v0x55fcf610bac0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55fcf610c4b0, 4;
    %assign/vec4 v0x55fcf610c2f0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55fcf610b210;
T_8 ;
    %wait E_0x55fcf60ca610;
    %load/vec4 v0x55fcf610c7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55fcf610c650_0;
    %load/vec4 v0x55fcf610bbc0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fcf610c4b0, 0, 4;
T_8.0 ;
    %load/vec4 v0x55fcf610bbc0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55fcf610c4b0, 4;
    %assign/vec4 v0x55fcf610c3d0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55fcf61085a0;
T_9 ;
    %fork t_5, S_0x55fcf6108950;
    %jmp t_4;
    .scope S_0x55fcf6108950;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fcf60e0870_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x55fcf60e0870_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x55fcf60e0870_0;
    %store/vec4a v0x55fcf61094b0, 4, 0;
    %load/vec4 v0x55fcf60e0870_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55fcf60e0870_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .scope S_0x55fcf61085a0;
t_4 %join;
    %end;
    .thread T_9;
    .scope S_0x55fcf61085a0;
T_10 ;
    %wait E_0x55fcf60ca610;
    %load/vec4 v0x55fcf60d2550_0;
    %load/vec4 v0x55fcf60d1910_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_10.0, 4;
    %load/vec4 v0x55fcf61098e0_0;
    %and;
T_10.0;
    %assign/vec4 v0x55fcf6108ce0_0, 0;
    %load/vec4 v0x55fcf60d2550_0;
    %load/vec4 v0x55fcf60d1910_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_10.1, 4;
    %load/vec4 v0x55fcf6109710_0;
    %and;
T_10.1;
    %assign/vec4 v0x55fcf6108ed0_0, 0;
    %load/vec4 v0x55fcf6109630_0;
    %assign/vec4 v0x55fcf6108df0_0, 0;
    %load/vec4 v0x55fcf6109550_0;
    %assign/vec4 v0x55fcf6108f90_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55fcf61085a0;
T_11 ;
    %wait E_0x55fcf60ca610;
    %load/vec4 v0x55fcf6109710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55fcf60d1490_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55fcf6109550_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55fcf60d2550_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fcf61094b0, 0, 4;
T_11.2 ;
    %load/vec4 v0x55fcf60d1490_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x55fcf6109550_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55fcf60d2550_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fcf61094b0, 4, 5;
T_11.4 ;
T_11.0 ;
    %load/vec4 v0x55fcf60d2550_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x55fcf61094b0, 4;
    %assign/vec4 v0x55fcf61092f0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55fcf61085a0;
T_12 ;
    %wait E_0x55fcf60ca610;
    %load/vec4 v0x55fcf61098e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55fcf60d0f70_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55fcf6109630_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55fcf60d1910_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fcf61094b0, 0, 4;
T_12.2 ;
    %load/vec4 v0x55fcf60d0f70_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x55fcf6109630_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55fcf60d1910_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fcf61094b0, 4, 5;
T_12.4 ;
T_12.0 ;
    %load/vec4 v0x55fcf60d1910_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x55fcf61094b0, 4;
    %assign/vec4 v0x55fcf61093d0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55fcf6108120;
T_13 ;
    %wait E_0x55fcf60c6180;
    %load/vec4 v0x55fcf610efe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcf610de90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcf610ddd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcf610e0d0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55fcf610df50_0;
    %assign/vec4 v0x55fcf610ddd0_0, 0;
    %load/vec4 v0x55fcf610ddd0_0;
    %load/vec4 v0x55fcf610e890_0;
    %and;
    %assign/vec4 v0x55fcf610e0d0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55fcf6108120;
T_14 ;
Ewait_0 .event/or E_0x55fcf60c7710, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55fcf610e950_0;
    %parti/s 9, 3, 3;
    %load/vec4 v0x55fcf610e350_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fcf610ea30_0, 0, 12;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55fcf6108120;
T_15 ;
    %wait E_0x55fcf60ca610;
    %load/vec4 v0x55fcf610de90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x55fcf610e190_0;
    %assign/vec4 v0x55fcf610e950_0, 0;
T_15.0 ;
    %load/vec4 v0x55fcf610e190_0;
    %assign/vec4 v0x55fcf610e6f0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55fcf6108120;
T_16 ;
    %wait E_0x55fcf60c6180;
    %load/vec4 v0x55fcf610efe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcf610f210_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55fcf610e630_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_16.5, 10;
    %load/vec4 v0x55fcf610de90_0;
    %nor/r;
    %and;
T_16.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v0x55fcf610df50_0;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fcf610f210_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55fcf610f210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.8, 9;
    %load/vec4 v0x55fcf610de90_0;
    %nor/r;
    %and;
T_16.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcf610f210_0, 0;
T_16.6 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55fcf6108120;
T_17 ;
    %wait E_0x55fcf60c6180;
    %load/vec4 v0x55fcf610efe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fcf610eaf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fcf610ebb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55fcf610e630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.4, 9;
    %load/vec4 v0x55fcf610ed50_0;
    %and;
T_17.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55fcf610e350_0;
    %parti/s 16, 3, 3;
    %load/vec4 v0x55fcf610e350_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55fcf610e350_0, 0;
    %load/vec4 v0x55fcf610eaf0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55fcf610eaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55fcf610e350_0;
    %parti/s 3, 0, 2;
    %ix/vec4 4;
    %assign/vec4/off/d v0x55fcf610ebb0_0, 4, 5;
    %load/vec4 v0x55fcf610eaf0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_17.5, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcf610de90_0, 0;
T_17.5 ;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55fcf610e630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.9, 9;
    %load/vec4 v0x55fcf610e590_0;
    %and;
T_17.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.7, 8;
    %fork TD_harvard_debug.dut.fill_line, S_0x55fcf610c9d0;
    %join;
T_17.7 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55fcf60e12f0;
T_18 ;
    %fork t_7, S_0x55fcf60dbdd0;
    %jmp t_6;
    .scope S_0x55fcf60dbdd0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fcf60de590_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x55fcf60de590_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %load/vec4 v0x55fcf60de590_0;
    %pushi/vec4 42405, 0, 32;
    %xor;
    %pad/u 16;
    %ix/getv/s 4, v0x55fcf60de590_0;
    %store/vec4a v0x55fcf610ff30, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55fcf60de590_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55fcf60de590_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .scope S_0x55fcf60e12f0;
t_6 %join;
    %end;
    .thread T_18;
    .scope S_0x55fcf60e12f0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcf610fa80_0, 0, 1;
T_19.0 ;
    %delay 10000, 0;
    %load/vec4 v0x55fcf610fa80_0;
    %inv;
    %store/vec4 v0x55fcf610fa80_0, 0, 1;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_0x55fcf60e12f0;
T_20 ;
    %wait E_0x55fcf60ca610;
    %load/vec4 v0x55fcf610ffd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcf610fbc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fcf610fe90_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55fcf610fb20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.4, 9;
    %load/vec4 v0x55fcf610fbc0_0;
    %nor/r;
    %and;
T_20.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x55fcf610fe90_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_20.5, 5;
    %load/vec4 v0x55fcf610fe90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fcf610fe90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcf610fbc0_0, 0;
    %jmp T_20.6;
T_20.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fcf610fbc0_0, 0;
    %ix/getv 4, v0x55fcf610fc90_0;
    %load/vec4a v0x55fcf610ff30, 4;
    %assign/vec4 v0x55fcf610fd60_0, 0;
    %vpi_call/w 3 55 "$display", "  [MEM] ACK: addr=0x%05h, data=0x%04h", v0x55fcf610fc90_0, &A<v0x55fcf610ff30, v0x55fcf610fc90_0 > {0 0 0};
T_20.6 ;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fcf610fbc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fcf610fe90_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55fcf60e12f0;
T_21 ;
    %wait E_0x55fcf60ca610;
    %load/vec4 v0x55fcf610f6f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_21.3, 8;
    %load/vec4 v0x55fcf610f7e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_21.3;
    %jmp/1 T_21.2, 8;
    %load/vec4 v0x55fcf610fb20_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_21.2;
    %jmp/0xz  T_21.0, 8;
    %vpi_call/w 3 66 "$display", "[%0t] c_addr=0x%05h c_access=%b c_ack=%b c_data=0x%04h | m_addr=0x%05h m_access=%b m_ack=%b | busy=%b updating=%b", $time, v0x55fcf610f8b0_0, v0x55fcf610f6f0_0, v0x55fcf610f7e0_0, v0x55fcf610f9b0_0, v0x55fcf610fc90_0, v0x55fcf610fb20_0, v0x55fcf610fbc0_0, v0x55fcf610de90_0, v0x55fcf610f210_0 {0 0 0};
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55fcf60e12f0;
T_22 ;
    %vpi_call/w 3 73 "$display", "Harvard Cache Debug Test - Immediate Second Fetch" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcf610ffd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcf610f6f0_0, 0, 1;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x55fcf610f8b0_0, 0, 19;
    %pushi/vec4 5, 0, 32;
T_22.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.1, 5;
    %jmp/1 T_22.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55fcf60ca610;
    %jmp T_22.0;
T_22.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcf610ffd0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_22.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.3, 5;
    %jmp/1 T_22.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55fcf60ca610;
    %jmp T_22.2;
T_22.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 83 "$display", "\012=== FIRST FETCH: 0x100 ===" {0 0 0};
    %pushi/vec4 256, 0, 19;
    %store/vec4 v0x55fcf610f8b0_0, 0, 19;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcf610f6f0_0, 0, 1;
    %wait E_0x55fcf60ca610;
T_22.4 ;
    %load/vec4 v0x55fcf610f7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_22.5, 8;
    %wait E_0x55fcf60ca610;
    %jmp T_22.4;
T_22.5 ;
    %vpi_call/w 3 89 "$display", "\342\234\223 First fetch ACK received" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcf610f6f0_0, 0, 1;
    %wait E_0x55fcf60ca610;
    %vpi_call/w 3 95 "$display", "\012=== SECOND FETCH: 0x101 (immediate) ===" {0 0 0};
    %pushi/vec4 257, 0, 19;
    %store/vec4 v0x55fcf610f8b0_0, 0, 19;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fcf610f6f0_0, 0, 1;
    %wait E_0x55fcf60ca610;
    %fork t_9, S_0x55fcf6107ea0;
    %jmp t_8;
    .scope S_0x55fcf6107ea0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fcf60df810_0, 0, 32;
T_22.6 ;
    %load/vec4 v0x55fcf610f7e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.8, 9;
    %load/vec4 v0x55fcf60df810_0;
    %cmpi/s 50, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.8;
    %flag_set/vec4 8;
    %jmp/0xz T_22.7, 8;
    %wait E_0x55fcf60ca610;
    %load/vec4 v0x55fcf60df810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fcf60df810_0, 0, 32;
    %jmp T_22.6;
T_22.7 ;
    %load/vec4 v0x55fcf610f7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.9, 8;
    %vpi_call/w 3 110 "$display", "\342\234\223 Second fetch ACK received at cycle %0d", v0x55fcf60df810_0 {0 0 0};
    %load/vec4 v0x55fcf610f9b0_0;
    %cmpi/e 42148, 0, 16;
    %jmp/0xz  T_22.11, 4;
    %vpi_call/w 3 112 "$display", "\342\234\223 Data correct: 0x%04h", v0x55fcf610f9b0_0 {0 0 0};
    %jmp T_22.12;
T_22.11 ;
    %vpi_call/w 3 114 "$display", "\342\234\227 Data wrong: 0x%04h (expected 0x%04h)", v0x55fcf610f9b0_0, 16'b1010010010100100 {0 0 0};
T_22.12 ;
    %jmp T_22.10;
T_22.9 ;
    %vpi_call/w 3 116 "$display", "\342\234\227 TIMEOUT on second fetch after %0d cycles", v0x55fcf60df810_0 {0 0 0};
T_22.10 ;
    %end;
    .scope S_0x55fcf60e12f0;
t_8 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fcf610f6f0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_22.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.14, 5;
    %jmp/1 T_22.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55fcf60ca610;
    %jmp T_22.13;
T_22.14 ;
    %pop/vec4 1;
    %vpi_call/w 3 123 "$display", "\012Test complete" {0 0 0};
    %vpi_call/w 3 124 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "harvard_debug.sv";
    "../Quartus/rtl/common/ICache.sv";
    "../Quartus/rtl/common/BlockRam.sv";
    "../Quartus/rtl/common/DPRam.sv";
