
Hist_Band.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00803f00  00803f00  00000aca  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000009b8  00000100  00000100  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007e  00008ab8  00000ab8  00000a4c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .bss          0000001d  00803f00  00803f00  00000aca  2**0
                  ALLOC
  4 .comment      0000005c  00000000  00000000  00000aca  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000b28  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000000e0  00000000  00000000  00000b64  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000300c  00000000  00000000  00000c44  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001d63  00000000  00000000  00003c50  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000944  00000000  00000000  000059b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001ac  00000000  00000000  000062f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00001643  00000000  00000000  000064a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000002ff  00000000  00000000  00007ae7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000090  00000000  00000000  00007de6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000100 <__vectors>:
 100:	19 c0       	rjmp	.+50     	; 0x134 <__ctors_end>
 102:	28 c0       	rjmp	.+80     	; 0x154 <__bad_interrupt>
 104:	27 c0       	rjmp	.+78     	; 0x154 <__bad_interrupt>
 106:	26 c0       	rjmp	.+76     	; 0x154 <__bad_interrupt>
 108:	25 c0       	rjmp	.+74     	; 0x154 <__bad_interrupt>
 10a:	24 c0       	rjmp	.+72     	; 0x154 <__bad_interrupt>
 10c:	11 c1       	rjmp	.+546    	; 0x330 <__vector_6>
 10e:	22 c0       	rjmp	.+68     	; 0x154 <__bad_interrupt>
 110:	21 c0       	rjmp	.+66     	; 0x154 <__bad_interrupt>
 112:	20 c0       	rjmp	.+64     	; 0x154 <__bad_interrupt>
 114:	1f c0       	rjmp	.+62     	; 0x154 <__bad_interrupt>
 116:	1e c0       	rjmp	.+60     	; 0x154 <__bad_interrupt>
 118:	1d c0       	rjmp	.+58     	; 0x154 <__bad_interrupt>
 11a:	1c c0       	rjmp	.+56     	; 0x154 <__bad_interrupt>
 11c:	1b c0       	rjmp	.+54     	; 0x154 <__bad_interrupt>
 11e:	1a c0       	rjmp	.+52     	; 0x154 <__bad_interrupt>
 120:	19 c0       	rjmp	.+50     	; 0x154 <__bad_interrupt>
 122:	19 c0       	rjmp	.+50     	; 0x156 <__vector_17>
 124:	17 c0       	rjmp	.+46     	; 0x154 <__bad_interrupt>
 126:	16 c0       	rjmp	.+44     	; 0x154 <__bad_interrupt>
 128:	15 c0       	rjmp	.+42     	; 0x154 <__bad_interrupt>
 12a:	14 c0       	rjmp	.+40     	; 0x154 <__bad_interrupt>
 12c:	ab c0       	rjmp	.+342    	; 0x284 <__vector_22>
 12e:	12 c0       	rjmp	.+36     	; 0x154 <__bad_interrupt>
 130:	11 c0       	rjmp	.+34     	; 0x154 <__bad_interrupt>
 132:	10 c0       	rjmp	.+32     	; 0x154 <__bad_interrupt>

00000134 <__ctors_end>:
 134:	11 24       	eor	r1, r1
 136:	1f be       	out	0x3f, r1	; 63
 138:	cf ef       	ldi	r28, 0xFF	; 255
 13a:	cd bf       	out	0x3d, r28	; 61
 13c:	df e3       	ldi	r29, 0x3F	; 63
 13e:	de bf       	out	0x3e, r29	; 62

00000140 <__do_clear_bss>:
 140:	2f e3       	ldi	r18, 0x3F	; 63
 142:	a0 e0       	ldi	r26, 0x00	; 0
 144:	bf e3       	ldi	r27, 0x3F	; 63
 146:	01 c0       	rjmp	.+2      	; 0x14a <.do_clear_bss_start>

00000148 <.do_clear_bss_loop>:
 148:	1d 92       	st	X+, r1

0000014a <.do_clear_bss_start>:
 14a:	ad 31       	cpi	r26, 0x1D	; 29
 14c:	b2 07       	cpc	r27, r18
 14e:	e1 f7       	brne	.-8      	; 0x148 <.do_clear_bss_loop>
 150:	00 d1       	rcall	.+512    	; 0x352 <main>
 152:	b0 c4       	rjmp	.+2400   	; 0xab4 <_exit>

00000154 <__bad_interrupt>:
 154:	d5 cf       	rjmp	.-86     	; 0x100 <__vectors>

00000156 <__vector_17>:
Clears the Interrupt Flag: The interruption can't be triggered repeatedly until a new condition occurs
Reads the ADC Result: The ADC0 conversion data is stored in the global variable "sample"
Starts a New Conversion: The ISR triggers a new ADC conversion, ensuring that the ADC is 
continuously sampling new data and the process is ongoing.*/
ISR(ADC0_RESRDY_vect)
{
 156:	1f 92       	push	r1
 158:	0f 92       	push	r0
 15a:	0f b6       	in	r0, 0x3f	; 63
 15c:	0f 92       	push	r0
 15e:	11 24       	eor	r1, r1
 160:	2f 93       	push	r18
 162:	3f 93       	push	r19
 164:	8f 93       	push	r24
 166:	ef 93       	push	r30
 168:	ff 93       	push	r31
	/* Clear the interrupt flag by writing 1: */
	ADC0.INTFLAGS = ADC_RESRDY_bm;
 16a:	e0 e0       	ldi	r30, 0x00	; 0
 16c:	f6 e0       	ldi	r31, 0x06	; 6
 16e:	81 e0       	ldi	r24, 0x01	; 1
 170:	83 87       	std	Z+11, r24	; 0x0b
	
	sample = ADC0.RES;
 172:	20 89       	ldd	r18, Z+16	; 0x10
 174:	31 89       	ldd	r19, Z+17	; 0x11
 176:	20 93 1b 3f 	sts	0x3F1B, r18	; 0x803f1b <sample>
 17a:	30 93 1c 3f 	sts	0x3F1C, r19	; 0x803f1c <sample+0x1>
	
	/* Start conversion */
	ADC0.COMMAND = ADC_STCONV_bm;
 17e:	80 87       	std	Z+8, r24	; 0x08
}
 180:	ff 91       	pop	r31
 182:	ef 91       	pop	r30
 184:	8f 91       	pop	r24
 186:	3f 91       	pop	r19
 188:	2f 91       	pop	r18
 18a:	0f 90       	pop	r0
 18c:	0f be       	out	0x3f, r0	; 63
 18e:	0f 90       	pop	r0
 190:	1f 90       	pop	r1
 192:	18 95       	reti

00000194 <ADC0_init>:
/*This initialization ensures that the ADC is ready to perform accurate 
conversions and trigger interrupts when new conversion results are available.*/
void ADC0_init(void)
{
	/* Disable digital input buffer */
	PORTA.PIN4CTRL &= ~PORT_ISC_gm;
 194:	e0 e0       	ldi	r30, 0x00	; 0
 196:	f4 e0       	ldi	r31, 0x04	; 4
 198:	84 89       	ldd	r24, Z+20	; 0x14
 19a:	88 7f       	andi	r24, 0xF8	; 248
 19c:	84 8b       	std	Z+20, r24	; 0x14
	PORTA.PIN4CTRL |= PORT_ISC_INPUT_DISABLE_gc;
 19e:	84 89       	ldd	r24, Z+20	; 0x14
 1a0:	84 60       	ori	r24, 0x04	; 4
 1a2:	84 8b       	std	Z+20, r24	; 0x14
	
	/* Disable pull-up resistor */
	PORTA.PIN4CTRL &= ~PORT_PULLUPEN_bm;
 1a4:	84 89       	ldd	r24, Z+20	; 0x14
 1a6:	87 7f       	andi	r24, 0xF7	; 247
 1a8:	84 8b       	std	Z+20, r24	; 0x14
	
	VREF.CTRLA |= VREF_ADC0REFSEL_2V5_gc;	/* Voltage reference  2.5V */
 1aa:	e0 ea       	ldi	r30, 0xA0	; 160
 1ac:	f0 e0       	ldi	r31, 0x00	; 0
 1ae:	80 81       	ld	r24, Z
 1b0:	80 62       	ori	r24, 0x20	; 32
 1b2:	80 83       	st	Z, r24
	VREF.CTRLB |= VREF_ADC0REFEN_bm;		/* Force Voltage reference */
 1b4:	81 81       	ldd	r24, Z+1	; 0x01
 1b6:	82 60       	ori	r24, 0x02	; 2
 1b8:	81 83       	std	Z+1, r24	; 0x01
	
	ADC0.CTRLC = ADC_PRESC_DIV8_gc |		/* CLK_PER divided by 8 */
 1ba:	e0 e0       	ldi	r30, 0x00	; 0
 1bc:	f6 e0       	ldi	r31, 0x06	; 6
 1be:	82 e0       	ldi	r24, 0x02	; 2
 1c0:	82 83       	std	Z+2, r24	; 0x02
	ADC_REFSEL_INTREF_gc;					/* Internal reference */
	
	ADC0.CTRLA |= ADC_ENABLE_bm |			/* ADC Enable: enabled */
 1c2:	80 81       	ld	r24, Z
 1c4:	81 60       	ori	r24, 0x01	; 1
 1c6:	80 83       	st	Z, r24
	ADC_RESSEL_10BIT_gc;					/* 10-bit mode */
	
	/* Enable ADC interrupt */
	ADC0.INTCTRL = ADC_RESRDY_bm;
 1c8:	81 e0       	ldi	r24, 0x01	; 1
 1ca:	82 87       	std	Z+10, r24	; 0x0a
	
	/* Select ADC channel */
	ADC0.MUXPOS = ADC_MUXPOS_AIN4_gc;
 1cc:	84 e0       	ldi	r24, 0x04	; 4
 1ce:	86 83       	std	Z+6, r24	; 0x06
 1d0:	08 95       	ret

000001d2 <ADC0_start>:
After starting the conversion, the ADC will sample the input signal, convert it to a digital value, and set an interrupt flag 
(if configured) when the conversion is complete, allowing the program to read the result.*/
void ADC0_start(void)
{
	/* Start conversion */
	ADC0.COMMAND = ADC_STCONV_bm;
 1d2:	81 e0       	ldi	r24, 0x01	; 1
 1d4:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <delim+0x7f7b31>
 1d8:	08 95       	ret

000001da <CLKCTRL_init>:
It sets the clock prescaler to divide the system clock by 8 and enables the prescaler.
It configures the 20 MHz internal oscillator as the clock source and disables clock output to external pins.
It waits until the clock system has stabilized and the changes are applied. */
void CLKCTRL_init(void)
{
	_PROTECTED_WRITE(CLKCTRL.MCLKCTRLB, CLKCTRL_PDIV_16X_gc | CLKCTRL_PEN_bm);
 1da:	88 ed       	ldi	r24, 0xD8	; 216
 1dc:	27 e0       	ldi	r18, 0x07	; 7
 1de:	30 e0       	ldi	r19, 0x00	; 0
 1e0:	84 bf       	out	0x34, r24	; 52
 1e2:	20 93 61 00 	sts	0x0061, r18	; 0x800061 <delim+0x7f758a>
	_PROTECTED_WRITE(CLKCTRL.MCLKCTRLA, !CLKCTRL_CLKOUT_bm | CLKCTRL_CLKSEL_OSC20M_gc);
 1e6:	20 e0       	ldi	r18, 0x00	; 0
 1e8:	30 e0       	ldi	r19, 0x00	; 0
 1ea:	84 bf       	out	0x34, r24	; 52
 1ec:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <delim+0x7f7589>
	while (!(CLKCTRL.MCLKSTATUS));
 1f0:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <delim+0x7f758c>
 1f4:	88 23       	and	r24, r24
 1f6:	e1 f3       	breq	.-8      	; 0x1f0 <CLKCTRL_init+0x16>
}
 1f8:	08 95       	ret

000001fa <RTC_init>:
It sets the period value to 0x44 (68 decimal), meaning the RTC will generate an overflow event after counting to this value.
It enables the overflow interrupt, so that an interrupt is triggered when the RTC overflows,
while disabling the compare match interrupt. */
void RTC_init(void)
{
	RTC.CTRLA = RTC_PRESCALER_DIV512_gc /* 512 */
 1fa:	e0 e4       	ldi	r30, 0x40	; 64
 1fc:	f1 e0       	ldi	r31, 0x01	; 1
 1fe:	89 e4       	ldi	r24, 0x49	; 73
 200:	80 83       	st	Z, r24
	| 1 << RTC_RTCEN_bp     /* Enable: enabled */
	| 0 << RTC_RUNSTDBY_bp; /* Run In Standby: disabled */

	RTC.PER = 0x44; /* Period: 0xd */
 202:	84 e4       	ldi	r24, 0x44	; 68
 204:	90 e0       	ldi	r25, 0x00	; 0
 206:	82 87       	std	Z+10, r24	; 0x0a
 208:	93 87       	std	Z+11, r25	; 0x0b

	RTC.INTCTRL = 0 << RTC_CMP_bp    /* Compare Match Interrupt enable: disabled */
 20a:	81 e0       	ldi	r24, 0x01	; 1
 20c:	82 83       	std	Z+2, r24	; 0x02
 20e:	08 95       	ret

00000210 <GPIO_init>:
#include "gpio.h"

/*This function looks for the direction of PORTA and configures its pin 2 as an output pin*/
void GPIO_init(void)
{
	PORTA.DIR |= PIN2_bm;
 210:	e0 e0       	ldi	r30, 0x00	; 0
 212:	f4 e0       	ldi	r31, 0x04	; 4
 214:	80 81       	ld	r24, Z
 216:	84 60       	ori	r24, 0x04	; 4
 218:	80 83       	st	Z, r24
 21a:	08 95       	ret

0000021c <GPIO_relay>:
/*This function takes the active value (True or False) to work like:
If active = true, the relay is turned on by setting the output of pin 2 to HIGH.
If active = false, the relay is turned off by setting the output of pin 2 to LOW.*/
void GPIO_relay(bool active)
{
	if(active) {
 21c:	88 23       	and	r24, r24
 21e:	31 f0       	breq	.+12     	; 0x22c <GPIO_relay+0x10>
		PORTA.OUT |= PIN2_bm;
 220:	e0 e0       	ldi	r30, 0x00	; 0
 222:	f4 e0       	ldi	r31, 0x04	; 4
 224:	84 81       	ldd	r24, Z+4	; 0x04
 226:	84 60       	ori	r24, 0x04	; 4
 228:	84 83       	std	Z+4, r24	; 0x04
 22a:	08 95       	ret
		} else {
		PORTA.OUT &= ~PIN2_bm;
 22c:	e0 e0       	ldi	r30, 0x00	; 0
 22e:	f4 e0       	ldi	r31, 0x04	; 4
 230:	84 81       	ldd	r24, Z+4	; 0x04
 232:	8b 7f       	andi	r24, 0xFB	; 251
 234:	84 83       	std	Z+4, r24	; 0x04
 236:	08 95       	ret

00000238 <UART_init>:
/*This function initializes the UART with the necessary parameters like baud rate, and activating both
Receiver and Transmitter so it can get and send data though the same UART*/
void UART_init()
{

	USART0.BAUD = (uint16_t)USART0_BAUD_RATE(9600); /* set baud rate register */
 238:	e0 e0       	ldi	r30, 0x00	; 0
 23a:	f8 e0       	ldi	r31, 0x08	; 8
 23c:	81 ea       	ldi	r24, 0xA1	; 161
 23e:	91 e0       	ldi	r25, 0x01	; 1
 240:	80 87       	std	Z+8, r24	; 0x08
 242:	91 87       	std	Z+9, r25	; 0x09

	USART0.CTRLA = USART_RXCIE_bm;  /* Receive Complete Interrupt Enable: enabled */
 244:	80 e8       	ldi	r24, 0x80	; 128
 246:	85 83       	std	Z+5, r24	; 0x05
	
	USART0.CTRLB = USART_RXEN_bm |    /* Receiver Enable: enabled */
 248:	80 ec       	ldi	r24, 0xC0	; 192
 24a:	86 83       	std	Z+6, r24	; 0x06
	USART_TXEN_bm;    /* Transmitter Enable: enabled */
	
	/* Set TxD (PB2) as output */
	PORTB.DIR |= PIN2_bm;
 24c:	e0 e2       	ldi	r30, 0x20	; 32
 24e:	f4 e0       	ldi	r31, 0x04	; 4
 250:	80 81       	ld	r24, Z
 252:	84 60       	ori	r24, 0x04	; 4
 254:	80 83       	st	Z, r24
 256:	08 95       	ret

00000258 <UART_SendString>:

/*This function takes a string and sends each character over UART until it reaches the end of the string (null terminator).
It ensures that each byte is sent only when the transmit buffer is empty and 
waits for the entire transmission to complete before clearing the corresponding flag.*/
void UART_SendString(const char *str)
{
 258:	fc 01       	movw	r30, r24
	while (*str != '\0')
 25a:	07 c0       	rjmp	.+14     	; 0x26a <UART_SendString+0x12>
	{
		while (!(USART0.STATUS & USART_DREIF_bm)); //wait until Tx buffer is empty
 25c:	90 91 04 08 	lds	r25, 0x0804	; 0x800804 <delim+0x7f7d2d>
 260:	95 ff       	sbrs	r25, 5
 262:	fc cf       	rjmp	.-8      	; 0x25c <UART_SendString+0x4>
		
		USART0.TXDATAL = *str;
 264:	80 93 02 08 	sts	0x0802, r24	; 0x800802 <delim+0x7f7d2b>
		str++;
 268:	31 96       	adiw	r30, 0x01	; 1
/*This function takes a string and sends each character over UART until it reaches the end of the string (null terminator).
It ensures that each byte is sent only when the transmit buffer is empty and 
waits for the entire transmission to complete before clearing the corresponding flag.*/
void UART_SendString(const char *str)
{
	while (*str != '\0')
 26a:	80 81       	ld	r24, Z
 26c:	81 11       	cpse	r24, r1
 26e:	f6 cf       	rjmp	.-20     	; 0x25c <UART_SendString+0x4>
		while (!(USART0.STATUS & USART_DREIF_bm)); //wait until Tx buffer is empty
		
		USART0.TXDATAL = *str;
		str++;
	}
	while (!(USART0.STATUS & USART_TXCIF_bm)); //wait until Tx finished
 270:	80 91 04 08 	lds	r24, 0x0804	; 0x800804 <delim+0x7f7d2d>
 274:	86 ff       	sbrs	r24, 6
 276:	fc cf       	rjmp	.-8      	; 0x270 <UART_SendString+0x18>
	
	USART0.STATUS |= USART_TXCIF_bm;
 278:	e0 e0       	ldi	r30, 0x00	; 0
 27a:	f8 e0       	ldi	r31, 0x08	; 8
 27c:	84 81       	ldd	r24, Z+4	; 0x04
 27e:	80 64       	ori	r24, 0x40	; 64
 280:	84 83       	std	Z+4, r24	; 0x04
 282:	08 95       	ret

00000284 <__vector_22>:
It stores the received byte in RXBuffer at the current rx_index.
The code checks if the byte is a newline (0x0A) or if the buffer is full. If either is true, the rx_index is reset to 0 
to prepare for the next message. Otherwise, the rx_index is incremented to store the next byte in the buffer.
The commented DataRDY = true; line is used to indicate when a complete message has been received.*/
ISR(USART0_RXC_vect)
{
 284:	1f 92       	push	r1
 286:	0f 92       	push	r0
 288:	0f b6       	in	r0, 0x3f	; 63
 28a:	0f 92       	push	r0
 28c:	11 24       	eor	r1, r1
 28e:	8f 93       	push	r24
 290:	9f 93       	push	r25
 292:	ef 93       	push	r30
 294:	ff 93       	push	r31
	RXBuffer[rx_index] = USART0.RXDATAL;
 296:	80 91 03 3f 	lds	r24, 0x3F03	; 0x803f03 <rx_index>
 29a:	e8 2f       	mov	r30, r24
 29c:	f0 e0       	ldi	r31, 0x00	; 0
 29e:	90 91 00 08 	lds	r25, 0x0800	; 0x800800 <delim+0x7f7d29>
 2a2:	e9 5f       	subi	r30, 0xF9	; 249
 2a4:	f0 4c       	sbci	r31, 0xC0	; 192
 2a6:	90 83       	st	Z, r25
	
	if((RXBuffer[rx_index] == 0x0A) || (rx_index == 19)) {
 2a8:	9a 30       	cpi	r25, 0x0A	; 10
 2aa:	11 f0       	breq	.+4      	; 0x2b0 <__vector_22+0x2c>
 2ac:	83 31       	cpi	r24, 0x13	; 19
 2ae:	31 f4       	brne	.+12     	; 0x2bc <__vector_22+0x38>
		UART_drdy = true;
 2b0:	81 e0       	ldi	r24, 0x01	; 1
 2b2:	80 93 02 3f 	sts	0x3F02, r24	; 0x803f02 <UART_drdy>
		rx_index = 0;
 2b6:	10 92 03 3f 	sts	0x3F03, r1	; 0x803f03 <rx_index>
 2ba:	03 c0       	rjmp	.+6      	; 0x2c2 <__vector_22+0x3e>
		} else {
		rx_index++;
 2bc:	8f 5f       	subi	r24, 0xFF	; 255
 2be:	80 93 03 3f 	sts	0x3F03, r24	; 0x803f03 <rx_index>
	}
}
 2c2:	ff 91       	pop	r31
 2c4:	ef 91       	pop	r30
 2c6:	9f 91       	pop	r25
 2c8:	8f 91       	pop	r24
 2ca:	0f 90       	pop	r0
 2cc:	0f be       	out	0x3f, r0	; 63
 2ce:	0f 90       	pop	r0
 2d0:	1f 90       	pop	r1
 2d2:	18 95       	reti

000002d4 <data_process>:

uint8_t data_process(int *lower_threshold, int *upper_threshold){
 2d4:	0f 93       	push	r16
 2d6:	1f 93       	push	r17
 2d8:	cf 93       	push	r28
 2da:	df 93       	push	r29
 2dc:	ec 01       	movw	r28, r24
 2de:	8b 01       	movw	r16, r22
	int control = 0;
	char *token = strtok((char *)RXBuffer, delim);
 2e0:	67 ed       	ldi	r22, 0xD7	; 215
 2e2:	7a e8       	ldi	r23, 0x8A	; 138
 2e4:	87 e0       	ldi	r24, 0x07	; 7
 2e6:	9f e3       	ldi	r25, 0x3F	; 63
 2e8:	e0 d0       	rcall	.+448    	; 0x4aa <strtok>
	if (token != NULL){
 2ea:	00 97       	sbiw	r24, 0x00	; 0
 2ec:	31 f0       	breq	.+12     	; 0x2fa <data_process+0x26>
		*lower_threshold = atoi(token);
 2ee:	bf d0       	rcall	.+382    	; 0x46e <atoi>
 2f0:	88 83       	st	Y, r24
 2f2:	99 83       	std	Y+1, r25	; 0x01
		control++;
 2f4:	c1 e0       	ldi	r28, 0x01	; 1
 2f6:	d0 e0       	ldi	r29, 0x00	; 0
 2f8:	02 c0       	rjmp	.+4      	; 0x2fe <data_process+0x2a>
		rx_index++;
	}
}

uint8_t data_process(int *lower_threshold, int *upper_threshold){
	int control = 0;
 2fa:	c0 e0       	ldi	r28, 0x00	; 0
 2fc:	d0 e0       	ldi	r29, 0x00	; 0
	char *token = strtok((char *)RXBuffer, delim);
	if (token != NULL){
		*lower_threshold = atoi(token);
		control++;
	}
	token = strtok(NULL, delim);
 2fe:	67 ed       	ldi	r22, 0xD7	; 215
 300:	7a e8       	ldi	r23, 0x8A	; 138
 302:	80 e0       	ldi	r24, 0x00	; 0
 304:	90 e0       	ldi	r25, 0x00	; 0
 306:	d1 d0       	rcall	.+418    	; 0x4aa <strtok>
	if (token != NULL){
 308:	00 97       	sbiw	r24, 0x00	; 0
 30a:	29 f0       	breq	.+10     	; 0x316 <data_process+0x42>
		*upper_threshold = atoi(token);
 30c:	b0 d0       	rcall	.+352    	; 0x46e <atoi>
 30e:	f8 01       	movw	r30, r16
 310:	80 83       	st	Z, r24
 312:	91 83       	std	Z+1, r25	; 0x01
		control++;
 314:	21 96       	adiw	r28, 0x01	; 1
	}
	if (control == 2){
 316:	22 97       	sbiw	r28, 0x02	; 2
 318:	29 f0       	breq	.+10     	; 0x324 <data_process+0x50>
		return 1;
	}else{
		UART_SendString("Error en la obtención de datos");
 31a:	88 eb       	ldi	r24, 0xB8	; 184
 31c:	9a e8       	ldi	r25, 0x8A	; 138
 31e:	9c df       	rcall	.-200    	; 0x258 <UART_SendString>
		return 0;
 320:	80 e0       	ldi	r24, 0x00	; 0
 322:	01 c0       	rjmp	.+2      	; 0x326 <data_process+0x52>
	if (token != NULL){
		*upper_threshold = atoi(token);
		control++;
	}
	if (control == 2){
		return 1;
 324:	81 e0       	ldi	r24, 0x01	; 1
	}else{
		UART_SendString("Error en la obtención de datos");
		return 0;
	}
 326:	df 91       	pop	r29
 328:	cf 91       	pop	r28
 32a:	1f 91       	pop	r17
 32c:	0f 91       	pop	r16
 32e:	08 95       	ret

00000330 <__vector_6>:

extern bool UART_drdy; //Variable which determines whether the information sent via UART is ready or not to be processed
bool relay_state = false; //Variable to know if the rele is activated or not

ISR(RTC_CNT_vect)
{
 330:	1f 92       	push	r1
 332:	0f 92       	push	r0
 334:	0f b6       	in	r0, 0x3f	; 63
 336:	0f 92       	push	r0
 338:	11 24       	eor	r1, r1
 33a:	8f 93       	push	r24
	/* Insert your RTC Overflow interrupt handling code */
	sensor_drdy = true;
 33c:	81 e0       	ldi	r24, 0x01	; 1
 33e:	80 93 05 3f 	sts	0x3F05, r24	; 0x803f05 <sensor_drdy>
	/* Overflow interrupt flag has to be cleared manually */
	RTC.INTFLAGS = RTC_OVF_bm;
 342:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <delim+0x7f766c>
}
 346:	8f 91       	pop	r24
 348:	0f 90       	pop	r0
 34a:	0f be       	out	0x3f, r0	; 63
 34c:	0f 90       	pop	r0
 34e:	1f 90       	pop	r1
 350:	18 95       	reti

00000352 <main>:

int main(void)
{
 352:	cf 93       	push	r28
 354:	df 93       	push	r29
 356:	cd b7       	in	r28, 0x3d	; 61
 358:	de b7       	in	r29, 0x3e	; 62
 35a:	ac 97       	sbiw	r28, 0x2c	; 44
 35c:	cd bf       	out	0x3d, r28	; 61
 35e:	de bf       	out	0x3e, r29	; 62
	/* Configure modules, Initialize all needed functions */
	CLKCTRL_init();
 360:	3c df       	rcall	.-392    	; 0x1da <CLKCTRL_init>
	RTC_init();
 362:	4b df       	rcall	.-362    	; 0x1fa <RTC_init>
	ADC0_init();
 364:	17 df       	rcall	.-466    	; 0x194 <ADC0_init>
	GPIO_init();
 366:	54 df       	rcall	.-344    	; 0x210 <GPIO_init>
	UART_init();
 368:	67 df       	rcall	.-306    	; 0x238 <UART_init>
	
	int low_threshold = 20;
 36a:	84 e1       	ldi	r24, 0x14	; 20
 36c:	90 e0       	ldi	r25, 0x00	; 0
 36e:	89 83       	std	Y+1, r24	; 0x01
 370:	9a 83       	std	Y+2, r25	; 0x02
	int upper_threshold = 40;
 372:	88 e2       	ldi	r24, 0x28	; 40
 374:	90 e0       	ldi	r25, 0x00	; 0
 376:	8b 83       	std	Y+3, r24	; 0x03
 378:	9c 83       	std	Y+4, r25	; 0x04
	
	countTime = 0;	//Seconds counter
 37a:	10 92 06 3f 	sts	0x3F06, r1	; 0x803f06 <countTime>
	char CommCon[40];	//String buffer
	
	memset(CommCon,0,40);	//Cleans the buffer by adding zeros to each position
 37e:	ce 01       	movw	r24, r28
 380:	05 96       	adiw	r24, 0x05	; 5
 382:	28 e2       	ldi	r18, 0x28	; 40
 384:	fc 01       	movw	r30, r24
 386:	11 92       	st	Z+, r1
 388:	2a 95       	dec	r18
 38a:	e9 f7       	brne	.-6      	; 0x386 <main+0x34>
	sprintf(CommCon, "HisBand Pro 1.0\r\n");
 38c:	22 e1       	ldi	r18, 0x12	; 18
 38e:	ef ed       	ldi	r30, 0xDF	; 223
 390:	fa e8       	ldi	r31, 0x8A	; 138
 392:	dc 01       	movw	r26, r24
 394:	01 90       	ld	r0, Z+
 396:	0d 92       	st	X+, r0
 398:	2a 95       	dec	r18
 39a:	e1 f7       	brne	.-8      	; 0x394 <main+0x42>
	UART_SendString(CommCon);
 39c:	5d df       	rcall	.-326    	; 0x258 <UART_SendString>
	
	/* Enable global interrupt */
	sei();
 39e:	78 94       	sei
	
	/* Start a conversion */
	ADC0_start();
 3a0:	18 df       	rcall	.-464    	; 0x1d2 <ADC0_start>
	
	/* Replace with your application code */
	while (1)
	{
		if (UART_drdy)
 3a2:	80 91 02 3f 	lds	r24, 0x3F02	; 0x803f02 <UART_drdy>
 3a6:	88 23       	and	r24, r24
 3a8:	e1 f3       	breq	.-8      	; 0x3a2 <main+0x50>
		{
			//Get the new values for low and upper threshold
			data_process(&low_threshold, &upper_threshold);
 3aa:	be 01       	movw	r22, r28
 3ac:	6d 5f       	subi	r22, 0xFD	; 253
 3ae:	7f 4f       	sbci	r23, 0xFF	; 255
 3b0:	ce 01       	movw	r24, r28
 3b2:	01 96       	adiw	r24, 0x01	; 1
 3b4:	8f df       	rcall	.-226    	; 0x2d4 <data_process>
			
			if (sample > upper_threshold && !relay_state)
 3b6:	80 91 1b 3f 	lds	r24, 0x3F1B	; 0x803f1b <sample>
 3ba:	90 91 1c 3f 	lds	r25, 0x3F1C	; 0x803f1c <sample+0x1>
 3be:	2b 81       	ldd	r18, Y+3	; 0x03
 3c0:	3c 81       	ldd	r19, Y+4	; 0x04
 3c2:	28 17       	cp	r18, r24
 3c4:	39 07       	cpc	r19, r25
 3c6:	38 f5       	brcc	.+78     	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
 3c8:	20 91 04 3f 	lds	r18, 0x3F04	; 0x803f04 <relay_state>
 3cc:	21 11       	cpse	r18, r1
 3ce:	23 c0       	rjmp	.+70     	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
			{
				//Activate the relay
				GPIO_relay(true);
 3d0:	81 e0       	ldi	r24, 0x01	; 1
 3d2:	24 df       	rcall	.-440    	; 0x21c <GPIO_relay>
				relay_state = true;
 3d4:	81 e0       	ldi	r24, 0x01	; 1
 3d6:	80 93 04 3f 	sts	0x3F04, r24	; 0x803f04 <relay_state>
				
				//Send activation message
				memset(CommCon, 0, 40);
 3da:	8e 01       	movw	r16, r28
 3dc:	0b 5f       	subi	r16, 0xFB	; 251
 3de:	1f 4f       	sbci	r17, 0xFF	; 255
 3e0:	88 e2       	ldi	r24, 0x28	; 40
 3e2:	f8 01       	movw	r30, r16
 3e4:	11 92       	st	Z+, r1
 3e6:	8a 95       	dec	r24
 3e8:	e9 f7       	brne	.-6      	; 0x3e4 <main+0x92>
				sprintf(CommCon, "Relay Turned ON-Temperature: %d\r\n",sample);
 3ea:	80 91 1c 3f 	lds	r24, 0x3F1C	; 0x803f1c <sample+0x1>
 3ee:	8f 93       	push	r24
 3f0:	80 91 1b 3f 	lds	r24, 0x3F1B	; 0x803f1b <sample>
 3f4:	8f 93       	push	r24
 3f6:	81 ef       	ldi	r24, 0xF1	; 241
 3f8:	9a e8       	ldi	r25, 0x8A	; 138
 3fa:	9f 93       	push	r25
 3fc:	8f 93       	push	r24
 3fe:	1f 93       	push	r17
 400:	0f 93       	push	r16
 402:	86 d0       	rcall	.+268    	; 0x510 <sprintf>
				UART_SendString(CommCon);
 404:	c8 01       	movw	r24, r16
 406:	28 df       	rcall	.-432    	; 0x258 <UART_SendString>
 408:	0f 90       	pop	r0
 40a:	0f 90       	pop	r0
 40c:	0f 90       	pop	r0
 40e:	0f 90       	pop	r0
 410:	0f 90       	pop	r0
 412:	0f 90       	pop	r0
 414:	c6 cf       	rjmp	.-116    	; 0x3a2 <main+0x50>
			} 
			else if (sample < low_threshold && relay_state)
 416:	29 81       	ldd	r18, Y+1	; 0x01
 418:	3a 81       	ldd	r19, Y+2	; 0x02
 41a:	82 17       	cp	r24, r18
 41c:	93 07       	cpc	r25, r19
 41e:	08 f6       	brcc	.-126    	; 0x3a2 <main+0x50>
 420:	80 91 04 3f 	lds	r24, 0x3F04	; 0x803f04 <relay_state>
 424:	88 23       	and	r24, r24
 426:	09 f4       	brne	.+2      	; 0x42a <__LOCK_REGION_LENGTH__+0x2a>
 428:	bc cf       	rjmp	.-136    	; 0x3a2 <main+0x50>
			{
				//Deactivate the relay
				GPIO_relay(false);
 42a:	80 e0       	ldi	r24, 0x00	; 0
 42c:	f7 de       	rcall	.-530    	; 0x21c <GPIO_relay>
				relay_state = false;
 42e:	10 92 04 3f 	sts	0x3F04, r1	; 0x803f04 <relay_state>
				
				//Send deactivation message
				memset(CommCon, 0, 40);
 432:	8e 01       	movw	r16, r28
 434:	0b 5f       	subi	r16, 0xFB	; 251
 436:	1f 4f       	sbci	r17, 0xFF	; 255
 438:	88 e2       	ldi	r24, 0x28	; 40
 43a:	f8 01       	movw	r30, r16
 43c:	11 92       	st	Z+, r1
 43e:	8a 95       	dec	r24
 440:	e9 f7       	brne	.-6      	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
				sprintf(CommCon, "Relay Turned OFF-Temperature: %d\r\n",sample);
 442:	80 91 1c 3f 	lds	r24, 0x3F1C	; 0x803f1c <sample+0x1>
 446:	8f 93       	push	r24
 448:	80 91 1b 3f 	lds	r24, 0x3F1B	; 0x803f1b <sample>
 44c:	8f 93       	push	r24
 44e:	83 e1       	ldi	r24, 0x13	; 19
 450:	9b e8       	ldi	r25, 0x8B	; 139
 452:	9f 93       	push	r25
 454:	8f 93       	push	r24
 456:	1f 93       	push	r17
 458:	0f 93       	push	r16
 45a:	5a d0       	rcall	.+180    	; 0x510 <sprintf>
				UART_SendString(CommCon);
 45c:	c8 01       	movw	r24, r16
 45e:	fc de       	rcall	.-520    	; 0x258 <UART_SendString>
 460:	0f 90       	pop	r0
 462:	0f 90       	pop	r0
 464:	0f 90       	pop	r0
 466:	0f 90       	pop	r0
 468:	0f 90       	pop	r0
 46a:	0f 90       	pop	r0
 46c:	9a cf       	rjmp	.-204    	; 0x3a2 <main+0x50>

0000046e <atoi>:
 46e:	fc 01       	movw	r30, r24
 470:	88 27       	eor	r24, r24
 472:	99 27       	eor	r25, r25
 474:	e8 94       	clt
 476:	21 91       	ld	r18, Z+
 478:	20 32       	cpi	r18, 0x20	; 32
 47a:	e9 f3       	breq	.-6      	; 0x476 <atoi+0x8>
 47c:	29 30       	cpi	r18, 0x09	; 9
 47e:	10 f0       	brcs	.+4      	; 0x484 <atoi+0x16>
 480:	2e 30       	cpi	r18, 0x0E	; 14
 482:	c8 f3       	brcs	.-14     	; 0x476 <atoi+0x8>
 484:	2b 32       	cpi	r18, 0x2B	; 43
 486:	41 f0       	breq	.+16     	; 0x498 <atoi+0x2a>
 488:	2d 32       	cpi	r18, 0x2D	; 45
 48a:	39 f4       	brne	.+14     	; 0x49a <atoi+0x2c>
 48c:	68 94       	set
 48e:	04 c0       	rjmp	.+8      	; 0x498 <atoi+0x2a>
 490:	0e 94 80 02 	call	0x500	; 0x500 <__mulhi_const_10>
 494:	82 0f       	add	r24, r18
 496:	91 1d       	adc	r25, r1
 498:	21 91       	ld	r18, Z+
 49a:	20 53       	subi	r18, 0x30	; 48
 49c:	2a 30       	cpi	r18, 0x0A	; 10
 49e:	c0 f3       	brcs	.-16     	; 0x490 <atoi+0x22>
 4a0:	1e f4       	brtc	.+6      	; 0x4a8 <atoi+0x3a>
 4a2:	90 95       	com	r25
 4a4:	81 95       	neg	r24
 4a6:	9f 4f       	sbci	r25, 0xFF	; 255
 4a8:	08 95       	ret

000004aa <strtok>:
 4aa:	40 e0       	ldi	r20, 0x00	; 0
 4ac:	5f e3       	ldi	r21, 0x3F	; 63
 4ae:	01 d0       	rcall	.+2      	; 0x4b2 <strtok_r>
 4b0:	08 95       	ret

000004b2 <strtok_r>:
 4b2:	fa 01       	movw	r30, r20
 4b4:	a1 91       	ld	r26, Z+
 4b6:	b0 81       	ld	r27, Z
 4b8:	00 97       	sbiw	r24, 0x00	; 0
 4ba:	19 f4       	brne	.+6      	; 0x4c2 <strtok_r+0x10>
 4bc:	10 97       	sbiw	r26, 0x00	; 0
 4be:	e1 f0       	breq	.+56     	; 0x4f8 <strtok_r+0x46>
 4c0:	cd 01       	movw	r24, r26
 4c2:	dc 01       	movw	r26, r24
 4c4:	cd 01       	movw	r24, r26
 4c6:	0d 90       	ld	r0, X+
 4c8:	00 20       	and	r0, r0
 4ca:	11 f4       	brne	.+4      	; 0x4d0 <strtok_r+0x1e>
 4cc:	c0 01       	movw	r24, r0
 4ce:	13 c0       	rjmp	.+38     	; 0x4f6 <strtok_r+0x44>
 4d0:	fb 01       	movw	r30, r22
 4d2:	21 91       	ld	r18, Z+
 4d4:	22 23       	and	r18, r18
 4d6:	19 f0       	breq	.+6      	; 0x4de <strtok_r+0x2c>
 4d8:	20 15       	cp	r18, r0
 4da:	d9 f7       	brne	.-10     	; 0x4d2 <strtok_r+0x20>
 4dc:	f3 cf       	rjmp	.-26     	; 0x4c4 <strtok_r+0x12>
 4de:	fb 01       	movw	r30, r22
 4e0:	21 91       	ld	r18, Z+
 4e2:	20 15       	cp	r18, r0
 4e4:	19 f4       	brne	.+6      	; 0x4ec <strtok_r+0x3a>
 4e6:	1e 92       	st	-X, r1
 4e8:	11 96       	adiw	r26, 0x01	; 1
 4ea:	06 c0       	rjmp	.+12     	; 0x4f8 <strtok_r+0x46>
 4ec:	22 23       	and	r18, r18
 4ee:	c1 f7       	brne	.-16     	; 0x4e0 <strtok_r+0x2e>
 4f0:	0d 90       	ld	r0, X+
 4f2:	00 20       	and	r0, r0
 4f4:	a1 f7       	brne	.-24     	; 0x4de <strtok_r+0x2c>
 4f6:	d0 01       	movw	r26, r0
 4f8:	fa 01       	movw	r30, r20
 4fa:	a1 93       	st	Z+, r26
 4fc:	b0 83       	st	Z, r27
 4fe:	08 95       	ret

00000500 <__mulhi_const_10>:
 500:	7a e0       	ldi	r23, 0x0A	; 10
 502:	97 9f       	mul	r25, r23
 504:	90 2d       	mov	r25, r0
 506:	87 9f       	mul	r24, r23
 508:	80 2d       	mov	r24, r0
 50a:	91 0d       	add	r25, r1
 50c:	11 24       	eor	r1, r1
 50e:	08 95       	ret

00000510 <sprintf>:
 510:	ae e0       	ldi	r26, 0x0E	; 14
 512:	b0 e0       	ldi	r27, 0x00	; 0
 514:	ed e8       	ldi	r30, 0x8D	; 141
 516:	f2 e0       	ldi	r31, 0x02	; 2
 518:	aa c2       	rjmp	.+1364   	; 0xa6e <__prologue_saves__+0x1c>
 51a:	0d 89       	ldd	r16, Y+21	; 0x15
 51c:	1e 89       	ldd	r17, Y+22	; 0x16
 51e:	86 e0       	ldi	r24, 0x06	; 6
 520:	8c 83       	std	Y+4, r24	; 0x04
 522:	09 83       	std	Y+1, r16	; 0x01
 524:	1a 83       	std	Y+2, r17	; 0x02
 526:	8f ef       	ldi	r24, 0xFF	; 255
 528:	9f e7       	ldi	r25, 0x7F	; 127
 52a:	8d 83       	std	Y+5, r24	; 0x05
 52c:	9e 83       	std	Y+6, r25	; 0x06
 52e:	ae 01       	movw	r20, r28
 530:	47 5e       	subi	r20, 0xE7	; 231
 532:	5f 4f       	sbci	r21, 0xFF	; 255
 534:	6f 89       	ldd	r22, Y+23	; 0x17
 536:	78 8d       	ldd	r23, Y+24	; 0x18
 538:	ce 01       	movw	r24, r28
 53a:	01 96       	adiw	r24, 0x01	; 1
 53c:	08 d0       	rcall	.+16     	; 0x54e <vfprintf>
 53e:	ef 81       	ldd	r30, Y+7	; 0x07
 540:	f8 85       	ldd	r31, Y+8	; 0x08
 542:	e0 0f       	add	r30, r16
 544:	f1 1f       	adc	r31, r17
 546:	10 82       	st	Z, r1
 548:	2e 96       	adiw	r28, 0x0e	; 14
 54a:	e4 e0       	ldi	r30, 0x04	; 4
 54c:	a9 c2       	rjmp	.+1362   	; 0xaa0 <__epilogue_restores__+0x1c>

0000054e <vfprintf>:
 54e:	ab e0       	ldi	r26, 0x0B	; 11
 550:	b0 e0       	ldi	r27, 0x00	; 0
 552:	ec ea       	ldi	r30, 0xAC	; 172
 554:	f2 e0       	ldi	r31, 0x02	; 2
 556:	7d c2       	rjmp	.+1274   	; 0xa52 <__prologue_saves__>
 558:	6c 01       	movw	r12, r24
 55a:	7b 01       	movw	r14, r22
 55c:	8a 01       	movw	r16, r20
 55e:	fc 01       	movw	r30, r24
 560:	16 82       	std	Z+6, r1	; 0x06
 562:	17 82       	std	Z+7, r1	; 0x07
 564:	83 81       	ldd	r24, Z+3	; 0x03
 566:	81 ff       	sbrs	r24, 1
 568:	bf c1       	rjmp	.+894    	; 0x8e8 <vfprintf+0x39a>
 56a:	ce 01       	movw	r24, r28
 56c:	01 96       	adiw	r24, 0x01	; 1
 56e:	3c 01       	movw	r6, r24
 570:	f6 01       	movw	r30, r12
 572:	93 81       	ldd	r25, Z+3	; 0x03
 574:	f7 01       	movw	r30, r14
 576:	93 fd       	sbrc	r25, 3
 578:	85 91       	lpm	r24, Z+
 57a:	93 ff       	sbrs	r25, 3
 57c:	81 91       	ld	r24, Z+
 57e:	7f 01       	movw	r14, r30
 580:	88 23       	and	r24, r24
 582:	09 f4       	brne	.+2      	; 0x586 <vfprintf+0x38>
 584:	ad c1       	rjmp	.+858    	; 0x8e0 <vfprintf+0x392>
 586:	85 32       	cpi	r24, 0x25	; 37
 588:	39 f4       	brne	.+14     	; 0x598 <vfprintf+0x4a>
 58a:	93 fd       	sbrc	r25, 3
 58c:	85 91       	lpm	r24, Z+
 58e:	93 ff       	sbrs	r25, 3
 590:	81 91       	ld	r24, Z+
 592:	7f 01       	movw	r14, r30
 594:	85 32       	cpi	r24, 0x25	; 37
 596:	21 f4       	brne	.+8      	; 0x5a0 <vfprintf+0x52>
 598:	b6 01       	movw	r22, r12
 59a:	90 e0       	ldi	r25, 0x00	; 0
 59c:	c0 d1       	rcall	.+896    	; 0x91e <fputc>
 59e:	e8 cf       	rjmp	.-48     	; 0x570 <vfprintf+0x22>
 5a0:	91 2c       	mov	r9, r1
 5a2:	21 2c       	mov	r2, r1
 5a4:	31 2c       	mov	r3, r1
 5a6:	ff e1       	ldi	r31, 0x1F	; 31
 5a8:	f3 15       	cp	r31, r3
 5aa:	d8 f0       	brcs	.+54     	; 0x5e2 <vfprintf+0x94>
 5ac:	8b 32       	cpi	r24, 0x2B	; 43
 5ae:	79 f0       	breq	.+30     	; 0x5ce <vfprintf+0x80>
 5b0:	38 f4       	brcc	.+14     	; 0x5c0 <vfprintf+0x72>
 5b2:	80 32       	cpi	r24, 0x20	; 32
 5b4:	79 f0       	breq	.+30     	; 0x5d4 <vfprintf+0x86>
 5b6:	83 32       	cpi	r24, 0x23	; 35
 5b8:	a1 f4       	brne	.+40     	; 0x5e2 <vfprintf+0x94>
 5ba:	23 2d       	mov	r18, r3
 5bc:	20 61       	ori	r18, 0x10	; 16
 5be:	1d c0       	rjmp	.+58     	; 0x5fa <vfprintf+0xac>
 5c0:	8d 32       	cpi	r24, 0x2D	; 45
 5c2:	61 f0       	breq	.+24     	; 0x5dc <vfprintf+0x8e>
 5c4:	80 33       	cpi	r24, 0x30	; 48
 5c6:	69 f4       	brne	.+26     	; 0x5e2 <vfprintf+0x94>
 5c8:	23 2d       	mov	r18, r3
 5ca:	21 60       	ori	r18, 0x01	; 1
 5cc:	16 c0       	rjmp	.+44     	; 0x5fa <vfprintf+0xac>
 5ce:	83 2d       	mov	r24, r3
 5d0:	82 60       	ori	r24, 0x02	; 2
 5d2:	38 2e       	mov	r3, r24
 5d4:	e3 2d       	mov	r30, r3
 5d6:	e4 60       	ori	r30, 0x04	; 4
 5d8:	3e 2e       	mov	r3, r30
 5da:	2a c0       	rjmp	.+84     	; 0x630 <vfprintf+0xe2>
 5dc:	f3 2d       	mov	r31, r3
 5de:	f8 60       	ori	r31, 0x08	; 8
 5e0:	1d c0       	rjmp	.+58     	; 0x61c <vfprintf+0xce>
 5e2:	37 fc       	sbrc	r3, 7
 5e4:	2d c0       	rjmp	.+90     	; 0x640 <vfprintf+0xf2>
 5e6:	20 ed       	ldi	r18, 0xD0	; 208
 5e8:	28 0f       	add	r18, r24
 5ea:	2a 30       	cpi	r18, 0x0A	; 10
 5ec:	40 f0       	brcs	.+16     	; 0x5fe <vfprintf+0xb0>
 5ee:	8e 32       	cpi	r24, 0x2E	; 46
 5f0:	b9 f4       	brne	.+46     	; 0x620 <vfprintf+0xd2>
 5f2:	36 fc       	sbrc	r3, 6
 5f4:	75 c1       	rjmp	.+746    	; 0x8e0 <vfprintf+0x392>
 5f6:	23 2d       	mov	r18, r3
 5f8:	20 64       	ori	r18, 0x40	; 64
 5fa:	32 2e       	mov	r3, r18
 5fc:	19 c0       	rjmp	.+50     	; 0x630 <vfprintf+0xe2>
 5fe:	36 fe       	sbrs	r3, 6
 600:	06 c0       	rjmp	.+12     	; 0x60e <vfprintf+0xc0>
 602:	8a e0       	ldi	r24, 0x0A	; 10
 604:	98 9e       	mul	r9, r24
 606:	20 0d       	add	r18, r0
 608:	11 24       	eor	r1, r1
 60a:	92 2e       	mov	r9, r18
 60c:	11 c0       	rjmp	.+34     	; 0x630 <vfprintf+0xe2>
 60e:	ea e0       	ldi	r30, 0x0A	; 10
 610:	2e 9e       	mul	r2, r30
 612:	20 0d       	add	r18, r0
 614:	11 24       	eor	r1, r1
 616:	22 2e       	mov	r2, r18
 618:	f3 2d       	mov	r31, r3
 61a:	f0 62       	ori	r31, 0x20	; 32
 61c:	3f 2e       	mov	r3, r31
 61e:	08 c0       	rjmp	.+16     	; 0x630 <vfprintf+0xe2>
 620:	8c 36       	cpi	r24, 0x6C	; 108
 622:	21 f4       	brne	.+8      	; 0x62c <vfprintf+0xde>
 624:	83 2d       	mov	r24, r3
 626:	80 68       	ori	r24, 0x80	; 128
 628:	38 2e       	mov	r3, r24
 62a:	02 c0       	rjmp	.+4      	; 0x630 <vfprintf+0xe2>
 62c:	88 36       	cpi	r24, 0x68	; 104
 62e:	41 f4       	brne	.+16     	; 0x640 <vfprintf+0xf2>
 630:	f7 01       	movw	r30, r14
 632:	93 fd       	sbrc	r25, 3
 634:	85 91       	lpm	r24, Z+
 636:	93 ff       	sbrs	r25, 3
 638:	81 91       	ld	r24, Z+
 63a:	7f 01       	movw	r14, r30
 63c:	81 11       	cpse	r24, r1
 63e:	b3 cf       	rjmp	.-154    	; 0x5a6 <vfprintf+0x58>
 640:	98 2f       	mov	r25, r24
 642:	9f 7d       	andi	r25, 0xDF	; 223
 644:	95 54       	subi	r25, 0x45	; 69
 646:	93 30       	cpi	r25, 0x03	; 3
 648:	28 f4       	brcc	.+10     	; 0x654 <vfprintf+0x106>
 64a:	0c 5f       	subi	r16, 0xFC	; 252
 64c:	1f 4f       	sbci	r17, 0xFF	; 255
 64e:	9f e3       	ldi	r25, 0x3F	; 63
 650:	99 83       	std	Y+1, r25	; 0x01
 652:	0d c0       	rjmp	.+26     	; 0x66e <vfprintf+0x120>
 654:	83 36       	cpi	r24, 0x63	; 99
 656:	31 f0       	breq	.+12     	; 0x664 <vfprintf+0x116>
 658:	83 37       	cpi	r24, 0x73	; 115
 65a:	71 f0       	breq	.+28     	; 0x678 <vfprintf+0x12a>
 65c:	83 35       	cpi	r24, 0x53	; 83
 65e:	09 f0       	breq	.+2      	; 0x662 <vfprintf+0x114>
 660:	55 c0       	rjmp	.+170    	; 0x70c <vfprintf+0x1be>
 662:	20 c0       	rjmp	.+64     	; 0x6a4 <vfprintf+0x156>
 664:	f8 01       	movw	r30, r16
 666:	80 81       	ld	r24, Z
 668:	89 83       	std	Y+1, r24	; 0x01
 66a:	0e 5f       	subi	r16, 0xFE	; 254
 66c:	1f 4f       	sbci	r17, 0xFF	; 255
 66e:	88 24       	eor	r8, r8
 670:	83 94       	inc	r8
 672:	91 2c       	mov	r9, r1
 674:	53 01       	movw	r10, r6
 676:	12 c0       	rjmp	.+36     	; 0x69c <vfprintf+0x14e>
 678:	28 01       	movw	r4, r16
 67a:	f2 e0       	ldi	r31, 0x02	; 2
 67c:	4f 0e       	add	r4, r31
 67e:	51 1c       	adc	r5, r1
 680:	f8 01       	movw	r30, r16
 682:	a0 80       	ld	r10, Z
 684:	b1 80       	ldd	r11, Z+1	; 0x01
 686:	36 fe       	sbrs	r3, 6
 688:	03 c0       	rjmp	.+6      	; 0x690 <vfprintf+0x142>
 68a:	69 2d       	mov	r22, r9
 68c:	70 e0       	ldi	r23, 0x00	; 0
 68e:	02 c0       	rjmp	.+4      	; 0x694 <vfprintf+0x146>
 690:	6f ef       	ldi	r22, 0xFF	; 255
 692:	7f ef       	ldi	r23, 0xFF	; 255
 694:	c5 01       	movw	r24, r10
 696:	38 d1       	rcall	.+624    	; 0x908 <strnlen>
 698:	4c 01       	movw	r8, r24
 69a:	82 01       	movw	r16, r4
 69c:	f3 2d       	mov	r31, r3
 69e:	ff 77       	andi	r31, 0x7F	; 127
 6a0:	3f 2e       	mov	r3, r31
 6a2:	15 c0       	rjmp	.+42     	; 0x6ce <vfprintf+0x180>
 6a4:	28 01       	movw	r4, r16
 6a6:	22 e0       	ldi	r18, 0x02	; 2
 6a8:	42 0e       	add	r4, r18
 6aa:	51 1c       	adc	r5, r1
 6ac:	f8 01       	movw	r30, r16
 6ae:	a0 80       	ld	r10, Z
 6b0:	b1 80       	ldd	r11, Z+1	; 0x01
 6b2:	36 fe       	sbrs	r3, 6
 6b4:	03 c0       	rjmp	.+6      	; 0x6bc <vfprintf+0x16e>
 6b6:	69 2d       	mov	r22, r9
 6b8:	70 e0       	ldi	r23, 0x00	; 0
 6ba:	02 c0       	rjmp	.+4      	; 0x6c0 <vfprintf+0x172>
 6bc:	6f ef       	ldi	r22, 0xFF	; 255
 6be:	7f ef       	ldi	r23, 0xFF	; 255
 6c0:	c5 01       	movw	r24, r10
 6c2:	17 d1       	rcall	.+558    	; 0x8f2 <strnlen_P>
 6c4:	4c 01       	movw	r8, r24
 6c6:	f3 2d       	mov	r31, r3
 6c8:	f0 68       	ori	r31, 0x80	; 128
 6ca:	3f 2e       	mov	r3, r31
 6cc:	82 01       	movw	r16, r4
 6ce:	33 fc       	sbrc	r3, 3
 6d0:	19 c0       	rjmp	.+50     	; 0x704 <vfprintf+0x1b6>
 6d2:	82 2d       	mov	r24, r2
 6d4:	90 e0       	ldi	r25, 0x00	; 0
 6d6:	88 16       	cp	r8, r24
 6d8:	99 06       	cpc	r9, r25
 6da:	a0 f4       	brcc	.+40     	; 0x704 <vfprintf+0x1b6>
 6dc:	b6 01       	movw	r22, r12
 6de:	80 e2       	ldi	r24, 0x20	; 32
 6e0:	90 e0       	ldi	r25, 0x00	; 0
 6e2:	1d d1       	rcall	.+570    	; 0x91e <fputc>
 6e4:	2a 94       	dec	r2
 6e6:	f5 cf       	rjmp	.-22     	; 0x6d2 <vfprintf+0x184>
 6e8:	f5 01       	movw	r30, r10
 6ea:	37 fc       	sbrc	r3, 7
 6ec:	85 91       	lpm	r24, Z+
 6ee:	37 fe       	sbrs	r3, 7
 6f0:	81 91       	ld	r24, Z+
 6f2:	5f 01       	movw	r10, r30
 6f4:	b6 01       	movw	r22, r12
 6f6:	90 e0       	ldi	r25, 0x00	; 0
 6f8:	12 d1       	rcall	.+548    	; 0x91e <fputc>
 6fa:	21 10       	cpse	r2, r1
 6fc:	2a 94       	dec	r2
 6fe:	21 e0       	ldi	r18, 0x01	; 1
 700:	82 1a       	sub	r8, r18
 702:	91 08       	sbc	r9, r1
 704:	81 14       	cp	r8, r1
 706:	91 04       	cpc	r9, r1
 708:	79 f7       	brne	.-34     	; 0x6e8 <vfprintf+0x19a>
 70a:	e1 c0       	rjmp	.+450    	; 0x8ce <vfprintf+0x380>
 70c:	84 36       	cpi	r24, 0x64	; 100
 70e:	11 f0       	breq	.+4      	; 0x714 <vfprintf+0x1c6>
 710:	89 36       	cpi	r24, 0x69	; 105
 712:	39 f5       	brne	.+78     	; 0x762 <vfprintf+0x214>
 714:	f8 01       	movw	r30, r16
 716:	37 fe       	sbrs	r3, 7
 718:	07 c0       	rjmp	.+14     	; 0x728 <vfprintf+0x1da>
 71a:	60 81       	ld	r22, Z
 71c:	71 81       	ldd	r23, Z+1	; 0x01
 71e:	82 81       	ldd	r24, Z+2	; 0x02
 720:	93 81       	ldd	r25, Z+3	; 0x03
 722:	0c 5f       	subi	r16, 0xFC	; 252
 724:	1f 4f       	sbci	r17, 0xFF	; 255
 726:	08 c0       	rjmp	.+16     	; 0x738 <vfprintf+0x1ea>
 728:	60 81       	ld	r22, Z
 72a:	71 81       	ldd	r23, Z+1	; 0x01
 72c:	07 2e       	mov	r0, r23
 72e:	00 0c       	add	r0, r0
 730:	88 0b       	sbc	r24, r24
 732:	99 0b       	sbc	r25, r25
 734:	0e 5f       	subi	r16, 0xFE	; 254
 736:	1f 4f       	sbci	r17, 0xFF	; 255
 738:	f3 2d       	mov	r31, r3
 73a:	ff 76       	andi	r31, 0x6F	; 111
 73c:	3f 2e       	mov	r3, r31
 73e:	97 ff       	sbrs	r25, 7
 740:	09 c0       	rjmp	.+18     	; 0x754 <vfprintf+0x206>
 742:	90 95       	com	r25
 744:	80 95       	com	r24
 746:	70 95       	com	r23
 748:	61 95       	neg	r22
 74a:	7f 4f       	sbci	r23, 0xFF	; 255
 74c:	8f 4f       	sbci	r24, 0xFF	; 255
 74e:	9f 4f       	sbci	r25, 0xFF	; 255
 750:	f0 68       	ori	r31, 0x80	; 128
 752:	3f 2e       	mov	r3, r31
 754:	2a e0       	ldi	r18, 0x0A	; 10
 756:	30 e0       	ldi	r19, 0x00	; 0
 758:	a3 01       	movw	r20, r6
 75a:	1d d1       	rcall	.+570    	; 0x996 <__ultoa_invert>
 75c:	88 2e       	mov	r8, r24
 75e:	86 18       	sub	r8, r6
 760:	44 c0       	rjmp	.+136    	; 0x7ea <vfprintf+0x29c>
 762:	85 37       	cpi	r24, 0x75	; 117
 764:	31 f4       	brne	.+12     	; 0x772 <vfprintf+0x224>
 766:	23 2d       	mov	r18, r3
 768:	2f 7e       	andi	r18, 0xEF	; 239
 76a:	b2 2e       	mov	r11, r18
 76c:	2a e0       	ldi	r18, 0x0A	; 10
 76e:	30 e0       	ldi	r19, 0x00	; 0
 770:	25 c0       	rjmp	.+74     	; 0x7bc <vfprintf+0x26e>
 772:	93 2d       	mov	r25, r3
 774:	99 7f       	andi	r25, 0xF9	; 249
 776:	b9 2e       	mov	r11, r25
 778:	8f 36       	cpi	r24, 0x6F	; 111
 77a:	c1 f0       	breq	.+48     	; 0x7ac <vfprintf+0x25e>
 77c:	18 f4       	brcc	.+6      	; 0x784 <vfprintf+0x236>
 77e:	88 35       	cpi	r24, 0x58	; 88
 780:	79 f0       	breq	.+30     	; 0x7a0 <vfprintf+0x252>
 782:	ae c0       	rjmp	.+348    	; 0x8e0 <vfprintf+0x392>
 784:	80 37       	cpi	r24, 0x70	; 112
 786:	19 f0       	breq	.+6      	; 0x78e <vfprintf+0x240>
 788:	88 37       	cpi	r24, 0x78	; 120
 78a:	21 f0       	breq	.+8      	; 0x794 <vfprintf+0x246>
 78c:	a9 c0       	rjmp	.+338    	; 0x8e0 <vfprintf+0x392>
 78e:	e9 2f       	mov	r30, r25
 790:	e0 61       	ori	r30, 0x10	; 16
 792:	be 2e       	mov	r11, r30
 794:	b4 fe       	sbrs	r11, 4
 796:	0d c0       	rjmp	.+26     	; 0x7b2 <vfprintf+0x264>
 798:	fb 2d       	mov	r31, r11
 79a:	f4 60       	ori	r31, 0x04	; 4
 79c:	bf 2e       	mov	r11, r31
 79e:	09 c0       	rjmp	.+18     	; 0x7b2 <vfprintf+0x264>
 7a0:	34 fe       	sbrs	r3, 4
 7a2:	0a c0       	rjmp	.+20     	; 0x7b8 <vfprintf+0x26a>
 7a4:	29 2f       	mov	r18, r25
 7a6:	26 60       	ori	r18, 0x06	; 6
 7a8:	b2 2e       	mov	r11, r18
 7aa:	06 c0       	rjmp	.+12     	; 0x7b8 <vfprintf+0x26a>
 7ac:	28 e0       	ldi	r18, 0x08	; 8
 7ae:	30 e0       	ldi	r19, 0x00	; 0
 7b0:	05 c0       	rjmp	.+10     	; 0x7bc <vfprintf+0x26e>
 7b2:	20 e1       	ldi	r18, 0x10	; 16
 7b4:	30 e0       	ldi	r19, 0x00	; 0
 7b6:	02 c0       	rjmp	.+4      	; 0x7bc <vfprintf+0x26e>
 7b8:	20 e1       	ldi	r18, 0x10	; 16
 7ba:	32 e0       	ldi	r19, 0x02	; 2
 7bc:	f8 01       	movw	r30, r16
 7be:	b7 fe       	sbrs	r11, 7
 7c0:	07 c0       	rjmp	.+14     	; 0x7d0 <vfprintf+0x282>
 7c2:	60 81       	ld	r22, Z
 7c4:	71 81       	ldd	r23, Z+1	; 0x01
 7c6:	82 81       	ldd	r24, Z+2	; 0x02
 7c8:	93 81       	ldd	r25, Z+3	; 0x03
 7ca:	0c 5f       	subi	r16, 0xFC	; 252
 7cc:	1f 4f       	sbci	r17, 0xFF	; 255
 7ce:	06 c0       	rjmp	.+12     	; 0x7dc <vfprintf+0x28e>
 7d0:	60 81       	ld	r22, Z
 7d2:	71 81       	ldd	r23, Z+1	; 0x01
 7d4:	80 e0       	ldi	r24, 0x00	; 0
 7d6:	90 e0       	ldi	r25, 0x00	; 0
 7d8:	0e 5f       	subi	r16, 0xFE	; 254
 7da:	1f 4f       	sbci	r17, 0xFF	; 255
 7dc:	a3 01       	movw	r20, r6
 7de:	db d0       	rcall	.+438    	; 0x996 <__ultoa_invert>
 7e0:	88 2e       	mov	r8, r24
 7e2:	86 18       	sub	r8, r6
 7e4:	fb 2d       	mov	r31, r11
 7e6:	ff 77       	andi	r31, 0x7F	; 127
 7e8:	3f 2e       	mov	r3, r31
 7ea:	36 fe       	sbrs	r3, 6
 7ec:	0d c0       	rjmp	.+26     	; 0x808 <vfprintf+0x2ba>
 7ee:	23 2d       	mov	r18, r3
 7f0:	2e 7f       	andi	r18, 0xFE	; 254
 7f2:	a2 2e       	mov	r10, r18
 7f4:	89 14       	cp	r8, r9
 7f6:	58 f4       	brcc	.+22     	; 0x80e <vfprintf+0x2c0>
 7f8:	34 fe       	sbrs	r3, 4
 7fa:	0b c0       	rjmp	.+22     	; 0x812 <vfprintf+0x2c4>
 7fc:	32 fc       	sbrc	r3, 2
 7fe:	09 c0       	rjmp	.+18     	; 0x812 <vfprintf+0x2c4>
 800:	83 2d       	mov	r24, r3
 802:	8e 7e       	andi	r24, 0xEE	; 238
 804:	a8 2e       	mov	r10, r24
 806:	05 c0       	rjmp	.+10     	; 0x812 <vfprintf+0x2c4>
 808:	b8 2c       	mov	r11, r8
 80a:	a3 2c       	mov	r10, r3
 80c:	03 c0       	rjmp	.+6      	; 0x814 <vfprintf+0x2c6>
 80e:	b8 2c       	mov	r11, r8
 810:	01 c0       	rjmp	.+2      	; 0x814 <vfprintf+0x2c6>
 812:	b9 2c       	mov	r11, r9
 814:	a4 fe       	sbrs	r10, 4
 816:	0f c0       	rjmp	.+30     	; 0x836 <vfprintf+0x2e8>
 818:	fe 01       	movw	r30, r28
 81a:	e8 0d       	add	r30, r8
 81c:	f1 1d       	adc	r31, r1
 81e:	80 81       	ld	r24, Z
 820:	80 33       	cpi	r24, 0x30	; 48
 822:	21 f4       	brne	.+8      	; 0x82c <vfprintf+0x2de>
 824:	9a 2d       	mov	r25, r10
 826:	99 7e       	andi	r25, 0xE9	; 233
 828:	a9 2e       	mov	r10, r25
 82a:	09 c0       	rjmp	.+18     	; 0x83e <vfprintf+0x2f0>
 82c:	a2 fe       	sbrs	r10, 2
 82e:	06 c0       	rjmp	.+12     	; 0x83c <vfprintf+0x2ee>
 830:	b3 94       	inc	r11
 832:	b3 94       	inc	r11
 834:	04 c0       	rjmp	.+8      	; 0x83e <vfprintf+0x2f0>
 836:	8a 2d       	mov	r24, r10
 838:	86 78       	andi	r24, 0x86	; 134
 83a:	09 f0       	breq	.+2      	; 0x83e <vfprintf+0x2f0>
 83c:	b3 94       	inc	r11
 83e:	a3 fc       	sbrc	r10, 3
 840:	10 c0       	rjmp	.+32     	; 0x862 <vfprintf+0x314>
 842:	a0 fe       	sbrs	r10, 0
 844:	06 c0       	rjmp	.+12     	; 0x852 <vfprintf+0x304>
 846:	b2 14       	cp	r11, r2
 848:	80 f4       	brcc	.+32     	; 0x86a <vfprintf+0x31c>
 84a:	28 0c       	add	r2, r8
 84c:	92 2c       	mov	r9, r2
 84e:	9b 18       	sub	r9, r11
 850:	0d c0       	rjmp	.+26     	; 0x86c <vfprintf+0x31e>
 852:	b2 14       	cp	r11, r2
 854:	58 f4       	brcc	.+22     	; 0x86c <vfprintf+0x31e>
 856:	b6 01       	movw	r22, r12
 858:	80 e2       	ldi	r24, 0x20	; 32
 85a:	90 e0       	ldi	r25, 0x00	; 0
 85c:	60 d0       	rcall	.+192    	; 0x91e <fputc>
 85e:	b3 94       	inc	r11
 860:	f8 cf       	rjmp	.-16     	; 0x852 <vfprintf+0x304>
 862:	b2 14       	cp	r11, r2
 864:	18 f4       	brcc	.+6      	; 0x86c <vfprintf+0x31e>
 866:	2b 18       	sub	r2, r11
 868:	02 c0       	rjmp	.+4      	; 0x86e <vfprintf+0x320>
 86a:	98 2c       	mov	r9, r8
 86c:	21 2c       	mov	r2, r1
 86e:	a4 fe       	sbrs	r10, 4
 870:	0f c0       	rjmp	.+30     	; 0x890 <vfprintf+0x342>
 872:	b6 01       	movw	r22, r12
 874:	80 e3       	ldi	r24, 0x30	; 48
 876:	90 e0       	ldi	r25, 0x00	; 0
 878:	52 d0       	rcall	.+164    	; 0x91e <fputc>
 87a:	a2 fe       	sbrs	r10, 2
 87c:	16 c0       	rjmp	.+44     	; 0x8aa <vfprintf+0x35c>
 87e:	a1 fc       	sbrc	r10, 1
 880:	03 c0       	rjmp	.+6      	; 0x888 <vfprintf+0x33a>
 882:	88 e7       	ldi	r24, 0x78	; 120
 884:	90 e0       	ldi	r25, 0x00	; 0
 886:	02 c0       	rjmp	.+4      	; 0x88c <vfprintf+0x33e>
 888:	88 e5       	ldi	r24, 0x58	; 88
 88a:	90 e0       	ldi	r25, 0x00	; 0
 88c:	b6 01       	movw	r22, r12
 88e:	0c c0       	rjmp	.+24     	; 0x8a8 <vfprintf+0x35a>
 890:	8a 2d       	mov	r24, r10
 892:	86 78       	andi	r24, 0x86	; 134
 894:	51 f0       	breq	.+20     	; 0x8aa <vfprintf+0x35c>
 896:	a1 fe       	sbrs	r10, 1
 898:	02 c0       	rjmp	.+4      	; 0x89e <vfprintf+0x350>
 89a:	8b e2       	ldi	r24, 0x2B	; 43
 89c:	01 c0       	rjmp	.+2      	; 0x8a0 <vfprintf+0x352>
 89e:	80 e2       	ldi	r24, 0x20	; 32
 8a0:	a7 fc       	sbrc	r10, 7
 8a2:	8d e2       	ldi	r24, 0x2D	; 45
 8a4:	b6 01       	movw	r22, r12
 8a6:	90 e0       	ldi	r25, 0x00	; 0
 8a8:	3a d0       	rcall	.+116    	; 0x91e <fputc>
 8aa:	89 14       	cp	r8, r9
 8ac:	30 f4       	brcc	.+12     	; 0x8ba <vfprintf+0x36c>
 8ae:	b6 01       	movw	r22, r12
 8b0:	80 e3       	ldi	r24, 0x30	; 48
 8b2:	90 e0       	ldi	r25, 0x00	; 0
 8b4:	34 d0       	rcall	.+104    	; 0x91e <fputc>
 8b6:	9a 94       	dec	r9
 8b8:	f8 cf       	rjmp	.-16     	; 0x8aa <vfprintf+0x35c>
 8ba:	8a 94       	dec	r8
 8bc:	f3 01       	movw	r30, r6
 8be:	e8 0d       	add	r30, r8
 8c0:	f1 1d       	adc	r31, r1
 8c2:	80 81       	ld	r24, Z
 8c4:	b6 01       	movw	r22, r12
 8c6:	90 e0       	ldi	r25, 0x00	; 0
 8c8:	2a d0       	rcall	.+84     	; 0x91e <fputc>
 8ca:	81 10       	cpse	r8, r1
 8cc:	f6 cf       	rjmp	.-20     	; 0x8ba <vfprintf+0x36c>
 8ce:	22 20       	and	r2, r2
 8d0:	09 f4       	brne	.+2      	; 0x8d4 <vfprintf+0x386>
 8d2:	4e ce       	rjmp	.-868    	; 0x570 <vfprintf+0x22>
 8d4:	b6 01       	movw	r22, r12
 8d6:	80 e2       	ldi	r24, 0x20	; 32
 8d8:	90 e0       	ldi	r25, 0x00	; 0
 8da:	21 d0       	rcall	.+66     	; 0x91e <fputc>
 8dc:	2a 94       	dec	r2
 8de:	f7 cf       	rjmp	.-18     	; 0x8ce <vfprintf+0x380>
 8e0:	f6 01       	movw	r30, r12
 8e2:	86 81       	ldd	r24, Z+6	; 0x06
 8e4:	97 81       	ldd	r25, Z+7	; 0x07
 8e6:	02 c0       	rjmp	.+4      	; 0x8ec <vfprintf+0x39e>
 8e8:	8f ef       	ldi	r24, 0xFF	; 255
 8ea:	9f ef       	ldi	r25, 0xFF	; 255
 8ec:	2b 96       	adiw	r28, 0x0b	; 11
 8ee:	e2 e1       	ldi	r30, 0x12	; 18
 8f0:	c9 c0       	rjmp	.+402    	; 0xa84 <__epilogue_restores__>

000008f2 <strnlen_P>:
 8f2:	fc 01       	movw	r30, r24
 8f4:	05 90       	lpm	r0, Z+
 8f6:	61 50       	subi	r22, 0x01	; 1
 8f8:	70 40       	sbci	r23, 0x00	; 0
 8fa:	01 10       	cpse	r0, r1
 8fc:	d8 f7       	brcc	.-10     	; 0x8f4 <strnlen_P+0x2>
 8fe:	80 95       	com	r24
 900:	90 95       	com	r25
 902:	8e 0f       	add	r24, r30
 904:	9f 1f       	adc	r25, r31
 906:	08 95       	ret

00000908 <strnlen>:
 908:	fc 01       	movw	r30, r24
 90a:	61 50       	subi	r22, 0x01	; 1
 90c:	70 40       	sbci	r23, 0x00	; 0
 90e:	01 90       	ld	r0, Z+
 910:	01 10       	cpse	r0, r1
 912:	d8 f7       	brcc	.-10     	; 0x90a <strnlen+0x2>
 914:	80 95       	com	r24
 916:	90 95       	com	r25
 918:	8e 0f       	add	r24, r30
 91a:	9f 1f       	adc	r25, r31
 91c:	08 95       	ret

0000091e <fputc>:
 91e:	0f 93       	push	r16
 920:	1f 93       	push	r17
 922:	cf 93       	push	r28
 924:	df 93       	push	r29
 926:	fb 01       	movw	r30, r22
 928:	23 81       	ldd	r18, Z+3	; 0x03
 92a:	21 fd       	sbrc	r18, 1
 92c:	03 c0       	rjmp	.+6      	; 0x934 <fputc+0x16>
 92e:	8f ef       	ldi	r24, 0xFF	; 255
 930:	9f ef       	ldi	r25, 0xFF	; 255
 932:	2c c0       	rjmp	.+88     	; 0x98c <fputc+0x6e>
 934:	22 ff       	sbrs	r18, 2
 936:	16 c0       	rjmp	.+44     	; 0x964 <fputc+0x46>
 938:	46 81       	ldd	r20, Z+6	; 0x06
 93a:	57 81       	ldd	r21, Z+7	; 0x07
 93c:	24 81       	ldd	r18, Z+4	; 0x04
 93e:	35 81       	ldd	r19, Z+5	; 0x05
 940:	42 17       	cp	r20, r18
 942:	53 07       	cpc	r21, r19
 944:	44 f4       	brge	.+16     	; 0x956 <fputc+0x38>
 946:	a0 81       	ld	r26, Z
 948:	b1 81       	ldd	r27, Z+1	; 0x01
 94a:	9d 01       	movw	r18, r26
 94c:	2f 5f       	subi	r18, 0xFF	; 255
 94e:	3f 4f       	sbci	r19, 0xFF	; 255
 950:	20 83       	st	Z, r18
 952:	31 83       	std	Z+1, r19	; 0x01
 954:	8c 93       	st	X, r24
 956:	26 81       	ldd	r18, Z+6	; 0x06
 958:	37 81       	ldd	r19, Z+7	; 0x07
 95a:	2f 5f       	subi	r18, 0xFF	; 255
 95c:	3f 4f       	sbci	r19, 0xFF	; 255
 95e:	26 83       	std	Z+6, r18	; 0x06
 960:	37 83       	std	Z+7, r19	; 0x07
 962:	14 c0       	rjmp	.+40     	; 0x98c <fputc+0x6e>
 964:	8b 01       	movw	r16, r22
 966:	ec 01       	movw	r28, r24
 968:	fb 01       	movw	r30, r22
 96a:	00 84       	ldd	r0, Z+8	; 0x08
 96c:	f1 85       	ldd	r31, Z+9	; 0x09
 96e:	e0 2d       	mov	r30, r0
 970:	09 95       	icall
 972:	89 2b       	or	r24, r25
 974:	e1 f6       	brne	.-72     	; 0x92e <fputc+0x10>
 976:	d8 01       	movw	r26, r16
 978:	16 96       	adiw	r26, 0x06	; 6
 97a:	8d 91       	ld	r24, X+
 97c:	9c 91       	ld	r25, X
 97e:	17 97       	sbiw	r26, 0x07	; 7
 980:	01 96       	adiw	r24, 0x01	; 1
 982:	16 96       	adiw	r26, 0x06	; 6
 984:	8d 93       	st	X+, r24
 986:	9c 93       	st	X, r25
 988:	17 97       	sbiw	r26, 0x07	; 7
 98a:	ce 01       	movw	r24, r28
 98c:	df 91       	pop	r29
 98e:	cf 91       	pop	r28
 990:	1f 91       	pop	r17
 992:	0f 91       	pop	r16
 994:	08 95       	ret

00000996 <__ultoa_invert>:
 996:	fa 01       	movw	r30, r20
 998:	aa 27       	eor	r26, r26
 99a:	28 30       	cpi	r18, 0x08	; 8
 99c:	51 f1       	breq	.+84     	; 0x9f2 <__ultoa_invert+0x5c>
 99e:	20 31       	cpi	r18, 0x10	; 16
 9a0:	81 f1       	breq	.+96     	; 0xa02 <__ultoa_invert+0x6c>
 9a2:	e8 94       	clt
 9a4:	6f 93       	push	r22
 9a6:	6e 7f       	andi	r22, 0xFE	; 254
 9a8:	6e 5f       	subi	r22, 0xFE	; 254
 9aa:	7f 4f       	sbci	r23, 0xFF	; 255
 9ac:	8f 4f       	sbci	r24, 0xFF	; 255
 9ae:	9f 4f       	sbci	r25, 0xFF	; 255
 9b0:	af 4f       	sbci	r26, 0xFF	; 255
 9b2:	b1 e0       	ldi	r27, 0x01	; 1
 9b4:	3e d0       	rcall	.+124    	; 0xa32 <__ultoa_invert+0x9c>
 9b6:	b4 e0       	ldi	r27, 0x04	; 4
 9b8:	3c d0       	rcall	.+120    	; 0xa32 <__ultoa_invert+0x9c>
 9ba:	67 0f       	add	r22, r23
 9bc:	78 1f       	adc	r23, r24
 9be:	89 1f       	adc	r24, r25
 9c0:	9a 1f       	adc	r25, r26
 9c2:	a1 1d       	adc	r26, r1
 9c4:	68 0f       	add	r22, r24
 9c6:	79 1f       	adc	r23, r25
 9c8:	8a 1f       	adc	r24, r26
 9ca:	91 1d       	adc	r25, r1
 9cc:	a1 1d       	adc	r26, r1
 9ce:	6a 0f       	add	r22, r26
 9d0:	71 1d       	adc	r23, r1
 9d2:	81 1d       	adc	r24, r1
 9d4:	91 1d       	adc	r25, r1
 9d6:	a1 1d       	adc	r26, r1
 9d8:	20 d0       	rcall	.+64     	; 0xa1a <__ultoa_invert+0x84>
 9da:	09 f4       	brne	.+2      	; 0x9de <__ultoa_invert+0x48>
 9dc:	68 94       	set
 9de:	3f 91       	pop	r19
 9e0:	2a e0       	ldi	r18, 0x0A	; 10
 9e2:	26 9f       	mul	r18, r22
 9e4:	11 24       	eor	r1, r1
 9e6:	30 19       	sub	r19, r0
 9e8:	30 5d       	subi	r19, 0xD0	; 208
 9ea:	31 93       	st	Z+, r19
 9ec:	de f6       	brtc	.-74     	; 0x9a4 <__ultoa_invert+0xe>
 9ee:	cf 01       	movw	r24, r30
 9f0:	08 95       	ret
 9f2:	46 2f       	mov	r20, r22
 9f4:	47 70       	andi	r20, 0x07	; 7
 9f6:	40 5d       	subi	r20, 0xD0	; 208
 9f8:	41 93       	st	Z+, r20
 9fa:	b3 e0       	ldi	r27, 0x03	; 3
 9fc:	0f d0       	rcall	.+30     	; 0xa1c <__ultoa_invert+0x86>
 9fe:	c9 f7       	brne	.-14     	; 0x9f2 <__ultoa_invert+0x5c>
 a00:	f6 cf       	rjmp	.-20     	; 0x9ee <__ultoa_invert+0x58>
 a02:	46 2f       	mov	r20, r22
 a04:	4f 70       	andi	r20, 0x0F	; 15
 a06:	40 5d       	subi	r20, 0xD0	; 208
 a08:	4a 33       	cpi	r20, 0x3A	; 58
 a0a:	18 f0       	brcs	.+6      	; 0xa12 <__ultoa_invert+0x7c>
 a0c:	49 5d       	subi	r20, 0xD9	; 217
 a0e:	31 fd       	sbrc	r19, 1
 a10:	40 52       	subi	r20, 0x20	; 32
 a12:	41 93       	st	Z+, r20
 a14:	02 d0       	rcall	.+4      	; 0xa1a <__ultoa_invert+0x84>
 a16:	a9 f7       	brne	.-22     	; 0xa02 <__ultoa_invert+0x6c>
 a18:	ea cf       	rjmp	.-44     	; 0x9ee <__ultoa_invert+0x58>
 a1a:	b4 e0       	ldi	r27, 0x04	; 4
 a1c:	a6 95       	lsr	r26
 a1e:	97 95       	ror	r25
 a20:	87 95       	ror	r24
 a22:	77 95       	ror	r23
 a24:	67 95       	ror	r22
 a26:	ba 95       	dec	r27
 a28:	c9 f7       	brne	.-14     	; 0xa1c <__ultoa_invert+0x86>
 a2a:	00 97       	sbiw	r24, 0x00	; 0
 a2c:	61 05       	cpc	r22, r1
 a2e:	71 05       	cpc	r23, r1
 a30:	08 95       	ret
 a32:	9b 01       	movw	r18, r22
 a34:	ac 01       	movw	r20, r24
 a36:	0a 2e       	mov	r0, r26
 a38:	06 94       	lsr	r0
 a3a:	57 95       	ror	r21
 a3c:	47 95       	ror	r20
 a3e:	37 95       	ror	r19
 a40:	27 95       	ror	r18
 a42:	ba 95       	dec	r27
 a44:	c9 f7       	brne	.-14     	; 0xa38 <__ultoa_invert+0xa2>
 a46:	62 0f       	add	r22, r18
 a48:	73 1f       	adc	r23, r19
 a4a:	84 1f       	adc	r24, r20
 a4c:	95 1f       	adc	r25, r21
 a4e:	a0 1d       	adc	r26, r0
 a50:	08 95       	ret

00000a52 <__prologue_saves__>:
 a52:	2f 92       	push	r2
 a54:	3f 92       	push	r3
 a56:	4f 92       	push	r4
 a58:	5f 92       	push	r5
 a5a:	6f 92       	push	r6
 a5c:	7f 92       	push	r7
 a5e:	8f 92       	push	r8
 a60:	9f 92       	push	r9
 a62:	af 92       	push	r10
 a64:	bf 92       	push	r11
 a66:	cf 92       	push	r12
 a68:	df 92       	push	r13
 a6a:	ef 92       	push	r14
 a6c:	ff 92       	push	r15
 a6e:	0f 93       	push	r16
 a70:	1f 93       	push	r17
 a72:	cf 93       	push	r28
 a74:	df 93       	push	r29
 a76:	cd b7       	in	r28, 0x3d	; 61
 a78:	de b7       	in	r29, 0x3e	; 62
 a7a:	ca 1b       	sub	r28, r26
 a7c:	db 0b       	sbc	r29, r27
 a7e:	cd bf       	out	0x3d, r28	; 61
 a80:	de bf       	out	0x3e, r29	; 62
 a82:	09 94       	ijmp

00000a84 <__epilogue_restores__>:
 a84:	2a 88       	ldd	r2, Y+18	; 0x12
 a86:	39 88       	ldd	r3, Y+17	; 0x11
 a88:	48 88       	ldd	r4, Y+16	; 0x10
 a8a:	5f 84       	ldd	r5, Y+15	; 0x0f
 a8c:	6e 84       	ldd	r6, Y+14	; 0x0e
 a8e:	7d 84       	ldd	r7, Y+13	; 0x0d
 a90:	8c 84       	ldd	r8, Y+12	; 0x0c
 a92:	9b 84       	ldd	r9, Y+11	; 0x0b
 a94:	aa 84       	ldd	r10, Y+10	; 0x0a
 a96:	b9 84       	ldd	r11, Y+9	; 0x09
 a98:	c8 84       	ldd	r12, Y+8	; 0x08
 a9a:	df 80       	ldd	r13, Y+7	; 0x07
 a9c:	ee 80       	ldd	r14, Y+6	; 0x06
 a9e:	fd 80       	ldd	r15, Y+5	; 0x05
 aa0:	0c 81       	ldd	r16, Y+4	; 0x04
 aa2:	1b 81       	ldd	r17, Y+3	; 0x03
 aa4:	aa 81       	ldd	r26, Y+2	; 0x02
 aa6:	b9 81       	ldd	r27, Y+1	; 0x01
 aa8:	ce 0f       	add	r28, r30
 aaa:	d1 1d       	adc	r29, r1
 aac:	cd bf       	out	0x3d, r28	; 61
 aae:	de bf       	out	0x3e, r29	; 62
 ab0:	ed 01       	movw	r28, r26
 ab2:	08 95       	ret

00000ab4 <_exit>:
 ab4:	f8 94       	cli

00000ab6 <__stop_program>:
 ab6:	ff cf       	rjmp	.-2      	; 0xab6 <__stop_program>
