Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/software/vivado2017.04/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 675b6e82cfa3439f933ee4ceb0514b98 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ram_8_64k_tb_behav xil_defaultlib.ram_8_64k_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.bmg_tb_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral of entity xil_defaultlib.RANDOM [\RANDOM(width=8)\]
Compiling architecture data_gen_arch of entity xil_defaultlib.DATA_GEN [\DATA_GEN(data_gen_width=8,dout_...]
Compiling architecture checker_arch of entity xil_defaultlib.CHECKER [\CHECKER(write_width=8,read_widt...]
Compiling architecture register_arch of entity xil_defaultlib.REGISTER_LOGIC_TDP [register_logic_tdp_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDR_GEN [\ADDR_GEN(c_max_depth=65536,rst_...]
Compiling architecture behavioral of entity xil_defaultlib.BMG_STIM_GEN [bmg_stim_gen_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_ELABORATION...
Compiling module xil_defaultlib.ram_8_64k
Compiling architecture xilinx of entity xil_defaultlib.ram_8_64k_wrapper [ram_8_64k_wrapper_default]
Compiling architecture ram_8_64k_exdes_arch of entity xil_defaultlib.ram_8_64k_exdes [ram_8_64k_exdes_default]
Compiling architecture ram_8_64k_tb_arch of entity xil_defaultlib.ram_8_64k_tb
Built simulation snapshot ram_8_64k_tb_behav
