// Seed: 743229828
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    output wire id_2
);
  assign id_1 = id_0;
endmodule
module module_1 (
    input  tri   id_0,
    input  wor   id_1
    , id_12,
    input  tri   id_2,
    output logic id_3,
    output uwire id_4,
    input  tri1  id_5,
    input  tri0  id_6,
    input  tri   id_7,
    input  tri1  id_8,
    output tri1  id_9,
    input  wire  id_10
);
  assign id_12 = id_8;
  final id_3 <= 1;
  assign id_12 = 1;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_9
  );
  assign modCall_1.id_2 = 0;
endmodule
