Microchip MPLAB XC8 PIC(R) Assembler V2.41

Linker command line:

-W-3 \
  --edf=C:/Program Files/Microchip/MPLABX/v6.15/packs/Microchip/PIC18Fxxxx_DFP/1.4.151/xc8\pic\dat\20230323171731_en.msgs \
  -cs -h+dist/default/debug\bin_count.X.debug.sym \
  --cmf=dist/default/debug\bin_count.X.debug.cmf -z -Q18F4550 \
  -oC:\Users\danib\AppData\Local\Temp\xcAs2r0.\driver_tmp_3.o \
  --fixupoverflow=error -ver=XC8 PIC(R) Assembler --fixupoverflow=lstwarn \
  -Mdist/default/debug/bin_count.X.debug.map -E1 --acfsm=1493 \
  -ACODE=00h-07FFFh -ACONST=00h-07FFFh -ASMALLCONST=0800h-08FFhx120 \
  -AMEDIUMCONST=0800h-07FFFh -ACOMRAM=00h-05Fh -AABS1=00h-07FFh \
  -ABIGRAM=00h-07FFh -ARAM=060h-0FFh,0100h-01FFhx7 -ABANK0=060h-0FFh \
  -ABANK1=0100h-01FFh -ABANK2=0200h-02FFh -ABANK3=0300h-03FFh \
  -ABANK4=0400h-04FFh -ABANK5=0500h-05FFh -ABANK6=0600h-06FFh \
  -ABANK7=0700h-07FFh -ASFR=0F60h-0FFFh -ABIGSFR=0F60h-0FFFh \
  -AIDLOC=0200000h-0200007h -AEEDATA=0F00000h-0F000FFh \
  build/default/debug/Counter.o 

Object code version is 3.11

Machine type is 18F4550



                Name                               Link     Load   Length Selector   Space Scale
build/default/debug/Counter.o
                config                           300000   300000        E        0       4
                start                              7FC8     7FC8       38     3FE4       0
                vector_reset                       7FC4     7FC4        4     3FE2       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   CODE           
                start                              7FC8     7FC8       38         0
                vector_reset                       7FC4     7FC4        4         0

        CLASS   CONST          

        CLASS   SMALLCONST     

        CLASS   MEDIUMCONST    

        CLASS   COMRAM         

        CLASS   ABS1           

        CLASS   BIGRAM         

        CLASS   RAM            

        CLASS   BANK0          

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   BANK4          

        CLASS   BANK5          

        CLASS   BANK6          

        CLASS   BANK7          

        CLASS   SFR            

        CLASS   BIGSFR         

        CLASS   IDLOC          

        CLASS   EEDATA         

        CLASS   CONFIG         
                config                           300000   300000        E         4



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class

                vector_reset                   007FC4  000004  007FC8      3FE2       0  CODE    
                start                          007FC8  000038  008000      3FE4       0  CODE    


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            000060-0000FF               A0
        BANK1            000100-0001FF              100
        BANK2            000200-0002FF              100
        BANK3            000300-0003FF              100
        BANK4            000400-0004FF              100
        BANK5            000500-0005FF              100
        BANK6            000600-0006FF              100
        BANK7            000700-0007FF              100
        BIGRAM           000000-0007FF              800
        BIGSFR           000F60-000FFF               A0
        CODE             000000-007FC3             7FC4
        COMRAM           000000-00005F               60
        CONST            000000-007FC3             7FC4
        EEDATA           F00000-F000FF              100
        IDLOC            200000-200007                8
        MEDIUMCONST      000800-007FC3             77C4
        RAM              000060-0007FF              100
        SFR              000F60-000FFF               A0
        SMALLCONST       000800-007FC3              100

                                  Symbol Table

__H__absolute__ __absolute__ 000000  __Hcode         code         000000
__Hconfig       config       30000E  __Hdata         data         000000
__Hedata        edata        000000  __Hspace_0      (abs)        008000
__Hspace_1      (abs)        000000  __Hspace_3      (abs)        000000
__Hspace_4      (abs)        60000E  __Hstart        start        000000
__Hudata        udata        000000  __Hudata_acs    udata_acs    000000
__Hudata_bank0  udata_bank0  000000  __Hudata_bank1  udata_bank1  000000
__Hudata_bank2  udata_bank2  000000  __Hudata_bank3  udata_bank3  000000
__Hudata_bank4  udata_bank4  000000  __Hudata_bank5  udata_bank5  000000
__Hudata_bank6  udata_bank6  000000  __Hudata_bank7  udata_bank7  000000
__Hvector_reset vector_reset 000000  __L__absolute__ __absolute__ 000000
__Lcode         code         000000  __Lconfig       config       000000
__Ldata         data         000000  __Ledata        edata        000000
__Lspace_0      (abs)        000000  __Lspace_1      (abs)        000000
__Lspace_3      (abs)        000000  __Lspace_4      (abs)        000000
__Lstart        start        000000  __Ludata        udata        000000
__Ludata_acs    udata_acs    000000  __Ludata_bank0  udata_bank0  000000
__Ludata_bank1  udata_bank1  000000  __Ludata_bank2  udata_bank2  000000
__Ludata_bank3  udata_bank3  000000  __Ludata_bank4  udata_bank4  000000
__Ludata_bank5  udata_bank5  000000  __Ludata_bank6  udata_bank6  000000
__Ludata_bank7  udata_bank7  000000  __Lvector_reset vector_reset 000000
__S0            (abs)        008000  __S1            (abs)        000000
__S3            (abs)        000000  isa$std         (abs)        000001
isa$xinst       (abs)        000000  
