

================================================================
== Vivado HLS Report for 'subconv_3x3_16_strid_1'
================================================================
* Date:           Fri Dec 21 17:12:44 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.91|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  111457|  111457|  111457|  111457|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  111456|  111456|      2322|          -|          -|    48|    no    |
        | + Loop 1.1              |    2320|    2320|       290|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1          |     288|     288|        36|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1      |      33|      33|        11|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |       9|       9|         3|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|     668|    322|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    127|
|Register         |        -|      -|     194|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|    1012|    494|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_g8j_x_U308  |ShuffleNetV2_mux_g8j  |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |Total                        |                      |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +-----------------------------+----------------------+--------------+
    |           Instance          |        Module        |  Expression  |
    +-----------------------------+----------------------+--------------+
    |ShuffleNetV2_mac_cud_x_U309  |ShuffleNetV2_mac_cud  | i0 + i1 * i2 |
    +-----------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_5_fu_615_p2       |     +    |      0|  23|  11|           6|           1|
    |h_5_fu_766_p2        |     +    |      0|  17|   9|           4|           1|
    |m_5_fu_799_p2        |     +    |      0|  11|   8|           1|           2|
    |n_5_fu_873_p2        |     +    |      0|  11|   8|           2|           1|
    |next_mul_fu_542_p2   |     +    |      0|  44|  18|          13|           7|
    |output_V_d0          |     +    |      0|  29|  13|           8|           8|
    |tmp_119_fu_603_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_121_fu_627_p2    |     +    |      0|  23|  11|           6|           6|
    |tmp_122_fu_679_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_123_fu_689_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_124_fu_718_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_125_fu_742_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_126_fu_776_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_128_fu_824_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_129_fu_841_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_130_fu_857_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_131_fu_898_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_6_fu_815_p2      |     +    |      0|  20|  10|           5|           5|
    |tmp_8_fu_889_p2      |     +    |      0|  20|  10|           5|           5|
    |w_5_fu_847_p2        |     +    |      0|  17|   9|           4|           1|
    |tmp_116_fu_569_p2    |     -    |      0|  32|  14|           9|           9|
    |tmp_127_fu_787_p2    |     -    |      0|  35|  15|          10|          10|
    |exitcond1_fu_752_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond2_fu_793_p2  |   icmp   |      0|   0|   1|           2|           2|
    |exitcond8_fu_609_p2  |   icmp   |      0|   0|   3|           6|           6|
    |exitcond9_fu_724_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond_fu_867_p2   |   icmp   |      0|   0|   1|           2|           2|
    |tmp_120_fu_621_p2    |   icmp   |      0|   0|   3|           6|           5|
    |arrayNo_fu_633_p3    |  select  |      0|   0|   6|           1|           6|
    |tmp1_fu_805_p2       |    xor   |      0|   0|   3|           2|           3|
    |tmp2_fu_879_p2       |    xor   |      0|   0|   3|           2|           3|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 668| 322|         214|         203|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  55|         10|    1|         10|
    |co_reg_450       |   9|          2|    6|         12|
    |h_reg_472        |   9|          2|    4|          8|
    |m_reg_508        |   9|          2|    2|          4|
    |n_reg_531        |   9|          2|    2|          4|
    |p_09_1_reg_519   |   9|          2|    8|         16|
    |p_s_reg_496      |   9|          2|    8|         16|
    |phi_mul_reg_461  |   9|          2|   13|         26|
    |w_reg_484        |   9|          2|    4|          8|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 127|         26|   48|        104|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   9|   0|    9|          0|
    |arrayNo_cast_reg_1025   |   6|   0|   32|         26|
    |bias_V_addr_reg_1020    |   6|   0|    6|          0|
    |co_5_reg_1015           |   6|   0|    6|          0|
    |co_reg_450              |   6|   0|    6|          0|
    |h_reg_472               |   4|   0|    4|          0|
    |m_5_reg_1074            |   2|   0|    2|          0|
    |m_reg_508               |   2|   0|    2|          0|
    |n_5_reg_1097            |   2|   0|    2|          0|
    |n_reg_531               |   2|   0|    2|          0|
    |next_mul_reg_997        |  13|   0|   13|          0|
    |output_V_addr_reg_1048  |  13|   0|   13|          0|
    |p_09_1_reg_519          |   8|   0|    8|          0|
    |p_s_reg_496             |   8|   0|    8|          0|
    |phi_mul_reg_461         |  13|   0|   13|          0|
    |tmp_119_reg_1007        |   9|   0|   10|          1|
    |tmp_122_reg_1030        |  10|   0|   11|          1|
    |tmp_124_reg_1035        |  13|   0|   14|          1|
    |tmp_127_reg_1066        |  10|   0|   10|          0|
    |tmp_129_reg_1079        |  10|   0|   11|          1|
    |tmp_142_cast_reg_1002   |  10|   0|   10|          0|
    |tmp_4_reg_1227          |   8|   0|    8|          0|
    |tmp_reg_1043            |   4|   0|    5|          1|
    |tmp_s_reg_1056          |   4|   0|    5|          1|
    |w_5_reg_1084            |   4|   0|    4|          0|
    |w_reg_484               |   4|   0|    4|          0|
    |weight_V_load_reg_1222  |   8|   0|    8|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 194|   0|  226|         32|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |  subconv_3x3_16_strid.1 | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |  subconv_3x3_16_strid.1 | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |  subconv_3x3_16_strid.1 | return value |
|ap_done                           | out |    1| ap_ctrl_hs |  subconv_3x3_16_strid.1 | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |  subconv_3x3_16_strid.1 | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |  subconv_3x3_16_strid.1 | return value |
|weight_V_address0                 | out |    9|  ap_memory |         weight_V        |     array    |
|weight_V_ce0                      | out |    1|  ap_memory |         weight_V        |     array    |
|weight_V_q0                       |  in |    8|  ap_memory |         weight_V        |     array    |
|bias_V_address0                   | out |    6|  ap_memory |          bias_V         |     array    |
|bias_V_ce0                        | out |    1|  ap_memory |          bias_V         |     array    |
|bias_V_q0                         |  in |    8|  ap_memory |          bias_V         |     array    |
|output_V_address0                 | out |   13|  ap_memory |         output_V        |     array    |
|output_V_ce0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_we0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_d0                       | out |    8|  ap_memory |         output_V        |     array    |
|ShuffleConvs_1_Downs_23_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_23 |     array    |
|ShuffleConvs_1_Downs_23_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_23 |     array    |
|ShuffleConvs_1_Downs_23_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_23 |     array    |
|ShuffleConvs_1_Downs_22_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_22 |     array    |
|ShuffleConvs_1_Downs_22_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_22 |     array    |
|ShuffleConvs_1_Downs_22_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_22 |     array    |
|ShuffleConvs_1_Downs_11_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_11 |     array    |
|ShuffleConvs_1_Downs_11_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_11 |     array    |
|ShuffleConvs_1_Downs_11_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_11 |     array    |
|ShuffleConvs_1_Downs_6_address0   | out |   10|  ap_memory |  ShuffleConvs_1_Downs_6 |     array    |
|ShuffleConvs_1_Downs_6_ce0        | out |    1|  ap_memory |  ShuffleConvs_1_Downs_6 |     array    |
|ShuffleConvs_1_Downs_6_q0         |  in |    8|  ap_memory |  ShuffleConvs_1_Downs_6 |     array    |
|ShuffleConvs_1_Downs_5_address0   | out |   10|  ap_memory |  ShuffleConvs_1_Downs_5 |     array    |
|ShuffleConvs_1_Downs_5_ce0        | out |    1|  ap_memory |  ShuffleConvs_1_Downs_5 |     array    |
|ShuffleConvs_1_Downs_5_q0         |  in |    8|  ap_memory |  ShuffleConvs_1_Downs_5 |     array    |
|ShuffleConvs_1_Downs_4_address0   | out |   10|  ap_memory |  ShuffleConvs_1_Downs_4 |     array    |
|ShuffleConvs_1_Downs_4_ce0        | out |    1|  ap_memory |  ShuffleConvs_1_Downs_4 |     array    |
|ShuffleConvs_1_Downs_4_q0         |  in |    8|  ap_memory |  ShuffleConvs_1_Downs_4 |     array    |
|ShuffleConvs_1_Downs_3_address0   | out |   10|  ap_memory |  ShuffleConvs_1_Downs_3 |     array    |
|ShuffleConvs_1_Downs_3_ce0        | out |    1|  ap_memory |  ShuffleConvs_1_Downs_3 |     array    |
|ShuffleConvs_1_Downs_3_q0         |  in |    8|  ap_memory |  ShuffleConvs_1_Downs_3 |     array    |
|ShuffleConvs_1_Downs_2_address0   | out |   10|  ap_memory |  ShuffleConvs_1_Downs_2 |     array    |
|ShuffleConvs_1_Downs_2_ce0        | out |    1|  ap_memory |  ShuffleConvs_1_Downs_2 |     array    |
|ShuffleConvs_1_Downs_2_q0         |  in |    8|  ap_memory |  ShuffleConvs_1_Downs_2 |     array    |
|ShuffleConvs_1_Downs_1_address0   | out |   10|  ap_memory |  ShuffleConvs_1_Downs_1 |     array    |
|ShuffleConvs_1_Downs_1_ce0        | out |    1|  ap_memory |  ShuffleConvs_1_Downs_1 |     array    |
|ShuffleConvs_1_Downs_1_q0         |  in |    8|  ap_memory |  ShuffleConvs_1_Downs_1 |     array    |
|ShuffleConvs_1_Downs_address0     | out |   10|  ap_memory |   ShuffleConvs_1_Downs  |     array    |
|ShuffleConvs_1_Downs_ce0          | out |    1|  ap_memory |   ShuffleConvs_1_Downs  |     array    |
|ShuffleConvs_1_Downs_q0           |  in |    8|  ap_memory |   ShuffleConvs_1_Downs  |     array    |
|ShuffleConvs_1_Downs_21_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_21 |     array    |
|ShuffleConvs_1_Downs_21_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_21 |     array    |
|ShuffleConvs_1_Downs_21_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_21 |     array    |
|ShuffleConvs_1_Downs_20_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_20 |     array    |
|ShuffleConvs_1_Downs_20_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_20 |     array    |
|ShuffleConvs_1_Downs_20_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_20 |     array    |
|ShuffleConvs_1_Downs_19_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_19 |     array    |
|ShuffleConvs_1_Downs_19_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_19 |     array    |
|ShuffleConvs_1_Downs_19_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_19 |     array    |
|ShuffleConvs_1_Downs_18_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_18 |     array    |
|ShuffleConvs_1_Downs_18_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_18 |     array    |
|ShuffleConvs_1_Downs_18_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_18 |     array    |
|ShuffleConvs_1_Downs_17_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_17 |     array    |
|ShuffleConvs_1_Downs_17_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_17 |     array    |
|ShuffleConvs_1_Downs_17_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_17 |     array    |
|ShuffleConvs_1_Downs_16_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_16 |     array    |
|ShuffleConvs_1_Downs_16_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_16 |     array    |
|ShuffleConvs_1_Downs_16_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_16 |     array    |
|ShuffleConvs_1_Downs_15_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_15 |     array    |
|ShuffleConvs_1_Downs_15_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_15 |     array    |
|ShuffleConvs_1_Downs_15_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_15 |     array    |
|ShuffleConvs_1_Downs_14_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_14 |     array    |
|ShuffleConvs_1_Downs_14_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_14 |     array    |
|ShuffleConvs_1_Downs_14_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_14 |     array    |
|ShuffleConvs_1_Downs_13_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_13 |     array    |
|ShuffleConvs_1_Downs_13_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_13 |     array    |
|ShuffleConvs_1_Downs_13_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_13 |     array    |
|ShuffleConvs_1_Downs_12_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_12 |     array    |
|ShuffleConvs_1_Downs_12_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_12 |     array    |
|ShuffleConvs_1_Downs_12_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_12 |     array    |
|ShuffleConvs_1_Downs_10_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_10 |     array    |
|ShuffleConvs_1_Downs_10_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_10 |     array    |
|ShuffleConvs_1_Downs_10_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_10 |     array    |
|ShuffleConvs_1_Downs_9_address0   | out |   10|  ap_memory |  ShuffleConvs_1_Downs_9 |     array    |
|ShuffleConvs_1_Downs_9_ce0        | out |    1|  ap_memory |  ShuffleConvs_1_Downs_9 |     array    |
|ShuffleConvs_1_Downs_9_q0         |  in |    8|  ap_memory |  ShuffleConvs_1_Downs_9 |     array    |
|ShuffleConvs_1_Downs_8_address0   | out |   10|  ap_memory |  ShuffleConvs_1_Downs_8 |     array    |
|ShuffleConvs_1_Downs_8_ce0        | out |    1|  ap_memory |  ShuffleConvs_1_Downs_8 |     array    |
|ShuffleConvs_1_Downs_8_q0         |  in |    8|  ap_memory |  ShuffleConvs_1_Downs_8 |     array    |
|ShuffleConvs_1_Downs_7_address0   | out |   10|  ap_memory |  ShuffleConvs_1_Downs_7 |     array    |
|ShuffleConvs_1_Downs_7_ce0        | out |    1|  ap_memory |  ShuffleConvs_1_Downs_7 |     array    |
|ShuffleConvs_1_Downs_7_q0         |  in |    8|  ap_memory |  ShuffleConvs_1_Downs_7 |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

