Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 31 20:49:37 2020
| Host         : DESKTOP-A4FN99I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[0]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[10]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[11]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[12]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[13]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[14]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[15]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[16]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[1]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[2]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[3]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[4]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[5]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[6]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[7]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[8]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: Oled_Display/frame_counter_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: audio/sclk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mapping/gameState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mapping/gameState_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line40/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: timerUnit/counter_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: timerUnit/counter_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: timerUnit/counter_reg[23]/Q (HIGH)

 There are 123 register/latch pins with no clock driven by root clock pin: timerUnit/counter_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 632 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.261        0.000                      0                  249        0.085        0.000                      0                  249        4.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.261        0.000                      0                  249        0.085        0.000                      0                  249        4.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 ledoutput/current_max_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/volume_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 1.084ns (20.351%)  route 4.242ns (79.649%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.572     5.093    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  ledoutput/current_max_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  ledoutput/current_max_reg[11]/Q
                         net (fo=15, routed)          1.184     6.733    ledoutput/current_max_reg_n_0_[11]
    SLICE_X55Y47         LUT3 (Prop_lut3_I2_O)        0.152     6.885 f  ledoutput/seg[2]_i_4/O
                         net (fo=2, routed)           0.489     7.374    ledoutput/seg[2]_i_4_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I0_O)        0.326     7.700 r  ledoutput/volume[2]_i_2/O
                         net (fo=6, routed)           1.013     8.713    ledoutput/led[4]_i_1_n_0
    SLICE_X56Y46         LUT4 (Prop_lut4_I2_O)        0.150     8.863 r  ledoutput/volume[2]_i_1/O
                         net (fo=1, routed)           1.557    10.420    ledoutput/volume[2]_i_1_n_0
    SLICE_X54Y80         FDRE                                         r  ledoutput/volume_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.431    14.772    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  ledoutput/volume_reg[2]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X54Y80         FDRE (Setup_fdre_C_D)       -0.235    14.681    ledoutput/volume_reg[2]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 ledoutput/current_max_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/seg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 1.542ns (27.486%)  route 4.068ns (72.514%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.572     5.093    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  ledoutput/current_max_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  ledoutput/current_max_reg[11]/Q
                         net (fo=15, routed)          1.184     6.733    ledoutput/current_max_reg_n_0_[11]
    SLICE_X55Y47         LUT3 (Prop_lut3_I2_O)        0.152     6.885 f  ledoutput/seg[2]_i_4/O
                         net (fo=2, routed)           0.687     7.572    ledoutput/seg[2]_i_4_n_0
    SLICE_X54Y47         LUT5 (Prop_lut5_I0_O)        0.326     7.898 r  ledoutput/seg[2]_i_2/O
                         net (fo=3, routed)           0.945     8.843    ledoutput/led[3]_i_1_n_0
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.153     8.996 f  ledoutput/volume[0]_i_4/O
                         net (fo=2, routed)           0.583     9.578    ledoutput/volume[0]_i_4_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.331     9.909 r  ledoutput/seg[4]_i_2__0/O
                         net (fo=1, routed)           0.670    10.579    ledoutput/seg[4]_i_2__0_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.703 r  ledoutput/seg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.703    ledoutput/p_0_out[4]
    SLICE_X56Y46         FDRE                                         r  ledoutput/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.453    14.794    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X56Y46         FDRE                                         r  ledoutput/seg_reg[4]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y46         FDRE (Setup_fdre_C_D)        0.081    15.100    ledoutput/seg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 ledoutput/current_max_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 1.326ns (25.085%)  route 3.960ns (74.915%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.572     5.093    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  ledoutput/current_max_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  ledoutput/current_max_reg[11]/Q
                         net (fo=15, routed)          1.541     7.090    ledoutput/current_max_reg_n_0_[11]
    SLICE_X55Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.214 f  ledoutput/seg[1]_i_4/O
                         net (fo=1, routed)           0.403     7.617    ledoutput/seg[1]_i_4_n_0
    SLICE_X55Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.741 r  ledoutput/seg[1]_i_2/O
                         net (fo=6, routed)           0.771     8.512    ledoutput/led[7]_i_1_n_0
    SLICE_X56Y44         LUT2 (Prop_lut2_I1_O)        0.150     8.662 r  ledoutput/seg[6]_i_3/O
                         net (fo=3, routed)           0.395     9.057    ledoutput/seg[6]_i_3_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I2_O)        0.348     9.405 f  ledoutput/seg[5]_i_2/O
                         net (fo=1, routed)           0.282     9.687    ledoutput/seg[5]_i_2_n_0
    SLICE_X56Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.811 r  ledoutput/seg[5]_i_1/O
                         net (fo=1, routed)           0.568    10.379    ledoutput/p_0_out[5]
    SLICE_X56Y44         FDRE                                         r  ledoutput/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.453    14.794    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X56Y44         FDRE                                         r  ledoutput/seg_reg[5]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y44         FDRE (Setup_fdre_C_D)       -0.045    14.974    ledoutput/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 ledoutput/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/max_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.056ns (23.209%)  route 3.494ns (76.791%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.568     5.089    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  ledoutput/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  ledoutput/num_reg[10]/Q
                         net (fo=4, routed)           0.871     6.417    ledoutput/num_reg[10]
    SLICE_X50Y37         LUT5 (Prop_lut5_I1_O)        0.148     6.565 f  ledoutput/max[11]_i_7/O
                         net (fo=1, routed)           0.452     7.017    ledoutput/max[11]_i_7_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.328     7.345 f  ledoutput/max[11]_i_4/O
                         net (fo=1, routed)           0.830     8.175    ledoutput/max[11]_i_4_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.299 r  ledoutput/max[11]_i_1/O
                         net (fo=27, routed)          1.340     9.639    ledoutput/max
    SLICE_X52Y50         FDRE                                         r  ledoutput/max_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.443    14.784    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  ledoutput/max_reg[9]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X52Y50         FDRE (Setup_fdre_C_R)       -0.524    14.404    ledoutput/max_reg[9]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 ledoutput/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/max_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.056ns (23.209%)  route 3.494ns (76.791%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.568     5.089    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  ledoutput/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  ledoutput/num_reg[10]/Q
                         net (fo=4, routed)           0.871     6.417    ledoutput/num_reg[10]
    SLICE_X50Y37         LUT5 (Prop_lut5_I1_O)        0.148     6.565 f  ledoutput/max[11]_i_7/O
                         net (fo=1, routed)           0.452     7.017    ledoutput/max[11]_i_7_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.328     7.345 f  ledoutput/max[11]_i_4/O
                         net (fo=1, routed)           0.830     8.175    ledoutput/max[11]_i_4_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.299 r  ledoutput/max[11]_i_1/O
                         net (fo=27, routed)          1.340     9.639    ledoutput/max
    SLICE_X53Y50         FDRE                                         r  ledoutput/max_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.443    14.784    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  ledoutput/max_reg[10]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X53Y50         FDRE (Setup_fdre_C_R)       -0.429    14.499    ledoutput/max_reg[10]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 ledoutput/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/max_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.056ns (23.209%)  route 3.494ns (76.791%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.568     5.089    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  ledoutput/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  ledoutput/num_reg[10]/Q
                         net (fo=4, routed)           0.871     6.417    ledoutput/num_reg[10]
    SLICE_X50Y37         LUT5 (Prop_lut5_I1_O)        0.148     6.565 f  ledoutput/max[11]_i_7/O
                         net (fo=1, routed)           0.452     7.017    ledoutput/max[11]_i_7_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.328     7.345 f  ledoutput/max[11]_i_4/O
                         net (fo=1, routed)           0.830     8.175    ledoutput/max[11]_i_4_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.299 r  ledoutput/max[11]_i_1/O
                         net (fo=27, routed)          1.340     9.639    ledoutput/max
    SLICE_X53Y50         FDRE                                         r  ledoutput/max_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.443    14.784    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  ledoutput/max_reg[11]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X53Y50         FDRE (Setup_fdre_C_R)       -0.429    14.499    ledoutput/max_reg[11]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 ledoutput/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/max_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.056ns (23.209%)  route 3.494ns (76.791%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.568     5.089    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  ledoutput/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  ledoutput/num_reg[10]/Q
                         net (fo=4, routed)           0.871     6.417    ledoutput/num_reg[10]
    SLICE_X50Y37         LUT5 (Prop_lut5_I1_O)        0.148     6.565 f  ledoutput/max[11]_i_7/O
                         net (fo=1, routed)           0.452     7.017    ledoutput/max[11]_i_7_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.328     7.345 f  ledoutput/max[11]_i_4/O
                         net (fo=1, routed)           0.830     8.175    ledoutput/max[11]_i_4_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.299 r  ledoutput/max[11]_i_1/O
                         net (fo=27, routed)          1.340     9.639    ledoutput/max
    SLICE_X53Y50         FDRE                                         r  ledoutput/max_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.443    14.784    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  ledoutput/max_reg[3]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X53Y50         FDRE (Setup_fdre_C_R)       -0.429    14.499    ledoutput/max_reg[3]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 ledoutput/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/max_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.056ns (23.209%)  route 3.494ns (76.791%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.568     5.089    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  ledoutput/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  ledoutput/num_reg[10]/Q
                         net (fo=4, routed)           0.871     6.417    ledoutput/num_reg[10]
    SLICE_X50Y37         LUT5 (Prop_lut5_I1_O)        0.148     6.565 f  ledoutput/max[11]_i_7/O
                         net (fo=1, routed)           0.452     7.017    ledoutput/max[11]_i_7_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.328     7.345 f  ledoutput/max[11]_i_4/O
                         net (fo=1, routed)           0.830     8.175    ledoutput/max[11]_i_4_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.299 r  ledoutput/max[11]_i_1/O
                         net (fo=27, routed)          1.340     9.639    ledoutput/max
    SLICE_X53Y50         FDRE                                         r  ledoutput/max_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.443    14.784    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  ledoutput/max_reg[8]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X53Y50         FDRE (Setup_fdre_C_R)       -0.429    14.499    ledoutput/max_reg[8]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 ledoutput/current_max_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.564ns (30.220%)  route 3.611ns (69.780%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.572     5.093    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  ledoutput/current_max_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  ledoutput/current_max_reg[11]/Q
                         net (fo=15, routed)          1.184     6.733    ledoutput/current_max_reg_n_0_[11]
    SLICE_X55Y47         LUT3 (Prop_lut3_I2_O)        0.152     6.885 f  ledoutput/seg[2]_i_4/O
                         net (fo=2, routed)           0.489     7.374    ledoutput/seg[2]_i_4_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I0_O)        0.326     7.700 r  ledoutput/volume[2]_i_2/O
                         net (fo=6, routed)           0.813     8.513    ledoutput/led[4]_i_1_n_0
    SLICE_X57Y45         LUT3 (Prop_lut3_I2_O)        0.153     8.666 r  ledoutput/seg[3]_i_4/O
                         net (fo=2, routed)           0.673     9.340    ledoutput/seg[3]_i_4_n_0
    SLICE_X56Y44         LUT5 (Prop_lut5_I1_O)        0.327     9.667 f  ledoutput/seg[3]_i_3/O
                         net (fo=1, routed)           0.452    10.119    ledoutput/seg[3]_i_3_n_0
    SLICE_X56Y44         LUT5 (Prop_lut5_I4_O)        0.150    10.269 r  ledoutput/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.269    ledoutput/p_0_out[3]
    SLICE_X56Y44         FDRE                                         r  ledoutput/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.453    14.794    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X56Y44         FDRE                                         r  ledoutput/seg_reg[3]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y44         FDRE (Setup_fdre_C_D)        0.118    15.137    ledoutput/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 ledoutput/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/current_max_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 1.180ns (24.416%)  route 3.653ns (75.584%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.568     5.089    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  ledoutput/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  ledoutput/num_reg[10]/Q
                         net (fo=4, routed)           0.871     6.417    ledoutput/num_reg[10]
    SLICE_X50Y37         LUT5 (Prop_lut5_I1_O)        0.148     6.565 f  ledoutput/max[11]_i_7/O
                         net (fo=1, routed)           0.452     7.017    ledoutput/max[11]_i_7_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.328     7.345 f  ledoutput/max[11]_i_4/O
                         net (fo=1, routed)           0.830     8.175    ledoutput/max[11]_i_4_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.299 r  ledoutput/max[11]_i_1/O
                         net (fo=27, routed)          0.628     8.927    ledoutput/max
    SLICE_X51Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.050 r  ledoutput/current_max[11]_i_1/O
                         net (fo=10, routed)          0.872     9.922    ledoutput/current_max
    SLICE_X55Y48         FDRE                                         r  ledoutput/current_max_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.453    14.794    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X55Y48         FDRE                                         r  ledoutput/current_max_reg[4]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y48         FDRE (Setup_fdre_C_CE)      -0.205    14.814    ledoutput/current_max_reg[4]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  4.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 timerUnit/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.567     1.450    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  timerUnit/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  timerUnit/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.729    timerUnit/counter_reg_n_0_[2]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.885 r  timerUnit/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.885    timerUnit/counter_reg[0]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.938 r  timerUnit/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.938    timerUnit/counter_reg[4]_i_1_n_7
    SLICE_X50Y50         FDRE                                         r  timerUnit/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.835     1.963    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  timerUnit/counter_reg[4]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    timerUnit/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 timerUnit/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.567     1.450    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  timerUnit/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  timerUnit/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.729    timerUnit/counter_reg_n_0_[2]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.885 r  timerUnit/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.885    timerUnit/counter_reg[0]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.951 r  timerUnit/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.951    timerUnit/counter_reg[4]_i_1_n_5
    SLICE_X50Y50         FDRE                                         r  timerUnit/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.835     1.963    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  timerUnit/counter_reg[6]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    timerUnit/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ledoutput/max_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/current_max_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.131%)  route 0.298ns (67.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.565     1.448    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  ledoutput/max_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  ledoutput/max_reg[8]/Q
                         net (fo=3, routed)           0.298     1.887    ledoutput/Q[8]
    SLICE_X54Y48         FDRE                                         r  ledoutput/current_max_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.838     1.965    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X54Y48         FDRE                                         r  ledoutput/current_max_reg[8]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X54Y48         FDRE (Hold_fdre_C_D)         0.063     1.784    ledoutput/current_max_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 timerUnit/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.567     1.450    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  timerUnit/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  timerUnit/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.729    timerUnit/counter_reg_n_0_[2]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.885 r  timerUnit/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.885    timerUnit/counter_reg[0]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.974 r  timerUnit/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.974    timerUnit/counter_reg[4]_i_1_n_6
    SLICE_X50Y50         FDRE                                         r  timerUnit/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.835     1.963    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  timerUnit/counter_reg[5]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    timerUnit/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 timerUnit/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.567     1.450    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  timerUnit/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  timerUnit/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.729    timerUnit/counter_reg_n_0_[2]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.885 r  timerUnit/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.885    timerUnit/counter_reg[0]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.976 r  timerUnit/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.976    timerUnit/counter_reg[4]_i_1_n_4
    SLICE_X50Y50         FDRE                                         r  timerUnit/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.835     1.963    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  timerUnit/counter_reg[7]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    timerUnit/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 timerUnit/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.567     1.450    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  timerUnit/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  timerUnit/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.729    timerUnit/counter_reg_n_0_[2]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.885 r  timerUnit/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.885    timerUnit/counter_reg[0]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.925 r  timerUnit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.925    timerUnit/counter_reg[4]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.978 r  timerUnit/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.978    timerUnit/counter_reg[8]_i_1_n_7
    SLICE_X50Y51         FDRE                                         r  timerUnit/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.835     1.963    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  timerUnit/counter_reg[8]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.134     1.853    timerUnit/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 timerUnit/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.567     1.450    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  timerUnit/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  timerUnit/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.729    timerUnit/counter_reg_n_0_[2]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.885 r  timerUnit/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.885    timerUnit/counter_reg[0]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.925 r  timerUnit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.925    timerUnit/counter_reg[4]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.991 r  timerUnit/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.991    timerUnit/counter_reg[8]_i_1_n_5
    SLICE_X50Y51         FDRE                                         r  timerUnit/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.835     1.963    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  timerUnit/counter_reg[10]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.134     1.853    timerUnit/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 timerUnit/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.449ns (79.600%)  route 0.115ns (20.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.567     1.450    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  timerUnit/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  timerUnit/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.729    timerUnit/counter_reg_n_0_[2]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.885 r  timerUnit/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.885    timerUnit/counter_reg[0]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.925 r  timerUnit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.925    timerUnit/counter_reg[4]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.014 r  timerUnit/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.014    timerUnit/counter_reg[8]_i_1_n_6
    SLICE_X50Y51         FDRE                                         r  timerUnit/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.835     1.963    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  timerUnit/counter_reg[9]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.134     1.853    timerUnit/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 timerUnit/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.451ns (79.672%)  route 0.115ns (20.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.567     1.450    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  timerUnit/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  timerUnit/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.729    timerUnit/counter_reg_n_0_[2]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.885 r  timerUnit/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.885    timerUnit/counter_reg[0]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.925 r  timerUnit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.925    timerUnit/counter_reg[4]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.016 r  timerUnit/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.016    timerUnit/counter_reg[8]_i_1_n_4
    SLICE_X50Y51         FDRE                                         r  timerUnit/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.835     1.963    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  timerUnit/counter_reg[11]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.134     1.853    timerUnit/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 timerUnit/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.453ns (79.743%)  route 0.115ns (20.257%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.567     1.450    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  timerUnit/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  timerUnit/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.729    timerUnit/counter_reg_n_0_[2]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.885 r  timerUnit/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.885    timerUnit/counter_reg[0]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.925 r  timerUnit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.925    timerUnit/counter_reg[4]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.965 r  timerUnit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.965    timerUnit/counter_reg[8]_i_1_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.018 r  timerUnit/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.018    timerUnit/counter_reg[12]_i_1_n_7
    SLICE_X50Y52         FDRE                                         r  timerUnit/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.835     1.963    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X50Y52         FDRE                                         r  timerUnit/counter_reg[12]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y52         FDRE (Hold_fdre_C_D)         0.134     1.853    timerUnit/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y93   mapping/characterState_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y87   audio/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y89   audio/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y89   audio/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y87   audio/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y87   audio/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y87   audio/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y88   audio/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y88   audio/count2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y87   audio/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y87   audio/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y87   audio/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y87   audio/count2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y88   audio/count2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y88   audio/count2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y88   audio/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y88   audio/count2_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   audio/sclk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y36   ledoutput/led_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y93   nolabel_line40/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y93   nolabel_line40/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y95   nolabel_line40/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y95   nolabel_line40/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y93   nolabel_line40/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y93   nolabel_line40/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y93   nolabel_line40/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y93   nolabel_line40/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y94   nolabel_line40/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y94   nolabel_line40/count_reg[6]/C



