
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v
# synth_design -part xc7z020clg484-3 -top sv_chip2_hierarchy_no_mem -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top sv_chip2_hierarchy_no_mem -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 181554 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.531 ; gain = 25.895 ; free physical = 246368 ; free virtual = 314988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sv_chip2_hierarchy_no_mem' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1]
INFO: [Synth 8-6157] synthesizing module 'v_fltr_496x7' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:664]
	Parameter horiz_length bound to: 9'b111110000 
	Parameter vert_length bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'fifo496' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1094]
INFO: [Synth 8-6155] done synthesizing module 'fifo496' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1094]
INFO: [Synth 8-6157] synthesizing module 'fltr_compute_f1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:841]
WARNING: [Synth 8-3936] Found unconnected internal register 'd_out_tmp_reg' and it is trimmed from '20' to '19' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:867]
INFO: [Synth 8-6155] done synthesizing module 'fltr_compute_f1' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:841]
INFO: [Synth 8-6157] synthesizing module 'fltr_compute_f2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:871]
WARNING: [Synth 8-3936] Found unconnected internal register 'd_out_tmp_reg' and it is trimmed from '20' to '19' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:897]
INFO: [Synth 8-6155] done synthesizing module 'fltr_compute_f2' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:871]
INFO: [Synth 8-6157] synthesizing module 'fltr_compute_f3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:910]
WARNING: [Synth 8-3936] Found unconnected internal register 'd_out_tmp_reg' and it is trimmed from '20' to '19' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:936]
INFO: [Synth 8-6155] done synthesizing module 'fltr_compute_f3' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:910]
INFO: [Synth 8-6157] synthesizing module 'fltr_compute_h1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:941]
WARNING: [Synth 8-3936] Found unconnected internal register 'd_out_tmp_reg' and it is trimmed from '20' to '19' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:967]
INFO: [Synth 8-6155] done synthesizing module 'fltr_compute_h1' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:941]
INFO: [Synth 8-6157] synthesizing module 'fltr_compute_h2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:973]
WARNING: [Synth 8-3936] Found unconnected internal register 'd_out_tmp_reg' and it is trimmed from '20' to '19' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1000]
INFO: [Synth 8-6155] done synthesizing module 'fltr_compute_h2' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:973]
INFO: [Synth 8-6157] synthesizing module 'fltr_compute_h3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1011]
WARNING: [Synth 8-3936] Found unconnected internal register 'd_out_tmp_reg' and it is trimmed from '20' to '19' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'fltr_compute_h3' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1011]
INFO: [Synth 8-6157] synthesizing module 'fltr_compute_h4' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1046]
WARNING: [Synth 8-3936] Found unconnected internal register 'd_out_tmp_reg' and it is trimmed from '20' to '19' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1073]
INFO: [Synth 8-6155] done synthesizing module 'fltr_compute_h4' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1046]
INFO: [Synth 8-6155] done synthesizing module 'v_fltr_496x7' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:664]
INFO: [Synth 8-6157] synthesizing module 'v_fltr_316x7' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:723]
	Parameter horiz_length bound to: 9'b100111100 
	Parameter vert_length bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'fifo316' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'fifo316' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'v_fltr_316x7' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:723]
INFO: [Synth 8-6157] synthesizing module 'v_fltr_226x7' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:782]
	Parameter horiz_length bound to: 8'b11100010 
	Parameter vert_length bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'fifo226' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1159]
INFO: [Synth 8-6155] done synthesizing module 'fifo226' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1159]
INFO: [Synth 8-6155] done synthesizing module 'v_fltr_226x7' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:782]
INFO: [Synth 8-6157] synthesizing module 'h_fltr' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:455]
INFO: [Synth 8-6157] synthesizing module 'my_fir_f1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1453]
INFO: [Synth 8-6155] done synthesizing module 'my_fir_f1' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1453]
INFO: [Synth 8-6157] synthesizing module 'my_fir_f2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1508]
INFO: [Synth 8-6155] done synthesizing module 'my_fir_f2' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1508]
INFO: [Synth 8-6157] synthesizing module 'my_fir_f3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1569]
INFO: [Synth 8-6155] done synthesizing module 'my_fir_f3' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1569]
INFO: [Synth 8-6157] synthesizing module 'my_fir_h1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1627]
INFO: [Synth 8-6155] done synthesizing module 'my_fir_h1' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1627]
INFO: [Synth 8-6157] synthesizing module 'my_fir_h2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1683]
INFO: [Synth 8-6155] done synthesizing module 'my_fir_h2' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1683]
INFO: [Synth 8-6157] synthesizing module 'my_fir_h3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1743]
INFO: [Synth 8-6155] done synthesizing module 'my_fir_h3' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1743]
INFO: [Synth 8-6157] synthesizing module 'my_fir_h4' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1801]
INFO: [Synth 8-6155] done synthesizing module 'my_fir_h4' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1801]
INFO: [Synth 8-6157] synthesizing module 'steer_fltr' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:566]
INFO: [Synth 8-6155] done synthesizing module 'steer_fltr' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:566]
INFO: [Synth 8-6155] done synthesizing module 'h_fltr' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:455]
INFO: [Synth 8-6157] synthesizing module 'port_bus_2to1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1183]
INFO: [Synth 8-6155] done synthesizing module 'port_bus_2to1' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1183]
INFO: [Synth 8-4471] merging register 'vidin_addr_reg_reg_reg[18:0]' into 'vidin_addr_reg_2to3_reg[18:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:424]
WARNING: [Synth 8-6014] Unused sequential element vidin_addr_reg_reg_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:424]
INFO: [Synth 8-6155] done synthesizing module 'sv_chip2_hierarchy_no_mem' (24#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1]
WARNING: [Synth 8-3331] design fltr_compute_h3 has unconnected port din[31]
WARNING: [Synth 8-3331] design fltr_compute_h3 has unconnected port din[30]
WARNING: [Synth 8-3331] design fltr_compute_h3 has unconnected port din[29]
WARNING: [Synth 8-3331] design fltr_compute_h3 has unconnected port din[28]
WARNING: [Synth 8-3331] design fltr_compute_h3 has unconnected port din[27]
WARNING: [Synth 8-3331] design fltr_compute_h3 has unconnected port din[26]
WARNING: [Synth 8-3331] design fltr_compute_h3 has unconnected port din[25]
WARNING: [Synth 8-3331] design fltr_compute_h3 has unconnected port din[24]
WARNING: [Synth 8-3331] design fltr_compute_h1 has unconnected port din[31]
WARNING: [Synth 8-3331] design fltr_compute_h1 has unconnected port din[30]
WARNING: [Synth 8-3331] design fltr_compute_h1 has unconnected port din[29]
WARNING: [Synth 8-3331] design fltr_compute_h1 has unconnected port din[28]
WARNING: [Synth 8-3331] design fltr_compute_h1 has unconnected port din[27]
WARNING: [Synth 8-3331] design fltr_compute_h1 has unconnected port din[26]
WARNING: [Synth 8-3331] design fltr_compute_h1 has unconnected port din[25]
WARNING: [Synth 8-3331] design fltr_compute_h1 has unconnected port din[24]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[31]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[30]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[29]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[28]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[27]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[26]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[25]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1549.297 ; gain = 73.660 ; free physical = 246280 ; free virtual = 314892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1549.297 ; gain = 73.660 ; free physical = 246268 ; free virtual = 314880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1557.297 ; gain = 81.660 ; free physical = 246266 ; free virtual = 314879
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'counter_reg' in module 'port_bus_2to1'
INFO: [Synth 8-5544] ROM "bus_word_3_tmp0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "vert" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tm3_sram_adsp_reg' into 'video_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:206]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1648.762 ; gain = 173.125 ; free physical = 246056 ; free virtual = 314669
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     31 Bit       Adders := 12    
	   5 Input     31 Bit       Adders := 6     
	   3 Input     31 Bit       Adders := 6     
	   2 Input     29 Bit       Adders := 24    
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               56 Bit    Registers := 1     
	               31 Bit    Registers := 24    
	               29 Bit    Registers := 36    
	               28 Bit    Registers := 126   
	               19 Bit    Registers := 46    
	               17 Bit    Registers := 12    
	               16 Bit    Registers := 326   
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 138   
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 52    
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	  10 Input     56 Bit        Muxes := 1     
	   8 Input     19 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sv_chip2_hierarchy_no_mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               56 Bit    Registers := 1     
	               19 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	  10 Input     56 Bit        Muxes := 1     
	   8 Input     19 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module fifo496 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module fltr_compute_f1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module fltr_compute_f2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module fltr_compute_f3 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module fltr_compute_h1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module fltr_compute_h2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module fltr_compute_h3 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module fltr_compute_h4 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module fifo316 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module fifo226 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module my_fir_f1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module my_fir_f2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module my_fir_f3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 1     
Module my_fir_h1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 1     
Module my_fir_h2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module my_fir_h3 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 1     
Module my_fir_h4 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 1     
Module steer_fltr 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     31 Bit       Adders := 2     
	   5 Input     31 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 4     
	               29 Bit    Registers := 6     
	               28 Bit    Registers := 12    
	               16 Bit    Registers := 6     
Module h_fltr 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 7     
	               16 Bit    Registers := 6     
Module port_bus_2to1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 32    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'your_instance_name_f1/n_delay_reg1_reg[15:0]' into 'your_instance_name_f1/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1478]
INFO: [Synth 8-4471] merging register 'your_instance_name_f2/output_data_ready_reg' into 'your_instance_name_f1/output_data_ready_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1541]
INFO: [Synth 8-4471] merging register 'your_instance_name_f2/n_delay_reg1_reg[15:0]' into 'your_instance_name_f2/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1534]
INFO: [Synth 8-4471] merging register 'your_instance_name_f3/output_data_ready_reg' into 'your_instance_name_f1/output_data_ready_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1601]
INFO: [Synth 8-4471] merging register 'your_instance_name_f3/n_delay_reg1_reg[15:0]' into 'your_instance_name_f3/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1594]
INFO: [Synth 8-4471] merging register 'your_instance_name_f3/n_delay_reg1_reg[15:0]' into 'your_instance_name_f3/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1594]
INFO: [Synth 8-4471] merging register 'your_instance_name_h1/output_data_ready_reg' into 'your_instance_name_f1/output_data_ready_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1660]
INFO: [Synth 8-4471] merging register 'your_instance_name_h1/n_delay_reg1_reg[15:0]' into 'your_instance_name_h1/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1653]
INFO: [Synth 8-4471] merging register 'your_instance_name_h1/n_delay_reg1_reg[15:0]' into 'your_instance_name_h1/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1653]
INFO: [Synth 8-4471] merging register 'your_instance_name_h2/output_data_ready_reg' into 'your_instance_name_f1/output_data_ready_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1715]
INFO: [Synth 8-4471] merging register 'your_instance_name_h2/n_delay_reg1_reg[15:0]' into 'your_instance_name_h2/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1708]
INFO: [Synth 8-4471] merging register 'your_instance_name_h3/output_data_ready_reg' into 'your_instance_name_f1/output_data_ready_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1774]
INFO: [Synth 8-4471] merging register 'your_instance_name_h3/n_delay_reg1_reg[15:0]' into 'your_instance_name_h3/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1767]
INFO: [Synth 8-4471] merging register 'your_instance_name_h3/n_delay_reg1_reg[15:0]' into 'your_instance_name_h3/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1767]
INFO: [Synth 8-4471] merging register 'your_instance_name_h4/output_data_ready_reg' into 'your_instance_name_f1/output_data_ready_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1832]
INFO: [Synth 8-4471] merging register 'your_instance_name_h4/n_delay_reg1_reg[15:0]' into 'your_instance_name_h4/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1825]
INFO: [Synth 8-4471] merging register 'your_instance_name_h4/n_delay_reg1_reg[15:0]' into 'your_instance_name_h4/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1825]
INFO: [Synth 8-4471] merging register 'your_instance_name_f3/n_delay_reg2_reg[15:0]' into 'your_instance_name_f3/n_delay_reg2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1595]
INFO: [Synth 8-4471] merging register 'your_instance_name_h1/n_delay_reg2_reg[15:0]' into 'your_instance_name_h1/n_delay_reg2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1654]
INFO: [Synth 8-4471] merging register 'your_instance_name_h3/n_delay_reg2_reg[15:0]' into 'your_instance_name_h3/n_delay_reg2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1768]
INFO: [Synth 8-4471] merging register 'your_instance_name_h4/n_delay_reg2_reg[15:0]' into 'your_instance_name_h4/n_delay_reg2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1826]
INFO: [Synth 8-4471] merging register 'your_instance_name_f1/n_delay_reg2_reg[15:0]' into 'your_instance_name_f1/n_delay_reg2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1479]
INFO: [Synth 8-4471] merging register 'your_instance_name_f2/n_delay_reg2_reg[15:0]' into 'your_instance_name_f2/n_delay_reg2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1535]
INFO: [Synth 8-4471] merging register 'your_instance_name_f3/n_delay_reg3_reg[15:0]' into 'your_instance_name_f3/n_delay_reg3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1596]
INFO: [Synth 8-4471] merging register 'your_instance_name_h1/n_delay_reg3_reg[15:0]' into 'your_instance_name_h1/n_delay_reg3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1655]
INFO: [Synth 8-4471] merging register 'your_instance_name_h2/n_delay_reg2_reg[15:0]' into 'your_instance_name_h2/n_delay_reg2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1709]
INFO: [Synth 8-4471] merging register 'your_instance_name_h3/n_delay_reg3_reg[15:0]' into 'your_instance_name_h3/n_delay_reg3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1769]
INFO: [Synth 8-4471] merging register 'your_instance_name_h4/n_delay_reg3_reg[15:0]' into 'your_instance_name_h4/n_delay_reg3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1827]
INFO: [Synth 8-4471] merging register 'your_instance_name_f1/n_delay_reg3_reg[15:0]' into 'your_instance_name_f1/n_delay_reg3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1480]
INFO: [Synth 8-4471] merging register 'your_instance_name_f2/n_delay_reg3_reg[15:0]' into 'your_instance_name_f2/n_delay_reg3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1536]
INFO: [Synth 8-4471] merging register 'your_instance_name_f3/n_delay_reg4_reg[15:0]' into 'your_instance_name_f3/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1597]
INFO: [Synth 8-4471] merging register 'your_instance_name_h1/n_delay_reg4_reg[15:0]' into 'your_instance_name_h1/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1656]
INFO: [Synth 8-4471] merging register 'your_instance_name_h2/n_delay_reg3_reg[15:0]' into 'your_instance_name_h2/n_delay_reg3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1710]
INFO: [Synth 8-4471] merging register 'your_instance_name_h3/n_delay_reg4_reg[15:0]' into 'your_instance_name_h3/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1770]
INFO: [Synth 8-4471] merging register 'your_instance_name_h4/n_delay_reg4_reg[15:0]' into 'your_instance_name_h4/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1828]
INFO: [Synth 8-4471] merging register 'your_instance_name_f1/n_delay_reg4_reg[15:0]' into 'your_instance_name_f1/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1481]
INFO: [Synth 8-4471] merging register 'your_instance_name_f2/n_delay_reg4_reg[15:0]' into 'your_instance_name_f2/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1537]
INFO: [Synth 8-4471] merging register 'your_instance_name_f3/n_delay_reg5_reg[15:0]' into 'your_instance_name_f3/n_delay_reg5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1598]
INFO: [Synth 8-4471] merging register 'your_instance_name_h1/n_delay_reg5_reg[15:0]' into 'your_instance_name_h1/n_delay_reg5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1657]
INFO: [Synth 8-4471] merging register 'your_instance_name_h2/n_delay_reg4_reg[15:0]' into 'your_instance_name_h2/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1711]
INFO: [Synth 8-4471] merging register 'your_instance_name_h3/n_delay_reg5_reg[15:0]' into 'your_instance_name_h3/n_delay_reg5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1771]
INFO: [Synth 8-4471] merging register 'your_instance_name_h4/n_delay_reg5_reg[15:0]' into 'your_instance_name_h4/n_delay_reg5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1829]
INFO: [Synth 8-4471] merging register 'your_instance_name_f1/n_delay_reg5_reg[15:0]' into 'your_instance_name_f1/n_delay_reg5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1482]
INFO: [Synth 8-4471] merging register 'your_instance_name_f2/n_delay_reg5_reg[15:0]' into 'your_instance_name_f2/n_delay_reg5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1538]
INFO: [Synth 8-4471] merging register 'your_instance_name_h2/n_delay_reg5_reg[15:0]' into 'your_instance_name_h2/n_delay_reg5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1712]
DSP Report: Generating DSP your_instance_name_f1/dout1, operation Mode is: A''*(B:0x1d).
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: register your_instance_name_f1/n_delay_reg6_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: operator your_instance_name_f1/dout1 is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A*(B:0x1d).
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout2 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout3 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0xeb).
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout4 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout5 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout_reg, operation Mode is: PCIN+A2*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: register your_instance_name_f1/dout_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: Generating DSP your_instance_name_h1/dout1, operation Mode is: A''*(B:0xf).
DSP Report: register your_instance_name_h1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: register your_instance_name_h1/n_delay_reg6_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: operator your_instance_name_h1/dout1 is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A*(B:0xf).
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A''*(B:0x19).
DSP Report: register your_instance_name_h1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_h1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout2 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_h1/n_delay_reg3_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_h1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout3 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_h1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_h1/n_delay_reg2_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout4 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout_reg, operation Mode is: PCIN+A2*(B:0x19).
DSP Report: register your_instance_name_h1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: register your_instance_name_h1/dout_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: Generating DSP your_instance_name_f3/dout1, operation Mode is: A''*(B:0xc).
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: register your_instance_name_f3/n_delay_reg6_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: operator your_instance_name_f3/dout1 is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A*(B:0xc).
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A''*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout2 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg3_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout3 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg2_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout4 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout_reg, operation Mode is: PCIN+A2*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: register your_instance_name_f3/dout_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: C+A''*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg5_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout2 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout3 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout4 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout5 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout_reg, operation Mode is: PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: register your_instance_name_f2/dout_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout6 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: Generating DSP your_instance_name_h4/dout1, operation Mode is: A''*(B:0x9).
DSP Report: register your_instance_name_h4/n_delay_reg5_reg is absorbed into DSP your_instance_name_h4/dout1.
DSP Report: register your_instance_name_h4/n_delay_reg6_reg is absorbed into DSP your_instance_name_h4/dout1.
DSP Report: operator your_instance_name_h4/dout1 is absorbed into DSP your_instance_name_h4/dout1.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A*(B:0x9).
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout5 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A''*(B:0x38).
DSP Report: register your_instance_name_h4/n_delay_reg4_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: register your_instance_name_h4/n_delay_reg5_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout2 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h4/n_delay_reg3_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: register your_instance_name_h4/n_delay_reg4_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout3 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h4/n_delay_reg1_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: register your_instance_name_h4/n_delay_reg2_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout4 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A2*(B:0x38).
DSP Report: register your_instance_name_h4/n_delay_reg1_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout5 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout1, operation Mode is: A''*(B:0x9).
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: register your_instance_name_h3/n_delay_reg6_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: operator your_instance_name_h3/dout1 is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A*(B:0x9).
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A''*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout2 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg3_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout3 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg2_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout4 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A2*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: C+A''*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg5_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout2 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout3 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout4 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout5 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout_reg, operation Mode is: PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: register your_instance_name_h2/dout_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout6 is absorbed into DSP your_instance_name_h2/dout_reg.
INFO: [Synth 8-4471] merging register 'your_instance_name_f1/n_delay_reg4_reg[15:0]' into 'your_instance_name_f1/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1481]
INFO: [Synth 8-4471] merging register 'your_instance_name_f1/n_delay_reg5_reg[15:0]' into 'your_instance_name_f1/n_delay_reg5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1482]
INFO: [Synth 8-4471] merging register 'your_instance_name_f1/n_delay_reg3_reg[15:0]' into 'your_instance_name_f1/n_delay_reg3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1480]
INFO: [Synth 8-4471] merging register 'your_instance_name_f1/n_delay_reg4_reg[15:0]' into 'your_instance_name_f1/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1481]
INFO: [Synth 8-4471] merging register 'your_instance_name_f1/n_delay_reg2_reg[15:0]' into 'your_instance_name_f1/n_delay_reg2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1479]
INFO: [Synth 8-4471] merging register 'your_instance_name_f1/n_delay_reg3_reg[15:0]' into 'your_instance_name_f1/n_delay_reg3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1480]
INFO: [Synth 8-4471] merging register 'your_instance_name_f1/n_delay_reg1_reg[15:0]' into 'your_instance_name_f1/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1478]
INFO: [Synth 8-4471] merging register 'your_instance_name_f1/n_delay_reg2_reg[15:0]' into 'your_instance_name_f1/n_delay_reg2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1479]
INFO: [Synth 8-4471] merging register 'your_instance_name_f1/n_delay_reg1_reg[15:0]' into 'your_instance_name_f1/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1478]
INFO: [Synth 8-4471] merging register 'your_instance_name_h1/n_delay_reg4_reg[15:0]' into 'your_instance_name_h1/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1656]
INFO: [Synth 8-4471] merging register 'your_instance_name_h1/n_delay_reg5_reg[15:0]' into 'your_instance_name_h1/n_delay_reg5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1657]
INFO: [Synth 8-4471] merging register 'your_instance_name_h1/n_delay_reg3_reg[15:0]' into 'your_instance_name_h1/n_delay_reg3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1655]
INFO: [Synth 8-4471] merging register 'your_instance_name_h1/n_delay_reg4_reg[15:0]' into 'your_instance_name_h1/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1656]
INFO: [Synth 8-4471] merging register 'your_instance_name_h1/n_delay_reg1_reg[15:0]' into 'your_instance_name_h1/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1653]
INFO: [Synth 8-4471] merging register 'your_instance_name_h1/n_delay_reg2_reg[15:0]' into 'your_instance_name_h1/n_delay_reg2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1654]
INFO: [Synth 8-4471] merging register 'your_instance_name_h1/n_delay_reg1_reg[15:0]' into 'your_instance_name_h1/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1653]
INFO: [Synth 8-4471] merging register 'your_instance_name_f3/n_delay_reg4_reg[15:0]' into 'your_instance_name_f3/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1597]
INFO: [Synth 8-4471] merging register 'your_instance_name_f3/n_delay_reg5_reg[15:0]' into 'your_instance_name_f3/n_delay_reg5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1598]
INFO: [Synth 8-4471] merging register 'your_instance_name_f3/n_delay_reg3_reg[15:0]' into 'your_instance_name_f3/n_delay_reg3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1596]
INFO: [Synth 8-4471] merging register 'your_instance_name_f3/n_delay_reg4_reg[15:0]' into 'your_instance_name_f3/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1597]
INFO: [Synth 8-4471] merging register 'your_instance_name_f3/n_delay_reg1_reg[15:0]' into 'your_instance_name_f3/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1594]
INFO: [Synth 8-4471] merging register 'your_instance_name_f3/n_delay_reg2_reg[15:0]' into 'your_instance_name_f3/n_delay_reg2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1595]
INFO: [Synth 8-4471] merging register 'your_instance_name_f3/n_delay_reg1_reg[15:0]' into 'your_instance_name_f3/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1594]
INFO: [Synth 8-4471] merging register 'your_instance_name_f2/n_delay_reg4_reg[15:0]' into 'your_instance_name_f2/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1537]
INFO: [Synth 8-4471] merging register 'your_instance_name_f2/n_delay_reg5_reg[15:0]' into 'your_instance_name_f2/n_delay_reg5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1538]
INFO: [Synth 8-4471] merging register 'your_instance_name_f2/n_delay_reg3_reg[15:0]' into 'your_instance_name_f2/n_delay_reg3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1536]
INFO: [Synth 8-4471] merging register 'your_instance_name_f2/n_delay_reg4_reg[15:0]' into 'your_instance_name_f2/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1537]
INFO: [Synth 8-4471] merging register 'your_instance_name_f2/n_delay_reg2_reg[15:0]' into 'your_instance_name_f2/n_delay_reg2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1535]
INFO: [Synth 8-4471] merging register 'your_instance_name_f2/n_delay_reg3_reg[15:0]' into 'your_instance_name_f2/n_delay_reg3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1536]
INFO: [Synth 8-4471] merging register 'your_instance_name_f2/n_delay_reg1_reg[15:0]' into 'your_instance_name_f2/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1534]
INFO: [Synth 8-4471] merging register 'your_instance_name_f2/n_delay_reg2_reg[15:0]' into 'your_instance_name_f2/n_delay_reg2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1535]
INFO: [Synth 8-4471] merging register 'your_instance_name_f2/n_delay_reg1_reg[15:0]' into 'your_instance_name_f2/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1534]
INFO: [Synth 8-4471] merging register 'your_instance_name_h4/n_delay_reg4_reg[15:0]' into 'your_instance_name_h4/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1828]
INFO: [Synth 8-4471] merging register 'your_instance_name_h4/n_delay_reg5_reg[15:0]' into 'your_instance_name_h4/n_delay_reg5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1829]
INFO: [Synth 8-4471] merging register 'your_instance_name_h4/n_delay_reg3_reg[15:0]' into 'your_instance_name_h4/n_delay_reg3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1827]
INFO: [Synth 8-4471] merging register 'your_instance_name_h4/n_delay_reg4_reg[15:0]' into 'your_instance_name_h4/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1828]
INFO: [Synth 8-4471] merging register 'your_instance_name_h4/n_delay_reg1_reg[15:0]' into 'your_instance_name_h4/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1825]
INFO: [Synth 8-4471] merging register 'your_instance_name_h4/n_delay_reg2_reg[15:0]' into 'your_instance_name_h4/n_delay_reg2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1826]
INFO: [Synth 8-4471] merging register 'your_instance_name_h4/n_delay_reg1_reg[15:0]' into 'your_instance_name_h4/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1825]
INFO: [Synth 8-4471] merging register 'your_instance_name_h3/n_delay_reg4_reg[15:0]' into 'your_instance_name_h3/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1770]
INFO: [Synth 8-4471] merging register 'your_instance_name_h3/n_delay_reg5_reg[15:0]' into 'your_instance_name_h3/n_delay_reg5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1771]
INFO: [Synth 8-4471] merging register 'your_instance_name_h3/n_delay_reg3_reg[15:0]' into 'your_instance_name_h3/n_delay_reg3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1769]
INFO: [Synth 8-4471] merging register 'your_instance_name_h3/n_delay_reg4_reg[15:0]' into 'your_instance_name_h3/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1770]
INFO: [Synth 8-4471] merging register 'your_instance_name_h3/n_delay_reg1_reg[15:0]' into 'your_instance_name_h3/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1767]
INFO: [Synth 8-4471] merging register 'your_instance_name_h3/n_delay_reg2_reg[15:0]' into 'your_instance_name_h3/n_delay_reg2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1768]
INFO: [Synth 8-4471] merging register 'your_instance_name_h3/n_delay_reg1_reg[15:0]' into 'your_instance_name_h3/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1767]
INFO: [Synth 8-4471] merging register 'your_instance_name_h2/n_delay_reg4_reg[15:0]' into 'your_instance_name_h2/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1711]
INFO: [Synth 8-4471] merging register 'your_instance_name_h2/n_delay_reg5_reg[15:0]' into 'your_instance_name_h2/n_delay_reg5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1712]
INFO: [Synth 8-4471] merging register 'your_instance_name_h2/n_delay_reg3_reg[15:0]' into 'your_instance_name_h2/n_delay_reg3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1710]
INFO: [Synth 8-4471] merging register 'your_instance_name_h2/n_delay_reg4_reg[15:0]' into 'your_instance_name_h2/n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1711]
INFO: [Synth 8-4471] merging register 'your_instance_name_h2/n_delay_reg2_reg[15:0]' into 'your_instance_name_h2/n_delay_reg2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1709]
INFO: [Synth 8-4471] merging register 'your_instance_name_h2/n_delay_reg3_reg[15:0]' into 'your_instance_name_h2/n_delay_reg3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1710]
INFO: [Synth 8-4471] merging register 'your_instance_name_h2/n_delay_reg1_reg[15:0]' into 'your_instance_name_h2/n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v:1708]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP your_instance_name_f1/dout1, operation Mode is: A''*(B:0x1d).
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: register your_instance_name_f1/n_delay_reg6_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: operator your_instance_name_f1/dout1 is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A*(B:0x1d).
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout2 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout3 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0xeb).
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout4 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout5 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout_reg, operation Mode is: PCIN+A2*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: register your_instance_name_f1/dout_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: Generating DSP your_instance_name_h1/dout1, operation Mode is: A''*(B:0xf).
DSP Report: register your_instance_name_h1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: register your_instance_name_h1/n_delay_reg6_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: operator your_instance_name_h1/dout1 is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A*(B:0xf).
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A''*(B:0x19).
DSP Report: register your_instance_name_h1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_h1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout2 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_h1/n_delay_reg3_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_h1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout3 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_h1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_h1/n_delay_reg2_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout4 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout_reg, operation Mode is: PCIN+A2*(B:0x19).
DSP Report: register your_instance_name_h1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: register your_instance_name_h1/dout_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: Generating DSP your_instance_name_f3/dout1, operation Mode is: A''*(B:0xc).
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: register your_instance_name_f3/n_delay_reg6_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: operator your_instance_name_f3/dout1 is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A*(B:0xc).
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A''*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout2 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg3_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout3 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg2_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout4 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout_reg, operation Mode is: PCIN+A2*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: register your_instance_name_f3/dout_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: C+A''*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg5_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout2 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout3 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout4 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout5 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout_reg, operation Mode is: PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: register your_instance_name_f2/dout_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout6 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: Generating DSP your_instance_name_h4/dout1, operation Mode is: A''*(B:0x9).
DSP Report: register your_instance_name_h4/n_delay_reg5_reg is absorbed into DSP your_instance_name_h4/dout1.
DSP Report: register your_instance_name_h4/n_delay_reg6_reg is absorbed into DSP your_instance_name_h4/dout1.
DSP Report: operator your_instance_name_h4/dout1 is absorbed into DSP your_instance_name_h4/dout1.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A*(B:0x9).
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout5 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A''*(B:0x38).
DSP Report: register your_instance_name_h4/n_delay_reg4_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: register your_instance_name_h4/n_delay_reg5_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout2 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h4/n_delay_reg3_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: register your_instance_name_h4/n_delay_reg4_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout3 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h4/n_delay_reg1_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: register your_instance_name_h4/n_delay_reg2_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout4 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A2*(B:0x38).
DSP Report: register your_instance_name_h4/n_delay_reg1_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout5 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout1, operation Mode is: A''*(B:0x9).
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: register your_instance_name_h3/n_delay_reg6_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: operator your_instance_name_h3/dout1 is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A*(B:0x9).
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A''*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout2 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg3_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout3 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg2_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout4 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A2*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: C+A''*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg5_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout2 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout3 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout4 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout5 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout_reg, operation Mode is: PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: register your_instance_name_h2/dout_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout6 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: Generating DSP your_instance_name_f1/dout1, operation Mode is: A''*(B:0x1d).
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: register your_instance_name_f1/n_delay_reg6_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: operator your_instance_name_f1/dout1 is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A*(B:0x1d).
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout2 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout3 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0xeb).
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout4 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout5 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout_reg, operation Mode is: PCIN+A2*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: register your_instance_name_f1/dout_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: Generating DSP your_instance_name_h1/dout1, operation Mode is: A''*(B:0xf).
DSP Report: register your_instance_name_h1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: register your_instance_name_h1/n_delay_reg6_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: operator your_instance_name_h1/dout1 is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A*(B:0xf).
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A''*(B:0x19).
DSP Report: register your_instance_name_h1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_h1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout2 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_h1/n_delay_reg3_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_h1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout3 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_h1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_h1/n_delay_reg2_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout4 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout_reg, operation Mode is: PCIN+A2*(B:0x19).
DSP Report: register your_instance_name_h1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: register your_instance_name_h1/dout_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: Generating DSP your_instance_name_f3/dout1, operation Mode is: A''*(B:0xc).
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: register your_instance_name_f3/n_delay_reg6_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: operator your_instance_name_f3/dout1 is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A*(B:0xc).
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A''*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout2 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg3_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout3 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg2_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout4 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout_reg, operation Mode is: PCIN+A2*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: register your_instance_name_f3/dout_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: C+A''*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg5_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout2 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout3 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout4 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout5 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout_reg, operation Mode is: PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: register your_instance_name_f2/dout_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout6 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: Generating DSP your_instance_name_h4/dout1, operation Mode is: A''*(B:0x9).
DSP Report: register your_instance_name_h4/n_delay_reg5_reg is absorbed into DSP your_instance_name_h4/dout1.
DSP Report: register your_instance_name_h4/n_delay_reg6_reg is absorbed into DSP your_instance_name_h4/dout1.
DSP Report: operator your_instance_name_h4/dout1 is absorbed into DSP your_instance_name_h4/dout1.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A*(B:0x9).
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout5 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A''*(B:0x38).
DSP Report: register your_instance_name_h4/n_delay_reg4_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: register your_instance_name_h4/n_delay_reg5_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout2 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h4/n_delay_reg3_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: register your_instance_name_h4/n_delay_reg4_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout3 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h4/n_delay_reg1_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: register your_instance_name_h4/n_delay_reg2_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout4 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A2*(B:0x38).
DSP Report: register your_instance_name_h4/n_delay_reg1_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout5 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout1, operation Mode is: A''*(B:0x9).
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: register your_instance_name_h3/n_delay_reg6_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: operator your_instance_name_h3/dout1 is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A*(B:0x9).
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A''*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout2 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg3_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout3 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg2_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout4 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A2*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: C+A''*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg5_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout2 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout3 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout4 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout5 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout_reg, operation Mode is: PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: register your_instance_name_h2/dout_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout6 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: Generating DSP your_instance_name_f1/dout1, operation Mode is: A''*(B:0x1d).
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: register your_instance_name_f1/n_delay_reg6_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: operator your_instance_name_f1/dout1 is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A*(B:0x1d).
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout2 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout3 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0xeb).
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout4 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout5 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout_reg, operation Mode is: PCIN+A2*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: register your_instance_name_f1/dout_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: Generating DSP your_instance_name_h1/dout1, operation Mode is: A''*(B:0xf).
DSP Report: register your_instance_name_h1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: register your_instance_name_h1/n_delay_reg6_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: operator your_instance_name_h1/dout1 is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A*(B:0xf).
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A''*(B:0x19).
DSP Report: register your_instance_name_h1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_h1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout2 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_h1/n_delay_reg3_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_h1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout3 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_h1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_h1/n_delay_reg2_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout4 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout_reg, operation Mode is: PCIN+A2*(B:0x19).
DSP Report: register your_instance_name_h1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: register your_instance_name_h1/dout_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: Generating DSP your_instance_name_f3/dout1, operation Mode is: A''*(B:0xc).
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: register your_instance_name_f3/n_delay_reg6_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: operator your_instance_name_f3/dout1 is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A*(B:0xc).
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A''*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout2 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg3_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout3 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg2_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout4 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout_reg, operation Mode is: PCIN+A2*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: register your_instance_name_f3/dout_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: C+A''*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg5_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout2 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout3 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout4 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout5 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout_reg, operation Mode is: PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: register your_instance_name_f2/dout_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout6 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: Generating DSP your_instance_name_h4/dout1, operation Mode is: A''*(B:0x9).
DSP Report: register your_instance_name_h4/n_delay_reg5_reg is absorbed into DSP your_instance_name_h4/dout1.
DSP Report: register your_instance_name_h4/n_delay_reg6_reg is absorbed into DSP your_instance_name_h4/dout1.
DSP Report: operator your_instance_name_h4/dout1 is absorbed into DSP your_instance_name_h4/dout1.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A*(B:0x9).
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout5 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A''*(B:0x38).
DSP Report: register your_instance_name_h4/n_delay_reg4_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: register your_instance_name_h4/n_delay_reg5_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout2 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h4/n_delay_reg3_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: register your_instance_name_h4/n_delay_reg4_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout3 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h4/n_delay_reg1_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: register your_instance_name_h4/n_delay_reg2_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout4 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A2*(B:0x38).
DSP Report: register your_instance_name_h4/n_delay_reg1_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout5 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout1, operation Mode is: A''*(B:0x9).
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: register your_instance_name_h3/n_delay_reg6_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: operator your_instance_name_h3/dout1 is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A*(B:0x9).
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A''*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout2 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg3_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout3 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg2_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout4 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A2*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: C+A''*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg5_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout2 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout3 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout4 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout5 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout_reg, operation Mode is: PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: register your_instance_name_h2/dout_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout6 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: Generating DSP your_instance_name_f1/dout1, operation Mode is: A''*(B:0x1d).
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: register your_instance_name_f1/n_delay_reg6_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: operator your_instance_name_f1/dout1 is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A*(B:0x1d).
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout2 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout3 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0xeb).
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout4 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout5 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout_reg, operation Mode is: PCIN+A2*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: register your_instance_name_f1/dout_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: Generating DSP your_instance_name_h1/dout1, operation Mode is: A''*(B:0xf).
DSP Report: register your_instance_name_h1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: register your_instance_name_h1/n_delay_reg6_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: operator your_instance_name_h1/dout1 is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A*(B:0xf).
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A''*(B:0x19).
DSP Report: register your_instance_name_h1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_h1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout2 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_h1/n_delay_reg3_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_h1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout3 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_h1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_h1/n_delay_reg2_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout4 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout_reg, operation Mode is: PCIN+A2*(B:0x19).
DSP Report: register your_instance_name_h1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: register your_instance_name_h1/dout_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: Generating DSP your_instance_name_f3/dout1, operation Mode is: A''*(B:0xc).
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: register your_instance_name_f3/n_delay_reg6_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: operator your_instance_name_f3/dout1 is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A*(B:0xc).
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A''*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout2 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg3_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout3 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg2_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout4 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout_reg, operation Mode is: PCIN+A2*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: register your_instance_name_f3/dout_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: C+A''*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg5_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout2 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout3 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout4 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout5 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout_reg, operation Mode is: PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: register your_instance_name_f2/dout_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout6 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: Generating DSP your_instance_name_h4/dout1, operation Mode is: A''*(B:0x9).
DSP Report: register your_instance_name_h4/n_delay_reg5_reg is absorbed into DSP your_instance_name_h4/dout1.
DSP Report: register your_instance_name_h4/n_delay_reg6_reg is absorbed into DSP your_instance_name_h4/dout1.
DSP Report: operator your_instance_name_h4/dout1 is absorbed into DSP your_instance_name_h4/dout1.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A*(B:0x9).
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout5 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A''*(B:0x38).
DSP Report: register your_instance_name_h4/n_delay_reg4_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: register your_instance_name_h4/n_delay_reg5_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout2 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h4/n_delay_reg3_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: register your_instance_name_h4/n_delay_reg4_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout3 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h4/n_delay_reg1_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: register your_instance_name_h4/n_delay_reg2_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout4 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A2*(B:0x38).
DSP Report: register your_instance_name_h4/n_delay_reg1_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout5 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout1, operation Mode is: A''*(B:0x9).
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: register your_instance_name_h3/n_delay_reg6_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: operator your_instance_name_h3/dout1 is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A*(B:0x9).
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A''*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout2 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg3_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout3 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg2_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout4 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A2*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: C+A''*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg5_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout2 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout3 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout4 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout5 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout_reg, operation Mode is: PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: register your_instance_name_h2/dout_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout6 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: Generating DSP your_instance_name_f1/dout1, operation Mode is: A''*(B:0x1d).
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: register your_instance_name_f1/n_delay_reg6_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: operator your_instance_name_f1/dout1 is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A*(B:0x1d).
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout2 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout3 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0xeb).
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout4 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is: PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout5 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout_reg, operation Mode is: PCIN+A2*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: register your_instance_name_f1/dout_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: Generating DSP your_instance_name_h1/dout1, operation Mode is: A''*(B:0xf).
DSP Report: register your_instance_name_h1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: register your_instance_name_h1/n_delay_reg6_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: operator your_instance_name_h1/dout1 is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A*(B:0xf).
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A''*(B:0x19).
DSP Report: register your_instance_name_h1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_h1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout2 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_h1/n_delay_reg3_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_h1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout3 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is: PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_h1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_h1/n_delay_reg2_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout4 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout_reg, operation Mode is: PCIN+A2*(B:0x19).
DSP Report: register your_instance_name_h1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: register your_instance_name_h1/dout_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: Generating DSP your_instance_name_f3/dout1, operation Mode is: A''*(B:0xc).
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: register your_instance_name_f3/n_delay_reg6_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: operator your_instance_name_f3/dout1 is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A*(B:0xc).
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A''*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout2 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg3_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout3 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is: PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg2_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout4 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout_reg, operation Mode is: PCIN+A2*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: register your_instance_name_f3/dout_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: C+A''*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg5_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout2 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout3 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout4 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout5 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout_reg, operation Mode is: PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: register your_instance_name_f2/dout_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout6 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: Generating DSP your_instance_name_h4/dout1, operation Mode is: A''*(B:0x9).
DSP Report: register your_instance_name_h4/n_delay_reg5_reg is absorbed into DSP your_instance_name_h4/dout1.
DSP Report: register your_instance_name_h4/n_delay_reg6_reg is absorbed into DSP your_instance_name_h4/dout1.
DSP Report: operator your_instance_name_h4/dout1 is absorbed into DSP your_instance_name_h4/dout1.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A*(B:0x9).
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout5 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A''*(B:0x38).
DSP Report: register your_instance_name_h4/n_delay_reg4_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: register your_instance_name_h4/n_delay_reg5_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout2 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h4/n_delay_reg3_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: register your_instance_name_h4/n_delay_reg4_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout3 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h4/n_delay_reg1_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: register your_instance_name_h4/n_delay_reg2_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout4 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h4/dout0, operation Mode is: PCIN+A2*(B:0x38).
DSP Report: register your_instance_name_h4/n_delay_reg1_reg is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout0 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: operator your_instance_name_h4/dout5 is absorbed into DSP your_instance_name_h4/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout1, operation Mode is: A''*(B:0x9).
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: register your_instance_name_h3/n_delay_reg6_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: operator your_instance_name_h3/dout1 is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A*(B:0x9).
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A''*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout2 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg3_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout3 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg2_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout4 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is: PCIN+A2*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: C+A''*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg5_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout2 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout3 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout4 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout5 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout_reg, operation Mode is: PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: register your_instance_name_h2/dout_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout6 is absorbed into DSP your_instance_name_h2/dout_reg.
INFO: [Synth 8-5546] ROM "vert" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'h_fltr:/your_instance_name_h3/dout_reg[26]' (FDE) to 'h_fltr:/your_instance_name_h4/dout_reg[26]'
INFO: [Synth 8-3886] merging instance 'h_fltr:/your_instance_name_h3/dout_reg[27]' (FDRE) to 'h_fltr:/your_instance_name_h4/dout_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (h_fltr:/\your_instance_name_h4/dout_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (h_fltr:/\your_instance_name_h4/dout_reg[27] )
INFO: [Synth 8-3886] merging instance 'h_fltr:/vidin_out_reg_h3_reg[26]' (FDE) to 'h_fltr:/vidin_out_reg_h3_reg[27]'
INFO: [Synth 8-3886] merging instance 'h_fltr:/vidin_out_reg_h3_reg[27]' (FDE) to 'h_fltr:/vidin_out_reg_h4_reg[26]'
INFO: [Synth 8-3886] merging instance 'h_fltr:/vidin_out_reg_h4_reg[26]' (FDE) to 'h_fltr:/vidin_out_reg_h4_reg[27]'
INFO: [Synth 8-3886] merging instance 'h_fltr:/my_steer_fltr_inst/h3_reg_reg[26]' (FDE) to 'h_fltr:/my_steer_fltr_inst/h3_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'h_fltr:/my_steer_fltr_inst/h3_reg_reg[27]' (FDE) to 'h_fltr:/my_steer_fltr_inst/h4_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'h_fltr:/my_steer_fltr_inst/h4_reg_reg[26]' (FDE) to 'h_fltr:/my_steer_fltr_inst/h4_reg_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_h4/q4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_h4/q3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_h4/q3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_h4/q3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_h4/q3_reg[3] )
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_h4/q3_reg[4]' (FD) to 'v_fltr_4_right/inst_fltr_compute_h1/q3_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_h4/q5_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_h4/q5_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_h4/q5_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_h4/q5_reg[3] )
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_h4/q5_reg[4]' (FD) to 'v_fltr_4_right/inst_fltr_compute_h1/q5_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_h4/q7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_h4/q1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_h3/q2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_h3/q2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_h3/q2_reg[2] )
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_h3/q2_reg[3]' (FD) to 'v_fltr_4_right/inst_fltr_compute_h1/q2_reg[0]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_h3/q2_reg[4]' (FD) to 'v_fltr_4_right/inst_fltr_compute_h1/q2_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_h3/q6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_h3/q6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_h3/q6_reg[2] )
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_h3/q6_reg[3]' (FD) to 'v_fltr_4_right/inst_fltr_compute_h1/q6_reg[0]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_h3/q6_reg[4]' (FD) to 'v_fltr_4_right/inst_fltr_compute_h1/q6_reg[1]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_h1/q2_reg[0]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f2/q2_reg[1]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_h1/q3_reg[0]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f3/q3_reg[2]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_h1/q3_reg[1]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f1/q3_reg[1]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_h1/q3_reg[2]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f1/q3_reg[2]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_h1/q5_reg[0]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f3/q5_reg[2]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_h1/q5_reg[1]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f1/q5_reg[1]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_h1/q5_reg[2]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f1/q5_reg[2]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_h1/q6_reg[0]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f2/q6_reg[1]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_h1/q7_reg[0]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f3/q7_reg[2]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_h1/q1_reg[0]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f3/q1_reg[2]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_h1/q7_reg[1]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f2/q7_reg[3]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_h1/q1_reg[1]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f2/q1_reg[3]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_h1/q7_reg[2]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f2/q7_reg[4]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_h1/q1_reg[2]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f2/q1_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_f3/q3_reg[1] )
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_f3/q3_reg[2]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f1/q3_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_f3/q5_reg[1] )
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_f3/q5_reg[2]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f1/q5_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_f3/q7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_f3/q1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_f3/q7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_f3/q1_reg[1] )
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_f3/q7_reg[2]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f1/q7_reg[0]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_f3/q1_reg[2]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f1/q1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_f2/q2_reg[0] )
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_f2/q2_reg[1]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f1/q2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_f2/q6_reg[0] )
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_f2/q6_reg[1]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f1/q6_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_f2/q7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_f2/q1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_f2/q7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_f2/q1_reg[1] )
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_f2/q7_reg[2]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f1/q7_reg[0]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_right/inst_fltr_compute_f2/q1_reg[2]' (FD) to 'v_fltr_4_right/inst_fltr_compute_f1/q1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_f2/q7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_right/inst_fltr_compute_f2/q1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_h4/q4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_h4/q3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_h4/q3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_h4/q3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_h4/q3_reg[3] )
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_h4/q3_reg[4]' (FD) to 'v_fltr_4_left/inst_fltr_compute_h1/q3_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_h4/q5_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_h4/q5_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_h4/q5_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_h4/q5_reg[3] )
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_h4/q5_reg[4]' (FD) to 'v_fltr_4_left/inst_fltr_compute_h1/q5_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_h4/q7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_h4/q1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_h3/q2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_h3/q2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_h3/q2_reg[2] )
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_h3/q2_reg[3]' (FD) to 'v_fltr_4_left/inst_fltr_compute_h1/q2_reg[0]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_h3/q2_reg[4]' (FD) to 'v_fltr_4_left/inst_fltr_compute_h1/q2_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_h3/q6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_h3/q6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_h3/q6_reg[2] )
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_h3/q6_reg[3]' (FD) to 'v_fltr_4_left/inst_fltr_compute_h1/q6_reg[0]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_h3/q6_reg[4]' (FD) to 'v_fltr_4_left/inst_fltr_compute_h1/q6_reg[1]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_h1/q2_reg[0]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f2/q2_reg[1]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_h1/q3_reg[0]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f3/q3_reg[2]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_h1/q3_reg[1]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f1/q3_reg[1]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_h1/q3_reg[2]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f1/q3_reg[2]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_h1/q5_reg[0]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f3/q5_reg[2]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_h1/q5_reg[1]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f1/q5_reg[1]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_h1/q5_reg[2]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f1/q5_reg[2]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_h1/q6_reg[0]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f2/q6_reg[1]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_h1/q7_reg[0]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f3/q7_reg[2]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_h1/q1_reg[0]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f3/q1_reg[2]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_h1/q7_reg[1]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f2/q7_reg[3]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_h1/q1_reg[1]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f2/q1_reg[3]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_h1/q7_reg[2]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f2/q7_reg[4]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_h1/q1_reg[2]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f2/q1_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_f3/q3_reg[1] )
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_f3/q3_reg[2]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f1/q3_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_f3/q5_reg[1] )
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_f3/q5_reg[2]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f1/q5_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_f3/q7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_f3/q1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_f3/q7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_f3/q1_reg[1] )
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_f3/q7_reg[2]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f1/q7_reg[0]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_f3/q1_reg[2]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f1/q1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_f2/q2_reg[0] )
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_f2/q2_reg[1]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f1/q2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_f2/q6_reg[0] )
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_f2/q6_reg[1]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f1/q6_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_f2/q7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_f2/q1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_f2/q7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_f2/q1_reg[1] )
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_f2/q7_reg[2]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f1/q7_reg[0]'
INFO: [Synth 8-3886] merging instance 'v_fltr_4_left/inst_fltr_compute_f2/q1_reg[2]' (FD) to 'v_fltr_4_left/inst_fltr_compute_f1/q1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_f2/q7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_4_left/inst_fltr_compute_f2/q1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_h4/q4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_h4/q3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_h4/q3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_h4/q3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_h4/q3_reg[3] )
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_h4/q3_reg[4]' (FD) to 'v_fltr_2_right/inst_fltr_compute_h1/q3_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_h4/q5_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_h4/q5_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_h4/q5_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_h4/q5_reg[3] )
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_h4/q5_reg[4]' (FD) to 'v_fltr_2_right/inst_fltr_compute_h1/q5_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_h4/q7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_h4/q1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_h3/q2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_h3/q2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_h3/q2_reg[2] )
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_h3/q2_reg[3]' (FD) to 'v_fltr_2_right/inst_fltr_compute_h1/q2_reg[0]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_h3/q2_reg[4]' (FD) to 'v_fltr_2_right/inst_fltr_compute_h1/q2_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_h3/q6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_h3/q6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_h3/q6_reg[2] )
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_h3/q6_reg[3]' (FD) to 'v_fltr_2_right/inst_fltr_compute_h1/q6_reg[0]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_h3/q6_reg[4]' (FD) to 'v_fltr_2_right/inst_fltr_compute_h1/q6_reg[1]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_h1/q2_reg[0]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f2/q2_reg[1]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_h1/q3_reg[0]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f3/q3_reg[2]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_h1/q3_reg[1]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f1/q3_reg[1]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_h1/q3_reg[2]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f1/q3_reg[2]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_h1/q5_reg[0]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f3/q5_reg[2]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_h1/q5_reg[1]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f1/q5_reg[1]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_h1/q5_reg[2]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f1/q5_reg[2]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_h1/q6_reg[0]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f2/q6_reg[1]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_h1/q7_reg[0]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f3/q7_reg[2]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_h1/q1_reg[0]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f3/q1_reg[2]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_h1/q7_reg[1]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f2/q7_reg[3]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_h1/q1_reg[1]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f2/q1_reg[3]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_h1/q7_reg[2]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f2/q7_reg[4]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_h1/q1_reg[2]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f2/q1_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_f3/q3_reg[1] )
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_f3/q3_reg[2]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f1/q3_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_f3/q5_reg[1] )
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_f3/q5_reg[2]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f1/q5_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_f3/q7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_f3/q1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_f3/q7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_f3/q1_reg[1] )
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_f3/q7_reg[2]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f1/q7_reg[0]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_f3/q1_reg[2]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f1/q1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_f2/q2_reg[0] )
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_f2/q2_reg[1]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f1/q2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_f2/q6_reg[0] )
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_f2/q6_reg[1]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f1/q6_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_f2/q7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_f2/q1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_f2/q7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_f2/q1_reg[1] )
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_f2/q7_reg[2]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f1/q7_reg[0]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_right/inst_fltr_compute_f2/q1_reg[2]' (FD) to 'v_fltr_2_right/inst_fltr_compute_f1/q1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_f2/q7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_right/inst_fltr_compute_f2/q1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_left/inst_fltr_compute_h4/q4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_left/inst_fltr_compute_h4/q3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_left/inst_fltr_compute_h4/q3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_left/inst_fltr_compute_h4/q3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\v_fltr_2_left/inst_fltr_compute_h4/q3_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'v_fltr_2_left/inst_fltr_compute_h4/q3_reg[4]' (FD) to 'v_fltr_2_left/inst_fltr_compute_h1/q3_reg[0]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_left/inst_fltr_compute_h4/q5_reg[4]' (FD) to 'v_fltr_2_left/inst_fltr_compute_h1/q5_reg[0]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_left/inst_fltr_compute_h3/q2_reg[3]' (FD) to 'v_fltr_2_left/inst_fltr_compute_h1/q2_reg[0]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_left/inst_fltr_compute_h3/q2_reg[4]' (FD) to 'v_fltr_2_left/inst_fltr_compute_h1/q2_reg[1]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_left/inst_fltr_compute_h3/q6_reg[3]' (FD) to 'v_fltr_2_left/inst_fltr_compute_h1/q6_reg[0]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_left/inst_fltr_compute_h3/q6_reg[4]' (FD) to 'v_fltr_2_left/inst_fltr_compute_h1/q6_reg[1]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_left/inst_fltr_compute_h1/q2_reg[0]' (FD) to 'v_fltr_2_left/inst_fltr_compute_f2/q2_reg[1]'
INFO: [Synth 8-3886] merging instance 'v_fltr_2_left/inst_fltr_compute_h1/q3_reg[0]' (FD) to 'v_fltr_2_left/inst_fltr_compute_f3/q3_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1804.840 ; gain = 329.203 ; free physical = 244451 ; free virtual = 313074
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 246, Available = 220. Use report_utilization command for details.
DSP Report: Generating DSP your_instance_name_f1/dout1, operation Mode is (post resource management): A''*(B:0x1d).
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: register your_instance_name_f1/n_delay_reg6_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: operator your_instance_name_f1/dout1 is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A*(B:0x1d).
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout2 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout3 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xeb).
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout4 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout5 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: register your_instance_name_f1/dout_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: Generating DSP your_instance_name_h1/dout1, operation Mode is (post resource management): A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: register your_instance_name_f1/n_delay_reg6_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: operator your_instance_name_h1/dout1 is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A*(B:0xf).
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x19).
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout2 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout3 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout4 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x19).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: register your_instance_name_h1/dout_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: Generating DSP your_instance_name_f3/dout1, operation Mode is (post resource management): A''*(B:0xc).
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: register your_instance_name_f3/n_delay_reg6_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: operator your_instance_name_f3/dout1 is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A*(B:0xc).
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout2 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg3_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout3 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg2_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout4 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: register your_instance_name_f3/dout_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): C+A''*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg5_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout2 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout3 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout4 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout5 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: register your_instance_name_f2/dout_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout6 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: Generating DSP your_instance_name_h3/dout1, operation Mode is (post resource management): A''*(B:0x9).
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: register your_instance_name_h3/n_delay_reg6_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: operator your_instance_name_h3/dout1 is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A*(B:0x9).
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout2 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg3_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout3 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg2_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout4 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A2*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): C+A''*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg5_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout2 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout3 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout4 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout5 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: register your_instance_name_h2/dout_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout6 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: Generating DSP your_instance_name_f1/dout1, operation Mode is (post resource management): A''*(B:0x1d).
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: register your_instance_name_f1/n_delay_reg6_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: operator your_instance_name_f1/dout1 is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A*(B:0x1d).
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout2 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout3 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xeb).
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout4 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout5 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: register your_instance_name_f1/dout_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: Generating DSP your_instance_name_h1/dout1, operation Mode is (post resource management): A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: register your_instance_name_f1/n_delay_reg6_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: operator your_instance_name_h1/dout1 is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A*(B:0xf).
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x19).
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout2 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout3 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout4 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x19).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: register your_instance_name_h1/dout_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: Generating DSP your_instance_name_f3/dout1, operation Mode is (post resource management): A''*(B:0xc).
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: register your_instance_name_f3/n_delay_reg6_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: operator your_instance_name_f3/dout1 is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A*(B:0xc).
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout2 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg3_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout3 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg2_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout4 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: register your_instance_name_f3/dout_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): C+A''*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg5_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout2 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout3 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout4 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout5 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: register your_instance_name_f2/dout_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout6 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: Generating DSP your_instance_name_h3/dout1, operation Mode is (post resource management): A''*(B:0x9).
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: register your_instance_name_h3/n_delay_reg6_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: operator your_instance_name_h3/dout1 is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A*(B:0x9).
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout2 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg3_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout3 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg2_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout4 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A2*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): C+A''*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg5_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout2 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout3 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout4 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout5 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: register your_instance_name_h2/dout_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout6 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: Generating DSP your_instance_name_f1/dout1, operation Mode is (post resource management): A''*(B:0x1d).
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: register your_instance_name_f1/n_delay_reg6_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: operator your_instance_name_f1/dout1 is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A*(B:0x1d).
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout2 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout3 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xeb).
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout4 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout5 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: register your_instance_name_f1/dout_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: Generating DSP your_instance_name_h1/dout1, operation Mode is (post resource management): A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: register your_instance_name_f1/n_delay_reg6_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: operator your_instance_name_h1/dout1 is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A*(B:0xf).
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x19).
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout2 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout3 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout4 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x19).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: register your_instance_name_h1/dout_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: Generating DSP your_instance_name_f3/dout1, operation Mode is (post resource management): A''*(B:0xc).
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: register your_instance_name_f3/n_delay_reg6_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: operator your_instance_name_f3/dout1 is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A*(B:0xc).
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout2 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg3_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout3 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg2_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout4 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: register your_instance_name_f3/dout_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): C+A''*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg5_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout2 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout3 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout4 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout5 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: register your_instance_name_f2/dout_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout6 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: Generating DSP your_instance_name_h3/dout1, operation Mode is (post resource management): A''*(B:0x9).
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: register your_instance_name_h3/n_delay_reg6_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: operator your_instance_name_h3/dout1 is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A*(B:0x9).
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout2 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg3_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout3 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg2_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout4 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A2*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): C+A''*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg5_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout2 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout3 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout4 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout5 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: register your_instance_name_h2/dout_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout6 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: Generating DSP your_instance_name_f1/dout1, operation Mode is (post resource management): A''*(B:0x1d).
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: register your_instance_name_f1/n_delay_reg6_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: operator your_instance_name_f1/dout1 is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A*(B:0x1d).
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout2 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout3 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xeb).
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout4 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout5 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: register your_instance_name_f1/dout_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: Generating DSP your_instance_name_h1/dout1, operation Mode is (post resource management): A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: register your_instance_name_f1/n_delay_reg6_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: operator your_instance_name_h1/dout1 is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A*(B:0xf).
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x19).
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout2 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout3 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout4 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x19).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: register your_instance_name_h1/dout_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: Generating DSP your_instance_name_f3/dout1, operation Mode is (post resource management): A''*(B:0xc).
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: register your_instance_name_f3/n_delay_reg6_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: operator your_instance_name_f3/dout1 is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A*(B:0xc).
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout2 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg3_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout3 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg2_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout4 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: register your_instance_name_f3/dout_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): C+A''*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg5_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout2 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout3 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout4 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout5 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: register your_instance_name_f2/dout_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout6 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: Generating DSP your_instance_name_h3/dout1, operation Mode is (post resource management): A''*(B:0x9).
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: register your_instance_name_h3/n_delay_reg6_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: operator your_instance_name_h3/dout1 is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A*(B:0x9).
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout2 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg3_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout3 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg2_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout4 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A2*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): C+A''*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg5_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout2 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout3 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout4 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout5 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: register your_instance_name_h2/dout_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout6 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: Generating DSP your_instance_name_f1/dout1, operation Mode is (post resource management): A''*(B:0x1d).
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: register your_instance_name_f1/n_delay_reg6_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: operator your_instance_name_f1/dout1 is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A*(B:0x1d).
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout2 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout3 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xeb).
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout4 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout5 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: register your_instance_name_f1/dout_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: Generating DSP your_instance_name_h1/dout1, operation Mode is (post resource management): A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: register your_instance_name_f1/n_delay_reg6_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: operator your_instance_name_h1/dout1 is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A*(B:0xf).
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x19).
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout2 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout3 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout4 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x19).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: register your_instance_name_h1/dout_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: Generating DSP your_instance_name_f3/dout1, operation Mode is (post resource management): A''*(B:0xc).
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: register your_instance_name_f3/n_delay_reg6_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: operator your_instance_name_f3/dout1 is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A*(B:0xc).
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout2 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg3_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout3 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg2_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout4 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: register your_instance_name_f3/dout_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): C+A''*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg5_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout2 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout3 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout4 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout5 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: register your_instance_name_f2/dout_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout6 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: Generating DSP your_instance_name_h3/dout1, operation Mode is (post resource management): A''*(B:0x9).
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: register your_instance_name_h3/n_delay_reg6_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: operator your_instance_name_h3/dout1 is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A*(B:0x9).
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout2 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg3_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout3 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg2_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout4 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A2*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): C+A''*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg5_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout2 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout3 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout4 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout5 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: register your_instance_name_h2/dout_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout6 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: Generating DSP your_instance_name_f1/dout1, operation Mode is (post resource management): A''*(B:0x1d).
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: register your_instance_name_f1/n_delay_reg6_reg is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: operator your_instance_name_f1/dout1 is absorbed into DSP your_instance_name_f1/dout1.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A*(B:0x1d).
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout2 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout3 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xeb).
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout4 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: operator your_instance_name_f1/dout5 is absorbed into DSP your_instance_name_f1/dout0.
DSP Report: Generating DSP your_instance_name_f1/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x65).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: register your_instance_name_f1/dout_reg is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout0 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: operator your_instance_name_f1/dout6 is absorbed into DSP your_instance_name_f1/dout_reg.
DSP Report: Generating DSP your_instance_name_h1/dout1, operation Mode is (post resource management): A''*(B:0xf).
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: register your_instance_name_f1/n_delay_reg6_reg is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: operator your_instance_name_h1/dout1 is absorbed into DSP your_instance_name_h1/dout1.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A*(B:0xf).
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x19).
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg5_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout2 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_f1/n_delay_reg3_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg4_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout3 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xc1).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: register your_instance_name_f1/n_delay_reg2_reg is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: operator your_instance_name_h1/dout4 is absorbed into DSP your_instance_name_h1/dout0.
DSP Report: Generating DSP your_instance_name_h1/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x19).
DSP Report: register your_instance_name_f1/n_delay_reg1_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: register your_instance_name_h1/dout_reg is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout0 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: operator your_instance_name_h1/dout5 is absorbed into DSP your_instance_name_h1/dout_reg.
DSP Report: Generating DSP your_instance_name_f3/dout1, operation Mode is (post resource management): A''*(B:0xc).
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: register your_instance_name_f3/n_delay_reg6_reg is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: operator your_instance_name_f3/dout1 is absorbed into DSP your_instance_name_f3/dout1.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A*(B:0xc).
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg5_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout2 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg3_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg4_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout3 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x94).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: register your_instance_name_f3/n_delay_reg2_reg is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: operator your_instance_name_f3/dout4 is absorbed into DSP your_instance_name_f3/dout0.
DSP Report: Generating DSP your_instance_name_f3/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x4d).
DSP Report: register your_instance_name_f3/n_delay_reg1_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: register your_instance_name_f3/dout_reg is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout0 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: operator your_instance_name_f3/dout5 is absorbed into DSP your_instance_name_f3/dout_reg.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): C+A''*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg5_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout2 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg4_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout3 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg3_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout4 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: register your_instance_name_f2/n_delay_reg2_reg is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: operator your_instance_name_f2/dout5 is absorbed into DSP your_instance_name_f2/dout0.
DSP Report: Generating DSP your_instance_name_f2/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_f2/n_delay_reg1_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: register your_instance_name_f2/dout_reg is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout0 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: operator your_instance_name_f2/dout6 is absorbed into DSP your_instance_name_f2/dout_reg.
DSP Report: Generating DSP your_instance_name_h3/dout1, operation Mode is (post resource management): A''*(B:0x9).
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: register your_instance_name_h3/n_delay_reg6_reg is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: operator your_instance_name_h3/dout1 is absorbed into DSP your_instance_name_h3/dout1.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A*(B:0x9).
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg5_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout2 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg3_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg4_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout3 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A''*(B:0x6d).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: register your_instance_name_h3/n_delay_reg2_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout4 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h3/dout0, operation Mode is (post resource management): PCIN+A2*(B:0x38).
DSP Report: register your_instance_name_h3/n_delay_reg1_reg is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout0 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: operator your_instance_name_h3/dout5 is absorbed into DSP your_instance_name_h3/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): C+A''*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg5_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout2 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg4_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout3 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xff).
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg3_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout4 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout0, operation Mode is (post resource management): PCIN+A''*(B:0xa3).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: register your_instance_name_h2/n_delay_reg2_reg is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: operator your_instance_name_h2/dout5 is absorbed into DSP your_instance_name_h2/dout0.
DSP Report: Generating DSP your_instance_name_h2/dout_reg, operation Mode is (post resource management): PCIN+A2*(B:0x2a).
DSP Report: register your_instance_name_h2/n_delay_reg1_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: register your_instance_name_h2/dout_reg is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout0 is absorbed into DSP your_instance_name_h2/dout_reg.
DSP Report: operator your_instance_name_h2/dout6 is absorbed into DSP your_instance_name_h2/dout_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|my_fir_f1   | A''*(B:0x1d)      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A*(B:0x1d)   | 16     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0x65) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xf)  | 16     | 4      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xeb) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xf)  | 16     | 4      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A2*(B:0x65)  | 16     | 7      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_h1   | A''*(B:0xf)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h1   | PCIN+A*(B:0xf)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h1   | PCIN+A''*(B:0x19) | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0xc1) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0xc1) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x19)  | 16     | 5      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_f3   | A''*(B:0xc)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f3   | PCIN+A*(B:0xc)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f3   | PCIN+A''*(B:0x4d) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x94) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x94) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x4d)  | 16     | 7      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_f2   | C+A''*(B:0x2a)    | 16     | 6      | 20     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A''*(B:0xff) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A2*(B:0x2a)  | 16     | 6      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_h4   | A''*(B:0x9)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h4   | PCIN+A*(B:0x9)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h4   | PCIN+A''*(B:0x38) | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x38)  | 16     | 6      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h3   | A''*(B:0x9)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h3   | PCIN+A*(B:0x9)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h3   | PCIN+A''*(B:0x38) | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x38)  | 16     | 6      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | C+A''*(B:0x2a)    | 16     | 6      | 20     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A''*(B:0xff) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A2*(B:0x2a)  | 16     | 6      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_f1   | A''*(B:0x1d)      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A*(B:0x1d)   | 16     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0x65) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xf)  | 16     | 4      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xeb) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xf)  | 16     | 4      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A2*(B:0x65)  | 16     | 7      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_h1   | A''*(B:0xf)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h1   | PCIN+A*(B:0xf)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h1   | PCIN+A''*(B:0x19) | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0xc1) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0xc1) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x19)  | 16     | 5      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_f3   | A''*(B:0xc)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f3   | PCIN+A*(B:0xc)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f3   | PCIN+A''*(B:0x4d) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x94) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x94) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x4d)  | 16     | 7      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_f2   | C+A''*(B:0x2a)    | 16     | 6      | 20     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A''*(B:0xff) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A2*(B:0x2a)  | 16     | 6      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_h4   | A''*(B:0x9)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h4   | PCIN+A*(B:0x9)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h4   | PCIN+A''*(B:0x38) | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x38)  | 16     | 6      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h3   | A''*(B:0x9)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h3   | PCIN+A*(B:0x9)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h3   | PCIN+A''*(B:0x38) | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x38)  | 16     | 6      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | C+A''*(B:0x2a)    | 16     | 6      | 20     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A''*(B:0xff) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A2*(B:0x2a)  | 16     | 6      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_f1   | A''*(B:0x1d)      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A*(B:0x1d)   | 16     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0x65) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xf)  | 16     | 4      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xeb) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xf)  | 16     | 4      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A2*(B:0x65)  | 16     | 7      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_h1   | A''*(B:0xf)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h1   | PCIN+A*(B:0xf)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h1   | PCIN+A''*(B:0x19) | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0xc1) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0xc1) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x19)  | 16     | 5      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_f3   | A''*(B:0xc)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f3   | PCIN+A*(B:0xc)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f3   | PCIN+A''*(B:0x4d) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x94) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x94) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x4d)  | 16     | 7      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_f2   | C+A''*(B:0x2a)    | 16     | 6      | 20     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A''*(B:0xff) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A2*(B:0x2a)  | 16     | 6      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_h4   | A''*(B:0x9)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h4   | PCIN+A*(B:0x9)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h4   | PCIN+A''*(B:0x38) | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x38)  | 16     | 6      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h3   | A''*(B:0x9)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h3   | PCIN+A*(B:0x9)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h3   | PCIN+A''*(B:0x38) | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x38)  | 16     | 6      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | C+A''*(B:0x2a)    | 16     | 6      | 20     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A''*(B:0xff) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A2*(B:0x2a)  | 16     | 6      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_f1   | A''*(B:0x1d)      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A*(B:0x1d)   | 16     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0x65) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xf)  | 16     | 4      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xeb) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xf)  | 16     | 4      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A2*(B:0x65)  | 16     | 7      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_h1   | A''*(B:0xf)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h1   | PCIN+A*(B:0xf)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h1   | PCIN+A''*(B:0x19) | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0xc1) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0xc1) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x19)  | 16     | 5      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_f3   | A''*(B:0xc)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f3   | PCIN+A*(B:0xc)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f3   | PCIN+A''*(B:0x4d) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x94) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x94) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x4d)  | 16     | 7      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_f2   | C+A''*(B:0x2a)    | 16     | 6      | 20     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A''*(B:0xff) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A2*(B:0x2a)  | 16     | 6      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_h4   | A''*(B:0x9)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h4   | PCIN+A*(B:0x9)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h4   | PCIN+A''*(B:0x38) | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x38)  | 16     | 6      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h3   | A''*(B:0x9)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h3   | PCIN+A*(B:0x9)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h3   | PCIN+A''*(B:0x38) | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x38)  | 16     | 6      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | C+A''*(B:0x2a)    | 16     | 6      | 20     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A''*(B:0xff) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A2*(B:0x2a)  | 16     | 6      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_f1   | A''*(B:0x1d)      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A*(B:0x1d)   | 16     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0x65) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xf)  | 16     | 4      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xeb) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xf)  | 16     | 4      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A2*(B:0x65)  | 16     | 7      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_h1   | A''*(B:0xf)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h1   | PCIN+A*(B:0xf)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h1   | PCIN+A''*(B:0x19) | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0xc1) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0xc1) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x19)  | 16     | 5      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_f3   | A''*(B:0xc)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f3   | PCIN+A*(B:0xc)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f3   | PCIN+A''*(B:0x4d) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x94) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x94) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x4d)  | 16     | 7      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_f2   | C+A''*(B:0x2a)    | 16     | 6      | 20     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A''*(B:0xff) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A2*(B:0x2a)  | 16     | 6      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_h4   | A''*(B:0x9)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h4   | PCIN+A*(B:0x9)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h4   | PCIN+A''*(B:0x38) | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x38)  | 16     | 6      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h3   | A''*(B:0x9)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h3   | PCIN+A*(B:0x9)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h3   | PCIN+A''*(B:0x38) | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x38)  | 16     | 6      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | C+A''*(B:0x2a)    | 16     | 6      | 20     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A''*(B:0xff) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A2*(B:0x2a)  | 16     | 6      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_f1   | A''*(B:0x1d)      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A*(B:0x1d)   | 16     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0x65) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xf)  | 16     | 4      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xeb) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xf)  | 16     | 4      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A2*(B:0x65)  | 16     | 7      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_h1   | A''*(B:0xf)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h1   | PCIN+A*(B:0xf)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h1   | PCIN+A''*(B:0x19) | 16     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0xc1) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0xc1) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x19)  | 16     | 5      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_f3   | A''*(B:0xc)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f3   | PCIN+A*(B:0xc)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f3   | PCIN+A''*(B:0x4d) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x94) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x94) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x4d)  | 16     | 7      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_f2   | C+A''*(B:0x2a)    | 16     | 6      | 20     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A''*(B:0xff) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f2   | PCIN+A2*(B:0x2a)  | 16     | 6      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|my_fir_h4   | A''*(B:0x9)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h4   | PCIN+A*(B:0x9)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h4   | PCIN+A''*(B:0x38) | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x38)  | 16     | 6      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h3   | A''*(B:0x9)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h3   | PCIN+A*(B:0x9)    | 16     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h3   | PCIN+A''*(B:0x38) | 16     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A''*(B:0x6d) | 16     | 7      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|h_fltr      | PCIN+A2*(B:0x38)  | 16     | 6      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | C+A''*(B:0x2a)    | 16     | 6      | 20     | -      | 23     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A''*(B:0xff) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A''*(B:0xa3) | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_h2   | PCIN+A2*(B:0x2a)  | 16     | 6      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1804.844 ; gain = 329.207 ; free physical = 244434 ; free virtual = 313059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1851.137 ; gain = 375.500 ; free physical = 244337 ; free virtual = 312967
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1851.141 ; gain = 375.504 ; free physical = 244189 ; free virtual = 312817
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1851.141 ; gain = 375.504 ; free physical = 244145 ; free virtual = 312773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1851.141 ; gain = 375.504 ; free physical = 244210 ; free virtual = 312837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1851.141 ; gain = 375.504 ; free physical = 244208 ; free virtual = 312836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1851.141 ; gain = 375.504 ; free physical = 244204 ; free virtual = 312832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1851.141 ; gain = 375.504 ; free physical = 244202 ; free virtual = 312830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sv_chip2_hierarchy_no_mem | h_fltr_1_left/your_instance_name_f2/n_delay_reg6_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_1_left/real_p_reg_reg[15]                          | 3      | 13    | NO           | YES                | NO                | 13     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_1_left/your_instance_name_h2/n_delay_reg6_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_1_left/imag_p_reg_reg[15]                          | 3      | 16    | NO           | YES                | NO                | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_1_left/real_n_reg_reg[12]                          | 3      | 13    | NO           | YES                | NO                | 13     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_1_left/imag_n_reg_reg[15]                          | 3      | 16    | NO           | YES                | NO                | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_2_left/your_instance_name_f2/n_delay_reg6_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_2_left/real_p_reg_reg[15]                          | 3      | 13    | NO           | YES                | NO                | 13     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_2_left/your_instance_name_h2/n_delay_reg6_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_2_left/imag_p_reg_reg[15]                          | 3      | 16    | NO           | YES                | NO                | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_2_left/real_n_reg_reg[12]                          | 3      | 13    | NO           | YES                | NO                | 13     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_2_left/imag_n_reg_reg[15]                          | 3      | 16    | NO           | YES                | NO                | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_4_left/your_instance_name_f2/n_delay_reg6_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_4_left/real_p_reg_reg[15]                          | 3      | 13    | NO           | YES                | NO                | 13     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_4_left/your_instance_name_h2/n_delay_reg6_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_4_left/imag_p_reg_reg[15]                          | 3      | 16    | NO           | YES                | NO                | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_4_left/real_n_reg_reg[12]                          | 3      | 13    | NO           | YES                | NO                | 13     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_4_left/imag_n_reg_reg[15]                          | 3      | 16    | NO           | YES                | NO                | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_1_right/your_instance_name_f2/n_delay_reg6_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_1_right/real_p_reg_reg[15]                         | 3      | 13    | NO           | YES                | NO                | 13     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_1_right/your_instance_name_h2/n_delay_reg6_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_1_right/imag_p_reg_reg[15]                         | 3      | 16    | NO           | YES                | NO                | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_1_right/real_n_reg_reg[12]                         | 3      | 13    | NO           | YES                | NO                | 13     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_1_right/imag_n_reg_reg[15]                         | 3      | 16    | NO           | YES                | NO                | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_2_right/your_instance_name_f2/n_delay_reg6_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_2_right/real_p_reg_reg[15]                         | 3      | 13    | NO           | YES                | NO                | 13     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_2_right/your_instance_name_h2/n_delay_reg6_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_2_right/imag_p_reg_reg[15]                         | 3      | 16    | NO           | YES                | NO                | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_2_right/real_n_reg_reg[12]                         | 3      | 13    | NO           | YES                | NO                | 13     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_2_right/imag_n_reg_reg[15]                         | 3      | 16    | NO           | YES                | NO                | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_4_right/your_instance_name_f2/n_delay_reg6_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_4_right/real_p_reg_reg[15]                         | 3      | 13    | NO           | YES                | NO                | 13     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_4_right/your_instance_name_h2/n_delay_reg6_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_4_right/imag_p_reg_reg[15]                         | 3      | 16    | NO           | YES                | NO                | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_4_right/real_n_reg_reg[12]                         | 3      | 13    | NO           | YES                | NO                | 13     | 0       | 
|sv_chip2_hierarchy_no_mem | h_fltr_4_right/imag_n_reg_reg[15]                         | 3      | 16    | NO           | YES                | NO                | 16     | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_1_left/fifo0/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_1_left/fifo1/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_1_left/fifo2/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_1_left/fifo3/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_1_left/fifo4/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_1_left/fifo5/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_1_left/fifo6/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_2_left/fifo0/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_2_left/fifo1/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_2_left/fifo2/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_2_left/fifo3/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_2_left/fifo4/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_2_left/fifo5/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_2_left/fifo6/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_4_left/fifo0/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_4_left/fifo1/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_4_left/fifo2/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_4_left/fifo3/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_4_left/fifo4/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_4_left/fifo5/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_4_left/fifo6/dout_reg[7]                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_1_right/fifo0/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_1_right/fifo1/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_1_right/fifo2/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_1_right/fifo3/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_1_right/fifo4/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_1_right/fifo5/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_1_right/fifo6/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_2_right/fifo0/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_2_right/fifo1/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_2_right/fifo2/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_2_right/fifo3/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_2_right/fifo4/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_2_right/fifo5/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_2_right/fifo6/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_4_right/fifo0/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_4_right/fifo1/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_4_right/fifo2/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_4_right/fifo3/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_4_right/fifo4/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_4_right/fifo5/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip2_hierarchy_no_mem | v_fltr_4_right/fifo6/dout_reg[7]                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+--------------------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  2938|
|2     |DSP48E1 |   210|
|3     |LUT1    |   484|
|4     |LUT2    |  6809|
|5     |LUT3    |  1655|
|6     |LUT4    |  1101|
|7     |LUT5    |   554|
|8     |LUT6    |   661|
|9     |MUXF7   |    16|
|10    |SRL16E  |   876|
|11    |FDRE    | 11806|
|12    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------+-------------------+------+
|      |Instance                  |Module             |Cells |
+------+--------------------------+-------------------+------+
|1     |top                       |                   | 27111|
|2     |  h_fltr_1_left           |h_fltr             |  2015|
|3     |    my_steer_fltr_inst    |steer_fltr_109     |   833|
|4     |    your_instance_name_f1 |my_fir_f1_110      |    24|
|5     |    your_instance_name_f2 |my_fir_f2_111      |   106|
|6     |    your_instance_name_f3 |my_fir_f3_112      |    70|
|7     |    your_instance_name_h1 |my_fir_h1_113      |    54|
|8     |    your_instance_name_h2 |my_fir_h2_114      |   106|
|9     |    your_instance_name_h3 |my_fir_h3_115      |    72|
|10    |    your_instance_name_h4 |my_fir_h4_116      |   511|
|11    |  h_fltr_1_right          |h_fltr_0           |  2015|
|12    |    my_steer_fltr_inst    |steer_fltr_101     |   833|
|13    |    your_instance_name_f1 |my_fir_f1_102      |    24|
|14    |    your_instance_name_f2 |my_fir_f2_103      |   106|
|15    |    your_instance_name_f3 |my_fir_f3_104      |    70|
|16    |    your_instance_name_h1 |my_fir_h1_105      |    54|
|17    |    your_instance_name_h2 |my_fir_h2_106      |   106|
|18    |    your_instance_name_h3 |my_fir_h3_107      |    72|
|19    |    your_instance_name_h4 |my_fir_h4_108      |   511|
|20    |  h_fltr_2_left           |h_fltr_1           |  2015|
|21    |    my_steer_fltr_inst    |steer_fltr_93      |   833|
|22    |    your_instance_name_f1 |my_fir_f1_94       |    24|
|23    |    your_instance_name_f2 |my_fir_f2_95       |   106|
|24    |    your_instance_name_f3 |my_fir_f3_96       |    70|
|25    |    your_instance_name_h1 |my_fir_h1_97       |    54|
|26    |    your_instance_name_h2 |my_fir_h2_98       |   106|
|27    |    your_instance_name_h3 |my_fir_h3_99       |    72|
|28    |    your_instance_name_h4 |my_fir_h4_100      |   511|
|29    |  h_fltr_2_right          |h_fltr_2           |  2015|
|30    |    my_steer_fltr_inst    |steer_fltr_85      |   833|
|31    |    your_instance_name_f1 |my_fir_f1_86       |    24|
|32    |    your_instance_name_f2 |my_fir_f2_87       |   106|
|33    |    your_instance_name_f3 |my_fir_f3_88       |    70|
|34    |    your_instance_name_h1 |my_fir_h1_89       |    54|
|35    |    your_instance_name_h2 |my_fir_h2_90       |   106|
|36    |    your_instance_name_h3 |my_fir_h3_91       |    72|
|37    |    your_instance_name_h4 |my_fir_h4_92       |   511|
|38    |  h_fltr_4_left           |h_fltr_3           |  2015|
|39    |    my_steer_fltr_inst    |steer_fltr_77      |   833|
|40    |    your_instance_name_f1 |my_fir_f1_78       |    24|
|41    |    your_instance_name_f2 |my_fir_f2_79       |   106|
|42    |    your_instance_name_f3 |my_fir_f3_80       |    70|
|43    |    your_instance_name_h1 |my_fir_h1_81       |    54|
|44    |    your_instance_name_h2 |my_fir_h2_82       |   106|
|45    |    your_instance_name_h3 |my_fir_h3_83       |    72|
|46    |    your_instance_name_h4 |my_fir_h4_84       |   511|
|47    |  h_fltr_4_right          |h_fltr_4           |  2015|
|48    |    my_steer_fltr_inst    |steer_fltr         |   833|
|49    |    your_instance_name_f1 |my_fir_f1          |    24|
|50    |    your_instance_name_f2 |my_fir_f2          |   106|
|51    |    your_instance_name_f3 |my_fir_f3          |    70|
|52    |    your_instance_name_h1 |my_fir_h1          |    54|
|53    |    your_instance_name_h2 |my_fir_h2          |   106|
|54    |    your_instance_name_h3 |my_fir_h3          |    72|
|55    |    your_instance_name_h4 |my_fir_h4          |   511|
|56    |  port_bus_2to1_inst      |port_bus_2to1      |   641|
|57    |  v_fltr_1_left           |v_fltr_496x7       |  2261|
|58    |    fifo0                 |fifo496_64         |    73|
|59    |    fifo1                 |fifo496_65         |   123|
|60    |    fifo2                 |fifo496_66         |   113|
|61    |    fifo3                 |fifo496_67         |    81|
|62    |    fifo4                 |fifo496_68         |   113|
|63    |    fifo5                 |fifo496_69         |   123|
|64    |    fifo6                 |fifo496_70         |    73|
|65    |    inst_fltr_compute_f1  |fltr_compute_f1_71 |   311|
|66    |    inst_fltr_compute_f2  |fltr_compute_f2_72 |   255|
|67    |    inst_fltr_compute_f3  |fltr_compute_f3_73 |   329|
|68    |    inst_fltr_compute_h1  |fltr_compute_h1_74 |   207|
|69    |    inst_fltr_compute_h3  |fltr_compute_h3_75 |   239|
|70    |    inst_fltr_compute_h4  |fltr_compute_h4_76 |   221|
|71    |  v_fltr_1_right          |v_fltr_496x7_5     |  2261|
|72    |    fifo0                 |fifo496            |    73|
|73    |    fifo1                 |fifo496_52         |   123|
|74    |    fifo2                 |fifo496_53         |   113|
|75    |    fifo3                 |fifo496_54         |    81|
|76    |    fifo4                 |fifo496_55         |   113|
|77    |    fifo5                 |fifo496_56         |   123|
|78    |    fifo6                 |fifo496_57         |    73|
|79    |    inst_fltr_compute_f1  |fltr_compute_f1_58 |   311|
|80    |    inst_fltr_compute_f2  |fltr_compute_f2_59 |   255|
|81    |    inst_fltr_compute_f3  |fltr_compute_f3_60 |   329|
|82    |    inst_fltr_compute_h1  |fltr_compute_h1_61 |   207|
|83    |    inst_fltr_compute_h3  |fltr_compute_h3_62 |   239|
|84    |    inst_fltr_compute_h4  |fltr_compute_h4_63 |   221|
|85    |  v_fltr_2_left           |v_fltr_316x7       |  2261|
|86    |    fifo0                 |fifo316_39         |    73|
|87    |    fifo1                 |fifo316_40         |   123|
|88    |    fifo2                 |fifo316_41         |   113|
|89    |    fifo3                 |fifo316_42         |    81|
|90    |    fifo4                 |fifo316_43         |   113|
|91    |    fifo5                 |fifo316_44         |   123|
|92    |    fifo6                 |fifo316_45         |    73|
|93    |    inst_fltr_compute_f1  |fltr_compute_f1_46 |   311|
|94    |    inst_fltr_compute_f2  |fltr_compute_f2_47 |   255|
|95    |    inst_fltr_compute_f3  |fltr_compute_f3_48 |   329|
|96    |    inst_fltr_compute_h1  |fltr_compute_h1_49 |   207|
|97    |    inst_fltr_compute_h3  |fltr_compute_h3_50 |   239|
|98    |    inst_fltr_compute_h4  |fltr_compute_h4_51 |   221|
|99    |  v_fltr_2_right          |v_fltr_316x7_6     |  2261|
|100   |    fifo0                 |fifo316            |    73|
|101   |    fifo1                 |fifo316_27         |   123|
|102   |    fifo2                 |fifo316_28         |   113|
|103   |    fifo3                 |fifo316_29         |    81|
|104   |    fifo4                 |fifo316_30         |   113|
|105   |    fifo5                 |fifo316_31         |   123|
|106   |    fifo6                 |fifo316_32         |    73|
|107   |    inst_fltr_compute_f1  |fltr_compute_f1_33 |   311|
|108   |    inst_fltr_compute_f2  |fltr_compute_f2_34 |   255|
|109   |    inst_fltr_compute_f3  |fltr_compute_f3_35 |   329|
|110   |    inst_fltr_compute_h1  |fltr_compute_h1_36 |   207|
|111   |    inst_fltr_compute_h3  |fltr_compute_h3_37 |   239|
|112   |    inst_fltr_compute_h4  |fltr_compute_h4_38 |   221|
|113   |  v_fltr_4_left           |v_fltr_226x7       |  2261|
|114   |    fifo0                 |fifo226_14         |    73|
|115   |    fifo1                 |fifo226_15         |   123|
|116   |    fifo2                 |fifo226_16         |   113|
|117   |    fifo3                 |fifo226_17         |    81|
|118   |    fifo4                 |fifo226_18         |   113|
|119   |    fifo5                 |fifo226_19         |   123|
|120   |    fifo6                 |fifo226_20         |    73|
|121   |    inst_fltr_compute_f1  |fltr_compute_f1_21 |   311|
|122   |    inst_fltr_compute_f2  |fltr_compute_f2_22 |   255|
|123   |    inst_fltr_compute_f3  |fltr_compute_f3_23 |   329|
|124   |    inst_fltr_compute_h1  |fltr_compute_h1_24 |   207|
|125   |    inst_fltr_compute_h3  |fltr_compute_h3_25 |   239|
|126   |    inst_fltr_compute_h4  |fltr_compute_h4_26 |   221|
|127   |  v_fltr_4_right          |v_fltr_226x7_7     |  2261|
|128   |    fifo0                 |fifo226            |    73|
|129   |    fifo1                 |fifo226_8          |   123|
|130   |    fifo2                 |fifo226_9          |   113|
|131   |    fifo3                 |fifo226_10         |    81|
|132   |    fifo4                 |fifo226_11         |   113|
|133   |    fifo5                 |fifo226_12         |   123|
|134   |    fifo6                 |fifo226_13         |    73|
|135   |    inst_fltr_compute_f1  |fltr_compute_f1    |   311|
|136   |    inst_fltr_compute_f2  |fltr_compute_f2    |   255|
|137   |    inst_fltr_compute_f3  |fltr_compute_f3    |   329|
|138   |    inst_fltr_compute_h1  |fltr_compute_h1    |   207|
|139   |    inst_fltr_compute_h3  |fltr_compute_h3    |   239|
|140   |    inst_fltr_compute_h4  |fltr_compute_h4    |   221|
+------+--------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1851.141 ; gain = 375.504 ; free physical = 244202 ; free virtual = 312830
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1851.141 ; gain = 375.504 ; free physical = 244202 ; free virtual = 312830
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1851.145 ; gain = 375.504 ; free physical = 244211 ; free virtual = 312839
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1939.309 ; gain = 0.000 ; free physical = 243949 ; free virtual = 312578
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
364 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1939.309 ; gain = 463.770 ; free physical = 244008 ; free virtual = 312636
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2531.965 ; gain = 592.656 ; free physical = 244447 ; free virtual = 313073
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_clk_v0]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2531.965 ; gain = 0.000 ; free physical = 244438 ; free virtual = 313064
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2555.977 ; gain = 0.000 ; free physical = 244401 ; free virtual = 313060
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2555.984 ; gain = 24.020 ; free physical = 244061 ; free virtual = 312700
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2699.246 ; gain = 0.004 ; free physical = 247250 ; free virtual = 315884

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 127c7c919

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2699.246 ; gain = 0.000 ; free physical = 247223 ; free virtual = 315856

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 127c7c919

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2699.246 ; gain = 0.000 ; free physical = 246897 ; free virtual = 315530
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14a09c721

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2699.246 ; gain = 0.000 ; free physical = 246839 ; free virtual = 315472
INFO: [Opt 31-389] Phase Constant propagation created 60 cells and removed 132 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c3fde37b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2699.246 ; gain = 0.000 ; free physical = 246754 ; free virtual = 315387
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c3fde37b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2699.246 ; gain = 0.000 ; free physical = 246726 ; free virtual = 315359
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: b05ff336

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2699.246 ; gain = 0.000 ; free physical = 246448 ; free virtual = 315081
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b05ff336

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2699.246 ; gain = 0.000 ; free physical = 246429 ; free virtual = 315062
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |              60  |             132  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2699.246 ; gain = 0.000 ; free physical = 246419 ; free virtual = 315052
Ending Logic Optimization Task | Checksum: b05ff336

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2699.246 ; gain = 0.000 ; free physical = 246412 ; free virtual = 315045

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b05ff336

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2699.246 ; gain = 0.000 ; free physical = 246409 ; free virtual = 315042

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b05ff336

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.246 ; gain = 0.000 ; free physical = 246406 ; free virtual = 315039

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.246 ; gain = 0.000 ; free physical = 246406 ; free virtual = 315039
Ending Netlist Obfuscation Task | Checksum: b05ff336

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.246 ; gain = 0.000 ; free physical = 246396 ; free virtual = 315029
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2699.246 ; gain = 0.004 ; free physical = 246391 ; free virtual = 315024
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: b05ff336
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module sv_chip2_hierarchy_no_mem ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2761.246 ; gain = 30.004 ; free physical = 245952 ; free virtual = 314587
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.524 | TNS=-150.784 |
PSMgr Creation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 2792.660 ; gain = 61.418 ; free physical = 245721 ; free virtual = 314359
IDT: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2792.660 ; gain = 31.414 ; free physical = 245720 ; free virtual = 314359
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3010.840 ; gain = 218.180 ; free physical = 245229 ; free virtual = 313870
Power optimization passes: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3010.840 ; gain = 279.598 ; free physical = 245200 ; free virtual = 313841

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:01 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245303 ; free virtual = 313944


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design sv_chip2_hierarchy_no_mem ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 15 accepted clusters 15

Number of Slice Registers augmented: 0 newly gated: 39 Total: 11807
Number of SRLs augmented: 0  newly gated: 0 Total: 876
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/51 RAMS dropped: 0/0 Clusters dropped: 0/15 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: c7d1aafa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245089 ; free virtual = 313730
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: c7d1aafa
Power optimization: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 3010.840 ; gain = 311.594 ; free physical = 245160 ; free virtual = 313801
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 17425048 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e0119efc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245248 ; free virtual = 313889
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: e0119efc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245240 ; free virtual = 313881
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: e0119efc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245214 ; free virtual = 313855
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: e0119efc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245206 ; free virtual = 313847
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e0119efc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245184 ; free virtual = 313825

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245182 ; free virtual = 313823
Ending Netlist Obfuscation Task | Checksum: e0119efc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245168 ; free virtual = 313809
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:16 . Memory (MB): peak = 3010.840 ; gain = 311.594 ; free physical = 245168 ; free virtual = 313809
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244097 ; free virtual = 312742
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0c68cea6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244096 ; free virtual = 312741
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244058 ; free virtual = 312700

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b8801775

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244011 ; free virtual = 312653

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13a1302ca

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 243840 ; free virtual = 312482

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13a1302ca

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 243899 ; free virtual = 312541
Phase 1 Placer Initialization | Checksum: 13a1302ca

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 243896 ; free virtual = 312538

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15f86ec34

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 243868 ; free virtual = 312510

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 12 candidate cells for DSP register optimization.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244466 ; free virtual = 313109
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244459 ; free virtual = 313101

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 21a9083a9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:31 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244426 ; free virtual = 313068
Phase 2 Global Placement | Checksum: 25bd8b4df

Time (s): cpu = 00:01:04 ; elapsed = 00:00:32 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244317 ; free virtual = 312960

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25bd8b4df

Time (s): cpu = 00:01:05 ; elapsed = 00:00:32 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244345 ; free virtual = 312988

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11383a266

Time (s): cpu = 00:01:11 ; elapsed = 00:00:35 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244227 ; free virtual = 312870

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19f6b71cf

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244185 ; free virtual = 312830

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1aae219a2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244151 ; free virtual = 312796

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19a1139ac

Time (s): cpu = 00:01:16 ; elapsed = 00:00:37 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244069 ; free virtual = 312713

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1ebfbc51c

Time (s): cpu = 00:01:19 ; elapsed = 00:00:39 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244026 ; free virtual = 312671

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 10d2ffb53

Time (s): cpu = 00:01:20 ; elapsed = 00:00:40 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 243993 ; free virtual = 312638

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: e1fd0776

Time (s): cpu = 00:01:20 ; elapsed = 00:00:40 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 243980 ; free virtual = 312625

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1c1cbc53d

Time (s): cpu = 00:01:24 ; elapsed = 00:00:41 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 243968 ; free virtual = 312612
Phase 3 Detail Placement | Checksum: 1c1cbc53d

Time (s): cpu = 00:01:25 ; elapsed = 00:00:42 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244053 ; free virtual = 312697

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 177bdbc88

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 177bdbc88

Time (s): cpu = 00:01:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245010 ; free virtual = 313653
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.524. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1cfdc1ba9

Time (s): cpu = 00:02:04 ; elapsed = 00:01:07 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245948 ; free virtual = 314590
Phase 4.1 Post Commit Optimization | Checksum: 1cfdc1ba9

Time (s): cpu = 00:02:05 ; elapsed = 00:01:07 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245931 ; free virtual = 314574

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cfdc1ba9

Time (s): cpu = 00:02:05 ; elapsed = 00:01:07 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245925 ; free virtual = 314567

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cfdc1ba9

Time (s): cpu = 00:02:05 ; elapsed = 00:01:08 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245919 ; free virtual = 314561

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245919 ; free virtual = 314561
Phase 4.4 Final Placement Cleanup | Checksum: 1fc8872a1

Time (s): cpu = 00:02:05 ; elapsed = 00:01:08 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245915 ; free virtual = 314558
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fc8872a1

Time (s): cpu = 00:02:06 ; elapsed = 00:01:08 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245912 ; free virtual = 314555
Ending Placer Task | Checksum: 181633b26

Time (s): cpu = 00:02:06 ; elapsed = 00:01:08 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245895 ; free virtual = 314538
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:10 ; elapsed = 00:01:14 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245894 ; free virtual = 314536
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245775 ; free virtual = 314418

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.550 | TNS=-143.494 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f87a606d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245196 ; free virtual = 313839
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.550 | TNS=-143.494 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 1f87a606d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245160 ; free virtual = 313803

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 53 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net v_fltr_1_left/inst_fltr_compute_f1/q7_reg[1]_0[0].  Re-placed instance v_fltr_1_left/inst_fltr_compute_f1/q7_reg[0]
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f1/q7_reg[1]_1[0].  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f1/dout0_i_102
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_25_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_25
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_54_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_54
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_74_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_74
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_91_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_91
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_73_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_73
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_86_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_86
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f1/q7_reg[1]_0[1].  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f1/q7_reg[1]
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f1/q7_reg[1]_1[1].  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f1/dout0_i_101
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_89_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_89
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_55_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_55
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_53_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_53
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_60_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_60
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_61_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_61
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_75_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_75
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_45_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_45
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_59_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_59
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_23_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_23
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_46_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_46
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_33_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_33
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_65_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_65
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_79_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_79
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_90_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_90
INFO: [Physopt 32-663] Processed net v_fltr_1_left/inst_fltr_compute_f2/q7_reg_n_0_[5].  Re-placed instance v_fltr_1_left/inst_fltr_compute_f2/q7_reg[5]
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_99_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_99
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_64_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_64
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_9_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_9
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_66_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_66
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/q7_reg[4]_0[0].  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/q7_reg[4]
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_100_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_100
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_76_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_76
INFO: [Physopt 32-663] Processed net v_fltr_1_left/inst_fltr_compute_f1/q1_reg[0]_0[0].  Re-placed instance v_fltr_1_left/inst_fltr_compute_f1/q1_reg[0]
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f1/q1[1].  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f1/q1_reg[1]
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_26_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_26
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_11_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_11
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_8_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_8
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_24_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_24
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_44_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_44
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_34_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_34
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_87_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_87
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_84_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_84
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_10_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_10
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_58_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_58
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_31_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_31
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_49_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_49
INFO: [Physopt 32-663] Processed net v_fltr_1_left/inst_fltr_compute_f2/q1_reg_n_0_[5].  Re-placed instance v_fltr_1_left/inst_fltr_compute_f2/q1_reg[5]
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_80_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_80
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/q1_reg_n_0_[4].  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/q1_reg[4]
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_85_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_85
INFO: [Physopt 32-663] Processed net v_fltr_1_left/inst_fltr_compute_f2/q7_reg_n_0_[6].  Re-placed instance v_fltr_1_left/inst_fltr_compute_f2/q7_reg[6]
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_98_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_98
INFO: [Physopt 32-662] Processed net v_fltr_1_left/inst_fltr_compute_f2/dout0_i_56_n_0.  Did not re-place instance v_fltr_1_left/inst_fltr_compute_f2/dout0_i_56
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 5 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 5 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.548 | TNS=-143.304 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244998 ; free virtual = 313641
Phase 3 Placement Based Optimization | Checksum: 1b6804046

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244995 ; free virtual = 313637

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244989 ; free virtual = 313632
Phase 4 Rewire | Checksum: 1b6804046

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244985 ; free virtual = 313627

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 6 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net v_fltr_1_left/inst_fltr_compute_f1/q7_reg[1]_0[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net v_fltr_1_left/inst_fltr_compute_f1/q7_reg[1]_0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net v_fltr_1_left/inst_fltr_compute_f2/q7_reg[4]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net v_fltr_1_left/inst_fltr_compute_f2/q7_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net v_fltr_1_left/inst_fltr_compute_f1/q1_reg[0]_0[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net v_fltr_1_left/inst_fltr_compute_f1/q1[1]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.537 | TNS=-142.982 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244938 ; free virtual = 313581
Phase 5 Critical Cell Optimization | Checksum: 2734fd38f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244936 ; free virtual = 313579

Phase 6 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244939 ; free virtual = 313581
Phase 6 DSP Register Optimization | Checksum: 2734fd38f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244938 ; free virtual = 313581

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 2734fd38f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244937 ; free virtual = 313580

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 2734fd38f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244928 ; free virtual = 313571

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 2734fd38f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244920 ; free virtual = 313563

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 43 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 2 nets.  Swapped 24 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 24 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.524 | TNS=-142.020 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244925 ; free virtual = 313568
Phase 10 Critical Pin Optimization | Checksum: 2734fd38f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244917 ; free virtual = 313560

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 2734fd38f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244909 ; free virtual = 313552

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 2734fd38f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244899 ; free virtual = 313541
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244898 ; free virtual = 313541
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.524 | TNS=-142.020 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.002  |          0.191  |            0  |              0  |                     5  |           0  |           1  |  00:00:02  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.011  |          0.322  |            4  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.013  |          0.962  |            0  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.026  |          1.474  |            4  |              0  |                    10  |           0  |          11  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244911 ; free virtual = 313554
Ending Physical Synthesis Task | Checksum: 222cd9b05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244890 ; free virtual = 313533
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244899 ; free virtual = 313542
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244892 ; free virtual = 313535
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244870 ; free virtual = 313524
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244456 ; free virtual = 313140
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244216 ; free virtual = 312870
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6a0b3f07 ConstDB: 0 ShapeSum: c70da9c9 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "tm3_clk_v0" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "v_d_reg_s4_left_2to0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s4_left_2to0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s4_left_2to0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s4_left_2to0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s4_left_2to0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s4_left_2to0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s4_left_2to0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s4_left_2to0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s1_left_2to0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s1_left_2to0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s1_left_2to0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s1_left_2to0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s1_left_2to0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s1_left_2to0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s1_left_2to0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s1_left_2to0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s1_left_2to0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s1_left_2to0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s1_left_2to0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s1_left_2to0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s1_left_2to0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s1_left_2to0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s1_left_2to0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s1_left_2to0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_nd_s1_right_2to0" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_nd_s1_right_2to0". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s1_right_2to0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s1_right_2to0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s1_right_2to0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s1_right_2to0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s1_right_2to0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s1_right_2to0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s1_right_2to0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s1_right_2to0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s1_right_2to0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s1_right_2to0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s1_right_2to0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s1_right_2to0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_addr_reg[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_addr_reg[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s1_right_2to0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s1_right_2to0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s1_right_2to0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s1_right_2to0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_addr_reg[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_addr_reg[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s2_left_2to0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s2_left_2to0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s2_left_2to0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s2_left_2to0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s2_left_2to0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s2_left_2to0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s2_left_2to0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s2_left_2to0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s2_left_2to0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s2_left_2to0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s2_left_2to0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s2_left_2to0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s2_left_2to0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s2_left_2to0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s2_left_2to0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s2_left_2to0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_addr_reg[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_addr_reg[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s2_right_2to0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s2_right_2to0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s2_right_2to0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s2_right_2to0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s2_right_2to0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s2_right_2to0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s2_right_2to0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s2_right_2to0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s2_right_2to0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s2_right_2to0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s2_right_2to0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s2_right_2to0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s2_right_2to0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s2_right_2to0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s2_right_2to0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s2_right_2to0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s4_right_2to0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s4_right_2to0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s4_right_2to0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s4_right_2to0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s4_right_2to0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s4_right_2to0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s4_right_2to0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s4_right_2to0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s4_right_2to0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s4_right_2to0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s4_right_2to0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s4_right_2to0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v_d_reg_s4_right_2to0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v_d_reg_s4_right_2to0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 17831cecc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244181 ; free virtual = 312835
Post Restoration Checksum: NetGraph: 91077477 NumContArr: e72a5a55 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17831cecc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244172 ; free virtual = 312826

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17831cecc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244138 ; free virtual = 312792

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17831cecc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244137 ; free virtual = 312791
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15bb60ee6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 243956 ; free virtual = 312614
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.524 | TNS=-141.621| WHS=-0.019 | THS=-0.037 |

Phase 2 Router Initialization | Checksum: f24f797d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 243901 ; free virtual = 312563

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e31e608f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244983 ; free virtual = 313640

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 511
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.532 | TNS=-147.754| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c1cc25c1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244652 ; free virtual = 313308

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.532 | TNS=-144.258| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 24a6fd581

Time (s): cpu = 00:01:04 ; elapsed = 00:00:35 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244574 ; free virtual = 313229
Phase 4 Rip-up And Reroute | Checksum: 24a6fd581

Time (s): cpu = 00:01:04 ; elapsed = 00:00:35 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 244583 ; free virtual = 313238

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 24a6fd581

Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245734 ; free virtual = 314388
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.532 | TNS=-144.258| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d855f1ad

Time (s): cpu = 00:01:07 ; elapsed = 00:00:36 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245709 ; free virtual = 314363

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d855f1ad

Time (s): cpu = 00:01:07 ; elapsed = 00:00:36 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245718 ; free virtual = 314372
Phase 5 Delay and Skew Optimization | Checksum: 1d855f1ad

Time (s): cpu = 00:01:07 ; elapsed = 00:00:36 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245709 ; free virtual = 314364

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18fc89047

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245594 ; free virtual = 314248
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.532 | TNS=-144.072| WHS=0.077  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18fc89047

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245537 ; free virtual = 314192
Phase 6 Post Hold Fix | Checksum: 18fc89047

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245560 ; free virtual = 314215

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.4724 %
  Global Horizontal Routing Utilization  = 9.02527 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X19Y38 -> INT_R_X19Y38
East Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1da2f3db4

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245476 ; free virtual = 314131

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1da2f3db4

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245423 ; free virtual = 314077

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e523ed9b

Time (s): cpu = 00:01:11 ; elapsed = 00:00:38 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245314 ; free virtual = 313971

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.532 | TNS=-144.072| WHS=0.077  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1e523ed9b

Time (s): cpu = 00:01:11 ; elapsed = 00:00:38 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245266 ; free virtual = 313922
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:11 ; elapsed = 00:00:38 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245315 ; free virtual = 313971

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:44 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245314 ; free virtual = 313970
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245314 ; free virtual = 313970
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245350 ; free virtual = 314023
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245302 ; free virtual = 314004
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245082 ; free virtual = 313750
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3010.840 ; gain = 0.000 ; free physical = 245717 ; free virtual = 314384
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:41:52 2022...
