
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tfmtodit_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401300 <.init>:
  401300:	stp	x29, x30, [sp, #-16]!
  401304:	mov	x29, sp
  401308:	bl	4016f0 <feof@plt+0x60>
  40130c:	ldp	x29, x30, [sp], #16
  401310:	ret

Disassembly of section .plt:

0000000000401320 <_Znam@plt-0x20>:
  401320:	stp	x16, x30, [sp, #-16]!
  401324:	adrp	x16, 418000 <_ZdlPvm@@Base+0x10b68>
  401328:	ldr	x17, [x16, #4088]
  40132c:	add	x16, x16, #0xff8
  401330:	br	x17
  401334:	nop
  401338:	nop
  40133c:	nop

0000000000401340 <_Znam@plt>:
  401340:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401344:	ldr	x17, [x16]
  401348:	add	x16, x16, #0x0
  40134c:	br	x17

0000000000401350 <fputs@plt>:
  401350:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401354:	ldr	x17, [x16, #8]
  401358:	add	x16, x16, #0x8
  40135c:	br	x17

0000000000401360 <fread@plt>:
  401360:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401364:	ldr	x17, [x16, #16]
  401368:	add	x16, x16, #0x10
  40136c:	br	x17

0000000000401370 <puts@plt>:
  401370:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401374:	ldr	x17, [x16, #24]
  401378:	add	x16, x16, #0x18
  40137c:	br	x17

0000000000401380 <ungetc@plt>:
  401380:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401384:	ldr	x17, [x16, #32]
  401388:	add	x16, x16, #0x20
  40138c:	br	x17

0000000000401390 <isalnum@plt>:
  401390:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16, #40]
  401398:	add	x16, x16, #0x28
  40139c:	br	x17

00000000004013a0 <strlen@plt>:
  4013a0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4013a4:	ldr	x17, [x16, #48]
  4013a8:	add	x16, x16, #0x30
  4013ac:	br	x17

00000000004013b0 <fprintf@plt>:
  4013b0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16, #56]
  4013b8:	add	x16, x16, #0x38
  4013bc:	br	x17

00000000004013c0 <putc@plt>:
  4013c0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #64]
  4013c8:	add	x16, x16, #0x40
  4013cc:	br	x17

00000000004013d0 <islower@plt>:
  4013d0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #72]
  4013d8:	add	x16, x16, #0x48
  4013dc:	br	x17

00000000004013e0 <fclose@plt>:
  4013e0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4013e4:	ldr	x17, [x16, #80]
  4013e8:	add	x16, x16, #0x50
  4013ec:	br	x17

00000000004013f0 <isspace@plt>:
  4013f0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4013f4:	ldr	x17, [x16, #88]
  4013f8:	add	x16, x16, #0x58
  4013fc:	br	x17

0000000000401400 <memcmp@plt>:
  401400:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16, #96]
  401408:	add	x16, x16, #0x60
  40140c:	br	x17

0000000000401410 <strtol@plt>:
  401410:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16, #104]
  401418:	add	x16, x16, #0x68
  40141c:	br	x17

0000000000401420 <free@plt>:
  401420:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #112]
  401428:	add	x16, x16, #0x70
  40142c:	br	x17

0000000000401430 <strchr@plt>:
  401430:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #120]
  401438:	add	x16, x16, #0x78
  40143c:	br	x17

0000000000401440 <_exit@plt>:
  401440:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #128]
  401448:	add	x16, x16, #0x80
  40144c:	br	x17

0000000000401450 <freopen@plt>:
  401450:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #136]
  401458:	add	x16, x16, #0x88
  40145c:	br	x17

0000000000401460 <strerror@plt>:
  401460:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #144]
  401468:	add	x16, x16, #0x90
  40146c:	br	x17

0000000000401470 <strcpy@plt>:
  401470:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #152]
  401478:	add	x16, x16, #0x98
  40147c:	br	x17

0000000000401480 <strtok@plt>:
  401480:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #160]
  401488:	add	x16, x16, #0xa0
  40148c:	br	x17

0000000000401490 <isxdigit@plt>:
  401490:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #168]
  401498:	add	x16, x16, #0xa8
  40149c:	br	x17

00000000004014a0 <atan2@plt>:
  4014a0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #176]
  4014a8:	add	x16, x16, #0xb0
  4014ac:	br	x17

00000000004014b0 <__libc_start_main@plt>:
  4014b0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #184]
  4014b8:	add	x16, x16, #0xb8
  4014bc:	br	x17

00000000004014c0 <isgraph@plt>:
  4014c0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #192]
  4014c8:	add	x16, x16, #0xc0
  4014cc:	br	x17

00000000004014d0 <getc@plt>:
  4014d0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #200]
  4014d8:	add	x16, x16, #0xc8
  4014dc:	br	x17

00000000004014e0 <strncmp@plt>:
  4014e0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #208]
  4014e8:	add	x16, x16, #0xd0
  4014ec:	br	x17

00000000004014f0 <isprint@plt>:
  4014f0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #216]
  4014f8:	add	x16, x16, #0xd8
  4014fc:	br	x17

0000000000401500 <isupper@plt>:
  401500:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #224]
  401508:	add	x16, x16, #0xe0
  40150c:	br	x17

0000000000401510 <fputc@plt>:
  401510:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #232]
  401518:	add	x16, x16, #0xe8
  40151c:	br	x17

0000000000401520 <__isoc99_sscanf@plt>:
  401520:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401524:	ldr	x17, [x16, #240]
  401528:	add	x16, x16, #0xf0
  40152c:	br	x17

0000000000401530 <fflush@plt>:
  401530:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401534:	ldr	x17, [x16, #248]
  401538:	add	x16, x16, #0xf8
  40153c:	br	x17

0000000000401540 <isalpha@plt>:
  401540:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401544:	ldr	x17, [x16, #256]
  401548:	add	x16, x16, #0x100
  40154c:	br	x17

0000000000401550 <strrchr@plt>:
  401550:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401554:	ldr	x17, [x16, #264]
  401558:	add	x16, x16, #0x108
  40155c:	br	x17

0000000000401560 <_ZdaPv@plt>:
  401560:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401564:	ldr	x17, [x16, #272]
  401568:	add	x16, x16, #0x110
  40156c:	br	x17

0000000000401570 <__errno_location@plt>:
  401570:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401574:	ldr	x17, [x16, #280]
  401578:	add	x16, x16, #0x118
  40157c:	br	x17

0000000000401580 <fopen@plt>:
  401580:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401584:	ldr	x17, [x16, #288]
  401588:	add	x16, x16, #0x120
  40158c:	br	x17

0000000000401590 <__cxa_throw_bad_array_new_length@plt>:
  401590:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401594:	ldr	x17, [x16, #296]
  401598:	add	x16, x16, #0x128
  40159c:	br	x17

00000000004015a0 <strcmp@plt>:
  4015a0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4015a4:	ldr	x17, [x16, #304]
  4015a8:	add	x16, x16, #0x130
  4015ac:	br	x17

00000000004015b0 <fgets@plt>:
  4015b0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4015b4:	ldr	x17, [x16, #312]
  4015b8:	add	x16, x16, #0x138
  4015bc:	br	x17

00000000004015c0 <write@plt>:
  4015c0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4015c4:	ldr	x17, [x16, #320]
  4015c8:	add	x16, x16, #0x140
  4015cc:	br	x17

00000000004015d0 <malloc@plt>:
  4015d0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4015d4:	ldr	x17, [x16, #328]
  4015d8:	add	x16, x16, #0x148
  4015dc:	br	x17

00000000004015e0 <ispunct@plt>:
  4015e0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4015e4:	ldr	x17, [x16, #336]
  4015e8:	add	x16, x16, #0x150
  4015ec:	br	x17

00000000004015f0 <iscntrl@plt>:
  4015f0:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  4015f4:	ldr	x17, [x16, #344]
  4015f8:	add	x16, x16, #0x158
  4015fc:	br	x17

0000000000401600 <abort@plt>:
  401600:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401604:	ldr	x17, [x16, #352]
  401608:	add	x16, x16, #0x160
  40160c:	br	x17

0000000000401610 <getenv@plt>:
  401610:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401614:	ldr	x17, [x16, #360]
  401618:	add	x16, x16, #0x168
  40161c:	br	x17

0000000000401620 <__gxx_personality_v0@plt>:
  401620:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401624:	ldr	x17, [x16, #368]
  401628:	add	x16, x16, #0x170
  40162c:	br	x17

0000000000401630 <exit@plt>:
  401630:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	x17, [x16, #376]
  401638:	add	x16, x16, #0x178
  40163c:	br	x17

0000000000401640 <fwrite@plt>:
  401640:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401644:	ldr	x17, [x16, #384]
  401648:	add	x16, x16, #0x180
  40164c:	br	x17

0000000000401650 <_Unwind_Resume@plt>:
  401650:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401654:	ldr	x17, [x16, #392]
  401658:	add	x16, x16, #0x188
  40165c:	br	x17

0000000000401660 <ferror@plt>:
  401660:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401664:	ldr	x17, [x16, #400]
  401668:	add	x16, x16, #0x190
  40166c:	br	x17

0000000000401670 <__gmon_start__@plt>:
  401670:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401674:	ldr	x17, [x16, #408]
  401678:	add	x16, x16, #0x198
  40167c:	br	x17

0000000000401680 <printf@plt>:
  401680:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401684:	ldr	x17, [x16, #416]
  401688:	add	x16, x16, #0x1a0
  40168c:	br	x17

0000000000401690 <feof@plt>:
  401690:	adrp	x16, 419000 <_Znam@GLIBCXX_3.4>
  401694:	ldr	x17, [x16, #424]
  401698:	add	x16, x16, #0x1a8
  40169c:	br	x17

Disassembly of section .text:

00000000004016a0 <_Znwm@@Base-0x5d3c>:
  4016a0:	mov	x29, #0x0                   	// #0
  4016a4:	mov	x30, #0x0                   	// #0
  4016a8:	mov	x5, x0
  4016ac:	ldr	x1, [sp]
  4016b0:	add	x2, sp, #0x8
  4016b4:	mov	x6, sp
  4016b8:	movz	x0, #0x0, lsl #48
  4016bc:	movk	x0, #0x0, lsl #32
  4016c0:	movk	x0, #0x40, lsl #16
  4016c4:	movk	x0, #0x3bd8
  4016c8:	movz	x3, #0x0, lsl #48
  4016cc:	movk	x3, #0x0, lsl #32
  4016d0:	movk	x3, #0x40, lsl #16
  4016d4:	movk	x3, #0x7518
  4016d8:	movz	x4, #0x0, lsl #48
  4016dc:	movk	x4, #0x0, lsl #32
  4016e0:	movk	x4, #0x40, lsl #16
  4016e4:	movk	x4, #0x7598
  4016e8:	bl	4014b0 <__libc_start_main@plt>
  4016ec:	bl	401600 <abort@plt>
  4016f0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x10b68>
  4016f4:	ldr	x0, [x0, #4064]
  4016f8:	cbz	x0, 401700 <feof@plt+0x70>
  4016fc:	b	401670 <__gmon_start__@plt>
  401700:	ret
  401704:	stp	x29, x30, [sp, #-32]!
  401708:	mov	x29, sp
  40170c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  401710:	add	x0, x0, #0x2c0
  401714:	str	x0, [sp, #24]
  401718:	ldr	x0, [sp, #24]
  40171c:	str	x0, [sp, #24]
  401720:	ldr	x1, [sp, #24]
  401724:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  401728:	add	x0, x0, #0x2c0
  40172c:	cmp	x1, x0
  401730:	b.eq	40176c <feof@plt+0xdc>  // b.none
  401734:	adrp	x0, 407000 <feof@plt+0x5970>
  401738:	add	x0, x0, #0x5b8
  40173c:	ldr	x0, [x0]
  401740:	str	x0, [sp, #16]
  401744:	ldr	x0, [sp, #16]
  401748:	str	x0, [sp, #16]
  40174c:	ldr	x0, [sp, #16]
  401750:	cmp	x0, #0x0
  401754:	b.eq	401770 <feof@plt+0xe0>  // b.none
  401758:	ldr	x1, [sp, #16]
  40175c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  401760:	add	x0, x0, #0x2c0
  401764:	blr	x1
  401768:	b	401770 <feof@plt+0xe0>
  40176c:	nop
  401770:	ldp	x29, x30, [sp], #32
  401774:	ret
  401778:	stp	x29, x30, [sp, #-48]!
  40177c:	mov	x29, sp
  401780:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  401784:	add	x0, x0, #0x2c0
  401788:	str	x0, [sp, #40]
  40178c:	ldr	x0, [sp, #40]
  401790:	str	x0, [sp, #40]
  401794:	ldr	x1, [sp, #40]
  401798:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  40179c:	add	x0, x0, #0x2c0
  4017a0:	sub	x0, x1, x0
  4017a4:	asr	x0, x0, #3
  4017a8:	lsr	x1, x0, #63
  4017ac:	add	x0, x1, x0
  4017b0:	asr	x0, x0, #1
  4017b4:	str	x0, [sp, #32]
  4017b8:	ldr	x0, [sp, #32]
  4017bc:	cmp	x0, #0x0
  4017c0:	b.eq	401800 <feof@plt+0x170>  // b.none
  4017c4:	adrp	x0, 407000 <feof@plt+0x5970>
  4017c8:	add	x0, x0, #0x5c0
  4017cc:	ldr	x0, [x0]
  4017d0:	str	x0, [sp, #24]
  4017d4:	ldr	x0, [sp, #24]
  4017d8:	str	x0, [sp, #24]
  4017dc:	ldr	x0, [sp, #24]
  4017e0:	cmp	x0, #0x0
  4017e4:	b.eq	401804 <feof@plt+0x174>  // b.none
  4017e8:	ldr	x2, [sp, #24]
  4017ec:	ldr	x1, [sp, #32]
  4017f0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4017f4:	add	x0, x0, #0x2c0
  4017f8:	blr	x2
  4017fc:	b	401804 <feof@plt+0x174>
  401800:	nop
  401804:	ldp	x29, x30, [sp], #48
  401808:	ret
  40180c:	stp	x29, x30, [sp, #-16]!
  401810:	mov	x29, sp
  401814:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  401818:	add	x0, x0, #0x2d0
  40181c:	ldrb	w0, [x0]
  401820:	and	x0, x0, #0xff
  401824:	cmp	x0, #0x0
  401828:	b.ne	401844 <feof@plt+0x1b4>  // b.any
  40182c:	bl	401704 <feof@plt+0x74>
  401830:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  401834:	add	x0, x0, #0x2d0
  401838:	mov	w1, #0x1                   	// #1
  40183c:	strb	w1, [x0]
  401840:	b	401848 <feof@plt+0x1b8>
  401844:	nop
  401848:	ldp	x29, x30, [sp], #16
  40184c:	ret
  401850:	stp	x29, x30, [sp, #-16]!
  401854:	mov	x29, sp
  401858:	bl	401778 <feof@plt+0xe8>
  40185c:	nop
  401860:	ldp	x29, x30, [sp], #16
  401864:	ret
  401868:	sub	sp, sp, #0x10
  40186c:	str	x0, [sp, #8]
  401870:	str	x1, [sp]
  401874:	ldr	x0, [sp, #8]
  401878:	ldr	x1, [sp]
  40187c:	str	x1, [x0]
  401880:	ldr	x0, [sp, #8]
  401884:	ldr	x0, [x0]
  401888:	ldr	w1, [x0]
  40188c:	ldr	x0, [sp, #8]
  401890:	str	w1, [x0, #8]
  401894:	ldr	x0, [sp, #8]
  401898:	mov	w1, #0xffffffff            	// #-1
  40189c:	str	w1, [x0, #12]
  4018a0:	nop
  4018a4:	add	sp, sp, #0x10
  4018a8:	ret
  4018ac:	sub	sp, sp, #0x30
  4018b0:	str	x0, [sp, #24]
  4018b4:	str	x1, [sp, #16]
  4018b8:	str	x2, [sp, #8]
  4018bc:	str	x3, [sp]
  4018c0:	ldr	x0, [sp, #24]
  4018c4:	ldr	w1, [x0, #8]
  4018c8:	ldr	x0, [sp, #24]
  4018cc:	ldr	x0, [x0]
  4018d0:	ldr	w0, [x0, #4]
  4018d4:	cmp	w1, w0
  4018d8:	b.gt	401bc8 <feof@plt+0x538>
  4018dc:	ldr	x0, [sp, #24]
  4018e0:	ldr	x0, [x0]
  4018e4:	ldr	x2, [x0, #48]
  4018e8:	ldr	x0, [sp, #24]
  4018ec:	ldr	w1, [x0, #8]
  4018f0:	ldr	x0, [sp, #24]
  4018f4:	ldr	x0, [x0]
  4018f8:	ldr	w0, [x0]
  4018fc:	sub	w0, w1, w0
  401900:	sxtw	x1, w0
  401904:	mov	x0, x1
  401908:	lsl	x0, x0, #1
  40190c:	add	x0, x0, x1
  401910:	lsl	x0, x0, #1
  401914:	add	x0, x2, x0
  401918:	ldrb	w0, [x0, #4]
  40191c:	cmp	w0, #0x1
  401920:	b.ne	401bb0 <feof@plt+0x520>  // b.any
  401924:	ldr	x0, [sp, #24]
  401928:	ldr	w0, [x0, #12]
  40192c:	cmp	w0, #0x0
  401930:	b.ge	401a04 <feof@plt+0x374>  // b.tcont
  401934:	ldr	x0, [sp, #24]
  401938:	ldr	x0, [x0]
  40193c:	ldr	x2, [x0, #48]
  401940:	ldr	x0, [sp, #24]
  401944:	ldr	w1, [x0, #8]
  401948:	ldr	x0, [sp, #24]
  40194c:	ldr	x0, [x0]
  401950:	ldr	w0, [x0]
  401954:	sub	w0, w1, w0
  401958:	sxtw	x1, w0
  40195c:	mov	x0, x1
  401960:	lsl	x0, x0, #1
  401964:	add	x0, x0, x1
  401968:	lsl	x0, x0, #1
  40196c:	add	x0, x2, x0
  401970:	ldrb	w0, [x0, #5]
  401974:	mov	w1, w0
  401978:	ldr	x0, [sp, #24]
  40197c:	str	w1, [x0, #12]
  401980:	ldr	x0, [sp, #24]
  401984:	ldr	x0, [x0]
  401988:	ldr	x1, [x0, #88]
  40198c:	ldr	x0, [sp, #24]
  401990:	ldr	w0, [x0, #12]
  401994:	sxtw	x0, w0
  401998:	lsl	x0, x0, #2
  40199c:	add	x0, x1, x0
  4019a0:	ldrb	w0, [x0]
  4019a4:	cmp	w0, #0x80
  4019a8:	b.ls	401a04 <feof@plt+0x374>  // b.plast
  4019ac:	ldr	x0, [sp, #24]
  4019b0:	ldr	x0, [x0]
  4019b4:	ldr	x1, [x0, #88]
  4019b8:	ldr	x0, [sp, #24]
  4019bc:	ldr	w0, [x0, #12]
  4019c0:	sxtw	x0, w0
  4019c4:	lsl	x0, x0, #2
  4019c8:	add	x0, x1, x0
  4019cc:	ldrb	w0, [x0, #2]
  4019d0:	lsl	w0, w0, #8
  4019d4:	ldr	x1, [sp, #24]
  4019d8:	ldr	x1, [x1]
  4019dc:	ldr	x2, [x1, #88]
  4019e0:	ldr	x1, [sp, #24]
  4019e4:	ldr	w1, [x1, #12]
  4019e8:	sxtw	x1, w1
  4019ec:	lsl	x1, x1, #2
  4019f0:	add	x1, x2, x1
  4019f4:	ldrb	w1, [x1, #3]
  4019f8:	add	w1, w0, w1
  4019fc:	ldr	x0, [sp, #24]
  401a00:	str	w1, [x0, #12]
  401a04:	ldr	x0, [sp, #24]
  401a08:	ldr	x0, [x0]
  401a0c:	ldr	x1, [x0, #88]
  401a10:	ldr	x0, [sp, #24]
  401a14:	ldr	w0, [x0, #12]
  401a18:	sxtw	x0, w0
  401a1c:	lsl	x0, x0, #2
  401a20:	add	x0, x1, x0
  401a24:	ldrb	w0, [x0]
  401a28:	str	w0, [sp, #44]
  401a2c:	ldr	w0, [sp, #44]
  401a30:	cmp	w0, #0x80
  401a34:	b.gt	401b74 <feof@plt+0x4e4>
  401a38:	ldr	x0, [sp, #24]
  401a3c:	ldr	x0, [x0]
  401a40:	ldr	x1, [x0, #88]
  401a44:	ldr	x0, [sp, #24]
  401a48:	ldr	w0, [x0, #12]
  401a4c:	sxtw	x0, w0
  401a50:	lsl	x0, x0, #2
  401a54:	add	x0, x1, x0
  401a58:	ldrb	w0, [x0, #2]
  401a5c:	sxtb	w0, w0
  401a60:	cmp	w0, #0x0
  401a64:	b.ge	401b74 <feof@plt+0x4e4>  // b.tcont
  401a68:	ldr	x0, [sp, #24]
  401a6c:	ldr	w0, [x0, #8]
  401a70:	and	w1, w0, #0xff
  401a74:	ldr	x0, [sp, #16]
  401a78:	strb	w1, [x0]
  401a7c:	ldr	x0, [sp, #24]
  401a80:	ldr	x0, [x0]
  401a84:	ldr	x1, [x0, #88]
  401a88:	ldr	x0, [sp, #24]
  401a8c:	ldr	w0, [x0, #12]
  401a90:	sxtw	x0, w0
  401a94:	lsl	x0, x0, #2
  401a98:	add	x0, x1, x0
  401a9c:	ldrb	w1, [x0, #1]
  401aa0:	ldr	x0, [sp, #8]
  401aa4:	strb	w1, [x0]
  401aa8:	ldr	x0, [sp, #24]
  401aac:	ldr	x0, [x0]
  401ab0:	ldr	x1, [x0, #96]
  401ab4:	ldr	x0, [sp, #24]
  401ab8:	ldr	x0, [x0]
  401abc:	ldr	x2, [x0, #88]
  401ac0:	ldr	x0, [sp, #24]
  401ac4:	ldr	w0, [x0, #12]
  401ac8:	sxtw	x0, w0
  401acc:	lsl	x0, x0, #2
  401ad0:	add	x0, x2, x0
  401ad4:	ldrb	w0, [x0, #2]
  401ad8:	sub	w0, w0, #0x80
  401adc:	lsl	w0, w0, #8
  401ae0:	ldr	x2, [sp, #24]
  401ae4:	ldr	x2, [x2]
  401ae8:	ldr	x3, [x2, #88]
  401aec:	ldr	x2, [sp, #24]
  401af0:	ldr	w2, [x2, #12]
  401af4:	sxtw	x2, w2
  401af8:	lsl	x2, x2, #2
  401afc:	add	x2, x3, x2
  401b00:	ldrb	w2, [x2, #3]
  401b04:	add	w0, w0, w2
  401b08:	sxtw	x0, w0
  401b0c:	lsl	x0, x0, #2
  401b10:	add	x0, x1, x0
  401b14:	ldr	w1, [x0]
  401b18:	ldr	x0, [sp]
  401b1c:	str	w1, [x0]
  401b20:	ldr	w0, [sp, #44]
  401b24:	cmp	w0, #0x80
  401b28:	b.ne	401b50 <feof@plt+0x4c0>  // b.any
  401b2c:	ldr	x0, [sp, #24]
  401b30:	ldr	w0, [x0, #8]
  401b34:	add	w1, w0, #0x1
  401b38:	ldr	x0, [sp, #24]
  401b3c:	str	w1, [x0, #8]
  401b40:	ldr	x0, [sp, #24]
  401b44:	mov	w1, #0xffffffff            	// #-1
  401b48:	str	w1, [x0, #12]
  401b4c:	b	401b6c <feof@plt+0x4dc>
  401b50:	ldr	x0, [sp, #24]
  401b54:	ldr	w1, [x0, #12]
  401b58:	ldr	w0, [sp, #44]
  401b5c:	add	w0, w0, #0x1
  401b60:	add	w1, w1, w0
  401b64:	ldr	x0, [sp, #24]
  401b68:	str	w1, [x0, #12]
  401b6c:	mov	w0, #0x1                   	// #1
  401b70:	b	401bcc <feof@plt+0x53c>
  401b74:	ldr	w0, [sp, #44]
  401b78:	cmp	w0, #0x7f
  401b7c:	b.gt	401ba0 <feof@plt+0x510>
  401b80:	ldr	x0, [sp, #24]
  401b84:	ldr	w1, [x0, #12]
  401b88:	ldr	w0, [sp, #44]
  401b8c:	add	w0, w0, #0x1
  401b90:	add	w1, w1, w0
  401b94:	ldr	x0, [sp, #24]
  401b98:	str	w1, [x0, #12]
  401b9c:	b	401a04 <feof@plt+0x374>
  401ba0:	nop
  401ba4:	ldr	x0, [sp, #24]
  401ba8:	mov	w1, #0xffffffff            	// #-1
  401bac:	str	w1, [x0, #12]
  401bb0:	ldr	x0, [sp, #24]
  401bb4:	ldr	w0, [x0, #8]
  401bb8:	add	w1, w0, #0x1
  401bbc:	ldr	x0, [sp, #24]
  401bc0:	str	w1, [x0, #8]
  401bc4:	b	4018c0 <feof@plt+0x230>
  401bc8:	mov	w0, #0x0                   	// #0
  401bcc:	add	sp, sp, #0x30
  401bd0:	ret
  401bd4:	sub	sp, sp, #0x10
  401bd8:	str	x0, [sp, #8]
  401bdc:	ldr	x0, [sp, #8]
  401be0:	str	xzr, [x0, #48]
  401be4:	ldr	x0, [sp, #8]
  401be8:	str	xzr, [x0, #56]
  401bec:	ldr	x0, [sp, #8]
  401bf0:	str	xzr, [x0, #64]
  401bf4:	ldr	x0, [sp, #8]
  401bf8:	str	xzr, [x0, #72]
  401bfc:	ldr	x0, [sp, #8]
  401c00:	str	xzr, [x0, #80]
  401c04:	ldr	x0, [sp, #8]
  401c08:	str	xzr, [x0, #88]
  401c0c:	ldr	x0, [sp, #8]
  401c10:	str	xzr, [x0, #96]
  401c14:	ldr	x0, [sp, #8]
  401c18:	str	xzr, [x0, #104]
  401c1c:	nop
  401c20:	add	sp, sp, #0x10
  401c24:	ret
  401c28:	stp	x29, x30, [sp, #-64]!
  401c2c:	mov	x29, sp
  401c30:	str	x0, [sp, #40]
  401c34:	strb	w1, [sp, #39]
  401c38:	strb	w2, [sp, #38]
  401c3c:	str	x3, [sp, #24]
  401c40:	ldrb	w0, [sp, #39]
  401c44:	mov	w1, w0
  401c48:	ldr	x0, [sp, #40]
  401c4c:	bl	401e0c <feof@plt+0x77c>
  401c50:	cmp	w0, #0x0
  401c54:	b.eq	401c9c <feof@plt+0x60c>  // b.none
  401c58:	ldr	x0, [sp, #40]
  401c5c:	ldr	x2, [x0, #48]
  401c60:	ldrb	w1, [sp, #39]
  401c64:	ldr	x0, [sp, #40]
  401c68:	ldr	w0, [x0]
  401c6c:	sub	w0, w1, w0
  401c70:	sxtw	x1, w0
  401c74:	mov	x0, x1
  401c78:	lsl	x0, x0, #1
  401c7c:	add	x0, x0, x1
  401c80:	lsl	x0, x0, #1
  401c84:	add	x0, x2, x0
  401c88:	ldrb	w0, [x0, #4]
  401c8c:	cmp	w0, #0x1
  401c90:	b.ne	401c9c <feof@plt+0x60c>  // b.any
  401c94:	mov	w0, #0x1                   	// #1
  401c98:	b	401ca0 <feof@plt+0x610>
  401c9c:	mov	w0, #0x0                   	// #0
  401ca0:	cmp	w0, #0x0
  401ca4:	b.eq	401e00 <feof@plt+0x770>  // b.none
  401ca8:	ldr	x0, [sp, #40]
  401cac:	ldr	x2, [x0, #48]
  401cb0:	ldrb	w1, [sp, #39]
  401cb4:	ldr	x0, [sp, #40]
  401cb8:	ldr	w0, [x0]
  401cbc:	sub	w0, w1, w0
  401cc0:	sxtw	x1, w0
  401cc4:	mov	x0, x1
  401cc8:	lsl	x0, x0, #1
  401ccc:	add	x0, x0, x1
  401cd0:	lsl	x0, x0, #1
  401cd4:	add	x0, x2, x0
  401cd8:	ldrb	w0, [x0, #5]
  401cdc:	str	w0, [sp, #60]
  401ce0:	ldr	x0, [sp, #40]
  401ce4:	ldr	x1, [x0, #88]
  401ce8:	ldrsw	x0, [sp, #60]
  401cec:	lsl	x0, x0, #2
  401cf0:	add	x0, x1, x0
  401cf4:	ldrb	w0, [x0]
  401cf8:	cmp	w0, #0x80
  401cfc:	b.ls	401d3c <feof@plt+0x6ac>  // b.plast
  401d00:	ldr	x0, [sp, #40]
  401d04:	ldr	x1, [x0, #88]
  401d08:	ldrsw	x0, [sp, #60]
  401d0c:	lsl	x0, x0, #2
  401d10:	add	x0, x1, x0
  401d14:	ldrb	w0, [x0, #2]
  401d18:	lsl	w0, w0, #8
  401d1c:	ldr	x1, [sp, #40]
  401d20:	ldr	x2, [x1, #88]
  401d24:	ldrsw	x1, [sp, #60]
  401d28:	lsl	x1, x1, #2
  401d2c:	add	x1, x2, x1
  401d30:	ldrb	w1, [x1, #3]
  401d34:	add	w0, w0, w1
  401d38:	str	w0, [sp, #60]
  401d3c:	ldr	x0, [sp, #40]
  401d40:	ldr	x1, [x0, #88]
  401d44:	ldrsw	x0, [sp, #60]
  401d48:	lsl	x0, x0, #2
  401d4c:	add	x0, x1, x0
  401d50:	ldrb	w0, [x0]
  401d54:	str	w0, [sp, #56]
  401d58:	ldr	w0, [sp, #56]
  401d5c:	cmp	w0, #0x80
  401d60:	b.gt	401df4 <feof@plt+0x764>
  401d64:	ldr	x0, [sp, #40]
  401d68:	ldr	x1, [x0, #88]
  401d6c:	ldrsw	x0, [sp, #60]
  401d70:	lsl	x0, x0, #2
  401d74:	add	x0, x1, x0
  401d78:	ldrb	w0, [x0, #2]
  401d7c:	cmp	w0, #0x0
  401d80:	b.ne	401dd0 <feof@plt+0x740>  // b.any
  401d84:	ldr	x0, [sp, #40]
  401d88:	ldr	x1, [x0, #88]
  401d8c:	ldrsw	x0, [sp, #60]
  401d90:	lsl	x0, x0, #2
  401d94:	add	x0, x1, x0
  401d98:	ldrb	w0, [x0, #1]
  401d9c:	ldrb	w1, [sp, #38]
  401da0:	cmp	w1, w0
  401da4:	b.ne	401dd0 <feof@plt+0x740>  // b.any
  401da8:	ldr	x0, [sp, #40]
  401dac:	ldr	x1, [x0, #88]
  401db0:	ldrsw	x0, [sp, #60]
  401db4:	lsl	x0, x0, #2
  401db8:	add	x0, x1, x0
  401dbc:	ldrb	w1, [x0, #3]
  401dc0:	ldr	x0, [sp, #24]
  401dc4:	strb	w1, [x0]
  401dc8:	mov	w0, #0x1                   	// #1
  401dcc:	b	401e04 <feof@plt+0x774>
  401dd0:	ldr	w0, [sp, #56]
  401dd4:	cmp	w0, #0x80
  401dd8:	b.eq	401dfc <feof@plt+0x76c>  // b.none
  401ddc:	ldr	w0, [sp, #56]
  401de0:	add	w0, w0, #0x1
  401de4:	ldr	w1, [sp, #60]
  401de8:	add	w0, w1, w0
  401dec:	str	w0, [sp, #60]
  401df0:	b	401d3c <feof@plt+0x6ac>
  401df4:	nop
  401df8:	b	401e00 <feof@plt+0x770>
  401dfc:	nop
  401e00:	mov	w0, #0x0                   	// #0
  401e04:	ldp	x29, x30, [sp], #64
  401e08:	ret
  401e0c:	sub	sp, sp, #0x10
  401e10:	str	x0, [sp, #8]
  401e14:	str	w1, [sp, #4]
  401e18:	ldr	x0, [sp, #8]
  401e1c:	ldr	w0, [x0]
  401e20:	ldr	w1, [sp, #4]
  401e24:	cmp	w1, w0
  401e28:	b.lt	401e84 <feof@plt+0x7f4>  // b.tstop
  401e2c:	ldr	x0, [sp, #8]
  401e30:	ldr	w0, [x0, #4]
  401e34:	ldr	w1, [sp, #4]
  401e38:	cmp	w1, w0
  401e3c:	b.gt	401e84 <feof@plt+0x7f4>
  401e40:	ldr	x0, [sp, #8]
  401e44:	ldr	x2, [x0, #48]
  401e48:	ldr	x0, [sp, #8]
  401e4c:	ldr	w0, [x0]
  401e50:	ldr	w1, [sp, #4]
  401e54:	sub	w0, w1, w0
  401e58:	sxtw	x1, w0
  401e5c:	mov	x0, x1
  401e60:	lsl	x0, x0, #1
  401e64:	add	x0, x0, x1
  401e68:	lsl	x0, x0, #1
  401e6c:	add	x0, x2, x0
  401e70:	ldrb	w0, [x0]
  401e74:	cmp	w0, #0x0
  401e78:	b.eq	401e84 <feof@plt+0x7f4>  // b.none
  401e7c:	mov	w0, #0x1                   	// #1
  401e80:	b	401e88 <feof@plt+0x7f8>
  401e84:	mov	w0, #0x0                   	// #0
  401e88:	add	sp, sp, #0x10
  401e8c:	ret
  401e90:	sub	sp, sp, #0x10
  401e94:	str	x0, [sp, #8]
  401e98:	str	w1, [sp, #4]
  401e9c:	ldr	x0, [sp, #8]
  401ea0:	ldr	x2, [x0, #56]
  401ea4:	ldr	x0, [sp, #8]
  401ea8:	ldr	x3, [x0, #48]
  401eac:	ldr	x0, [sp, #8]
  401eb0:	ldr	w0, [x0]
  401eb4:	ldr	w1, [sp, #4]
  401eb8:	sub	w0, w1, w0
  401ebc:	sxtw	x1, w0
  401ec0:	mov	x0, x1
  401ec4:	lsl	x0, x0, #1
  401ec8:	add	x0, x0, x1
  401ecc:	lsl	x0, x0, #1
  401ed0:	add	x0, x3, x0
  401ed4:	ldrb	w0, [x0]
  401ed8:	and	x0, x0, #0xff
  401edc:	lsl	x0, x0, #2
  401ee0:	add	x0, x2, x0
  401ee4:	ldr	w0, [x0]
  401ee8:	add	sp, sp, #0x10
  401eec:	ret
  401ef0:	sub	sp, sp, #0x10
  401ef4:	str	x0, [sp, #8]
  401ef8:	str	w1, [sp, #4]
  401efc:	ldr	x0, [sp, #8]
  401f00:	ldr	x2, [x0, #64]
  401f04:	ldr	x0, [sp, #8]
  401f08:	ldr	x3, [x0, #48]
  401f0c:	ldr	x0, [sp, #8]
  401f10:	ldr	w0, [x0]
  401f14:	ldr	w1, [sp, #4]
  401f18:	sub	w0, w1, w0
  401f1c:	sxtw	x1, w0
  401f20:	mov	x0, x1
  401f24:	lsl	x0, x0, #1
  401f28:	add	x0, x0, x1
  401f2c:	lsl	x0, x0, #1
  401f30:	add	x0, x3, x0
  401f34:	ldrb	w0, [x0, #1]
  401f38:	and	x0, x0, #0xff
  401f3c:	lsl	x0, x0, #2
  401f40:	add	x0, x2, x0
  401f44:	ldr	w0, [x0]
  401f48:	add	sp, sp, #0x10
  401f4c:	ret
  401f50:	sub	sp, sp, #0x10
  401f54:	str	x0, [sp, #8]
  401f58:	str	w1, [sp, #4]
  401f5c:	ldr	x0, [sp, #8]
  401f60:	ldr	x2, [x0, #72]
  401f64:	ldr	x0, [sp, #8]
  401f68:	ldr	x3, [x0, #48]
  401f6c:	ldr	x0, [sp, #8]
  401f70:	ldr	w0, [x0]
  401f74:	ldr	w1, [sp, #4]
  401f78:	sub	w0, w1, w0
  401f7c:	sxtw	x1, w0
  401f80:	mov	x0, x1
  401f84:	lsl	x0, x0, #1
  401f88:	add	x0, x0, x1
  401f8c:	lsl	x0, x0, #1
  401f90:	add	x0, x3, x0
  401f94:	ldrb	w0, [x0, #2]
  401f98:	and	x0, x0, #0xff
  401f9c:	lsl	x0, x0, #2
  401fa0:	add	x0, x2, x0
  401fa4:	ldr	w0, [x0]
  401fa8:	add	sp, sp, #0x10
  401fac:	ret
  401fb0:	sub	sp, sp, #0x10
  401fb4:	str	x0, [sp, #8]
  401fb8:	str	w1, [sp, #4]
  401fbc:	ldr	x0, [sp, #8]
  401fc0:	ldr	x2, [x0, #80]
  401fc4:	ldr	x0, [sp, #8]
  401fc8:	ldr	x3, [x0, #48]
  401fcc:	ldr	x0, [sp, #8]
  401fd0:	ldr	w0, [x0]
  401fd4:	ldr	w1, [sp, #4]
  401fd8:	sub	w0, w1, w0
  401fdc:	sxtw	x1, w0
  401fe0:	mov	x0, x1
  401fe4:	lsl	x0, x0, #1
  401fe8:	add	x0, x0, x1
  401fec:	lsl	x0, x0, #1
  401ff0:	add	x0, x3, x0
  401ff4:	ldrb	w0, [x0, #3]
  401ff8:	and	x0, x0, #0xff
  401ffc:	lsl	x0, x0, #2
  402000:	add	x0, x2, x0
  402004:	ldr	w0, [x0]
  402008:	add	sp, sp, #0x10
  40200c:	ret
  402010:	sub	sp, sp, #0x20
  402014:	str	x0, [sp, #24]
  402018:	str	w1, [sp, #20]
  40201c:	str	x2, [sp, #8]
  402020:	ldr	w0, [sp, #20]
  402024:	cmp	w0, #0x0
  402028:	b.le	402040 <feof@plt+0x9b0>
  40202c:	ldr	x0, [sp, #24]
  402030:	ldr	w0, [x0, #32]
  402034:	ldr	w1, [sp, #20]
  402038:	cmp	w1, w0
  40203c:	b.le	402048 <feof@plt+0x9b8>
  402040:	mov	w0, #0x0                   	// #0
  402044:	b	402070 <feof@plt+0x9e0>
  402048:	ldr	x0, [sp, #24]
  40204c:	ldr	x1, [x0, #104]
  402050:	ldrsw	x0, [sp, #20]
  402054:	lsl	x0, x0, #2
  402058:	sub	x0, x0, #0x4
  40205c:	add	x0, x1, x0
  402060:	ldr	w1, [x0]
  402064:	ldr	x0, [sp, #8]
  402068:	str	w1, [x0]
  40206c:	mov	w0, #0x1                   	// #1
  402070:	add	sp, sp, #0x20
  402074:	ret
  402078:	sub	sp, sp, #0x10
  40207c:	str	x0, [sp, #8]
  402080:	ldr	x0, [sp, #8]
  402084:	ldr	w0, [x0, #36]
  402088:	add	sp, sp, #0x10
  40208c:	ret
  402090:	sub	sp, sp, #0x10
  402094:	str	x0, [sp, #8]
  402098:	ldr	x0, [sp, #8]
  40209c:	ldr	w0, [x0, #40]
  4020a0:	add	sp, sp, #0x10
  4020a4:	ret
  4020a8:	stp	x29, x30, [sp, #-32]!
  4020ac:	mov	x29, sp
  4020b0:	str	x0, [sp, #24]
  4020b4:	ldr	x0, [sp, #24]
  4020b8:	ldr	x0, [x0, #48]
  4020bc:	cmp	x0, #0x0
  4020c0:	b.eq	4020d0 <feof@plt+0xa40>  // b.none
  4020c4:	ldr	x0, [sp, #24]
  4020c8:	ldr	x0, [x0, #48]
  4020cc:	bl	401560 <_ZdaPv@plt>
  4020d0:	ldr	x0, [sp, #24]
  4020d4:	ldr	x0, [x0, #56]
  4020d8:	cmp	x0, #0x0
  4020dc:	b.eq	4020ec <feof@plt+0xa5c>  // b.none
  4020e0:	ldr	x0, [sp, #24]
  4020e4:	ldr	x0, [x0, #56]
  4020e8:	bl	401560 <_ZdaPv@plt>
  4020ec:	ldr	x0, [sp, #24]
  4020f0:	ldr	x0, [x0, #64]
  4020f4:	cmp	x0, #0x0
  4020f8:	b.eq	402108 <feof@plt+0xa78>  // b.none
  4020fc:	ldr	x0, [sp, #24]
  402100:	ldr	x0, [x0, #64]
  402104:	bl	401560 <_ZdaPv@plt>
  402108:	ldr	x0, [sp, #24]
  40210c:	ldr	x0, [x0, #72]
  402110:	cmp	x0, #0x0
  402114:	b.eq	402124 <feof@plt+0xa94>  // b.none
  402118:	ldr	x0, [sp, #24]
  40211c:	ldr	x0, [x0, #72]
  402120:	bl	401560 <_ZdaPv@plt>
  402124:	ldr	x0, [sp, #24]
  402128:	ldr	x0, [x0, #80]
  40212c:	cmp	x0, #0x0
  402130:	b.eq	402140 <feof@plt+0xab0>  // b.none
  402134:	ldr	x0, [sp, #24]
  402138:	ldr	x0, [x0, #80]
  40213c:	bl	401560 <_ZdaPv@plt>
  402140:	ldr	x0, [sp, #24]
  402144:	ldr	x0, [x0, #88]
  402148:	cmp	x0, #0x0
  40214c:	b.eq	40215c <feof@plt+0xacc>  // b.none
  402150:	ldr	x0, [sp, #24]
  402154:	ldr	x0, [x0, #88]
  402158:	bl	401560 <_ZdaPv@plt>
  40215c:	ldr	x0, [sp, #24]
  402160:	ldr	x0, [x0, #96]
  402164:	cmp	x0, #0x0
  402168:	b.eq	402178 <feof@plt+0xae8>  // b.none
  40216c:	ldr	x0, [sp, #24]
  402170:	ldr	x0, [x0, #96]
  402174:	bl	401560 <_ZdaPv@plt>
  402178:	ldr	x0, [sp, #24]
  40217c:	ldr	x0, [x0, #104]
  402180:	cmp	x0, #0x0
  402184:	b.eq	402194 <feof@plt+0xb04>  // b.none
  402188:	ldr	x0, [sp, #24]
  40218c:	ldr	x0, [x0, #104]
  402190:	bl	401560 <_ZdaPv@plt>
  402194:	nop
  402198:	ldp	x29, x30, [sp], #32
  40219c:	ret
  4021a0:	sub	sp, sp, #0x20
  4021a4:	str	x0, [sp, #8]
  4021a8:	ldr	x0, [sp, #8]
  4021ac:	ldr	x0, [x0]
  4021b0:	add	x2, x0, #0x1
  4021b4:	ldr	x1, [sp, #8]
  4021b8:	str	x2, [x1]
  4021bc:	ldrb	w0, [x0]
  4021c0:	lsl	w0, w0, #8
  4021c4:	str	w0, [sp, #28]
  4021c8:	ldr	x0, [sp, #8]
  4021cc:	ldr	x0, [x0]
  4021d0:	add	x2, x0, #0x1
  4021d4:	ldr	x1, [sp, #8]
  4021d8:	str	x2, [x1]
  4021dc:	ldrb	w0, [x0]
  4021e0:	mov	w1, w0
  4021e4:	ldr	w0, [sp, #28]
  4021e8:	orr	w0, w0, w1
  4021ec:	str	w0, [sp, #28]
  4021f0:	ldr	w0, [sp, #28]
  4021f4:	add	sp, sp, #0x20
  4021f8:	ret
  4021fc:	sub	sp, sp, #0x20
  402200:	str	x0, [sp, #8]
  402204:	ldr	x0, [sp, #8]
  402208:	ldr	x0, [x0]
  40220c:	add	x2, x0, #0x1
  402210:	ldr	x1, [sp, #8]
  402214:	str	x2, [x1]
  402218:	ldrb	w0, [x0]
  40221c:	lsl	w0, w0, #24
  402220:	str	w0, [sp, #28]
  402224:	ldr	x0, [sp, #8]
  402228:	ldr	x0, [x0]
  40222c:	add	x2, x0, #0x1
  402230:	ldr	x1, [sp, #8]
  402234:	str	x2, [x1]
  402238:	ldrb	w0, [x0]
  40223c:	lsl	w0, w0, #16
  402240:	ldr	w1, [sp, #28]
  402244:	orr	w0, w1, w0
  402248:	str	w0, [sp, #28]
  40224c:	ldr	x0, [sp, #8]
  402250:	ldr	x0, [x0]
  402254:	add	x2, x0, #0x1
  402258:	ldr	x1, [sp, #8]
  40225c:	str	x2, [x1]
  402260:	ldrb	w0, [x0]
  402264:	lsl	w0, w0, #8
  402268:	ldr	w1, [sp, #28]
  40226c:	orr	w0, w1, w0
  402270:	str	w0, [sp, #28]
  402274:	ldr	x0, [sp, #8]
  402278:	ldr	x0, [x0]
  40227c:	add	x2, x0, #0x1
  402280:	ldr	x1, [sp, #8]
  402284:	str	x2, [x1]
  402288:	ldrb	w0, [x0]
  40228c:	mov	w1, w0
  402290:	ldr	w0, [sp, #28]
  402294:	orr	w0, w0, w1
  402298:	str	w0, [sp, #28]
  40229c:	ldr	w0, [sp, #28]
  4022a0:	add	sp, sp, #0x20
  4022a4:	ret
  4022a8:	stp	x29, x30, [sp, #-240]!
  4022ac:	mov	x29, sp
  4022b0:	str	x19, [sp, #16]
  4022b4:	str	x0, [sp, #40]
  4022b8:	str	x1, [sp, #32]
  4022bc:	bl	401570 <__errno_location@plt>
  4022c0:	str	wzr, [x0]
  4022c4:	adrp	x0, 407000 <feof@plt+0x5970>
  4022c8:	add	x1, x0, #0x5d0
  4022cc:	ldr	x0, [sp, #32]
  4022d0:	bl	401580 <fopen@plt>
  4022d4:	str	x0, [sp, #224]
  4022d8:	ldr	x0, [sp, #224]
  4022dc:	cmp	x0, #0x0
  4022e0:	b.ne	40232c <feof@plt+0xc9c>  // b.any
  4022e4:	add	x0, sp, #0x38
  4022e8:	ldr	x1, [sp, #32]
  4022ec:	bl	405008 <feof@plt+0x3978>
  4022f0:	bl	401570 <__errno_location@plt>
  4022f4:	ldr	w0, [x0]
  4022f8:	bl	401460 <strerror@plt>
  4022fc:	mov	x1, x0
  402300:	add	x0, sp, #0x48
  402304:	bl	405008 <feof@plt+0x3978>
  402308:	add	x2, sp, #0x48
  40230c:	add	x1, sp, #0x38
  402310:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  402314:	add	x3, x0, #0xdf0
  402318:	adrp	x0, 407000 <feof@plt+0x5970>
  40231c:	add	x0, x0, #0x5d8
  402320:	bl	405798 <feof@plt+0x4108>
  402324:	mov	w0, #0x0                   	// #0
  402328:	b	402d60 <feof@plt+0x16d0>
  40232c:	ldr	x0, [sp, #224]
  402330:	bl	4014d0 <getc@plt>
  402334:	str	w0, [sp, #220]
  402338:	ldr	x0, [sp, #224]
  40233c:	bl	4014d0 <getc@plt>
  402340:	str	w0, [sp, #216]
  402344:	ldr	w0, [sp, #220]
  402348:	cmn	w0, #0x1
  40234c:	b.eq	40235c <feof@plt+0xccc>  // b.none
  402350:	ldr	w0, [sp, #216]
  402354:	cmn	w0, #0x1
  402358:	b.ne	402398 <feof@plt+0xd08>  // b.any
  40235c:	ldr	x0, [sp, #224]
  402360:	bl	4013e0 <fclose@plt>
  402364:	add	x0, sp, #0x58
  402368:	ldr	x1, [sp, #32]
  40236c:	bl	405008 <feof@plt+0x3978>
  402370:	add	x1, sp, #0x58
  402374:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  402378:	add	x3, x0, #0xdf0
  40237c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  402380:	add	x2, x0, #0xdf0
  402384:	adrp	x0, 407000 <feof@plt+0x5970>
  402388:	add	x0, x0, #0x5f0
  40238c:	bl	405798 <feof@plt+0x4108>
  402390:	mov	w0, #0x0                   	// #0
  402394:	b	402d60 <feof@plt+0x16d0>
  402398:	ldr	w0, [sp, #220]
  40239c:	lsl	w0, w0, #8
  4023a0:	ldr	w1, [sp, #216]
  4023a4:	add	w0, w1, w0
  4023a8:	str	w0, [sp, #212]
  4023ac:	ldr	w0, [sp, #212]
  4023b0:	lsl	w0, w0, #2
  4023b4:	sub	w0, w0, #0x2
  4023b8:	str	w0, [sp, #208]
  4023bc:	ldrsw	x0, [sp, #208]
  4023c0:	bl	401340 <_Znam@plt>
  4023c4:	str	x0, [sp, #200]
  4023c8:	ldrsw	x0, [sp, #208]
  4023cc:	ldr	x3, [sp, #224]
  4023d0:	mov	x2, x0
  4023d4:	mov	x1, #0x1                   	// #1
  4023d8:	ldr	x0, [sp, #200]
  4023dc:	bl	401360 <fread@plt>
  4023e0:	mov	x1, x0
  4023e4:	ldrsw	x0, [sp, #208]
  4023e8:	cmp	x1, x0
  4023ec:	cset	w0, ne  // ne = any
  4023f0:	and	w0, w0, #0xff
  4023f4:	cmp	w0, #0x0
  4023f8:	b.eq	402498 <feof@plt+0xe08>  // b.none
  4023fc:	ldr	x0, [sp, #224]
  402400:	bl	401690 <feof@plt>
  402404:	cmp	w0, #0x0
  402408:	cset	w0, ne  // ne = any
  40240c:	and	w0, w0, #0xff
  402410:	cmp	w0, #0x0
  402414:	b.eq	402448 <feof@plt+0xdb8>  // b.none
  402418:	add	x0, sp, #0x68
  40241c:	ldr	x1, [sp, #32]
  402420:	bl	405008 <feof@plt+0x3978>
  402424:	add	x1, sp, #0x68
  402428:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  40242c:	add	x3, x0, #0xdf0
  402430:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  402434:	add	x2, x0, #0xdf0
  402438:	adrp	x0, 407000 <feof@plt+0x5970>
  40243c:	add	x0, x0, #0x5f0
  402440:	bl	405798 <feof@plt+0x4108>
  402444:	b	402474 <feof@plt+0xde4>
  402448:	add	x0, sp, #0x78
  40244c:	ldr	x1, [sp, #32]
  402450:	bl	405008 <feof@plt+0x3978>
  402454:	add	x1, sp, #0x78
  402458:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  40245c:	add	x3, x0, #0xdf0
  402460:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  402464:	add	x2, x0, #0xdf0
  402468:	adrp	x0, 407000 <feof@plt+0x5970>
  40246c:	add	x0, x0, #0x610
  402470:	bl	405798 <feof@plt+0x4108>
  402474:	ldr	x0, [sp, #200]
  402478:	cmp	x0, #0x0
  40247c:	b.eq	402488 <feof@plt+0xdf8>  // b.none
  402480:	ldr	x0, [sp, #200]
  402484:	bl	401560 <_ZdaPv@plt>
  402488:	ldr	x0, [sp, #224]
  40248c:	bl	4013e0 <fclose@plt>
  402490:	mov	w0, #0x0                   	// #0
  402494:	b	402d60 <feof@plt+0x16d0>
  402498:	ldr	x0, [sp, #224]
  40249c:	bl	4013e0 <fclose@plt>
  4024a0:	ldr	w0, [sp, #212]
  4024a4:	cmp	w0, #0x5
  4024a8:	b.gt	4024f4 <feof@plt+0xe64>
  4024ac:	add	x0, sp, #0x88
  4024b0:	ldr	x1, [sp, #32]
  4024b4:	bl	405008 <feof@plt+0x3978>
  4024b8:	add	x1, sp, #0x88
  4024bc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4024c0:	add	x3, x0, #0xdf0
  4024c4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4024c8:	add	x2, x0, #0xdf0
  4024cc:	adrp	x0, 407000 <feof@plt+0x5970>
  4024d0:	add	x0, x0, #0x628
  4024d4:	bl	405798 <feof@plt+0x4108>
  4024d8:	ldr	x0, [sp, #200]
  4024dc:	cmp	x0, #0x0
  4024e0:	b.eq	4024ec <feof@plt+0xe5c>  // b.none
  4024e4:	ldr	x0, [sp, #200]
  4024e8:	bl	401560 <_ZdaPv@plt>
  4024ec:	mov	w0, #0x0                   	// #0
  4024f0:	b	402d60 <feof@plt+0x16d0>
  4024f4:	ldr	x0, [sp, #200]
  4024f8:	str	x0, [sp, #48]
  4024fc:	add	x0, sp, #0x30
  402500:	bl	4021a0 <feof@plt+0xb10>
  402504:	str	w0, [sp, #196]
  402508:	add	x0, sp, #0x30
  40250c:	bl	4021a0 <feof@plt+0xb10>
  402510:	mov	w1, w0
  402514:	ldr	x0, [sp, #40]
  402518:	str	w1, [x0]
  40251c:	add	x0, sp, #0x30
  402520:	bl	4021a0 <feof@plt+0xb10>
  402524:	mov	w1, w0
  402528:	ldr	x0, [sp, #40]
  40252c:	str	w1, [x0, #4]
  402530:	add	x0, sp, #0x30
  402534:	bl	4021a0 <feof@plt+0xb10>
  402538:	mov	w1, w0
  40253c:	ldr	x0, [sp, #40]
  402540:	str	w1, [x0, #8]
  402544:	add	x0, sp, #0x30
  402548:	bl	4021a0 <feof@plt+0xb10>
  40254c:	mov	w1, w0
  402550:	ldr	x0, [sp, #40]
  402554:	str	w1, [x0, #12]
  402558:	add	x0, sp, #0x30
  40255c:	bl	4021a0 <feof@plt+0xb10>
  402560:	mov	w1, w0
  402564:	ldr	x0, [sp, #40]
  402568:	str	w1, [x0, #16]
  40256c:	add	x0, sp, #0x30
  402570:	bl	4021a0 <feof@plt+0xb10>
  402574:	mov	w1, w0
  402578:	ldr	x0, [sp, #40]
  40257c:	str	w1, [x0, #20]
  402580:	add	x0, sp, #0x30
  402584:	bl	4021a0 <feof@plt+0xb10>
  402588:	mov	w1, w0
  40258c:	ldr	x0, [sp, #40]
  402590:	str	w1, [x0, #24]
  402594:	add	x0, sp, #0x30
  402598:	bl	4021a0 <feof@plt+0xb10>
  40259c:	mov	w1, w0
  4025a0:	ldr	x0, [sp, #40]
  4025a4:	str	w1, [x0, #28]
  4025a8:	add	x0, sp, #0x30
  4025ac:	bl	4021a0 <feof@plt+0xb10>
  4025b0:	str	w0, [sp, #192]
  4025b4:	add	x0, sp, #0x30
  4025b8:	bl	4021a0 <feof@plt+0xb10>
  4025bc:	mov	w1, w0
  4025c0:	ldr	x0, [sp, #40]
  4025c4:	str	w1, [x0, #32]
  4025c8:	ldr	w0, [sp, #196]
  4025cc:	add	w1, w0, #0x6
  4025d0:	ldr	x0, [sp, #40]
  4025d4:	ldr	w2, [x0, #4]
  4025d8:	ldr	x0, [sp, #40]
  4025dc:	ldr	w0, [x0]
  4025e0:	sub	w0, w2, w0
  4025e4:	add	w0, w0, #0x1
  4025e8:	add	w1, w1, w0
  4025ec:	ldr	x0, [sp, #40]
  4025f0:	ldr	w0, [x0, #8]
  4025f4:	add	w1, w1, w0
  4025f8:	ldr	x0, [sp, #40]
  4025fc:	ldr	w0, [x0, #12]
  402600:	add	w1, w1, w0
  402604:	ldr	x0, [sp, #40]
  402608:	ldr	w0, [x0, #16]
  40260c:	add	w1, w1, w0
  402610:	ldr	x0, [sp, #40]
  402614:	ldr	w0, [x0, #20]
  402618:	add	w1, w1, w0
  40261c:	ldr	x0, [sp, #40]
  402620:	ldr	w0, [x0, #24]
  402624:	add	w1, w1, w0
  402628:	ldr	x0, [sp, #40]
  40262c:	ldr	w0, [x0, #28]
  402630:	add	w1, w1, w0
  402634:	ldr	w0, [sp, #192]
  402638:	add	w1, w1, w0
  40263c:	ldr	x0, [sp, #40]
  402640:	ldr	w0, [x0, #32]
  402644:	add	w0, w1, w0
  402648:	ldr	w1, [sp, #212]
  40264c:	cmp	w1, w0
  402650:	b.eq	40269c <feof@plt+0x100c>  // b.none
  402654:	add	x0, sp, #0x98
  402658:	ldr	x1, [sp, #32]
  40265c:	bl	405008 <feof@plt+0x3978>
  402660:	add	x1, sp, #0x98
  402664:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  402668:	add	x3, x0, #0xdf0
  40266c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  402670:	add	x2, x0, #0xdf0
  402674:	adrp	x0, 407000 <feof@plt+0x5970>
  402678:	add	x0, x0, #0x650
  40267c:	bl	405798 <feof@plt+0x4108>
  402680:	ldr	x0, [sp, #200]
  402684:	cmp	x0, #0x0
  402688:	b.eq	402694 <feof@plt+0x1004>  // b.none
  40268c:	ldr	x0, [sp, #200]
  402690:	bl	401560 <_ZdaPv@plt>
  402694:	mov	w0, #0x0                   	// #0
  402698:	b	402d60 <feof@plt+0x16d0>
  40269c:	ldr	w0, [sp, #196]
  4026a0:	cmp	w0, #0x1
  4026a4:	b.gt	4026f0 <feof@plt+0x1060>
  4026a8:	add	x0, sp, #0xa8
  4026ac:	ldr	x1, [sp, #32]
  4026b0:	bl	405008 <feof@plt+0x3978>
  4026b4:	add	x1, sp, #0xa8
  4026b8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4026bc:	add	x3, x0, #0xdf0
  4026c0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4026c4:	add	x2, x0, #0xdf0
  4026c8:	adrp	x0, 407000 <feof@plt+0x5970>
  4026cc:	add	x0, x0, #0x678
  4026d0:	bl	405798 <feof@plt+0x4108>
  4026d4:	ldr	x0, [sp, #200]
  4026d8:	cmp	x0, #0x0
  4026dc:	b.eq	4026e8 <feof@plt+0x1058>  // b.none
  4026e0:	ldr	x0, [sp, #200]
  4026e4:	bl	401560 <_ZdaPv@plt>
  4026e8:	mov	w0, #0x0                   	// #0
  4026ec:	b	402d60 <feof@plt+0x16d0>
  4026f0:	ldr	x0, [sp, #40]
  4026f4:	ldr	w1, [x0, #4]
  4026f8:	ldr	x0, [sp, #40]
  4026fc:	ldr	w0, [x0]
  402700:	sub	w0, w1, w0
  402704:	add	w0, w0, #0x1
  402708:	sxtw	x1, w0
  40270c:	mov	x0, #0x5555555555555555    	// #6148914691236517205
  402710:	movk	x0, #0x1555, lsl #48
  402714:	cmp	x1, x0
  402718:	b.cs	402758 <feof@plt+0x10c8>  // b.hs, b.nlast
  40271c:	mov	x0, x1
  402720:	lsl	x0, x0, #1
  402724:	add	x0, x0, x1
  402728:	lsl	x0, x0, #1
  40272c:	bl	401340 <_Znam@plt>
  402730:	mov	x1, x0
  402734:	ldr	x0, [sp, #40]
  402738:	str	x1, [x0, #48]
  40273c:	ldr	x0, [sp, #40]
  402740:	ldr	w0, [x0, #8]
  402744:	sxtw	x0, w0
  402748:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40274c:	cmp	x0, x1
  402750:	b.hi	40278c <feof@plt+0x10fc>  // b.pmore
  402754:	b	40275c <feof@plt+0x10cc>
  402758:	bl	401590 <__cxa_throw_bad_array_new_length@plt>
  40275c:	lsl	x0, x0, #2
  402760:	bl	401340 <_Znam@plt>
  402764:	mov	x1, x0
  402768:	ldr	x0, [sp, #40]
  40276c:	str	x1, [x0, #56]
  402770:	ldr	x0, [sp, #40]
  402774:	ldr	w0, [x0, #12]
  402778:	sxtw	x0, w0
  40277c:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  402780:	cmp	x0, x1
  402784:	b.hi	4027c0 <feof@plt+0x1130>  // b.pmore
  402788:	b	402790 <feof@plt+0x1100>
  40278c:	bl	401590 <__cxa_throw_bad_array_new_length@plt>
  402790:	lsl	x0, x0, #2
  402794:	bl	401340 <_Znam@plt>
  402798:	mov	x1, x0
  40279c:	ldr	x0, [sp, #40]
  4027a0:	str	x1, [x0, #64]
  4027a4:	ldr	x0, [sp, #40]
  4027a8:	ldr	w0, [x0, #16]
  4027ac:	sxtw	x0, w0
  4027b0:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  4027b4:	cmp	x0, x1
  4027b8:	b.hi	4027f4 <feof@plt+0x1164>  // b.pmore
  4027bc:	b	4027c4 <feof@plt+0x1134>
  4027c0:	bl	401590 <__cxa_throw_bad_array_new_length@plt>
  4027c4:	lsl	x0, x0, #2
  4027c8:	bl	401340 <_Znam@plt>
  4027cc:	mov	x1, x0
  4027d0:	ldr	x0, [sp, #40]
  4027d4:	str	x1, [x0, #72]
  4027d8:	ldr	x0, [sp, #40]
  4027dc:	ldr	w0, [x0, #20]
  4027e0:	sxtw	x0, w0
  4027e4:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  4027e8:	cmp	x0, x1
  4027ec:	b.hi	402828 <feof@plt+0x1198>  // b.pmore
  4027f0:	b	4027f8 <feof@plt+0x1168>
  4027f4:	bl	401590 <__cxa_throw_bad_array_new_length@plt>
  4027f8:	lsl	x0, x0, #2
  4027fc:	bl	401340 <_Znam@plt>
  402800:	mov	x1, x0
  402804:	ldr	x0, [sp, #40]
  402808:	str	x1, [x0, #80]
  40280c:	ldr	x0, [sp, #40]
  402810:	ldr	w0, [x0, #24]
  402814:	sxtw	x0, w0
  402818:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40281c:	cmp	x0, x1
  402820:	b.hi	40285c <feof@plt+0x11cc>  // b.pmore
  402824:	b	40282c <feof@plt+0x119c>
  402828:	bl	401590 <__cxa_throw_bad_array_new_length@plt>
  40282c:	lsl	x0, x0, #2
  402830:	bl	401340 <_Znam@plt>
  402834:	mov	x1, x0
  402838:	ldr	x0, [sp, #40]
  40283c:	str	x1, [x0, #88]
  402840:	ldr	x0, [sp, #40]
  402844:	ldr	w0, [x0, #28]
  402848:	sxtw	x0, w0
  40284c:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  402850:	cmp	x0, x1
  402854:	b.hi	402890 <feof@plt+0x1200>  // b.pmore
  402858:	b	402860 <feof@plt+0x11d0>
  40285c:	bl	401590 <__cxa_throw_bad_array_new_length@plt>
  402860:	lsl	x0, x0, #2
  402864:	bl	401340 <_Znam@plt>
  402868:	mov	x1, x0
  40286c:	ldr	x0, [sp, #40]
  402870:	str	x1, [x0, #96]
  402874:	ldr	x0, [sp, #40]
  402878:	ldr	w0, [x0, #32]
  40287c:	sxtw	x0, w0
  402880:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  402884:	cmp	x0, x1
  402888:	b.hi	4028f4 <feof@plt+0x1264>  // b.pmore
  40288c:	b	402894 <feof@plt+0x1204>
  402890:	bl	401590 <__cxa_throw_bad_array_new_length@plt>
  402894:	lsl	x0, x0, #2
  402898:	bl	401340 <_Znam@plt>
  40289c:	mov	x1, x0
  4028a0:	ldr	x0, [sp, #40]
  4028a4:	str	x1, [x0, #104]
  4028a8:	add	x0, sp, #0x30
  4028ac:	bl	4021fc <feof@plt+0xb6c>
  4028b0:	mov	w1, w0
  4028b4:	ldr	x0, [sp, #40]
  4028b8:	str	w1, [x0, #36]
  4028bc:	add	x0, sp, #0x30
  4028c0:	bl	4021fc <feof@plt+0xb6c>
  4028c4:	mov	w1, w0
  4028c8:	ldr	x0, [sp, #40]
  4028cc:	str	w1, [x0, #40]
  4028d0:	ldr	x1, [sp, #48]
  4028d4:	ldr	w0, [sp, #196]
  4028d8:	sub	w0, w0, #0x2
  4028dc:	lsl	w0, w0, #2
  4028e0:	sxtw	x0, w0
  4028e4:	add	x0, x1, x0
  4028e8:	str	x0, [sp, #48]
  4028ec:	str	wzr, [sp, #236]
  4028f0:	b	4028f8 <feof@plt+0x1268>
  4028f4:	bl	401590 <__cxa_throw_bad_array_new_length@plt>
  4028f8:	ldr	x0, [sp, #40]
  4028fc:	ldr	w1, [x0, #4]
  402900:	ldr	x0, [sp, #40]
  402904:	ldr	w0, [x0]
  402908:	sub	w0, w1, w0
  40290c:	ldr	w1, [sp, #236]
  402910:	cmp	w1, w0
  402914:	b.gt	402a78 <feof@plt+0x13e8>
  402918:	ldr	x1, [sp, #48]
  40291c:	add	x0, x1, #0x1
  402920:	str	x0, [sp, #48]
  402924:	ldr	x0, [sp, #40]
  402928:	ldr	x3, [x0, #48]
  40292c:	ldrsw	x2, [sp, #236]
  402930:	mov	x0, x2
  402934:	lsl	x0, x0, #1
  402938:	add	x0, x0, x2
  40293c:	lsl	x0, x0, #1
  402940:	add	x0, x3, x0
  402944:	ldrb	w1, [x1]
  402948:	strb	w1, [x0]
  40294c:	ldr	x0, [sp, #48]
  402950:	add	x1, x0, #0x1
  402954:	str	x1, [sp, #48]
  402958:	ldrb	w0, [x0]
  40295c:	strb	w0, [sp, #191]
  402960:	ldr	x0, [sp, #40]
  402964:	ldr	x2, [x0, #48]
  402968:	ldrsw	x1, [sp, #236]
  40296c:	mov	x0, x1
  402970:	lsl	x0, x0, #1
  402974:	add	x0, x0, x1
  402978:	lsl	x0, x0, #1
  40297c:	add	x0, x2, x0
  402980:	ldrb	w1, [sp, #191]
  402984:	and	w1, w1, #0xf
  402988:	and	w1, w1, #0xff
  40298c:	strb	w1, [x0, #2]
  402990:	ldrb	w0, [sp, #191]
  402994:	asr	w3, w0, #4
  402998:	ldr	x0, [sp, #40]
  40299c:	ldr	x2, [x0, #48]
  4029a0:	ldrsw	x1, [sp, #236]
  4029a4:	mov	x0, x1
  4029a8:	lsl	x0, x0, #1
  4029ac:	add	x0, x0, x1
  4029b0:	lsl	x0, x0, #1
  4029b4:	add	x0, x2, x0
  4029b8:	and	w1, w3, #0xff
  4029bc:	strb	w1, [x0, #1]
  4029c0:	ldr	x0, [sp, #48]
  4029c4:	add	x1, x0, #0x1
  4029c8:	str	x1, [sp, #48]
  4029cc:	ldrb	w0, [x0]
  4029d0:	strb	w0, [sp, #191]
  4029d4:	ldrb	w0, [sp, #191]
  4029d8:	asr	w3, w0, #2
  4029dc:	ldr	x0, [sp, #40]
  4029e0:	ldr	x2, [x0, #48]
  4029e4:	ldrsw	x1, [sp, #236]
  4029e8:	mov	x0, x1
  4029ec:	lsl	x0, x0, #1
  4029f0:	add	x0, x0, x1
  4029f4:	lsl	x0, x0, #1
  4029f8:	add	x0, x2, x0
  4029fc:	and	w1, w3, #0xff
  402a00:	strb	w1, [x0, #3]
  402a04:	ldr	x0, [sp, #40]
  402a08:	ldr	x2, [x0, #48]
  402a0c:	ldrsw	x1, [sp, #236]
  402a10:	mov	x0, x1
  402a14:	lsl	x0, x0, #1
  402a18:	add	x0, x0, x1
  402a1c:	lsl	x0, x0, #1
  402a20:	add	x0, x2, x0
  402a24:	ldrb	w1, [sp, #191]
  402a28:	and	w1, w1, #0x3
  402a2c:	and	w1, w1, #0xff
  402a30:	strb	w1, [x0, #4]
  402a34:	ldr	x1, [sp, #48]
  402a38:	add	x0, x1, #0x1
  402a3c:	str	x0, [sp, #48]
  402a40:	ldr	x0, [sp, #40]
  402a44:	ldr	x3, [x0, #48]
  402a48:	ldrsw	x2, [sp, #236]
  402a4c:	mov	x0, x2
  402a50:	lsl	x0, x0, #1
  402a54:	add	x0, x0, x2
  402a58:	lsl	x0, x0, #1
  402a5c:	add	x0, x3, x0
  402a60:	ldrb	w1, [x1]
  402a64:	strb	w1, [x0, #5]
  402a68:	ldr	w0, [sp, #236]
  402a6c:	add	w0, w0, #0x1
  402a70:	str	w0, [sp, #236]
  402a74:	b	4028f8 <feof@plt+0x1268>
  402a78:	str	wzr, [sp, #236]
  402a7c:	ldr	x0, [sp, #40]
  402a80:	ldr	w0, [x0, #8]
  402a84:	ldr	w1, [sp, #236]
  402a88:	cmp	w1, w0
  402a8c:	b.ge	402ac0 <feof@plt+0x1430>  // b.tcont
  402a90:	ldr	x0, [sp, #40]
  402a94:	ldr	x1, [x0, #56]
  402a98:	ldrsw	x0, [sp, #236]
  402a9c:	lsl	x0, x0, #2
  402aa0:	add	x19, x1, x0
  402aa4:	add	x0, sp, #0x30
  402aa8:	bl	4021fc <feof@plt+0xb6c>
  402aac:	str	w0, [x19]
  402ab0:	ldr	w0, [sp, #236]
  402ab4:	add	w0, w0, #0x1
  402ab8:	str	w0, [sp, #236]
  402abc:	b	402a7c <feof@plt+0x13ec>
  402ac0:	str	wzr, [sp, #236]
  402ac4:	ldr	x0, [sp, #40]
  402ac8:	ldr	w0, [x0, #12]
  402acc:	ldr	w1, [sp, #236]
  402ad0:	cmp	w1, w0
  402ad4:	b.ge	402b08 <feof@plt+0x1478>  // b.tcont
  402ad8:	ldr	x0, [sp, #40]
  402adc:	ldr	x1, [x0, #64]
  402ae0:	ldrsw	x0, [sp, #236]
  402ae4:	lsl	x0, x0, #2
  402ae8:	add	x19, x1, x0
  402aec:	add	x0, sp, #0x30
  402af0:	bl	4021fc <feof@plt+0xb6c>
  402af4:	str	w0, [x19]
  402af8:	ldr	w0, [sp, #236]
  402afc:	add	w0, w0, #0x1
  402b00:	str	w0, [sp, #236]
  402b04:	b	402ac4 <feof@plt+0x1434>
  402b08:	str	wzr, [sp, #236]
  402b0c:	ldr	x0, [sp, #40]
  402b10:	ldr	w0, [x0, #16]
  402b14:	ldr	w1, [sp, #236]
  402b18:	cmp	w1, w0
  402b1c:	b.ge	402b50 <feof@plt+0x14c0>  // b.tcont
  402b20:	ldr	x0, [sp, #40]
  402b24:	ldr	x1, [x0, #72]
  402b28:	ldrsw	x0, [sp, #236]
  402b2c:	lsl	x0, x0, #2
  402b30:	add	x19, x1, x0
  402b34:	add	x0, sp, #0x30
  402b38:	bl	4021fc <feof@plt+0xb6c>
  402b3c:	str	w0, [x19]
  402b40:	ldr	w0, [sp, #236]
  402b44:	add	w0, w0, #0x1
  402b48:	str	w0, [sp, #236]
  402b4c:	b	402b0c <feof@plt+0x147c>
  402b50:	str	wzr, [sp, #236]
  402b54:	ldr	x0, [sp, #40]
  402b58:	ldr	w0, [x0, #20]
  402b5c:	ldr	w1, [sp, #236]
  402b60:	cmp	w1, w0
  402b64:	b.ge	402b98 <feof@plt+0x1508>  // b.tcont
  402b68:	ldr	x0, [sp, #40]
  402b6c:	ldr	x1, [x0, #80]
  402b70:	ldrsw	x0, [sp, #236]
  402b74:	lsl	x0, x0, #2
  402b78:	add	x19, x1, x0
  402b7c:	add	x0, sp, #0x30
  402b80:	bl	4021fc <feof@plt+0xb6c>
  402b84:	str	w0, [x19]
  402b88:	ldr	w0, [sp, #236]
  402b8c:	add	w0, w0, #0x1
  402b90:	str	w0, [sp, #236]
  402b94:	b	402b54 <feof@plt+0x14c4>
  402b98:	str	wzr, [sp, #236]
  402b9c:	ldr	x0, [sp, #40]
  402ba0:	ldr	w0, [x0, #24]
  402ba4:	ldr	w1, [sp, #236]
  402ba8:	cmp	w1, w0
  402bac:	b.ge	402c60 <feof@plt+0x15d0>  // b.tcont
  402bb0:	ldr	x0, [sp, #48]
  402bb4:	add	x1, x0, #0x1
  402bb8:	str	x1, [sp, #48]
  402bbc:	ldr	x1, [sp, #40]
  402bc0:	ldr	x2, [x1, #88]
  402bc4:	ldrsw	x1, [sp, #236]
  402bc8:	lsl	x1, x1, #2
  402bcc:	add	x1, x2, x1
  402bd0:	ldrb	w0, [x0]
  402bd4:	strb	w0, [x1]
  402bd8:	ldr	x0, [sp, #48]
  402bdc:	add	x1, x0, #0x1
  402be0:	str	x1, [sp, #48]
  402be4:	ldr	x1, [sp, #40]
  402be8:	ldr	x2, [x1, #88]
  402bec:	ldrsw	x1, [sp, #236]
  402bf0:	lsl	x1, x1, #2
  402bf4:	add	x1, x2, x1
  402bf8:	ldrb	w0, [x0]
  402bfc:	strb	w0, [x1, #1]
  402c00:	ldr	x0, [sp, #48]
  402c04:	add	x1, x0, #0x1
  402c08:	str	x1, [sp, #48]
  402c0c:	ldr	x1, [sp, #40]
  402c10:	ldr	x2, [x1, #88]
  402c14:	ldrsw	x1, [sp, #236]
  402c18:	lsl	x1, x1, #2
  402c1c:	add	x1, x2, x1
  402c20:	ldrb	w0, [x0]
  402c24:	strb	w0, [x1, #2]
  402c28:	ldr	x0, [sp, #48]
  402c2c:	add	x1, x0, #0x1
  402c30:	str	x1, [sp, #48]
  402c34:	ldr	x1, [sp, #40]
  402c38:	ldr	x2, [x1, #88]
  402c3c:	ldrsw	x1, [sp, #236]
  402c40:	lsl	x1, x1, #2
  402c44:	add	x1, x2, x1
  402c48:	ldrb	w0, [x0]
  402c4c:	strb	w0, [x1, #3]
  402c50:	ldr	w0, [sp, #236]
  402c54:	add	w0, w0, #0x1
  402c58:	str	w0, [sp, #236]
  402c5c:	b	402b9c <feof@plt+0x150c>
  402c60:	str	wzr, [sp, #236]
  402c64:	ldr	x0, [sp, #40]
  402c68:	ldr	w0, [x0, #28]
  402c6c:	ldr	w1, [sp, #236]
  402c70:	cmp	w1, w0
  402c74:	b.ge	402ca8 <feof@plt+0x1618>  // b.tcont
  402c78:	ldr	x0, [sp, #40]
  402c7c:	ldr	x1, [x0, #96]
  402c80:	ldrsw	x0, [sp, #236]
  402c84:	lsl	x0, x0, #2
  402c88:	add	x19, x1, x0
  402c8c:	add	x0, sp, #0x30
  402c90:	bl	4021fc <feof@plt+0xb6c>
  402c94:	str	w0, [x19]
  402c98:	ldr	w0, [sp, #236]
  402c9c:	add	w0, w0, #0x1
  402ca0:	str	w0, [sp, #236]
  402ca4:	b	402c64 <feof@plt+0x15d4>
  402ca8:	ldr	x1, [sp, #48]
  402cac:	ldr	w0, [sp, #192]
  402cb0:	lsl	w0, w0, #2
  402cb4:	sxtw	x0, w0
  402cb8:	add	x0, x1, x0
  402cbc:	str	x0, [sp, #48]
  402cc0:	str	wzr, [sp, #236]
  402cc4:	ldr	x0, [sp, #40]
  402cc8:	ldr	w0, [x0, #32]
  402ccc:	ldr	w1, [sp, #236]
  402cd0:	cmp	w1, w0
  402cd4:	b.ge	402d08 <feof@plt+0x1678>  // b.tcont
  402cd8:	ldr	x0, [sp, #40]
  402cdc:	ldr	x1, [x0, #104]
  402ce0:	ldrsw	x0, [sp, #236]
  402ce4:	lsl	x0, x0, #2
  402ce8:	add	x19, x1, x0
  402cec:	add	x0, sp, #0x30
  402cf0:	bl	4021fc <feof@plt+0xb6c>
  402cf4:	str	w0, [x19]
  402cf8:	ldr	w0, [sp, #236]
  402cfc:	add	w0, w0, #0x1
  402d00:	str	w0, [sp, #236]
  402d04:	b	402cc4 <feof@plt+0x1634>
  402d08:	ldr	w0, [sp, #212]
  402d0c:	lsl	w0, w0, #2
  402d10:	sxtw	x0, w0
  402d14:	sub	x0, x0, #0x2
  402d18:	ldr	x1, [sp, #200]
  402d1c:	add	x1, x1, x0
  402d20:	ldr	x0, [sp, #48]
  402d24:	cmp	x1, x0
  402d28:	cset	w0, eq  // eq = none
  402d2c:	and	w0, w0, #0xff
  402d30:	mov	w3, w0
  402d34:	adrp	x0, 407000 <feof@plt+0x5970>
  402d38:	add	x2, x0, #0x6a0
  402d3c:	mov	w1, #0x172                 	// #370
  402d40:	mov	w0, w3
  402d44:	bl	404918 <feof@plt+0x3288>
  402d48:	ldr	x0, [sp, #200]
  402d4c:	cmp	x0, #0x0
  402d50:	b.eq	402d5c <feof@plt+0x16cc>  // b.none
  402d54:	ldr	x0, [sp, #200]
  402d58:	bl	401560 <_ZdaPv@plt>
  402d5c:	mov	w0, #0x1                   	// #1
  402d60:	ldr	x19, [sp, #16]
  402d64:	ldp	x29, x30, [sp], #240
  402d68:	ret
  402d6c:	sub	sp, sp, #0x20
  402d70:	str	x0, [sp, #8]
  402d74:	str	wzr, [sp, #28]
  402d78:	ldr	w0, [sp, #28]
  402d7c:	cmp	w0, #0xff
  402d80:	b.gt	402dc0 <feof@plt+0x1730>
  402d84:	ldr	x0, [sp, #8]
  402d88:	ldrsw	x1, [sp, #28]
  402d8c:	add	x1, x1, #0x100
  402d90:	str	wzr, [x0, x1, lsl #2]
  402d94:	ldr	x0, [sp, #8]
  402d98:	ldrsw	x1, [sp, #28]
  402d9c:	add	x1, x1, #0x100
  402da0:	ldr	w2, [x0, x1, lsl #2]
  402da4:	ldr	x0, [sp, #8]
  402da8:	ldrsw	x1, [sp, #28]
  402dac:	str	w2, [x0, x1, lsl #2]
  402db0:	ldr	w0, [sp, #28]
  402db4:	add	w0, w0, #0x1
  402db8:	str	w0, [sp, #28]
  402dbc:	b	402d78 <feof@plt+0x16e8>
  402dc0:	nop
  402dc4:	add	sp, sp, #0x20
  402dc8:	ret
  402dcc:	stp	x29, x30, [sp, #-400]!
  402dd0:	mov	x29, sp
  402dd4:	str	x0, [sp, #24]
  402dd8:	str	x1, [sp, #16]
  402ddc:	str	wzr, [sp, #396]
  402de0:	str	wzr, [sp, #392]
  402de4:	str	wzr, [sp, #308]
  402de8:	str	wzr, [sp, #304]
  402dec:	mov	w0, #0x83                  	// #131
  402df0:	str	w0, [sp, #388]
  402df4:	bl	401570 <__errno_location@plt>
  402df8:	str	wzr, [x0]
  402dfc:	adrp	x0, 407000 <feof@plt+0x5970>
  402e00:	add	x1, x0, #0x5d0
  402e04:	ldr	x0, [sp, #16]
  402e08:	bl	401580 <fopen@plt>
  402e0c:	str	x0, [sp, #376]
  402e10:	ldr	x0, [sp, #376]
  402e14:	cmp	x0, #0x0
  402e18:	b.ne	402e64 <feof@plt+0x17d4>  // b.any
  402e1c:	add	x0, sp, #0x138
  402e20:	ldr	x1, [sp, #16]
  402e24:	bl	405008 <feof@plt+0x3978>
  402e28:	bl	401570 <__errno_location@plt>
  402e2c:	ldr	w0, [x0]
  402e30:	bl	401460 <strerror@plt>
  402e34:	mov	x1, x0
  402e38:	add	x0, sp, #0x148
  402e3c:	bl	405008 <feof@plt+0x3978>
  402e40:	add	x2, sp, #0x148
  402e44:	add	x1, sp, #0x138
  402e48:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  402e4c:	add	x3, x0, #0xdf0
  402e50:	adrp	x0, 407000 <feof@plt+0x5970>
  402e54:	add	x0, x0, #0x5d8
  402e58:	bl	405798 <feof@plt+0x4108>
  402e5c:	mov	w0, #0x0                   	// #0
  402e60:	b	40356c <feof@plt+0x1edc>
  402e64:	ldr	x0, [sp, #376]
  402e68:	bl	4014d0 <getc@plt>
  402e6c:	cmp	w0, #0xf7
  402e70:	b.ne	402e84 <feof@plt+0x17f4>  // b.any
  402e74:	ldr	x0, [sp, #376]
  402e78:	bl	4014d0 <getc@plt>
  402e7c:	cmp	w0, #0x83
  402e80:	b.eq	402e8c <feof@plt+0x17fc>  // b.none
  402e84:	mov	w0, #0x1                   	// #1
  402e88:	b	402e90 <feof@plt+0x1800>
  402e8c:	mov	w0, #0x0                   	// #0
  402e90:	cmp	w0, #0x0
  402e94:	b.eq	402ec4 <feof@plt+0x1834>  // b.none
  402e98:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  402e9c:	add	x3, x0, #0xdf0
  402ea0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  402ea4:	add	x2, x0, #0xdf0
  402ea8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  402eac:	add	x1, x0, #0xdf0
  402eb0:	adrp	x0, 407000 <feof@plt+0x5970>
  402eb4:	add	x0, x0, #0x6c0
  402eb8:	bl	405798 <feof@plt+0x4108>
  402ebc:	mov	w0, #0x0                   	// #0
  402ec0:	b	40356c <feof@plt+0x1edc>
  402ec4:	ldr	x0, [sp, #376]
  402ec8:	bl	4014d0 <getc@plt>
  402ecc:	str	w0, [sp, #300]
  402ed0:	ldr	w0, [sp, #300]
  402ed4:	cmn	w0, #0x1
  402ed8:	b.eq	403500 <feof@plt+0x1e70>  // b.none
  402edc:	ldr	w0, [sp, #300]
  402ee0:	ldr	x1, [sp, #376]
  402ee4:	bl	4037d8 <feof@plt+0x2148>
  402ee8:	cmp	w0, #0x0
  402eec:	cset	w0, eq  // eq = none
  402ef0:	and	w0, w0, #0xff
  402ef4:	cmp	w0, #0x0
  402ef8:	b.ne	403508 <feof@plt+0x1e78>  // b.any
  402efc:	ldr	x0, [sp, #376]
  402f00:	bl	4014d0 <getc@plt>
  402f04:	str	w0, [sp, #372]
  402f08:	ldr	w0, [sp, #372]
  402f0c:	cmn	w0, #0x1
  402f10:	b.eq	403510 <feof@plt+0x1e80>  // b.none
  402f14:	ldr	w0, [sp, #372]
  402f18:	cmp	w0, #0xf8
  402f1c:	b.eq	4034c4 <feof@plt+0x1e34>  // b.none
  402f20:	ldr	w0, [sp, #372]
  402f24:	cmp	w0, #0x0
  402f28:	b.lt	402f38 <feof@plt+0x18a8>  // b.tstop
  402f2c:	ldr	w0, [sp, #372]
  402f30:	cmp	w0, #0x3f
  402f34:	b.le	403454 <feof@plt+0x1dc4>
  402f38:	ldr	w0, [sp, #372]
  402f3c:	cmp	w0, #0x49
  402f40:	b.le	402f50 <feof@plt+0x18c0>
  402f44:	ldr	w0, [sp, #372]
  402f48:	cmp	w0, #0xee
  402f4c:	b.le	403454 <feof@plt+0x1dc4>
  402f50:	ldr	w0, [sp, #372]
  402f54:	cmp	w0, #0xf4
  402f58:	b.eq	40345c <feof@plt+0x1dcc>  // b.none
  402f5c:	ldr	w0, [sp, #372]
  402f60:	cmp	w0, #0xf4
  402f64:	b.gt	403424 <feof@plt+0x1d94>
  402f68:	ldr	w0, [sp, #372]
  402f6c:	cmp	w0, #0xf3
  402f70:	b.eq	403400 <feof@plt+0x1d70>  // b.none
  402f74:	ldr	w0, [sp, #372]
  402f78:	cmp	w0, #0xf3
  402f7c:	b.gt	403424 <feof@plt+0x1d94>
  402f80:	ldr	w0, [sp, #372]
  402f84:	cmp	w0, #0xf2
  402f88:	b.eq	4033c0 <feof@plt+0x1d30>  // b.none
  402f8c:	ldr	w0, [sp, #372]
  402f90:	cmp	w0, #0xf2
  402f94:	b.gt	403424 <feof@plt+0x1d94>
  402f98:	ldr	w0, [sp, #372]
  402f9c:	cmp	w0, #0xf1
  402fa0:	b.eq	403380 <feof@plt+0x1cf0>  // b.none
  402fa4:	ldr	w0, [sp, #372]
  402fa8:	cmp	w0, #0xf1
  402fac:	b.gt	403424 <feof@plt+0x1d94>
  402fb0:	ldr	w0, [sp, #372]
  402fb4:	cmp	w0, #0xf0
  402fb8:	b.eq	403340 <feof@plt+0x1cb0>  // b.none
  402fbc:	ldr	w0, [sp, #372]
  402fc0:	cmp	w0, #0xf0
  402fc4:	b.gt	403424 <feof@plt+0x1d94>
  402fc8:	ldr	w0, [sp, #372]
  402fcc:	cmp	w0, #0xef
  402fd0:	b.eq	403208 <feof@plt+0x1b78>  // b.none
  402fd4:	ldr	w0, [sp, #372]
  402fd8:	cmp	w0, #0xef
  402fdc:	b.gt	403424 <feof@plt+0x1d94>
  402fe0:	ldr	w0, [sp, #372]
  402fe4:	cmp	w0, #0x49
  402fe8:	b.eq	4030ec <feof@plt+0x1a5c>  // b.none
  402fec:	ldr	w0, [sp, #372]
  402ff0:	cmp	w0, #0x49
  402ff4:	b.gt	403424 <feof@plt+0x1d94>
  402ff8:	ldr	w0, [sp, #372]
  402ffc:	cmp	w0, #0x48
  403000:	b.eq	4030c8 <feof@plt+0x1a38>  // b.none
  403004:	ldr	w0, [sp, #372]
  403008:	cmp	w0, #0x48
  40300c:	b.gt	403424 <feof@plt+0x1d94>
  403010:	ldr	w0, [sp, #372]
  403014:	cmp	w0, #0x47
  403018:	b.eq	4030a4 <feof@plt+0x1a14>  // b.none
  40301c:	ldr	w0, [sp, #372]
  403020:	cmp	w0, #0x47
  403024:	b.gt	403424 <feof@plt+0x1d94>
  403028:	ldr	w0, [sp, #372]
  40302c:	cmp	w0, #0x46
  403030:	b.gt	403424 <feof@plt+0x1d94>
  403034:	ldr	w0, [sp, #372]
  403038:	cmp	w0, #0x45
  40303c:	b.ge	40345c <feof@plt+0x1dcc>  // b.tcont
  403040:	ldr	w0, [sp, #372]
  403044:	cmp	w0, #0x44
  403048:	b.eq	403198 <feof@plt+0x1b08>  // b.none
  40304c:	ldr	w0, [sp, #372]
  403050:	cmp	w0, #0x44
  403054:	b.gt	403424 <feof@plt+0x1d94>
  403058:	ldr	w0, [sp, #372]
  40305c:	cmp	w0, #0x43
  403060:	b.eq	403110 <feof@plt+0x1a80>  // b.none
  403064:	ldr	w0, [sp, #372]
  403068:	cmp	w0, #0x43
  40306c:	b.gt	403424 <feof@plt+0x1d94>
  403070:	ldr	w0, [sp, #372]
  403074:	cmp	w0, #0x42
  403078:	b.eq	4030ec <feof@plt+0x1a5c>  // b.none
  40307c:	ldr	w0, [sp, #372]
  403080:	cmp	w0, #0x42
  403084:	b.gt	403424 <feof@plt+0x1d94>
  403088:	ldr	w0, [sp, #372]
  40308c:	cmp	w0, #0x40
  403090:	b.eq	4030a4 <feof@plt+0x1a14>  // b.none
  403094:	ldr	w0, [sp, #372]
  403098:	cmp	w0, #0x41
  40309c:	b.eq	4030c8 <feof@plt+0x1a38>  // b.none
  4030a0:	b	403424 <feof@plt+0x1d94>
  4030a4:	ldr	x1, [sp, #376]
  4030a8:	mov	w0, #0x1                   	// #1
  4030ac:	bl	4037d8 <feof@plt+0x2148>
  4030b0:	cmp	w0, #0x0
  4030b4:	cset	w0, eq  // eq = none
  4030b8:	and	w0, w0, #0xff
  4030bc:	cmp	w0, #0x0
  4030c0:	b.eq	403464 <feof@plt+0x1dd4>  // b.none
  4030c4:	b	403544 <feof@plt+0x1eb4>
  4030c8:	ldr	x1, [sp, #376]
  4030cc:	mov	w0, #0x2                   	// #2
  4030d0:	bl	4037d8 <feof@plt+0x2148>
  4030d4:	cmp	w0, #0x0
  4030d8:	cset	w0, eq  // eq = none
  4030dc:	and	w0, w0, #0xff
  4030e0:	cmp	w0, #0x0
  4030e4:	b.eq	40346c <feof@plt+0x1ddc>  // b.none
  4030e8:	b	403544 <feof@plt+0x1eb4>
  4030ec:	ldr	x1, [sp, #376]
  4030f0:	mov	w0, #0x3                   	// #3
  4030f4:	bl	4037d8 <feof@plt+0x2148>
  4030f8:	cmp	w0, #0x0
  4030fc:	cset	w0, eq  // eq = none
  403100:	and	w0, w0, #0xff
  403104:	cmp	w0, #0x0
  403108:	b.eq	403474 <feof@plt+0x1de4>  // b.none
  40310c:	b	403544 <feof@plt+0x1eb4>
  403110:	add	x0, sp, #0x128
  403114:	ldr	x1, [sp, #376]
  403118:	bl	403574 <feof@plt+0x1ee4>
  40311c:	cmp	w0, #0x0
  403120:	cset	w0, eq  // eq = none
  403124:	and	w0, w0, #0xff
  403128:	cmp	w0, #0x0
  40312c:	b.ne	403518 <feof@plt+0x1e88>  // b.any
  403130:	ldr	w0, [sp, #392]
  403134:	cmp	w0, #0x0
  403138:	b.eq	403174 <feof@plt+0x1ae4>  // b.none
  40313c:	str	wzr, [sp, #392]
  403140:	ldr	w0, [sp, #296]
  403144:	and	w1, w0, #0xff
  403148:	ldr	w2, [sp, #308]
  40314c:	ldr	x0, [sp, #24]
  403150:	sxtw	x1, w1
  403154:	str	w2, [x0, x1, lsl #2]
  403158:	ldr	w0, [sp, #296]
  40315c:	and	w1, w0, #0xff
  403160:	ldr	w2, [sp, #304]
  403164:	ldr	x0, [sp, #24]
  403168:	sxtw	x1, w1
  40316c:	add	x1, x1, #0x100
  403170:	str	w2, [x0, x1, lsl #2]
  403174:	ldr	x1, [sp, #376]
  403178:	mov	w0, #0x14                  	// #20
  40317c:	bl	4037d8 <feof@plt+0x2148>
  403180:	cmp	w0, #0x0
  403184:	cset	w0, eq  // eq = none
  403188:	and	w0, w0, #0xff
  40318c:	cmp	w0, #0x0
  403190:	b.eq	40347c <feof@plt+0x1dec>  // b.none
  403194:	b	403544 <feof@plt+0x1eb4>
  403198:	ldr	x0, [sp, #376]
  40319c:	bl	4014d0 <getc@plt>
  4031a0:	str	w0, [sp, #360]
  4031a4:	ldr	w0, [sp, #360]
  4031a8:	cmn	w0, #0x1
  4031ac:	b.eq	403520 <feof@plt+0x1e90>  // b.none
  4031b0:	ldr	w0, [sp, #392]
  4031b4:	cmp	w0, #0x0
  4031b8:	b.eq	4031e4 <feof@plt+0x1b54>  // b.none
  4031bc:	str	wzr, [sp, #392]
  4031c0:	ldr	w2, [sp, #308]
  4031c4:	ldr	x0, [sp, #24]
  4031c8:	ldrsw	x1, [sp, #360]
  4031cc:	str	w2, [x0, x1, lsl #2]
  4031d0:	ldr	w2, [sp, #304]
  4031d4:	ldr	x0, [sp, #24]
  4031d8:	ldrsw	x1, [sp, #360]
  4031dc:	add	x1, x1, #0x100
  4031e0:	str	w2, [x0, x1, lsl #2]
  4031e4:	ldr	x1, [sp, #376]
  4031e8:	mov	w0, #0x4                   	// #4
  4031ec:	bl	4037d8 <feof@plt+0x2148>
  4031f0:	cmp	w0, #0x0
  4031f4:	cset	w0, eq  // eq = none
  4031f8:	and	w0, w0, #0xff
  4031fc:	cmp	w0, #0x0
  403200:	b.eq	403484 <feof@plt+0x1df4>  // b.none
  403204:	b	403544 <feof@plt+0x1eb4>
  403208:	ldr	x0, [sp, #376]
  40320c:	bl	4014d0 <getc@plt>
  403210:	str	w0, [sp, #368]
  403214:	ldr	w0, [sp, #368]
  403218:	cmn	w0, #0x1
  40321c:	b.eq	403528 <feof@plt+0x1e98>  // b.none
  403220:	ldrsw	x1, [sp, #368]
  403224:	add	x0, sp, #0x28
  403228:	ldr	x3, [sp, #376]
  40322c:	mov	x2, x1
  403230:	mov	x1, #0x1                   	// #1
  403234:	bl	401360 <fread@plt>
  403238:	mov	x1, x0
  40323c:	ldrsw	x0, [sp, #368]
  403240:	cmp	x1, x0
  403244:	cset	w0, ne  // ne = any
  403248:	and	w0, w0, #0xff
  40324c:	cmp	w0, #0x0
  403250:	b.ne	403530 <feof@plt+0x1ea0>  // b.any
  403254:	ldr	w0, [sp, #368]
  403258:	cmp	w0, #0xa
  40325c:	b.ne	40348c <feof@plt+0x1dfc>  // b.any
  403260:	ldrsw	x0, [sp, #368]
  403264:	add	x3, sp, #0x28
  403268:	mov	x2, x0
  40326c:	adrp	x0, 407000 <feof@plt+0x5970>
  403270:	add	x1, x0, #0x6d0
  403274:	mov	x0, x3
  403278:	bl	401400 <memcmp@plt>
  40327c:	cmp	w0, #0x0
  403280:	b.ne	40348c <feof@plt+0x1dfc>  // b.any
  403284:	ldr	x0, [sp, #376]
  403288:	bl	4014d0 <getc@plt>
  40328c:	str	w0, [sp, #364]
  403290:	ldr	w0, [sp, #364]
  403294:	cmp	w0, #0xf3
  403298:	b.eq	4032b8 <feof@plt+0x1c28>  // b.none
  40329c:	ldr	w0, [sp, #364]
  4032a0:	cmn	w0, #0x1
  4032a4:	b.eq	403494 <feof@plt+0x1e04>  // b.none
  4032a8:	ldr	x1, [sp, #376]
  4032ac:	ldr	w0, [sp, #364]
  4032b0:	bl	401380 <ungetc@plt>
  4032b4:	b	403494 <feof@plt+0x1e04>
  4032b8:	add	x0, sp, #0x134
  4032bc:	ldr	x1, [sp, #376]
  4032c0:	bl	403574 <feof@plt+0x1ee4>
  4032c4:	cmp	w0, #0x0
  4032c8:	cset	w0, eq  // eq = none
  4032cc:	and	w0, w0, #0xff
  4032d0:	cmp	w0, #0x0
  4032d4:	b.ne	403538 <feof@plt+0x1ea8>  // b.any
  4032d8:	ldr	x0, [sp, #376]
  4032dc:	bl	4014d0 <getc@plt>
  4032e0:	str	w0, [sp, #364]
  4032e4:	ldr	w0, [sp, #364]
  4032e8:	cmp	w0, #0xf3
  4032ec:	b.eq	40330c <feof@plt+0x1c7c>  // b.none
  4032f0:	ldr	w0, [sp, #364]
  4032f4:	cmn	w0, #0x1
  4032f8:	b.eq	40349c <feof@plt+0x1e0c>  // b.none
  4032fc:	ldr	x1, [sp, #376]
  403300:	ldr	w0, [sp, #364]
  403304:	bl	401380 <ungetc@plt>
  403308:	b	40349c <feof@plt+0x1e0c>
  40330c:	add	x0, sp, #0x130
  403310:	ldr	x1, [sp, #376]
  403314:	bl	403574 <feof@plt+0x1ee4>
  403318:	cmp	w0, #0x0
  40331c:	cset	w0, eq  // eq = none
  403320:	and	w0, w0, #0xff
  403324:	cmp	w0, #0x0
  403328:	b.ne	403540 <feof@plt+0x1eb0>  // b.any
  40332c:	mov	w0, #0x1                   	// #1
  403330:	str	w0, [sp, #396]
  403334:	mov	w0, #0x1                   	// #1
  403338:	str	w0, [sp, #392]
  40333c:	b	40348c <feof@plt+0x1dfc>
  403340:	add	x0, sp, #0x12c
  403344:	ldr	x1, [sp, #376]
  403348:	bl	40374c <feof@plt+0x20bc>
  40334c:	cmp	w0, #0x0
  403350:	b.eq	403368 <feof@plt+0x1cd8>  // b.none
  403354:	ldr	w0, [sp, #300]
  403358:	ldr	x1, [sp, #376]
  40335c:	bl	4037d8 <feof@plt+0x2148>
  403360:	cmp	w0, #0x0
  403364:	b.ne	403370 <feof@plt+0x1ce0>  // b.any
  403368:	mov	w0, #0x1                   	// #1
  40336c:	b	403374 <feof@plt+0x1ce4>
  403370:	mov	w0, #0x0                   	// #0
  403374:	cmp	w0, #0x0
  403378:	b.eq	4034a4 <feof@plt+0x1e14>  // b.none
  40337c:	b	403544 <feof@plt+0x1eb4>
  403380:	add	x0, sp, #0x12c
  403384:	ldr	x1, [sp, #376]
  403388:	bl	40368c <feof@plt+0x1ffc>
  40338c:	cmp	w0, #0x0
  403390:	b.eq	4033a8 <feof@plt+0x1d18>  // b.none
  403394:	ldr	w0, [sp, #300]
  403398:	ldr	x1, [sp, #376]
  40339c:	bl	4037d8 <feof@plt+0x2148>
  4033a0:	cmp	w0, #0x0
  4033a4:	b.ne	4033b0 <feof@plt+0x1d20>  // b.any
  4033a8:	mov	w0, #0x1                   	// #1
  4033ac:	b	4033b4 <feof@plt+0x1d24>
  4033b0:	mov	w0, #0x0                   	// #0
  4033b4:	cmp	w0, #0x0
  4033b8:	b.eq	4034ac <feof@plt+0x1e1c>  // b.none
  4033bc:	b	403544 <feof@plt+0x1eb4>
  4033c0:	add	x0, sp, #0x12c
  4033c4:	ldr	x1, [sp, #376]
  4033c8:	bl	403574 <feof@plt+0x1ee4>
  4033cc:	cmp	w0, #0x0
  4033d0:	b.eq	4033e8 <feof@plt+0x1d58>  // b.none
  4033d4:	ldr	w0, [sp, #300]
  4033d8:	ldr	x1, [sp, #376]
  4033dc:	bl	4037d8 <feof@plt+0x2148>
  4033e0:	cmp	w0, #0x0
  4033e4:	b.ne	4033f0 <feof@plt+0x1d60>  // b.any
  4033e8:	mov	w0, #0x1                   	// #1
  4033ec:	b	4033f4 <feof@plt+0x1d64>
  4033f0:	mov	w0, #0x0                   	// #0
  4033f4:	cmp	w0, #0x0
  4033f8:	b.eq	4034b4 <feof@plt+0x1e24>  // b.none
  4033fc:	b	403544 <feof@plt+0x1eb4>
  403400:	ldr	x1, [sp, #376]
  403404:	mov	w0, #0x4                   	// #4
  403408:	bl	4037d8 <feof@plt+0x2148>
  40340c:	cmp	w0, #0x0
  403410:	cset	w0, eq  // eq = none
  403414:	and	w0, w0, #0xff
  403418:	cmp	w0, #0x0
  40341c:	b.eq	4034bc <feof@plt+0x1e2c>  // b.none
  403420:	b	403544 <feof@plt+0x1eb4>
  403424:	add	x0, sp, #0x158
  403428:	ldr	w1, [sp, #372]
  40342c:	bl	40506c <feof@plt+0x39dc>
  403430:	add	x1, sp, #0x158
  403434:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403438:	add	x3, x0, #0xdf0
  40343c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403440:	add	x2, x0, #0xdf0
  403444:	adrp	x0, 407000 <feof@plt+0x5970>
  403448:	add	x0, x0, #0x6e0
  40344c:	bl	405810 <feof@plt+0x4180>
  403450:	b	4034c0 <feof@plt+0x1e30>
  403454:	nop
  403458:	b	402efc <feof@plt+0x186c>
  40345c:	nop
  403460:	b	402efc <feof@plt+0x186c>
  403464:	nop
  403468:	b	402efc <feof@plt+0x186c>
  40346c:	nop
  403470:	b	402efc <feof@plt+0x186c>
  403474:	nop
  403478:	b	402efc <feof@plt+0x186c>
  40347c:	nop
  403480:	b	402efc <feof@plt+0x186c>
  403484:	nop
  403488:	b	402efc <feof@plt+0x186c>
  40348c:	nop
  403490:	b	402efc <feof@plt+0x186c>
  403494:	nop
  403498:	b	402efc <feof@plt+0x186c>
  40349c:	nop
  4034a0:	b	402efc <feof@plt+0x186c>
  4034a4:	nop
  4034a8:	b	402efc <feof@plt+0x186c>
  4034ac:	nop
  4034b0:	b	402efc <feof@plt+0x186c>
  4034b4:	nop
  4034b8:	b	402efc <feof@plt+0x186c>
  4034bc:	nop
  4034c0:	b	402efc <feof@plt+0x186c>
  4034c4:	nop
  4034c8:	ldr	w0, [sp, #396]
  4034cc:	cmp	w0, #0x0
  4034d0:	b.ne	4034f8 <feof@plt+0x1e68>  // b.any
  4034d4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4034d8:	add	x3, x0, #0xdf0
  4034dc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4034e0:	add	x2, x0, #0xdf0
  4034e4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4034e8:	add	x1, x0, #0xdf0
  4034ec:	adrp	x0, 407000 <feof@plt+0x5970>
  4034f0:	add	x0, x0, #0x700
  4034f4:	bl	4057d4 <feof@plt+0x4144>
  4034f8:	mov	w0, #0x1                   	// #1
  4034fc:	b	40356c <feof@plt+0x1edc>
  403500:	nop
  403504:	b	403544 <feof@plt+0x1eb4>
  403508:	nop
  40350c:	b	403544 <feof@plt+0x1eb4>
  403510:	nop
  403514:	b	403544 <feof@plt+0x1eb4>
  403518:	nop
  40351c:	b	403544 <feof@plt+0x1eb4>
  403520:	nop
  403524:	b	403544 <feof@plt+0x1eb4>
  403528:	nop
  40352c:	b	403544 <feof@plt+0x1eb4>
  403530:	nop
  403534:	b	403544 <feof@plt+0x1eb4>
  403538:	nop
  40353c:	b	403544 <feof@plt+0x1eb4>
  403540:	nop
  403544:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403548:	add	x3, x0, #0xdf0
  40354c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403550:	add	x2, x0, #0xdf0
  403554:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403558:	add	x1, x0, #0xdf0
  40355c:	adrp	x0, 407000 <feof@plt+0x5970>
  403560:	add	x0, x0, #0x728
  403564:	bl	405798 <feof@plt+0x4108>
  403568:	mov	w0, #0x0                   	// #0
  40356c:	ldp	x29, x30, [sp], #400
  403570:	ret
  403574:	stp	x29, x30, [sp, #-32]!
  403578:	mov	x29, sp
  40357c:	str	x0, [sp, #24]
  403580:	str	x1, [sp, #16]
  403584:	ldr	x0, [sp, #16]
  403588:	bl	4014d0 <getc@plt>
  40358c:	mov	w1, w0
  403590:	ldr	x0, [sp, #24]
  403594:	str	w1, [x0]
  403598:	ldr	x0, [sp, #24]
  40359c:	ldr	w0, [x0]
  4035a0:	cmp	w0, #0x7f
  4035a4:	b.le	4035bc <feof@plt+0x1f2c>
  4035a8:	ldr	x0, [sp, #24]
  4035ac:	ldr	w0, [x0]
  4035b0:	sub	w1, w0, #0x100
  4035b4:	ldr	x0, [sp, #24]
  4035b8:	str	w1, [x0]
  4035bc:	ldr	x0, [sp, #24]
  4035c0:	ldr	w0, [x0]
  4035c4:	lsl	w1, w0, #8
  4035c8:	ldr	x0, [sp, #24]
  4035cc:	str	w1, [x0]
  4035d0:	ldr	x0, [sp, #16]
  4035d4:	bl	4014d0 <getc@plt>
  4035d8:	mov	w1, w0
  4035dc:	ldr	x0, [sp, #24]
  4035e0:	ldr	w0, [x0]
  4035e4:	orr	w1, w1, w0
  4035e8:	ldr	x0, [sp, #24]
  4035ec:	str	w1, [x0]
  4035f0:	ldr	x0, [sp, #24]
  4035f4:	ldr	w0, [x0]
  4035f8:	lsl	w1, w0, #8
  4035fc:	ldr	x0, [sp, #24]
  403600:	str	w1, [x0]
  403604:	ldr	x0, [sp, #16]
  403608:	bl	4014d0 <getc@plt>
  40360c:	mov	w1, w0
  403610:	ldr	x0, [sp, #24]
  403614:	ldr	w0, [x0]
  403618:	orr	w1, w1, w0
  40361c:	ldr	x0, [sp, #24]
  403620:	str	w1, [x0]
  403624:	ldr	x0, [sp, #24]
  403628:	ldr	w0, [x0]
  40362c:	lsl	w1, w0, #8
  403630:	ldr	x0, [sp, #24]
  403634:	str	w1, [x0]
  403638:	ldr	x0, [sp, #16]
  40363c:	bl	4014d0 <getc@plt>
  403640:	mov	w1, w0
  403644:	ldr	x0, [sp, #24]
  403648:	ldr	w0, [x0]
  40364c:	orr	w1, w1, w0
  403650:	ldr	x0, [sp, #24]
  403654:	str	w1, [x0]
  403658:	ldr	x0, [sp, #16]
  40365c:	bl	401660 <ferror@plt>
  403660:	cmp	w0, #0x0
  403664:	b.ne	403680 <feof@plt+0x1ff0>  // b.any
  403668:	ldr	x0, [sp, #16]
  40366c:	bl	401690 <feof@plt>
  403670:	cmp	w0, #0x0
  403674:	b.ne	403680 <feof@plt+0x1ff0>  // b.any
  403678:	mov	w0, #0x1                   	// #1
  40367c:	b	403684 <feof@plt+0x1ff4>
  403680:	mov	w0, #0x0                   	// #0
  403684:	ldp	x29, x30, [sp], #32
  403688:	ret
  40368c:	stp	x29, x30, [sp, #-32]!
  403690:	mov	x29, sp
  403694:	str	x0, [sp, #24]
  403698:	str	x1, [sp, #16]
  40369c:	ldr	x0, [sp, #16]
  4036a0:	bl	4014d0 <getc@plt>
  4036a4:	mov	w1, w0
  4036a8:	ldr	x0, [sp, #24]
  4036ac:	str	w1, [x0]
  4036b0:	ldr	x0, [sp, #24]
  4036b4:	ldr	w0, [x0]
  4036b8:	lsl	w1, w0, #8
  4036bc:	ldr	x0, [sp, #24]
  4036c0:	str	w1, [x0]
  4036c4:	ldr	x0, [sp, #16]
  4036c8:	bl	4014d0 <getc@plt>
  4036cc:	mov	w1, w0
  4036d0:	ldr	x0, [sp, #24]
  4036d4:	ldr	w0, [x0]
  4036d8:	orr	w1, w1, w0
  4036dc:	ldr	x0, [sp, #24]
  4036e0:	str	w1, [x0]
  4036e4:	ldr	x0, [sp, #24]
  4036e8:	ldr	w0, [x0]
  4036ec:	lsl	w1, w0, #8
  4036f0:	ldr	x0, [sp, #24]
  4036f4:	str	w1, [x0]
  4036f8:	ldr	x0, [sp, #16]
  4036fc:	bl	4014d0 <getc@plt>
  403700:	mov	w1, w0
  403704:	ldr	x0, [sp, #24]
  403708:	ldr	w0, [x0]
  40370c:	orr	w1, w1, w0
  403710:	ldr	x0, [sp, #24]
  403714:	str	w1, [x0]
  403718:	ldr	x0, [sp, #16]
  40371c:	bl	401660 <ferror@plt>
  403720:	cmp	w0, #0x0
  403724:	b.ne	403740 <feof@plt+0x20b0>  // b.any
  403728:	ldr	x0, [sp, #16]
  40372c:	bl	401690 <feof@plt>
  403730:	cmp	w0, #0x0
  403734:	b.ne	403740 <feof@plt+0x20b0>  // b.any
  403738:	mov	w0, #0x1                   	// #1
  40373c:	b	403744 <feof@plt+0x20b4>
  403740:	mov	w0, #0x0                   	// #0
  403744:	ldp	x29, x30, [sp], #32
  403748:	ret
  40374c:	stp	x29, x30, [sp, #-32]!
  403750:	mov	x29, sp
  403754:	str	x0, [sp, #24]
  403758:	str	x1, [sp, #16]
  40375c:	ldr	x0, [sp, #16]
  403760:	bl	4014d0 <getc@plt>
  403764:	mov	w1, w0
  403768:	ldr	x0, [sp, #24]
  40376c:	str	w1, [x0]
  403770:	ldr	x0, [sp, #24]
  403774:	ldr	w0, [x0]
  403778:	lsl	w1, w0, #8
  40377c:	ldr	x0, [sp, #24]
  403780:	str	w1, [x0]
  403784:	ldr	x0, [sp, #16]
  403788:	bl	4014d0 <getc@plt>
  40378c:	mov	w1, w0
  403790:	ldr	x0, [sp, #24]
  403794:	ldr	w0, [x0]
  403798:	orr	w1, w1, w0
  40379c:	ldr	x0, [sp, #24]
  4037a0:	str	w1, [x0]
  4037a4:	ldr	x0, [sp, #16]
  4037a8:	bl	401660 <ferror@plt>
  4037ac:	cmp	w0, #0x0
  4037b0:	b.ne	4037cc <feof@plt+0x213c>  // b.any
  4037b4:	ldr	x0, [sp, #16]
  4037b8:	bl	401690 <feof@plt>
  4037bc:	cmp	w0, #0x0
  4037c0:	b.ne	4037cc <feof@plt+0x213c>  // b.any
  4037c4:	mov	w0, #0x1                   	// #1
  4037c8:	b	4037d0 <feof@plt+0x2140>
  4037cc:	mov	w0, #0x0                   	// #0
  4037d0:	ldp	x29, x30, [sp], #32
  4037d4:	ret
  4037d8:	stp	x29, x30, [sp, #-32]!
  4037dc:	mov	x29, sp
  4037e0:	str	w0, [sp, #28]
  4037e4:	str	x1, [sp, #16]
  4037e8:	ldr	w0, [sp, #28]
  4037ec:	sub	w0, w0, #0x1
  4037f0:	str	w0, [sp, #28]
  4037f4:	ldr	w0, [sp, #28]
  4037f8:	mvn	w0, w0
  4037fc:	lsr	w0, w0, #31
  403800:	and	w0, w0, #0xff
  403804:	cmp	w0, #0x0
  403808:	b.eq	403830 <feof@plt+0x21a0>  // b.none
  40380c:	ldr	x0, [sp, #16]
  403810:	bl	4014d0 <getc@plt>
  403814:	cmn	w0, #0x1
  403818:	cset	w0, eq  // eq = none
  40381c:	and	w0, w0, #0xff
  403820:	cmp	w0, #0x0
  403824:	b.eq	4037e8 <feof@plt+0x2158>  // b.none
  403828:	mov	w0, #0x0                   	// #0
  40382c:	b	403834 <feof@plt+0x21a4>
  403830:	mov	w0, #0x1                   	// #1
  403834:	ldp	x29, x30, [sp], #32
  403838:	ret
  40383c:	stp	x29, x30, [sp, #-48]!
  403840:	mov	x29, sp
  403844:	str	x0, [sp, #40]
  403848:	str	x1, [sp, #32]
  40384c:	str	x2, [sp, #24]
  403850:	ldr	x0, [sp, #32]
  403854:	bl	4074c8 <_ZdlPvm@@Base+0x30>
  403858:	mov	x1, x0
  40385c:	ldr	x0, [sp, #40]
  403860:	str	x1, [x0]
  403864:	ldr	x0, [sp, #40]
  403868:	ldr	x1, [sp, #24]
  40386c:	str	x1, [x0, #8]
  403870:	nop
  403874:	ldp	x29, x30, [sp], #48
  403878:	ret
  40387c:	sub	sp, sp, #0x2d0
  403880:	stp	x29, x30, [sp]
  403884:	mov	x29, sp
  403888:	stp	x19, x20, [sp, #16]
  40388c:	str	x0, [sp, #40]
  403890:	str	x1, [sp, #32]
  403894:	bl	401570 <__errno_location@plt>
  403898:	str	wzr, [x0]
  40389c:	adrp	x0, 407000 <feof@plt+0x5970>
  4038a0:	add	x1, x0, #0x5d0
  4038a4:	ldr	x0, [sp, #40]
  4038a8:	bl	401580 <fopen@plt>
  4038ac:	str	x0, [sp, #696]
  4038b0:	ldr	x0, [sp, #696]
  4038b4:	cmp	x0, #0x0
  4038b8:	b.ne	403904 <feof@plt+0x2274>  // b.any
  4038bc:	add	x0, sp, #0x238
  4038c0:	ldr	x1, [sp, #40]
  4038c4:	bl	405008 <feof@plt+0x3978>
  4038c8:	bl	401570 <__errno_location@plt>
  4038cc:	ldr	w0, [x0]
  4038d0:	bl	401460 <strerror@plt>
  4038d4:	mov	x1, x0
  4038d8:	add	x0, sp, #0x248
  4038dc:	bl	405008 <feof@plt+0x3978>
  4038e0:	add	x2, sp, #0x248
  4038e4:	add	x1, sp, #0x238
  4038e8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4038ec:	add	x3, x0, #0xdf0
  4038f0:	adrp	x0, 407000 <feof@plt+0x5970>
  4038f4:	add	x0, x0, #0x5d8
  4038f8:	bl	405798 <feof@plt+0x4108>
  4038fc:	mov	w0, #0x0                   	// #0
  403900:	b	403bc8 <feof@plt+0x2538>
  403904:	str	wzr, [sp, #716]
  403908:	ldr	w0, [sp, #716]
  40390c:	cmp	w0, #0xff
  403910:	b.gt	403938 <feof@plt+0x22a8>
  403914:	ldrsw	x0, [sp, #716]
  403918:	lsl	x0, x0, #3
  40391c:	ldr	x1, [sp, #32]
  403920:	add	x0, x1, x0
  403924:	str	xzr, [x0]
  403928:	ldr	w0, [sp, #716]
  40392c:	add	w0, w0, #0x1
  403930:	str	w0, [sp, #716]
  403934:	b	403908 <feof@plt+0x2278>
  403938:	str	wzr, [sp, #712]
  40393c:	add	x0, sp, #0x38
  403940:	ldr	x2, [sp, #696]
  403944:	mov	w1, #0x200                 	// #512
  403948:	bl	4015b0 <fgets@plt>
  40394c:	cmp	x0, #0x0
  403950:	cset	w0, ne  // ne = any
  403954:	and	w0, w0, #0xff
  403958:	cmp	w0, #0x0
  40395c:	b.eq	403ba0 <feof@plt+0x2510>  // b.none
  403960:	ldr	w0, [sp, #712]
  403964:	add	w0, w0, #0x1
  403968:	str	w0, [sp, #712]
  40396c:	add	x0, sp, #0x38
  403970:	str	x0, [sp, #704]
  403974:	ldr	x0, [sp, #704]
  403978:	ldrb	w0, [x0]
  40397c:	mov	w1, w0
  403980:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403984:	add	x0, x0, #0x7e0
  403988:	bl	404950 <feof@plt+0x32c0>
  40398c:	cmp	w0, #0x0
  403990:	cset	w0, ne  // ne = any
  403994:	and	w0, w0, #0xff
  403998:	cmp	w0, #0x0
  40399c:	b.eq	4039b0 <feof@plt+0x2320>  // b.none
  4039a0:	ldr	x0, [sp, #704]
  4039a4:	add	x0, x0, #0x1
  4039a8:	str	x0, [sp, #704]
  4039ac:	b	403974 <feof@plt+0x22e4>
  4039b0:	ldr	x0, [sp, #704]
  4039b4:	ldrb	w0, [x0]
  4039b8:	cmp	w0, #0x0
  4039bc:	b.eq	403b90 <feof@plt+0x2500>  // b.none
  4039c0:	ldr	x0, [sp, #704]
  4039c4:	ldrb	w0, [x0]
  4039c8:	cmp	w0, #0x23
  4039cc:	b.eq	403b90 <feof@plt+0x2500>  // b.none
  4039d0:	adrp	x0, 407000 <feof@plt+0x5970>
  4039d4:	add	x1, x0, #0x740
  4039d8:	ldr	x0, [sp, #704]
  4039dc:	bl	401480 <strtok@plt>
  4039e0:	str	x0, [sp, #704]
  4039e4:	ldr	x0, [sp, #704]
  4039e8:	cmp	x0, #0x0
  4039ec:	b.eq	403b98 <feof@plt+0x2508>  // b.none
  4039f0:	add	x0, sp, #0x34
  4039f4:	mov	x2, x0
  4039f8:	adrp	x0, 407000 <feof@plt+0x5970>
  4039fc:	add	x1, x0, #0x748
  403a00:	ldr	x0, [sp, #704]
  403a04:	bl	401520 <__isoc99_sscanf@plt>
  403a08:	cmp	w0, #0x1
  403a0c:	cset	w0, ne  // ne = any
  403a10:	and	w0, w0, #0xff
  403a14:	cmp	w0, #0x0
  403a18:	b.eq	403a60 <feof@plt+0x23d0>  // b.none
  403a1c:	add	x0, sp, #0x258
  403a20:	ldr	x1, [sp, #40]
  403a24:	bl	405008 <feof@plt+0x3978>
  403a28:	add	x0, sp, #0x268
  403a2c:	ldr	w1, [sp, #712]
  403a30:	bl	40506c <feof@plt+0x39dc>
  403a34:	add	x2, sp, #0x268
  403a38:	add	x1, sp, #0x258
  403a3c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403a40:	add	x3, x0, #0xdf0
  403a44:	adrp	x0, 407000 <feof@plt+0x5970>
  403a48:	add	x0, x0, #0x750
  403a4c:	bl	405798 <feof@plt+0x4108>
  403a50:	ldr	x0, [sp, #696]
  403a54:	bl	4013e0 <fclose@plt>
  403a58:	mov	w0, #0x0                   	// #0
  403a5c:	b	403bc8 <feof@plt+0x2538>
  403a60:	ldr	w0, [sp, #52]
  403a64:	cmp	w0, #0x0
  403a68:	b.lt	403a78 <feof@plt+0x23e8>  // b.tstop
  403a6c:	ldr	w0, [sp, #52]
  403a70:	cmp	w0, #0xff
  403a74:	b.le	403abc <feof@plt+0x242c>
  403a78:	add	x0, sp, #0x278
  403a7c:	ldr	x1, [sp, #40]
  403a80:	bl	405008 <feof@plt+0x3978>
  403a84:	add	x0, sp, #0x288
  403a88:	ldr	w1, [sp, #712]
  403a8c:	bl	40506c <feof@plt+0x39dc>
  403a90:	add	x2, sp, #0x288
  403a94:	add	x1, sp, #0x278
  403a98:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403a9c:	add	x3, x0, #0xdf0
  403aa0:	adrp	x0, 407000 <feof@plt+0x5970>
  403aa4:	add	x0, x0, #0x768
  403aa8:	bl	405798 <feof@plt+0x4108>
  403aac:	ldr	x0, [sp, #696]
  403ab0:	bl	4013e0 <fclose@plt>
  403ab4:	mov	w0, #0x0                   	// #0
  403ab8:	b	403bc8 <feof@plt+0x2538>
  403abc:	adrp	x0, 407000 <feof@plt+0x5970>
  403ac0:	add	x1, x0, #0x740
  403ac4:	mov	x0, #0x0                   	// #0
  403ac8:	bl	401480 <strtok@plt>
  403acc:	str	x0, [sp, #704]
  403ad0:	ldr	x0, [sp, #704]
  403ad4:	cmp	x0, #0x0
  403ad8:	b.ne	403b20 <feof@plt+0x2490>  // b.any
  403adc:	add	x0, sp, #0x298
  403ae0:	ldr	x1, [sp, #40]
  403ae4:	bl	405008 <feof@plt+0x3978>
  403ae8:	add	x0, sp, #0x2a8
  403aec:	ldr	w1, [sp, #712]
  403af0:	bl	40506c <feof@plt+0x39dc>
  403af4:	add	x2, sp, #0x2a8
  403af8:	add	x1, sp, #0x298
  403afc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403b00:	add	x3, x0, #0xdf0
  403b04:	adrp	x0, 407000 <feof@plt+0x5970>
  403b08:	add	x0, x0, #0x788
  403b0c:	bl	405798 <feof@plt+0x4108>
  403b10:	ldr	x0, [sp, #696]
  403b14:	bl	4013e0 <fclose@plt>
  403b18:	mov	w0, #0x0                   	// #0
  403b1c:	b	403bc8 <feof@plt+0x2538>
  403b20:	ldr	x0, [sp, #704]
  403b24:	cmp	x0, #0x0
  403b28:	b.eq	40393c <feof@plt+0x22ac>  // b.none
  403b2c:	mov	x0, #0x10                  	// #16
  403b30:	bl	4073dc <_Znwm@@Base>
  403b34:	mov	x19, x0
  403b38:	ldr	w0, [sp, #52]
  403b3c:	sxtw	x0, w0
  403b40:	lsl	x0, x0, #3
  403b44:	ldr	x1, [sp, #32]
  403b48:	add	x0, x1, x0
  403b4c:	ldr	x0, [x0]
  403b50:	mov	x2, x0
  403b54:	ldr	x1, [sp, #704]
  403b58:	mov	x0, x19
  403b5c:	bl	40383c <feof@plt+0x21ac>
  403b60:	ldr	w0, [sp, #52]
  403b64:	sxtw	x0, w0
  403b68:	lsl	x0, x0, #3
  403b6c:	ldr	x1, [sp, #32]
  403b70:	add	x0, x1, x0
  403b74:	str	x19, [x0]
  403b78:	adrp	x0, 407000 <feof@plt+0x5970>
  403b7c:	add	x1, x0, #0x740
  403b80:	mov	x0, #0x0                   	// #0
  403b84:	bl	401480 <strtok@plt>
  403b88:	str	x0, [sp, #704]
  403b8c:	b	403b20 <feof@plt+0x2490>
  403b90:	nop
  403b94:	b	40393c <feof@plt+0x22ac>
  403b98:	nop
  403b9c:	b	40393c <feof@plt+0x22ac>
  403ba0:	ldr	x0, [sp, #696]
  403ba4:	bl	4013e0 <fclose@plt>
  403ba8:	mov	w0, #0x1                   	// #1
  403bac:	b	403bc8 <feof@plt+0x2538>
  403bb0:	mov	x20, x0
  403bb4:	mov	x1, #0x10                  	// #16
  403bb8:	mov	x0, x19
  403bbc:	bl	407498 <_ZdlPvm@@Base>
  403bc0:	mov	x0, x20
  403bc4:	bl	401650 <_Unwind_Resume@plt>
  403bc8:	ldp	x19, x20, [sp, #16]
  403bcc:	ldp	x29, x30, [sp]
  403bd0:	add	sp, sp, #0x2d0
  403bd4:	ret
  403bd8:	mov	x12, #0x11d0                	// #4560
  403bdc:	sub	sp, sp, x12
  403be0:	stp	x29, x30, [sp]
  403be4:	mov	x29, sp
  403be8:	str	x19, [sp, #16]
  403bec:	str	w0, [sp, #44]
  403bf0:	str	x1, [sp, #32]
  403bf4:	ldr	x0, [sp, #32]
  403bf8:	ldr	x1, [x0]
  403bfc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403c00:	add	x0, x0, #0xe80
  403c04:	str	x1, [x0]
  403c08:	str	wzr, [sp, #4556]
  403c0c:	mov	w0, #0xffffffff            	// #-1
  403c10:	str	w0, [sp, #4552]
  403c14:	str	xzr, [sp, #4544]
  403c18:	mov	x4, #0x0                   	// #0
  403c1c:	adrp	x0, 407000 <feof@plt+0x5970>
  403c20:	add	x3, x0, #0x800
  403c24:	adrp	x0, 407000 <feof@plt+0x5970>
  403c28:	add	x2, x0, #0x860
  403c2c:	ldr	x1, [sp, #32]
  403c30:	ldr	w0, [sp, #44]
  403c34:	bl	4070a0 <feof@plt+0x5a10>
  403c38:	str	w0, [sp, #4468]
  403c3c:	ldr	w0, [sp, #4468]
  403c40:	cmn	w0, #0x1
  403c44:	cset	w0, ne  // ne = any
  403c48:	and	w0, w0, #0xff
  403c4c:	cmp	w0, #0x0
  403c50:	b.eq	403e10 <feof@plt+0x2780>  // b.none
  403c54:	ldr	w0, [sp, #4468]
  403c58:	cmp	w0, #0x100
  403c5c:	b.eq	403dc8 <feof@plt+0x2738>  // b.none
  403c60:	ldr	w0, [sp, #4468]
  403c64:	cmp	w0, #0x100
  403c68:	b.gt	403c18 <feof@plt+0x2588>
  403c6c:	ldr	w0, [sp, #4468]
  403c70:	cmp	w0, #0x76
  403c74:	b.eq	403da4 <feof@plt+0x2714>  // b.none
  403c78:	ldr	w0, [sp, #4468]
  403c7c:	cmp	w0, #0x76
  403c80:	b.gt	403c18 <feof@plt+0x2588>
  403c84:	ldr	w0, [sp, #4468]
  403c88:	cmp	w0, #0x73
  403c8c:	b.eq	403cfc <feof@plt+0x266c>  // b.none
  403c90:	ldr	w0, [sp, #4468]
  403c94:	cmp	w0, #0x73
  403c98:	b.gt	403c18 <feof@plt+0x2588>
  403c9c:	ldr	w0, [sp, #4468]
  403ca0:	cmp	w0, #0x6b
  403ca4:	b.eq	403d08 <feof@plt+0x2678>  // b.none
  403ca8:	ldr	w0, [sp, #4468]
  403cac:	cmp	w0, #0x6b
  403cb0:	b.gt	403c18 <feof@plt+0x2588>
  403cb4:	ldr	w0, [sp, #4468]
  403cb8:	cmp	w0, #0x67
  403cbc:	b.eq	403ce8 <feof@plt+0x2658>  // b.none
  403cc0:	ldr	w0, [sp, #4468]
  403cc4:	cmp	w0, #0x67
  403cc8:	b.gt	403c18 <feof@plt+0x2588>
  403ccc:	ldr	w0, [sp, #4468]
  403cd0:	cmn	w0, #0x1
  403cd4:	b.eq	403df8 <feof@plt+0x2768>  // b.none
  403cd8:	ldr	w0, [sp, #4468]
  403cdc:	cmp	w0, #0x3f
  403ce0:	b.eq	403de0 <feof@plt+0x2750>  // b.none
  403ce4:	b	403e0c <feof@plt+0x277c>
  403ce8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403cec:	add	x0, x0, #0xe88
  403cf0:	ldr	x0, [x0]
  403cf4:	str	x0, [sp, #4544]
  403cf8:	b	403e0c <feof@plt+0x277c>
  403cfc:	mov	w0, #0x1                   	// #1
  403d00:	str	w0, [sp, #4556]
  403d04:	b	403e0c <feof@plt+0x277c>
  403d08:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403d0c:	add	x0, x0, #0xe88
  403d10:	ldr	x0, [x0]
  403d14:	add	x1, sp, #0x888
  403d18:	mov	w2, #0x0                   	// #0
  403d1c:	bl	401410 <strtol@plt>
  403d20:	str	x0, [sp, #4384]
  403d24:	ldr	x0, [sp, #4384]
  403d28:	cmp	x0, #0x0
  403d2c:	b.ne	403d48 <feof@plt+0x26b8>  // b.any
  403d30:	ldr	x1, [sp, #2184]
  403d34:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403d38:	add	x0, x0, #0xe88
  403d3c:	ldr	x0, [x0]
  403d40:	cmp	x1, x0
  403d44:	b.eq	403d70 <feof@plt+0x26e0>  // b.none
  403d48:	ldr	x0, [sp, #2184]
  403d4c:	ldrb	w0, [x0]
  403d50:	cmp	w0, #0x0
  403d54:	b.ne	403d70 <feof@plt+0x26e0>  // b.any
  403d58:	ldr	x0, [sp, #4384]
  403d5c:	cmp	x0, #0x0
  403d60:	b.lt	403d70 <feof@plt+0x26e0>  // b.tstop
  403d64:	ldr	x0, [sp, #4384]
  403d68:	cmp	x0, #0xff
  403d6c:	b.le	403d98 <feof@plt+0x2708>
  403d70:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403d74:	add	x3, x0, #0xdf0
  403d78:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403d7c:	add	x2, x0, #0xdf0
  403d80:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403d84:	add	x1, x0, #0xdf0
  403d88:	adrp	x0, 407000 <feof@plt+0x5970>
  403d8c:	add	x0, x0, #0x868
  403d90:	bl	405798 <feof@plt+0x4108>
  403d94:	b	403e0c <feof@plt+0x277c>
  403d98:	ldr	x0, [sp, #4384]
  403d9c:	str	w0, [sp, #4552]
  403da0:	b	403e0c <feof@plt+0x277c>
  403da4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403da8:	add	x0, x0, #0x2b8
  403dac:	ldr	x0, [x0]
  403db0:	mov	x1, x0
  403db4:	adrp	x0, 407000 <feof@plt+0x5970>
  403db8:	add	x0, x0, #0x880
  403dbc:	bl	401680 <printf@plt>
  403dc0:	mov	w0, #0x0                   	// #0
  403dc4:	bl	401630 <exit@plt>
  403dc8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403dcc:	add	x0, x0, #0x2c0
  403dd0:	ldr	x0, [x0]
  403dd4:	bl	404880 <feof@plt+0x31f0>
  403dd8:	mov	w0, #0x0                   	// #0
  403ddc:	bl	401630 <exit@plt>
  403de0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403de4:	add	x0, x0, #0x2c8
  403de8:	ldr	x0, [x0]
  403dec:	bl	404880 <feof@plt+0x31f0>
  403df0:	mov	w0, #0x1                   	// #1
  403df4:	bl	401630 <exit@plt>
  403df8:	adrp	x0, 407000 <feof@plt+0x5970>
  403dfc:	add	x2, x0, #0x6a0
  403e00:	mov	w1, #0x2dd                 	// #733
  403e04:	mov	w0, #0x0                   	// #0
  403e08:	bl	404918 <feof@plt+0x3288>
  403e0c:	b	403c18 <feof@plt+0x2588>
  403e10:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403e14:	add	x0, x0, #0x298
  403e18:	ldr	w0, [x0]
  403e1c:	ldr	w1, [sp, #44]
  403e20:	sub	w0, w1, w0
  403e24:	cmp	w0, #0x3
  403e28:	b.eq	403e44 <feof@plt+0x27b4>  // b.none
  403e2c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403e30:	add	x0, x0, #0x2c8
  403e34:	ldr	x0, [x0]
  403e38:	bl	404880 <feof@plt+0x31f0>
  403e3c:	mov	w0, #0x1                   	// #1
  403e40:	bl	401630 <exit@plt>
  403e44:	add	x0, sp, #0x900
  403e48:	bl	402d6c <feof@plt+0x16dc>
  403e4c:	ldr	x0, [sp, #4544]
  403e50:	cmp	x0, #0x0
  403e54:	b.eq	403e80 <feof@plt+0x27f0>  // b.none
  403e58:	add	x0, sp, #0x900
  403e5c:	ldr	x1, [sp, #4544]
  403e60:	bl	402dcc <feof@plt+0x173c>
  403e64:	cmp	w0, #0x0
  403e68:	cset	w0, eq  // eq = none
  403e6c:	and	w0, w0, #0xff
  403e70:	cmp	w0, #0x0
  403e74:	b.eq	403e80 <feof@plt+0x27f0>  // b.none
  403e78:	mov	w19, #0x1                   	// #1
  403e7c:	b	404850 <feof@plt+0x31c0>
  403e80:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403e84:	add	x0, x0, #0x298
  403e88:	ldr	w0, [x0]
  403e8c:	sxtw	x0, w0
  403e90:	lsl	x0, x0, #3
  403e94:	ldr	x1, [sp, #32]
  403e98:	add	x0, x1, x0
  403e9c:	ldr	x0, [x0]
  403ea0:	str	x0, [sp, #4456]
  403ea4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403ea8:	add	x0, x0, #0x298
  403eac:	ldr	w0, [x0]
  403eb0:	sxtw	x0, w0
  403eb4:	add	x0, x0, #0x1
  403eb8:	lsl	x0, x0, #3
  403ebc:	ldr	x1, [sp, #32]
  403ec0:	add	x0, x1, x0
  403ec4:	ldr	x0, [x0]
  403ec8:	str	x0, [sp, #4448]
  403ecc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403ed0:	add	x0, x0, #0x298
  403ed4:	ldr	w0, [x0]
  403ed8:	sxtw	x0, w0
  403edc:	add	x0, x0, #0x2
  403ee0:	lsl	x0, x0, #3
  403ee4:	ldr	x1, [sp, #32]
  403ee8:	add	x0, x1, x0
  403eec:	ldr	x0, [x0]
  403ef0:	str	x0, [sp, #4440]
  403ef4:	add	x0, sp, #0x890
  403ef8:	bl	401bd4 <feof@plt+0x544>
  403efc:	add	x0, sp, #0x890
  403f00:	ldr	x1, [sp, #4456]
  403f04:	bl	4022a8 <feof@plt+0xc18>
  403f08:	cmp	w0, #0x0
  403f0c:	cset	w0, eq  // eq = none
  403f10:	and	w0, w0, #0xff
  403f14:	cmp	w0, #0x0
  403f18:	b.eq	403f24 <feof@plt+0x2894>  // b.none
  403f1c:	mov	w19, #0x1                   	// #1
  403f20:	b	404848 <feof@plt+0x31b8>
  403f24:	add	x0, sp, #0x38
  403f28:	mov	x1, x0
  403f2c:	ldr	x0, [sp, #4448]
  403f30:	bl	40387c <feof@plt+0x21ec>
  403f34:	cmp	w0, #0x0
  403f38:	cset	w0, eq  // eq = none
  403f3c:	and	w0, w0, #0xff
  403f40:	cmp	w0, #0x0
  403f44:	b.eq	403f50 <feof@plt+0x28c0>  // b.none
  403f48:	mov	w19, #0x1                   	// #1
  403f4c:	b	404848 <feof@plt+0x31b8>
  403f50:	bl	401570 <__errno_location@plt>
  403f54:	str	wzr, [x0]
  403f58:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403f5c:	add	x0, x0, #0x2c0
  403f60:	ldr	x0, [x0]
  403f64:	mov	x2, x0
  403f68:	adrp	x0, 407000 <feof@plt+0x5970>
  403f6c:	add	x1, x0, #0x8a8
  403f70:	ldr	x0, [sp, #4440]
  403f74:	bl	401450 <freopen@plt>
  403f78:	cmp	x0, #0x0
  403f7c:	cset	w0, eq  // eq = none
  403f80:	and	w0, w0, #0xff
  403f84:	cmp	w0, #0x0
  403f88:	b.eq	403fe4 <feof@plt+0x2954>  // b.none
  403f8c:	add	x0, sp, #0x1, lsl #12
  403f90:	add	x0, x0, #0x100
  403f94:	ldr	x1, [sp, #4440]
  403f98:	bl	405008 <feof@plt+0x3978>
  403f9c:	bl	401570 <__errno_location@plt>
  403fa0:	ldr	w0, [x0]
  403fa4:	bl	401460 <strerror@plt>
  403fa8:	mov	x1, x0
  403fac:	add	x0, sp, #0x1, lsl #12
  403fb0:	add	x0, x0, #0x110
  403fb4:	bl	405008 <feof@plt+0x3978>
  403fb8:	add	x2, sp, #0x1, lsl #12
  403fbc:	add	x2, x2, #0x110
  403fc0:	add	x1, sp, #0x1, lsl #12
  403fc4:	add	x1, x1, #0x100
  403fc8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  403fcc:	add	x3, x0, #0xdf0
  403fd0:	adrp	x0, 407000 <feof@plt+0x5970>
  403fd4:	add	x0, x0, #0x8b0
  403fd8:	bl	405798 <feof@plt+0x4108>
  403fdc:	mov	w19, #0x1                   	// #1
  403fe0:	b	404848 <feof@plt+0x31b8>
  403fe4:	ldr	x1, [sp, #4440]
  403fe8:	adrp	x0, 407000 <feof@plt+0x5970>
  403fec:	add	x0, x0, #0x8d0
  403ff0:	bl	401680 <printf@plt>
  403ff4:	ldr	w0, [sp, #4556]
  403ff8:	cmp	w0, #0x0
  403ffc:	b.eq	404024 <feof@plt+0x2994>  // b.none
  404000:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404004:	add	x0, x0, #0x2c0
  404008:	ldr	x0, [x0]
  40400c:	mov	x3, x0
  404010:	mov	x2, #0x8                   	// #8
  404014:	mov	x1, #0x1                   	// #1
  404018:	adrp	x0, 407000 <feof@plt+0x5970>
  40401c:	add	x0, x0, #0x8e0
  404020:	bl	401640 <fwrite@plt>
  404024:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404028:	add	x0, x0, #0x298
  40402c:	ldr	w0, [x0]
  404030:	sxtw	x0, w0
  404034:	lsl	x0, x0, #3
  404038:	ldr	x1, [sp, #32]
  40403c:	add	x0, x1, x0
  404040:	ldr	x0, [x0]
  404044:	bl	4074c8 <_ZdlPvm@@Base+0x30>
  404048:	str	x0, [sp, #4432]
  40404c:	ldr	x0, [sp, #4432]
  404050:	bl	4013a0 <strlen@plt>
  404054:	str	w0, [sp, #4428]
  404058:	ldr	w0, [sp, #4428]
  40405c:	cmp	w0, #0x4
  404060:	b.le	4040a0 <feof@plt+0x2a10>
  404064:	ldrsw	x0, [sp, #4428]
  404068:	sub	x0, x0, #0x4
  40406c:	ldr	x1, [sp, #4432]
  404070:	add	x2, x1, x0
  404074:	adrp	x0, 407000 <feof@plt+0x5970>
  404078:	add	x1, x0, #0x8f0
  40407c:	mov	x0, x2
  404080:	bl	4015a0 <strcmp@plt>
  404084:	cmp	w0, #0x0
  404088:	b.ne	4040a0 <feof@plt+0x2a10>  // b.any
  40408c:	ldrsw	x0, [sp, #4428]
  404090:	sub	x0, x0, #0x4
  404094:	ldr	x1, [sp, #4432]
  404098:	add	x0, x1, x0
  40409c:	strb	wzr, [x0]
  4040a0:	mov	w0, #0x2f                  	// #47
  4040a4:	mov	w1, w0
  4040a8:	ldr	x0, [sp, #4432]
  4040ac:	bl	401550 <strrchr@plt>
  4040b0:	str	x0, [sp, #4536]
  4040b4:	adrp	x0, 407000 <feof@plt+0x5970>
  4040b8:	add	x0, x0, #0x8f9
  4040bc:	str	x0, [sp, #4528]
  4040c0:	ldr	x0, [sp, #4528]
  4040c4:	ldrb	w0, [x0]
  4040c8:	cmp	w0, #0x0
  4040cc:	b.eq	404128 <feof@plt+0x2a98>  // b.none
  4040d0:	ldr	x0, [sp, #4528]
  4040d4:	ldrb	w0, [x0]
  4040d8:	mov	w1, w0
  4040dc:	ldr	x0, [sp, #4432]
  4040e0:	bl	401550 <strrchr@plt>
  4040e4:	str	x0, [sp, #4416]
  4040e8:	ldr	x0, [sp, #4416]
  4040ec:	cmp	x0, #0x0
  4040f0:	b.eq	404118 <feof@plt+0x2a88>  // b.none
  4040f4:	ldr	x0, [sp, #4536]
  4040f8:	cmp	x0, #0x0
  4040fc:	b.eq	404110 <feof@plt+0x2a80>  // b.none
  404100:	ldr	x1, [sp, #4416]
  404104:	ldr	x0, [sp, #4536]
  404108:	cmp	x1, x0
  40410c:	b.ls	404118 <feof@plt+0x2a88>  // b.plast
  404110:	ldr	x0, [sp, #4416]
  404114:	str	x0, [sp, #4536]
  404118:	ldr	x0, [sp, #4528]
  40411c:	add	x0, x0, #0x1
  404120:	str	x0, [sp, #4528]
  404124:	b	4040c0 <feof@plt+0x2a30>
  404128:	ldr	x0, [sp, #4536]
  40412c:	cmp	x0, #0x0
  404130:	b.eq	404140 <feof@plt+0x2ab0>  // b.none
  404134:	ldr	x0, [sp, #4536]
  404138:	add	x0, x0, #0x1
  40413c:	b	404144 <feof@plt+0x2ab4>
  404140:	ldr	x0, [sp, #4432]
  404144:	mov	x1, x0
  404148:	adrp	x0, 407000 <feof@plt+0x5970>
  40414c:	add	x0, x0, #0x900
  404150:	bl	401680 <printf@plt>
  404154:	add	x1, sp, #0x884
  404158:	add	x0, sp, #0x890
  40415c:	mov	x2, x1
  404160:	mov	w1, #0x2                   	// #2
  404164:	bl	402010 <feof@plt+0x980>
  404168:	cmp	w0, #0x0
  40416c:	cset	w0, ne  // ne = any
  404170:	and	w0, w0, #0xff
  404174:	cmp	w0, #0x0
  404178:	b.eq	40419c <feof@plt+0x2b0c>  // b.none
  40417c:	ldr	w0, [sp, #2180]
  404180:	cmp	w0, #0x0
  404184:	b.le	40419c <feof@plt+0x2b0c>
  404188:	ldr	w0, [sp, #2180]
  40418c:	mov	w1, w0
  404190:	adrp	x0, 407000 <feof@plt+0x5970>
  404194:	add	x0, x0, #0x918
  404198:	bl	401680 <printf@plt>
  40419c:	add	x1, sp, #0x884
  4041a0:	add	x0, sp, #0x890
  4041a4:	mov	x2, x1
  4041a8:	mov	w1, #0x1                   	// #1
  4041ac:	bl	402010 <feof@plt+0x980>
  4041b0:	cmp	w0, #0x0
  4041b4:	b.eq	4041cc <feof@plt+0x2b3c>  // b.none
  4041b8:	ldr	w0, [sp, #2180]
  4041bc:	cmp	w0, #0x0
  4041c0:	b.eq	4041cc <feof@plt+0x2b3c>  // b.none
  4041c4:	mov	w0, #0x1                   	// #1
  4041c8:	b	4041d0 <feof@plt+0x2b40>
  4041cc:	mov	w0, #0x0                   	// #0
  4041d0:	cmp	w0, #0x0
  4041d4:	b.eq	40421c <feof@plt+0x2b8c>  // b.none
  4041d8:	ldr	w0, [sp, #2180]
  4041dc:	scvtf	d0, w0
  4041e0:	mov	x0, #0x4130000000000000    	// #4697254411347427328
  4041e4:	fmov	d1, x0
  4041e8:	fdiv	d0, d0, d1
  4041ec:	fmov	d1, #1.000000000000000000e+00
  4041f0:	bl	4014a0 <atan2@plt>
  4041f4:	mov	x0, #0x800000000000        	// #140737488355328
  4041f8:	movk	x0, #0x4066, lsl #48
  4041fc:	fmov	d1, x0
  404200:	fmul	d0, d0, d1
  404204:	adrp	x0, 407000 <feof@plt+0x5970>
  404208:	ldr	d1, [x0, #2584]
  40420c:	fdiv	d0, d0, d1
  404210:	adrp	x0, 407000 <feof@plt+0x5970>
  404214:	add	x0, x0, #0x928
  404218:	bl	401680 <printf@plt>
  40421c:	add	x1, sp, #0x880
  404220:	add	x0, sp, #0x890
  404224:	mov	x2, x1
  404228:	mov	w1, #0x5                   	// #5
  40422c:	bl	402010 <feof@plt+0x980>
  404230:	cmp	w0, #0x0
  404234:	cset	w0, eq  // eq = none
  404238:	and	w0, w0, #0xff
  40423c:	cmp	w0, #0x0
  404240:	b.eq	404248 <feof@plt+0x2bb8>  // b.none
  404244:	str	wzr, [sp, #2176]
  404248:	str	wzr, [sp, #4524]
  40424c:	ldr	w0, [sp, #4524]
  404250:	cmp	w0, #0xff
  404254:	b.hi	404308 <feof@plt+0x2c78>  // b.pmore
  404258:	str	wzr, [sp, #4520]
  40425c:	ldr	w0, [sp, #4520]
  404260:	cmp	w0, #0x7
  404264:	b.hi	4042f8 <feof@plt+0x2c68>  // b.pmore
  404268:	ldr	w0, [sp, #4524]
  40426c:	lsl	x0, x0, #3
  404270:	add	x1, sp, #0x38
  404274:	ldr	x0, [x1, x0]
  404278:	str	x0, [sp, #4512]
  40427c:	ldr	x0, [sp, #4512]
  404280:	cmp	x0, #0x0
  404284:	b.eq	4042e8 <feof@plt+0x2c58>  // b.none
  404288:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  40428c:	add	x1, x0, #0x1c0
  404290:	ldr	w0, [sp, #4520]
  404294:	lsl	x0, x0, #4
  404298:	add	x0, x1, x0
  40429c:	ldr	x2, [x0]
  4042a0:	ldr	x0, [sp, #4512]
  4042a4:	ldr	x0, [x0]
  4042a8:	mov	x1, x0
  4042ac:	mov	x0, x2
  4042b0:	bl	4015a0 <strcmp@plt>
  4042b4:	cmp	w0, #0x0
  4042b8:	b.ne	4042d8 <feof@plt+0x2c48>  // b.any
  4042bc:	ldr	w1, [sp, #4524]
  4042c0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4042c4:	add	x2, x0, #0x1c0
  4042c8:	ldr	w0, [sp, #4520]
  4042cc:	lsl	x0, x0, #4
  4042d0:	add	x0, x2, x0
  4042d4:	str	w1, [x0, #8]
  4042d8:	ldr	x0, [sp, #4512]
  4042dc:	ldr	x0, [x0, #8]
  4042e0:	str	x0, [sp, #4512]
  4042e4:	b	40427c <feof@plt+0x2bec>
  4042e8:	ldr	w0, [sp, #4520]
  4042ec:	add	w0, w0, #0x1
  4042f0:	str	w0, [sp, #4520]
  4042f4:	b	40425c <feof@plt+0x2bcc>
  4042f8:	ldr	w0, [sp, #4524]
  4042fc:	add	w0, w0, #0x1
  404300:	str	w0, [sp, #4524]
  404304:	b	40424c <feof@plt+0x2bbc>
  404308:	str	wzr, [sp, #4508]
  40430c:	str	wzr, [sp, #4524]
  404310:	ldr	w0, [sp, #4524]
  404314:	cmp	w0, #0x4
  404318:	b.hi	4044ac <feof@plt+0x2e1c>  // b.pmore
  40431c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404320:	add	x1, x0, #0x240
  404324:	ldr	w0, [sp, #4524]
  404328:	lsl	x0, x0, #4
  40432c:	add	x0, x1, x0
  404330:	ldrb	w0, [x0]
  404334:	mov	w2, w0
  404338:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  40433c:	add	x1, x0, #0x1c0
  404340:	sxtw	x0, w2
  404344:	lsl	x0, x0, #4
  404348:	add	x0, x1, x0
  40434c:	ldr	w0, [x0, #8]
  404350:	str	w0, [sp, #4412]
  404354:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404358:	add	x1, x0, #0x240
  40435c:	ldr	w0, [sp, #4524]
  404360:	lsl	x0, x0, #4
  404364:	add	x0, x1, x0
  404368:	ldrb	w0, [x0, #1]
  40436c:	mov	w2, w0
  404370:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404374:	add	x1, x0, #0x1c0
  404378:	sxtw	x0, w2
  40437c:	lsl	x0, x0, #4
  404380:	add	x0, x1, x0
  404384:	ldr	w0, [x0, #8]
  404388:	str	w0, [sp, #4408]
  40438c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404390:	add	x1, x0, #0x240
  404394:	ldr	w0, [sp, #4524]
  404398:	lsl	x0, x0, #4
  40439c:	add	x0, x1, x0
  4043a0:	ldrb	w0, [x0, #2]
  4043a4:	mov	w2, w0
  4043a8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4043ac:	add	x1, x0, #0x1c0
  4043b0:	sxtw	x0, w2
  4043b4:	lsl	x0, x0, #4
  4043b8:	add	x0, x1, x0
  4043bc:	ldr	w0, [x0, #8]
  4043c0:	str	w0, [sp, #4404]
  4043c4:	ldr	w0, [sp, #4412]
  4043c8:	cmp	w0, #0x0
  4043cc:	b.lt	40449c <feof@plt+0x2e0c>  // b.tstop
  4043d0:	ldr	w0, [sp, #4408]
  4043d4:	cmp	w0, #0x0
  4043d8:	b.lt	40449c <feof@plt+0x2e0c>  // b.tstop
  4043dc:	ldr	w0, [sp, #4404]
  4043e0:	cmp	w0, #0x0
  4043e4:	b.lt	40449c <feof@plt+0x2e0c>  // b.tstop
  4043e8:	ldr	w0, [sp, #4412]
  4043ec:	and	w4, w0, #0xff
  4043f0:	ldr	w0, [sp, #4408]
  4043f4:	and	w2, w0, #0xff
  4043f8:	add	x1, sp, #0x857
  4043fc:	add	x0, sp, #0x890
  404400:	mov	x3, x1
  404404:	mov	w1, w4
  404408:	bl	401c28 <feof@plt+0x598>
  40440c:	cmp	w0, #0x0
  404410:	b.eq	404430 <feof@plt+0x2da0>  // b.none
  404414:	ldrb	w0, [sp, #2135]
  404418:	mov	w1, w0
  40441c:	ldr	w0, [sp, #4404]
  404420:	cmp	w0, w1
  404424:	b.ne	404430 <feof@plt+0x2da0>  // b.any
  404428:	mov	w0, #0x1                   	// #1
  40442c:	b	404434 <feof@plt+0x2da4>
  404430:	mov	w0, #0x0                   	// #0
  404434:	cmp	w0, #0x0
  404438:	b.eq	40449c <feof@plt+0x2e0c>  // b.none
  40443c:	ldr	w0, [sp, #4508]
  404440:	cmp	w0, #0x0
  404444:	b.ne	404474 <feof@plt+0x2de4>  // b.any
  404448:	mov	w0, #0x1                   	// #1
  40444c:	str	w0, [sp, #4508]
  404450:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404454:	add	x0, x0, #0x2c0
  404458:	ldr	x0, [x0]
  40445c:	mov	x3, x0
  404460:	mov	x2, #0x9                   	// #9
  404464:	mov	x1, #0x1                   	// #1
  404468:	adrp	x0, 407000 <feof@plt+0x5970>
  40446c:	add	x0, x0, #0x938
  404470:	bl	401640 <fwrite@plt>
  404474:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404478:	add	x1, x0, #0x240
  40447c:	ldr	w0, [sp, #4524]
  404480:	lsl	x0, x0, #4
  404484:	add	x0, x1, x0
  404488:	ldr	x0, [x0, #8]
  40448c:	mov	x1, x0
  404490:	adrp	x0, 407000 <feof@plt+0x5970>
  404494:	add	x0, x0, #0x948
  404498:	bl	401680 <printf@plt>
  40449c:	ldr	w0, [sp, #4524]
  4044a0:	add	w0, w0, #0x1
  4044a4:	str	w0, [sp, #4524]
  4044a8:	b	404310 <feof@plt+0x2c80>
  4044ac:	ldr	w0, [sp, #4508]
  4044b0:	cmp	w0, #0x0
  4044b4:	b.eq	4044dc <feof@plt+0x2e4c>  // b.none
  4044b8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4044bc:	add	x0, x0, #0x2c0
  4044c0:	ldr	x0, [x0]
  4044c4:	mov	x3, x0
  4044c8:	mov	x2, #0x3                   	// #3
  4044cc:	mov	x1, #0x1                   	// #1
  4044d0:	adrp	x0, 407000 <feof@plt+0x5970>
  4044d4:	add	x0, x0, #0x950
  4044d8:	bl	401640 <fwrite@plt>
  4044dc:	add	x0, sp, #0x890
  4044e0:	bl	402078 <feof@plt+0x9e8>
  4044e4:	mov	w1, w0
  4044e8:	adrp	x0, 407000 <feof@plt+0x5970>
  4044ec:	add	x0, x0, #0x958
  4044f0:	bl	401680 <printf@plt>
  4044f4:	add	x0, sp, #0x890
  4044f8:	bl	402090 <feof@plt+0xa00>
  4044fc:	mov	w1, w0
  404500:	adrp	x0, 407000 <feof@plt+0x5970>
  404504:	add	x0, x0, #0x968
  404508:	bl	401680 <printf@plt>
  40450c:	str	wzr, [sp, #4504]
  404510:	add	x1, sp, #0x890
  404514:	add	x0, sp, #0x870
  404518:	bl	401868 <feof@plt+0x1d8>
  40451c:	add	x3, sp, #0x868
  404520:	add	x2, sp, #0x86e
  404524:	add	x1, sp, #0x86f
  404528:	add	x0, sp, #0x870
  40452c:	bl	4018ac <feof@plt+0x21c>
  404530:	cmp	w0, #0x0
  404534:	cset	w0, ne  // ne = any
  404538:	and	w0, w0, #0xff
  40453c:	cmp	w0, #0x0
  404540:	b.eq	404618 <feof@plt+0x2f88>  // b.none
  404544:	ldrb	w0, [sp, #2158]
  404548:	mov	w1, w0
  40454c:	ldr	w0, [sp, #4552]
  404550:	cmp	w0, w1
  404554:	b.eq	40451c <feof@plt+0x2e8c>  // b.none
  404558:	ldr	w0, [sp, #2152]
  40455c:	str	w0, [sp, #2152]
  404560:	ldrb	w0, [sp, #2158]
  404564:	sxtw	x0, w0
  404568:	lsl	x0, x0, #3
  40456c:	add	x1, sp, #0x38
  404570:	ldr	x0, [x1, x0]
  404574:	str	x0, [sp, #4392]
  404578:	ldrb	w0, [sp, #2159]
  40457c:	sxtw	x0, w0
  404580:	lsl	x0, x0, #3
  404584:	add	x1, sp, #0x38
  404588:	ldr	x0, [x1, x0]
  40458c:	str	x0, [sp, #4496]
  404590:	ldr	x0, [sp, #4496]
  404594:	cmp	x0, #0x0
  404598:	b.eq	40451c <feof@plt+0x2e8c>  // b.none
  40459c:	ldr	x0, [sp, #4392]
  4045a0:	str	x0, [sp, #4488]
  4045a4:	ldr	x0, [sp, #4488]
  4045a8:	cmp	x0, #0x0
  4045ac:	b.eq	404608 <feof@plt+0x2f78>  // b.none
  4045b0:	ldr	w0, [sp, #4504]
  4045b4:	cmp	w0, #0x0
  4045b8:	b.ne	4045d0 <feof@plt+0x2f40>  // b.any
  4045bc:	adrp	x0, 407000 <feof@plt+0x5970>
  4045c0:	add	x0, x0, #0x978
  4045c4:	bl	401370 <puts@plt>
  4045c8:	mov	w0, #0x1                   	// #1
  4045cc:	str	w0, [sp, #4504]
  4045d0:	ldr	x0, [sp, #4496]
  4045d4:	ldr	x1, [x0]
  4045d8:	ldr	x0, [sp, #4488]
  4045dc:	ldr	x0, [x0]
  4045e0:	ldr	w2, [sp, #2152]
  4045e4:	mov	w3, w2
  4045e8:	mov	x2, x0
  4045ec:	adrp	x0, 407000 <feof@plt+0x5970>
  4045f0:	add	x0, x0, #0x988
  4045f4:	bl	401680 <printf@plt>
  4045f8:	ldr	x0, [sp, #4488]
  4045fc:	ldr	x0, [x0, #8]
  404600:	str	x0, [sp, #4488]
  404604:	b	4045a4 <feof@plt+0x2f14>
  404608:	ldr	x0, [sp, #4496]
  40460c:	ldr	x0, [x0, #8]
  404610:	str	x0, [sp, #4496]
  404614:	b	404590 <feof@plt+0x2f00>
  404618:	adrp	x0, 407000 <feof@plt+0x5970>
  40461c:	add	x0, x0, #0x998
  404620:	bl	401370 <puts@plt>
  404624:	add	x3, sp, #0x858
  404628:	mov	x2, #0x0                   	// #0
  40462c:	adrp	x0, 407000 <feof@plt+0x5970>
  404630:	add	x1, x0, #0x9a0
  404634:	mov	x0, x3
  404638:	bl	40383c <feof@plt+0x21ac>
  40463c:	str	wzr, [sp, #4524]
  404640:	ldr	w0, [sp, #4524]
  404644:	cmp	w0, #0xff
  404648:	b.hi	404844 <feof@plt+0x31b4>  // b.pmore
  40464c:	ldr	w1, [sp, #4524]
  404650:	add	x0, sp, #0x890
  404654:	bl	401e0c <feof@plt+0x77c>
  404658:	cmp	w0, #0x0
  40465c:	cset	w0, ne  // ne = any
  404660:	and	w0, w0, #0xff
  404664:	cmp	w0, #0x0
  404668:	b.eq	404834 <feof@plt+0x31a4>  // b.none
  40466c:	ldr	w0, [sp, #4524]
  404670:	lsl	x0, x0, #3
  404674:	add	x1, sp, #0x38
  404678:	ldr	x0, [x1, x0]
  40467c:	cmp	x0, #0x0
  404680:	b.eq	404698 <feof@plt+0x3008>  // b.none
  404684:	ldr	w0, [sp, #4524]
  404688:	lsl	x0, x0, #3
  40468c:	add	x1, sp, #0x38
  404690:	ldr	x0, [x1, x0]
  404694:	b	40469c <feof@plt+0x300c>
  404698:	add	x0, sp, #0x858
  40469c:	str	x0, [sp, #4480]
  4046a0:	ldr	w1, [sp, #4524]
  4046a4:	add	x0, sp, #0x890
  4046a8:	bl	401e90 <feof@plt+0x800>
  4046ac:	str	w0, [sp, #2104]
  4046b0:	ldr	w1, [sp, #4524]
  4046b4:	add	x0, sp, #0x890
  4046b8:	bl	401ef0 <feof@plt+0x860>
  4046bc:	str	w0, [sp, #2108]
  4046c0:	ldr	w1, [sp, #4524]
  4046c4:	add	x0, sp, #0x890
  4046c8:	bl	401f50 <feof@plt+0x8c0>
  4046cc:	str	w0, [sp, #2112]
  4046d0:	ldr	w1, [sp, #4524]
  4046d4:	add	x0, sp, #0x890
  4046d8:	bl	401fb0 <feof@plt+0x920>
  4046dc:	str	w0, [sp, #2116]
  4046e0:	ldr	w1, [sp, #4524]
  4046e4:	add	x0, sp, #0x900
  4046e8:	bl	404974 <feof@plt+0x32e4>
  4046ec:	str	w0, [sp, #2120]
  4046f0:	ldr	w1, [sp, #4524]
  4046f4:	add	x0, sp, #0x900
  4046f8:	bl	404994 <feof@plt+0x3304>
  4046fc:	str	w0, [sp, #2124]
  404700:	ldr	x0, [sp, #4480]
  404704:	ldr	x0, [x0]
  404708:	ldr	w1, [sp, #2104]
  40470c:	mov	w2, w1
  404710:	mov	x1, x0
  404714:	adrp	x0, 407000 <feof@plt+0x5970>
  404718:	add	x0, x0, #0x9a8
  40471c:	bl	401680 <printf@plt>
  404720:	mov	w0, #0x5                   	// #5
  404724:	str	w0, [sp, #4476]
  404728:	ldr	w0, [sp, #4476]
  40472c:	cmp	w0, #0x0
  404730:	b.le	404760 <feof@plt+0x30d0>
  404734:	ldrsw	x0, [sp, #4476]
  404738:	lsl	x0, x0, #2
  40473c:	add	x1, sp, #0x838
  404740:	ldr	w0, [x1, x0]
  404744:	cmp	w0, #0x0
  404748:	b.ne	40475c <feof@plt+0x30cc>  // b.any
  40474c:	ldr	w0, [sp, #4476]
  404750:	sub	w0, w0, #0x1
  404754:	str	w0, [sp, #4476]
  404758:	b	404728 <feof@plt+0x3098>
  40475c:	nop
  404760:	mov	w0, #0x1                   	// #1
  404764:	str	w0, [sp, #2152]
  404768:	ldr	w0, [sp, #2152]
  40476c:	ldr	w1, [sp, #4476]
  404770:	cmp	w1, w0
  404774:	b.lt	4047ac <feof@plt+0x311c>  // b.tstop
  404778:	ldr	w0, [sp, #2152]
  40477c:	sxtw	x0, w0
  404780:	lsl	x0, x0, #2
  404784:	add	x1, sp, #0x838
  404788:	ldr	w0, [x1, x0]
  40478c:	mov	w1, w0
  404790:	adrp	x0, 407000 <feof@plt+0x5970>
  404794:	add	x0, x0, #0x9b0
  404798:	bl	401680 <printf@plt>
  40479c:	ldr	w0, [sp, #2152]
  4047a0:	add	w0, w0, #0x1
  4047a4:	str	w0, [sp, #2152]
  4047a8:	b	404768 <feof@plt+0x30d8>
  4047ac:	str	wzr, [sp, #4472]
  4047b0:	ldr	w0, [sp, #2112]
  4047b4:	cmp	w0, #0x0
  4047b8:	b.le	4047c4 <feof@plt+0x3134>
  4047bc:	mov	w0, #0x1                   	// #1
  4047c0:	str	w0, [sp, #4472]
  4047c4:	ldr	w1, [sp, #2108]
  4047c8:	ldr	w0, [sp, #2176]
  4047cc:	cmp	w1, w0
  4047d0:	b.le	4047e0 <feof@plt+0x3150>
  4047d4:	ldr	w0, [sp, #4472]
  4047d8:	add	w0, w0, #0x2
  4047dc:	str	w0, [sp, #4472]
  4047e0:	ldr	w2, [sp, #4524]
  4047e4:	ldr	w1, [sp, #4472]
  4047e8:	adrp	x0, 407000 <feof@plt+0x5970>
  4047ec:	add	x0, x0, #0x9b8
  4047f0:	bl	401680 <printf@plt>
  4047f4:	ldr	x0, [sp, #4480]
  4047f8:	ldr	x0, [x0, #8]
  4047fc:	str	x0, [sp, #4480]
  404800:	ldr	x0, [sp, #4480]
  404804:	cmp	x0, #0x0
  404808:	b.eq	404834 <feof@plt+0x31a4>  // b.none
  40480c:	ldr	x0, [sp, #4480]
  404810:	ldr	x0, [x0]
  404814:	mov	x1, x0
  404818:	adrp	x0, 407000 <feof@plt+0x5970>
  40481c:	add	x0, x0, #0x9c8
  404820:	bl	401680 <printf@plt>
  404824:	ldr	x0, [sp, #4480]
  404828:	ldr	x0, [x0, #8]
  40482c:	str	x0, [sp, #4480]
  404830:	b	404800 <feof@plt+0x3170>
  404834:	ldr	w0, [sp, #4524]
  404838:	add	w0, w0, #0x1
  40483c:	str	w0, [sp, #4524]
  404840:	b	404640 <feof@plt+0x2fb0>
  404844:	mov	w19, #0x0                   	// #0
  404848:	add	x0, sp, #0x890
  40484c:	bl	4020a8 <feof@plt+0xa18>
  404850:	mov	w0, w19
  404854:	b	40486c <feof@plt+0x31dc>
  404858:	mov	x19, x0
  40485c:	add	x0, sp, #0x890
  404860:	bl	4020a8 <feof@plt+0xa18>
  404864:	mov	x0, x19
  404868:	bl	401650 <_Unwind_Resume@plt>
  40486c:	ldr	x19, [sp, #16]
  404870:	ldp	x29, x30, [sp]
  404874:	mov	x12, #0x11d0                	// #4560
  404878:	add	sp, sp, x12
  40487c:	ret
  404880:	stp	x29, x30, [sp, #-32]!
  404884:	mov	x29, sp
  404888:	str	x0, [sp, #24]
  40488c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404890:	add	x0, x0, #0xe80
  404894:	ldr	x0, [x0]
  404898:	mov	x2, x0
  40489c:	adrp	x0, 407000 <feof@plt+0x5970>
  4048a0:	add	x1, x0, #0x9d0
  4048a4:	ldr	x0, [sp, #24]
  4048a8:	bl	4013b0 <fprintf@plt>
  4048ac:	nop
  4048b0:	ldp	x29, x30, [sp], #32
  4048b4:	ret
  4048b8:	stp	x29, x30, [sp, #-32]!
  4048bc:	mov	x29, sp
  4048c0:	str	w0, [sp, #28]
  4048c4:	str	w1, [sp, #24]
  4048c8:	ldr	w0, [sp, #28]
  4048cc:	cmp	w0, #0x1
  4048d0:	b.ne	4048f0 <feof@plt+0x3260>  // b.any
  4048d4:	ldr	w1, [sp, #24]
  4048d8:	mov	w0, #0xffff                	// #65535
  4048dc:	cmp	w1, w0
  4048e0:	b.ne	4048f0 <feof@plt+0x3260>  // b.any
  4048e4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4048e8:	add	x0, x0, #0x2d8
  4048ec:	bl	404bd0 <feof@plt+0x3540>
  4048f0:	nop
  4048f4:	ldp	x29, x30, [sp], #32
  4048f8:	ret
  4048fc:	stp	x29, x30, [sp, #-16]!
  404900:	mov	x29, sp
  404904:	mov	w1, #0xffff                	// #65535
  404908:	mov	w0, #0x1                   	// #1
  40490c:	bl	4048b8 <feof@plt+0x3228>
  404910:	ldp	x29, x30, [sp], #16
  404914:	ret
  404918:	stp	x29, x30, [sp, #-32]!
  40491c:	mov	x29, sp
  404920:	str	w0, [sp, #28]
  404924:	str	w1, [sp, #24]
  404928:	str	x2, [sp, #16]
  40492c:	ldr	w0, [sp, #28]
  404930:	cmp	w0, #0x0
  404934:	b.ne	404944 <feof@plt+0x32b4>  // b.any
  404938:	ldr	x1, [sp, #16]
  40493c:	ldr	w0, [sp, #24]
  404940:	bl	4049b8 <feof@plt+0x3328>
  404944:	nop
  404948:	ldp	x29, x30, [sp], #32
  40494c:	ret
  404950:	sub	sp, sp, #0x10
  404954:	str	x0, [sp, #8]
  404958:	strb	w1, [sp, #7]
  40495c:	ldrb	w0, [sp, #7]
  404960:	ldr	x1, [sp, #8]
  404964:	sxtw	x0, w0
  404968:	ldrb	w0, [x1, x0]
  40496c:	add	sp, sp, #0x10
  404970:	ret
  404974:	sub	sp, sp, #0x10
  404978:	str	x0, [sp, #8]
  40497c:	str	w1, [sp, #4]
  404980:	ldr	x0, [sp, #8]
  404984:	ldrsw	x1, [sp, #4]
  404988:	ldr	w0, [x0, x1, lsl #2]
  40498c:	add	sp, sp, #0x10
  404990:	ret
  404994:	sub	sp, sp, #0x10
  404998:	str	x0, [sp, #8]
  40499c:	str	w1, [sp, #4]
  4049a0:	ldr	x0, [sp, #8]
  4049a4:	ldrsw	x1, [sp, #4]
  4049a8:	add	x1, x1, #0x100
  4049ac:	ldr	w0, [x0, x1, lsl #2]
  4049b0:	add	sp, sp, #0x10
  4049b4:	ret
  4049b8:	stp	x29, x30, [sp, #-32]!
  4049bc:	mov	x29, sp
  4049c0:	str	w0, [sp, #28]
  4049c4:	str	x1, [sp, #16]
  4049c8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4049cc:	add	x0, x0, #0xe80
  4049d0:	ldr	x0, [x0]
  4049d4:	cmp	x0, #0x0
  4049d8:	b.eq	404a08 <feof@plt+0x3378>  // b.none
  4049dc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4049e0:	add	x0, x0, #0x2c8
  4049e4:	ldr	x3, [x0]
  4049e8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4049ec:	add	x0, x0, #0xe80
  4049f0:	ldr	x0, [x0]
  4049f4:	mov	x2, x0
  4049f8:	adrp	x0, 407000 <feof@plt+0x5970>
  4049fc:	add	x1, x0, #0xa20
  404a00:	mov	x0, x3
  404a04:	bl	4013b0 <fprintf@plt>
  404a08:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404a0c:	add	x0, x0, #0x2c8
  404a10:	ldr	x4, [x0]
  404a14:	ldr	x3, [sp, #16]
  404a18:	ldr	w2, [sp, #28]
  404a1c:	adrp	x0, 407000 <feof@plt+0x5970>
  404a20:	add	x1, x0, #0xa28
  404a24:	mov	x0, x4
  404a28:	bl	4013b0 <fprintf@plt>
  404a2c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404a30:	add	x0, x0, #0x2c8
  404a34:	ldr	x0, [x0]
  404a38:	bl	401530 <fflush@plt>
  404a3c:	bl	401600 <abort@plt>
  404a40:	sub	sp, sp, #0x20
  404a44:	str	x0, [sp, #8]
  404a48:	ldr	x0, [sp, #8]
  404a4c:	str	x0, [sp, #16]
  404a50:	str	wzr, [sp, #28]
  404a54:	ldr	w0, [sp, #28]
  404a58:	cmp	w0, #0xff
  404a5c:	b.gt	404a80 <feof@plt+0x33f0>
  404a60:	ldrsw	x0, [sp, #28]
  404a64:	ldr	x1, [sp, #16]
  404a68:	add	x0, x1, x0
  404a6c:	strb	wzr, [x0]
  404a70:	ldr	w0, [sp, #28]
  404a74:	add	w0, w0, #0x1
  404a78:	str	w0, [sp, #28]
  404a7c:	b	404a54 <feof@plt+0x33c4>
  404a80:	nop
  404a84:	add	sp, sp, #0x20
  404a88:	ret
  404a8c:	stp	x29, x30, [sp, #-32]!
  404a90:	mov	x29, sp
  404a94:	str	x0, [sp, #24]
  404a98:	ldr	x0, [sp, #24]
  404a9c:	bl	404a40 <feof@plt+0x33b0>
  404aa0:	nop
  404aa4:	ldp	x29, x30, [sp], #32
  404aa8:	ret
  404aac:	stp	x29, x30, [sp, #-32]!
  404ab0:	mov	x29, sp
  404ab4:	str	x0, [sp, #24]
  404ab8:	str	x1, [sp, #16]
  404abc:	ldr	x0, [sp, #24]
  404ac0:	bl	404a40 <feof@plt+0x33b0>
  404ac4:	ldr	x0, [sp, #16]
  404ac8:	ldrb	w0, [x0]
  404acc:	cmp	w0, #0x0
  404ad0:	b.eq	404af8 <feof@plt+0x3468>  // b.none
  404ad4:	ldr	x0, [sp, #16]
  404ad8:	add	x1, x0, #0x1
  404adc:	str	x1, [sp, #16]
  404ae0:	ldrb	w0, [x0]
  404ae4:	ldr	x1, [sp, #24]
  404ae8:	sxtw	x0, w0
  404aec:	mov	w2, #0x1                   	// #1
  404af0:	strb	w2, [x1, x0]
  404af4:	b	404ac4 <feof@plt+0x3434>
  404af8:	nop
  404afc:	ldp	x29, x30, [sp], #32
  404b00:	ret
  404b04:	stp	x29, x30, [sp, #-32]!
  404b08:	mov	x29, sp
  404b0c:	str	x0, [sp, #24]
  404b10:	str	x1, [sp, #16]
  404b14:	ldr	x0, [sp, #24]
  404b18:	bl	404a40 <feof@plt+0x33b0>
  404b1c:	ldr	x0, [sp, #16]
  404b20:	ldrb	w0, [x0]
  404b24:	cmp	w0, #0x0
  404b28:	b.eq	404b50 <feof@plt+0x34c0>  // b.none
  404b2c:	ldr	x0, [sp, #16]
  404b30:	add	x1, x0, #0x1
  404b34:	str	x1, [sp, #16]
  404b38:	ldrb	w0, [x0]
  404b3c:	ldr	x1, [sp, #24]
  404b40:	sxtw	x0, w0
  404b44:	mov	w2, #0x1                   	// #1
  404b48:	strb	w2, [x1, x0]
  404b4c:	b	404b1c <feof@plt+0x348c>
  404b50:	nop
  404b54:	ldp	x29, x30, [sp], #32
  404b58:	ret
  404b5c:	sub	sp, sp, #0x10
  404b60:	str	x0, [sp, #8]
  404b64:	str	w1, [sp, #4]
  404b68:	nop
  404b6c:	add	sp, sp, #0x10
  404b70:	ret
  404b74:	sub	sp, sp, #0x20
  404b78:	str	x0, [sp, #8]
  404b7c:	str	x1, [sp]
  404b80:	str	wzr, [sp, #28]
  404b84:	ldr	w0, [sp, #28]
  404b88:	cmp	w0, #0xff
  404b8c:	b.gt	404bc4 <feof@plt+0x3534>
  404b90:	ldr	x1, [sp]
  404b94:	ldrsw	x0, [sp, #28]
  404b98:	ldrb	w0, [x1, x0]
  404b9c:	cmp	w0, #0x0
  404ba0:	b.eq	404bb4 <feof@plt+0x3524>  // b.none
  404ba4:	ldr	x1, [sp, #8]
  404ba8:	ldrsw	x0, [sp, #28]
  404bac:	mov	w2, #0x1                   	// #1
  404bb0:	strb	w2, [x1, x0]
  404bb4:	ldr	w0, [sp, #28]
  404bb8:	add	w0, w0, #0x1
  404bbc:	str	w0, [sp, #28]
  404bc0:	b	404b84 <feof@plt+0x34f4>
  404bc4:	ldr	x0, [sp, #8]
  404bc8:	add	sp, sp, #0x20
  404bcc:	ret
  404bd0:	stp	x29, x30, [sp, #-48]!
  404bd4:	mov	x29, sp
  404bd8:	str	x0, [sp, #24]
  404bdc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404be0:	add	x0, x0, #0xde0
  404be4:	ldr	w0, [x0]
  404be8:	cmp	w0, #0x0
  404bec:	b.ne	404eec <feof@plt+0x385c>  // b.any
  404bf0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404bf4:	add	x0, x0, #0xde0
  404bf8:	mov	w1, #0x1                   	// #1
  404bfc:	str	w1, [x0]
  404c00:	str	wzr, [sp, #44]
  404c04:	ldr	w0, [sp, #44]
  404c08:	cmp	w0, #0xff
  404c0c:	b.gt	404ef0 <feof@plt+0x3860>
  404c10:	ldr	w0, [sp, #44]
  404c14:	and	w0, w0, #0xffffff80
  404c18:	cmp	w0, #0x0
  404c1c:	b.ne	404c38 <feof@plt+0x35a8>  // b.any
  404c20:	ldr	w0, [sp, #44]
  404c24:	bl	401540 <isalpha@plt>
  404c28:	cmp	w0, #0x0
  404c2c:	b.eq	404c38 <feof@plt+0x35a8>  // b.none
  404c30:	mov	w0, #0x1                   	// #1
  404c34:	b	404c3c <feof@plt+0x35ac>
  404c38:	mov	w0, #0x0                   	// #0
  404c3c:	mov	w2, w0
  404c40:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404c44:	add	x1, x0, #0x2e0
  404c48:	ldrsw	x0, [sp, #44]
  404c4c:	strb	w2, [x1, x0]
  404c50:	ldr	w0, [sp, #44]
  404c54:	and	w0, w0, #0xffffff80
  404c58:	cmp	w0, #0x0
  404c5c:	b.ne	404c78 <feof@plt+0x35e8>  // b.any
  404c60:	ldr	w0, [sp, #44]
  404c64:	bl	401500 <isupper@plt>
  404c68:	cmp	w0, #0x0
  404c6c:	b.eq	404c78 <feof@plt+0x35e8>  // b.none
  404c70:	mov	w0, #0x1                   	// #1
  404c74:	b	404c7c <feof@plt+0x35ec>
  404c78:	mov	w0, #0x0                   	// #0
  404c7c:	mov	w2, w0
  404c80:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404c84:	add	x1, x0, #0x3e0
  404c88:	ldrsw	x0, [sp, #44]
  404c8c:	strb	w2, [x1, x0]
  404c90:	ldr	w0, [sp, #44]
  404c94:	and	w0, w0, #0xffffff80
  404c98:	cmp	w0, #0x0
  404c9c:	b.ne	404cb8 <feof@plt+0x3628>  // b.any
  404ca0:	ldr	w0, [sp, #44]
  404ca4:	bl	4013d0 <islower@plt>
  404ca8:	cmp	w0, #0x0
  404cac:	b.eq	404cb8 <feof@plt+0x3628>  // b.none
  404cb0:	mov	w0, #0x1                   	// #1
  404cb4:	b	404cbc <feof@plt+0x362c>
  404cb8:	mov	w0, #0x0                   	// #0
  404cbc:	mov	w2, w0
  404cc0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404cc4:	add	x1, x0, #0x4e0
  404cc8:	ldrsw	x0, [sp, #44]
  404ccc:	strb	w2, [x1, x0]
  404cd0:	ldr	w0, [sp, #44]
  404cd4:	and	w0, w0, #0xffffff80
  404cd8:	cmp	w0, #0x0
  404cdc:	b.ne	404d04 <feof@plt+0x3674>  // b.any
  404ce0:	ldr	w0, [sp, #44]
  404ce4:	sub	w0, w0, #0x30
  404ce8:	cmp	w0, #0x9
  404cec:	cset	w0, ls  // ls = plast
  404cf0:	and	w0, w0, #0xff
  404cf4:	cmp	w0, #0x0
  404cf8:	b.eq	404d04 <feof@plt+0x3674>  // b.none
  404cfc:	mov	w0, #0x1                   	// #1
  404d00:	b	404d08 <feof@plt+0x3678>
  404d04:	mov	w0, #0x0                   	// #0
  404d08:	mov	w2, w0
  404d0c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404d10:	add	x1, x0, #0x5e0
  404d14:	ldrsw	x0, [sp, #44]
  404d18:	strb	w2, [x1, x0]
  404d1c:	ldr	w0, [sp, #44]
  404d20:	and	w0, w0, #0xffffff80
  404d24:	cmp	w0, #0x0
  404d28:	b.ne	404d44 <feof@plt+0x36b4>  // b.any
  404d2c:	ldr	w0, [sp, #44]
  404d30:	bl	401490 <isxdigit@plt>
  404d34:	cmp	w0, #0x0
  404d38:	b.eq	404d44 <feof@plt+0x36b4>  // b.none
  404d3c:	mov	w0, #0x1                   	// #1
  404d40:	b	404d48 <feof@plt+0x36b8>
  404d44:	mov	w0, #0x0                   	// #0
  404d48:	mov	w2, w0
  404d4c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404d50:	add	x1, x0, #0x6e0
  404d54:	ldrsw	x0, [sp, #44]
  404d58:	strb	w2, [x1, x0]
  404d5c:	ldr	w0, [sp, #44]
  404d60:	and	w0, w0, #0xffffff80
  404d64:	cmp	w0, #0x0
  404d68:	b.ne	404d84 <feof@plt+0x36f4>  // b.any
  404d6c:	ldr	w0, [sp, #44]
  404d70:	bl	4013f0 <isspace@plt>
  404d74:	cmp	w0, #0x0
  404d78:	b.eq	404d84 <feof@plt+0x36f4>  // b.none
  404d7c:	mov	w0, #0x1                   	// #1
  404d80:	b	404d88 <feof@plt+0x36f8>
  404d84:	mov	w0, #0x0                   	// #0
  404d88:	mov	w2, w0
  404d8c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404d90:	add	x1, x0, #0x7e0
  404d94:	ldrsw	x0, [sp, #44]
  404d98:	strb	w2, [x1, x0]
  404d9c:	ldr	w0, [sp, #44]
  404da0:	and	w0, w0, #0xffffff80
  404da4:	cmp	w0, #0x0
  404da8:	b.ne	404dc4 <feof@plt+0x3734>  // b.any
  404dac:	ldr	w0, [sp, #44]
  404db0:	bl	4015e0 <ispunct@plt>
  404db4:	cmp	w0, #0x0
  404db8:	b.eq	404dc4 <feof@plt+0x3734>  // b.none
  404dbc:	mov	w0, #0x1                   	// #1
  404dc0:	b	404dc8 <feof@plt+0x3738>
  404dc4:	mov	w0, #0x0                   	// #0
  404dc8:	mov	w2, w0
  404dcc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404dd0:	add	x1, x0, #0x8e0
  404dd4:	ldrsw	x0, [sp, #44]
  404dd8:	strb	w2, [x1, x0]
  404ddc:	ldr	w0, [sp, #44]
  404de0:	and	w0, w0, #0xffffff80
  404de4:	cmp	w0, #0x0
  404de8:	b.ne	404e04 <feof@plt+0x3774>  // b.any
  404dec:	ldr	w0, [sp, #44]
  404df0:	bl	401390 <isalnum@plt>
  404df4:	cmp	w0, #0x0
  404df8:	b.eq	404e04 <feof@plt+0x3774>  // b.none
  404dfc:	mov	w0, #0x1                   	// #1
  404e00:	b	404e08 <feof@plt+0x3778>
  404e04:	mov	w0, #0x0                   	// #0
  404e08:	mov	w2, w0
  404e0c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404e10:	add	x1, x0, #0x9e0
  404e14:	ldrsw	x0, [sp, #44]
  404e18:	strb	w2, [x1, x0]
  404e1c:	ldr	w0, [sp, #44]
  404e20:	and	w0, w0, #0xffffff80
  404e24:	cmp	w0, #0x0
  404e28:	b.ne	404e44 <feof@plt+0x37b4>  // b.any
  404e2c:	ldr	w0, [sp, #44]
  404e30:	bl	4014f0 <isprint@plt>
  404e34:	cmp	w0, #0x0
  404e38:	b.eq	404e44 <feof@plt+0x37b4>  // b.none
  404e3c:	mov	w0, #0x1                   	// #1
  404e40:	b	404e48 <feof@plt+0x37b8>
  404e44:	mov	w0, #0x0                   	// #0
  404e48:	mov	w2, w0
  404e4c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404e50:	add	x1, x0, #0xae0
  404e54:	ldrsw	x0, [sp, #44]
  404e58:	strb	w2, [x1, x0]
  404e5c:	ldr	w0, [sp, #44]
  404e60:	and	w0, w0, #0xffffff80
  404e64:	cmp	w0, #0x0
  404e68:	b.ne	404e84 <feof@plt+0x37f4>  // b.any
  404e6c:	ldr	w0, [sp, #44]
  404e70:	bl	4014c0 <isgraph@plt>
  404e74:	cmp	w0, #0x0
  404e78:	b.eq	404e84 <feof@plt+0x37f4>  // b.none
  404e7c:	mov	w0, #0x1                   	// #1
  404e80:	b	404e88 <feof@plt+0x37f8>
  404e84:	mov	w0, #0x0                   	// #0
  404e88:	mov	w2, w0
  404e8c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404e90:	add	x1, x0, #0xbe0
  404e94:	ldrsw	x0, [sp, #44]
  404e98:	strb	w2, [x1, x0]
  404e9c:	ldr	w0, [sp, #44]
  404ea0:	and	w0, w0, #0xffffff80
  404ea4:	cmp	w0, #0x0
  404ea8:	b.ne	404ec4 <feof@plt+0x3834>  // b.any
  404eac:	ldr	w0, [sp, #44]
  404eb0:	bl	4015f0 <iscntrl@plt>
  404eb4:	cmp	w0, #0x0
  404eb8:	b.eq	404ec4 <feof@plt+0x3834>  // b.none
  404ebc:	mov	w0, #0x1                   	// #1
  404ec0:	b	404ec8 <feof@plt+0x3838>
  404ec4:	mov	w0, #0x0                   	// #0
  404ec8:	mov	w2, w0
  404ecc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404ed0:	add	x1, x0, #0xce0
  404ed4:	ldrsw	x0, [sp, #44]
  404ed8:	strb	w2, [x1, x0]
  404edc:	ldr	w0, [sp, #44]
  404ee0:	add	w0, w0, #0x1
  404ee4:	str	w0, [sp, #44]
  404ee8:	b	404c04 <feof@plt+0x3574>
  404eec:	nop
  404ef0:	ldp	x29, x30, [sp], #48
  404ef4:	ret
  404ef8:	stp	x29, x30, [sp, #-32]!
  404efc:	mov	x29, sp
  404f00:	str	w0, [sp, #28]
  404f04:	str	w1, [sp, #24]
  404f08:	ldr	w0, [sp, #28]
  404f0c:	cmp	w0, #0x1
  404f10:	b.ne	404fe0 <feof@plt+0x3950>  // b.any
  404f14:	ldr	w1, [sp, #24]
  404f18:	mov	w0, #0xffff                	// #65535
  404f1c:	cmp	w1, w0
  404f20:	b.ne	404fe0 <feof@plt+0x3950>  // b.any
  404f24:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404f28:	add	x0, x0, #0xde8
  404f2c:	bl	404bd0 <feof@plt+0x3540>
  404f30:	mov	w1, #0x0                   	// #0
  404f34:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404f38:	add	x0, x0, #0x2e0
  404f3c:	bl	404b5c <feof@plt+0x34cc>
  404f40:	mov	w1, #0x0                   	// #0
  404f44:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404f48:	add	x0, x0, #0x3e0
  404f4c:	bl	404b5c <feof@plt+0x34cc>
  404f50:	mov	w1, #0x0                   	// #0
  404f54:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404f58:	add	x0, x0, #0x4e0
  404f5c:	bl	404b5c <feof@plt+0x34cc>
  404f60:	mov	w1, #0x0                   	// #0
  404f64:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404f68:	add	x0, x0, #0x5e0
  404f6c:	bl	404b5c <feof@plt+0x34cc>
  404f70:	mov	w1, #0x0                   	// #0
  404f74:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404f78:	add	x0, x0, #0x6e0
  404f7c:	bl	404b5c <feof@plt+0x34cc>
  404f80:	mov	w1, #0x0                   	// #0
  404f84:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404f88:	add	x0, x0, #0x7e0
  404f8c:	bl	404b5c <feof@plt+0x34cc>
  404f90:	mov	w1, #0x0                   	// #0
  404f94:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404f98:	add	x0, x0, #0x8e0
  404f9c:	bl	404b5c <feof@plt+0x34cc>
  404fa0:	mov	w1, #0x0                   	// #0
  404fa4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404fa8:	add	x0, x0, #0x9e0
  404fac:	bl	404b5c <feof@plt+0x34cc>
  404fb0:	mov	w1, #0x0                   	// #0
  404fb4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404fb8:	add	x0, x0, #0xae0
  404fbc:	bl	404b5c <feof@plt+0x34cc>
  404fc0:	mov	w1, #0x0                   	// #0
  404fc4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404fc8:	add	x0, x0, #0xbe0
  404fcc:	bl	404b5c <feof@plt+0x34cc>
  404fd0:	mov	w1, #0x0                   	// #0
  404fd4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  404fd8:	add	x0, x0, #0xce0
  404fdc:	bl	404b5c <feof@plt+0x34cc>
  404fe0:	nop
  404fe4:	ldp	x29, x30, [sp], #32
  404fe8:	ret
  404fec:	stp	x29, x30, [sp, #-16]!
  404ff0:	mov	x29, sp
  404ff4:	mov	w1, #0xffff                	// #65535
  404ff8:	mov	w0, #0x1                   	// #1
  404ffc:	bl	404ef8 <feof@plt+0x3868>
  405000:	ldp	x29, x30, [sp], #16
  405004:	ret
  405008:	sub	sp, sp, #0x10
  40500c:	str	x0, [sp, #8]
  405010:	str	x1, [sp]
  405014:	ldr	x0, [sp, #8]
  405018:	mov	w1, #0x1                   	// #1
  40501c:	str	w1, [x0]
  405020:	ldr	x0, [sp]
  405024:	cmp	x0, #0x0
  405028:	b.eq	405034 <feof@plt+0x39a4>  // b.none
  40502c:	ldr	x0, [sp]
  405030:	b	40503c <feof@plt+0x39ac>
  405034:	adrp	x0, 407000 <feof@plt+0x5970>
  405038:	add	x0, x0, #0xa60
  40503c:	ldr	x1, [sp, #8]
  405040:	str	x0, [x1, #8]
  405044:	nop
  405048:	add	sp, sp, #0x10
  40504c:	ret
  405050:	sub	sp, sp, #0x10
  405054:	str	x0, [sp, #8]
  405058:	ldr	x0, [sp, #8]
  40505c:	str	wzr, [x0]
  405060:	nop
  405064:	add	sp, sp, #0x10
  405068:	ret
  40506c:	sub	sp, sp, #0x10
  405070:	str	x0, [sp, #8]
  405074:	str	w1, [sp, #4]
  405078:	ldr	x0, [sp, #8]
  40507c:	mov	w1, #0x3                   	// #3
  405080:	str	w1, [x0]
  405084:	ldr	x0, [sp, #8]
  405088:	ldr	w1, [sp, #4]
  40508c:	str	w1, [x0, #8]
  405090:	nop
  405094:	add	sp, sp, #0x10
  405098:	ret
  40509c:	sub	sp, sp, #0x10
  4050a0:	str	x0, [sp, #8]
  4050a4:	str	w1, [sp, #4]
  4050a8:	ldr	x0, [sp, #8]
  4050ac:	mov	w1, #0x4                   	// #4
  4050b0:	str	w1, [x0]
  4050b4:	ldr	x0, [sp, #8]
  4050b8:	ldr	w1, [sp, #4]
  4050bc:	str	w1, [x0, #8]
  4050c0:	nop
  4050c4:	add	sp, sp, #0x10
  4050c8:	ret
  4050cc:	sub	sp, sp, #0x10
  4050d0:	str	x0, [sp, #8]
  4050d4:	strb	w1, [sp, #7]
  4050d8:	ldr	x0, [sp, #8]
  4050dc:	mov	w1, #0x2                   	// #2
  4050e0:	str	w1, [x0]
  4050e4:	ldr	x0, [sp, #8]
  4050e8:	ldrb	w1, [sp, #7]
  4050ec:	strb	w1, [x0, #8]
  4050f0:	nop
  4050f4:	add	sp, sp, #0x10
  4050f8:	ret
  4050fc:	sub	sp, sp, #0x10
  405100:	str	x0, [sp, #8]
  405104:	strb	w1, [sp, #7]
  405108:	ldr	x0, [sp, #8]
  40510c:	mov	w1, #0x2                   	// #2
  405110:	str	w1, [x0]
  405114:	ldr	x0, [sp, #8]
  405118:	ldrb	w1, [sp, #7]
  40511c:	strb	w1, [x0, #8]
  405120:	nop
  405124:	add	sp, sp, #0x10
  405128:	ret
  40512c:	sub	sp, sp, #0x10
  405130:	str	x0, [sp, #8]
  405134:	str	d0, [sp]
  405138:	ldr	x0, [sp, #8]
  40513c:	mov	w1, #0x5                   	// #5
  405140:	str	w1, [x0]
  405144:	ldr	x0, [sp, #8]
  405148:	ldr	d0, [sp]
  40514c:	str	d0, [x0, #8]
  405150:	nop
  405154:	add	sp, sp, #0x10
  405158:	ret
  40515c:	sub	sp, sp, #0x10
  405160:	str	x0, [sp, #8]
  405164:	ldr	x0, [sp, #8]
  405168:	ldr	w0, [x0]
  40516c:	cmp	w0, #0x0
  405170:	cset	w0, eq  // eq = none
  405174:	and	w0, w0, #0xff
  405178:	add	sp, sp, #0x10
  40517c:	ret
  405180:	stp	x29, x30, [sp, #-32]!
  405184:	mov	x29, sp
  405188:	str	x0, [sp, #24]
  40518c:	ldr	x0, [sp, #24]
  405190:	ldr	w0, [x0]
  405194:	cmp	w0, #0x5
  405198:	b.eq	40528c <feof@plt+0x3bfc>  // b.none
  40519c:	cmp	w0, #0x5
  4051a0:	b.gt	4052b8 <feof@plt+0x3c28>
  4051a4:	cmp	w0, #0x4
  4051a8:	b.eq	405214 <feof@plt+0x3b84>  // b.none
  4051ac:	cmp	w0, #0x4
  4051b0:	b.gt	4052b8 <feof@plt+0x3c28>
  4051b4:	cmp	w0, #0x3
  4051b8:	b.eq	4051e8 <feof@plt+0x3b58>  // b.none
  4051bc:	cmp	w0, #0x3
  4051c0:	b.gt	4052b8 <feof@plt+0x3c28>
  4051c4:	cmp	w0, #0x2
  4051c8:	b.eq	405240 <feof@plt+0x3bb0>  // b.none
  4051cc:	cmp	w0, #0x2
  4051d0:	b.gt	4052b8 <feof@plt+0x3c28>
  4051d4:	cmp	w0, #0x0
  4051d8:	b.eq	4052b4 <feof@plt+0x3c24>  // b.none
  4051dc:	cmp	w0, #0x1
  4051e0:	b.eq	405268 <feof@plt+0x3bd8>  // b.none
  4051e4:	b	4052b8 <feof@plt+0x3c28>
  4051e8:	ldr	x0, [sp, #24]
  4051ec:	ldr	w0, [x0, #8]
  4051f0:	bl	4071c0 <feof@plt+0x5b30>
  4051f4:	mov	x2, x0
  4051f8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4051fc:	add	x0, x0, #0x2c8
  405200:	ldr	x0, [x0]
  405204:	mov	x1, x0
  405208:	mov	x0, x2
  40520c:	bl	401350 <fputs@plt>
  405210:	b	4052b8 <feof@plt+0x3c28>
  405214:	ldr	x0, [sp, #24]
  405218:	ldr	w0, [x0, #8]
  40521c:	bl	407318 <feof@plt+0x5c88>
  405220:	mov	x2, x0
  405224:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  405228:	add	x0, x0, #0x2c8
  40522c:	ldr	x0, [x0]
  405230:	mov	x1, x0
  405234:	mov	x0, x2
  405238:	bl	401350 <fputs@plt>
  40523c:	b	4052b8 <feof@plt+0x3c28>
  405240:	ldr	x0, [sp, #24]
  405244:	ldrb	w0, [x0, #8]
  405248:	mov	w2, w0
  40524c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  405250:	add	x0, x0, #0x2c8
  405254:	ldr	x0, [x0]
  405258:	mov	x1, x0
  40525c:	mov	w0, w2
  405260:	bl	4013c0 <putc@plt>
  405264:	b	4052b8 <feof@plt+0x3c28>
  405268:	ldr	x0, [sp, #24]
  40526c:	ldr	x2, [x0, #8]
  405270:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  405274:	add	x0, x0, #0x2c8
  405278:	ldr	x0, [x0]
  40527c:	mov	x1, x0
  405280:	mov	x0, x2
  405284:	bl	401350 <fputs@plt>
  405288:	b	4052b8 <feof@plt+0x3c28>
  40528c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  405290:	add	x0, x0, #0x2c8
  405294:	ldr	x2, [x0]
  405298:	ldr	x0, [sp, #24]
  40529c:	ldr	d0, [x0, #8]
  4052a0:	adrp	x0, 407000 <feof@plt+0x5970>
  4052a4:	add	x1, x0, #0xa68
  4052a8:	mov	x0, x2
  4052ac:	bl	4013b0 <fprintf@plt>
  4052b0:	b	4052b8 <feof@plt+0x3c28>
  4052b4:	nop
  4052b8:	nop
  4052bc:	ldp	x29, x30, [sp], #32
  4052c0:	ret
  4052c4:	stp	x29, x30, [sp, #-64]!
  4052c8:	mov	x29, sp
  4052cc:	str	x0, [sp, #40]
  4052d0:	str	x1, [sp, #32]
  4052d4:	str	x2, [sp, #24]
  4052d8:	str	x3, [sp, #16]
  4052dc:	ldr	x0, [sp, #40]
  4052e0:	cmp	x0, #0x0
  4052e4:	cset	w0, ne  // ne = any
  4052e8:	and	w0, w0, #0xff
  4052ec:	mov	w3, w0
  4052f0:	adrp	x0, 407000 <feof@plt+0x5970>
  4052f4:	add	x2, x0, #0xa70
  4052f8:	mov	w1, #0x62                  	// #98
  4052fc:	mov	w0, w3
  405300:	bl	404918 <feof@plt+0x3288>
  405304:	ldr	x0, [sp, #40]
  405308:	add	x1, x0, #0x1
  40530c:	str	x1, [sp, #40]
  405310:	ldrb	w0, [x0]
  405314:	strb	w0, [sp, #63]
  405318:	ldrb	w0, [sp, #63]
  40531c:	cmp	w0, #0x0
  405320:	cset	w0, ne  // ne = any
  405324:	and	w0, w0, #0xff
  405328:	cmp	w0, #0x0
  40532c:	b.eq	405484 <feof@plt+0x3df4>  // b.none
  405330:	ldrb	w0, [sp, #63]
  405334:	cmp	w0, #0x25
  405338:	b.ne	405464 <feof@plt+0x3dd4>  // b.any
  40533c:	ldr	x0, [sp, #40]
  405340:	add	x1, x0, #0x1
  405344:	str	x1, [sp, #40]
  405348:	ldrb	w0, [x0]
  40534c:	strb	w0, [sp, #63]
  405350:	ldrb	w0, [sp, #63]
  405354:	cmp	w0, #0x33
  405358:	b.eq	405414 <feof@plt+0x3d84>  // b.none
  40535c:	cmp	w0, #0x33
  405360:	b.gt	40544c <feof@plt+0x3dbc>
  405364:	cmp	w0, #0x32
  405368:	b.eq	4053dc <feof@plt+0x3d4c>  // b.none
  40536c:	cmp	w0, #0x32
  405370:	b.gt	40544c <feof@plt+0x3dbc>
  405374:	cmp	w0, #0x25
  405378:	b.eq	405388 <feof@plt+0x3cf8>  // b.none
  40537c:	cmp	w0, #0x31
  405380:	b.eq	4053a4 <feof@plt+0x3d14>  // b.none
  405384:	b	40544c <feof@plt+0x3dbc>
  405388:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  40538c:	add	x0, x0, #0x2c8
  405390:	ldr	x0, [x0]
  405394:	mov	x1, x0
  405398:	mov	w0, #0x25                  	// #37
  40539c:	bl	401510 <fputc@plt>
  4053a0:	b	405480 <feof@plt+0x3df0>
  4053a4:	ldr	x0, [sp, #32]
  4053a8:	bl	40515c <feof@plt+0x3acc>
  4053ac:	cmp	w0, #0x0
  4053b0:	cset	w0, eq  // eq = none
  4053b4:	and	w0, w0, #0xff
  4053b8:	mov	w3, w0
  4053bc:	adrp	x0, 407000 <feof@plt+0x5970>
  4053c0:	add	x2, x0, #0xa70
  4053c4:	mov	w1, #0x6c                  	// #108
  4053c8:	mov	w0, w3
  4053cc:	bl	404918 <feof@plt+0x3288>
  4053d0:	ldr	x0, [sp, #32]
  4053d4:	bl	405180 <feof@plt+0x3af0>
  4053d8:	b	405480 <feof@plt+0x3df0>
  4053dc:	ldr	x0, [sp, #24]
  4053e0:	bl	40515c <feof@plt+0x3acc>
  4053e4:	cmp	w0, #0x0
  4053e8:	cset	w0, eq  // eq = none
  4053ec:	and	w0, w0, #0xff
  4053f0:	mov	w3, w0
  4053f4:	adrp	x0, 407000 <feof@plt+0x5970>
  4053f8:	add	x2, x0, #0xa70
  4053fc:	mov	w1, #0x70                  	// #112
  405400:	mov	w0, w3
  405404:	bl	404918 <feof@plt+0x3288>
  405408:	ldr	x0, [sp, #24]
  40540c:	bl	405180 <feof@plt+0x3af0>
  405410:	b	405480 <feof@plt+0x3df0>
  405414:	ldr	x0, [sp, #16]
  405418:	bl	40515c <feof@plt+0x3acc>
  40541c:	cmp	w0, #0x0
  405420:	cset	w0, eq  // eq = none
  405424:	and	w0, w0, #0xff
  405428:	mov	w3, w0
  40542c:	adrp	x0, 407000 <feof@plt+0x5970>
  405430:	add	x2, x0, #0xa70
  405434:	mov	w1, #0x74                  	// #116
  405438:	mov	w0, w3
  40543c:	bl	404918 <feof@plt+0x3288>
  405440:	ldr	x0, [sp, #16]
  405444:	bl	405180 <feof@plt+0x3af0>
  405448:	b	405480 <feof@plt+0x3df0>
  40544c:	adrp	x0, 407000 <feof@plt+0x5970>
  405450:	add	x2, x0, #0xa70
  405454:	mov	w1, #0x78                  	// #120
  405458:	mov	w0, #0x0                   	// #0
  40545c:	bl	404918 <feof@plt+0x3288>
  405460:	b	405304 <feof@plt+0x3c74>
  405464:	ldrb	w2, [sp, #63]
  405468:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  40546c:	add	x0, x0, #0x2c8
  405470:	ldr	x0, [x0]
  405474:	mov	x1, x0
  405478:	mov	w0, w2
  40547c:	bl	4013c0 <putc@plt>
  405480:	b	405304 <feof@plt+0x3c74>
  405484:	nop
  405488:	ldp	x29, x30, [sp], #64
  40548c:	ret
  405490:	stp	x29, x30, [sp, #-32]!
  405494:	mov	x29, sp
  405498:	str	w0, [sp, #28]
  40549c:	str	w1, [sp, #24]
  4054a0:	ldr	w0, [sp, #28]
  4054a4:	cmp	w0, #0x1
  4054a8:	b.ne	4054c8 <feof@plt+0x3e38>  // b.any
  4054ac:	ldr	w1, [sp, #24]
  4054b0:	mov	w0, #0xffff                	// #65535
  4054b4:	cmp	w1, w0
  4054b8:	b.ne	4054c8 <feof@plt+0x3e38>  // b.any
  4054bc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4054c0:	add	x0, x0, #0xdf0
  4054c4:	bl	405050 <feof@plt+0x39c0>
  4054c8:	nop
  4054cc:	ldp	x29, x30, [sp], #32
  4054d0:	ret
  4054d4:	stp	x29, x30, [sp, #-16]!
  4054d8:	mov	x29, sp
  4054dc:	mov	w1, #0xffff                	// #65535
  4054e0:	mov	w0, #0x1                   	// #1
  4054e4:	bl	405490 <feof@plt+0x3e00>
  4054e8:	ldp	x29, x30, [sp], #16
  4054ec:	ret
  4054f0:	stp	x29, x30, [sp, #-96]!
  4054f4:	mov	x29, sp
  4054f8:	str	x0, [sp, #72]
  4054fc:	str	x1, [sp, #64]
  405500:	str	w2, [sp, #60]
  405504:	str	w3, [sp, #56]
  405508:	str	x4, [sp, #48]
  40550c:	str	x5, [sp, #40]
  405510:	str	x6, [sp, #32]
  405514:	str	x7, [sp, #24]
  405518:	str	wzr, [sp, #92]
  40551c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  405520:	add	x0, x0, #0xe80
  405524:	ldr	x0, [x0]
  405528:	cmp	x0, #0x0
  40552c:	b.eq	405564 <feof@plt+0x3ed4>  // b.none
  405530:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  405534:	add	x0, x0, #0x2c8
  405538:	ldr	x3, [x0]
  40553c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  405540:	add	x0, x0, #0xe80
  405544:	ldr	x0, [x0]
  405548:	mov	x2, x0
  40554c:	adrp	x0, 407000 <feof@plt+0x5970>
  405550:	add	x1, x0, #0xa90
  405554:	mov	x0, x3
  405558:	bl	4013b0 <fprintf@plt>
  40555c:	mov	w0, #0x1                   	// #1
  405560:	str	w0, [sp, #92]
  405564:	ldr	w0, [sp, #60]
  405568:	cmp	w0, #0x0
  40556c:	b.lt	405604 <feof@plt+0x3f74>  // b.tstop
  405570:	ldr	x0, [sp, #72]
  405574:	cmp	x0, #0x0
  405578:	b.eq	405604 <feof@plt+0x3f74>  // b.none
  40557c:	adrp	x0, 407000 <feof@plt+0x5970>
  405580:	add	x1, x0, #0xa98
  405584:	ldr	x0, [sp, #72]
  405588:	bl	4015a0 <strcmp@plt>
  40558c:	cmp	w0, #0x0
  405590:	b.ne	4055a0 <feof@plt+0x3f10>  // b.any
  405594:	adrp	x0, 407000 <feof@plt+0x5970>
  405598:	add	x0, x0, #0xaa0
  40559c:	str	x0, [sp, #72]
  4055a0:	ldr	x0, [sp, #64]
  4055a4:	cmp	x0, #0x0
  4055a8:	b.eq	4055d8 <feof@plt+0x3f48>  // b.none
  4055ac:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4055b0:	add	x0, x0, #0x2c8
  4055b4:	ldr	x5, [x0]
  4055b8:	ldr	w4, [sp, #60]
  4055bc:	ldr	x3, [sp, #64]
  4055c0:	ldr	x2, [sp, #72]
  4055c4:	adrp	x0, 407000 <feof@plt+0x5970>
  4055c8:	add	x1, x0, #0xab8
  4055cc:	mov	x0, x5
  4055d0:	bl	4013b0 <fprintf@plt>
  4055d4:	b	4055fc <feof@plt+0x3f6c>
  4055d8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4055dc:	add	x0, x0, #0x2c8
  4055e0:	ldr	x4, [x0]
  4055e4:	ldr	w3, [sp, #60]
  4055e8:	ldr	x2, [sp, #72]
  4055ec:	adrp	x0, 407000 <feof@plt+0x5970>
  4055f0:	add	x1, x0, #0xac8
  4055f4:	mov	x0, x4
  4055f8:	bl	4013b0 <fprintf@plt>
  4055fc:	mov	w0, #0x1                   	// #1
  405600:	str	w0, [sp, #92]
  405604:	ldr	w0, [sp, #92]
  405608:	cmp	w0, #0x0
  40560c:	b.eq	40562c <feof@plt+0x3f9c>  // b.none
  405610:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  405614:	add	x0, x0, #0x2c8
  405618:	ldr	x0, [x0]
  40561c:	mov	x1, x0
  405620:	mov	w0, #0x20                  	// #32
  405624:	bl	401510 <fputc@plt>
  405628:	str	wzr, [sp, #92]
  40562c:	ldr	w0, [sp, #56]
  405630:	cmp	w0, #0x2
  405634:	b.eq	405650 <feof@plt+0x3fc0>  // b.none
  405638:	cmp	w0, #0x2
  40563c:	b.gt	4056b0 <feof@plt+0x4020>
  405640:	cmp	w0, #0x0
  405644:	b.eq	405680 <feof@plt+0x3ff0>  // b.none
  405648:	cmp	w0, #0x1
  40564c:	b	4056b0 <feof@plt+0x4020>
  405650:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  405654:	add	x0, x0, #0x2c8
  405658:	ldr	x0, [x0]
  40565c:	mov	x3, x0
  405660:	mov	x2, #0xc                   	// #12
  405664:	mov	x1, #0x1                   	// #1
  405668:	adrp	x0, 407000 <feof@plt+0x5970>
  40566c:	add	x0, x0, #0xad0
  405670:	bl	401640 <fwrite@plt>
  405674:	mov	w0, #0x1                   	// #1
  405678:	str	w0, [sp, #92]
  40567c:	b	4056b0 <feof@plt+0x4020>
  405680:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  405684:	add	x0, x0, #0x2c8
  405688:	ldr	x0, [x0]
  40568c:	mov	x3, x0
  405690:	mov	x2, #0x8                   	// #8
  405694:	mov	x1, #0x1                   	// #1
  405698:	adrp	x0, 407000 <feof@plt+0x5970>
  40569c:	add	x0, x0, #0xae0
  4056a0:	bl	401640 <fwrite@plt>
  4056a4:	mov	w0, #0x1                   	// #1
  4056a8:	str	w0, [sp, #92]
  4056ac:	nop
  4056b0:	ldr	w0, [sp, #92]
  4056b4:	cmp	w0, #0x0
  4056b8:	b.eq	4056d4 <feof@plt+0x4044>  // b.none
  4056bc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4056c0:	add	x0, x0, #0x2c8
  4056c4:	ldr	x0, [x0]
  4056c8:	mov	x1, x0
  4056cc:	mov	w0, #0x20                  	// #32
  4056d0:	bl	401510 <fputc@plt>
  4056d4:	ldr	x3, [sp, #24]
  4056d8:	ldr	x2, [sp, #32]
  4056dc:	ldr	x1, [sp, #40]
  4056e0:	ldr	x0, [sp, #48]
  4056e4:	bl	4052c4 <feof@plt+0x3c34>
  4056e8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4056ec:	add	x0, x0, #0x2c8
  4056f0:	ldr	x0, [x0]
  4056f4:	mov	x1, x0
  4056f8:	mov	w0, #0xa                   	// #10
  4056fc:	bl	401510 <fputc@plt>
  405700:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  405704:	add	x0, x0, #0x2c8
  405708:	ldr	x0, [x0]
  40570c:	bl	401530 <fflush@plt>
  405710:	ldr	w0, [sp, #56]
  405714:	cmp	w0, #0x2
  405718:	b.ne	405720 <feof@plt+0x4090>  // b.any
  40571c:	bl	40593c <feof@plt+0x42ac>
  405720:	nop
  405724:	ldp	x29, x30, [sp], #96
  405728:	ret
  40572c:	stp	x29, x30, [sp, #-64]!
  405730:	mov	x29, sp
  405734:	str	w0, [sp, #60]
  405738:	str	x1, [sp, #48]
  40573c:	str	x2, [sp, #40]
  405740:	str	x3, [sp, #32]
  405744:	str	x4, [sp, #24]
  405748:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  40574c:	add	x0, x0, #0xe00
  405750:	ldr	x8, [x0]
  405754:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  405758:	add	x0, x0, #0xe08
  40575c:	ldr	x1, [x0]
  405760:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  405764:	add	x0, x0, #0xe78
  405768:	ldr	w0, [x0]
  40576c:	ldr	x7, [sp, #24]
  405770:	ldr	x6, [sp, #32]
  405774:	ldr	x5, [sp, #40]
  405778:	ldr	x4, [sp, #48]
  40577c:	ldr	w3, [sp, #60]
  405780:	mov	w2, w0
  405784:	mov	x0, x8
  405788:	bl	4054f0 <feof@plt+0x3e60>
  40578c:	nop
  405790:	ldp	x29, x30, [sp], #64
  405794:	ret
  405798:	stp	x29, x30, [sp, #-48]!
  40579c:	mov	x29, sp
  4057a0:	str	x0, [sp, #40]
  4057a4:	str	x1, [sp, #32]
  4057a8:	str	x2, [sp, #24]
  4057ac:	str	x3, [sp, #16]
  4057b0:	ldr	x4, [sp, #16]
  4057b4:	ldr	x3, [sp, #24]
  4057b8:	ldr	x2, [sp, #32]
  4057bc:	ldr	x1, [sp, #40]
  4057c0:	mov	w0, #0x1                   	// #1
  4057c4:	bl	40572c <feof@plt+0x409c>
  4057c8:	nop
  4057cc:	ldp	x29, x30, [sp], #48
  4057d0:	ret
  4057d4:	stp	x29, x30, [sp, #-48]!
  4057d8:	mov	x29, sp
  4057dc:	str	x0, [sp, #40]
  4057e0:	str	x1, [sp, #32]
  4057e4:	str	x2, [sp, #24]
  4057e8:	str	x3, [sp, #16]
  4057ec:	ldr	x4, [sp, #16]
  4057f0:	ldr	x3, [sp, #24]
  4057f4:	ldr	x2, [sp, #32]
  4057f8:	ldr	x1, [sp, #40]
  4057fc:	mov	w0, #0x0                   	// #0
  405800:	bl	40572c <feof@plt+0x409c>
  405804:	nop
  405808:	ldp	x29, x30, [sp], #48
  40580c:	ret
  405810:	stp	x29, x30, [sp, #-48]!
  405814:	mov	x29, sp
  405818:	str	x0, [sp, #40]
  40581c:	str	x1, [sp, #32]
  405820:	str	x2, [sp, #24]
  405824:	str	x3, [sp, #16]
  405828:	ldr	x4, [sp, #16]
  40582c:	ldr	x3, [sp, #24]
  405830:	ldr	x2, [sp, #32]
  405834:	ldr	x1, [sp, #40]
  405838:	mov	w0, #0x2                   	// #2
  40583c:	bl	40572c <feof@plt+0x409c>
  405840:	nop
  405844:	ldp	x29, x30, [sp], #48
  405848:	ret
  40584c:	stp	x29, x30, [sp, #-64]!
  405850:	mov	x29, sp
  405854:	str	x0, [sp, #56]
  405858:	str	w1, [sp, #52]
  40585c:	str	x2, [sp, #40]
  405860:	str	x3, [sp, #32]
  405864:	str	x4, [sp, #24]
  405868:	str	x5, [sp, #16]
  40586c:	ldr	x7, [sp, #16]
  405870:	ldr	x6, [sp, #24]
  405874:	ldr	x5, [sp, #32]
  405878:	ldr	x4, [sp, #40]
  40587c:	mov	w3, #0x1                   	// #1
  405880:	ldr	w2, [sp, #52]
  405884:	mov	x1, #0x0                   	// #0
  405888:	ldr	x0, [sp, #56]
  40588c:	bl	4054f0 <feof@plt+0x3e60>
  405890:	nop
  405894:	ldp	x29, x30, [sp], #64
  405898:	ret
  40589c:	stp	x29, x30, [sp, #-64]!
  4058a0:	mov	x29, sp
  4058a4:	str	x0, [sp, #56]
  4058a8:	str	w1, [sp, #52]
  4058ac:	str	x2, [sp, #40]
  4058b0:	str	x3, [sp, #32]
  4058b4:	str	x4, [sp, #24]
  4058b8:	str	x5, [sp, #16]
  4058bc:	ldr	x7, [sp, #16]
  4058c0:	ldr	x6, [sp, #24]
  4058c4:	ldr	x5, [sp, #32]
  4058c8:	ldr	x4, [sp, #40]
  4058cc:	mov	w3, #0x0                   	// #0
  4058d0:	ldr	w2, [sp, #52]
  4058d4:	mov	x1, #0x0                   	// #0
  4058d8:	ldr	x0, [sp, #56]
  4058dc:	bl	4054f0 <feof@plt+0x3e60>
  4058e0:	nop
  4058e4:	ldp	x29, x30, [sp], #64
  4058e8:	ret
  4058ec:	stp	x29, x30, [sp, #-64]!
  4058f0:	mov	x29, sp
  4058f4:	str	x0, [sp, #56]
  4058f8:	str	w1, [sp, #52]
  4058fc:	str	x2, [sp, #40]
  405900:	str	x3, [sp, #32]
  405904:	str	x4, [sp, #24]
  405908:	str	x5, [sp, #16]
  40590c:	ldr	x7, [sp, #16]
  405910:	ldr	x6, [sp, #24]
  405914:	ldr	x5, [sp, #32]
  405918:	ldr	x4, [sp, #40]
  40591c:	mov	w3, #0x2                   	// #2
  405920:	ldr	w2, [sp, #52]
  405924:	mov	x1, #0x0                   	// #0
  405928:	ldr	x0, [sp, #56]
  40592c:	bl	4054f0 <feof@plt+0x3e60>
  405930:	nop
  405934:	ldp	x29, x30, [sp], #64
  405938:	ret
  40593c:	stp	x29, x30, [sp, #-16]!
  405940:	mov	x29, sp
  405944:	mov	w0, #0x3                   	// #3
  405948:	bl	401630 <exit@plt>
  40594c:	str	x19, [sp, #-64]!
  405950:	str	x0, [sp, #24]
  405954:	str	x1, [sp, #16]
  405958:	ldr	x0, [sp, #16]
  40595c:	ldr	w0, [x0, #48]
  405960:	str	w0, [sp, #60]
  405964:	ldr	x0, [sp, #16]
  405968:	ldr	w0, [x0, #52]
  40596c:	str	w0, [sp, #52]
  405970:	ldr	x0, [sp, #16]
  405974:	ldr	w0, [x0]
  405978:	str	w0, [sp, #56]
  40597c:	b	405b24 <feof@plt+0x4494>
  405980:	ldr	w1, [sp, #56]
  405984:	ldr	w0, [sp, #52]
  405988:	sub	w1, w1, w0
  40598c:	ldr	w2, [sp, #52]
  405990:	ldr	w0, [sp, #60]
  405994:	sub	w0, w2, w0
  405998:	cmp	w1, w0
  40599c:	b.le	405a74 <feof@plt+0x43e4>
  4059a0:	ldr	w1, [sp, #52]
  4059a4:	ldr	w0, [sp, #60]
  4059a8:	sub	w0, w1, w0
  4059ac:	str	w0, [sp, #36]
  4059b0:	mov	w19, #0x0                   	// #0
  4059b4:	b	405a54 <feof@plt+0x43c4>
  4059b8:	ldr	w0, [sp, #60]
  4059bc:	add	w0, w19, w0
  4059c0:	sxtw	x0, w0
  4059c4:	lsl	x0, x0, #3
  4059c8:	ldr	x1, [sp, #24]
  4059cc:	add	x0, x1, x0
  4059d0:	ldr	x0, [x0]
  4059d4:	str	x0, [sp, #40]
  4059d8:	ldr	w1, [sp, #52]
  4059dc:	ldr	w0, [sp, #60]
  4059e0:	sub	w0, w1, w0
  4059e4:	ldr	w1, [sp, #56]
  4059e8:	sub	w0, w1, w0
  4059ec:	add	w0, w19, w0
  4059f0:	sxtw	x0, w0
  4059f4:	lsl	x0, x0, #3
  4059f8:	ldr	x1, [sp, #24]
  4059fc:	add	x1, x1, x0
  405a00:	ldr	w0, [sp, #60]
  405a04:	add	w0, w19, w0
  405a08:	sxtw	x0, w0
  405a0c:	lsl	x0, x0, #3
  405a10:	ldr	x2, [sp, #24]
  405a14:	add	x0, x2, x0
  405a18:	ldr	x1, [x1]
  405a1c:	str	x1, [x0]
  405a20:	ldr	w1, [sp, #52]
  405a24:	ldr	w0, [sp, #60]
  405a28:	sub	w0, w1, w0
  405a2c:	ldr	w1, [sp, #56]
  405a30:	sub	w0, w1, w0
  405a34:	add	w0, w19, w0
  405a38:	sxtw	x0, w0
  405a3c:	lsl	x0, x0, #3
  405a40:	ldr	x1, [sp, #24]
  405a44:	add	x0, x1, x0
  405a48:	ldr	x1, [sp, #40]
  405a4c:	str	x1, [x0]
  405a50:	add	w19, w19, #0x1
  405a54:	ldr	w0, [sp, #36]
  405a58:	cmp	w19, w0
  405a5c:	b.lt	4059b8 <feof@plt+0x4328>  // b.tstop
  405a60:	ldr	w1, [sp, #56]
  405a64:	ldr	w0, [sp, #36]
  405a68:	sub	w0, w1, w0
  405a6c:	str	w0, [sp, #56]
  405a70:	b	405b24 <feof@plt+0x4494>
  405a74:	ldr	w1, [sp, #56]
  405a78:	ldr	w0, [sp, #52]
  405a7c:	sub	w0, w1, w0
  405a80:	str	w0, [sp, #48]
  405a84:	mov	w19, #0x0                   	// #0
  405a88:	b	405b08 <feof@plt+0x4478>
  405a8c:	ldr	w0, [sp, #60]
  405a90:	add	w0, w19, w0
  405a94:	sxtw	x0, w0
  405a98:	lsl	x0, x0, #3
  405a9c:	ldr	x1, [sp, #24]
  405aa0:	add	x0, x1, x0
  405aa4:	ldr	x0, [x0]
  405aa8:	str	x0, [sp, #40]
  405aac:	ldr	w0, [sp, #52]
  405ab0:	add	w0, w19, w0
  405ab4:	sxtw	x0, w0
  405ab8:	lsl	x0, x0, #3
  405abc:	ldr	x1, [sp, #24]
  405ac0:	add	x1, x1, x0
  405ac4:	ldr	w0, [sp, #60]
  405ac8:	add	w0, w19, w0
  405acc:	sxtw	x0, w0
  405ad0:	lsl	x0, x0, #3
  405ad4:	ldr	x2, [sp, #24]
  405ad8:	add	x0, x2, x0
  405adc:	ldr	x1, [x1]
  405ae0:	str	x1, [x0]
  405ae4:	ldr	w0, [sp, #52]
  405ae8:	add	w0, w19, w0
  405aec:	sxtw	x0, w0
  405af0:	lsl	x0, x0, #3
  405af4:	ldr	x1, [sp, #24]
  405af8:	add	x0, x1, x0
  405afc:	ldr	x1, [sp, #40]
  405b00:	str	x1, [x0]
  405b04:	add	w19, w19, #0x1
  405b08:	ldr	w0, [sp, #48]
  405b0c:	cmp	w19, w0
  405b10:	b.lt	405a8c <feof@plt+0x43fc>  // b.tstop
  405b14:	ldr	w1, [sp, #60]
  405b18:	ldr	w0, [sp, #48]
  405b1c:	add	w0, w1, w0
  405b20:	str	w0, [sp, #60]
  405b24:	ldr	w1, [sp, #56]
  405b28:	ldr	w0, [sp, #52]
  405b2c:	cmp	w1, w0
  405b30:	b.le	405b44 <feof@plt+0x44b4>
  405b34:	ldr	w1, [sp, #52]
  405b38:	ldr	w0, [sp, #60]
  405b3c:	cmp	w1, w0
  405b40:	b.gt	405980 <feof@plt+0x42f0>
  405b44:	ldr	x0, [sp, #16]
  405b48:	ldr	w1, [x0, #48]
  405b4c:	ldr	x0, [sp, #16]
  405b50:	ldr	w2, [x0]
  405b54:	ldr	x0, [sp, #16]
  405b58:	ldr	w0, [x0, #52]
  405b5c:	sub	w0, w2, w0
  405b60:	add	w1, w1, w0
  405b64:	ldr	x0, [sp, #16]
  405b68:	str	w1, [x0, #48]
  405b6c:	ldr	x0, [sp, #16]
  405b70:	ldr	w1, [x0]
  405b74:	ldr	x0, [sp, #16]
  405b78:	str	w1, [x0, #52]
  405b7c:	nop
  405b80:	ldr	x19, [sp], #64
  405b84:	ret
  405b88:	stp	x29, x30, [sp, #-48]!
  405b8c:	mov	x29, sp
  405b90:	str	w0, [sp, #44]
  405b94:	str	x1, [sp, #32]
  405b98:	str	x2, [sp, #24]
  405b9c:	str	w3, [sp, #40]
  405ba0:	str	x4, [sp, #16]
  405ba4:	ldr	x0, [sp, #16]
  405ba8:	ldr	w1, [x0]
  405bac:	ldr	x0, [sp, #16]
  405bb0:	str	w1, [x0, #52]
  405bb4:	ldr	x0, [sp, #16]
  405bb8:	ldr	w1, [x0, #52]
  405bbc:	ldr	x0, [sp, #16]
  405bc0:	str	w1, [x0, #48]
  405bc4:	ldr	x0, [sp, #16]
  405bc8:	str	xzr, [x0, #32]
  405bcc:	ldr	w0, [sp, #40]
  405bd0:	cmp	w0, #0x0
  405bd4:	b.ne	405bec <feof@plt+0x455c>  // b.any
  405bd8:	adrp	x0, 407000 <feof@plt+0x5970>
  405bdc:	add	x0, x0, #0xaf0
  405be0:	bl	401610 <getenv@plt>
  405be4:	cmp	x0, #0x0
  405be8:	b.eq	405bf4 <feof@plt+0x4564>  // b.none
  405bec:	mov	w0, #0x1                   	// #1
  405bf0:	b	405bf8 <feof@plt+0x4568>
  405bf4:	mov	w0, #0x0                   	// #0
  405bf8:	ldr	x1, [sp, #16]
  405bfc:	str	w0, [x1, #44]
  405c00:	ldr	x0, [sp, #24]
  405c04:	ldrb	w0, [x0]
  405c08:	cmp	w0, #0x2d
  405c0c:	b.ne	405c2c <feof@plt+0x459c>  // b.any
  405c10:	ldr	x0, [sp, #16]
  405c14:	mov	w1, #0x2                   	// #2
  405c18:	str	w1, [x0, #40]
  405c1c:	ldr	x0, [sp, #24]
  405c20:	add	x0, x0, #0x1
  405c24:	str	x0, [sp, #24]
  405c28:	b	405c7c <feof@plt+0x45ec>
  405c2c:	ldr	x0, [sp, #24]
  405c30:	ldrb	w0, [x0]
  405c34:	cmp	w0, #0x2b
  405c38:	b.ne	405c54 <feof@plt+0x45c4>  // b.any
  405c3c:	ldr	x0, [sp, #16]
  405c40:	str	wzr, [x0, #40]
  405c44:	ldr	x0, [sp, #24]
  405c48:	add	x0, x0, #0x1
  405c4c:	str	x0, [sp, #24]
  405c50:	b	405c7c <feof@plt+0x45ec>
  405c54:	ldr	x0, [sp, #16]
  405c58:	ldr	w0, [x0, #44]
  405c5c:	cmp	w0, #0x0
  405c60:	b.eq	405c70 <feof@plt+0x45e0>  // b.none
  405c64:	ldr	x0, [sp, #16]
  405c68:	str	wzr, [x0, #40]
  405c6c:	b	405c7c <feof@plt+0x45ec>
  405c70:	ldr	x0, [sp, #16]
  405c74:	mov	w1, #0x1                   	// #1
  405c78:	str	w1, [x0, #40]
  405c7c:	ldr	x0, [sp, #24]
  405c80:	ldp	x29, x30, [sp], #48
  405c84:	ret
  405c88:	stp	x29, x30, [sp, #-208]!
  405c8c:	mov	x29, sp
  405c90:	str	x19, [sp, #16]
  405c94:	str	w0, [sp, #92]
  405c98:	str	x1, [sp, #80]
  405c9c:	str	x2, [sp, #72]
  405ca0:	str	x3, [sp, #64]
  405ca4:	str	x4, [sp, #56]
  405ca8:	str	w5, [sp, #88]
  405cac:	str	w6, [sp, #52]
  405cb0:	str	x7, [sp, #40]
  405cb4:	ldr	x0, [sp, #40]
  405cb8:	ldr	w0, [x0, #4]
  405cbc:	str	w0, [sp, #204]
  405cc0:	ldr	x0, [sp, #72]
  405cc4:	ldrb	w0, [x0]
  405cc8:	cmp	w0, #0x3a
  405ccc:	b.ne	405cd4 <feof@plt+0x4644>  // b.any
  405cd0:	str	wzr, [sp, #204]
  405cd4:	ldr	w0, [sp, #92]
  405cd8:	cmp	w0, #0x0
  405cdc:	b.gt	405ce8 <feof@plt+0x4658>
  405ce0:	mov	w0, #0xffffffff            	// #-1
  405ce4:	b	406f84 <feof@plt+0x58f4>
  405ce8:	ldr	x0, [sp, #40]
  405cec:	str	xzr, [x0, #16]
  405cf0:	ldr	x0, [sp, #40]
  405cf4:	ldr	w0, [x0]
  405cf8:	cmp	w0, #0x0
  405cfc:	b.eq	405d10 <feof@plt+0x4680>  // b.none
  405d00:	ldr	x0, [sp, #40]
  405d04:	ldr	w0, [x0, #24]
  405d08:	cmp	w0, #0x0
  405d0c:	b.ne	405d54 <feof@plt+0x46c4>  // b.any
  405d10:	ldr	x0, [sp, #40]
  405d14:	ldr	w0, [x0]
  405d18:	cmp	w0, #0x0
  405d1c:	b.ne	405d2c <feof@plt+0x469c>  // b.any
  405d20:	ldr	x0, [sp, #40]
  405d24:	mov	w1, #0x1                   	// #1
  405d28:	str	w1, [x0]
  405d2c:	ldr	x4, [sp, #40]
  405d30:	ldr	w3, [sp, #52]
  405d34:	ldr	x2, [sp, #72]
  405d38:	ldr	x1, [sp, #80]
  405d3c:	ldr	w0, [sp, #92]
  405d40:	bl	405b88 <feof@plt+0x44f8>
  405d44:	str	x0, [sp, #72]
  405d48:	ldr	x0, [sp, #40]
  405d4c:	mov	w1, #0x1                   	// #1
  405d50:	str	w1, [x0, #24]
  405d54:	ldr	x0, [sp, #40]
  405d58:	ldr	x0, [x0, #32]
  405d5c:	cmp	x0, #0x0
  405d60:	b.eq	405d78 <feof@plt+0x46e8>  // b.none
  405d64:	ldr	x0, [sp, #40]
  405d68:	ldr	x0, [x0, #32]
  405d6c:	ldrb	w0, [x0]
  405d70:	cmp	w0, #0x0
  405d74:	b.ne	406108 <feof@plt+0x4a78>  // b.any
  405d78:	ldr	x0, [sp, #40]
  405d7c:	ldr	w1, [x0, #52]
  405d80:	ldr	x0, [sp, #40]
  405d84:	ldr	w0, [x0]
  405d88:	cmp	w1, w0
  405d8c:	b.le	405da0 <feof@plt+0x4710>
  405d90:	ldr	x0, [sp, #40]
  405d94:	ldr	w1, [x0]
  405d98:	ldr	x0, [sp, #40]
  405d9c:	str	w1, [x0, #52]
  405da0:	ldr	x0, [sp, #40]
  405da4:	ldr	w1, [x0, #48]
  405da8:	ldr	x0, [sp, #40]
  405dac:	ldr	w0, [x0]
  405db0:	cmp	w1, w0
  405db4:	b.le	405dc8 <feof@plt+0x4738>
  405db8:	ldr	x0, [sp, #40]
  405dbc:	ldr	w1, [x0]
  405dc0:	ldr	x0, [sp, #40]
  405dc4:	str	w1, [x0, #48]
  405dc8:	ldr	x0, [sp, #40]
  405dcc:	ldr	w0, [x0, #40]
  405dd0:	cmp	w0, #0x1
  405dd4:	b.ne	405ed0 <feof@plt+0x4840>  // b.any
  405dd8:	ldr	x0, [sp, #40]
  405ddc:	ldr	w1, [x0, #48]
  405de0:	ldr	x0, [sp, #40]
  405de4:	ldr	w0, [x0, #52]
  405de8:	cmp	w1, w0
  405dec:	b.eq	405e18 <feof@plt+0x4788>  // b.none
  405df0:	ldr	x0, [sp, #40]
  405df4:	ldr	w1, [x0, #52]
  405df8:	ldr	x0, [sp, #40]
  405dfc:	ldr	w0, [x0]
  405e00:	cmp	w1, w0
  405e04:	b.eq	405e18 <feof@plt+0x4788>  // b.none
  405e08:	ldr	x1, [sp, #40]
  405e0c:	ldr	x0, [sp, #80]
  405e10:	bl	40594c <feof@plt+0x42bc>
  405e14:	b	405e40 <feof@plt+0x47b0>
  405e18:	ldr	x0, [sp, #40]
  405e1c:	ldr	w1, [x0, #52]
  405e20:	ldr	x0, [sp, #40]
  405e24:	ldr	w0, [x0]
  405e28:	cmp	w1, w0
  405e2c:	b.eq	405e58 <feof@plt+0x47c8>  // b.none
  405e30:	ldr	x0, [sp, #40]
  405e34:	ldr	w1, [x0]
  405e38:	ldr	x0, [sp, #40]
  405e3c:	str	w1, [x0, #48]
  405e40:	b	405e58 <feof@plt+0x47c8>
  405e44:	ldr	x0, [sp, #40]
  405e48:	ldr	w0, [x0]
  405e4c:	add	w1, w0, #0x1
  405e50:	ldr	x0, [sp, #40]
  405e54:	str	w1, [x0]
  405e58:	ldr	x0, [sp, #40]
  405e5c:	ldr	w0, [x0]
  405e60:	ldr	w1, [sp, #92]
  405e64:	cmp	w1, w0
  405e68:	b.le	405ec0 <feof@plt+0x4830>
  405e6c:	ldr	x0, [sp, #40]
  405e70:	ldr	w0, [x0]
  405e74:	sxtw	x0, w0
  405e78:	lsl	x0, x0, #3
  405e7c:	ldr	x1, [sp, #80]
  405e80:	add	x0, x1, x0
  405e84:	ldr	x0, [x0]
  405e88:	ldrb	w0, [x0]
  405e8c:	cmp	w0, #0x2d
  405e90:	b.ne	405e44 <feof@plt+0x47b4>  // b.any
  405e94:	ldr	x0, [sp, #40]
  405e98:	ldr	w0, [x0]
  405e9c:	sxtw	x0, w0
  405ea0:	lsl	x0, x0, #3
  405ea4:	ldr	x1, [sp, #80]
  405ea8:	add	x0, x1, x0
  405eac:	ldr	x0, [x0]
  405eb0:	add	x0, x0, #0x1
  405eb4:	ldrb	w0, [x0]
  405eb8:	cmp	w0, #0x0
  405ebc:	b.eq	405e44 <feof@plt+0x47b4>  // b.none
  405ec0:	ldr	x0, [sp, #40]
  405ec4:	ldr	w1, [x0]
  405ec8:	ldr	x0, [sp, #40]
  405ecc:	str	w1, [x0, #52]
  405ed0:	ldr	x0, [sp, #40]
  405ed4:	ldr	w0, [x0]
  405ed8:	ldr	w1, [sp, #92]
  405edc:	cmp	w1, w0
  405ee0:	b.eq	405fac <feof@plt+0x491c>  // b.none
  405ee4:	ldr	x0, [sp, #40]
  405ee8:	ldr	w0, [x0]
  405eec:	sxtw	x0, w0
  405ef0:	lsl	x0, x0, #3
  405ef4:	ldr	x1, [sp, #80]
  405ef8:	add	x0, x1, x0
  405efc:	ldr	x2, [x0]
  405f00:	adrp	x0, 407000 <feof@plt+0x5970>
  405f04:	add	x1, x0, #0xb00
  405f08:	mov	x0, x2
  405f0c:	bl	4015a0 <strcmp@plt>
  405f10:	cmp	w0, #0x0
  405f14:	b.ne	405fac <feof@plt+0x491c>  // b.any
  405f18:	ldr	x0, [sp, #40]
  405f1c:	ldr	w0, [x0]
  405f20:	add	w1, w0, #0x1
  405f24:	ldr	x0, [sp, #40]
  405f28:	str	w1, [x0]
  405f2c:	ldr	x0, [sp, #40]
  405f30:	ldr	w1, [x0, #48]
  405f34:	ldr	x0, [sp, #40]
  405f38:	ldr	w0, [x0, #52]
  405f3c:	cmp	w1, w0
  405f40:	b.eq	405f6c <feof@plt+0x48dc>  // b.none
  405f44:	ldr	x0, [sp, #40]
  405f48:	ldr	w1, [x0, #52]
  405f4c:	ldr	x0, [sp, #40]
  405f50:	ldr	w0, [x0]
  405f54:	cmp	w1, w0
  405f58:	b.eq	405f6c <feof@plt+0x48dc>  // b.none
  405f5c:	ldr	x1, [sp, #40]
  405f60:	ldr	x0, [sp, #80]
  405f64:	bl	40594c <feof@plt+0x42bc>
  405f68:	b	405f94 <feof@plt+0x4904>
  405f6c:	ldr	x0, [sp, #40]
  405f70:	ldr	w1, [x0, #48]
  405f74:	ldr	x0, [sp, #40]
  405f78:	ldr	w0, [x0, #52]
  405f7c:	cmp	w1, w0
  405f80:	b.ne	405f94 <feof@plt+0x4904>  // b.any
  405f84:	ldr	x0, [sp, #40]
  405f88:	ldr	w1, [x0]
  405f8c:	ldr	x0, [sp, #40]
  405f90:	str	w1, [x0, #48]
  405f94:	ldr	x0, [sp, #40]
  405f98:	ldr	w1, [sp, #92]
  405f9c:	str	w1, [x0, #52]
  405fa0:	ldr	x0, [sp, #40]
  405fa4:	ldr	w1, [sp, #92]
  405fa8:	str	w1, [x0]
  405fac:	ldr	x0, [sp, #40]
  405fb0:	ldr	w0, [x0]
  405fb4:	ldr	w1, [sp, #92]
  405fb8:	cmp	w1, w0
  405fbc:	b.ne	405ff0 <feof@plt+0x4960>  // b.any
  405fc0:	ldr	x0, [sp, #40]
  405fc4:	ldr	w1, [x0, #48]
  405fc8:	ldr	x0, [sp, #40]
  405fcc:	ldr	w0, [x0, #52]
  405fd0:	cmp	w1, w0
  405fd4:	b.eq	405fe8 <feof@plt+0x4958>  // b.none
  405fd8:	ldr	x0, [sp, #40]
  405fdc:	ldr	w1, [x0, #48]
  405fe0:	ldr	x0, [sp, #40]
  405fe4:	str	w1, [x0]
  405fe8:	mov	w0, #0xffffffff            	// #-1
  405fec:	b	406f84 <feof@plt+0x58f4>
  405ff0:	ldr	x0, [sp, #40]
  405ff4:	ldr	w0, [x0]
  405ff8:	sxtw	x0, w0
  405ffc:	lsl	x0, x0, #3
  406000:	ldr	x1, [sp, #80]
  406004:	add	x0, x1, x0
  406008:	ldr	x0, [x0]
  40600c:	ldrb	w0, [x0]
  406010:	cmp	w0, #0x2d
  406014:	b.ne	406044 <feof@plt+0x49b4>  // b.any
  406018:	ldr	x0, [sp, #40]
  40601c:	ldr	w0, [x0]
  406020:	sxtw	x0, w0
  406024:	lsl	x0, x0, #3
  406028:	ldr	x1, [sp, #80]
  40602c:	add	x0, x1, x0
  406030:	ldr	x0, [x0]
  406034:	add	x0, x0, #0x1
  406038:	ldrb	w0, [x0]
  40603c:	cmp	w0, #0x0
  406040:	b.ne	406094 <feof@plt+0x4a04>  // b.any
  406044:	ldr	x0, [sp, #40]
  406048:	ldr	w0, [x0, #40]
  40604c:	cmp	w0, #0x0
  406050:	b.ne	40605c <feof@plt+0x49cc>  // b.any
  406054:	mov	w0, #0xffffffff            	// #-1
  406058:	b	406f84 <feof@plt+0x58f4>
  40605c:	ldr	x0, [sp, #40]
  406060:	ldr	w0, [x0]
  406064:	add	w2, w0, #0x1
  406068:	ldr	x1, [sp, #40]
  40606c:	str	w2, [x1]
  406070:	sxtw	x0, w0
  406074:	lsl	x0, x0, #3
  406078:	ldr	x1, [sp, #80]
  40607c:	add	x0, x1, x0
  406080:	ldr	x1, [x0]
  406084:	ldr	x0, [sp, #40]
  406088:	str	x1, [x0, #16]
  40608c:	mov	w0, #0x1                   	// #1
  406090:	b	406f84 <feof@plt+0x58f4>
  406094:	ldr	x0, [sp, #40]
  406098:	ldr	w0, [x0]
  40609c:	sxtw	x0, w0
  4060a0:	lsl	x0, x0, #3
  4060a4:	ldr	x1, [sp, #80]
  4060a8:	add	x0, x1, x0
  4060ac:	ldr	x1, [x0]
  4060b0:	ldr	x0, [sp, #64]
  4060b4:	cmp	x0, #0x0
  4060b8:	b.eq	4060f0 <feof@plt+0x4a60>  // b.none
  4060bc:	ldr	x0, [sp, #40]
  4060c0:	ldr	w0, [x0]
  4060c4:	sxtw	x0, w0
  4060c8:	lsl	x0, x0, #3
  4060cc:	ldr	x2, [sp, #80]
  4060d0:	add	x0, x2, x0
  4060d4:	ldr	x0, [x0]
  4060d8:	add	x0, x0, #0x1
  4060dc:	ldrb	w0, [x0]
  4060e0:	cmp	w0, #0x2d
  4060e4:	b.ne	4060f0 <feof@plt+0x4a60>  // b.any
  4060e8:	mov	w0, #0x1                   	// #1
  4060ec:	b	4060f4 <feof@plt+0x4a64>
  4060f0:	mov	w0, #0x0                   	// #0
  4060f4:	sxtw	x0, w0
  4060f8:	add	x0, x0, #0x1
  4060fc:	add	x1, x1, x0
  406100:	ldr	x0, [sp, #40]
  406104:	str	x1, [x0, #32]
  406108:	ldr	x0, [sp, #64]
  40610c:	cmp	x0, #0x0
  406110:	b.eq	406800 <feof@plt+0x5170>  // b.none
  406114:	ldr	x0, [sp, #40]
  406118:	ldr	w0, [x0]
  40611c:	sxtw	x0, w0
  406120:	lsl	x0, x0, #3
  406124:	ldr	x1, [sp, #80]
  406128:	add	x0, x1, x0
  40612c:	ldr	x0, [x0]
  406130:	add	x0, x0, #0x1
  406134:	ldrb	w0, [x0]
  406138:	cmp	w0, #0x2d
  40613c:	b.eq	4061b0 <feof@plt+0x4b20>  // b.none
  406140:	ldr	w0, [sp, #88]
  406144:	cmp	w0, #0x0
  406148:	b.eq	406800 <feof@plt+0x5170>  // b.none
  40614c:	ldr	x0, [sp, #40]
  406150:	ldr	w0, [x0]
  406154:	sxtw	x0, w0
  406158:	lsl	x0, x0, #3
  40615c:	ldr	x1, [sp, #80]
  406160:	add	x0, x1, x0
  406164:	ldr	x0, [x0]
  406168:	add	x0, x0, #0x2
  40616c:	ldrb	w0, [x0]
  406170:	cmp	w0, #0x0
  406174:	b.ne	4061b0 <feof@plt+0x4b20>  // b.any
  406178:	ldr	x0, [sp, #40]
  40617c:	ldr	w0, [x0]
  406180:	sxtw	x0, w0
  406184:	lsl	x0, x0, #3
  406188:	ldr	x1, [sp, #80]
  40618c:	add	x0, x1, x0
  406190:	ldr	x0, [x0]
  406194:	add	x0, x0, #0x1
  406198:	ldrb	w0, [x0]
  40619c:	mov	w1, w0
  4061a0:	ldr	x0, [sp, #72]
  4061a4:	bl	401430 <strchr@plt>
  4061a8:	cmp	x0, #0x0
  4061ac:	b.ne	406800 <feof@plt+0x5170>  // b.any
  4061b0:	str	xzr, [sp, #176]
  4061b4:	str	wzr, [sp, #172]
  4061b8:	str	wzr, [sp, #168]
  4061bc:	mov	w0, #0xffffffff            	// #-1
  4061c0:	str	w0, [sp, #164]
  4061c4:	ldr	x0, [sp, #40]
  4061c8:	ldr	x0, [x0, #32]
  4061cc:	str	x0, [sp, #192]
  4061d0:	b	4061e0 <feof@plt+0x4b50>
  4061d4:	ldr	x0, [sp, #192]
  4061d8:	add	x0, x0, #0x1
  4061dc:	str	x0, [sp, #192]
  4061e0:	ldr	x0, [sp, #192]
  4061e4:	ldrb	w0, [x0]
  4061e8:	cmp	w0, #0x0
  4061ec:	b.eq	406200 <feof@plt+0x4b70>  // b.none
  4061f0:	ldr	x0, [sp, #192]
  4061f4:	ldrb	w0, [x0]
  4061f8:	cmp	w0, #0x3d
  4061fc:	b.ne	4061d4 <feof@plt+0x4b44>  // b.any
  406200:	ldr	x0, [sp, #64]
  406204:	str	x0, [sp, #184]
  406208:	str	wzr, [sp, #160]
  40620c:	b	406320 <feof@plt+0x4c90>
  406210:	ldr	x0, [sp, #184]
  406214:	ldr	x3, [x0]
  406218:	ldr	x0, [sp, #40]
  40621c:	ldr	x4, [x0, #32]
  406220:	ldr	x0, [sp, #40]
  406224:	ldr	x0, [x0, #32]
  406228:	ldr	x1, [sp, #192]
  40622c:	sub	x0, x1, x0
  406230:	mov	x2, x0
  406234:	mov	x1, x4
  406238:	mov	x0, x3
  40623c:	bl	4014e0 <strncmp@plt>
  406240:	cmp	w0, #0x0
  406244:	b.ne	406308 <feof@plt+0x4c78>  // b.any
  406248:	ldr	x0, [sp, #40]
  40624c:	ldr	x0, [x0, #32]
  406250:	ldr	x1, [sp, #192]
  406254:	sub	x0, x1, x0
  406258:	mov	w19, w0
  40625c:	ldr	x0, [sp, #184]
  406260:	ldr	x0, [x0]
  406264:	bl	4013a0 <strlen@plt>
  406268:	cmp	w19, w0
  40626c:	b.ne	40628c <feof@plt+0x4bfc>  // b.any
  406270:	ldr	x0, [sp, #184]
  406274:	str	x0, [sp, #176]
  406278:	ldr	w0, [sp, #160]
  40627c:	str	w0, [sp, #164]
  406280:	mov	w0, #0x1                   	// #1
  406284:	str	w0, [sp, #172]
  406288:	b	406330 <feof@plt+0x4ca0>
  40628c:	ldr	x0, [sp, #176]
  406290:	cmp	x0, #0x0
  406294:	b.ne	4062ac <feof@plt+0x4c1c>  // b.any
  406298:	ldr	x0, [sp, #184]
  40629c:	str	x0, [sp, #176]
  4062a0:	ldr	w0, [sp, #160]
  4062a4:	str	w0, [sp, #164]
  4062a8:	b	406308 <feof@plt+0x4c78>
  4062ac:	ldr	w0, [sp, #88]
  4062b0:	cmp	w0, #0x0
  4062b4:	b.ne	406300 <feof@plt+0x4c70>  // b.any
  4062b8:	ldr	x0, [sp, #176]
  4062bc:	ldr	w1, [x0, #8]
  4062c0:	ldr	x0, [sp, #184]
  4062c4:	ldr	w0, [x0, #8]
  4062c8:	cmp	w1, w0
  4062cc:	b.ne	406300 <feof@plt+0x4c70>  // b.any
  4062d0:	ldr	x0, [sp, #176]
  4062d4:	ldr	x1, [x0, #16]
  4062d8:	ldr	x0, [sp, #184]
  4062dc:	ldr	x0, [x0, #16]
  4062e0:	cmp	x1, x0
  4062e4:	b.ne	406300 <feof@plt+0x4c70>  // b.any
  4062e8:	ldr	x0, [sp, #176]
  4062ec:	ldr	w1, [x0, #24]
  4062f0:	ldr	x0, [sp, #184]
  4062f4:	ldr	w0, [x0, #24]
  4062f8:	cmp	w1, w0
  4062fc:	b.eq	406308 <feof@plt+0x4c78>  // b.none
  406300:	mov	w0, #0x1                   	// #1
  406304:	str	w0, [sp, #168]
  406308:	ldr	x0, [sp, #184]
  40630c:	add	x0, x0, #0x20
  406310:	str	x0, [sp, #184]
  406314:	ldr	w0, [sp, #160]
  406318:	add	w0, w0, #0x1
  40631c:	str	w0, [sp, #160]
  406320:	ldr	x0, [sp, #184]
  406324:	ldr	x0, [x0]
  406328:	cmp	x0, #0x0
  40632c:	b.ne	406210 <feof@plt+0x4b80>  // b.any
  406330:	ldr	w0, [sp, #168]
  406334:	cmp	w0, #0x0
  406338:	b.eq	4063dc <feof@plt+0x4d4c>  // b.none
  40633c:	ldr	w0, [sp, #172]
  406340:	cmp	w0, #0x0
  406344:	b.ne	4063dc <feof@plt+0x4d4c>  // b.any
  406348:	ldr	w0, [sp, #204]
  40634c:	cmp	w0, #0x0
  406350:	b.eq	406398 <feof@plt+0x4d08>  // b.none
  406354:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  406358:	add	x0, x0, #0x2c8
  40635c:	ldr	x4, [x0]
  406360:	ldr	x0, [sp, #80]
  406364:	ldr	x2, [x0]
  406368:	ldr	x0, [sp, #40]
  40636c:	ldr	w0, [x0]
  406370:	sxtw	x0, w0
  406374:	lsl	x0, x0, #3
  406378:	ldr	x1, [sp, #80]
  40637c:	add	x0, x1, x0
  406380:	ldr	x0, [x0]
  406384:	mov	x3, x0
  406388:	adrp	x0, 407000 <feof@plt+0x5970>
  40638c:	add	x1, x0, #0xb08
  406390:	mov	x0, x4
  406394:	bl	4013b0 <fprintf@plt>
  406398:	ldr	x0, [sp, #40]
  40639c:	ldr	x19, [x0, #32]
  4063a0:	ldr	x0, [sp, #40]
  4063a4:	ldr	x0, [x0, #32]
  4063a8:	bl	4013a0 <strlen@plt>
  4063ac:	add	x1, x19, x0
  4063b0:	ldr	x0, [sp, #40]
  4063b4:	str	x1, [x0, #32]
  4063b8:	ldr	x0, [sp, #40]
  4063bc:	ldr	w0, [x0]
  4063c0:	add	w1, w0, #0x1
  4063c4:	ldr	x0, [sp, #40]
  4063c8:	str	w1, [x0]
  4063cc:	ldr	x0, [sp, #40]
  4063d0:	str	wzr, [x0, #8]
  4063d4:	mov	w0, #0x3f                  	// #63
  4063d8:	b	406f84 <feof@plt+0x58f4>
  4063dc:	ldr	x0, [sp, #176]
  4063e0:	cmp	x0, #0x0
  4063e4:	b.eq	4066ac <feof@plt+0x501c>  // b.none
  4063e8:	ldr	w0, [sp, #164]
  4063ec:	str	w0, [sp, #160]
  4063f0:	ldr	x0, [sp, #40]
  4063f4:	ldr	w0, [x0]
  4063f8:	add	w1, w0, #0x1
  4063fc:	ldr	x0, [sp, #40]
  406400:	str	w1, [x0]
  406404:	ldr	x0, [sp, #192]
  406408:	ldrb	w0, [x0]
  40640c:	cmp	w0, #0x0
  406410:	b.eq	406540 <feof@plt+0x4eb0>  // b.none
  406414:	ldr	x0, [sp, #176]
  406418:	ldr	w0, [x0, #8]
  40641c:	cmp	w0, #0x0
  406420:	b.eq	406438 <feof@plt+0x4da8>  // b.none
  406424:	ldr	x0, [sp, #192]
  406428:	add	x1, x0, #0x1
  40642c:	ldr	x0, [sp, #40]
  406430:	str	x1, [x0, #16]
  406434:	b	40663c <feof@plt+0x4fac>
  406438:	ldr	w0, [sp, #204]
  40643c:	cmp	w0, #0x0
  406440:	b.eq	406508 <feof@plt+0x4e78>  // b.none
  406444:	ldr	x0, [sp, #40]
  406448:	ldr	w0, [x0]
  40644c:	sxtw	x0, w0
  406450:	lsl	x0, x0, #3
  406454:	sub	x0, x0, #0x8
  406458:	ldr	x1, [sp, #80]
  40645c:	add	x0, x1, x0
  406460:	ldr	x0, [x0]
  406464:	add	x0, x0, #0x1
  406468:	ldrb	w0, [x0]
  40646c:	cmp	w0, #0x2d
  406470:	b.ne	4064ac <feof@plt+0x4e1c>  // b.any
  406474:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  406478:	add	x0, x0, #0x2c8
  40647c:	ldr	x4, [x0]
  406480:	ldr	x0, [sp, #80]
  406484:	ldr	x1, [x0]
  406488:	ldr	x0, [sp, #176]
  40648c:	ldr	x0, [x0]
  406490:	mov	x3, x0
  406494:	mov	x2, x1
  406498:	adrp	x0, 407000 <feof@plt+0x5970>
  40649c:	add	x1, x0, #0xb28
  4064a0:	mov	x0, x4
  4064a4:	bl	4013b0 <fprintf@plt>
  4064a8:	b	406508 <feof@plt+0x4e78>
  4064ac:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4064b0:	add	x0, x0, #0x2c8
  4064b4:	ldr	x5, [x0]
  4064b8:	ldr	x0, [sp, #80]
  4064bc:	ldr	x2, [x0]
  4064c0:	ldr	x0, [sp, #40]
  4064c4:	ldr	w0, [x0]
  4064c8:	sxtw	x0, w0
  4064cc:	lsl	x0, x0, #3
  4064d0:	sub	x0, x0, #0x8
  4064d4:	ldr	x1, [sp, #80]
  4064d8:	add	x0, x1, x0
  4064dc:	ldr	x0, [x0]
  4064e0:	ldrb	w0, [x0]
  4064e4:	mov	w1, w0
  4064e8:	ldr	x0, [sp, #176]
  4064ec:	ldr	x0, [x0]
  4064f0:	mov	x4, x0
  4064f4:	mov	w3, w1
  4064f8:	adrp	x0, 407000 <feof@plt+0x5970>
  4064fc:	add	x1, x0, #0xb58
  406500:	mov	x0, x5
  406504:	bl	4013b0 <fprintf@plt>
  406508:	ldr	x0, [sp, #40]
  40650c:	ldr	x19, [x0, #32]
  406510:	ldr	x0, [sp, #40]
  406514:	ldr	x0, [x0, #32]
  406518:	bl	4013a0 <strlen@plt>
  40651c:	add	x1, x19, x0
  406520:	ldr	x0, [sp, #40]
  406524:	str	x1, [x0, #32]
  406528:	ldr	x0, [sp, #176]
  40652c:	ldr	w1, [x0, #24]
  406530:	ldr	x0, [sp, #40]
  406534:	str	w1, [x0, #8]
  406538:	mov	w0, #0x3f                  	// #63
  40653c:	b	406f84 <feof@plt+0x58f4>
  406540:	ldr	x0, [sp, #176]
  406544:	ldr	w0, [x0, #8]
  406548:	cmp	w0, #0x1
  40654c:	b.ne	40663c <feof@plt+0x4fac>  // b.any
  406550:	ldr	x0, [sp, #40]
  406554:	ldr	w0, [x0]
  406558:	ldr	w1, [sp, #92]
  40655c:	cmp	w1, w0
  406560:	b.le	406598 <feof@plt+0x4f08>
  406564:	ldr	x0, [sp, #40]
  406568:	ldr	w0, [x0]
  40656c:	add	w2, w0, #0x1
  406570:	ldr	x1, [sp, #40]
  406574:	str	w2, [x1]
  406578:	sxtw	x0, w0
  40657c:	lsl	x0, x0, #3
  406580:	ldr	x1, [sp, #80]
  406584:	add	x0, x1, x0
  406588:	ldr	x1, [x0]
  40658c:	ldr	x0, [sp, #40]
  406590:	str	x1, [x0, #16]
  406594:	b	40663c <feof@plt+0x4fac>
  406598:	ldr	w0, [sp, #204]
  40659c:	cmp	w0, #0x0
  4065a0:	b.eq	4065ec <feof@plt+0x4f5c>  // b.none
  4065a4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4065a8:	add	x0, x0, #0x2c8
  4065ac:	ldr	x4, [x0]
  4065b0:	ldr	x0, [sp, #80]
  4065b4:	ldr	x2, [x0]
  4065b8:	ldr	x0, [sp, #40]
  4065bc:	ldr	w0, [x0]
  4065c0:	sxtw	x0, w0
  4065c4:	lsl	x0, x0, #3
  4065c8:	sub	x0, x0, #0x8
  4065cc:	ldr	x1, [sp, #80]
  4065d0:	add	x0, x1, x0
  4065d4:	ldr	x0, [x0]
  4065d8:	mov	x3, x0
  4065dc:	adrp	x0, 407000 <feof@plt+0x5970>
  4065e0:	add	x1, x0, #0xb88
  4065e4:	mov	x0, x4
  4065e8:	bl	4013b0 <fprintf@plt>
  4065ec:	ldr	x0, [sp, #40]
  4065f0:	ldr	x19, [x0, #32]
  4065f4:	ldr	x0, [sp, #40]
  4065f8:	ldr	x0, [x0, #32]
  4065fc:	bl	4013a0 <strlen@plt>
  406600:	add	x1, x19, x0
  406604:	ldr	x0, [sp, #40]
  406608:	str	x1, [x0, #32]
  40660c:	ldr	x0, [sp, #176]
  406610:	ldr	w1, [x0, #24]
  406614:	ldr	x0, [sp, #40]
  406618:	str	w1, [x0, #8]
  40661c:	ldr	x0, [sp, #72]
  406620:	ldrb	w0, [x0]
  406624:	cmp	w0, #0x3a
  406628:	b.ne	406634 <feof@plt+0x4fa4>  // b.any
  40662c:	mov	w0, #0x3a                  	// #58
  406630:	b	406f84 <feof@plt+0x58f4>
  406634:	mov	w0, #0x3f                  	// #63
  406638:	b	406f84 <feof@plt+0x58f4>
  40663c:	ldr	x0, [sp, #40]
  406640:	ldr	x19, [x0, #32]
  406644:	ldr	x0, [sp, #40]
  406648:	ldr	x0, [x0, #32]
  40664c:	bl	4013a0 <strlen@plt>
  406650:	add	x1, x19, x0
  406654:	ldr	x0, [sp, #40]
  406658:	str	x1, [x0, #32]
  40665c:	ldr	x0, [sp, #56]
  406660:	cmp	x0, #0x0
  406664:	b.eq	406674 <feof@plt+0x4fe4>  // b.none
  406668:	ldr	x0, [sp, #56]
  40666c:	ldr	w1, [sp, #160]
  406670:	str	w1, [x0]
  406674:	ldr	x0, [sp, #176]
  406678:	ldr	x0, [x0, #16]
  40667c:	cmp	x0, #0x0
  406680:	b.eq	4066a0 <feof@plt+0x5010>  // b.none
  406684:	ldr	x0, [sp, #176]
  406688:	ldr	x0, [x0, #16]
  40668c:	ldr	x1, [sp, #176]
  406690:	ldr	w1, [x1, #24]
  406694:	str	w1, [x0]
  406698:	mov	w0, #0x0                   	// #0
  40669c:	b	406f84 <feof@plt+0x58f4>
  4066a0:	ldr	x0, [sp, #176]
  4066a4:	ldr	w0, [x0, #24]
  4066a8:	b	406f84 <feof@plt+0x58f4>
  4066ac:	ldr	w0, [sp, #88]
  4066b0:	cmp	w0, #0x0
  4066b4:	b.eq	406704 <feof@plt+0x5074>  // b.none
  4066b8:	ldr	x0, [sp, #40]
  4066bc:	ldr	w0, [x0]
  4066c0:	sxtw	x0, w0
  4066c4:	lsl	x0, x0, #3
  4066c8:	ldr	x1, [sp, #80]
  4066cc:	add	x0, x1, x0
  4066d0:	ldr	x0, [x0]
  4066d4:	add	x0, x0, #0x1
  4066d8:	ldrb	w0, [x0]
  4066dc:	cmp	w0, #0x2d
  4066e0:	b.eq	406704 <feof@plt+0x5074>  // b.none
  4066e4:	ldr	x0, [sp, #40]
  4066e8:	ldr	x0, [x0, #32]
  4066ec:	ldrb	w0, [x0]
  4066f0:	mov	w1, w0
  4066f4:	ldr	x0, [sp, #72]
  4066f8:	bl	401430 <strchr@plt>
  4066fc:	cmp	x0, #0x0
  406700:	b.ne	406800 <feof@plt+0x5170>  // b.any
  406704:	ldr	w0, [sp, #204]
  406708:	cmp	w0, #0x0
  40670c:	b.eq	4067cc <feof@plt+0x513c>  // b.none
  406710:	ldr	x0, [sp, #40]
  406714:	ldr	w0, [x0]
  406718:	sxtw	x0, w0
  40671c:	lsl	x0, x0, #3
  406720:	ldr	x1, [sp, #80]
  406724:	add	x0, x1, x0
  406728:	ldr	x0, [x0]
  40672c:	add	x0, x0, #0x1
  406730:	ldrb	w0, [x0]
  406734:	cmp	w0, #0x2d
  406738:	b.ne	406774 <feof@plt+0x50e4>  // b.any
  40673c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  406740:	add	x0, x0, #0x2c8
  406744:	ldr	x4, [x0]
  406748:	ldr	x0, [sp, #80]
  40674c:	ldr	x1, [x0]
  406750:	ldr	x0, [sp, #40]
  406754:	ldr	x0, [x0, #32]
  406758:	mov	x3, x0
  40675c:	mov	x2, x1
  406760:	adrp	x0, 407000 <feof@plt+0x5970>
  406764:	add	x1, x0, #0xbb0
  406768:	mov	x0, x4
  40676c:	bl	4013b0 <fprintf@plt>
  406770:	b	4067cc <feof@plt+0x513c>
  406774:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  406778:	add	x0, x0, #0x2c8
  40677c:	ldr	x5, [x0]
  406780:	ldr	x0, [sp, #80]
  406784:	ldr	x2, [x0]
  406788:	ldr	x0, [sp, #40]
  40678c:	ldr	w0, [x0]
  406790:	sxtw	x0, w0
  406794:	lsl	x0, x0, #3
  406798:	ldr	x1, [sp, #80]
  40679c:	add	x0, x1, x0
  4067a0:	ldr	x0, [x0]
  4067a4:	ldrb	w0, [x0]
  4067a8:	mov	w1, w0
  4067ac:	ldr	x0, [sp, #40]
  4067b0:	ldr	x0, [x0, #32]
  4067b4:	mov	x4, x0
  4067b8:	mov	w3, w1
  4067bc:	adrp	x0, 407000 <feof@plt+0x5970>
  4067c0:	add	x1, x0, #0xbd0
  4067c4:	mov	x0, x5
  4067c8:	bl	4013b0 <fprintf@plt>
  4067cc:	ldr	x0, [sp, #40]
  4067d0:	adrp	x1, 407000 <feof@plt+0x5970>
  4067d4:	add	x1, x1, #0xbf0
  4067d8:	str	x1, [x0, #32]
  4067dc:	ldr	x0, [sp, #40]
  4067e0:	ldr	w0, [x0]
  4067e4:	add	w1, w0, #0x1
  4067e8:	ldr	x0, [sp, #40]
  4067ec:	str	w1, [x0]
  4067f0:	ldr	x0, [sp, #40]
  4067f4:	str	wzr, [x0, #8]
  4067f8:	mov	w0, #0x3f                  	// #63
  4067fc:	b	406f84 <feof@plt+0x58f4>
  406800:	ldr	x0, [sp, #40]
  406804:	ldr	x0, [x0, #32]
  406808:	add	x2, x0, #0x1
  40680c:	ldr	x1, [sp, #40]
  406810:	str	x2, [x1, #32]
  406814:	ldrb	w0, [x0]
  406818:	strb	w0, [sp, #159]
  40681c:	ldrb	w0, [sp, #159]
  406820:	mov	w1, w0
  406824:	ldr	x0, [sp, #72]
  406828:	bl	401430 <strchr@plt>
  40682c:	str	x0, [sp, #104]
  406830:	ldr	x0, [sp, #40]
  406834:	ldr	x0, [x0, #32]
  406838:	ldrb	w0, [x0]
  40683c:	cmp	w0, #0x0
  406840:	b.ne	406858 <feof@plt+0x51c8>  // b.any
  406844:	ldr	x0, [sp, #40]
  406848:	ldr	w0, [x0]
  40684c:	add	w1, w0, #0x1
  406850:	ldr	x0, [sp, #40]
  406854:	str	w1, [x0]
  406858:	ldr	x0, [sp, #104]
  40685c:	cmp	x0, #0x0
  406860:	b.eq	406870 <feof@plt+0x51e0>  // b.none
  406864:	ldrb	w0, [sp, #159]
  406868:	cmp	w0, #0x3a
  40686c:	b.ne	406904 <feof@plt+0x5274>  // b.any
  406870:	ldr	w0, [sp, #204]
  406874:	cmp	w0, #0x0
  406878:	b.eq	4068f0 <feof@plt+0x5260>  // b.none
  40687c:	ldr	x0, [sp, #40]
  406880:	ldr	w0, [x0, #44]
  406884:	cmp	w0, #0x0
  406888:	b.eq	4068c0 <feof@plt+0x5230>  // b.none
  40688c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  406890:	add	x0, x0, #0x2c8
  406894:	ldr	x4, [x0]
  406898:	ldr	x0, [sp, #80]
  40689c:	ldr	x0, [x0]
  4068a0:	ldrb	w1, [sp, #159]
  4068a4:	mov	w3, w1
  4068a8:	mov	x2, x0
  4068ac:	adrp	x0, 407000 <feof@plt+0x5970>
  4068b0:	add	x1, x0, #0xbf8
  4068b4:	mov	x0, x4
  4068b8:	bl	4013b0 <fprintf@plt>
  4068bc:	b	4068f0 <feof@plt+0x5260>
  4068c0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4068c4:	add	x0, x0, #0x2c8
  4068c8:	ldr	x4, [x0]
  4068cc:	ldr	x0, [sp, #80]
  4068d0:	ldr	x0, [x0]
  4068d4:	ldrb	w1, [sp, #159]
  4068d8:	mov	w3, w1
  4068dc:	mov	x2, x0
  4068e0:	adrp	x0, 407000 <feof@plt+0x5970>
  4068e4:	add	x1, x0, #0xc18
  4068e8:	mov	x0, x4
  4068ec:	bl	4013b0 <fprintf@plt>
  4068f0:	ldrb	w1, [sp, #159]
  4068f4:	ldr	x0, [sp, #40]
  4068f8:	str	w1, [x0, #8]
  4068fc:	mov	w0, #0x3f                  	// #63
  406900:	b	406f84 <feof@plt+0x58f4>
  406904:	ldr	x0, [sp, #104]
  406908:	ldrb	w0, [x0]
  40690c:	cmp	w0, #0x57
  406910:	b.ne	406e10 <feof@plt+0x5780>  // b.any
  406914:	ldr	x0, [sp, #104]
  406918:	add	x0, x0, #0x1
  40691c:	ldrb	w0, [x0]
  406920:	cmp	w0, #0x3b
  406924:	b.ne	406e10 <feof@plt+0x5780>  // b.any
  406928:	str	xzr, [sp, #128]
  40692c:	str	wzr, [sp, #124]
  406930:	str	wzr, [sp, #120]
  406934:	str	wzr, [sp, #116]
  406938:	ldr	x0, [sp, #40]
  40693c:	ldr	x0, [x0, #32]
  406940:	ldrb	w0, [x0]
  406944:	cmp	w0, #0x0
  406948:	b.eq	406974 <feof@plt+0x52e4>  // b.none
  40694c:	ldr	x0, [sp, #40]
  406950:	ldr	x1, [x0, #32]
  406954:	ldr	x0, [sp, #40]
  406958:	str	x1, [x0, #16]
  40695c:	ldr	x0, [sp, #40]
  406960:	ldr	w0, [x0]
  406964:	add	w1, w0, #0x1
  406968:	ldr	x0, [sp, #40]
  40696c:	str	w1, [x0]
  406970:	b	406a2c <feof@plt+0x539c>
  406974:	ldr	x0, [sp, #40]
  406978:	ldr	w0, [x0]
  40697c:	ldr	w1, [sp, #92]
  406980:	cmp	w1, w0
  406984:	b.ne	4069fc <feof@plt+0x536c>  // b.any
  406988:	ldr	w0, [sp, #204]
  40698c:	cmp	w0, #0x0
  406990:	b.eq	4069c4 <feof@plt+0x5334>  // b.none
  406994:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  406998:	add	x0, x0, #0x2c8
  40699c:	ldr	x4, [x0]
  4069a0:	ldr	x0, [sp, #80]
  4069a4:	ldr	x0, [x0]
  4069a8:	ldrb	w1, [sp, #159]
  4069ac:	mov	w3, w1
  4069b0:	mov	x2, x0
  4069b4:	adrp	x0, 407000 <feof@plt+0x5970>
  4069b8:	add	x1, x0, #0xc38
  4069bc:	mov	x0, x4
  4069c0:	bl	4013b0 <fprintf@plt>
  4069c4:	ldrb	w1, [sp, #159]
  4069c8:	ldr	x0, [sp, #40]
  4069cc:	str	w1, [x0, #8]
  4069d0:	ldr	x0, [sp, #72]
  4069d4:	ldrb	w0, [x0]
  4069d8:	cmp	w0, #0x3a
  4069dc:	b.ne	4069ec <feof@plt+0x535c>  // b.any
  4069e0:	mov	w0, #0x3a                  	// #58
  4069e4:	strb	w0, [sp, #159]
  4069e8:	b	4069f4 <feof@plt+0x5364>
  4069ec:	mov	w0, #0x3f                  	// #63
  4069f0:	strb	w0, [sp, #159]
  4069f4:	ldrb	w0, [sp, #159]
  4069f8:	b	406f84 <feof@plt+0x58f4>
  4069fc:	ldr	x0, [sp, #40]
  406a00:	ldr	w0, [x0]
  406a04:	add	w2, w0, #0x1
  406a08:	ldr	x1, [sp, #40]
  406a0c:	str	w2, [x1]
  406a10:	sxtw	x0, w0
  406a14:	lsl	x0, x0, #3
  406a18:	ldr	x1, [sp, #80]
  406a1c:	add	x0, x1, x0
  406a20:	ldr	x1, [x0]
  406a24:	ldr	x0, [sp, #40]
  406a28:	str	x1, [x0, #16]
  406a2c:	ldr	x0, [sp, #40]
  406a30:	ldr	x0, [x0, #16]
  406a34:	str	x0, [sp, #144]
  406a38:	ldr	x0, [sp, #40]
  406a3c:	ldr	x1, [sp, #144]
  406a40:	str	x1, [x0, #32]
  406a44:	b	406a54 <feof@plt+0x53c4>
  406a48:	ldr	x0, [sp, #144]
  406a4c:	add	x0, x0, #0x1
  406a50:	str	x0, [sp, #144]
  406a54:	ldr	x0, [sp, #144]
  406a58:	ldrb	w0, [x0]
  406a5c:	cmp	w0, #0x0
  406a60:	b.eq	406a74 <feof@plt+0x53e4>  // b.none
  406a64:	ldr	x0, [sp, #144]
  406a68:	ldrb	w0, [x0]
  406a6c:	cmp	w0, #0x3d
  406a70:	b.ne	406a48 <feof@plt+0x53b8>  // b.any
  406a74:	ldr	x0, [sp, #64]
  406a78:	str	x0, [sp, #136]
  406a7c:	str	wzr, [sp, #112]
  406a80:	b	406b40 <feof@plt+0x54b0>
  406a84:	ldr	x0, [sp, #136]
  406a88:	ldr	x3, [x0]
  406a8c:	ldr	x0, [sp, #40]
  406a90:	ldr	x4, [x0, #32]
  406a94:	ldr	x0, [sp, #40]
  406a98:	ldr	x0, [x0, #32]
  406a9c:	ldr	x1, [sp, #144]
  406aa0:	sub	x0, x1, x0
  406aa4:	mov	x2, x0
  406aa8:	mov	x1, x4
  406aac:	mov	x0, x3
  406ab0:	bl	4014e0 <strncmp@plt>
  406ab4:	cmp	w0, #0x0
  406ab8:	b.ne	406b28 <feof@plt+0x5498>  // b.any
  406abc:	ldr	x0, [sp, #40]
  406ac0:	ldr	x0, [x0, #32]
  406ac4:	ldr	x1, [sp, #144]
  406ac8:	sub	x0, x1, x0
  406acc:	mov	w19, w0
  406ad0:	ldr	x0, [sp, #136]
  406ad4:	ldr	x0, [x0]
  406ad8:	bl	4013a0 <strlen@plt>
  406adc:	cmp	x19, x0
  406ae0:	b.ne	406b00 <feof@plt+0x5470>  // b.any
  406ae4:	ldr	x0, [sp, #136]
  406ae8:	str	x0, [sp, #128]
  406aec:	ldr	w0, [sp, #112]
  406af0:	str	w0, [sp, #116]
  406af4:	mov	w0, #0x1                   	// #1
  406af8:	str	w0, [sp, #124]
  406afc:	b	406b50 <feof@plt+0x54c0>
  406b00:	ldr	x0, [sp, #128]
  406b04:	cmp	x0, #0x0
  406b08:	b.ne	406b20 <feof@plt+0x5490>  // b.any
  406b0c:	ldr	x0, [sp, #136]
  406b10:	str	x0, [sp, #128]
  406b14:	ldr	w0, [sp, #112]
  406b18:	str	w0, [sp, #116]
  406b1c:	b	406b28 <feof@plt+0x5498>
  406b20:	mov	w0, #0x1                   	// #1
  406b24:	str	w0, [sp, #120]
  406b28:	ldr	x0, [sp, #136]
  406b2c:	add	x0, x0, #0x20
  406b30:	str	x0, [sp, #136]
  406b34:	ldr	w0, [sp, #112]
  406b38:	add	w0, w0, #0x1
  406b3c:	str	w0, [sp, #112]
  406b40:	ldr	x0, [sp, #136]
  406b44:	ldr	x0, [x0]
  406b48:	cmp	x0, #0x0
  406b4c:	b.ne	406a84 <feof@plt+0x53f4>  // b.any
  406b50:	ldr	w0, [sp, #120]
  406b54:	cmp	w0, #0x0
  406b58:	b.eq	406bf4 <feof@plt+0x5564>  // b.none
  406b5c:	ldr	w0, [sp, #124]
  406b60:	cmp	w0, #0x0
  406b64:	b.ne	406bf4 <feof@plt+0x5564>  // b.any
  406b68:	ldr	w0, [sp, #204]
  406b6c:	cmp	w0, #0x0
  406b70:	b.eq	406bb8 <feof@plt+0x5528>  // b.none
  406b74:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  406b78:	add	x0, x0, #0x2c8
  406b7c:	ldr	x4, [x0]
  406b80:	ldr	x0, [sp, #80]
  406b84:	ldr	x2, [x0]
  406b88:	ldr	x0, [sp, #40]
  406b8c:	ldr	w0, [x0]
  406b90:	sxtw	x0, w0
  406b94:	lsl	x0, x0, #3
  406b98:	ldr	x1, [sp, #80]
  406b9c:	add	x0, x1, x0
  406ba0:	ldr	x0, [x0]
  406ba4:	mov	x3, x0
  406ba8:	adrp	x0, 407000 <feof@plt+0x5970>
  406bac:	add	x1, x0, #0xc60
  406bb0:	mov	x0, x4
  406bb4:	bl	4013b0 <fprintf@plt>
  406bb8:	ldr	x0, [sp, #40]
  406bbc:	ldr	x19, [x0, #32]
  406bc0:	ldr	x0, [sp, #40]
  406bc4:	ldr	x0, [x0, #32]
  406bc8:	bl	4013a0 <strlen@plt>
  406bcc:	add	x1, x19, x0
  406bd0:	ldr	x0, [sp, #40]
  406bd4:	str	x1, [x0, #32]
  406bd8:	ldr	x0, [sp, #40]
  406bdc:	ldr	w0, [x0]
  406be0:	add	w1, w0, #0x1
  406be4:	ldr	x0, [sp, #40]
  406be8:	str	w1, [x0]
  406bec:	mov	w0, #0x3f                  	// #63
  406bf0:	b	406f84 <feof@plt+0x58f4>
  406bf4:	ldr	x0, [sp, #128]
  406bf8:	cmp	x0, #0x0
  406bfc:	b.eq	406e00 <feof@plt+0x5770>  // b.none
  406c00:	ldr	w0, [sp, #116]
  406c04:	str	w0, [sp, #112]
  406c08:	ldr	x0, [sp, #144]
  406c0c:	ldrb	w0, [x0]
  406c10:	cmp	w0, #0x0
  406c14:	b.eq	406ca4 <feof@plt+0x5614>  // b.none
  406c18:	ldr	x0, [sp, #128]
  406c1c:	ldr	w0, [x0, #8]
  406c20:	cmp	w0, #0x0
  406c24:	b.eq	406c3c <feof@plt+0x55ac>  // b.none
  406c28:	ldr	x0, [sp, #144]
  406c2c:	add	x1, x0, #0x1
  406c30:	ldr	x0, [sp, #40]
  406c34:	str	x1, [x0, #16]
  406c38:	b	406d90 <feof@plt+0x5700>
  406c3c:	ldr	w0, [sp, #204]
  406c40:	cmp	w0, #0x0
  406c44:	b.eq	406c7c <feof@plt+0x55ec>  // b.none
  406c48:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  406c4c:	add	x0, x0, #0x2c8
  406c50:	ldr	x4, [x0]
  406c54:	ldr	x0, [sp, #80]
  406c58:	ldr	x1, [x0]
  406c5c:	ldr	x0, [sp, #128]
  406c60:	ldr	x0, [x0]
  406c64:	mov	x3, x0
  406c68:	mov	x2, x1
  406c6c:	adrp	x0, 407000 <feof@plt+0x5970>
  406c70:	add	x1, x0, #0xc88
  406c74:	mov	x0, x4
  406c78:	bl	4013b0 <fprintf@plt>
  406c7c:	ldr	x0, [sp, #40]
  406c80:	ldr	x19, [x0, #32]
  406c84:	ldr	x0, [sp, #40]
  406c88:	ldr	x0, [x0, #32]
  406c8c:	bl	4013a0 <strlen@plt>
  406c90:	add	x1, x19, x0
  406c94:	ldr	x0, [sp, #40]
  406c98:	str	x1, [x0, #32]
  406c9c:	mov	w0, #0x3f                  	// #63
  406ca0:	b	406f84 <feof@plt+0x58f4>
  406ca4:	ldr	x0, [sp, #128]
  406ca8:	ldr	w0, [x0, #8]
  406cac:	cmp	w0, #0x1
  406cb0:	b.ne	406d90 <feof@plt+0x5700>  // b.any
  406cb4:	ldr	x0, [sp, #40]
  406cb8:	ldr	w0, [x0]
  406cbc:	ldr	w1, [sp, #92]
  406cc0:	cmp	w1, w0
  406cc4:	b.le	406cfc <feof@plt+0x566c>
  406cc8:	ldr	x0, [sp, #40]
  406ccc:	ldr	w0, [x0]
  406cd0:	add	w2, w0, #0x1
  406cd4:	ldr	x1, [sp, #40]
  406cd8:	str	w2, [x1]
  406cdc:	sxtw	x0, w0
  406ce0:	lsl	x0, x0, #3
  406ce4:	ldr	x1, [sp, #80]
  406ce8:	add	x0, x1, x0
  406cec:	ldr	x1, [x0]
  406cf0:	ldr	x0, [sp, #40]
  406cf4:	str	x1, [x0, #16]
  406cf8:	b	406d90 <feof@plt+0x5700>
  406cfc:	ldr	w0, [sp, #204]
  406d00:	cmp	w0, #0x0
  406d04:	b.eq	406d50 <feof@plt+0x56c0>  // b.none
  406d08:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  406d0c:	add	x0, x0, #0x2c8
  406d10:	ldr	x4, [x0]
  406d14:	ldr	x0, [sp, #80]
  406d18:	ldr	x2, [x0]
  406d1c:	ldr	x0, [sp, #40]
  406d20:	ldr	w0, [x0]
  406d24:	sxtw	x0, w0
  406d28:	lsl	x0, x0, #3
  406d2c:	sub	x0, x0, #0x8
  406d30:	ldr	x1, [sp, #80]
  406d34:	add	x0, x1, x0
  406d38:	ldr	x0, [x0]
  406d3c:	mov	x3, x0
  406d40:	adrp	x0, 407000 <feof@plt+0x5970>
  406d44:	add	x1, x0, #0xb88
  406d48:	mov	x0, x4
  406d4c:	bl	4013b0 <fprintf@plt>
  406d50:	ldr	x0, [sp, #40]
  406d54:	ldr	x19, [x0, #32]
  406d58:	ldr	x0, [sp, #40]
  406d5c:	ldr	x0, [x0, #32]
  406d60:	bl	4013a0 <strlen@plt>
  406d64:	add	x1, x19, x0
  406d68:	ldr	x0, [sp, #40]
  406d6c:	str	x1, [x0, #32]
  406d70:	ldr	x0, [sp, #72]
  406d74:	ldrb	w0, [x0]
  406d78:	cmp	w0, #0x3a
  406d7c:	b.ne	406d88 <feof@plt+0x56f8>  // b.any
  406d80:	mov	w0, #0x3a                  	// #58
  406d84:	b	406f84 <feof@plt+0x58f4>
  406d88:	mov	w0, #0x3f                  	// #63
  406d8c:	b	406f84 <feof@plt+0x58f4>
  406d90:	ldr	x0, [sp, #40]
  406d94:	ldr	x19, [x0, #32]
  406d98:	ldr	x0, [sp, #40]
  406d9c:	ldr	x0, [x0, #32]
  406da0:	bl	4013a0 <strlen@plt>
  406da4:	add	x1, x19, x0
  406da8:	ldr	x0, [sp, #40]
  406dac:	str	x1, [x0, #32]
  406db0:	ldr	x0, [sp, #56]
  406db4:	cmp	x0, #0x0
  406db8:	b.eq	406dc8 <feof@plt+0x5738>  // b.none
  406dbc:	ldr	x0, [sp, #56]
  406dc0:	ldr	w1, [sp, #112]
  406dc4:	str	w1, [x0]
  406dc8:	ldr	x0, [sp, #128]
  406dcc:	ldr	x0, [x0, #16]
  406dd0:	cmp	x0, #0x0
  406dd4:	b.eq	406df4 <feof@plt+0x5764>  // b.none
  406dd8:	ldr	x0, [sp, #128]
  406ddc:	ldr	x0, [x0, #16]
  406de0:	ldr	x1, [sp, #128]
  406de4:	ldr	w1, [x1, #24]
  406de8:	str	w1, [x0]
  406dec:	mov	w0, #0x0                   	// #0
  406df0:	b	406f84 <feof@plt+0x58f4>
  406df4:	ldr	x0, [sp, #128]
  406df8:	ldr	w0, [x0, #24]
  406dfc:	b	406f84 <feof@plt+0x58f4>
  406e00:	ldr	x0, [sp, #40]
  406e04:	str	xzr, [x0, #32]
  406e08:	mov	w0, #0x57                  	// #87
  406e0c:	b	406f84 <feof@plt+0x58f4>
  406e10:	ldr	x0, [sp, #104]
  406e14:	add	x0, x0, #0x1
  406e18:	ldrb	w0, [x0]
  406e1c:	cmp	w0, #0x3a
  406e20:	b.ne	406f80 <feof@plt+0x58f0>  // b.any
  406e24:	ldr	x0, [sp, #104]
  406e28:	add	x0, x0, #0x2
  406e2c:	ldrb	w0, [x0]
  406e30:	cmp	w0, #0x3a
  406e34:	b.ne	406e88 <feof@plt+0x57f8>  // b.any
  406e38:	ldr	x0, [sp, #40]
  406e3c:	ldr	x0, [x0, #32]
  406e40:	ldrb	w0, [x0]
  406e44:	cmp	w0, #0x0
  406e48:	b.eq	406e74 <feof@plt+0x57e4>  // b.none
  406e4c:	ldr	x0, [sp, #40]
  406e50:	ldr	x1, [x0, #32]
  406e54:	ldr	x0, [sp, #40]
  406e58:	str	x1, [x0, #16]
  406e5c:	ldr	x0, [sp, #40]
  406e60:	ldr	w0, [x0]
  406e64:	add	w1, w0, #0x1
  406e68:	ldr	x0, [sp, #40]
  406e6c:	str	w1, [x0]
  406e70:	b	406e7c <feof@plt+0x57ec>
  406e74:	ldr	x0, [sp, #40]
  406e78:	str	xzr, [x0, #16]
  406e7c:	ldr	x0, [sp, #40]
  406e80:	str	xzr, [x0, #32]
  406e84:	b	406f80 <feof@plt+0x58f0>
  406e88:	ldr	x0, [sp, #40]
  406e8c:	ldr	x0, [x0, #32]
  406e90:	ldrb	w0, [x0]
  406e94:	cmp	w0, #0x0
  406e98:	b.eq	406ec4 <feof@plt+0x5834>  // b.none
  406e9c:	ldr	x0, [sp, #40]
  406ea0:	ldr	x1, [x0, #32]
  406ea4:	ldr	x0, [sp, #40]
  406ea8:	str	x1, [x0, #16]
  406eac:	ldr	x0, [sp, #40]
  406eb0:	ldr	w0, [x0]
  406eb4:	add	w1, w0, #0x1
  406eb8:	ldr	x0, [sp, #40]
  406ebc:	str	w1, [x0]
  406ec0:	b	406f78 <feof@plt+0x58e8>
  406ec4:	ldr	x0, [sp, #40]
  406ec8:	ldr	w0, [x0]
  406ecc:	ldr	w1, [sp, #92]
  406ed0:	cmp	w1, w0
  406ed4:	b.ne	406f48 <feof@plt+0x58b8>  // b.any
  406ed8:	ldr	w0, [sp, #204]
  406edc:	cmp	w0, #0x0
  406ee0:	b.eq	406f14 <feof@plt+0x5884>  // b.none
  406ee4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  406ee8:	add	x0, x0, #0x2c8
  406eec:	ldr	x4, [x0]
  406ef0:	ldr	x0, [sp, #80]
  406ef4:	ldr	x0, [x0]
  406ef8:	ldrb	w1, [sp, #159]
  406efc:	mov	w3, w1
  406f00:	mov	x2, x0
  406f04:	adrp	x0, 407000 <feof@plt+0x5970>
  406f08:	add	x1, x0, #0xc38
  406f0c:	mov	x0, x4
  406f10:	bl	4013b0 <fprintf@plt>
  406f14:	ldrb	w1, [sp, #159]
  406f18:	ldr	x0, [sp, #40]
  406f1c:	str	w1, [x0, #8]
  406f20:	ldr	x0, [sp, #72]
  406f24:	ldrb	w0, [x0]
  406f28:	cmp	w0, #0x3a
  406f2c:	b.ne	406f3c <feof@plt+0x58ac>  // b.any
  406f30:	mov	w0, #0x3a                  	// #58
  406f34:	strb	w0, [sp, #159]
  406f38:	b	406f78 <feof@plt+0x58e8>
  406f3c:	mov	w0, #0x3f                  	// #63
  406f40:	strb	w0, [sp, #159]
  406f44:	b	406f78 <feof@plt+0x58e8>
  406f48:	ldr	x0, [sp, #40]
  406f4c:	ldr	w0, [x0]
  406f50:	add	w2, w0, #0x1
  406f54:	ldr	x1, [sp, #40]
  406f58:	str	w2, [x1]
  406f5c:	sxtw	x0, w0
  406f60:	lsl	x0, x0, #3
  406f64:	ldr	x1, [sp, #80]
  406f68:	add	x0, x1, x0
  406f6c:	ldr	x1, [x0]
  406f70:	ldr	x0, [sp, #40]
  406f74:	str	x1, [x0, #16]
  406f78:	ldr	x0, [sp, #40]
  406f7c:	str	xzr, [x0, #32]
  406f80:	ldrb	w0, [sp, #159]
  406f84:	ldr	x19, [sp, #16]
  406f88:	ldp	x29, x30, [sp], #208
  406f8c:	ret
  406f90:	stp	x29, x30, [sp, #-80]!
  406f94:	mov	x29, sp
  406f98:	str	w0, [sp, #60]
  406f9c:	str	x1, [sp, #48]
  406fa0:	str	x2, [sp, #40]
  406fa4:	str	x3, [sp, #32]
  406fa8:	str	x4, [sp, #24]
  406fac:	str	w5, [sp, #56]
  406fb0:	str	w6, [sp, #20]
  406fb4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  406fb8:	add	x0, x0, #0x298
  406fbc:	ldr	w1, [x0]
  406fc0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  406fc4:	add	x0, x0, #0xe10
  406fc8:	str	w1, [x0]
  406fcc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  406fd0:	add	x0, x0, #0x29c
  406fd4:	ldr	w1, [x0]
  406fd8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  406fdc:	add	x0, x0, #0xe10
  406fe0:	str	w1, [x0, #4]
  406fe4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  406fe8:	add	x7, x0, #0xe10
  406fec:	ldr	w6, [sp, #20]
  406ff0:	ldr	w5, [sp, #56]
  406ff4:	ldr	x4, [sp, #24]
  406ff8:	ldr	x3, [sp, #32]
  406ffc:	ldr	x2, [sp, #40]
  407000:	ldr	x1, [sp, #48]
  407004:	ldr	w0, [sp, #60]
  407008:	bl	405c88 <feof@plt+0x45f8>
  40700c:	str	w0, [sp, #76]
  407010:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  407014:	add	x0, x0, #0xe10
  407018:	ldr	w1, [x0]
  40701c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  407020:	add	x0, x0, #0x298
  407024:	str	w1, [x0]
  407028:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  40702c:	add	x0, x0, #0xe10
  407030:	ldr	x1, [x0, #16]
  407034:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  407038:	add	x0, x0, #0xe88
  40703c:	str	x1, [x0]
  407040:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  407044:	add	x0, x0, #0xe10
  407048:	ldr	w1, [x0, #8]
  40704c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  407050:	add	x0, x0, #0x2a0
  407054:	str	w1, [x0]
  407058:	ldr	w0, [sp, #76]
  40705c:	ldp	x29, x30, [sp], #80
  407060:	ret
  407064:	stp	x29, x30, [sp, #-48]!
  407068:	mov	x29, sp
  40706c:	str	w0, [sp, #44]
  407070:	str	x1, [sp, #32]
  407074:	str	x2, [sp, #24]
  407078:	mov	w6, #0x1                   	// #1
  40707c:	mov	w5, #0x0                   	// #0
  407080:	mov	x4, #0x0                   	// #0
  407084:	mov	x3, #0x0                   	// #0
  407088:	ldr	x2, [sp, #24]
  40708c:	ldr	x1, [sp, #32]
  407090:	ldr	w0, [sp, #44]
  407094:	bl	406f90 <feof@plt+0x5900>
  407098:	ldp	x29, x30, [sp], #48
  40709c:	ret
  4070a0:	stp	x29, x30, [sp, #-64]!
  4070a4:	mov	x29, sp
  4070a8:	str	w0, [sp, #60]
  4070ac:	str	x1, [sp, #48]
  4070b0:	str	x2, [sp, #40]
  4070b4:	str	x3, [sp, #32]
  4070b8:	str	x4, [sp, #24]
  4070bc:	mov	w6, #0x0                   	// #0
  4070c0:	mov	w5, #0x0                   	// #0
  4070c4:	ldr	x4, [sp, #24]
  4070c8:	ldr	x3, [sp, #32]
  4070cc:	ldr	x2, [sp, #40]
  4070d0:	ldr	x1, [sp, #48]
  4070d4:	ldr	w0, [sp, #60]
  4070d8:	bl	406f90 <feof@plt+0x5900>
  4070dc:	ldp	x29, x30, [sp], #64
  4070e0:	ret
  4070e4:	stp	x29, x30, [sp, #-64]!
  4070e8:	mov	x29, sp
  4070ec:	str	w0, [sp, #60]
  4070f0:	str	x1, [sp, #48]
  4070f4:	str	x2, [sp, #40]
  4070f8:	str	x3, [sp, #32]
  4070fc:	str	x4, [sp, #24]
  407100:	str	x5, [sp, #16]
  407104:	ldr	x7, [sp, #16]
  407108:	mov	w6, #0x0                   	// #0
  40710c:	mov	w5, #0x0                   	// #0
  407110:	ldr	x4, [sp, #24]
  407114:	ldr	x3, [sp, #32]
  407118:	ldr	x2, [sp, #40]
  40711c:	ldr	x1, [sp, #48]
  407120:	ldr	w0, [sp, #60]
  407124:	bl	405c88 <feof@plt+0x45f8>
  407128:	ldp	x29, x30, [sp], #64
  40712c:	ret
  407130:	stp	x29, x30, [sp, #-64]!
  407134:	mov	x29, sp
  407138:	str	w0, [sp, #60]
  40713c:	str	x1, [sp, #48]
  407140:	str	x2, [sp, #40]
  407144:	str	x3, [sp, #32]
  407148:	str	x4, [sp, #24]
  40714c:	mov	w6, #0x0                   	// #0
  407150:	mov	w5, #0x1                   	// #1
  407154:	ldr	x4, [sp, #24]
  407158:	ldr	x3, [sp, #32]
  40715c:	ldr	x2, [sp, #40]
  407160:	ldr	x1, [sp, #48]
  407164:	ldr	w0, [sp, #60]
  407168:	bl	406f90 <feof@plt+0x5900>
  40716c:	ldp	x29, x30, [sp], #64
  407170:	ret
  407174:	stp	x29, x30, [sp, #-64]!
  407178:	mov	x29, sp
  40717c:	str	w0, [sp, #60]
  407180:	str	x1, [sp, #48]
  407184:	str	x2, [sp, #40]
  407188:	str	x3, [sp, #32]
  40718c:	str	x4, [sp, #24]
  407190:	str	x5, [sp, #16]
  407194:	ldr	x7, [sp, #16]
  407198:	mov	w6, #0x0                   	// #0
  40719c:	mov	w5, #0x1                   	// #1
  4071a0:	ldr	x4, [sp, #24]
  4071a4:	ldr	x3, [sp, #32]
  4071a8:	ldr	x2, [sp, #40]
  4071ac:	ldr	x1, [sp, #48]
  4071b0:	ldr	w0, [sp, #60]
  4071b4:	bl	405c88 <feof@plt+0x45f8>
  4071b8:	ldp	x29, x30, [sp], #64
  4071bc:	ret
  4071c0:	sub	sp, sp, #0x20
  4071c4:	str	w0, [sp, #12]
  4071c8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  4071cc:	add	x0, x0, #0xe5c
  4071d0:	str	x0, [sp, #24]
  4071d4:	ldr	w0, [sp, #12]
  4071d8:	cmp	w0, #0x0
  4071dc:	b.lt	40726c <feof@plt+0x5bdc>  // b.tstop
  4071e0:	ldr	w1, [sp, #12]
  4071e4:	mov	w0, #0x6667                	// #26215
  4071e8:	movk	w0, #0x6666, lsl #16
  4071ec:	smull	x0, w1, w0
  4071f0:	lsr	x0, x0, #32
  4071f4:	asr	w2, w0, #2
  4071f8:	asr	w0, w1, #31
  4071fc:	sub	w2, w2, w0
  407200:	mov	w0, w2
  407204:	lsl	w0, w0, #2
  407208:	add	w0, w0, w2
  40720c:	lsl	w0, w0, #1
  407210:	sub	w2, w1, w0
  407214:	and	w0, w2, #0xff
  407218:	ldr	x1, [sp, #24]
  40721c:	sub	x1, x1, #0x1
  407220:	str	x1, [sp, #24]
  407224:	add	w0, w0, #0x30
  407228:	and	w1, w0, #0xff
  40722c:	ldr	x0, [sp, #24]
  407230:	strb	w1, [x0]
  407234:	ldr	w0, [sp, #12]
  407238:	mov	w1, #0x6667                	// #26215
  40723c:	movk	w1, #0x6666, lsl #16
  407240:	smull	x1, w0, w1
  407244:	lsr	x1, x1, #32
  407248:	asr	w1, w1, #2
  40724c:	asr	w0, w0, #31
  407250:	sub	w0, w1, w0
  407254:	str	w0, [sp, #12]
  407258:	ldr	w0, [sp, #12]
  40725c:	cmp	w0, #0x0
  407260:	b.ne	4071e0 <feof@plt+0x5b50>  // b.any
  407264:	ldr	x0, [sp, #24]
  407268:	b	407310 <feof@plt+0x5c80>
  40726c:	ldr	w1, [sp, #12]
  407270:	mov	w0, #0x6667                	// #26215
  407274:	movk	w0, #0x6666, lsl #16
  407278:	smull	x0, w1, w0
  40727c:	lsr	x0, x0, #32
  407280:	asr	w2, w0, #2
  407284:	asr	w0, w1, #31
  407288:	sub	w2, w2, w0
  40728c:	mov	w0, w2
  407290:	lsl	w0, w0, #2
  407294:	add	w0, w0, w2
  407298:	lsl	w0, w0, #1
  40729c:	sub	w2, w1, w0
  4072a0:	and	w0, w2, #0xff
  4072a4:	ldr	x1, [sp, #24]
  4072a8:	sub	x1, x1, #0x1
  4072ac:	str	x1, [sp, #24]
  4072b0:	mov	w1, #0x30                  	// #48
  4072b4:	sub	w0, w1, w0
  4072b8:	and	w1, w0, #0xff
  4072bc:	ldr	x0, [sp, #24]
  4072c0:	strb	w1, [x0]
  4072c4:	ldr	w0, [sp, #12]
  4072c8:	mov	w1, #0x6667                	// #26215
  4072cc:	movk	w1, #0x6666, lsl #16
  4072d0:	smull	x1, w0, w1
  4072d4:	lsr	x1, x1, #32
  4072d8:	asr	w1, w1, #2
  4072dc:	asr	w0, w0, #31
  4072e0:	sub	w0, w1, w0
  4072e4:	str	w0, [sp, #12]
  4072e8:	ldr	w0, [sp, #12]
  4072ec:	cmp	w0, #0x0
  4072f0:	b.ne	40726c <feof@plt+0x5bdc>  // b.any
  4072f4:	ldr	x0, [sp, #24]
  4072f8:	sub	x0, x0, #0x1
  4072fc:	str	x0, [sp, #24]
  407300:	ldr	x0, [sp, #24]
  407304:	mov	w1, #0x2d                  	// #45
  407308:	strb	w1, [x0]
  40730c:	ldr	x0, [sp, #24]
  407310:	add	sp, sp, #0x20
  407314:	ret
  407318:	sub	sp, sp, #0x20
  40731c:	str	w0, [sp, #12]
  407320:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  407324:	add	x0, x0, #0xe74
  407328:	str	x0, [sp, #24]
  40732c:	ldr	w2, [sp, #12]
  407330:	mov	w0, #0xcccd                	// #52429
  407334:	movk	w0, #0xcccc, lsl #16
  407338:	umull	x0, w2, w0
  40733c:	lsr	x0, x0, #32
  407340:	lsr	w1, w0, #3
  407344:	mov	w0, w1
  407348:	lsl	w0, w0, #2
  40734c:	add	w0, w0, w1
  407350:	lsl	w0, w0, #1
  407354:	sub	w1, w2, w0
  407358:	and	w0, w1, #0xff
  40735c:	ldr	x1, [sp, #24]
  407360:	sub	x1, x1, #0x1
  407364:	str	x1, [sp, #24]
  407368:	add	w0, w0, #0x30
  40736c:	and	w1, w0, #0xff
  407370:	ldr	x0, [sp, #24]
  407374:	strb	w1, [x0]
  407378:	ldr	w1, [sp, #12]
  40737c:	mov	w0, #0xcccd                	// #52429
  407380:	movk	w0, #0xcccc, lsl #16
  407384:	umull	x0, w1, w0
  407388:	lsr	x0, x0, #32
  40738c:	lsr	w0, w0, #3
  407390:	str	w0, [sp, #12]
  407394:	ldr	w0, [sp, #12]
  407398:	cmp	w0, #0x0
  40739c:	b.ne	40732c <feof@plt+0x5c9c>  // b.any
  4073a0:	ldr	x0, [sp, #24]
  4073a4:	add	sp, sp, #0x20
  4073a8:	ret
  4073ac:	stp	x29, x30, [sp, #-32]!
  4073b0:	mov	x29, sp
  4073b4:	str	x0, [sp, #24]
  4073b8:	ldr	x0, [sp, #24]
  4073bc:	bl	4013a0 <strlen@plt>
  4073c0:	mov	x2, x0
  4073c4:	ldr	x1, [sp, #24]
  4073c8:	mov	w0, #0x2                   	// #2
  4073cc:	bl	4015c0 <write@plt>
  4073d0:	nop
  4073d4:	ldp	x29, x30, [sp], #32
  4073d8:	ret

00000000004073dc <_Znwm@@Base>:
  4073dc:	stp	x29, x30, [sp, #-48]!
  4073e0:	mov	x29, sp
  4073e4:	str	x0, [sp, #24]
  4073e8:	ldr	x0, [sp, #24]
  4073ec:	cmp	x0, #0x0
  4073f0:	b.ne	407400 <_Znwm@@Base+0x24>  // b.any
  4073f4:	ldr	x0, [sp, #24]
  4073f8:	add	x0, x0, #0x1
  4073fc:	str	x0, [sp, #24]
  407400:	ldr	x0, [sp, #24]
  407404:	mov	w0, w0
  407408:	bl	4015d0 <malloc@plt>
  40740c:	str	x0, [sp, #40]
  407410:	ldr	x0, [sp, #40]
  407414:	cmp	x0, #0x0
  407418:	b.ne	407460 <_Znwm@@Base+0x84>  // b.any
  40741c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  407420:	add	x0, x0, #0xe80
  407424:	ldr	x0, [x0]
  407428:	cmp	x0, #0x0
  40742c:	b.eq	40744c <_Znwm@@Base+0x70>  // b.none
  407430:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b68>
  407434:	add	x0, x0, #0xe80
  407438:	ldr	x0, [x0]
  40743c:	bl	4073ac <feof@plt+0x5d1c>
  407440:	adrp	x0, 407000 <feof@plt+0x5970>
  407444:	add	x0, x0, #0xcc0
  407448:	bl	4073ac <feof@plt+0x5d1c>
  40744c:	adrp	x0, 407000 <feof@plt+0x5970>
  407450:	add	x0, x0, #0xcc8
  407454:	bl	4073ac <feof@plt+0x5d1c>
  407458:	mov	w0, #0xffffffff            	// #-1
  40745c:	bl	401440 <_exit@plt>
  407460:	ldr	x0, [sp, #40]
  407464:	ldp	x29, x30, [sp], #48
  407468:	ret

000000000040746c <_ZdlPv@@Base>:
  40746c:	stp	x29, x30, [sp, #-32]!
  407470:	mov	x29, sp
  407474:	str	x0, [sp, #24]
  407478:	ldr	x0, [sp, #24]
  40747c:	cmp	x0, #0x0
  407480:	b.eq	40748c <_ZdlPv@@Base+0x20>  // b.none
  407484:	ldr	x0, [sp, #24]
  407488:	bl	401420 <free@plt>
  40748c:	nop
  407490:	ldp	x29, x30, [sp], #32
  407494:	ret

0000000000407498 <_ZdlPvm@@Base>:
  407498:	stp	x29, x30, [sp, #-32]!
  40749c:	mov	x29, sp
  4074a0:	str	x0, [sp, #24]
  4074a4:	str	x1, [sp, #16]
  4074a8:	ldr	x0, [sp, #24]
  4074ac:	cmp	x0, #0x0
  4074b0:	b.eq	4074bc <_ZdlPvm@@Base+0x24>  // b.none
  4074b4:	ldr	x0, [sp, #24]
  4074b8:	bl	401420 <free@plt>
  4074bc:	nop
  4074c0:	ldp	x29, x30, [sp], #32
  4074c4:	ret
  4074c8:	stp	x29, x30, [sp, #-48]!
  4074cc:	mov	x29, sp
  4074d0:	str	x0, [sp, #24]
  4074d4:	ldr	x0, [sp, #24]
  4074d8:	cmp	x0, #0x0
  4074dc:	b.ne	4074e8 <_ZdlPvm@@Base+0x50>  // b.any
  4074e0:	mov	x0, #0x0                   	// #0
  4074e4:	b	40750c <_ZdlPvm@@Base+0x74>
  4074e8:	ldr	x0, [sp, #24]
  4074ec:	bl	4013a0 <strlen@plt>
  4074f0:	add	x0, x0, #0x1
  4074f4:	bl	4015d0 <malloc@plt>
  4074f8:	str	x0, [sp, #40]
  4074fc:	ldr	x1, [sp, #24]
  407500:	ldr	x0, [sp, #40]
  407504:	bl	401470 <strcpy@plt>
  407508:	ldr	x0, [sp, #40]
  40750c:	ldp	x29, x30, [sp], #48
  407510:	ret
  407514:	nop
  407518:	stp	x29, x30, [sp, #-64]!
  40751c:	mov	x29, sp
  407520:	stp	x19, x20, [sp, #16]
  407524:	adrp	x20, 418000 <_ZdlPvm@@Base+0x10b68>
  407528:	add	x20, x20, #0xdc0
  40752c:	stp	x21, x22, [sp, #32]
  407530:	adrp	x21, 418000 <_ZdlPvm@@Base+0x10b68>
  407534:	add	x21, x21, #0xda0
  407538:	sub	x20, x20, x21
  40753c:	mov	w22, w0
  407540:	stp	x23, x24, [sp, #48]
  407544:	mov	x23, x1
  407548:	mov	x24, x2
  40754c:	bl	401300 <_Znam@plt-0x40>
  407550:	cmp	xzr, x20, asr #3
  407554:	b.eq	407580 <_ZdlPvm@@Base+0xe8>  // b.none
  407558:	asr	x20, x20, #3
  40755c:	mov	x19, #0x0                   	// #0
  407560:	ldr	x3, [x21, x19, lsl #3]
  407564:	mov	x2, x24
  407568:	add	x19, x19, #0x1
  40756c:	mov	x1, x23
  407570:	mov	w0, w22
  407574:	blr	x3
  407578:	cmp	x20, x19
  40757c:	b.ne	407560 <_ZdlPvm@@Base+0xc8>  // b.any
  407580:	ldp	x19, x20, [sp, #16]
  407584:	ldp	x21, x22, [sp, #32]
  407588:	ldp	x23, x24, [sp, #48]
  40758c:	ldp	x29, x30, [sp], #64
  407590:	ret
  407594:	nop
  407598:	ret

Disassembly of section .fini:

000000000040759c <.fini>:
  40759c:	stp	x29, x30, [sp, #-16]!
  4075a0:	mov	x29, sp
  4075a4:	ldp	x29, x30, [sp], #16
  4075a8:	ret
