# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
# File: D:\zzzProgramming\FPGA\max10_10M08E144_eval\UART\UART_echo.csv
# Generated on: Mon Jan 18 23:24:35 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
i_CLK,Input,PIN_27,2,B2_N0,PIN_27,2.5 V,,,,,
i_RX,Input,PIN_74,5,B5_N0,PIN_74,2.5 V,,,,,
o_LED,Output,PIN_132,8,B8_N0,PIN_132,2.5 V,,,,,
o_TX,Output,PIN_75,5,B5_N0,PIN_75,2.5 V,,,,,
