Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Nov 19 10:18:38 2023
| Host         : ta4ka running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
XDCC-4     Warning           User Clock constraint overwritten with the same name              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (86)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (86)
-------------------------------
 There are 86 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.665        0.000                      0                  178        0.091        0.000                      0                  178        2.000        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_I                   {0.000 4.000}        8.000           125.000         
  CLK_OUT1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  CLK_OUT1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     2.000        0.000                       0                     1  
  CLK_OUT1_clk_wiz_0          0.665        0.000                      0                  178        0.205        0.000                      0                  178        2.867        0.000                       0                    88  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  CLK_OUT1_clk_wiz_0_1        0.666        0.000                      0                  178        0.205        0.000                      0                  178        2.867        0.000                       0                    88  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_OUT1_clk_wiz_0_1  CLK_OUT1_clk_wiz_0          0.665        0.000                      0                  178        0.091        0.000                      0                  178  
CLK_OUT1_clk_wiz_0    CLK_OUT1_clk_wiz_0_1        0.665        0.000                      0                  178        0.091        0.000                      0                  178  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                CLK_OUT1_clk_wiz_0                          
(none)                CLK_OUT1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_clk_wiz_0
  To Clock:  CLK_OUT1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0 rise@6.734ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.512ns (45.681%)  route 2.987ns (54.319%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.448     4.184    vga_red_reg[3]_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.308 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.560     4.867    vga_red_reg[3]_i_1_n_0
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.548     5.450    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.114     5.961    
    SLICE_X41Y73         FDSE (Setup_fdse_C_S)       -0.429     5.532    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0 rise@6.734ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.512ns (45.681%)  route 2.987ns (54.319%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.448     4.184    vga_red_reg[3]_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.308 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.560     4.867    vga_red_reg[3]_i_1_n_0
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.548     5.450    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.114     5.961    
    SLICE_X41Y73         FDSE (Setup_fdse_C_S)       -0.429     5.532    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0 rise@6.734ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.512ns (45.681%)  route 2.987ns (54.319%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.448     4.184    vga_red_reg[3]_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.308 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.560     4.867    vga_red_reg[3]_i_1_n_0
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.548     5.450    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.114     5.961    
    SLICE_X41Y73         FDSE (Setup_fdse_C_S)       -0.429     5.532    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0 rise@6.734ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.512ns (45.681%)  route 2.987ns (54.319%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.448     4.184    vga_red_reg[3]_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.308 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.560     4.867    vga_red_reg[3]_i_1_n_0
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.548     5.450    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.114     5.961    
    SLICE_X41Y73         FDSE (Setup_fdse_C_S)       -0.429     5.532    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0 rise@6.734ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 2.512ns (45.831%)  route 2.969ns (54.169%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.426     4.162    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.286 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.564     4.849    vga_blue_reg[3]_i_1_n_0
    SLICE_X40Y73         FDSE                                         r  vga_blue_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.548     5.450    pxl_clk
    SLICE_X40Y73         FDSE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.114     5.961    
    SLICE_X40Y73         FDSE (Setup_fdse_C_S)       -0.429     5.532    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0 rise@6.734ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 2.512ns (46.384%)  route 2.904ns (53.616%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.426     4.162    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.286 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.498     4.784    vga_blue_reg[3]_i_1_n_0
    SLICE_X37Y74         FDSE                                         r  vga_blue_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.545     5.447    pxl_clk
    SLICE_X37Y74         FDSE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.588     6.034    
                         clock uncertainty           -0.114     5.920    
    SLICE_X37Y74         FDSE (Setup_fdse_C_S)       -0.429     5.491    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.491    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0 rise@6.734ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 2.512ns (47.020%)  route 2.830ns (52.980%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 5.449 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.426     4.162    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.286 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.425     4.711    vga_blue_reg[3]_i_1_n_0
    SLICE_X36Y73         FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.547     5.449    pxl_clk
    SLICE_X36Y73         FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.588     6.036    
                         clock uncertainty           -0.114     5.922    
    SLICE_X36Y73         FDSE (Setup_fdse_C_S)       -0.429     5.493    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.493    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0 rise@6.734ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 2.512ns (47.059%)  route 2.826ns (52.941%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 5.449 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.426     4.162    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.286 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.421     4.706    vga_blue_reg[3]_i_1_n_0
    SLICE_X37Y73         FDSE                                         r  vga_blue_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.547     5.449    pxl_clk
    SLICE_X37Y73         FDSE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.588     6.036    
                         clock uncertainty           -0.114     5.922    
    SLICE_X37Y73         FDSE (Setup_fdse_C_S)       -0.429     5.493    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.493    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0 rise@6.734ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 2.512ns (47.202%)  route 2.810ns (52.798%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.310     4.046    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.170 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.520     4.690    vga_green_reg[3]_i_1_n_0
    SLICE_X37Y75         FDSE                                         r  vga_green_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.545     5.447    pxl_clk
    SLICE_X37Y75         FDSE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.588     6.034    
                         clock uncertainty           -0.114     5.920    
    SLICE_X37Y75         FDSE (Setup_fdse_C_S)       -0.429     5.491    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.491    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0 rise@6.734ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 2.512ns (47.381%)  route 2.790ns (52.619%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 5.449 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.310     4.046    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.170 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.500     4.670    vga_green_reg[3]_i_1_n_0
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.547     5.449    pxl_clk
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.588     6.036    
                         clock uncertainty           -0.114     5.922    
    SLICE_X39Y73         FDSE (Setup_fdse_C_S)       -0.429     5.493    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.493    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                  0.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0 rise@0.000ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.549    -0.512    pxl_clk
    SLICE_X32Y71         FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.116    -0.232    v_sync_reg
    SLICE_X32Y69         FDRE                                         r  v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.818    -0.745    pxl_clk
    SLICE_X32Y69         FDRE                                         r  v_sync_dly_reg_reg/C
                         clock pessimism              0.249    -0.496    
    SLICE_X32Y69         FDRE (Hold_fdre_C_D)         0.059    -0.437    v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0 rise@0.000ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.803%)  route 0.119ns (36.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.574    -0.487    pxl_clk
    SLICE_X38Y73         FDRE                                         r  h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  h_cntr_reg_reg[4]/Q
                         net (fo=11, routed)          0.119    -0.204    p_0_in[2]
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.045    -0.159 r  vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    vga_green_reg[2]_i_1_n_0
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.841    -0.722    pxl_clk
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.248    -0.474    
    SLICE_X39Y73         FDSE (Hold_fdse_C_D)         0.091    -0.383    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0 rise@0.000ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.578    -0.483    pxl_clk
    SLICE_X43Y72         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.170    -0.172    h_sync_reg
    SLICE_X43Y69         FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.848    -0.715    pxl_clk
    SLICE_X43Y69         FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.248    -0.467    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.070    -0.397    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0 rise@0.000ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.579    -0.482    pxl_clk
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.082    -0.259    box_y_reg_reg[6]
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.132 r  box_y_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.132    box_y_reg_reg[4]_i_1_n_4
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.847    -0.716    pxl_clk
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[7]/C
                         clock pessimism              0.234    -0.482    
    SLICE_X36Y68         FDRE (Hold_fdre_C_D)         0.105    -0.377    box_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0 rise@0.000ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.580    -0.481    pxl_clk
    SLICE_X36Y67         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.082    -0.258    box_y_reg_reg[2]
    SLICE_X36Y67         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.131 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.131    box_y_reg_reg[0]_i_1_n_4
    SLICE_X36Y67         FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.848    -0.715    pxl_clk
    SLICE_X36Y67         FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.234    -0.481    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.105    -0.376    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 box_y_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0 rise@0.000ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.579    -0.482    pxl_clk
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  box_y_reg_reg[4]/Q
                         net (fo=7, routed)           0.089    -0.252    box_y_reg_reg[4]
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.128 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.128    box_y_reg_reg[4]_i_1_n_6
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.847    -0.716    pxl_clk
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism              0.234    -0.482    
    SLICE_X36Y68         FDRE (Hold_fdre_C_D)         0.105    -0.377    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0 rise@0.000ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.578    -0.483    pxl_clk
    SLICE_X36Y69         FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.089    -0.253    box_y_reg_reg[8]
    SLICE_X36Y69         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.129 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.129    box_y_reg_reg[8]_i_1_n_6
    SLICE_X36Y69         FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.846    -0.717    pxl_clk
    SLICE_X36Y69         FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism              0.234    -0.483    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.105    -0.378    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 box_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0 rise@0.000ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (73.995%)  route 0.094ns (26.005%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.578    -0.483    pxl_clk
    SLICE_X40Y71         FDRE                                         r  box_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  box_x_reg_reg[6]/Q
                         net (fo=7, routed)           0.094    -0.248    box_x_reg_reg[6]
    SLICE_X40Y71         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.121 r  box_x_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.121    box_x_reg_reg[4]_i_1_n_4
    SLICE_X40Y71         FDRE                                         r  box_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.846    -0.717    pxl_clk
    SLICE_X40Y71         FDRE                                         r  box_x_reg_reg[7]/C
                         clock pessimism              0.234    -0.483    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.105    -0.378    box_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0 rise@0.000ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (73.982%)  route 0.094ns (26.018%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.578    -0.483    pxl_clk
    SLICE_X40Y72         FDRE                                         r  box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  box_x_reg_reg[10]/Q
                         net (fo=7, routed)           0.094    -0.248    box_x_reg_reg[10]
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.121 r  box_x_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.121    box_x_reg_reg[8]_i_1_n_4
    SLICE_X40Y72         FDRE                                         r  box_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.845    -0.718    pxl_clk
    SLICE_X40Y72         FDRE                                         r  box_x_reg_reg[11]/C
                         clock pessimism              0.235    -0.483    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.105    -0.378    box_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0 rise@0.000ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (73.982%)  route 0.094ns (26.018%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.579    -0.482    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.094    -0.247    box_x_reg_reg[2]
    SLICE_X40Y70         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.120 r  box_x_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.120    box_x_reg_reg[0]_i_1_n_4
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[3]/C
                         clock pessimism              0.234    -0.482    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.105    -0.377    box_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X39Y64     box_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X39Y66     box_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X39Y66     box_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X39Y67     box_cntr_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X39Y67     box_cntr_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X39Y67     box_cntr_reg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X39Y67     box_cntr_reg_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X39Y68     box_cntr_reg_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y64     box_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y64     box_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y66     box_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y66     box_cntr_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y66     box_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y66     box_cntr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y67     box_cntr_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y67     box_cntr_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y67     box_cntr_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y67     box_cntr_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y64     box_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y64     box_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y66     box_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y66     box_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y66     box_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y66     box_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y67     box_cntr_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y67     box_cntr_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y67     box_cntr_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y67     box_cntr_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_clk_wiz_0_1
  To Clock:  CLK_OUT1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0_1 rise@6.734ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.512ns (45.681%)  route 2.987ns (54.319%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.448     4.184    vga_red_reg[3]_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.308 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.560     4.867    vga_red_reg[3]_i_1_n_0
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.548     5.450    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.113     5.963    
    SLICE_X41Y73         FDSE (Setup_fdse_C_S)       -0.429     5.534    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.534    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0_1 rise@6.734ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.512ns (45.681%)  route 2.987ns (54.319%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.448     4.184    vga_red_reg[3]_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.308 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.560     4.867    vga_red_reg[3]_i_1_n_0
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.548     5.450    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.113     5.963    
    SLICE_X41Y73         FDSE (Setup_fdse_C_S)       -0.429     5.534    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.534    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0_1 rise@6.734ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.512ns (45.681%)  route 2.987ns (54.319%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.448     4.184    vga_red_reg[3]_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.308 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.560     4.867    vga_red_reg[3]_i_1_n_0
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.548     5.450    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.113     5.963    
    SLICE_X41Y73         FDSE (Setup_fdse_C_S)       -0.429     5.534    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.534    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0_1 rise@6.734ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.512ns (45.681%)  route 2.987ns (54.319%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.448     4.184    vga_red_reg[3]_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.308 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.560     4.867    vga_red_reg[3]_i_1_n_0
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.548     5.450    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.113     5.963    
    SLICE_X41Y73         FDSE (Setup_fdse_C_S)       -0.429     5.534    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.534    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0_1 rise@6.734ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 2.512ns (45.831%)  route 2.969ns (54.169%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.426     4.162    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.286 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.564     4.849    vga_blue_reg[3]_i_1_n_0
    SLICE_X40Y73         FDSE                                         r  vga_blue_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.548     5.450    pxl_clk
    SLICE_X40Y73         FDSE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.113     5.963    
    SLICE_X40Y73         FDSE (Setup_fdse_C_S)       -0.429     5.534    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.534    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0_1 rise@6.734ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 2.512ns (46.384%)  route 2.904ns (53.616%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.426     4.162    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.286 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.498     4.784    vga_blue_reg[3]_i_1_n_0
    SLICE_X37Y74         FDSE                                         r  vga_blue_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.545     5.447    pxl_clk
    SLICE_X37Y74         FDSE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.588     6.034    
                         clock uncertainty           -0.113     5.922    
    SLICE_X37Y74         FDSE (Setup_fdse_C_S)       -0.429     5.493    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.493    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0_1 rise@6.734ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 2.512ns (47.020%)  route 2.830ns (52.980%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 5.449 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.426     4.162    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.286 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.425     4.711    vga_blue_reg[3]_i_1_n_0
    SLICE_X36Y73         FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.547     5.449    pxl_clk
    SLICE_X36Y73         FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.588     6.036    
                         clock uncertainty           -0.113     5.924    
    SLICE_X36Y73         FDSE (Setup_fdse_C_S)       -0.429     5.495    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.495    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0_1 rise@6.734ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 2.512ns (47.059%)  route 2.826ns (52.941%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 5.449 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.426     4.162    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.286 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.421     4.706    vga_blue_reg[3]_i_1_n_0
    SLICE_X37Y73         FDSE                                         r  vga_blue_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.547     5.449    pxl_clk
    SLICE_X37Y73         FDSE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.588     6.036    
                         clock uncertainty           -0.113     5.924    
    SLICE_X37Y73         FDSE (Setup_fdse_C_S)       -0.429     5.495    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.495    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0_1 rise@6.734ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 2.512ns (47.202%)  route 2.810ns (52.798%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.310     4.046    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.170 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.520     4.690    vga_green_reg[3]_i_1_n_0
    SLICE_X37Y75         FDSE                                         r  vga_green_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.545     5.447    pxl_clk
    SLICE_X37Y75         FDSE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.588     6.034    
                         clock uncertainty           -0.113     5.922    
    SLICE_X37Y75         FDSE (Setup_fdse_C_S)       -0.429     5.493    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.493    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0_1 rise@6.734ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 2.512ns (47.381%)  route 2.790ns (52.619%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 5.449 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.310     4.046    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.170 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.500     4.670    vga_green_reg[3]_i_1_n_0
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.547     5.449    pxl_clk
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.588     6.036    
                         clock uncertainty           -0.113     5.924    
    SLICE_X39Y73         FDSE (Setup_fdse_C_S)       -0.429     5.495    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.495    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                  0.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0_1 rise@0.000ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.549    -0.512    pxl_clk
    SLICE_X32Y71         FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.116    -0.232    v_sync_reg
    SLICE_X32Y69         FDRE                                         r  v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.818    -0.745    pxl_clk
    SLICE_X32Y69         FDRE                                         r  v_sync_dly_reg_reg/C
                         clock pessimism              0.249    -0.496    
    SLICE_X32Y69         FDRE (Hold_fdre_C_D)         0.059    -0.437    v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0_1 rise@0.000ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.803%)  route 0.119ns (36.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.574    -0.487    pxl_clk
    SLICE_X38Y73         FDRE                                         r  h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  h_cntr_reg_reg[4]/Q
                         net (fo=11, routed)          0.119    -0.204    p_0_in[2]
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.045    -0.159 r  vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    vga_green_reg[2]_i_1_n_0
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.841    -0.722    pxl_clk
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.248    -0.474    
    SLICE_X39Y73         FDSE (Hold_fdse_C_D)         0.091    -0.383    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0_1 rise@0.000ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.578    -0.483    pxl_clk
    SLICE_X43Y72         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.170    -0.172    h_sync_reg
    SLICE_X43Y69         FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.848    -0.715    pxl_clk
    SLICE_X43Y69         FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.248    -0.467    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.070    -0.397    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0_1 rise@0.000ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.579    -0.482    pxl_clk
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.082    -0.259    box_y_reg_reg[6]
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.132 r  box_y_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.132    box_y_reg_reg[4]_i_1_n_4
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.847    -0.716    pxl_clk
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[7]/C
                         clock pessimism              0.234    -0.482    
    SLICE_X36Y68         FDRE (Hold_fdre_C_D)         0.105    -0.377    box_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0_1 rise@0.000ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.580    -0.481    pxl_clk
    SLICE_X36Y67         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.082    -0.258    box_y_reg_reg[2]
    SLICE_X36Y67         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.131 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.131    box_y_reg_reg[0]_i_1_n_4
    SLICE_X36Y67         FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.848    -0.715    pxl_clk
    SLICE_X36Y67         FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.234    -0.481    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.105    -0.376    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 box_y_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0_1 rise@0.000ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.579    -0.482    pxl_clk
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  box_y_reg_reg[4]/Q
                         net (fo=7, routed)           0.089    -0.252    box_y_reg_reg[4]
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.128 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.128    box_y_reg_reg[4]_i_1_n_6
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.847    -0.716    pxl_clk
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism              0.234    -0.482    
    SLICE_X36Y68         FDRE (Hold_fdre_C_D)         0.105    -0.377    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0_1 rise@0.000ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.578    -0.483    pxl_clk
    SLICE_X36Y69         FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.089    -0.253    box_y_reg_reg[8]
    SLICE_X36Y69         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.129 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.129    box_y_reg_reg[8]_i_1_n_6
    SLICE_X36Y69         FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.846    -0.717    pxl_clk
    SLICE_X36Y69         FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism              0.234    -0.483    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.105    -0.378    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 box_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0_1 rise@0.000ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (73.995%)  route 0.094ns (26.005%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.578    -0.483    pxl_clk
    SLICE_X40Y71         FDRE                                         r  box_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  box_x_reg_reg[6]/Q
                         net (fo=7, routed)           0.094    -0.248    box_x_reg_reg[6]
    SLICE_X40Y71         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.121 r  box_x_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.121    box_x_reg_reg[4]_i_1_n_4
    SLICE_X40Y71         FDRE                                         r  box_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.846    -0.717    pxl_clk
    SLICE_X40Y71         FDRE                                         r  box_x_reg_reg[7]/C
                         clock pessimism              0.234    -0.483    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.105    -0.378    box_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0_1 rise@0.000ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (73.982%)  route 0.094ns (26.018%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.578    -0.483    pxl_clk
    SLICE_X40Y72         FDRE                                         r  box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  box_x_reg_reg[10]/Q
                         net (fo=7, routed)           0.094    -0.248    box_x_reg_reg[10]
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.121 r  box_x_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.121    box_x_reg_reg[8]_i_1_n_4
    SLICE_X40Y72         FDRE                                         r  box_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.845    -0.718    pxl_clk
    SLICE_X40Y72         FDRE                                         r  box_x_reg_reg[11]/C
                         clock pessimism              0.235    -0.483    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.105    -0.378    box_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0_1 rise@0.000ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (73.982%)  route 0.094ns (26.018%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.579    -0.482    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.094    -0.247    box_x_reg_reg[2]
    SLICE_X40Y70         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.120 r  box_x_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.120    box_x_reg_reg[0]_i_1_n_4
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[3]/C
                         clock pessimism              0.234    -0.482    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.105    -0.377    box_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X39Y64     box_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X39Y66     box_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X39Y66     box_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X39Y67     box_cntr_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X39Y67     box_cntr_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X39Y67     box_cntr_reg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X39Y67     box_cntr_reg_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X39Y68     box_cntr_reg_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y64     box_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y64     box_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y66     box_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y66     box_cntr_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y66     box_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y66     box_cntr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y67     box_cntr_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y67     box_cntr_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y67     box_cntr_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y67     box_cntr_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y64     box_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y64     box_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y66     box_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y66     box_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y66     box_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y66     box_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y67     box_cntr_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y67     box_cntr_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y67     box_cntr_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X39Y67     box_cntr_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_clk_wiz_0_1
  To Clock:  CLK_OUT1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0 rise@6.734ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.512ns (45.681%)  route 2.987ns (54.319%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.448     4.184    vga_red_reg[3]_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.308 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.560     4.867    vga_red_reg[3]_i_1_n_0
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.548     5.450    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.114     5.961    
    SLICE_X41Y73         FDSE (Setup_fdse_C_S)       -0.429     5.532    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0 rise@6.734ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.512ns (45.681%)  route 2.987ns (54.319%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.448     4.184    vga_red_reg[3]_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.308 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.560     4.867    vga_red_reg[3]_i_1_n_0
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.548     5.450    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.114     5.961    
    SLICE_X41Y73         FDSE (Setup_fdse_C_S)       -0.429     5.532    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0 rise@6.734ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.512ns (45.681%)  route 2.987ns (54.319%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.448     4.184    vga_red_reg[3]_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.308 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.560     4.867    vga_red_reg[3]_i_1_n_0
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.548     5.450    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.114     5.961    
    SLICE_X41Y73         FDSE (Setup_fdse_C_S)       -0.429     5.532    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0 rise@6.734ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.512ns (45.681%)  route 2.987ns (54.319%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.448     4.184    vga_red_reg[3]_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.308 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.560     4.867    vga_red_reg[3]_i_1_n_0
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.548     5.450    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.114     5.961    
    SLICE_X41Y73         FDSE (Setup_fdse_C_S)       -0.429     5.532    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0 rise@6.734ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 2.512ns (45.831%)  route 2.969ns (54.169%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.426     4.162    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.286 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.564     4.849    vga_blue_reg[3]_i_1_n_0
    SLICE_X40Y73         FDSE                                         r  vga_blue_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.548     5.450    pxl_clk
    SLICE_X40Y73         FDSE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.114     5.961    
    SLICE_X40Y73         FDSE (Setup_fdse_C_S)       -0.429     5.532    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0 rise@6.734ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 2.512ns (46.384%)  route 2.904ns (53.616%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.426     4.162    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.286 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.498     4.784    vga_blue_reg[3]_i_1_n_0
    SLICE_X37Y74         FDSE                                         r  vga_blue_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.545     5.447    pxl_clk
    SLICE_X37Y74         FDSE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.588     6.034    
                         clock uncertainty           -0.114     5.920    
    SLICE_X37Y74         FDSE (Setup_fdse_C_S)       -0.429     5.491    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.491    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0 rise@6.734ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 2.512ns (47.020%)  route 2.830ns (52.980%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 5.449 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.426     4.162    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.286 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.425     4.711    vga_blue_reg[3]_i_1_n_0
    SLICE_X36Y73         FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.547     5.449    pxl_clk
    SLICE_X36Y73         FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.588     6.036    
                         clock uncertainty           -0.114     5.922    
    SLICE_X36Y73         FDSE (Setup_fdse_C_S)       -0.429     5.493    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.493    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0 rise@6.734ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 2.512ns (47.059%)  route 2.826ns (52.941%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 5.449 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.426     4.162    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.286 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.421     4.706    vga_blue_reg[3]_i_1_n_0
    SLICE_X37Y73         FDSE                                         r  vga_blue_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.547     5.449    pxl_clk
    SLICE_X37Y73         FDSE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.588     6.036    
                         clock uncertainty           -0.114     5.922    
    SLICE_X37Y73         FDSE (Setup_fdse_C_S)       -0.429     5.493    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.493    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0 rise@6.734ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 2.512ns (47.202%)  route 2.810ns (52.798%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.310     4.046    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.170 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.520     4.690    vga_green_reg[3]_i_1_n_0
    SLICE_X37Y75         FDSE                                         r  vga_green_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.545     5.447    pxl_clk
    SLICE_X37Y75         FDSE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.588     6.034    
                         clock uncertainty           -0.114     5.920    
    SLICE_X37Y75         FDSE (Setup_fdse_C_S)       -0.429     5.491    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.491    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0 rise@6.734ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 2.512ns (47.381%)  route 2.790ns (52.619%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 5.449 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.310     4.046    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.170 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.500     4.670    vga_green_reg[3]_i_1_n_0
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.547     5.449    pxl_clk
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.588     6.036    
                         clock uncertainty           -0.114     5.922    
    SLICE_X39Y73         FDSE (Setup_fdse_C_S)       -0.429     5.493    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.493    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                  0.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0 rise@0.000ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.549    -0.512    pxl_clk
    SLICE_X32Y71         FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.116    -0.232    v_sync_reg
    SLICE_X32Y69         FDRE                                         r  v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.818    -0.745    pxl_clk
    SLICE_X32Y69         FDRE                                         r  v_sync_dly_reg_reg/C
                         clock pessimism              0.249    -0.496    
                         clock uncertainty            0.114    -0.382    
    SLICE_X32Y69         FDRE (Hold_fdre_C_D)         0.059    -0.323    v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0 rise@0.000ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.803%)  route 0.119ns (36.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.574    -0.487    pxl_clk
    SLICE_X38Y73         FDRE                                         r  h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  h_cntr_reg_reg[4]/Q
                         net (fo=11, routed)          0.119    -0.204    p_0_in[2]
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.045    -0.159 r  vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    vga_green_reg[2]_i_1_n_0
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.841    -0.722    pxl_clk
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.248    -0.474    
                         clock uncertainty            0.114    -0.360    
    SLICE_X39Y73         FDSE (Hold_fdse_C_D)         0.091    -0.269    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0 rise@0.000ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.578    -0.483    pxl_clk
    SLICE_X43Y72         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.170    -0.172    h_sync_reg
    SLICE_X43Y69         FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.848    -0.715    pxl_clk
    SLICE_X43Y69         FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.248    -0.467    
                         clock uncertainty            0.114    -0.353    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.070    -0.283    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0 rise@0.000ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.579    -0.482    pxl_clk
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.082    -0.259    box_y_reg_reg[6]
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.132 r  box_y_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.132    box_y_reg_reg[4]_i_1_n_4
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.847    -0.716    pxl_clk
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[7]/C
                         clock pessimism              0.234    -0.482    
                         clock uncertainty            0.114    -0.368    
    SLICE_X36Y68         FDRE (Hold_fdre_C_D)         0.105    -0.263    box_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0 rise@0.000ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.580    -0.481    pxl_clk
    SLICE_X36Y67         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.082    -0.258    box_y_reg_reg[2]
    SLICE_X36Y67         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.131 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.131    box_y_reg_reg[0]_i_1_n_4
    SLICE_X36Y67         FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.848    -0.715    pxl_clk
    SLICE_X36Y67         FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.234    -0.481    
                         clock uncertainty            0.114    -0.367    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.105    -0.262    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 box_y_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0 rise@0.000ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.579    -0.482    pxl_clk
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  box_y_reg_reg[4]/Q
                         net (fo=7, routed)           0.089    -0.252    box_y_reg_reg[4]
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.128 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.128    box_y_reg_reg[4]_i_1_n_6
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.847    -0.716    pxl_clk
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism              0.234    -0.482    
                         clock uncertainty            0.114    -0.368    
    SLICE_X36Y68         FDRE (Hold_fdre_C_D)         0.105    -0.263    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0 rise@0.000ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.578    -0.483    pxl_clk
    SLICE_X36Y69         FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.089    -0.253    box_y_reg_reg[8]
    SLICE_X36Y69         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.129 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.129    box_y_reg_reg[8]_i_1_n_6
    SLICE_X36Y69         FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.846    -0.717    pxl_clk
    SLICE_X36Y69         FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism              0.234    -0.483    
                         clock uncertainty            0.114    -0.369    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.105    -0.264    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 box_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0 rise@0.000ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (73.995%)  route 0.094ns (26.005%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.578    -0.483    pxl_clk
    SLICE_X40Y71         FDRE                                         r  box_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  box_x_reg_reg[6]/Q
                         net (fo=7, routed)           0.094    -0.248    box_x_reg_reg[6]
    SLICE_X40Y71         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.121 r  box_x_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.121    box_x_reg_reg[4]_i_1_n_4
    SLICE_X40Y71         FDRE                                         r  box_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.846    -0.717    pxl_clk
    SLICE_X40Y71         FDRE                                         r  box_x_reg_reg[7]/C
                         clock pessimism              0.234    -0.483    
                         clock uncertainty            0.114    -0.369    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.105    -0.264    box_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0 rise@0.000ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (73.982%)  route 0.094ns (26.018%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.578    -0.483    pxl_clk
    SLICE_X40Y72         FDRE                                         r  box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  box_x_reg_reg[10]/Q
                         net (fo=7, routed)           0.094    -0.248    box_x_reg_reg[10]
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.121 r  box_x_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.121    box_x_reg_reg[8]_i_1_n_4
    SLICE_X40Y72         FDRE                                         r  box_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.845    -0.718    pxl_clk
    SLICE_X40Y72         FDRE                                         r  box_x_reg_reg[11]/C
                         clock pessimism              0.235    -0.483    
                         clock uncertainty            0.114    -0.369    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.105    -0.264    box_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0 rise@0.000ns - CLK_OUT1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (73.982%)  route 0.094ns (26.018%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.579    -0.482    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.094    -0.247    box_x_reg_reg[2]
    SLICE_X40Y70         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.120 r  box_x_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.120    box_x_reg_reg[0]_i_1_n_4
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[3]/C
                         clock pessimism              0.234    -0.482    
                         clock uncertainty            0.114    -0.368    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.105    -0.263    box_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_clk_wiz_0
  To Clock:  CLK_OUT1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0_1 rise@6.734ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.512ns (45.681%)  route 2.987ns (54.319%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.448     4.184    vga_red_reg[3]_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.308 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.560     4.867    vga_red_reg[3]_i_1_n_0
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.548     5.450    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.114     5.961    
    SLICE_X41Y73         FDSE (Setup_fdse_C_S)       -0.429     5.532    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0_1 rise@6.734ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.512ns (45.681%)  route 2.987ns (54.319%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.448     4.184    vga_red_reg[3]_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.308 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.560     4.867    vga_red_reg[3]_i_1_n_0
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.548     5.450    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.114     5.961    
    SLICE_X41Y73         FDSE (Setup_fdse_C_S)       -0.429     5.532    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0_1 rise@6.734ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.512ns (45.681%)  route 2.987ns (54.319%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.448     4.184    vga_red_reg[3]_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.308 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.560     4.867    vga_red_reg[3]_i_1_n_0
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.548     5.450    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.114     5.961    
    SLICE_X41Y73         FDSE (Setup_fdse_C_S)       -0.429     5.532    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0_1 rise@6.734ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.512ns (45.681%)  route 2.987ns (54.319%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.448     4.184    vga_red_reg[3]_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.308 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.560     4.867    vga_red_reg[3]_i_1_n_0
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.548     5.450    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.114     5.961    
    SLICE_X41Y73         FDSE (Setup_fdse_C_S)       -0.429     5.532    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0_1 rise@6.734ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 2.512ns (45.831%)  route 2.969ns (54.169%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.426     4.162    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.286 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.564     4.849    vga_blue_reg[3]_i_1_n_0
    SLICE_X40Y73         FDSE                                         r  vga_blue_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.548     5.450    pxl_clk
    SLICE_X40Y73         FDSE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.626     6.075    
                         clock uncertainty           -0.114     5.961    
    SLICE_X40Y73         FDSE (Setup_fdse_C_S)       -0.429     5.532    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.532    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0_1 rise@6.734ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 2.512ns (46.384%)  route 2.904ns (53.616%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.426     4.162    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.286 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.498     4.784    vga_blue_reg[3]_i_1_n_0
    SLICE_X37Y74         FDSE                                         r  vga_blue_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.545     5.447    pxl_clk
    SLICE_X37Y74         FDSE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.588     6.034    
                         clock uncertainty           -0.114     5.920    
    SLICE_X37Y74         FDSE (Setup_fdse_C_S)       -0.429     5.491    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.491    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0_1 rise@6.734ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 2.512ns (47.020%)  route 2.830ns (52.980%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 5.449 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.426     4.162    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.286 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.425     4.711    vga_blue_reg[3]_i_1_n_0
    SLICE_X36Y73         FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.547     5.449    pxl_clk
    SLICE_X36Y73         FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.588     6.036    
                         clock uncertainty           -0.114     5.922    
    SLICE_X36Y73         FDSE (Setup_fdse_C_S)       -0.429     5.493    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.493    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0_1 rise@6.734ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 2.512ns (47.059%)  route 2.826ns (52.941%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 5.449 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.426     4.162    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.286 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.421     4.706    vga_blue_reg[3]_i_1_n_0
    SLICE_X37Y73         FDSE                                         r  vga_blue_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.547     5.449    pxl_clk
    SLICE_X37Y73         FDSE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.588     6.036    
                         clock uncertainty           -0.114     5.922    
    SLICE_X37Y73         FDSE (Setup_fdse_C_S)       -0.429     5.493    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.493    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0_1 rise@6.734ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 2.512ns (47.202%)  route 2.810ns (52.798%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.310     4.046    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.170 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.520     4.690    vga_green_reg[3]_i_1_n_0
    SLICE_X37Y75         FDSE                                         r  vga_green_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.545     5.447    pxl_clk
    SLICE_X37Y75         FDSE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.588     6.034    
                         clock uncertainty           -0.114     5.920    
    SLICE_X37Y75         FDSE (Setup_fdse_C_S)       -0.429     5.491    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.491    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (CLK_OUT1_clk_wiz_0_1 rise@6.734ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 2.512ns (47.381%)  route 2.790ns (52.619%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 5.449 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.727    -0.632    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.176 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.507     0.332    box_x_reg_reg[2]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.988 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.988    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.301 r  vga_red_reg_reg[3]_i_61/O[3]
                         net (fo=1, routed)           0.478     1.779    vga_red_reg_reg[3]_i_61_n_4
    SLICE_X38Y71         LUT2 (Prop_lut2_I1_O)        0.306     2.085 r  vga_red_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     2.085    vga_red_reg[3]_i_38_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.618 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.994     3.612    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124     3.736 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.310     4.046    vga_red_reg[3]_i_6_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.170 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.500     4.670    vga_green_reg[3]_i_1_n_0
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    L16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.547     5.449    pxl_clk
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.588     6.036    
                         clock uncertainty           -0.114     5.922    
    SLICE_X39Y73         FDSE (Setup_fdse_C_S)       -0.429     5.493    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.493    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                  0.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0_1 rise@0.000ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.549    -0.512    pxl_clk
    SLICE_X32Y71         FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.116    -0.232    v_sync_reg
    SLICE_X32Y69         FDRE                                         r  v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.818    -0.745    pxl_clk
    SLICE_X32Y69         FDRE                                         r  v_sync_dly_reg_reg/C
                         clock pessimism              0.249    -0.496    
                         clock uncertainty            0.114    -0.382    
    SLICE_X32Y69         FDRE (Hold_fdre_C_D)         0.059    -0.323    v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0_1 rise@0.000ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.803%)  route 0.119ns (36.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.574    -0.487    pxl_clk
    SLICE_X38Y73         FDRE                                         r  h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  h_cntr_reg_reg[4]/Q
                         net (fo=11, routed)          0.119    -0.204    p_0_in[2]
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.045    -0.159 r  vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    vga_green_reg[2]_i_1_n_0
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.841    -0.722    pxl_clk
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.248    -0.474    
                         clock uncertainty            0.114    -0.360    
    SLICE_X39Y73         FDSE (Hold_fdse_C_D)         0.091    -0.269    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0_1 rise@0.000ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.578    -0.483    pxl_clk
    SLICE_X43Y72         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.170    -0.172    h_sync_reg
    SLICE_X43Y69         FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.848    -0.715    pxl_clk
    SLICE_X43Y69         FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.248    -0.467    
                         clock uncertainty            0.114    -0.353    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.070    -0.283    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0_1 rise@0.000ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.579    -0.482    pxl_clk
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.082    -0.259    box_y_reg_reg[6]
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.132 r  box_y_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.132    box_y_reg_reg[4]_i_1_n_4
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.847    -0.716    pxl_clk
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[7]/C
                         clock pessimism              0.234    -0.482    
                         clock uncertainty            0.114    -0.368    
    SLICE_X36Y68         FDRE (Hold_fdre_C_D)         0.105    -0.263    box_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0_1 rise@0.000ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.580    -0.481    pxl_clk
    SLICE_X36Y67         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.082    -0.258    box_y_reg_reg[2]
    SLICE_X36Y67         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.131 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.131    box_y_reg_reg[0]_i_1_n_4
    SLICE_X36Y67         FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.848    -0.715    pxl_clk
    SLICE_X36Y67         FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.234    -0.481    
                         clock uncertainty            0.114    -0.367    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.105    -0.262    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 box_y_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0_1 rise@0.000ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.579    -0.482    pxl_clk
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  box_y_reg_reg[4]/Q
                         net (fo=7, routed)           0.089    -0.252    box_y_reg_reg[4]
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.128 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.128    box_y_reg_reg[4]_i_1_n_6
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.847    -0.716    pxl_clk
    SLICE_X36Y68         FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism              0.234    -0.482    
                         clock uncertainty            0.114    -0.368    
    SLICE_X36Y68         FDRE (Hold_fdre_C_D)         0.105    -0.263    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0_1 rise@0.000ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.578    -0.483    pxl_clk
    SLICE_X36Y69         FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.089    -0.253    box_y_reg_reg[8]
    SLICE_X36Y69         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.129 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.129    box_y_reg_reg[8]_i_1_n_6
    SLICE_X36Y69         FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.846    -0.717    pxl_clk
    SLICE_X36Y69         FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism              0.234    -0.483    
                         clock uncertainty            0.114    -0.369    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.105    -0.264    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 box_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0_1 rise@0.000ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (73.995%)  route 0.094ns (26.005%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.578    -0.483    pxl_clk
    SLICE_X40Y71         FDRE                                         r  box_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  box_x_reg_reg[6]/Q
                         net (fo=7, routed)           0.094    -0.248    box_x_reg_reg[6]
    SLICE_X40Y71         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.121 r  box_x_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.121    box_x_reg_reg[4]_i_1_n_4
    SLICE_X40Y71         FDRE                                         r  box_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.846    -0.717    pxl_clk
    SLICE_X40Y71         FDRE                                         r  box_x_reg_reg[7]/C
                         clock pessimism              0.234    -0.483    
                         clock uncertainty            0.114    -0.369    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.105    -0.264    box_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0_1 rise@0.000ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (73.982%)  route 0.094ns (26.018%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.578    -0.483    pxl_clk
    SLICE_X40Y72         FDRE                                         r  box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  box_x_reg_reg[10]/Q
                         net (fo=7, routed)           0.094    -0.248    box_x_reg_reg[10]
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.121 r  box_x_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.121    box_x_reg_reg[8]_i_1_n_4
    SLICE_X40Y72         FDRE                                         r  box_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.845    -0.718    pxl_clk
    SLICE_X40Y72         FDRE                                         r  box_x_reg_reg[11]/C
                         clock pessimism              0.235    -0.483    
                         clock uncertainty            0.114    -0.369    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.105    -0.264    box_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             CLK_OUT1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clk_wiz_0_1 rise@0.000ns - CLK_OUT1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (73.982%)  route 0.094ns (26.018%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.579    -0.482    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.094    -0.247    box_x_reg_reg[2]
    SLICE_X40Y70         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.120 r  box_x_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.120    box_x_reg_reg[0]_i_1_n_4
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.847    -0.716    pxl_clk
    SLICE_X40Y70         FDRE                                         r  box_x_reg_reg[3]/C
                         clock pessimism              0.234    -0.482    
                         clock uncertainty            0.114    -0.368    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.105    -0.263    box_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.143    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_OUT1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_green_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.235ns  (logic 4.005ns (55.355%)  route 3.230ns (44.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.718    -0.641    pxl_clk
    SLICE_X37Y75         FDSE                                         r  vga_green_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDSE (Prop_fdse_C_Q)         0.456    -0.185 r  vga_green_reg_reg[1]/Q
                         net (fo=1, routed)           3.230     3.045    VGA_G_OBUF[1]
    N20                  OBUF (Prop_obuf_I_O)         3.549     6.594 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.594    VGA_G[1]
    N20                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.183ns  (logic 4.005ns (55.760%)  route 3.178ns (44.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.728    -0.631    pxl_clk
    SLICE_X43Y69         FDRE                                         r  h_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.175 r  h_sync_dly_reg_reg/Q
                         net (fo=1, routed)           3.178     3.003    VGA_HS_O_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.549     6.552 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     6.552    VGA_HS_O
    P19                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 4.005ns (56.788%)  route 3.047ns (43.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.720    -0.639    pxl_clk
    SLICE_X37Y73         FDSE                                         r  vga_blue_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDSE (Prop_fdse_C_Q)         0.456    -0.183 r  vga_blue_reg_reg[0]/Q
                         net (fo=1, routed)           3.047     2.865    VGA_B_OBUF[0]
    P20                  OBUF (Prop_obuf_I_O)         3.549     6.414 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.414    VGA_B[0]
    P20                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.782ns  (logic 4.070ns (60.019%)  route 2.711ns (39.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.648    -0.711    pxl_clk
    SLICE_X32Y69         FDRE                                         r  v_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.193 r  v_sync_dly_reg_reg/Q
                         net (fo=1, routed)           2.711     2.519    VGA_VS_O_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.552     6.071 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     6.071    VGA_VS_O
    R19                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.281ns  (logic 4.057ns (64.585%)  route 2.225ns (35.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.722    -0.637    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDSE (Prop_fdse_C_Q)         0.456    -0.181 r  vga_red_reg_reg[0]/Q
                         net (fo=1, routed)           2.225     2.044    VGA_R_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.601     5.645 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.645    VGA_R[0]
    M19                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.170ns  (logic 4.047ns (65.592%)  route 2.123ns (34.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.720    -0.639    pxl_clk
    SLICE_X36Y73         FDSE                                         r  vga_blue_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDSE (Prop_fdse_C_Q)         0.456    -0.183 r  vga_blue_reg_reg[1]/Q
                         net (fo=1, routed)           2.123     1.940    VGA_B_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.591     5.531 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.531    VGA_B[1]
    M20                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.119ns  (logic 4.022ns (65.723%)  route 2.098ns (34.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.722    -0.637    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDSE (Prop_fdse_C_Q)         0.456    -0.181 r  vga_red_reg_reg[1]/Q
                         net (fo=1, routed)           2.098     1.917    VGA_R_OBUF[1]
    L20                  OBUF (Prop_obuf_I_O)         3.566     5.483 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.483    VGA_R[1]
    L20                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.097ns  (logic 4.020ns (65.940%)  route 2.076ns (34.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.720    -0.639    pxl_clk
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDSE (Prop_fdse_C_Q)         0.456    -0.183 r  vga_green_reg_reg[2]/Q
                         net (fo=1, routed)           2.076     1.894    VGA_G_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.564     5.458 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.458    VGA_G[2]
    L19                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.036ns  (logic 3.999ns (66.253%)  route 2.037ns (33.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.722    -0.637    pxl_clk
    SLICE_X40Y73         FDSE                                         r  vga_blue_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDSE (Prop_fdse_C_Q)         0.456    -0.181 r  vga_blue_reg_reg[2]/Q
                         net (fo=1, routed)           2.037     1.856    VGA_B_OBUF[2]
    K19                  OBUF (Prop_obuf_I_O)         3.543     5.399 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.399    VGA_B[2]
    K19                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.900ns  (logic 4.002ns (67.822%)  route 1.899ns (32.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.720    -0.639    pxl_clk
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDSE (Prop_fdse_C_Q)         0.456    -0.183 r  vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           1.899     1.716    VGA_G_OBUF[3]
    J19                  OBUF (Prop_obuf_I_O)         3.546     5.262 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.262    VGA_G[3]
    J19                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_blue_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.375ns (78.098%)  route 0.386ns (21.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.573    -0.488    pxl_clk
    SLICE_X37Y74         FDSE                                         r  vga_blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDSE (Prop_fdse_C_Q)         0.141    -0.347 r  vga_blue_reg_reg[3]/Q
                         net (fo=1, routed)           0.386     0.039    VGA_B_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.234     1.273 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.273    VGA_B[3]
    J18                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.361ns (76.842%)  route 0.410ns (23.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.576    -0.485    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDSE (Prop_fdse_C_Q)         0.141    -0.344 r  vga_red_reg_reg[2]/Q
                         net (fo=1, routed)           0.410     0.066    VGA_R_OBUF[2]
    J20                  OBUF (Prop_obuf_I_O)         1.220     1.286 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.286    VGA_R[2]
    J20                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.372ns (77.374%)  route 0.401ns (22.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.574    -0.487    pxl_clk
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDSE (Prop_fdse_C_Q)         0.141    -0.346 r  vga_green_reg_reg[0]/Q
                         net (fo=1, routed)           0.401     0.055    VGA_G_OBUF[0]
    H18                  OBUF (Prop_obuf_I_O)         1.231     1.286 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.286    VGA_G[0]
    H18                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.362ns (75.769%)  route 0.436ns (24.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.576    -0.485    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDSE (Prop_fdse_C_Q)         0.141    -0.344 r  vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           0.436     0.092    VGA_R_OBUF[3]
    G20                  OBUF (Prop_obuf_I_O)         1.221     1.313 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.313    VGA_R[3]
    G20                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.387ns (75.444%)  route 0.452ns (24.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.574    -0.487    pxl_clk
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDSE (Prop_fdse_C_Q)         0.141    -0.346 r  vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           0.452     0.106    VGA_G_OBUF[3]
    J19                  OBUF (Prop_obuf_I_O)         1.246     1.352 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.352    VGA_G[3]
    J19                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.385ns (73.864%)  route 0.490ns (26.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.576    -0.485    pxl_clk
    SLICE_X40Y73         FDSE                                         r  vga_blue_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDSE (Prop_fdse_C_Q)         0.141    -0.344 r  vga_blue_reg_reg[2]/Q
                         net (fo=1, routed)           0.490     0.146    VGA_B_OBUF[2]
    K19                  OBUF (Prop_obuf_I_O)         1.244     1.390 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.390    VGA_B[2]
    K19                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.406ns (72.826%)  route 0.524ns (27.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.574    -0.487    pxl_clk
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDSE (Prop_fdse_C_Q)         0.141    -0.346 r  vga_green_reg_reg[2]/Q
                         net (fo=1, routed)           0.524     0.179    VGA_G_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         1.265     1.443 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.443    VGA_G[2]
    L19                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.407ns (72.774%)  route 0.527ns (27.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.576    -0.485    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDSE (Prop_fdse_C_Q)         0.141    -0.344 r  vga_red_reg_reg[1]/Q
                         net (fo=1, routed)           0.527     0.183    VGA_R_OBUF[1]
    L20                  OBUF (Prop_obuf_I_O)         1.266     1.449 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.449    VGA_R[1]
    L20                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.432ns (72.477%)  route 0.544ns (27.523%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.574    -0.487    pxl_clk
    SLICE_X36Y73         FDSE                                         r  vga_blue_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDSE (Prop_fdse_C_Q)         0.141    -0.346 r  vga_blue_reg_reg[1]/Q
                         net (fo=1, routed)           0.544     0.198    VGA_B_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         1.291     1.489 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.489    VGA_B[1]
    M20                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.442ns (71.436%)  route 0.577ns (28.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.576    -0.485    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDSE (Prop_fdse_C_Q)         0.141    -0.344 r  vga_red_reg_reg[0]/Q
                         net (fo=1, routed)           0.577     0.233    VGA_R_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         1.301     1.534 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.534    VGA_R[0]
    M19                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_OUT1_clk_wiz_0_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_green_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.235ns  (logic 4.005ns (55.355%)  route 3.230ns (44.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.718    -0.641    pxl_clk
    SLICE_X37Y75         FDSE                                         r  vga_green_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDSE (Prop_fdse_C_Q)         0.456    -0.185 r  vga_green_reg_reg[1]/Q
                         net (fo=1, routed)           3.230     3.045    VGA_G_OBUF[1]
    N20                  OBUF (Prop_obuf_I_O)         3.549     6.594 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.594    VGA_G[1]
    N20                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.183ns  (logic 4.005ns (55.760%)  route 3.178ns (44.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.728    -0.631    pxl_clk
    SLICE_X43Y69         FDRE                                         r  h_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.175 r  h_sync_dly_reg_reg/Q
                         net (fo=1, routed)           3.178     3.003    VGA_HS_O_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.549     6.552 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     6.552    VGA_HS_O
    P19                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 4.005ns (56.788%)  route 3.047ns (43.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.720    -0.639    pxl_clk
    SLICE_X37Y73         FDSE                                         r  vga_blue_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDSE (Prop_fdse_C_Q)         0.456    -0.183 r  vga_blue_reg_reg[0]/Q
                         net (fo=1, routed)           3.047     2.865    VGA_B_OBUF[0]
    P20                  OBUF (Prop_obuf_I_O)         3.549     6.414 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.414    VGA_B[0]
    P20                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_sync_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.782ns  (logic 4.070ns (60.019%)  route 2.711ns (39.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.648    -0.711    pxl_clk
    SLICE_X32Y69         FDRE                                         r  v_sync_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.193 r  v_sync_dly_reg_reg/Q
                         net (fo=1, routed)           2.711     2.519    VGA_VS_O_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.552     6.071 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     6.071    VGA_VS_O
    R19                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.281ns  (logic 4.057ns (64.585%)  route 2.225ns (35.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.722    -0.637    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDSE (Prop_fdse_C_Q)         0.456    -0.181 r  vga_red_reg_reg[0]/Q
                         net (fo=1, routed)           2.225     2.044    VGA_R_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.601     5.645 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.645    VGA_R[0]
    M19                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.170ns  (logic 4.047ns (65.592%)  route 2.123ns (34.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.720    -0.639    pxl_clk
    SLICE_X36Y73         FDSE                                         r  vga_blue_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDSE (Prop_fdse_C_Q)         0.456    -0.183 r  vga_blue_reg_reg[1]/Q
                         net (fo=1, routed)           2.123     1.940    VGA_B_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.591     5.531 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.531    VGA_B[1]
    M20                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.119ns  (logic 4.022ns (65.723%)  route 2.098ns (34.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.722    -0.637    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDSE (Prop_fdse_C_Q)         0.456    -0.181 r  vga_red_reg_reg[1]/Q
                         net (fo=1, routed)           2.098     1.917    VGA_R_OBUF[1]
    L20                  OBUF (Prop_obuf_I_O)         3.566     5.483 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.483    VGA_R[1]
    L20                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.097ns  (logic 4.020ns (65.940%)  route 2.076ns (34.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.720    -0.639    pxl_clk
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDSE (Prop_fdse_C_Q)         0.456    -0.183 r  vga_green_reg_reg[2]/Q
                         net (fo=1, routed)           2.076     1.894    VGA_G_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.564     5.458 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.458    VGA_G[2]
    L19                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.036ns  (logic 3.999ns (66.253%)  route 2.037ns (33.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.722    -0.637    pxl_clk
    SLICE_X40Y73         FDSE                                         r  vga_blue_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDSE (Prop_fdse_C_Q)         0.456    -0.181 r  vga_blue_reg_reg[2]/Q
                         net (fo=1, routed)           2.037     1.856    VGA_B_OBUF[2]
    K19                  OBUF (Prop_obuf_I_O)         3.543     5.399 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.399    VGA_B[2]
    K19                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.900ns  (logic 4.002ns (67.822%)  route 1.899ns (32.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          1.720    -0.639    pxl_clk
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDSE (Prop_fdse_C_Q)         0.456    -0.183 r  vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           1.899     1.716    VGA_G_OBUF[3]
    J19                  OBUF (Prop_obuf_I_O)         3.546     5.262 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.262    VGA_G[3]
    J19                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_blue_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.375ns (78.098%)  route 0.386ns (21.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.573    -0.488    pxl_clk
    SLICE_X37Y74         FDSE                                         r  vga_blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDSE (Prop_fdse_C_Q)         0.141    -0.347 r  vga_blue_reg_reg[3]/Q
                         net (fo=1, routed)           0.386     0.039    VGA_B_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.234     1.273 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.273    VGA_B[3]
    J18                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.361ns (76.842%)  route 0.410ns (23.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.576    -0.485    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDSE (Prop_fdse_C_Q)         0.141    -0.344 r  vga_red_reg_reg[2]/Q
                         net (fo=1, routed)           0.410     0.066    VGA_R_OBUF[2]
    J20                  OBUF (Prop_obuf_I_O)         1.220     1.286 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.286    VGA_R[2]
    J20                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.372ns (77.374%)  route 0.401ns (22.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.574    -0.487    pxl_clk
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDSE (Prop_fdse_C_Q)         0.141    -0.346 r  vga_green_reg_reg[0]/Q
                         net (fo=1, routed)           0.401     0.055    VGA_G_OBUF[0]
    H18                  OBUF (Prop_obuf_I_O)         1.231     1.286 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.286    VGA_G[0]
    H18                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.362ns (75.769%)  route 0.436ns (24.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.576    -0.485    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDSE (Prop_fdse_C_Q)         0.141    -0.344 r  vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           0.436     0.092    VGA_R_OBUF[3]
    G20                  OBUF (Prop_obuf_I_O)         1.221     1.313 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.313    VGA_R[3]
    G20                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.387ns (75.444%)  route 0.452ns (24.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.574    -0.487    pxl_clk
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDSE (Prop_fdse_C_Q)         0.141    -0.346 r  vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           0.452     0.106    VGA_G_OBUF[3]
    J19                  OBUF (Prop_obuf_I_O)         1.246     1.352 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.352    VGA_G[3]
    J19                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.385ns (73.864%)  route 0.490ns (26.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.576    -0.485    pxl_clk
    SLICE_X40Y73         FDSE                                         r  vga_blue_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDSE (Prop_fdse_C_Q)         0.141    -0.344 r  vga_blue_reg_reg[2]/Q
                         net (fo=1, routed)           0.490     0.146    VGA_B_OBUF[2]
    K19                  OBUF (Prop_obuf_I_O)         1.244     1.390 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.390    VGA_B[2]
    K19                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.406ns (72.826%)  route 0.524ns (27.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.574    -0.487    pxl_clk
    SLICE_X39Y73         FDSE                                         r  vga_green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDSE (Prop_fdse_C_Q)         0.141    -0.346 r  vga_green_reg_reg[2]/Q
                         net (fo=1, routed)           0.524     0.179    VGA_G_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         1.265     1.443 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.443    VGA_G[2]
    L19                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.407ns (72.774%)  route 0.527ns (27.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.576    -0.485    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDSE (Prop_fdse_C_Q)         0.141    -0.344 r  vga_red_reg_reg[1]/Q
                         net (fo=1, routed)           0.527     0.183    VGA_R_OBUF[1]
    L20                  OBUF (Prop_obuf_I_O)         1.266     1.449 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.449    VGA_R[1]
    L20                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.432ns (72.477%)  route 0.544ns (27.523%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.574    -0.487    pxl_clk
    SLICE_X36Y73         FDSE                                         r  vga_blue_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDSE (Prop_fdse_C_Q)         0.141    -0.346 r  vga_blue_reg_reg[1]/Q
                         net (fo=1, routed)           0.544     0.198    VGA_B_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         1.291     1.489 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.489    VGA_B[1]
    M20                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.442ns (71.436%)  route 0.577ns (28.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clk_div_inst/inst/CLK_IN1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_div_inst/inst/CLK_OUT1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=86, routed)          0.576    -0.485    pxl_clk
    SLICE_X41Y73         FDSE                                         r  vga_red_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDSE (Prop_fdse_C_Q)         0.141    -0.344 r  vga_red_reg_reg[0]/Q
                         net (fo=1, routed)           0.577     0.233    VGA_R_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         1.301     1.534 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.534    VGA_R[0]
    M19                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    L16                                               0.000    20.000 f  CLK_I (IN)
                         net (fo=0)                   0.000    20.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    15.780 f  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760    17.540    clk_div_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.641 f  clk_div_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.663    19.304    clk_div_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/CLK_IN1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.358    clk_div_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    L16                                               0.000    20.000 f  CLK_I (IN)
                         net (fo=0)                   0.000    20.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.776    clk_div_inst/inst/CLK_IN1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    15.780 f  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760    17.540    clk_div_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.641 f  clk_div_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.663    19.304    clk_div_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/CLK_IN1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_div_inst/inst/CLK_IN1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.522 r  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.923    clk_div_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_div_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.358    clk_div_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





