{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615421931848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615421931860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 10 18:18:51 2021 " "Processing started: Wed Mar 10 18:18:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615421931860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615421931860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615421931860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615421932803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615421932803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Found design unit 1: top-rtl" {  } { { "top.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaFinal/pruebas\{/top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615421948033 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaFinal/pruebas\{/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615421948033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615421948033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c13_dec7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c13_dec7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C13_Dec7Seg-rtl " "Found design unit 1: C13_Dec7Seg-rtl" {  } { { "C13_Dec7Seg.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaFinal/pruebas\{/C13_Dec7Seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615421948037 ""} { "Info" "ISGN_ENTITY_NAME" "1 C13_Dec7Seg " "Found entity 1: C13_Dec7Seg" {  } { { "C13_Dec7Seg.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaFinal/pruebas\{/C13_Dec7Seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615421948037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615421948037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c12_dec7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c12_dec7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C12_Dec7Seg-rtl " "Found design unit 1: C12_Dec7Seg-rtl" {  } { { "C12_Dec7Seg.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaFinal/pruebas\{/C12_Dec7Seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615421948040 ""} { "Info" "ISGN_ENTITY_NAME" "1 C12_Dec7Seg " "Found entity 1: C12_Dec7Seg" {  } { { "C12_Dec7Seg.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaFinal/pruebas\{/C12_Dec7Seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615421948040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615421948040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c11_reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c11_reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C11_Reg8-rtl " "Found design unit 1: C11_Reg8-rtl" {  } { { "C11_Reg8.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaFinal/pruebas\{/C11_Reg8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615421948044 ""} { "Info" "ISGN_ENTITY_NAME" "1 C11_Reg8 " "Found entity 1: C11_Reg8" {  } { { "C11_Reg8.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaFinal/pruebas\{/C11_Reg8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615421948044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615421948044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c15_clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c15_clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C15_ClkDiv-a " "Found design unit 1: C15_ClkDiv-a" {  } { { "C15_ClkDiv.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaFinal/pruebas\{/C15_ClkDiv.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615421948047 ""} { "Info" "ISGN_ENTITY_NAME" "1 C15_ClkDiv " "Found entity 1: C15_ClkDiv" {  } { { "C15_ClkDiv.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaFinal/pruebas\{/C15_ClkDiv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615421948047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615421948047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c16_dispoff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c16_dispoff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C16_DispOff-rtl " "Found design unit 1: C16_DispOff-rtl" {  } { { "C16_DispOff.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaFinal/pruebas\{/C16_DispOff.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615421948049 ""} { "Info" "ISGN_ENTITY_NAME" "1 C16_DispOff " "Found entity 1: C16_DispOff" {  } { { "C16_DispOff.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaFinal/pruebas\{/C16_DispOff.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615421948049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615421948049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615421948106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C11_Reg8 C11_Reg8:C11 " "Elaborating entity \"C11_Reg8\" for hierarchy \"C11_Reg8:C11\"" {  } { { "top.vhd" "C11" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaFinal/pruebas\{/top.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615421948108 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clk C11_Reg8.vhd(23) " "VHDL Process Statement warning at C11_Reg8.vhd(23): signal \"Clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C11_Reg8.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaFinal/pruebas\{/C11_Reg8.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615421948110 "|top|C11_Reg8:C11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C12_Dec7Seg C12_Dec7Seg:C12 " "Elaborating entity \"C12_Dec7Seg\" for hierarchy \"C12_Dec7Seg:C12\"" {  } { { "top.vhd" "C12" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaFinal/pruebas\{/top.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615421948111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C13_Dec7Seg C13_Dec7Seg:C13 " "Elaborating entity \"C13_Dec7Seg\" for hierarchy \"C13_Dec7Seg:C13\"" {  } { { "top.vhd" "C13" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaFinal/pruebas\{/top.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615421948113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C15_ClkDiv C15_ClkDiv:C15 " "Elaborating entity \"C15_ClkDiv\" for hierarchy \"C15_ClkDiv:C15\"" {  } { { "top.vhd" "C15" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaFinal/pruebas\{/top.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615421948115 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615421948828 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615421949366 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615421949366 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615421949420 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615421949420 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615421949420 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615421949420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615421949443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 10 18:19:09 2021 " "Processing ended: Wed Mar 10 18:19:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615421949443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615421949443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615421949443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615421949443 ""}
