
*** Running vivado
    with args -log iq_demod_only_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source iq_demod_only_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source iq_demod_only_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_ad9767_0_0/iq_demod_only_wrapper_ad9767_0_0.dcp' for cell 'ad9767_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_0_0/iq_demod_only_wrapper_add_const_0_0.dcp' for cell 'adc1_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_cordicAtan_0_0/iq_demod_only_wrapper_cordicAtan_0_0.dcp' for cell 'cordicAtan_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_2_0/iq_demod_only_wrapper_add_const_2_0.dcp' for cell 'dds_ampl'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_0_0/iq_demod_only_wrapper_nco_counter_0_0.dcp' for cell 'dds_nco'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_3_0/iq_demod_only_wrapper_add_const_3_0.dcp' for cell 'dds_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_mixer_sin_0_0/iq_demod_only_wrapper_mixer_sin_0_0.dcp' for cell 'demod_mixer'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_1_0/iq_demod_only_wrapper_nco_counter_1_0.dcp' for cell 'demod_nco'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0/iq_demod_only_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0.dcp' for cell 'fir16RealbitsOneInTwoMult_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_ltc2145_0_0/iq_demod_only_wrapper_ltc2145_0_0.dcp' for cell 'ltc2145_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_proc_sys_reset_0_0/iq_demod_only_wrapper_proc_sys_reset_0_0.dcp' for cell 'proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_processing_system7_0_0/iq_demod_only_wrapper_processing_system7_0_0.dcp' for cell 'processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_redpitaya_adc_dac_clk_0_0/iq_demod_only_wrapper_redpitaya_adc_dac_clk_0_0.dcp' for cell 'redpitaya_adc_dac_clk_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_twoInMult_0_0/iq_demod_only_wrapper_twoInMult_0_0.dcp' for cell 'twoInMult_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_xlconstant_0_0/iq_demod_only_wrapper_xlconstant_0_0.dcp' for cell 'xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_xlslice_0_0/iq_demod_only_wrapper_xlslice_0_0.dcp' for cell 'xlslice_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_xlslice_0_1/iq_demod_only_wrapper_xlslice_0_1.dcp' for cell 'xlslice_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_xbar_0/iq_demod_only_wrapper_xbar_0.dcp' for cell 'ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_auto_pc_0/iq_demod_only_wrapper_auto_pc_0.dcp' for cell 'ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1772 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_0_0/add_const_ooc.xdc] for cell 'adc1_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_0_0/add_const_ooc.xdc] for cell 'adc1_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_2_0/add_const_ooc.xdc] for cell 'dds_ampl/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_2_0/add_const_ooc.xdc] for cell 'dds_ampl/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_3_0/add_const_ooc.xdc] for cell 'dds_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_3_0/add_const_ooc.xdc] for cell 'dds_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_0_0/nco_counter_ooc.xdc] for cell 'dds_nco/U0'
WARNING: [Vivado 12-508] No pins matched 'nco_inst1/cpt_off2_s_reg[*]/D'. [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_0_0/nco_counter_ooc.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins {nco_inst1/cpt_off2_s_reg[*]/D}]'. [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_0_0/nco_counter_ooc.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_0_0/nco_counter_ooc.xdc] for cell 'dds_nco/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_1_0/nco_counter_ooc.xdc] for cell 'demod_nco/U0'
WARNING: [Vivado 12-508] No pins matched 'nco_inst1/cpt_off2_s_reg[*]/D'. [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_1_0/nco_counter_ooc.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins {nco_inst1/cpt_off2_s_reg[*]/D}]'. [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_1_0/nco_counter_ooc.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_1_0/nco_counter_ooc.xdc] for cell 'demod_nco/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_proc_sys_reset_0_0/iq_demod_only_wrapper_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_proc_sys_reset_0_0/iq_demod_only_wrapper_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_proc_sys_reset_0_0/iq_demod_only_wrapper_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_proc_sys_reset_0_0/iq_demod_only_wrapper_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_processing_system7_0_0/iq_demod_only_wrapper_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_processing_system7_0_0/iq_demod_only_wrapper_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc] for cell 'redpitaya_adc_dac_clk_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc:9]
INFO: [Timing 38-2] Deriving generated clocks [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc:9]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1864.934 ; gain = 497.508 ; free physical = 172 ; free virtual = 12539
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc] for cell 'redpitaya_adc_dac_clk_0/inst'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_0_0/iq_demod_only_wrapper_add_const_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_2_0/iq_demod_only_wrapper_add_const_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_add_const_3_0/iq_demod_only_wrapper_add_const_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_0_0/iq_demod_only_wrapper_nco_counter_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_nco_counter_1_0/iq_demod_only_wrapper_nco_counter_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_proc_sys_reset_0_0/iq_demod_only_wrapper_proc_sys_reset_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_processing_system7_0_0/iq_demod_only_wrapper_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_xbar_0/iq_demod_only_wrapper_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_redpitaya_adc_dac_clk_0_0/iq_demod_only_wrapper_redpitaya_adc_dac_clk_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/ip/iq_demod_only_wrapper_auto_pc_0/iq_demod_only_wrapper_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1864.934 ; gain = 853.867 ; free physical = 210 ; free virtual = 12538
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1896.949 ; gain = 32.016 ; free physical = 209 ; free virtual = 12537
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 10c78e13f

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 81 inverter(s) to 81 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 113b53223

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1903.949 ; gain = 0.000 ; free physical = 197 ; free virtual = 12526

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 1438 cells.
Phase 2 Constant propagation | Checksum: 13d70696e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1903.949 ; gain = 0.000 ; free physical = 193 ; free virtual = 12523

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 9131 unconnected nets.
INFO: [Opt 31-11] Eliminated 3689 unconnected cells.
Phase 3 Sweep | Checksum: 1775ab595

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1903.949 ; gain = 0.000 ; free physical = 193 ; free virtual = 12523

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 2112caedb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1903.949 ; gain = 0.000 ; free physical = 193 ; free virtual = 12522

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1903.949 ; gain = 0.000 ; free physical = 193 ; free virtual = 12522
Ending Logic Optimization Task | Checksum: 2112caedb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1903.949 ; gain = 0.000 ; free physical = 193 ; free virtual = 12522

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 17ffeee27

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 136 ; free virtual = 12392
Ending Power Optimization Task | Checksum: 17ffeee27

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2136.023 ; gain = 232.074 ; free physical = 135 ; free virtual = 12392
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 2136.023 ; gain = 271.090 ; free physical = 135 ; free virtual = 12392
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 133 ; free virtual = 12392
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.runs/impl_1/iq_demod_only_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 131 ; free virtual = 12391
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.runs/impl_1/iq_demod_only_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 226 ; free virtual = 12424
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 182 ; free virtual = 12396
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 181 ; free virtual = 12396

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 93dbdad6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 177 ; free virtual = 12395

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 93c605d7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 136 ; free virtual = 12370

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 93c605d7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 136 ; free virtual = 12370
Phase 1 Placer Initialization | Checksum: 93c605d7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 136 ; free virtual = 12370

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11020ece3

Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 145 ; free virtual = 12372

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11020ece3

Time (s): cpu = 00:01:17 ; elapsed = 00:00:38 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 145 ; free virtual = 12372

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f58a128a

Time (s): cpu = 00:01:28 ; elapsed = 00:00:44 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 166 ; free virtual = 12376

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13c1b8496

Time (s): cpu = 00:01:29 ; elapsed = 00:00:44 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 153 ; free virtual = 12375

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 174c25c0e

Time (s): cpu = 00:01:29 ; elapsed = 00:00:45 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 153 ; free virtual = 12375

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: d99684c0

Time (s): cpu = 00:01:32 ; elapsed = 00:00:46 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 152 ; free virtual = 12375

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17d0f042e

Time (s): cpu = 00:01:39 ; elapsed = 00:00:52 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 164 ; free virtual = 12375

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 10fc9cbaa

Time (s): cpu = 00:01:40 ; elapsed = 00:00:53 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 163 ; free virtual = 12375

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 10fc9cbaa

Time (s): cpu = 00:01:40 ; elapsed = 00:00:53 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 163 ; free virtual = 12375
Phase 3 Detail Placement | Checksum: 10fc9cbaa

Time (s): cpu = 00:01:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 164 ; free virtual = 12375

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.636. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11755d338

Time (s): cpu = 00:01:59 ; elapsed = 00:01:01 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 151 ; free virtual = 12377
Phase 4.1 Post Commit Optimization | Checksum: 11755d338

Time (s): cpu = 00:01:59 ; elapsed = 00:01:02 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 150 ; free virtual = 12376

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11755d338

Time (s): cpu = 00:02:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 150 ; free virtual = 12376

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11755d338

Time (s): cpu = 00:02:00 ; elapsed = 00:01:03 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 164 ; free virtual = 12376

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1ddb7f5ce

Time (s): cpu = 00:02:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 164 ; free virtual = 12376
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ddb7f5ce

Time (s): cpu = 00:02:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 164 ; free virtual = 12376
Ending Placer Task | Checksum: 10dc0a064

Time (s): cpu = 00:02:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 164 ; free virtual = 12376
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:15 ; elapsed = 00:01:10 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 162 ; free virtual = 12376
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 138 ; free virtual = 12375
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.runs/impl_1/iq_demod_only_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 157 ; free virtual = 12375
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 157 ; free virtual = 12375
report_utilization: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 156 ; free virtual = 12375
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 156 ; free virtual = 12375
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 16e9f225 ConstDB: 0 ShapeSum: f6d6ae3f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e657ec13

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 142 ; free virtual = 12340

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e657ec13

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 141 ; free virtual = 12340

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e657ec13

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 140 ; free virtual = 12340

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e657ec13

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 140 ; free virtual = 12340
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 104cfb7ef

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 137 ; free virtual = 12317
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.233  | TNS=0.000  | WHS=-1.250 | THS=-3122.611|

Phase 2 Router Initialization | Checksum: d06a5768

Time (s): cpu = 00:00:54 ; elapsed = 00:00:26 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 140 ; free virtual = 12295

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d122a522

Time (s): cpu = 00:14:11 ; elapsed = 00:03:57 . Memory (MB): peak = 2136.023 ; gain = 0.000 ; free physical = 236 ; free virtual = 12253

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 619
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 153661104

Time (s): cpu = 00:19:42 ; elapsed = 00:05:34 . Memory (MB): peak = 2141.621 ; gain = 5.598 ; free physical = 239 ; free virtual = 12236
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.175 | TNS=-274.128| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1552c15eb

Time (s): cpu = 00:19:43 ; elapsed = 00:05:35 . Memory (MB): peak = 2141.621 ; gain = 5.598 ; free physical = 239 ; free virtual = 12236

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1e60f7720

Time (s): cpu = 00:19:44 ; elapsed = 00:05:36 . Memory (MB): peak = 2141.621 ; gain = 5.598 ; free physical = 239 ; free virtual = 12236
Phase 4.1.2 GlobIterForTiming | Checksum: 10fa71f36

Time (s): cpu = 00:22:04 ; elapsed = 00:06:14 . Memory (MB): peak = 2145.621 ; gain = 9.598 ; free physical = 240 ; free virtual = 12233
Phase 4.1 Global Iteration 0 | Checksum: 10fa71f36

Time (s): cpu = 00:22:04 ; elapsed = 00:06:14 . Memory (MB): peak = 2145.621 ; gain = 9.598 ; free physical = 240 ; free virtual = 12233

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 113237b47

Time (s): cpu = 00:30:01 ; elapsed = 00:09:07 . Memory (MB): peak = 2152.621 ; gain = 16.598 ; free physical = 388 ; free virtual = 11400
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.098 | TNS=-282.305| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 1f989db83

Time (s): cpu = 00:30:03 ; elapsed = 00:09:08 . Memory (MB): peak = 2152.621 ; gain = 16.598 ; free physical = 387 ; free virtual = 11399

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 1be4683e5

Time (s): cpu = 00:30:04 ; elapsed = 00:09:09 . Memory (MB): peak = 2152.621 ; gain = 16.598 ; free physical = 387 ; free virtual = 11399
Phase 4.2.2 GlobIterForTiming | Checksum: bae05efa

Time (s): cpu = 00:35:41 ; elapsed = 00:10:50 . Memory (MB): peak = 2164.621 ; gain = 28.598 ; free physical = 417 ; free virtual = 11411
Phase 4.2 Global Iteration 1 | Checksum: bae05efa

Time (s): cpu = 00:35:41 ; elapsed = 00:10:50 . Memory (MB): peak = 2164.621 ; gain = 28.598 ; free physical = 417 ; free virtual = 11411

Phase 4.3 Global Iteration 2
Phase 4.3 Global Iteration 2 | Checksum: 16b7c97a1

Time (s): cpu = 00:39:22 ; elapsed = 00:11:59 . Memory (MB): peak = 2164.621 ; gain = 28.598 ; free physical = 397 ; free virtual = 11386
Phase 4 Rip-up And Reroute | Checksum: 16b7c97a1

Time (s): cpu = 00:39:22 ; elapsed = 00:11:59 . Memory (MB): peak = 2164.621 ; gain = 28.598 ; free physical = 398 ; free virtual = 11386

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16e93f7c3

Time (s): cpu = 00:39:25 ; elapsed = 00:12:00 . Memory (MB): peak = 2164.621 ; gain = 28.598 ; free physical = 393 ; free virtual = 11381
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.098 | TNS=-282.305| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 12b2f0f5e

Time (s): cpu = 00:39:26 ; elapsed = 00:12:00 . Memory (MB): peak = 2164.621 ; gain = 28.598 ; free physical = 393 ; free virtual = 11382

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12b2f0f5e

Time (s): cpu = 00:39:26 ; elapsed = 00:12:00 . Memory (MB): peak = 2164.621 ; gain = 28.598 ; free physical = 393 ; free virtual = 11382
Phase 5 Delay and Skew Optimization | Checksum: 12b2f0f5e

Time (s): cpu = 00:39:26 ; elapsed = 00:12:00 . Memory (MB): peak = 2164.621 ; gain = 28.598 ; free physical = 393 ; free virtual = 11382

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ed9976af

Time (s): cpu = 00:39:30 ; elapsed = 00:12:03 . Memory (MB): peak = 2164.621 ; gain = 28.598 ; free physical = 377 ; free virtual = 11379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.098 | TNS=-278.408| WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15d916220

Time (s): cpu = 00:39:30 ; elapsed = 00:12:03 . Memory (MB): peak = 2164.621 ; gain = 28.598 ; free physical = 375 ; free virtual = 11378
Phase 6 Post Hold Fix | Checksum: 15d916220

Time (s): cpu = 00:39:31 ; elapsed = 00:12:03 . Memory (MB): peak = 2164.621 ; gain = 28.598 ; free physical = 371 ; free virtual = 11374

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.7082 %
  Global Horizontal Routing Utilization  = 20.3899 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 73.8739%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
Phase 7 Route finalize | Checksum: 11f121413

Time (s): cpu = 00:39:31 ; elapsed = 00:12:03 . Memory (MB): peak = 2164.621 ; gain = 28.598 ; free physical = 369 ; free virtual = 11373

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11f121413

Time (s): cpu = 00:39:31 ; elapsed = 00:12:03 . Memory (MB): peak = 2164.621 ; gain = 28.598 ; free physical = 360 ; free virtual = 11365

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 7e206267

Time (s): cpu = 00:39:34 ; elapsed = 00:12:06 . Memory (MB): peak = 2164.621 ; gain = 28.598 ; free physical = 395 ; free virtual = 11384

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.098 | TNS=-278.408| WHS=0.018  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 7e206267

Time (s): cpu = 00:39:34 ; elapsed = 00:12:06 . Memory (MB): peak = 2164.621 ; gain = 28.598 ; free physical = 363 ; free virtual = 11364
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:39:38 ; elapsed = 00:12:07 . Memory (MB): peak = 2164.621 ; gain = 28.598 ; free physical = 361 ; free virtual = 11362

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:39:49 ; elapsed = 00:12:13 . Memory (MB): peak = 2164.824 ; gain = 28.801 ; free physical = 361 ; free virtual = 11362
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2172.625 ; gain = 0.000 ; free physical = 350 ; free virtual = 11374
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.runs/impl_1/iq_demod_only_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2172.625 ; gain = 7.801 ; free physical = 353 ; free virtual = 11355
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.runs/impl_1/iq_demod_only_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2180.629 ; gain = 8.004 ; free physical = 319 ; free virtual = 11332
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.runs/impl_1/iq_demod_only_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2180.629 ; gain = 0.000 ; free physical = 328 ; free virtual = 11332
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file iq_demod_only_wrapper_power_routed.rpt -pb iq_demod_only_wrapper_power_summary_routed.pb -rpx iq_demod_only_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
101 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.656 ; gain = 40.027 ; free physical = 299 ; free virtual = 11312
Command: write_bitstream -force -no_partial_bitfile iq_demod_only_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP demod_mixer/U0/data_i_out_s_reg input demod_mixer/U0/data_i_out_s_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP demod_mixer/U0/data_q_out_s_reg input demod_mixer/U0/data_q_out_s_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP demod_mixer/U0/data_i_out_s_reg output demod_mixer/U0/data_i_out_s_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP demod_mixer/U0/data_q_out_s_reg output demod_mixer/U0/data_q_out_s_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP twoInMult_0/U0/data_s_reg output twoInMult_0/U0/data_s_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[10].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[10].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[11].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[11].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[13].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[13].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[14].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[14].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[15].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[15].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[16].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[16].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[18].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[18].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[19].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[19].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[20].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[20].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[22].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[22].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[23].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[23].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[24].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[24].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[27].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[27].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[28].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[28].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[29].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[29].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[30].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[30].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[31].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[31].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[32].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[32].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[33].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[33].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[35].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[35].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[36].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[36].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[37].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[37].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[38].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[38].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[39].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[39].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[40].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[40].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[41].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[41].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[42].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[42].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[43].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[43].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[44].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[44].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[45].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[45].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[46].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[46].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[49].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[49].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[50].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[50].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[51].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[51].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[52].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[52].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[53].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[53].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[54].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[54].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[5].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[5].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[9].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst multiplier stage fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[9].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 60 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./iq_demod_only_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jan 31 08:31:30 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 64 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 2536.496 ; gain = 315.840 ; free physical = 159 ; free virtual = 11003
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file iq_demod_only_wrapper.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Jan 31 08:31:30 2018...
