{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656598356787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656598356787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 22:12:36 2022 " "Processing started: Thu Jun 30 22:12:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656598356787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656598356787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAX7000CPU-GEN2-5-ALC -c ALC " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAX7000CPU-GEN2-5-ALC -c ALC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656598356787 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1656598357026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl-files/ualu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file hdl-files/ualu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uALU-uALU_arch " "Found design unit 1: uALU-uALU_arch" {  } { { "HDL-Files/uALU.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/uALU.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656598357296 ""} { "Info" "ISGN_ENTITY_NAME" "1 uALU " "Found entity 1: uALU" {  } { { "HDL-Files/uALU.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/uALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656598357296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656598357296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl-files/alu.verilog 6 6 " "Found 6 design units, including 6 entities, in source file hdl-files/alu.verilog" { { "Info" "ISGN_ENTITY_NAME" "1 Circuit74181b " "Found entity 1: Circuit74181b" {  } { { "HDL-Files/ALU.verilog" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALU.verilog" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656598357298 ""} { "Info" "ISGN_ENTITY_NAME" "2 TopLevel74181b " "Found entity 2: TopLevel74181b" {  } { { "HDL-Files/ALU.verilog" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALU.verilog" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656598357298 ""} { "Info" "ISGN_ENTITY_NAME" "3 Emodule " "Found entity 3: Emodule" {  } { { "HDL-Files/ALU.verilog" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALU.verilog" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656598357298 ""} { "Info" "ISGN_ENTITY_NAME" "4 Dmodule " "Found entity 4: Dmodule" {  } { { "HDL-Files/ALU.verilog" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALU.verilog" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656598357298 ""} { "Info" "ISGN_ENTITY_NAME" "5 CLAmodule " "Found entity 5: CLAmodule" {  } { { "HDL-Files/ALU.verilog" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALU.verilog" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656598357298 ""} { "Info" "ISGN_ENTITY_NAME" "6 Summodule " "Found entity 6: Summodule" {  } { { "HDL-Files/ALU.verilog" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALU.verilog" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656598357298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656598357298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl-files/logic.vhdl 4 2 " "Found 4 design units, including 2 entities, in source file hdl-files/logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexHex_Bus_Driver-HexHex_Bus_Driver_beh " "Found design unit 1: HexHex_Bus_Driver-HexHex_Bus_Driver_beh" {  } { { "HDL-Files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/logic.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656598357300 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 D_flip_flop-DFF_arch " "Found design unit 2: D_flip_flop-DFF_arch" {  } { { "HDL-Files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/logic.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656598357300 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexHex_Bus_Driver " "Found entity 1: HexHex_Bus_Driver" {  } { { "HDL-Files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/logic.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656598357300 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_flip_flop " "Found entity 2: D_flip_flop" {  } { { "HDL-Files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/logic.vhdl" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656598357300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656598357300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl-files/alc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file hdl-files/alc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALC-Hardware " "Found design unit 1: ALC-Hardware" {  } { { "HDL-Files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALC.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656598357301 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALC " "Found entity 1: ALC" {  } { { "HDL-Files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALC.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656598357301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656598357301 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALC " "Elaborating entity \"ALC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1656598357342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop D_flip_flop:CLKFLOP " "Elaborating entity \"D_flip_flop\" for hierarchy \"D_flip_flop:CLKFLOP\"" {  } { { "HDL-Files/ALC.vhdl" "CLKFLOP" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALC.vhdl" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656598357343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexHex_Bus_Driver HexHex_Bus_Driver:ALU_Buffer " "Elaborating entity \"HexHex_Bus_Driver\" for hierarchy \"HexHex_Bus_Driver:ALU_Buffer\"" {  } { { "HDL-Files/ALC.vhdl" "ALU_Buffer" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALC.vhdl" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656598357345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uALU uALU:mainALU " "Elaborating entity \"uALU\" for hierarchy \"uALU:mainALU\"" {  } { { "HDL-Files/ALC.vhdl" "mainALU" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALC.vhdl" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656598357347 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "uALU:mainALU\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"uALU:mainALU\|Add0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add0" { Text "c:/program files/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656598357379 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1656598357379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uALU:mainALU\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656598357403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uALU:mainALU\|lpm_add_sub:Add0 " "Instantiated megafunction \"uALU:mainALU\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656598357403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656598357403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656598357403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656598357403 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1656598357403 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uALU:mainALU\|lpm_add_sub:Add0\|addcore:adder\[2\] uALU:mainALU\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\|addcore:adder\[2\]\", which is child of megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656598357419 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uALU:mainALU\|lpm_add_sub:Add0\|addcore:adder\[2\]\|a_csnbuffer:oflow_node uALU:mainALU\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\|addcore:adder\[2\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656598357431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uALU:mainALU\|lpm_add_sub:Add0\|addcore:adder\[2\]\|a_csnbuffer:result_node uALU:mainALU\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\|addcore:adder\[2\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656598357433 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uALU:mainALU\|lpm_add_sub:Add0\|addcore:adder\[1\] uALU:mainALU\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\|addcore:adder\[1\]\", which is child of megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656598357435 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uALU:mainALU\|lpm_add_sub:Add0\|look_add:look_ahead_unit uALU:mainALU\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\|look_add:look_ahead_unit\", which is child of megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 263 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656598357454 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uALU:mainALU\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs uALU:mainALU\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656598357466 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uALU:mainALU\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs uALU:mainALU\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656598357468 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "16 " "Ignored 16 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "16 " "Ignored 16 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1656598357529 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1656598357529 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "D_flip_flop:CLKFLOP\|Q interntalCLK " "Converted the fan-out from the tri-state buffer \"D_flip_flop:CLKFLOP\|Q\" to the node \"interntalCLK\" into an OR gate" {  } { { "HDL-Files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/logic.vhdl" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656598357531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "D_flip_flop:CLKFLOP\|Qnot D_flip_flop:CLKFLOP\|Q " "Converted the fan-out from the tri-state buffer \"D_flip_flop:CLKFLOP\|Qnot\" to the node \"D_flip_flop:CLKFLOP\|Q\" into an OR gate" {  } { { "HDL-Files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/logic.vhdl" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656598357531 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1656598357531 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2CData " "No output dependent on input pin \"I2CData\"" {  } { { "HDL-Files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALC.vhdl" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656598358238 "|ALC|I2CData"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2CCLK " "No output dependent on input pin \"I2CCLK\"" {  } { { "HDL-Files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALC.vhdl" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656598358238 "|ALC|I2CCLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1656598358238 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1656598358238 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1656598358238 ""} { "Info" "ICUT_CUT_TM_MCELLS" "94 " "Implemented 94 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1656598358238 ""} { "Info" "ICUT_CUT_TM_SEXPS" "35 " "Implemented 35 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1656598358238 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1656598358238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656598358279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 22:12:38 2022 " "Processing ended: Thu Jun 30 22:12:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656598358279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656598358279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656598358279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656598358279 ""}
