#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x106a0c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x106a250 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x1054d50 .functor NOT 1, L_0x10a5550, C4<0>, C4<0>, C4<0>;
L_0x10a5330 .functor XOR 10, L_0x10a50d0, L_0x10a5290, C4<0000000000>, C4<0000000000>;
L_0x10a5440 .functor XOR 10, L_0x10a5330, L_0x10a53a0, C4<0000000000>, C4<0000000000>;
v0x10a2300_0 .net *"_ivl_10", 9 0, L_0x10a5330;  1 drivers
v0x10a2400_0 .net *"_ivl_12", 9 0, L_0x10a53a0;  1 drivers
v0x10a24e0_0 .net *"_ivl_14", 9 0, L_0x10a5440;  1 drivers
v0x10a25a0_0 .net *"_ivl_4", 9 0, L_0x10a5030;  1 drivers
v0x10a2680_0 .net *"_ivl_6", 9 0, L_0x10a50d0;  1 drivers
v0x10a27b0_0 .net *"_ivl_8", 9 0, L_0x10a5290;  1 drivers
v0x10a2890_0 .var "clk", 0 0;
v0x10a2930_0 .net "in", 3 0, v0x10a06f0_0;  1 drivers
v0x10a29d0_0 .net "out_any_dut", 3 1, L_0x10a4f40;  1 drivers
v0x10a2ab0_0 .net "out_any_ref", 3 1, L_0x1055310;  1 drivers
v0x10a2b70_0 .net "out_both_dut", 2 0, L_0x106b020;  1 drivers
v0x10a2c40_0 .net "out_both_ref", 2 0, L_0x1055040;  1 drivers
v0x10a2d10_0 .net "out_different_dut", 3 0, L_0x10a4b90;  1 drivers
v0x10a2de0_0 .net "out_different_ref", 3 0, L_0x1055560;  1 drivers
v0x10a2eb0_0 .var/2u "stats1", 287 0;
v0x10a2f70_0 .var/2u "strobe", 0 0;
v0x10a3030_0 .net "tb_match", 0 0, L_0x10a5550;  1 drivers
v0x10a3210_0 .net "tb_mismatch", 0 0, L_0x1054d50;  1 drivers
v0x10a32b0_0 .net "wavedrom_enable", 0 0, v0x10a0850_0;  1 drivers
v0x10a3380_0 .net "wavedrom_title", 511 0, v0x10a08f0_0;  1 drivers
E_0x1064040/0 .event negedge, v0x10a0630_0;
E_0x1064040/1 .event posedge, v0x10a0630_0;
E_0x1064040 .event/or E_0x1064040/0, E_0x1064040/1;
L_0x10a4f40 .part L_0x10a4910, 0, 3;
L_0x10a5030 .concat [ 4 3 3 0], L_0x1055560, L_0x1055310, L_0x1055040;
L_0x10a50d0 .concat [ 4 3 3 0], L_0x1055560, L_0x1055310, L_0x1055040;
L_0x10a5290 .concat [ 4 3 3 0], L_0x10a4b90, L_0x10a4f40, L_0x106b020;
L_0x10a53a0 .concat [ 4 3 3 0], L_0x1055560, L_0x1055310, L_0x1055040;
L_0x10a5550 .cmp/eeq 10, L_0x10a5030, L_0x10a5440;
S_0x106a3e0 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x106a250;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1055040 .functor AND 3, L_0x10a3480, L_0x10a3520, C4<111>, C4<111>;
L_0x1055310 .functor OR 3, L_0x10a36b0, L_0x10a3750, C4<000>, C4<000>;
L_0x1055560 .functor XOR 4, v0x10a06f0_0, L_0x10a3ba0, C4<0000>, C4<0000>;
v0x1054540_0 .net *"_ivl_1", 2 0, L_0x10a3480;  1 drivers
v0x1054880_0 .net *"_ivl_13", 0 0, L_0x10a3910;  1 drivers
v0x1054b50_0 .net *"_ivl_15", 2 0, L_0x10a3ac0;  1 drivers
v0x1054e60_0 .net *"_ivl_16", 3 0, L_0x10a3ba0;  1 drivers
v0x1055150_0 .net *"_ivl_3", 2 0, L_0x10a3520;  1 drivers
v0x1055420_0 .net *"_ivl_7", 2 0, L_0x10a36b0;  1 drivers
v0x1055630_0 .net *"_ivl_9", 2 0, L_0x10a3750;  1 drivers
v0x109fa00_0 .net "in", 3 0, v0x10a06f0_0;  alias, 1 drivers
v0x109fae0_0 .net "out_any", 3 1, L_0x1055310;  alias, 1 drivers
v0x109fc50_0 .net "out_both", 2 0, L_0x1055040;  alias, 1 drivers
v0x109fd30_0 .net "out_different", 3 0, L_0x1055560;  alias, 1 drivers
L_0x10a3480 .part v0x10a06f0_0, 0, 3;
L_0x10a3520 .part v0x10a06f0_0, 1, 3;
L_0x10a36b0 .part v0x10a06f0_0, 0, 3;
L_0x10a3750 .part v0x10a06f0_0, 1, 3;
L_0x10a3910 .part v0x10a06f0_0, 0, 1;
L_0x10a3ac0 .part v0x10a06f0_0, 1, 3;
L_0x10a3ba0 .concat [ 3 1 0 0], L_0x10a3ac0, L_0x10a3910;
S_0x109fe90 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x106a250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x10a0630_0 .net "clk", 0 0, v0x10a2890_0;  1 drivers
v0x10a06f0_0 .var "in", 3 0;
v0x10a07b0_0 .net "tb_match", 0 0, L_0x10a5550;  alias, 1 drivers
v0x10a0850_0 .var "wavedrom_enable", 0 0;
v0x10a08f0_0 .var "wavedrom_title", 511 0;
E_0x1063bd0 .event posedge, v0x10a0630_0;
E_0x10644c0 .event negedge, v0x10a0630_0;
S_0x10a0130 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x109fe90;
 .timescale -12 -12;
v0x10a0330_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x10a0430 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x109fe90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x10a0ac0 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x106a250;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 4 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x106b020 .functor AND 3, L_0x10a3d80, L_0x10a3e20, C4<111>, C4<111>;
L_0x1078b10 .functor OR 1, L_0x10a3fb0, L_0x10a4050, C4<0>, C4<0>;
L_0x1078b80 .functor OR 1, L_0x10a41c0, L_0x10a4260, C4<0>, C4<0>;
L_0x10a4570 .functor OR 1, L_0x10a43e0, L_0x10a4480, C4<0>, C4<0>;
L_0x10a4850 .functor OR 1, L_0x10a46b0, L_0x10a4750, C4<0>, C4<0>;
L_0x10a4b90 .functor XOR 4, v0x10a06f0_0, L_0x10a4ca0, C4<0000>, C4<0000>;
v0x10a0d30_0 .net *"_ivl_1", 2 0, L_0x10a3d80;  1 drivers
v0x10a0e10_0 .net *"_ivl_10", 0 0, L_0x1078b10;  1 drivers
v0x10a0ef0_0 .net *"_ivl_13", 0 0, L_0x10a41c0;  1 drivers
v0x10a0fe0_0 .net *"_ivl_15", 0 0, L_0x10a4260;  1 drivers
v0x10a10c0_0 .net *"_ivl_16", 0 0, L_0x1078b80;  1 drivers
v0x10a11f0_0 .net *"_ivl_19", 0 0, L_0x10a43e0;  1 drivers
v0x10a12d0_0 .net *"_ivl_21", 0 0, L_0x10a4480;  1 drivers
v0x10a13b0_0 .net *"_ivl_22", 0 0, L_0x10a4570;  1 drivers
v0x10a1490_0 .net *"_ivl_25", 0 0, L_0x10a46b0;  1 drivers
v0x10a1600_0 .net *"_ivl_27", 0 0, L_0x10a4750;  1 drivers
v0x10a16e0_0 .net *"_ivl_28", 0 0, L_0x10a4850;  1 drivers
v0x10a17c0_0 .net *"_ivl_3", 2 0, L_0x10a3e20;  1 drivers
v0x10a18a0_0 .net *"_ivl_33", 0 0, L_0x10a4af0;  1 drivers
v0x10a1980_0 .net *"_ivl_35", 2 0, L_0x10a4c00;  1 drivers
v0x10a1a60_0 .net *"_ivl_36", 3 0, L_0x10a4ca0;  1 drivers
v0x10a1b40_0 .net *"_ivl_7", 0 0, L_0x10a3fb0;  1 drivers
v0x10a1c20_0 .net *"_ivl_9", 0 0, L_0x10a4050;  1 drivers
v0x10a1d00_0 .net "in", 3 0, v0x10a06f0_0;  alias, 1 drivers
v0x10a1dc0_0 .net "out_any", 3 0, L_0x10a4910;  1 drivers
v0x10a1ea0_0 .net "out_both", 2 0, L_0x106b020;  alias, 1 drivers
v0x10a1f80_0 .net "out_different", 3 0, L_0x10a4b90;  alias, 1 drivers
L_0x10a3d80 .part v0x10a06f0_0, 0, 3;
L_0x10a3e20 .part v0x10a06f0_0, 1, 3;
L_0x10a3fb0 .part v0x10a06f0_0, 3, 1;
L_0x10a4050 .part v0x10a06f0_0, 3, 1;
L_0x10a41c0 .part v0x10a06f0_0, 2, 1;
L_0x10a4260 .part v0x10a06f0_0, 2, 1;
L_0x10a43e0 .part v0x10a06f0_0, 1, 1;
L_0x10a4480 .part v0x10a06f0_0, 1, 1;
L_0x10a46b0 .part v0x10a06f0_0, 0, 1;
L_0x10a4750 .part v0x10a06f0_0, 0, 1;
L_0x10a4910 .concat [ 1 1 1 1], L_0x10a4850, L_0x10a4570, L_0x1078b80, L_0x1078b10;
L_0x10a4af0 .part v0x10a06f0_0, 3, 1;
L_0x10a4c00 .part v0x10a06f0_0, 1, 3;
L_0x10a4ca0 .concat [ 3 1 0 0], L_0x10a4c00, L_0x10a4af0;
S_0x10a20e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x106a250;
 .timescale -12 -12;
E_0x104da20 .event anyedge, v0x10a2f70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x10a2f70_0;
    %nor/r;
    %assign/vec4 v0x10a2f70_0, 0;
    %wait E_0x104da20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x109fe90;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x10a06f0_0, 0;
    %wait E_0x10644c0;
    %wait E_0x1063bd0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x10a06f0_0, 0;
    %wait E_0x1063bd0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x10a06f0_0, 0;
    %wait E_0x1063bd0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x10a06f0_0, 0;
    %wait E_0x1063bd0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x10a06f0_0, 0;
    %wait E_0x1063bd0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x10a06f0_0, 0;
    %wait E_0x10644c0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x10a0430;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x10a06f0_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10644c0;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x10a06f0_0, 0;
    %wait E_0x1063bd0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x10a06f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x106a250;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10a2890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10a2f70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x106a250;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x10a2890_0;
    %inv;
    %store/vec4 v0x10a2890_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x106a250;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x10a0630_0, v0x10a3210_0, v0x10a2930_0, v0x10a2c40_0, v0x10a2b70_0, v0x10a2ab0_0, v0x10a29d0_0, v0x10a2de0_0, v0x10a2d10_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x106a250;
T_7 ;
    %load/vec4 v0x10a2eb0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x10a2eb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x10a2eb0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x10a2eb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x10a2eb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10a2eb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x10a2eb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x10a2eb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x10a2eb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x10a2eb0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x10a2eb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x10a2eb0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x10a2eb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x106a250;
T_8 ;
    %wait E_0x1064040;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10a2eb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10a2eb0_0, 4, 32;
    %load/vec4 v0x10a3030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x10a2eb0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10a2eb0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10a2eb0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10a2eb0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x10a2c40_0;
    %load/vec4 v0x10a2c40_0;
    %load/vec4 v0x10a2b70_0;
    %xor;
    %load/vec4 v0x10a2c40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x10a2eb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10a2eb0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x10a2eb0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10a2eb0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x10a2ab0_0;
    %load/vec4 v0x10a2ab0_0;
    %load/vec4 v0x10a29d0_0;
    %xor;
    %load/vec4 v0x10a2ab0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x10a2eb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10a2eb0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x10a2eb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10a2eb0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x10a2de0_0;
    %load/vec4 v0x10a2de0_0;
    %load/vec4 v0x10a2d10_0;
    %xor;
    %load/vec4 v0x10a2de0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x10a2eb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10a2eb0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x10a2eb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10a2eb0_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/machine/gatesv/iter0/response20/top_module.sv";
