<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/regs/icr.rs`."><title>icr.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-0ce1a80b.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="x86_vlapic" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0-nightly (60dabef95 2025-05-19)" data-channel="nightly" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../../../static.files/src-script-63605ae7.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">x86_vlapic/regs/</div>icr.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! 11.6.1 Interrupt Command Register (ICR)
<a href=#2 id=2 data-nosnippet>2</a>//! The interrupt command register (ICR) is a 64-bit1 local APIC register (see Figure 11-12)
<a href=#3 id=3 data-nosnippet>3</a>//! that allows software running on the processor to specify and send interprocessor interrupts (IPIs) to other processors in the system.
<a href=#4 id=4 data-nosnippet>4</a>
<a href=#5 id=5 data-nosnippet>5</a></span><span class="kw">use </span>tock_registers::LocalRegisterCopy;
<a href=#6 id=6 data-nosnippet>6</a><span class="kw">use </span>tock_registers::register_bitfields;
<a href=#7 id=7 data-nosnippet>7</a><span class="kw">use </span>tock_registers::registers::ReadWrite;
<a href=#8 id=8 data-nosnippet>8</a>
<a href=#9 id=9 data-nosnippet>9</a><span class="macro">register_bitfields!</span> {
<a href=#10 id=10 data-nosnippet>10</a>    u32,
<a href=#11 id=11 data-nosnippet>11</a>    <span class="kw">pub </span>INTERRUPT_COMMAND_LOW [
<a href=#12 id=12 data-nosnippet>12</a>        <span class="doccomment">/// Reserved
<a href=#13 id=13 data-nosnippet>13</a>        </span>Reserved2 OFFSET(<span class="number">20</span>) NUMBITS(<span class="number">12</span>) [],
<a href=#14 id=14 data-nosnippet>14</a>        <span class="doccomment">/// Destination Shorthand
<a href=#15 id=15 data-nosnippet>15</a>        /// Indicates whether a shorthand notation is used to specify the destination of the interrupt and, if so, which shorthand is used. Destination shorthands are used in place of the 8-bit destination field, and can be sent by software using a single write to the low doubleword of the ICR. Shorthands are defined for the following cases: software self interrupt, IPIs to all processors in the system including the sender, IPIs to all processors in the system excluding the sender.
<a href=#16 id=16 data-nosnippet>16</a>        /// - 00: (No Shorthand)
<a href=#17 id=17 data-nosnippet>17</a>        ///     The destination is specified in the destination field.
<a href=#18 id=18 data-nosnippet>18</a>        /// - 01: (Self)
<a href=#19 id=19 data-nosnippet>19</a>        ///     The issuing APIC is the one and only destination of the IPI. This destination shorthand allows software to interrupt the processor on which it is executing. An APIC implementation is free to deliver the self-interrupt message internally or to issue the message to the bus and “snoop” it as with any other IPI message.
<a href=#20 id=20 data-nosnippet>20</a>        /// - 10: (All Including Self)
<a href=#21 id=21 data-nosnippet>21</a>        ///     The IPI is sent to all processors in the system including the processor sending the IPI. The APIC will broadcast an IPI message with the destination field set to FH for Pentium and P6 family processors and to FFH for Pentium 4 and Intel Xeon processors.
<a href=#22 id=22 data-nosnippet>22</a>        /// - 11: (All Excluding Self)
<a href=#23 id=23 data-nosnippet>23</a>        ///     The IPI is sent to all processors in a system with the exception of the processor sending the IPI. The APIC broadcasts a message with the physical destination mode and destination field set to FH for Pentium and P6 family processors and to FFH for Pentium 4 and Intel Xeon processors. Support for this destination shorthand in conjunction with the lowest-priority delivery mode is model specific. For Pentium 4 and Intel Xeon processors, when this shorthand is used together with lowest priority delivery mode, the IPI may be redirected back to the issuing processor.
<a href=#24 id=24 data-nosnippet>24</a>        </span>DestinationShorthand OFFSET(<span class="number">18</span>) NUMBITS(<span class="number">2</span>) [
<a href=#25 id=25 data-nosnippet>25</a>            <span class="doccomment">/// No Shorthand
<a href=#26 id=26 data-nosnippet>26</a>            </span>NoShorthand = <span class="number">0b00</span>,
<a href=#27 id=27 data-nosnippet>27</a>            <span class="doccomment">/// Self
<a href=#28 id=28 data-nosnippet>28</a>            </span>SELF = <span class="number">0b01</span>,
<a href=#29 id=29 data-nosnippet>29</a>            <span class="doccomment">/// All Including Self
<a href=#30 id=30 data-nosnippet>30</a>            </span>AllIncludingSelf = <span class="number">0b10</span>,
<a href=#31 id=31 data-nosnippet>31</a>            <span class="doccomment">/// All Excluding Self
<a href=#32 id=32 data-nosnippet>32</a>            </span>AllExcludingSelf = <span class="number">0b11
<a href=#33 id=33 data-nosnippet>33</a>        </span>],
<a href=#34 id=34 data-nosnippet>34</a>        <span class="doccomment">/// Reserved
<a href=#35 id=35 data-nosnippet>35</a>        </span>Reserved1 OFFSET(<span class="number">16</span>) NUMBITS(<span class="number">2</span>) [],
<a href=#36 id=36 data-nosnippet>36</a>        <span class="doccomment">/// Trigger Mode
<a href=#37 id=37 data-nosnippet>37</a>        /// Selects the trigger mode when using the INIT level de-assert delivery mode:
<a href=#38 id=38 data-nosnippet>38</a>        ///     edge (0) or level (1).
<a href=#39 id=39 data-nosnippet>39</a>        /// It is ignored for all other delivery modes.
<a href=#40 id=40 data-nosnippet>40</a>        /// (This flag has no meaning in Pentium 4 and Intel Xeon processors, and will always be issued as a 0.)
<a href=#41 id=41 data-nosnippet>41</a>        </span>TriggerMode OFFSET(<span class="number">15</span>) NUMBITS(<span class="number">1</span>) [
<a href=#42 id=42 data-nosnippet>42</a>            <span class="doccomment">/// Edge
<a href=#43 id=43 data-nosnippet>43</a>            </span>Edge = <span class="number">0</span>,
<a href=#44 id=44 data-nosnippet>44</a>            <span class="doccomment">/// Level
<a href=#45 id=45 data-nosnippet>45</a>            </span>Level = <span class="number">1
<a href=#46 id=46 data-nosnippet>46</a>        </span>],
<a href=#47 id=47 data-nosnippet>47</a>        <span class="doccomment">/// Level
<a href=#48 id=48 data-nosnippet>48</a>        /// For the INIT level de-assert delivery mode this flag must be set to 0;
<a href=#49 id=49 data-nosnippet>49</a>        /// for all other delivery modes it must be set to 1.
<a href=#50 id=50 data-nosnippet>50</a>        ///  (This flag has no meaning in Pentium 4 and Intel Xeon processors, and will always be issued as a 1.)
<a href=#51 id=51 data-nosnippet>51</a>        </span>Level OFFSET(<span class="number">14</span>) NUMBITS(<span class="number">1</span>) [
<a href=#52 id=52 data-nosnippet>52</a>            <span class="doccomment">/// De-assert
<a href=#53 id=53 data-nosnippet>53</a>            </span>DeAssert = <span class="number">0</span>,
<a href=#54 id=54 data-nosnippet>54</a>            <span class="doccomment">/// Assert
<a href=#55 id=55 data-nosnippet>55</a>            </span>Assert = <span class="number">1
<a href=#56 id=56 data-nosnippet>56</a>        </span>],
<a href=#57 id=57 data-nosnippet>57</a>        <span class="doccomment">/// Reserved
<a href=#58 id=58 data-nosnippet>58</a>        </span>Reserved0 OFFSET(<span class="number">13</span>) NUMBITS(<span class="number">1</span>) [],
<a href=#59 id=59 data-nosnippet>59</a>        <span class="doccomment">/// Delivery Status (Read Only) Indicates the IPI delivery status, as follows:
<a href=#60 id=60 data-nosnippet>60</a>        /// - 0 (Idle) Indicates that this local APIC has completed sending any previous IPIs.
<a href=#61 id=61 data-nosnippet>61</a>        /// - 1 (Send Pending) Indicates that this local APIC has not completed sending the last IPI.
<a href=#62 id=62 data-nosnippet>62</a>        </span>DeliveryStatus OFFSET(<span class="number">12</span>) NUMBITS(<span class="number">1</span>) [
<a href=#63 id=63 data-nosnippet>63</a>            <span class="doccomment">/// Idle
<a href=#64 id=64 data-nosnippet>64</a>            </span>Idle = <span class="number">0</span>,
<a href=#65 id=65 data-nosnippet>65</a>            <span class="doccomment">/// Send Pending
<a href=#66 id=66 data-nosnippet>66</a>            </span>SendPending = <span class="number">1
<a href=#67 id=67 data-nosnippet>67</a>        </span>],
<a href=#68 id=68 data-nosnippet>68</a>        <span class="doccomment">/// Destination Mode Selects either physical (0) or logical (1) destination mode (see Section 11.6.2, “Determining IPI Destination”).
<a href=#69 id=69 data-nosnippet>69</a>        </span>DestinationMode OFFSET(<span class="number">11</span>) NUMBITS(<span class="number">1</span>) [
<a href=#70 id=70 data-nosnippet>70</a>            <span class="doccomment">/// Physical
<a href=#71 id=71 data-nosnippet>71</a>            </span>Physical = <span class="number">0</span>,
<a href=#72 id=72 data-nosnippet>72</a>            <span class="doccomment">/// Logical
<a href=#73 id=73 data-nosnippet>73</a>            </span>Logical = <span class="number">1
<a href=#74 id=74 data-nosnippet>74</a>        </span>],
<a href=#75 id=75 data-nosnippet>75</a>        <span class="doccomment">/// Delivery Mode Specifies the type of IPI to be sent.
<a href=#76 id=76 data-nosnippet>76</a>        /// This field is also know as the IPI message type field.
<a href=#77 id=77 data-nosnippet>77</a>        /// - 000 (Fixed)
<a href=#78 id=78 data-nosnippet>78</a>        ///     Delivers the interrupt specified in the vector field to the target processor or processors.
<a href=#79 id=79 data-nosnippet>79</a>        /// - 001 (Lowest Priority)
<a href=#80 id=80 data-nosnippet>80</a>        ///     Same as fixed mode, except that the interrupt is delivered to the processor executing at the lowest priority among the set of processors specified in the destination field. The ability for a processor to send a lowest priority IPI is model specific and should be avoided by BIOS and operating system software.
<a href=#81 id=81 data-nosnippet>81</a>        /// - 010 (SMI)
<a href=#82 id=82 data-nosnippet>82</a>        ///     Delivers an SMI interrupt to the target processor or processors. The vector field must be programmed to 00H for future compatibility.
<a href=#83 id=83 data-nosnippet>83</a>        /// - 011 (Reserved)
<a href=#84 id=84 data-nosnippet>84</a>        /// - 100 (NMI)
<a href=#85 id=85 data-nosnippet>85</a>        ///     Delivers an NMI interrupt to the target processor or processors. The vector information is ignored.
<a href=#86 id=86 data-nosnippet>86</a>        /// - 101 (INIT)
<a href=#87 id=87 data-nosnippet>87</a>        ///     Delivers an INIT request to the target processor or processors, which causes them to perform an INIT.
<a href=#88 id=88 data-nosnippet>88</a>        ///     As a result of this IPI message, all the target processors perform an INIT.
<a href=#89 id=89 data-nosnippet>89</a>        ///     The vector field must be programmed to 00H for future compatibility.
<a href=#90 id=90 data-nosnippet>90</a>        /// - 101 (INIT Level De-assert)
<a href=#91 id=91 data-nosnippet>91</a>        ///     (Not supported in the Pentium 4 and Intel Xeon processors.)
<a href=#92 id=92 data-nosnippet>92</a>        ///     Sends a synchronization message to all the local APICs in the system to set their arbitration IDs (stored in their Arb ID registers) to the values of their APIC IDs (see Section 11.7, “System and APIC Bus Arbitration”).
<a href=#93 id=93 data-nosnippet>93</a>        ///     For this delivery mode, the level flag must be set to 0 and trigger mode flag to 1.
<a href=#94 id=94 data-nosnippet>94</a>        ///     This IPI is sent to all processors, regardless of the value in the destination field or the destination shorthand field;
<a href=#95 id=95 data-nosnippet>95</a>        ///     however, software should specify the “all including self” shorthand.
<a href=#96 id=96 data-nosnippet>96</a>        /// - 110 (Start-Up)
<a href=#97 id=97 data-nosnippet>97</a>        ///     Sends a special “start-up” IPI (called a SIPI) to the target processor or processors.
<a href=#98 id=98 data-nosnippet>98</a>        ///     The vector typically points to a start-up routine that is part of the BIOS boot-strap code
<a href=#99 id=99 data-nosnippet>99</a>        ///     (see Section 9.4, “Multiple-Processor (MP) Initialization”).
<a href=#100 id=100 data-nosnippet>100</a>        ///     IPIs sent with this delivery mode are not automatically retried if the source APIC is unable to deliver it.
<a href=#101 id=101 data-nosnippet>101</a>        ///     It is up to the software to determine if the SIPI was not successfully delivered and to reissue the SIPI if necessary.
<a href=#102 id=102 data-nosnippet>102</a>        /// - 111 (Reserved)
<a href=#103 id=103 data-nosnippet>103</a>        </span>DeliveryMode OFFSET(<span class="number">8</span>) NUMBITS(<span class="number">3</span>) [
<a href=#104 id=104 data-nosnippet>104</a>            <span class="doccomment">/// Fixed
<a href=#105 id=105 data-nosnippet>105</a>            </span>Fixed = <span class="number">0b000</span>,
<a href=#106 id=106 data-nosnippet>106</a>            <span class="doccomment">/// Lowest Priority
<a href=#107 id=107 data-nosnippet>107</a>            </span>LowestPriority = <span class="number">0b001</span>,
<a href=#108 id=108 data-nosnippet>108</a>            <span class="doccomment">/// SMI
<a href=#109 id=109 data-nosnippet>109</a>            </span>SMI = <span class="number">0b010</span>,
<a href=#110 id=110 data-nosnippet>110</a>            <span class="doccomment">/// Reserved
<a href=#111 id=111 data-nosnippet>111</a>            </span>Reserved011 = <span class="number">0b011</span>,
<a href=#112 id=112 data-nosnippet>112</a>            <span class="doccomment">/// NMI
<a href=#113 id=113 data-nosnippet>113</a>            </span>NMI = <span class="number">0b100</span>,
<a href=#114 id=114 data-nosnippet>114</a>            <span class="doccomment">/// INIT
<a href=#115 id=115 data-nosnippet>115</a>            </span>INIT = <span class="number">0b101</span>,
<a href=#116 id=116 data-nosnippet>116</a>            <span class="doccomment">/// Start-Up
<a href=#117 id=117 data-nosnippet>117</a>            </span>StartUp = <span class="number">0b110</span>,
<a href=#118 id=118 data-nosnippet>118</a>            <span class="doccomment">/// Start-Up
<a href=#119 id=119 data-nosnippet>119</a>            </span>Reserved111 = <span class="number">0b111
<a href=#120 id=120 data-nosnippet>120</a>        </span>],
<a href=#121 id=121 data-nosnippet>121</a>        <span class="doccomment">/// Vector The vector number of the interrupt being sent.
<a href=#122 id=122 data-nosnippet>122</a>        </span>Vector OFFSET(<span class="number">0</span>) NUMBITS(<span class="number">8</span>) []
<a href=#123 id=123 data-nosnippet>123</a>    ]
<a href=#124 id=124 data-nosnippet>124</a>}
<a href=#125 id=125 data-nosnippet>125</a>
<a href=#126 id=126 data-nosnippet>126</a><span class="macro">register_bitfields!</span> {
<a href=#127 id=127 data-nosnippet>127</a>    u32,
<a href=#128 id=128 data-nosnippet>128</a>    <span class="kw">pub </span>INTERRUPT_COMMAND_HIGH [
<a href=#129 id=129 data-nosnippet>129</a>        <span class="doccomment">/// Destination [56:63]
<a href=#130 id=130 data-nosnippet>130</a>        /// Specifies the target processor or processors.
<a href=#131 id=131 data-nosnippet>131</a>        /// This field is only used when the destination shorthand field is set to 00B.
<a href=#132 id=132 data-nosnippet>132</a>        /// If the destination mode is set to physical, then bits 56 through 59 contain the APIC ID of the target processor for Pentium and P6 family processors and bits 56 through 63 contain the APIC ID of the target processor the for Pentium 4 and Intel Xeon processors.
<a href=#133 id=133 data-nosnippet>133</a>        /// If the destination mode is set to logical, the interpretation of the 8-bit destination field depends on the settings of the DFR and LDR registers of the local APICs in all the processors in the system
<a href=#134 id=134 data-nosnippet>134</a>        /// (see Section 11.6.2, “Determining IPI Destination”).
<a href=#135 id=135 data-nosnippet>135</a>        ///
<a href=#136 id=136 data-nosnippet>136</a>        /// 11.12.9 ICR Operation in x2APIC Mode
<a href=#137 id=137 data-nosnippet>137</a>        /// The destination ID field is expanded to 32 bits in x2APIC mode.
<a href=#138 id=138 data-nosnippet>138</a>        </span>Destination OFFSET(<span class="number">24</span>) NUMBITS(<span class="number">8</span>) [],
<a href=#139 id=139 data-nosnippet>139</a>        <span class="doccomment">/// Reserved
<a href=#140 id=140 data-nosnippet>140</a>        </span>Reserved OFFSET(<span class="number">0</span>) NUMBITS(<span class="number">24</span>) []
<a href=#141 id=141 data-nosnippet>141</a>    ]
<a href=#142 id=142 data-nosnippet>142</a>}
<a href=#143 id=143 data-nosnippet>143</a>
<a href=#144 id=144 data-nosnippet>144</a><span class="doccomment">/// Interrupt Command Register (ICR) LOW using MMIO.
<a href=#145 id=145 data-nosnippet>145</a>/// - Address: FEE0 0300H (0 - 31)
<a href=#146 id=146 data-nosnippet>146</a>/// - Value after Reset: 0H
<a href=#147 id=147 data-nosnippet>147</a></span><span class="kw">pub type </span>InterruptCommandRegisterLowMmio = ReadWrite&lt;u32, INTERRUPT_COMMAND_LOW::Register&gt;;
<a href=#148 id=148 data-nosnippet>148</a>
<a href=#149 id=149 data-nosnippet>149</a><span class="doccomment">/// A read-write copy of Interrupt Command Register (ICR) LOW.
<a href=#150 id=150 data-nosnippet>150</a>/// This behaves very similarly to a MMIO read-write register, but instead of doing a
<a href=#151 id=151 data-nosnippet>151</a>/// volatile read to MMIO to get the value for each function call, a copy of the
<a href=#152 id=152 data-nosnippet>152</a>/// register contents are stored locally in memory.
<a href=#153 id=153 data-nosnippet>153</a></span><span class="kw">pub type </span>InterruptCommandRegisterLowLocal = LocalRegisterCopy&lt;u32, INTERRUPT_COMMAND_LOW::Register&gt;;
<a href=#154 id=154 data-nosnippet>154</a>
<a href=#155 id=155 data-nosnippet>155</a><span class="doccomment">/// Interrupt Command Register (ICR) HIGH using MMIO.
<a href=#156 id=156 data-nosnippet>156</a>/// - Address: FEE0 0310H (32 - 63)
<a href=#157 id=157 data-nosnippet>157</a>/// - Value after Reset: 0H
<a href=#158 id=158 data-nosnippet>158</a></span><span class="kw">pub type </span>InterruptCommandRegisterHighMmio = ReadWrite&lt;u32, INTERRUPT_COMMAND_HIGH::Register&gt;;</code></pre></div></section></main></body></html>