{"Source Block": ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@444:462@HdlStmIf", "\n  assign tx_data_p = tx_data_p_s[((PCORE_NUM_OF_TX_LANES* 1)-1):0];\n  assign tx_data_n = tx_data_n_s[((PCORE_NUM_OF_TX_LANES* 1)-1):0];\n\n  generate\n  if (PCORE_NUM_OF_LANES == PCORE_NUM_OF_TX_LANES) begin\n  assign tx_gt_charisk_s = tx_gt_charisk;\n  assign tx_gt_data_s = tx_gt_data;\n  end else begin\n  assign tx_gt_charisk_s[((PCORE_NUM_OF_LANES* 4)-1):(PCORE_NUM_OF_TX_LANES* 4)] = 'd0;\n  assign tx_gt_data_s[((PCORE_NUM_OF_LANES*32)-1):(PCORE_NUM_OF_TX_LANES*32)] = 'd0;\n  assign tx_gt_charisk_s[((PCORE_NUM_OF_TX_LANES* 4)-1):0] = tx_gt_charisk;\n  assign tx_gt_data_s[((PCORE_NUM_OF_TX_LANES*32)-1):0] = tx_gt_data;\n  end\n  endgenerate\n\n  // transmit data interleave -- since transceivers are shared, lane assignments may not match pin assignments\n\n  assign tx_ip_data = tx_data;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[449, "  if (PCORE_NUM_OF_LANES == PCORE_NUM_OF_TX_LANES) begin\n"], [450, "  assign tx_gt_charisk_s = tx_gt_charisk;\n"], [451, "  assign tx_gt_data_s = tx_gt_data;\n"], [452, "  end else begin\n"], [453, "  assign tx_gt_charisk_s[((PCORE_NUM_OF_LANES* 4)-1):(PCORE_NUM_OF_TX_LANES* 4)] = 'd0;\n"], [454, "  assign tx_gt_data_s[((PCORE_NUM_OF_LANES*32)-1):(PCORE_NUM_OF_TX_LANES*32)] = 'd0;\n"], [455, "  assign tx_gt_charisk_s[((PCORE_NUM_OF_TX_LANES* 4)-1):0] = tx_gt_charisk;\n"], [456, "  assign tx_gt_data_s[((PCORE_NUM_OF_TX_LANES*32)-1):0] = tx_gt_data;\n"], [457, "  end\n"]], "Add": []}}