Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: elbertNotGate.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "elbertNotGate.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "elbertNotGate"
Output Format                      : NGC
Target Device                      : xc3s50a-4-tq144

---- Source Options
Top Module Name                    : elbertNotGate
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "SEVEN_SEGMENT_LUT.v" in library work
Compiling verilog file "Sevn_segment_display.v" in library work
Module <SEVEN_SEGMENT_LUT> compiled
Compiling verilog file "clock_divider.v" in library work
Module <Sevn_segment_display> compiled
Compiling verilog file "buck_converter.v" in library work
Module <clock_divider> compiled
Compiling verilog file "average.v" in library work
Module <buck_converter> compiled
Compiling verilog file "elbertNotGate.v" in library work
Module <average> compiled
Module <elbertNotGate> compiled
No errors in compilation
Analysis of file <"elbertNotGate.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <elbertNotGate> in library <work>.

Analyzing hierarchy for module <clock_divider> in library <work>.

Analyzing hierarchy for module <buck_converter> in library <work>.

Analyzing hierarchy for module <average> in library <work>.

Analyzing hierarchy for module <Sevn_segment_display> in library <work>.

Analyzing hierarchy for module <SEVEN_SEGMENT_LUT> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <elbertNotGate>.
Module <elbertNotGate> is correct for synthesis.
 
Analyzing module <clock_divider> in library <work>.
Module <clock_divider> is correct for synthesis.
 
Analyzing module <buck_converter> in library <work>.
Module <buck_converter> is correct for synthesis.
 
Analyzing module <average> in library <work>.
Module <average> is correct for synthesis.
 
Analyzing module <Sevn_segment_display> in library <work>.
Module <Sevn_segment_display> is correct for synthesis.
 
Analyzing module <SEVEN_SEGMENT_LUT> in library <work>.
Module <SEVEN_SEGMENT_LUT> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clock_divider>.
    Related source file is "clock_divider.v".
    Found 1-bit register for signal <clk1>.
    Found 1-bit register for signal <clk2>.
    Found 11-bit comparator less for signal <clk1$cmp_lt0000> created at line 15.
    Found 11-bit comparator less for signal <clk1$cmp_lt0001> created at line 17.
    Found 13-bit comparator less for signal <clk2$cmp_lt0000> created at line 22.
    Found 11-bit up counter for signal <Cont>.
    Found 13-bit up counter for signal <Cont2>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <clock_divider> synthesized.


Synthesizing Unit <buck_converter>.
    Related source file is "buck_converter.v".
WARNING:Xst:646 - Signal <v_2<63:48>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v_2<15:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "buck_converter.v" line 47: The result of a 33x33-bit multiplication is partially used. Only the 64 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "buck_converter.v" line 52: The result of a 33x32-bit multiplication is partially used. Only the 64 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found T flip-flop for signal <a>.
    Found 64-bit register for signal <i_c>.
    Found 64-bit subtractor for signal <i_c$sub0000> created at line 48.
    Found 64-bit up accumulator for signal <i_l>.
    Found 33-bit subtractor for signal <i_l$addsub0000> created at line 47.
    Found 33x33-bit multiplier for signal <i_l$mult0001> created at line 47.
    Found 10-bit up counter for signal <r_counter>.
    Found 32-bit register for signal <r_e_val>.
    Found 10-bit comparator less for signal <r_e_val$cmp_lt0000> created at line 28.
    Found 10-bit comparator less for signal <r_e_val$cmp_lt0001> created at line 33.
    Found 32-bit register for signal <v_1>.
    Found 64-bit register for signal <v_2>.
    Found 64-bit adder for signal <v_2$add0000> created at line 52.
    Found 32-bit adder carry out for signal <v_2$addsub0001> created at line 52.
    Found 33x32-bit multiplier for signal <v_2$mult0001> created at line 52.
    Found 32x32-bit multiplier for signal <v_2$mult0002> created at line 52.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Accumulator(s).
	inferred   1 T-type flip-flop(s).
	inferred 192 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   3 Multiplier(s).
	inferred   2 Comparator(s).
Unit <buck_converter> synthesized.


Synthesizing Unit <average>.
    Related source file is "average.v".
WARNING:Xst:647 - Input <v_2d_o<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <v_2i_o<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <disp_7seg>.
    Found 11-bit up counter for signal <count>.
    Found 11-bit comparator less for signal <count$cmp_lt0000> created at line 15.
    Found 64-bit up accumulator for signal <value>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Accumulator(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <average> synthesized.


Synthesizing Unit <SEVEN_SEGMENT_LUT>.
    Related source file is "SEVEN_SEGMENT_LUT.v".
    Found 16x8-bit ROM for signal <oSEG>.
    Summary:
	inferred   1 ROM(s).
Unit <SEVEN_SEGMENT_LUT> synthesized.


Synthesizing Unit <Sevn_segment_display>.
    Related source file is "Sevn_segment_display.v".
    Found finite state machine <FSM_0> for signal <p>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <en>.
    Found 8-bit register for signal <value>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  11 D-type flip-flop(s).
Unit <Sevn_segment_display> synthesized.


Synthesizing Unit <elbertNotGate>.
    Related source file is "elbertNotGate.v".
WARNING:Xst:646 - Signal <v_1_o> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <a> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <elbertNotGate> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x8-bit ROM                                          : 3
# Multipliers                                          : 3
 32x32-bit multiplier                                  : 1
 33x32-bit multiplier                                  : 1
 33x33-bit multiplier                                  : 1
# Adders/Subtractors                                   : 4
 32-bit adder carry out                                : 1
 33-bit subtractor                                     : 1
 64-bit adder                                          : 1
 64-bit subtractor                                     : 1
# Counters                                             : 4
 10-bit up counter                                     : 1
 11-bit up counter                                     : 2
 13-bit up counter                                     : 1
# Accumulators                                         : 2
 64-bit up accumulator                                 : 2
# Registers                                            : 9
 1-bit register                                        : 2
 12-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 2
 64-bit register                                       : 2
 8-bit register                                        : 1
# Toggle Registers                                     : 1
 T flip-flop                                           : 1
# Comparators                                          : 6
 10-bit comparator less                                : 2
 11-bit comparator less                                : 3
 13-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <k4/p/FSM> on signal <p[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 01    | 010
 10    | 100
-------------------
INFO:Xst:2261 - The FF/Latch <r_e_val_17> in Unit <k2> is equivalent to the following FF/Latch, which will be removed : <r_e_val_19> 
INFO:Xst:2261 - The FF/Latch <r_e_val_0> in Unit <k2> is equivalent to the following 29 FFs/Latches, which will be removed : <r_e_val_1> <r_e_val_2> <r_e_val_3> <r_e_val_4> <r_e_val_5> <r_e_val_6> <r_e_val_7> <r_e_val_8> <r_e_val_9> <r_e_val_10> <r_e_val_11> <r_e_val_12> <r_e_val_13> <r_e_val_14> <r_e_val_15> <r_e_val_16> <r_e_val_18> <r_e_val_20> <r_e_val_21> <r_e_val_22> <r_e_val_23> <r_e_val_24> <r_e_val_25> <r_e_val_26> <r_e_val_27> <r_e_val_28> <r_e_val_29> <r_e_val_30> <r_e_val_31> 
WARNING:Xst:1293 - FF/Latch <r_e_val_0> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_31> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_30> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_29> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_28> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_27> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_26> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_25> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_24> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_23> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_22> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_21> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_20> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_18> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_16> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_15> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_14> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_13> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_12> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_11> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_10> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_9> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_8> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_7> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_6> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_5> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_4> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_3> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_2> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_1> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_0> has a constant value of 0 in block <k2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <v_2_0> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_1> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_2> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_3> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_4> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_5> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_6> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_7> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_8> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_9> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_10> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_11> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_12> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_13> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_14> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_15> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_48> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_49> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_50> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_51> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_52> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_53> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_54> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_55> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_56> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_57> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_58> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_59> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_60> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_61> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_62> of sequential type is unconnected in block <k2>.
WARNING:Xst:2677 - Node <v_2_63> of sequential type is unconnected in block <k2>.

Synthesizing (advanced) Unit <buck_converter>.
	Found pipelined multiplier on signal <v_2_mult0002>:
		- 1 pipeline level(s) found in a register on signal <r_e_val>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_v_2_mult0002 by adding 3 register level(s).
Unit <buck_converter> synthesized (advanced).
WARNING:Xst:2677 - Node <v_2_0> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_1> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_2> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_3> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_4> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_5> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_6> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_7> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_8> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_9> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_10> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_11> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_12> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_13> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_14> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_15> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_48> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_49> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_50> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_51> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_52> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_53> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_54> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_55> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_56> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_57> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_58> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_59> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_60> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_61> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_62> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <v_2_63> of sequential type is unconnected in block <buck_converter>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 3
 16x8-bit ROM                                          : 3
# Multipliers                                          : 3
 32x32-bit registered multiplier                       : 1
 33x32-bit multiplier                                  : 1
 33x33-bit multiplier                                  : 1
# Adders/Subtractors                                   : 4
 32-bit adder carry out                                : 1
 33-bit subtractor                                     : 1
 64-bit adder                                          : 1
 64-bit subtractor                                     : 1
# Counters                                             : 4
 10-bit up counter                                     : 1
 11-bit up counter                                     : 2
 13-bit up counter                                     : 1
# Accumulators                                         : 2
 64-bit up accumulator                                 : 2
# Registers                                            : 186
 Flip-Flops                                            : 186
# Comparators                                          : 6
 10-bit comparator less                                : 2
 11-bit comparator less                                : 3
 13-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <r_e_val_31> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_30> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_29> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_28> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_27> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_26> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_25> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_24> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_23> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_22> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_21> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_20> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_18> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_16> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_15> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_0> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_1> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_2> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_3> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_4> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_5> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_6> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_7> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_8> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_9> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_10> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_11> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_12> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_13> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_e_val_14> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_15> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_16> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_18> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_20> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_21> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_22> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_23> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_24> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_25> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_26> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_27> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_28> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_29> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_30> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_31> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_14> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_13> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_12> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_11> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_10> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_9> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_8> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_7> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_6> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_5> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_4> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_3> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_2> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_1> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_1_0> has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <r_e_val_17> in Unit <buck_converter> is equivalent to the following FF/Latch, which will be removed : <r_e_val_19> 
INFO:Xst:2261 - The FF/Latch <v_1_17> in Unit <buck_converter> is equivalent to the following FF/Latch, which will be removed : <v_1_19> 
WARNING:Xst:2677 - Node <value_22> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_23> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_24> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_25> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_26> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_27> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_28> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_29> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_30> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_31> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_32> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_33> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_34> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_35> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_36> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_37> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_38> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_39> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_40> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_41> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_42> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_43> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_44> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_45> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_46> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_47> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_48> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_49> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_50> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_51> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_52> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_53> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_54> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_55> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_56> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_57> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_58> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_59> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_60> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_61> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_62> of sequential type is unconnected in block <average>.
WARNING:Xst:2677 - Node <value_63> of sequential type is unconnected in block <average>.
WARNING:Xst:1710 - FF/Latch <Mmult_v_2_mult0002_1> (without init value) has a constant value of 0 in block <buck_converter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <i_c_48> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_c_49> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_c_50> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_c_51> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_c_52> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_c_53> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_c_54> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_c_55> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_c_56> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_c_57> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_c_58> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_c_59> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_c_60> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_c_61> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_c_62> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_c_63> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_l_48> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_l_49> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_l_50> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_l_51> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_l_52> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_l_53> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_l_54> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_l_55> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_l_56> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_l_57> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_l_58> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_l_59> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_l_60> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_l_61> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_l_62> of sequential type is unconnected in block <buck_converter>.
WARNING:Xst:2677 - Node <i_l_63> of sequential type is unconnected in block <buck_converter>.
INFO:Xst:2261 - The FF/Latch <r_e_val_17> in Unit <buck_converter> is equivalent to the following FF/Latch, which will be removed : <Mmult_v_2_mult0002_0> 

Optimizing unit <elbertNotGate> ...

Optimizing unit <clock_divider> ...

Optimizing unit <average> ...

Optimizing unit <buck_converter> ...

Optimizing unit <Sevn_segment_display> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block elbertNotGate, actual ratio is 48.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 226
 Flip-Flops                                            : 226

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : elbertNotGate.ngr
Top Level Output File Name         : elbertNotGate
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 1708
#      GND                         : 1
#      INV                         : 90
#      LUT1                        : 112
#      LUT2                        : 354
#      LUT3                        : 8
#      LUT4                        : 38
#      MUXCY                       : 542
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 554
# FlipFlops/Latches                : 226
#      FD                          : 17
#      FDE                         : 141
#      FDR                         : 58
#      FDRE                        : 2
#      FDS                         : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 1
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-4 

 Number of Slices:                      345  out of    704    49%  
 Number of Slice Flip Flops:            226  out of   1408    16%  
 Number of 4 input LUTs:                602  out of   1408    42%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    108    13%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 26    |
k1/clk11                           | BUFG                   | 186   |
k1/clk2                            | NONE(k4/p_FSM_FFd1)    | 14    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 17.018ns (Maximum Frequency: 58.761MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.558ns
   Maximum combinational path delay: 6.857ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 4.813ns (frequency: 207.771MHz)
  Total number of paths / destination ports: 250 / 38
-------------------------------------------------------------------------
Delay:               4.813ns (Levels of Logic = 2)
  Source:            k1/Cont_7 (FF)
  Destination:       k1/Cont_10 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: k1/Cont_7 to k1/Cont_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.674  k1/Cont_7 (k1/Cont_7)
     LUT4:I0->O            2   0.648   0.450  k1/clk1_cmp_lt00011_SW0 (N2)
     LUT4:I3->O           11   0.648   0.933  k1/Cont_and0000 (k1/Cont_and0000)
     FDR:R                     0.869          k1/Cont_0
    ----------------------------------------
    Total                      4.813ns (2.756ns logic, 2.057ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'k1/clk11'
  Clock period: 17.018ns (frequency: 58.761MHz)
  Total number of paths / destination ports: 276699101 / 371
-------------------------------------------------------------------------
Delay:               17.018ns (Levels of Logic = 55)
  Source:            k2/i_l_16 (FF)
  Destination:       k2/v_2_47 (FF)
  Source Clock:      k1/clk11 rising
  Destination Clock: k1/clk11 rising

  Data Path: k2/i_l_16 to k2/v_2_47
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.590  k2/i_l_16 (k2/i_l_16)
     LUT2:I0->O            1   0.648   0.000  k2/Madd_v_2_addsub0001_lut<0> (k2/Madd_v_2_addsub0001_lut<0>)
     MUXCY:S->O            1   0.632   0.000  k2/Madd_v_2_addsub0001_cy<0> (k2/Madd_v_2_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<1> (k2/Madd_v_2_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<2> (k2/Madd_v_2_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<3> (k2/Madd_v_2_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<4> (k2/Madd_v_2_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<5> (k2/Madd_v_2_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<6> (k2/Madd_v_2_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<7> (k2/Madd_v_2_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<8> (k2/Madd_v_2_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<9> (k2/Madd_v_2_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<10> (k2/Madd_v_2_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<11> (k2/Madd_v_2_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<12> (k2/Madd_v_2_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<13> (k2/Madd_v_2_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<14> (k2/Madd_v_2_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<15> (k2/Madd_v_2_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<16> (k2/Madd_v_2_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<17> (k2/Madd_v_2_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<18> (k2/Madd_v_2_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<19> (k2/Madd_v_2_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<20> (k2/Madd_v_2_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<21> (k2/Madd_v_2_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<22> (k2/Madd_v_2_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<23> (k2/Madd_v_2_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<24> (k2/Madd_v_2_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<25> (k2/Madd_v_2_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  k2/Madd_v_2_addsub0001_cy<26> (k2/Madd_v_2_addsub0001_cy<26>)
     XORCY:CI->O           6   0.844   0.749  k2/Madd_v_2_addsub0001_xor<27> (k2/v_2_addsub0001<27>)
     LUT2:I1->O            1   0.643   0.000  k2/Mmult_v_2_mult0001_Madd2_lut<20> (k2/Mmult_v_2_mult0001_Madd2_lut<20>)
     MUXCY:S->O            1   0.632   0.000  k2/Mmult_v_2_mult0001_Madd2_cy<20> (k2/Mmult_v_2_mult0001_Madd2_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  k2/Mmult_v_2_mult0001_Madd2_cy<21> (k2/Mmult_v_2_mult0001_Madd2_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  k2/Mmult_v_2_mult0001_Madd2_cy<22> (k2/Mmult_v_2_mult0001_Madd2_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  k2/Mmult_v_2_mult0001_Madd2_cy<23> (k2/Mmult_v_2_mult0001_Madd2_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  k2/Mmult_v_2_mult0001_Madd2_cy<24> (k2/Mmult_v_2_mult0001_Madd2_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  k2/Mmult_v_2_mult0001_Madd2_cy<25> (k2/Mmult_v_2_mult0001_Madd2_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  k2/Mmult_v_2_mult0001_Madd2_cy<26> (k2/Mmult_v_2_mult0001_Madd2_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  k2/Mmult_v_2_mult0001_Madd2_cy<27> (k2/Mmult_v_2_mult0001_Madd2_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  k2/Mmult_v_2_mult0001_Madd2_cy<28> (k2/Mmult_v_2_mult0001_Madd2_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  k2/Mmult_v_2_mult0001_Madd2_cy<29> (k2/Mmult_v_2_mult0001_Madd2_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  k2/Mmult_v_2_mult0001_Madd2_cy<30> (k2/Mmult_v_2_mult0001_Madd2_cy<30>)
     MUXCY:CI->O           1   0.065   0.000  k2/Mmult_v_2_mult0001_Madd2_cy<31> (k2/Mmult_v_2_mult0001_Madd2_cy<31>)
     MUXCY:CI->O           1   0.065   0.000  k2/Mmult_v_2_mult0001_Madd2_cy<32> (k2/Mmult_v_2_mult0001_Madd2_cy<32>)
     MUXCY:CI->O           1   0.065   0.000  k2/Mmult_v_2_mult0001_Madd2_cy<33> (k2/Mmult_v_2_mult0001_Madd2_cy<33>)
     XORCY:CI->O           1   0.844   0.563  k2/Mmult_v_2_mult0001_Madd2_xor<34> (k2/Mmult_v_2_mult0001_Madd_432)
     LUT2:I0->O            1   0.648   0.000  k2/Mmult_v_2_mult0001_Madd3_lut<38> (k2/Mmult_v_2_mult0001_Madd3_lut<38>)
     MUXCY:S->O            1   0.632   0.000  k2/Mmult_v_2_mult0001_Madd3_cy<38> (k2/Mmult_v_2_mult0001_Madd3_cy<38>)
     MUXCY:CI->O           1   0.065   0.000  k2/Mmult_v_2_mult0001_Madd3_cy<39> (k2/Mmult_v_2_mult0001_Madd3_cy<39>)
     XORCY:CI->O           1   0.844   0.500  k2/Mmult_v_2_mult0001_Madd3_xor<40> (k2/Mmult_v_2_mult0001_Madd_453)
     LUT2:I1->O            1   0.643   0.000  k2/Mmult_v_2_mult0001_Madd4_lut<45> (k2/Mmult_v_2_mult0001_Madd4_lut<45>)
     MUXCY:S->O            1   0.632   0.000  k2/Mmult_v_2_mult0001_Madd4_cy<45> (k2/Mmult_v_2_mult0001_Madd4_cy<45>)
     XORCY:CI->O           1   0.844   0.563  k2/Mmult_v_2_mult0001_Madd4_xor<46> (k2/Madd_v_2_add0000_lut<46>)
     LUT1:I0->O            1   0.648   0.000  k2/Madd_v_2_add0000_cy<46>_rt (k2/Madd_v_2_add0000_cy<46>_rt)
     MUXCY:S->O            0   0.632   0.000  k2/Madd_v_2_add0000_cy<46> (k2/Madd_v_2_add0000_cy<46>)
     XORCY:CI->O           1   0.844   0.000  k2/Madd_v_2_add0000_xor<47> (k2/v_2_add0000<47>)
     FDE:D                     0.252          k2/v_2_47
    ----------------------------------------
    Total                     17.018ns (14.053ns logic, 2.965ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'k1/clk2'
  Clock period: 3.930ns (frequency: 254.453MHz)
  Total number of paths / destination ports: 52 / 22
-------------------------------------------------------------------------
Delay:               3.930ns (Levels of Logic = 2)
  Source:            k4/p_FSM_FFd2 (FF)
  Destination:       k4/value_7 (FF)
  Source Clock:      k1/clk2 rising
  Destination Clock: k1/clk2 rising

  Data Path: k4/p_FSM_FFd2 to k4/value_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.591   1.131  k4/p_FSM_FFd2 (k4/p_FSM_FFd2)
     LUT3:I1->O            1   0.643   0.000  k4/value_mux0000<7>101_F (N12)
     MUXF5:I0->O           1   0.276   0.420  k4/value_mux0000<7>101 (k4/value_mux0000<7>101)
     FDS:S                     0.869          k4/value_7
    ----------------------------------------
    Total                      3.930ns (2.379ns logic, 1.551ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'k1/clk2'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 1)
  Source:            k4/value_0 (FF)
  Destination:       SevenSegment_0 (PAD)
  Source Clock:      k1/clk2 rising

  Data Path: k4/value_0 to SevenSegment_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.591   0.447  k4/value_0 (k4/value_0)
     OBUF:I->O                 4.520          SevenSegment_0_OBUF (SevenSegment_0)
    ----------------------------------------
    Total                      5.558ns (5.111ns logic, 0.447ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 1)
  Source:            k1/clk1 (FF)
  Destination:       clk1 (PAD)
  Source Clock:      Clk rising

  Data Path: k1/clk1 to clk1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.447  k1/clk1 (k1/clk11)
     OBUF:I->O                 4.520          clk1_OBUF (clk1)
    ----------------------------------------
    Total                      5.558ns (5.111ns logic, 0.447ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.857ns (Levels of Logic = 3)
  Source:            Switch_0 (PAD)
  Destination:       B (PAD)

  Data Path: Switch_0 to B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.849   0.420  Switch_0_IBUF (Switch_0_IBUF)
     INV:I->O              1   0.648   0.420  B1_INV_0 (B_OBUF)
     OBUF:I->O                 4.520          B_OBUF (B)
    ----------------------------------------
    Total                      6.857ns (6.017ns logic, 0.840ns route)
                                       (87.7% logic, 12.3% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.59 secs
 
--> 

Total memory usage is 322044 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  238 (   0 filtered)
Number of infos    :    7 (   0 filtered)

