{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496887375829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496887375836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 20:02:55 2017 " "Processing started: Wed Jun 07 20:02:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496887375836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1496887375836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/16.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim parte2_maquina_estados parte2_maquina_estados " "Command: quartus_sh -t c:/altera/16.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim parte2_maquina_estados parte2_maquina_estados" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1496887375836 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim parte2_maquina_estados parte2_maquina_estados " "Quartus(args): --rtl_sim parte2_maquina_estados parte2_maquina_estados" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1496887375836 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1496887376184 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1496887376310 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1496887376312 ""}
{ "Warning" "0" "" "Warning: File parte2_maquina_estados_run_msim_rtl_verilog.do already exists - backing up current file as parte2_maquina_estados_run_msim_rtl_verilog.do.bak6" {  } {  } 0 0 "Warning: File parte2_maquina_estados_run_msim_rtl_verilog.do already exists - backing up current file as parte2_maquina_estados_run_msim_rtl_verilog.do.bak6" 0 0 "Shell" 0 0 1496887376510 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/DSP-07/Google Drive/2017 II Prototipado FPGAs/Proyecto 1/2017_2_fpga-master/Proyecto1/parte2_maquina_estados/simulation/modelsim/parte2_maquina_estados_run_msim_rtl_verilog.do" {  } { { "C:/Users/DSP-07/Google Drive/2017 II Prototipado FPGAs/Proyecto 1/2017_2_fpga-master/Proyecto1/parte2_maquina_estados/simulation/modelsim/parte2_maquina_estados_run_msim_rtl_verilog.do" "0" { Text "C:/Users/DSP-07/Google Drive/2017 II Prototipado FPGAs/Proyecto 1/2017_2_fpga-master/Proyecto1/parte2_maquina_estados/simulation/modelsim/parte2_maquina_estados_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/DSP-07/Google Drive/2017 II Prototipado FPGAs/Proyecto 1/2017_2_fpga-master/Proyecto1/parte2_maquina_estados/simulation/modelsim/parte2_maquina_estados_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1496887376534 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1496887376536 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1496887376540 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/altera/16.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/altera/16.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1496887376540 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 1  1  Quartus Prime " "Quartus Prime Shell was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "531 " "Peak virtual memory: 531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496887376540 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 07 20:02:56 2017 " "Processing ended: Wed Jun 07 20:02:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496887376540 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496887376540 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496887376540 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1496887376540 ""}
{ "Error" "EFLOW_ABNORMAL_EXIT" "quartus_sh " "Current module quartus_sh ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Altera website (http://dl.altera.com/requirements/)." {  } {  } 0 293007 "Current module %1!s! ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Altera website (http://dl.altera.com/requirements/)." 0 0 "Shell" 0 -1 1496887454213 ""}
