C:/lscc/radiant/2024.2/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 393216 work.seg_disp_testbench -quiet -auto_acc_if_foreign -work work -L iCE40UP +acc -allow_unnamed -o _opt1 -id 1-00be43eaec61-68c076e8-337-4ddc +__design_bin_path+C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim +__betafsm