// Seed: 1442706423
module module_0 #(
    parameter id_4 = 32'd43
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_4 = 1;
  wire id_5;
  tri1 id_6 = -1, id_7;
  assign id_6 = id_4;
  wire  [1 : (  id_4  )] id_8;
  logic [-1 'b0 : ~ 'b0] id_9;
  parameter id_10 = 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd0
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire _id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire [1 : id_6] id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_4
  );
endmodule
