<profile>

<section name = "Vitis HLS Report for 'sum'" level="0">
<item name = "Date">Tue May  6 14:38:19 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">sum</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z007s-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.631 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">12, 12, 0.120 us, 0.120 us, 11, 11, loop auto-rewind stp (delay=2 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_13_1_VITIS_LOOP_14_2">10, 10, 3, 1, 1, 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 119, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 218, 179, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 81, -</column>
<column name="Register">-, -, 54, -, -</column>
<specialColumn name="Available">100, 66, 28800, 14400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_BUS_s_axi_U">CTRL_BUS_s_axi, 0, 0, 218, 179, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln13_1_fu_151_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln13_fu_238_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln15_fu_215_p2">+, 0, 0, 7, 4, 4</column>
<column name="j_fu_226_p2">+, 0, 0, 10, 2, 1</column>
<column name="res">+, 0, 0, 39, 32, 32</column>
<column name="empty_fu_205_p2">-, 0, 0, 7, 4, 4</column>
<column name="ap_condition_138">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_140">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln13_fu_157_p2">icmp, 0, 0, 13, 4, 5</column>
<column name="icmp_ln14_fu_232_p2">icmp, 0, 0, 10, 2, 2</column>
<column name="i_fu_185_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln13_fu_177_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add_ln138_fu_88">9, 2, 2, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_phi_mux_icmp_ln147_phi_fu_115_p4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten2_load">9, 2, 4, 8</column>
<column name="i3_fu_76">9, 2, 2, 4</column>
<column name="indvar_flatten2_fu_72">9, 2, 4, 8</column>
<column name="j4_fu_80">9, 2, 2, 4</column>
<column name="s_15_fu_84">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln138_fu_88">2, 0, 2, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_init_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i3_fu_76">2, 0, 2, 0</column>
<column name="icmp_ln13_reg_309">1, 0, 1, 0</column>
<column name="icmp_ln13_reg_309_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln14_reg_318">1, 0, 1, 0</column>
<column name="indvar_flatten2_fu_72">4, 0, 4, 0</column>
<column name="j4_fu_80">2, 0, 2, 0</column>
<column name="s_15_fu_84">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_BUS_AWVALID">in, 1, s_axi, CTRL_BUS, array</column>
<column name="s_axi_CTRL_BUS_AWREADY">out, 1, s_axi, CTRL_BUS, array</column>
<column name="s_axi_CTRL_BUS_AWADDR">in, 7, s_axi, CTRL_BUS, array</column>
<column name="s_axi_CTRL_BUS_WVALID">in, 1, s_axi, CTRL_BUS, array</column>
<column name="s_axi_CTRL_BUS_WREADY">out, 1, s_axi, CTRL_BUS, array</column>
<column name="s_axi_CTRL_BUS_WDATA">in, 32, s_axi, CTRL_BUS, array</column>
<column name="s_axi_CTRL_BUS_WSTRB">in, 4, s_axi, CTRL_BUS, array</column>
<column name="s_axi_CTRL_BUS_ARVALID">in, 1, s_axi, CTRL_BUS, array</column>
<column name="s_axi_CTRL_BUS_ARREADY">out, 1, s_axi, CTRL_BUS, array</column>
<column name="s_axi_CTRL_BUS_ARADDR">in, 7, s_axi, CTRL_BUS, array</column>
<column name="s_axi_CTRL_BUS_RVALID">out, 1, s_axi, CTRL_BUS, array</column>
<column name="s_axi_CTRL_BUS_RREADY">in, 1, s_axi, CTRL_BUS, array</column>
<column name="s_axi_CTRL_BUS_RDATA">out, 32, s_axi, CTRL_BUS, array</column>
<column name="s_axi_CTRL_BUS_RRESP">out, 2, s_axi, CTRL_BUS, array</column>
<column name="s_axi_CTRL_BUS_BVALID">out, 1, s_axi, CTRL_BUS, array</column>
<column name="s_axi_CTRL_BUS_BREADY">in, 1, s_axi, CTRL_BUS, array</column>
<column name="s_axi_CTRL_BUS_BRESP">out, 2, s_axi, CTRL_BUS, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sum, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sum, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, sum, return value</column>
</table>
</item>
</section>
</profile>
