// Seed: 3791964986
module module_0;
endmodule
module module_1 #(
    parameter id_4 = 32'd79
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  input wire id_3;
  inout tri0 id_2;
  inout wire id_1;
  assign id_1 = id_3;
  tri id_5;
  assign id_2 = id_3 == id_1;
  assign id_5 = id_3;
  wire [-1 : id_4] id_6;
  module_0 modCall_1 ();
  assign id_5 = 1;
  specify
    (id_7 => id_8) = ((id_3 !== 1 != id_8 && id_8): id_1  : id_1, 1);
  endspecify
endmodule
