{"vcs1":{"timestamp_begin":1747137934.014369598, "rt":11.06, "ut":11.04, "st":0.71}}
{"vcselab":{"timestamp_begin":1747137945.145855130, "rt":0.39, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747137945.587661118, "rt":0.39, "ut":0.17, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747137933.409583617}
{"VCS_COMP_START_TIME": 1747137933.409583617}
{"VCS_COMP_END_TIME": 1747137946.125056427}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486492}}
{"vcselab": {"peak_mem": 183884}}
