# Hardcaml Documentation

Welcome to [Hardcaml](https://github.com/janestreet/hardcaml)!

# Getting Started

Introducing the [key modules](https://ocaml.org/p/hardcaml/latest/doc/Hardcaml/index.html)
and concepts in Hardcaml.

* [Introduction](introduction.md)
* [Installing](installing_with_opam.md) the open source package
* [Combinational logic](combinational_logic.md)
* [Sequential logic](sequential_logic.md)
* [Naming](naming.md)
* [Always API](always.md)
* [Instantiation](instantiation.md)
* [Circuits](circuits.md)
* [Generating RTL](rtl_generation.md)
* [Simulation](simulation.md)
* [Waveforms](waveforms.md)

See the [serial multiplier](serial_multiplier_example.md) for an example of using
many of these features.

# Using Hardcaml

Some more advanced concepts useful for designing and testing larger,
more complex hardware designs.

* [Hardcaml interfaces](hardcaml_interfaces.md)
* [Module hierarchies](module_hierarchy.md)
* [Simulating with interfaces](simulating_with_interfaces.md)
* [Writing state machines](state_machine_always_api.md)
* [Enums in Hardcaml](enums.md)
* [Interactive waveforms](waveterm_interactive_viewer.md)
<!--
* [Step testbenches](step_testbench.md)
-->

# Examples

* [Simple counter](counter_example.md)
* [Serial multiplier](serial_multiplier_example.md)
* [Calculating Fibonacci numbers](fibonacci_example.md)

# Libraries

* [Accelerated Simulation Backends](accelerating_simulations.md)
<!--
* [Verification tools](verification.md)
* [Converting from Verilog](hardcaml_of_verilog.md)
* [Xilinx library integration](hardcaml_xilinx)
-->
