Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun  2 16:47:34 2022
| Host         : DESKTOP-T22LSJU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BlockDesign_wrapper_control_sets_placed.rpt
| Design       : BlockDesign_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    61 |
| Unused register locations in slices containing registers |   147 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            2 |
|      4 |           11 |
|      5 |            3 |
|      6 |            2 |
|      7 |            1 |
|      8 |           17 |
|     10 |            2 |
|     13 |            2 |
|     14 |            3 |
|    16+ |           17 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             128 |           44 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |           20 |
| Yes          | No                    | No                     |             392 |           95 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             229 |           51 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                                               Enable Signal                                                                                               |                                                                     Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count |
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                1 |              1 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                               |                                                                                                                                                          |                1 |              2 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0] | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/rst                                                                                         |                1 |              2 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left0                                                                                                                     |                                                                                                                                                          |                2 |              4 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                         |                                                                                                                                                          |                2 |              4 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | BlockDesign_i/rst_ps7_0_48M/U0/EXT_LPF/lpf_int                                                                                                           |                3 |              4 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                          |                2 |              4 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0                                                                                                                   |                                                                                                                                                          |                4 |              4 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                          |                2 |              4 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0                                                                                                                |                                                                                                                                                          |                2 |              4 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0                                                                                                                | BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[4]_i_1_n_0                                                               |                2 |              4 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                               |                                                                                                                                                          |                1 |              4 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                  | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              5 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                          | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                           | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0                                                                                                                  | BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0                                                                 |                1 |              6 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/rst_ps7_0_48M/U0/SEQ/seq_cnt_en                                                                                                                                                             | BlockDesign_i/rst_ps7_0_48M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_control/kont[6]_i_2_n_0                                                                                                       | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_control/kont[6]_i_1_n_0                                                      |                3 |              7 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0                                                                                                                |                                                                                                                                                          |                4 |              8 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_out_i_1_n_0                                                                                                             | BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[39]_i_1_n_0                                                           |                2 |              8 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_control/p_12_in                                                                                                               |                                                                                                                                                          |                2 |              8 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_control/start[7]_i_1_n_0                                                                                                      | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/rst                                                                                         |                2 |              8 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                          | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/p_1_in[7]                                                                                                                                    | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                         | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                         | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/p_1_in[23]                                                                                                                                   | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                         | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/p_1_in[31]                                                                                                                                   | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                         | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                          | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                         | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                         | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/p_1_in[15]                                                                                                                                   | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_awready_i_1_n_0                                                                         |                3 |             10 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                     |                                                                                                                                                          |                4 |             13 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                  |                                                                                                                                                          |                8 |             13 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0                                                                                                                  |                                                                                                                                                          |                5 |             14 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                          |                2 |             14 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                      |                                                                                                                                                          |                2 |             14 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0                                                                                                                  |                                                                                                                                                          |                7 |             16 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                         |                                                                                                                                                          |                3 |             16 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                |                                                                                                                                                          |                7 |             17 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/rst                                                                                         |                4 |             18 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/HamsterB_0/U0/Inst_qpsk_egokitu/audio_L[23]_i_1_n_0                                                                                                                                         |                                                                                                                                                          |                3 |             18 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/valid_reg[0]                                 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/rst                                                                                         |                4 |             18 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/rst                                                                                         |                7 |             24 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                               |                                                                                                                                                          |                4 |             27 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                          |                6 |             27 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                               |                                                                                                                                                          |                4 |             27 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                          |                5 |             27 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                        |                                                                                                                                                          |                8 |             32 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg_rden                                                                                                                                 | BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_awready_i_1_n_0                                                                         |                9 |             32 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_out_i_1_n_0                                                                                                             |                                                                                                                                                          |                7 |             44 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                          |                7 |             45 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 | BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                      |                                                                                                                                                          |                7 |             45 |
|  BlockDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           |                                                                                                                                                          |               45 |            130 |
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


