Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,86
design__inferred_latch__count,0
design__instance__count,3305
design__instance__area,21394.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,39
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,7
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0004050469142384827
power__switching__total,0.00046747305896133184
power__leakage__total,2.1997838217657772E-8
power__total,0.0008725419756956398
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2537721493663013
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2537721493663013
timing__hold__ws__corner:nom_tt_025C_1v80,0.33793252486150244
timing__setup__ws__corner:nom_tt_025C_1v80,5.731595804644707
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.337933
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,16.441378
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,242
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,7
design__max_cap_violation__count__corner:nom_ss_100C_1v60,6
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.25532407466516505
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.25532407466516505
timing__hold__ws__corner:nom_ss_100C_1v60,0.9405487765952545
timing__setup__ws__corner:nom_ss_100C_1v60,-3.4253347794358713
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-15.33138459581053
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-3.4253347794358713
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.940549
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,6
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,13.006287
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,7
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,7
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2530831449377326
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2530831449377326
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11410483991749266
timing__setup__ws__corner:nom_ff_n40C_1v95,8.27613467849439
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.114105
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.603531
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,341
design__max_fanout_violation__count,7
design__max_cap_violation__count,6
clock__skew__worst_hold,-0.25268071683550014
clock__skew__worst_setup,0.25268071683550014
timing__hold__ws,0.1117684865183949
timing__setup__ws,-4.040274007491119
timing__hold__tns,0.0
timing__setup__tns,-18.166290319554392
timing__hold__wns,0
timing__setup__wns,-4.040274007491119
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111768
timing__hold_r2r_vio__count,0
timing__setup_vio__count,18
timing__setup_r2r__ws,12.714937
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3305
design__instance__area__stdcell,21394.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.624553
design__instance__utilization__stdcell,0.624553
design__instance__count__class:buffer,2
design__instance__count__class:inverter,63
design__instance__count__class:sequential_cell,32
design__instance__count__class:multi_input_combinational_cell,2512
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2276
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,72764.7
design__violations,0
design__instance__count__class:timing_repair_buffer,172
design__instance__count__class:clock_buffer,5
design__instance__count__class:clock_inverter,3
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1
antenna__violating__nets,8
antenna__violating__pins,9
route__antenna_violation__count,8
antenna_diodes_count,60
design__instance__count__class:antenna_cell,60
route__net,2805
route__net__special,2
route__drc_errors__iter:1,4403
route__wirelength__iter:1,102569
route__drc_errors__iter:2,2702
route__wirelength__iter:2,100241
route__drc_errors__iter:3,2747
route__wirelength__iter:3,99199
route__drc_errors__iter:4,1573
route__wirelength__iter:4,99278
route__drc_errors__iter:5,751
route__wirelength__iter:5,99021
route__drc_errors__iter:6,481
route__wirelength__iter:6,98882
route__drc_errors__iter:7,317
route__wirelength__iter:7,98873
route__drc_errors__iter:8,288
route__wirelength__iter:8,98896
route__drc_errors__iter:9,282
route__wirelength__iter:9,98901
route__drc_errors__iter:10,247
route__wirelength__iter:10,98904
route__drc_errors__iter:11,160
route__wirelength__iter:11,98929
route__drc_errors__iter:12,69
route__wirelength__iter:12,99034
route__drc_errors__iter:13,17
route__wirelength__iter:13,98993
route__drc_errors__iter:14,4
route__wirelength__iter:14,99023
route__drc_errors__iter:15,0
route__wirelength__iter:15,99016
route__drc_errors,0
route__wirelength,99016
route__vias,25077
route__vias__singlecut,25077
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,640.94
timing__unannotated_net__count__corner:nom_tt_025C_1v80,24
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,24
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,24
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,28
design__max_fanout_violation__count__corner:min_tt_025C_1v80,7
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2531765979634734
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2531765979634734
timing__hold__ws__corner:min_tt_025C_1v80,0.33440190452103924
timing__setup__ws__corner:min_tt_025C_1v80,5.849562777507192
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.334402
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,16.638094
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,24
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,198
design__max_fanout_violation__count__corner:min_ss_100C_1v60,7
design__max_cap_violation__count__corner:min_ss_100C_1v60,4
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2543329785430521
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2543329785430521
timing__hold__ws__corner:min_ss_100C_1v60,0.934730541647853
timing__setup__ws__corner:min_ss_100C_1v60,-2.7624747715688307
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-12.284259290818378
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-2.7624747715688307
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.934731
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,6
timing__setup_r2r__ws__corner:min_ss_100C_1v60,13.342451
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,24
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,4
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,7
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25268071683550014
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25268071683550014
timing__hold__ws__corner:min_ff_n40C_1v95,0.1117684865183949
timing__setup__ws__corner:min_ff_n40C_1v95,8.351999328537095
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.111768
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.732388
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,24
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,43
design__max_fanout_violation__count__corner:max_tt_025C_1v80,7
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2545789207055379
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2545789207055379
timing__hold__ws__corner:max_tt_025C_1v80,0.34183085107812095
timing__setup__ws__corner:max_tt_025C_1v80,5.512200629740722
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.341831
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,16.262978
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,24
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,341
design__max_fanout_violation__count__corner:max_ss_100C_1v60,7
design__max_cap_violation__count__corner:max_ss_100C_1v60,6
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2565724094693589
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2565724094693589
timing__hold__ws__corner:max_ss_100C_1v60,0.9468495144828043
timing__setup__ws__corner:max_ss_100C_1v60,-4.040274007491119
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-18.166290319554392
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-4.040274007491119
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.946850
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,6
timing__setup_r2r__ws__corner:max_ss_100C_1v60,12.714937
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,24
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,12
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,7
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25375008368306284
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25375008368306284
timing__hold__ws__corner:max_ff_n40C_1v95,0.1166763940710092
timing__setup__ws__corner:max_ff_n40C_1v95,8.196880739506256
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.116676
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.485548
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,24
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,24
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000888452
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000851373
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000736516
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000851373
design_powergrid__voltage__worst,0.0000851373
design_powergrid__voltage__worst__net:VPWR,1.79991
design_powergrid__drop__worst,0.0000888452
design_powergrid__drop__worst__net:VPWR,0.0000888452
design_powergrid__voltage__worst__net:VGND,0.0000851373
design_powergrid__drop__worst__net:VGND,0.0000851373
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000075499999999999997112878034888350242681553936563432216644287109375
ir__drop__worst,0.000088800000000000003604928855427402822897420264780521392822265625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
