// Seed: 1945166240
module module_0;
  tri id_2;
  id_3 :
  assert property (@(posedge 1'd0) id_2)
  else $display(id_2);
  id_4(
      id_1, 1
  );
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri id_3,
    input tri0 id_4,
    input wire id_5,
    output supply0 id_6,
    input uwire id_7,
    output wand id_8
    , id_16, id_17,
    output wor id_9,
    input tri0 id_10,
    output uwire id_11
    , id_18,
    output tri1 id_12,
    input supply0 id_13,
    output wire id_14
);
  module_0();
  wire id_19;
  wire id_20;
  wire id_21, id_22;
  wire id_23;
endmodule
