
FinalTemplate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .appdat       00000000  20040000  20040000  000060c0  2**0
                  CONTENTS
  2 .text         000047c0  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000000a0  080049c0  080049c0  000059c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08004a60  08004a60  000060c0  2**0
                  CONTENTS
  5 .ARM          00000008  08004a60  08004a60  00005a60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08004a68  08004a68  000060c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08004a68  08004a68  00005a68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  08004a6c  08004a6c  00005a6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         000000c0  20000000  08004a70  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000848  200000c0  08004b30  000060c0  2**2
                  ALLOC
 11 ._user_heap_stack 00002000  20000908  08004b30  00006908  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  000060c0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016f3b  00000000  00000000  000060ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002886  00000000  00000000  0001d029  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000abc9  00000000  00000000  0001f8af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000fe0  00000000  00000000  0002a478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000c3e  00000000  00000000  0002b458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002e7d1  00000000  00000000  0002c096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001acf2  00000000  00000000  0005a867  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0011e454  00000000  00000000  00075559  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001939ad  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000033e8  00000000  00000000  001939f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000054  00000000  00000000  00196dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200000c0 	.word	0x200000c0
 800021c:	00000000 	.word	0x00000000
 8000220:	080049a8 	.word	0x080049a8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200000c4 	.word	0x200000c4
 800023c:	080049a8 	.word	0x080049a8

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b96a 	b.w	80005cc <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	460c      	mov	r4, r1
 8000318:	2b00      	cmp	r3, #0
 800031a:	d14e      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031c:	4694      	mov	ip, r2
 800031e:	458c      	cmp	ip, r1
 8000320:	4686      	mov	lr, r0
 8000322:	fab2 f282 	clz	r2, r2
 8000326:	d962      	bls.n	80003ee <__udivmoddi4+0xde>
 8000328:	b14a      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032a:	f1c2 0320 	rsb	r3, r2, #32
 800032e:	4091      	lsls	r1, r2
 8000330:	fa20 f303 	lsr.w	r3, r0, r3
 8000334:	fa0c fc02 	lsl.w	ip, ip, r2
 8000338:	4319      	orrs	r1, r3
 800033a:	fa00 fe02 	lsl.w	lr, r0, r2
 800033e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000342:	fa1f f68c 	uxth.w	r6, ip
 8000346:	fbb1 f4f7 	udiv	r4, r1, r7
 800034a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800034e:	fb07 1114 	mls	r1, r7, r4, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb04 f106 	mul.w	r1, r4, r6
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f104 30ff 	add.w	r0, r4, #4294967295
 8000366:	f080 8112 	bcs.w	800058e <__udivmoddi4+0x27e>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 810f 	bls.w	800058e <__udivmoddi4+0x27e>
 8000370:	3c02      	subs	r4, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a59      	subs	r1, r3, r1
 8000376:	fa1f f38e 	uxth.w	r3, lr
 800037a:	fbb1 f0f7 	udiv	r0, r1, r7
 800037e:	fb07 1110 	mls	r1, r7, r0, r1
 8000382:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000386:	fb00 f606 	mul.w	r6, r0, r6
 800038a:	429e      	cmp	r6, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x94>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f100 31ff 	add.w	r1, r0, #4294967295
 8000396:	f080 80fc 	bcs.w	8000592 <__udivmoddi4+0x282>
 800039a:	429e      	cmp	r6, r3
 800039c:	f240 80f9 	bls.w	8000592 <__udivmoddi4+0x282>
 80003a0:	4463      	add	r3, ip
 80003a2:	3802      	subs	r0, #2
 80003a4:	1b9b      	subs	r3, r3, r6
 80003a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003aa:	2100      	movs	r1, #0
 80003ac:	b11d      	cbz	r5, 80003b6 <__udivmoddi4+0xa6>
 80003ae:	40d3      	lsrs	r3, r2
 80003b0:	2200      	movs	r2, #0
 80003b2:	e9c5 3200 	strd	r3, r2, [r5]
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d905      	bls.n	80003ca <__udivmoddi4+0xba>
 80003be:	b10d      	cbz	r5, 80003c4 <__udivmoddi4+0xb4>
 80003c0:	e9c5 0100 	strd	r0, r1, [r5]
 80003c4:	2100      	movs	r1, #0
 80003c6:	4608      	mov	r0, r1
 80003c8:	e7f5      	b.n	80003b6 <__udivmoddi4+0xa6>
 80003ca:	fab3 f183 	clz	r1, r3
 80003ce:	2900      	cmp	r1, #0
 80003d0:	d146      	bne.n	8000460 <__udivmoddi4+0x150>
 80003d2:	42a3      	cmp	r3, r4
 80003d4:	d302      	bcc.n	80003dc <__udivmoddi4+0xcc>
 80003d6:	4290      	cmp	r0, r2
 80003d8:	f0c0 80f0 	bcc.w	80005bc <__udivmoddi4+0x2ac>
 80003dc:	1a86      	subs	r6, r0, r2
 80003de:	eb64 0303 	sbc.w	r3, r4, r3
 80003e2:	2001      	movs	r0, #1
 80003e4:	2d00      	cmp	r5, #0
 80003e6:	d0e6      	beq.n	80003b6 <__udivmoddi4+0xa6>
 80003e8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ec:	e7e3      	b.n	80003b6 <__udivmoddi4+0xa6>
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	f040 8090 	bne.w	8000514 <__udivmoddi4+0x204>
 80003f4:	eba1 040c 	sub.w	r4, r1, ip
 80003f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003fc:	fa1f f78c 	uxth.w	r7, ip
 8000400:	2101      	movs	r1, #1
 8000402:	fbb4 f6f8 	udiv	r6, r4, r8
 8000406:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800040a:	fb08 4416 	mls	r4, r8, r6, r4
 800040e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000412:	fb07 f006 	mul.w	r0, r7, r6
 8000416:	4298      	cmp	r0, r3
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x11c>
 800041a:	eb1c 0303 	adds.w	r3, ip, r3
 800041e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x11a>
 8000424:	4298      	cmp	r0, r3
 8000426:	f200 80cd 	bhi.w	80005c4 <__udivmoddi4+0x2b4>
 800042a:	4626      	mov	r6, r4
 800042c:	1a1c      	subs	r4, r3, r0
 800042e:	fa1f f38e 	uxth.w	r3, lr
 8000432:	fbb4 f0f8 	udiv	r0, r4, r8
 8000436:	fb08 4410 	mls	r4, r8, r0, r4
 800043a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800043e:	fb00 f707 	mul.w	r7, r0, r7
 8000442:	429f      	cmp	r7, r3
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x148>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 34ff 	add.w	r4, r0, #4294967295
 800044e:	d202      	bcs.n	8000456 <__udivmoddi4+0x146>
 8000450:	429f      	cmp	r7, r3
 8000452:	f200 80b0 	bhi.w	80005b6 <__udivmoddi4+0x2a6>
 8000456:	4620      	mov	r0, r4
 8000458:	1bdb      	subs	r3, r3, r7
 800045a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800045e:	e7a5      	b.n	80003ac <__udivmoddi4+0x9c>
 8000460:	f1c1 0620 	rsb	r6, r1, #32
 8000464:	408b      	lsls	r3, r1
 8000466:	fa22 f706 	lsr.w	r7, r2, r6
 800046a:	431f      	orrs	r7, r3
 800046c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000470:	fa04 f301 	lsl.w	r3, r4, r1
 8000474:	ea43 030c 	orr.w	r3, r3, ip
 8000478:	40f4      	lsrs	r4, r6
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	0c38      	lsrs	r0, r7, #16
 8000480:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000484:	fbb4 fef0 	udiv	lr, r4, r0
 8000488:	fa1f fc87 	uxth.w	ip, r7
 800048c:	fb00 441e 	mls	r4, r0, lr, r4
 8000490:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000494:	fb0e f90c 	mul.w	r9, lr, ip
 8000498:	45a1      	cmp	r9, r4
 800049a:	fa02 f201 	lsl.w	r2, r2, r1
 800049e:	d90a      	bls.n	80004b6 <__udivmoddi4+0x1a6>
 80004a0:	193c      	adds	r4, r7, r4
 80004a2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004a6:	f080 8084 	bcs.w	80005b2 <__udivmoddi4+0x2a2>
 80004aa:	45a1      	cmp	r9, r4
 80004ac:	f240 8081 	bls.w	80005b2 <__udivmoddi4+0x2a2>
 80004b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004b4:	443c      	add	r4, r7
 80004b6:	eba4 0409 	sub.w	r4, r4, r9
 80004ba:	fa1f f983 	uxth.w	r9, r3
 80004be:	fbb4 f3f0 	udiv	r3, r4, r0
 80004c2:	fb00 4413 	mls	r4, r0, r3, r4
 80004c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d907      	bls.n	80004e2 <__udivmoddi4+0x1d2>
 80004d2:	193c      	adds	r4, r7, r4
 80004d4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004d8:	d267      	bcs.n	80005aa <__udivmoddi4+0x29a>
 80004da:	45a4      	cmp	ip, r4
 80004dc:	d965      	bls.n	80005aa <__udivmoddi4+0x29a>
 80004de:	3b02      	subs	r3, #2
 80004e0:	443c      	add	r4, r7
 80004e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004e6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ea:	eba4 040c 	sub.w	r4, r4, ip
 80004ee:	429c      	cmp	r4, r3
 80004f0:	46ce      	mov	lr, r9
 80004f2:	469c      	mov	ip, r3
 80004f4:	d351      	bcc.n	800059a <__udivmoddi4+0x28a>
 80004f6:	d04e      	beq.n	8000596 <__udivmoddi4+0x286>
 80004f8:	b155      	cbz	r5, 8000510 <__udivmoddi4+0x200>
 80004fa:	ebb8 030e 	subs.w	r3, r8, lr
 80004fe:	eb64 040c 	sbc.w	r4, r4, ip
 8000502:	fa04 f606 	lsl.w	r6, r4, r6
 8000506:	40cb      	lsrs	r3, r1
 8000508:	431e      	orrs	r6, r3
 800050a:	40cc      	lsrs	r4, r1
 800050c:	e9c5 6400 	strd	r6, r4, [r5]
 8000510:	2100      	movs	r1, #0
 8000512:	e750      	b.n	80003b6 <__udivmoddi4+0xa6>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f103 	lsr.w	r1, r0, r3
 800051c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000520:	fa24 f303 	lsr.w	r3, r4, r3
 8000524:	4094      	lsls	r4, r2
 8000526:	430c      	orrs	r4, r1
 8000528:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800052c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000530:	fa1f f78c 	uxth.w	r7, ip
 8000534:	fbb3 f0f8 	udiv	r0, r3, r8
 8000538:	fb08 3110 	mls	r1, r8, r0, r3
 800053c:	0c23      	lsrs	r3, r4, #16
 800053e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000542:	fb00 f107 	mul.w	r1, r0, r7
 8000546:	4299      	cmp	r1, r3
 8000548:	d908      	bls.n	800055c <__udivmoddi4+0x24c>
 800054a:	eb1c 0303 	adds.w	r3, ip, r3
 800054e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000552:	d22c      	bcs.n	80005ae <__udivmoddi4+0x29e>
 8000554:	4299      	cmp	r1, r3
 8000556:	d92a      	bls.n	80005ae <__udivmoddi4+0x29e>
 8000558:	3802      	subs	r0, #2
 800055a:	4463      	add	r3, ip
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b2a4      	uxth	r4, r4
 8000560:	fbb3 f1f8 	udiv	r1, r3, r8
 8000564:	fb08 3311 	mls	r3, r8, r1, r3
 8000568:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800056c:	fb01 f307 	mul.w	r3, r1, r7
 8000570:	42a3      	cmp	r3, r4
 8000572:	d908      	bls.n	8000586 <__udivmoddi4+0x276>
 8000574:	eb1c 0404 	adds.w	r4, ip, r4
 8000578:	f101 36ff 	add.w	r6, r1, #4294967295
 800057c:	d213      	bcs.n	80005a6 <__udivmoddi4+0x296>
 800057e:	42a3      	cmp	r3, r4
 8000580:	d911      	bls.n	80005a6 <__udivmoddi4+0x296>
 8000582:	3902      	subs	r1, #2
 8000584:	4464      	add	r4, ip
 8000586:	1ae4      	subs	r4, r4, r3
 8000588:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800058c:	e739      	b.n	8000402 <__udivmoddi4+0xf2>
 800058e:	4604      	mov	r4, r0
 8000590:	e6f0      	b.n	8000374 <__udivmoddi4+0x64>
 8000592:	4608      	mov	r0, r1
 8000594:	e706      	b.n	80003a4 <__udivmoddi4+0x94>
 8000596:	45c8      	cmp	r8, r9
 8000598:	d2ae      	bcs.n	80004f8 <__udivmoddi4+0x1e8>
 800059a:	ebb9 0e02 	subs.w	lr, r9, r2
 800059e:	eb63 0c07 	sbc.w	ip, r3, r7
 80005a2:	3801      	subs	r0, #1
 80005a4:	e7a8      	b.n	80004f8 <__udivmoddi4+0x1e8>
 80005a6:	4631      	mov	r1, r6
 80005a8:	e7ed      	b.n	8000586 <__udivmoddi4+0x276>
 80005aa:	4603      	mov	r3, r0
 80005ac:	e799      	b.n	80004e2 <__udivmoddi4+0x1d2>
 80005ae:	4630      	mov	r0, r6
 80005b0:	e7d4      	b.n	800055c <__udivmoddi4+0x24c>
 80005b2:	46d6      	mov	lr, sl
 80005b4:	e77f      	b.n	80004b6 <__udivmoddi4+0x1a6>
 80005b6:	4463      	add	r3, ip
 80005b8:	3802      	subs	r0, #2
 80005ba:	e74d      	b.n	8000458 <__udivmoddi4+0x148>
 80005bc:	4606      	mov	r6, r0
 80005be:	4623      	mov	r3, r4
 80005c0:	4608      	mov	r0, r1
 80005c2:	e70f      	b.n	80003e4 <__udivmoddi4+0xd4>
 80005c4:	3e02      	subs	r6, #2
 80005c6:	4463      	add	r3, ip
 80005c8:	e730      	b.n	800042c <__udivmoddi4+0x11c>
 80005ca:	bf00      	nop

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <switchGameButtonInit>:
DMA_HandleTypeDef DMAHandle;



void switchGameButtonInit()
{
 80005d0:	b500      	push	{lr}
 80005d2:	b087      	sub	sp, #28
	GPIO_InitTypeDef switch_game_button_handler = {0};
 80005d4:	2300      	movs	r3, #0
 80005d6:	9301      	str	r3, [sp, #4]
 80005d8:	9302      	str	r3, [sp, #8]
 80005da:	9303      	str	r3, [sp, #12]
 80005dc:	9304      	str	r3, [sp, #16]
 80005de:	9305      	str	r3, [sp, #20]

	switch_game_button_handler.Pin = SWITCH_GAME_BUTTON_PIN;
 80005e0:	2301      	movs	r3, #1
 80005e2:	9301      	str	r3, [sp, #4]
	switch_game_button_handler.Mode = GPIO_MODE_IT_FALLING;
 80005e4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80005e8:	9302      	str	r3, [sp, #8]
	switch_game_button_handler.Pull = GPIO_PULLDOWN;
 80005ea:	2302      	movs	r3, #2
 80005ec:	9303      	str	r3, [sp, #12]
	switch_game_button_handler.Speed = GPIO_SPEED_HIGH;
 80005ee:	2303      	movs	r3, #3
 80005f0:	9304      	str	r3, [sp, #16]

	HAL_GPIO_Init(SWITCH_GAME_BUTTON_PORT, &switch_game_button_handler);
 80005f2:	a901      	add	r1, sp, #4
 80005f4:	4804      	ldr	r0, [pc, #16]	@ (8000608 <switchGameButtonInit+0x38>)
 80005f6:	f001 f8cb 	bl	8001790 <HAL_GPIO_Init>

	// Enable the Interrupt
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80005fa:	2006      	movs	r0, #6
 80005fc:	f000 fe86 	bl	800130c <HAL_NVIC_EnableIRQ>
}
 8000600:	b007      	add	sp, #28
 8000602:	f85d fb04 	ldr.w	pc, [sp], #4
 8000606:	bf00      	nop
 8000608:	40020000 	.word	0x40020000

0800060c <EXTI0_IRQHandler>:

	SimpleOS();
}

void EXTI0_IRQHandler()
{
 800060c:	b508      	push	{r3, lr}
	//HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);

	EXTI->SWIER |= 1;
 800060e:	4b09      	ldr	r3, [pc, #36]	@ (8000634 <EXTI0_IRQHandler+0x28>)
 8000610:	691a      	ldr	r2, [r3, #16]
 8000612:	f042 0201 	orr.w	r2, r2, #1
 8000616:	611a      	str	r2, [r3, #16]
	EXTI->PR |= 1;
 8000618:	695a      	ldr	r2, [r3, #20]
 800061a:	f042 0201 	orr.w	r2, r2, #1
 800061e:	615a      	str	r2, [r3, #20]

	//NVIC_ClearPendingIRQ(EXTI0_IRQn);

	printf("Num1 : %d, Num2 : %d \r\n", num_to_inc1, num_to_inc2);
 8000620:	4b05      	ldr	r3, [pc, #20]	@ (8000638 <EXTI0_IRQHandler+0x2c>)
 8000622:	781a      	ldrb	r2, [r3, #0]
 8000624:	7859      	ldrb	r1, [r3, #1]
 8000626:	4805      	ldr	r0, [pc, #20]	@ (800063c <EXTI0_IRQHandler+0x30>)
 8000628:	f003 fa84 	bl	8003b34 <iprintf>

	//asm volatile ("STR r14, %0" : addrToCopyTo);


	//asm volatile("MOV r14, #0xFFFFFFF9 ");
	asm volatile("STR %0, [r13, #32]" : "+r" (addr));
 800062c:	4b04      	ldr	r3, [pc, #16]	@ (8000640 <EXTI0_IRQHandler+0x34>)
 800062e:	9308      	str	r3, [sp, #32]

}
 8000630:	bd08      	pop	{r3, pc}
 8000632:	bf00      	nop
 8000634:	40013c00 	.word	0x40013c00
 8000638:	200000dc 	.word	0x200000dc
 800063c:	080049e0 	.word	0x080049e0
 8000640:	08000751 	.word	0x08000751

08000644 <prog_index_inc>:

}

void prog_index_inc(uint8_t * ind)
{
	++(*ind);
 8000644:	7803      	ldrb	r3, [r0, #0]
 8000646:	3301      	adds	r3, #1
 8000648:	b2db      	uxtb	r3, r3
 800064a:	7003      	strb	r3, [r0, #0]
	if (*ind == MAX_NUMBER_OF_EXTERNAL_PROGRAMS)
 800064c:	2b03      	cmp	r3, #3
 800064e:	d000      	beq.n	8000652 <prog_index_inc+0xe>
	{
		*ind = 0;
	}
}
 8000650:	4770      	bx	lr
		*ind = 0;
 8000652:	2300      	movs	r3, #0
 8000654:	7003      	strb	r3, [r0, #0]
}
 8000656:	e7fb      	b.n	8000650 <prog_index_inc+0xc>

08000658 <SimpleOS>:

void SimpleOS()
{
 8000658:	b508      	push	{r3, lr}
	prog_index_inc(&prog_index);
 800065a:	4825      	ldr	r0, [pc, #148]	@ (80006f0 <SimpleOS+0x98>)
 800065c:	f7ff fff2 	bl	8000644 <prog_index_inc>

	while (!my_carts[prog_index].data_initialized)
 8000660:	e002      	b.n	8000668 <SimpleOS+0x10>
	{
		prog_index_inc(&prog_index);
 8000662:	4823      	ldr	r0, [pc, #140]	@ (80006f0 <SimpleOS+0x98>)
 8000664:	f7ff ffee 	bl	8000644 <prog_index_inc>
	while (!my_carts[prog_index].data_initialized)
 8000668:	4b21      	ldr	r3, [pc, #132]	@ (80006f0 <SimpleOS+0x98>)
 800066a:	781a      	ldrb	r2, [r3, #0]
 800066c:	4b21      	ldr	r3, [pc, #132]	@ (80006f4 <SimpleOS+0x9c>)
 800066e:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8000672:	fb01 3302 	mla	r3, r1, r2, r3
 8000676:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 800067a:	2b00      	cmp	r3, #0
 800067c:	d0f1      	beq.n	8000662 <SimpleOS+0xa>
	}

	uint32_t new_sp_loc;
	if (prog_index == 0)
 800067e:	b982      	cbnz	r2, 80006a2 <SimpleOS+0x4a>
	{
		// Adjust the stack pointer and go into the function
		new_sp_loc = (base_sp - STACK_SPACE_NEEDED_FOR_MAIN - STACK_SPACE_FOR_OS_CALL);
 8000680:	481c      	ldr	r0, [pc, #112]	@ (80006f4 <SimpleOS+0x9c>)
 8000682:	f8d0 3340 	ldr.w	r3, [r0, #832]	@ 0x340
 8000686:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
		asm volatile ("MOV sp, %0" :
 800068a:	469d      	mov	sp, r3
				"+r" (new_sp_loc));
		// Now call the function
		myFunc1 = (void (*) (uint8_t *, uint8_t) )
			(my_carts[0].cart_rom+my_carts[0].mainoffset+1);
 800068c:	1d03      	adds	r3, r0, #4
 800068e:	f8d0 2108 	ldr.w	r2, [r0, #264]	@ 0x108
 8000692:	3201      	adds	r2, #1
		myFunc1 = (void (*) (uint8_t *, uint8_t) )
 8000694:	4413      	add	r3, r2
 8000696:	f8c0 3344 	str.w	r3, [r0, #836]	@ 0x344
		myFunc1(&num_to_inc1, 1);
 800069a:	2101      	movs	r1, #1
 800069c:	4408      	add	r0, r1
 800069e:	4798      	blx	r3
			(my_carts[2].cart_rom+my_carts[2].mainoffset+1);
		myFunc3(&num_to_inc2, -1);
	}


}
 80006a0:	bd08      	pop	{r3, pc}
	else if (prog_index == 1)
 80006a2:	2a01      	cmp	r2, #1
 80006a4:	d012      	beq.n	80006cc <SimpleOS+0x74>
	else if (prog_index == 2)
 80006a6:	2a02      	cmp	r2, #2
 80006a8:	d1fa      	bne.n	80006a0 <SimpleOS+0x48>
		new_sp_loc = base_sp - STACK_SPACE_NEEDED_FOR_MAIN - STACK_SPACE_FOR_OS_CALL -
 80006aa:	4812      	ldr	r0, [pc, #72]	@ (80006f4 <SimpleOS+0x9c>)
 80006ac:	f8d0 3340 	ldr.w	r3, [r0, #832]	@ 0x340
 80006b0:	f6a3 0334 	subw	r3, r3, #2100	@ 0x834
		asm volatile ("MOV sp, %0" :
 80006b4:	469d      	mov	sp, r3
			(my_carts[2].cart_rom+my_carts[2].mainoffset+1);
 80006b6:	f500 730b 	add.w	r3, r0, #556	@ 0x22c
 80006ba:	f8d0 2330 	ldr.w	r2, [r0, #816]	@ 0x330
 80006be:	3201      	adds	r2, #1
		myFunc3 = (void (*) (uint8_t *, uint8_t) )
 80006c0:	4413      	add	r3, r2
 80006c2:	f8c0 334c 	str.w	r3, [r0, #844]	@ 0x34c
		myFunc3(&num_to_inc2, -1);
 80006c6:	21ff      	movs	r1, #255	@ 0xff
 80006c8:	4798      	blx	r3
}
 80006ca:	e7e9      	b.n	80006a0 <SimpleOS+0x48>
		new_sp_loc = base_sp - STACK_SPACE_NEEDED_FOR_MAIN - STACK_SPACE_FOR_OS_CALL -
 80006cc:	4809      	ldr	r0, [pc, #36]	@ (80006f4 <SimpleOS+0x9c>)
 80006ce:	f8d0 3340 	ldr.w	r3, [r0, #832]	@ 0x340
 80006d2:	f5a3 63c8 	sub.w	r3, r3, #1600	@ 0x640
		asm volatile ("MOV sp, %0" :
 80006d6:	469d      	mov	sp, r3
			(my_carts[1].cart_rom+my_carts[1].mainoffset+1);
 80006d8:	f500 738c 	add.w	r3, r0, #280	@ 0x118
 80006dc:	f8d0 221c 	ldr.w	r2, [r0, #540]	@ 0x21c
 80006e0:	3201      	adds	r2, #1
		myFunc2 = (void (*) (uint8_t *, uint8_t) )
 80006e2:	4413      	add	r3, r2
 80006e4:	f8c0 3348 	str.w	r3, [r0, #840]	@ 0x348
		myFunc2(&num_to_inc2, 2);
 80006e8:	2102      	movs	r1, #2
 80006ea:	4798      	blx	r3
 80006ec:	e7d8      	b.n	80006a0 <SimpleOS+0x48>
 80006ee:	bf00      	nop
 80006f0:	20000000 	.word	0x20000000
 80006f4:	200000dc 	.word	0x200000dc

080006f8 <main>:
int main(void){
 80006f8:	b510      	push	{r4, lr}
	Sys_Init();
 80006fa:	f000 fa3b 	bl	8000b74 <Sys_Init>
	spi_flash_interface_initialize_SPI();
 80006fe:	f000 faf7 	bl	8000cf0 <spi_flash_interface_initialize_SPI>
	switchGameButtonInit();
 8000702:	f7ff ff65 	bl	80005d0 <switchGameButtonInit>
	spi_flash_begin_autonomous_reads(my_carts);
 8000706:	4c11      	ldr	r4, [pc, #68]	@ (800074c <main+0x54>)
 8000708:	1d20      	adds	r0, r4, #4
 800070a:	f000 fb51 	bl	8000db0 <spi_flash_begin_autonomous_reads>
	asm("STR r13, %0" : "=m" (base_sp));
 800070e:	f8c4 d340 	str.w	sp, [r4, #832]	@ 0x340
	for (uint8_t i = 0; i<3; ++i)
 8000712:	2300      	movs	r3, #0
 8000714:	e009      	b.n	800072a <main+0x32>
		my_carts[i].data_initialized = false;
 8000716:	4a0d      	ldr	r2, [pc, #52]	@ (800074c <main+0x54>)
 8000718:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800071c:	fb01 2203 	mla	r2, r1, r3, r2
 8000720:	2100      	movs	r1, #0
 8000722:	f882 1114 	strb.w	r1, [r2, #276]	@ 0x114
	for (uint8_t i = 0; i<3; ++i)
 8000726:	3301      	adds	r3, #1
 8000728:	b2db      	uxtb	r3, r3
 800072a:	2b02      	cmp	r3, #2
 800072c:	d9f3      	bls.n	8000716 <main+0x1e>
	myFunc1 = (void (*) (uint8_t *, uint8_t) )(my_carts[0].cart_rom+1);
 800072e:	4b07      	ldr	r3, [pc, #28]	@ (800074c <main+0x54>)
 8000730:	1d5a      	adds	r2, r3, #5
 8000732:	f8c3 2344 	str.w	r2, [r3, #836]	@ 0x344
	myFunc2 = (void (*) (uint8_t *, uint8_t) )(my_carts[1].cart_rom+1);
 8000736:	f203 1219 	addw	r2, r3, #281	@ 0x119
 800073a:	f8c3 2348 	str.w	r2, [r3, #840]	@ 0x348
	myFunc3 = (void (*) (uint8_t *, uint8_t) )(my_carts[2].cart_rom+1);
 800073e:	f203 222d 	addw	r2, r3, #557	@ 0x22d
 8000742:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
		SimpleOS();
 8000746:	f7ff ff87 	bl	8000658 <SimpleOS>
	while(1)
 800074a:	e7fc      	b.n	8000746 <main+0x4e>
 800074c:	200000dc 	.word	0x200000dc

08000750 <justCallTheOS>:
{
 8000750:	b508      	push	{r3, lr}
	uint32_t new_sp_location = (base_sp - STACK_SPACE_NEEDED_FOR_MAIN);
 8000752:	4b04      	ldr	r3, [pc, #16]	@ (8000764 <justCallTheOS+0x14>)
 8000754:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8000758:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
	asm volatile("MOV sp, %0" : "+r" (new_sp_location));
 800075c:	469d      	mov	sp, r3
	SimpleOS();
 800075e:	f7ff ff7b 	bl	8000658 <SimpleOS>
}
 8000762:	bd08      	pop	{r3, pc}
 8000764:	200000dc 	.word	0x200000dc

08000768 <cart_ids_match>:
	return true;
}

bool cart_ids_match(cartridge_t const * const the_cart, uint8_t * read_id)
{
	uint8_t * cart_id = the_cart->cart_unique_id;
 8000768:	f500 7084 	add.w	r0, r0, #264	@ 0x108

	for (unsigned int i = 0; i < 8; ++i)
 800076c:	2300      	movs	r3, #0
 800076e:	2b07      	cmp	r3, #7
 8000770:	d806      	bhi.n	8000780 <cart_ids_match+0x18>
	{
		if (cart_id[i] != read_id[i]) return false;
 8000772:	f810 c003 	ldrb.w	ip, [r0, r3]
 8000776:	5cca      	ldrb	r2, [r1, r3]
 8000778:	4594      	cmp	ip, r2
 800077a:	d103      	bne.n	8000784 <cart_ids_match+0x1c>
	for (unsigned int i = 0; i < 8; ++i)
 800077c:	3301      	adds	r3, #1
 800077e:	e7f6      	b.n	800076e <cart_ids_match+0x6>
	}
	return true;
 8000780:	2001      	movs	r0, #1
 8000782:	4770      	bx	lr
		if (cart_id[i] != read_id[i]) return false;
 8000784:	2000      	movs	r0, #0
}
 8000786:	4770      	bx	lr

08000788 <processCartHeader>:
 *    data and the second represents the offset of where the first
 *    function is in memory.
 */
bool processCartHeader(cartridge_t * const cart_ptr,
	uint8_t const * const hdr)
{
 8000788:	b510      	push	{r4, lr}
 800078a:	4604      	mov	r4, r0
	for (uint8_t i = 0; i<4; ++i)
 800078c:	2300      	movs	r3, #0
 800078e:	e019      	b.n	80007c4 <processCartHeader+0x3c>
	{
		cart_ptr->num_bytes |= hdr[i] << (8 * (3-i));
 8000790:	f8d4 0100 	ldr.w	r0, [r4, #256]	@ 0x100
 8000794:	f811 c003 	ldrb.w	ip, [r1, r3]
 8000798:	f1c3 0203 	rsb	r2, r3, #3
 800079c:	00d2      	lsls	r2, r2, #3
 800079e:	fa0c fc02 	lsl.w	ip, ip, r2
 80007a2:	ea40 000c 	orr.w	r0, r0, ip
 80007a6:	f8c4 0100 	str.w	r0, [r4, #256]	@ 0x100
		cart_ptr->mainoffset |= hdr[4+i] << (8 * (3-i));
 80007aa:	f8d4 0104 	ldr.w	r0, [r4, #260]	@ 0x104
 80007ae:	f103 0c04 	add.w	ip, r3, #4
 80007b2:	f811 c00c 	ldrb.w	ip, [r1, ip]
 80007b6:	fa0c f202 	lsl.w	r2, ip, r2
 80007ba:	4310      	orrs	r0, r2
 80007bc:	f8c4 0104 	str.w	r0, [r4, #260]	@ 0x104
	for (uint8_t i = 0; i<4; ++i)
 80007c0:	3301      	adds	r3, #1
 80007c2:	b2db      	uxtb	r3, r3
 80007c4:	2b03      	cmp	r3, #3
 80007c6:	d9e3      	bls.n	8000790 <processCartHeader+0x8>
	}
	printf("Cart header read: (size = %ld), (main offset = %d)\r\n",
 80007c8:	f8d4 2104 	ldr.w	r2, [r4, #260]	@ 0x104
 80007cc:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80007d0:	4806      	ldr	r0, [pc, #24]	@ (80007ec <processCartHeader+0x64>)
 80007d2:	f003 f9af 	bl	8003b34 <iprintf>
		cart_ptr->num_bytes, cart_ptr->mainoffset);

	if (cart_ptr->mainoffset > cart_ptr->num_bytes) return false;
 80007d6:	f8d4 2104 	ldr.w	r2, [r4, #260]	@ 0x104
 80007da:	f8d4 3100 	ldr.w	r3, [r4, #256]	@ 0x100
 80007de:	429a      	cmp	r2, r3
 80007e0:	d801      	bhi.n	80007e6 <processCartHeader+0x5e>

	return true;
 80007e2:	2001      	movs	r0, #1
}
 80007e4:	bd10      	pop	{r4, pc}
	if (cart_ptr->mainoffset > cart_ptr->num_bytes) return false;
 80007e6:	2000      	movs	r0, #0
 80007e8:	e7fc      	b.n	80007e4 <processCartHeader+0x5c>
 80007ea:	bf00      	nop
 80007ec:	080049f8 	.word	0x080049f8

080007f0 <SCB_EnableICache>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80007f0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80007f4:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80007f8:	4b08      	ldr	r3, [pc, #32]	@ (800081c <SCB_EnableICache+0x2c>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000800:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000804:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000808:	695a      	ldr	r2, [r3, #20]
 800080a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800080e:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000810:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000814:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	e000ed00 	.word	0xe000ed00

08000820 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000820:	b410      	push	{r4}
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000822:	4b15      	ldr	r3, [pc, #84]	@ (8000878 <SCB_EnableDCache+0x58>)
 8000824:	2200      	movs	r2, #0
 8000826:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800082a:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 800082e:	f8d3 4080 	ldr.w	r4, [r3, #128]	@ 0x80

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000832:	f3c4 304e 	ubfx	r0, r4, #13, #15
 8000836:	e000      	b.n	800083a <SCB_EnableDCache+0x1a>
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
    } while(sets-- != 0U);
 8000838:	4618      	mov	r0, r3
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800083a:	f3c4 02c9 	ubfx	r2, r4, #3, #10
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800083e:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000842:	ea03 1340 	and.w	r3, r3, r0, lsl #5
 8000846:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
 800084a:	490b      	ldr	r1, [pc, #44]	@ (8000878 <SCB_EnableDCache+0x58>)
 800084c:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 8000850:	4613      	mov	r3, r2
 8000852:	3a01      	subs	r2, #1
 8000854:	2b00      	cmp	r3, #0
 8000856:	d1f2      	bne.n	800083e <SCB_EnableDCache+0x1e>
    } while(sets-- != 0U);
 8000858:	1e43      	subs	r3, r0, #1
 800085a:	2800      	cmp	r0, #0
 800085c:	d1ec      	bne.n	8000838 <SCB_EnableDCache+0x18>
 800085e:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000862:	694b      	ldr	r3, [r1, #20]
 8000864:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000868:	614b      	str	r3, [r1, #20]
 800086a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800086e:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
 8000872:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000876:	4770      	bx	lr
 8000878:	e000ed00 	.word	0xe000ed00

0800087c <SystemClock_Config>:
  *            Main regulator output voltage  = Scale1 mode
  *            Flash Latency(WS)              = 7
  * @param  None
  * @retval None
  */
void SystemClock_Config(void) {
 800087c:	b500      	push	{lr}
 800087e:	b093      	sub	sp, #76	@ 0x4c
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000880:	2301      	movs	r3, #1
 8000882:	9300      	str	r3, [sp, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000884:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000888:	9301      	str	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800088a:	2302      	movs	r3, #2
 800088c:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800088e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000892:	9207      	str	r2, [sp, #28]
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000894:	2219      	movs	r2, #25
 8000896:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.PLL.PLLN = 432;
 8000898:	f44f 72d8 	mov.w	r2, #432	@ 0x1b0
 800089c:	9209      	str	r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800089e:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80008a0:	2309      	movs	r3, #9
 80008a2:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = 7;
 80008a4:	2307      	movs	r3, #7
 80008a6:	930c      	str	r3, [sp, #48]	@ 0x30

  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80008a8:	4668      	mov	r0, sp
 80008aa:	f001 f8b7 	bl	8001a1c <HAL_RCC_OscConfig>
  if(ret != HAL_OK) {
 80008ae:	b100      	cbz	r0, 80008b2 <SystemClock_Config+0x36>
    while(1) { ; }
 80008b0:	e7fe      	b.n	80008b0 <SystemClock_Config+0x34>
  }

  /* Activate the OverDrive to reach the 216 MHz Frequency */
  ret = HAL_PWREx_EnableOverDrive();
 80008b2:	f001 f875 	bl	80019a0 <HAL_PWREx_EnableOverDrive>
  if(ret != HAL_OK) {
 80008b6:	b100      	cbz	r0, 80008ba <SystemClock_Config+0x3e>
    while(1) { ; }
 80008b8:	e7fe      	b.n	80008b8 <SystemClock_Config+0x3c>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80008ba:	230f      	movs	r3, #15
 80008bc:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008be:	2302      	movs	r3, #2
 80008c0:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008c2:	2300      	movs	r3, #0
 80008c4:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008c6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008ca:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008d0:	9311      	str	r3, [sp, #68]	@ 0x44

  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
 80008d2:	2107      	movs	r1, #7
 80008d4:	a80d      	add	r0, sp, #52	@ 0x34
 80008d6:	f001 fb17 	bl	8001f08 <HAL_RCC_ClockConfig>
  if(ret != HAL_OK) {
 80008da:	b100      	cbz	r0, 80008de <SystemClock_Config+0x62>
    while(1) { ; }
 80008dc:	e7fe      	b.n	80008dc <SystemClock_Config+0x60>
  }
}
 80008de:	b013      	add	sp, #76	@ 0x4c
 80008e0:	f85d fb04 	ldr.w	pc, [sp], #4

080008e4 <CPU_CACHE_Enable>:

// Enables CPU Instruction and Data Caches
void CPU_CACHE_Enable(void) {
 80008e4:	b508      	push	{r3, lr}
  /* Enable I-Cache */
  SCB_EnableICache();
 80008e6:	f7ff ff83 	bl	80007f0 <SCB_EnableICache>

  /* Enable D-Cache */
  SCB_EnableDCache();
 80008ea:	f7ff ff99 	bl	8000820 <SCB_EnableDCache>
}
 80008ee:	bd08      	pop	{r3, pc}

080008f0 <Clock_Inits>:
	initUart(&USB_UART, 115200, USART1);
	setbuf(stdout, NULL);
}

// Initializes clocks for various peripherals. Some might need to be added!
void Clock_Inits(void) {
 80008f0:	b0a4      	sub	sp, #144	@ 0x90
	// Clock all GPIO ports and Timers.
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80008f2:	4b9f      	ldr	r3, [pc, #636]	@ (8000b70 <Clock_Inits+0x280>)
 80008f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008f6:	f042 0201 	orr.w	r2, r2, #1
 80008fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80008fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008fe:	f002 0201 	and.w	r2, r2, #1
 8000902:	9201      	str	r2, [sp, #4]
 8000904:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000906:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000908:	f042 0202 	orr.w	r2, r2, #2
 800090c:	631a      	str	r2, [r3, #48]	@ 0x30
 800090e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000910:	f002 0202 	and.w	r2, r2, #2
 8000914:	9202      	str	r2, [sp, #8]
 8000916:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000918:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800091a:	f042 0204 	orr.w	r2, r2, #4
 800091e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000920:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000922:	f002 0204 	and.w	r2, r2, #4
 8000926:	9203      	str	r2, [sp, #12]
 8000928:	9a03      	ldr	r2, [sp, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800092a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800092c:	f042 0208 	orr.w	r2, r2, #8
 8000930:	631a      	str	r2, [r3, #48]	@ 0x30
 8000932:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000934:	f002 0208 	and.w	r2, r2, #8
 8000938:	9204      	str	r2, [sp, #16]
 800093a:	9a04      	ldr	r2, [sp, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800093c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800093e:	f042 0210 	orr.w	r2, r2, #16
 8000942:	631a      	str	r2, [r3, #48]	@ 0x30
 8000944:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000946:	f002 0210 	and.w	r2, r2, #16
 800094a:	9205      	str	r2, [sp, #20]
 800094c:	9a05      	ldr	r2, [sp, #20]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800094e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000950:	f042 0220 	orr.w	r2, r2, #32
 8000954:	631a      	str	r2, [r3, #48]	@ 0x30
 8000956:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000958:	f002 0220 	and.w	r2, r2, #32
 800095c:	9206      	str	r2, [sp, #24]
 800095e:	9a06      	ldr	r2, [sp, #24]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8000960:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000962:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000966:	631a      	str	r2, [r3, #48]	@ 0x30
 8000968:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800096a:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 800096e:	9207      	str	r2, [sp, #28]
 8000970:	9a07      	ldr	r2, [sp, #28]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000972:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000974:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000978:	631a      	str	r2, [r3, #48]	@ 0x30
 800097a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800097c:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000980:	9208      	str	r2, [sp, #32]
 8000982:	9a08      	ldr	r2, [sp, #32]
	__HAL_RCC_GPIOI_CLK_ENABLE();
 8000984:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000986:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800098a:	631a      	str	r2, [r3, #48]	@ 0x30
 800098c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800098e:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 8000992:	9209      	str	r2, [sp, #36]	@ 0x24
 8000994:	9a09      	ldr	r2, [sp, #36]	@ 0x24
	__HAL_RCC_GPIOJ_CLK_ENABLE();
 8000996:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000998:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800099c:	631a      	str	r2, [r3, #48]	@ 0x30
 800099e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009a0:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 80009a4:	920a      	str	r2, [sp, #40]	@ 0x28
 80009a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
	__HAL_RCC_GPIOK_CLK_ENABLE();
 80009a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009aa:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80009ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80009b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009b2:	f402 6280 	and.w	r2, r2, #1024	@ 0x400
 80009b6:	920b      	str	r2, [sp, #44]	@ 0x2c
 80009b8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80009bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80009c0:	645a      	str	r2, [r3, #68]	@ 0x44
 80009c2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80009c4:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80009c8:	920c      	str	r2, [sp, #48]	@ 0x30
 80009ca:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
	__HAL_RCC_TIM1_CLK_ENABLE();
 80009cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80009ce:	f042 0201 	orr.w	r2, r2, #1
 80009d2:	645a      	str	r2, [r3, #68]	@ 0x44
 80009d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80009d6:	f002 0201 	and.w	r2, r2, #1
 80009da:	920d      	str	r2, [sp, #52]	@ 0x34
 80009dc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
	__HAL_RCC_TIM2_CLK_ENABLE();
 80009de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009e0:	f042 0201 	orr.w	r2, r2, #1
 80009e4:	641a      	str	r2, [r3, #64]	@ 0x40
 80009e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009e8:	f002 0201 	and.w	r2, r2, #1
 80009ec:	920e      	str	r2, [sp, #56]	@ 0x38
 80009ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
	__HAL_RCC_TIM3_CLK_ENABLE();
 80009f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009f2:	f042 0202 	orr.w	r2, r2, #2
 80009f6:	641a      	str	r2, [r3, #64]	@ 0x40
 80009f8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009fa:	f002 0202 	and.w	r2, r2, #2
 80009fe:	920f      	str	r2, [sp, #60]	@ 0x3c
 8000a00:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
	__HAL_RCC_TIM4_CLK_ENABLE();
 8000a02:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a04:	f042 0204 	orr.w	r2, r2, #4
 8000a08:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a0a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a0c:	f002 0204 	and.w	r2, r2, #4
 8000a10:	9210      	str	r2, [sp, #64]	@ 0x40
 8000a12:	9a10      	ldr	r2, [sp, #64]	@ 0x40
	__HAL_RCC_TIM5_CLK_ENABLE();
 8000a14:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a16:	f042 0208 	orr.w	r2, r2, #8
 8000a1a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a1c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a1e:	f002 0208 	and.w	r2, r2, #8
 8000a22:	9211      	str	r2, [sp, #68]	@ 0x44
 8000a24:	9a11      	ldr	r2, [sp, #68]	@ 0x44
	__HAL_RCC_TIM6_CLK_ENABLE();
 8000a26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a28:	f042 0210 	orr.w	r2, r2, #16
 8000a2c:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a30:	f002 0210 	and.w	r2, r2, #16
 8000a34:	9212      	str	r2, [sp, #72]	@ 0x48
 8000a36:	9a12      	ldr	r2, [sp, #72]	@ 0x48
	__HAL_RCC_TIM7_CLK_ENABLE();
 8000a38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a3a:	f042 0220 	orr.w	r2, r2, #32
 8000a3e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a40:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a42:	f002 0220 	and.w	r2, r2, #32
 8000a46:	9213      	str	r2, [sp, #76]	@ 0x4c
 8000a48:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
	__HAL_RCC_TIM8_CLK_ENABLE();
 8000a4a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000a4c:	f042 0202 	orr.w	r2, r2, #2
 8000a50:	645a      	str	r2, [r3, #68]	@ 0x44
 8000a52:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000a54:	f002 0202 	and.w	r2, r2, #2
 8000a58:	9214      	str	r2, [sp, #80]	@ 0x50
 8000a5a:	9a14      	ldr	r2, [sp, #80]	@ 0x50
	__HAL_RCC_TIM9_CLK_ENABLE();
 8000a5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000a5e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000a62:	645a      	str	r2, [r3, #68]	@ 0x44
 8000a64:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000a66:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 8000a6a:	9215      	str	r2, [sp, #84]	@ 0x54
 8000a6c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
	__HAL_RCC_TIM10_CLK_ENABLE();
 8000a6e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000a70:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8000a74:	645a      	str	r2, [r3, #68]	@ 0x44
 8000a76:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000a78:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8000a7c:	9216      	str	r2, [sp, #88]	@ 0x58
 8000a7e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
	__HAL_RCC_TIM11_CLK_ENABLE();
 8000a80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000a82:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8000a86:	645a      	str	r2, [r3, #68]	@ 0x44
 8000a88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000a8a:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 8000a8e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8000a90:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
	__HAL_RCC_TIM12_CLK_ENABLE();
 8000a92:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a94:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000a98:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a9a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a9c:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 8000aa0:	9218      	str	r2, [sp, #96]	@ 0x60
 8000aa2:	9a18      	ldr	r2, [sp, #96]	@ 0x60
	__HAL_RCC_TIM13_CLK_ENABLE();
 8000aa4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000aa6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000aaa:	641a      	str	r2, [r3, #64]	@ 0x40
 8000aac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000aae:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000ab2:	9219      	str	r2, [sp, #100]	@ 0x64
 8000ab4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
	__HAL_RCC_TIM14_CLK_ENABLE();
 8000ab6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ab8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000abc:	641a      	str	r2, [r3, #64]	@ 0x40
 8000abe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ac0:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 8000ac4:	921a      	str	r2, [sp, #104]	@ 0x68
 8000ac6:	9a1a      	ldr	r2, [sp, #104]	@ 0x68

	// Enable SPI2 clock
	__HAL_RCC_SPI2_CLK_ENABLE();
 8000ac8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000aca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000ace:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ad0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ad2:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000ad6:	921b      	str	r2, [sp, #108]	@ 0x6c
 8000ad8:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c

	// ADC and DAC
	__HAL_RCC_DAC_CLK_ENABLE();
 8000ada:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000adc:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8000ae0:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ae2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ae4:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 8000ae8:	921c      	str	r2, [sp, #112]	@ 0x70
 8000aea:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
	__HAL_RCC_ADC1_CLK_ENABLE();
 8000aec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000aee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000af2:	645a      	str	r2, [r3, #68]	@ 0x44
 8000af4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000af6:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 8000afa:	921d      	str	r2, [sp, #116]	@ 0x74
 8000afc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
	__HAL_RCC_ADC2_CLK_ENABLE();
 8000afe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000b00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000b04:	645a      	str	r2, [r3, #68]	@ 0x44
 8000b06:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000b08:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8000b0c:	921e      	str	r2, [sp, #120]	@ 0x78
 8000b0e:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
	__HAL_RCC_ADC3_CLK_ENABLE();
 8000b10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000b12:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000b16:	645a      	str	r2, [r3, #68]	@ 0x44
 8000b18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000b1a:	f402 6280 	and.w	r2, r2, #1024	@ 0x400
 8000b1e:	921f      	str	r2, [sp, #124]	@ 0x7c
 8000b20:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c

	// DMA Clocks
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000b22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000b24:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8000b28:	631a      	str	r2, [r3, #48]	@ 0x30
 8000b2a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000b2c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8000b30:	9220      	str	r2, [sp, #128]	@ 0x80
 8000b32:	9a20      	ldr	r2, [sp, #128]	@ 0x80
	__HAL_RCC_DMA2_CLK_ENABLE();
 8000b34:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000b36:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8000b3a:	631a      	str	r2, [r3, #48]	@ 0x30
 8000b3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000b3e:	f402 0280 	and.w	r2, r2, #4194304	@ 0x400000
 8000b42:	9221      	str	r2, [sp, #132]	@ 0x84
 8000b44:	9a21      	ldr	r2, [sp, #132]	@ 0x84

	// JPEG Clock
	__HAL_RCC_JPEG_CLK_ENABLE();
 8000b46:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b48:	f042 0202 	orr.w	r2, r2, #2
 8000b4c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b4e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b50:	f002 0202 	and.w	r2, r2, #2
 8000b54:	9222      	str	r2, [sp, #136]	@ 0x88
 8000b56:	9a22      	ldr	r2, [sp, #136]	@ 0x88

	// DMA2D Clock
	__HAL_RCC_DMA2D_CLK_ENABLE();
 8000b58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000b5a:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8000b5e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000b66:	9323      	str	r3, [sp, #140]	@ 0x8c
 8000b68:	9b23      	ldr	r3, [sp, #140]	@ 0x8c

}
 8000b6a:	b024      	add	sp, #144	@ 0x90
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	40023800 	.word	0x40023800

08000b74 <Sys_Init>:
void Sys_Init(void) {
 8000b74:	b508      	push	{r3, lr}
	CPU_CACHE_Enable();		// Enable CPU Caching
 8000b76:	f7ff feb5 	bl	80008e4 <CPU_CACHE_Enable>
	HAL_Init();				// Initialize HAL
 8000b7a:	f000 fb4b 	bl	8001214 <HAL_Init>
	SystemClock_Config(); 	// Configure the system clock to 216 MHz
 8000b7e:	f7ff fe7d 	bl	800087c <SystemClock_Config>
	Clock_Inits();
 8000b82:	f7ff feb5 	bl	80008f0 <Clock_Inits>
	initUart(&USB_UART, 115200, USART1);
 8000b86:	4a06      	ldr	r2, [pc, #24]	@ (8000ba0 <Sys_Init+0x2c>)
 8000b88:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8000b8c:	4805      	ldr	r0, [pc, #20]	@ (8000ba4 <Sys_Init+0x30>)
 8000b8e:	f000 fabb 	bl	8001108 <initUart>
	setbuf(stdout, NULL);
 8000b92:	4b05      	ldr	r3, [pc, #20]	@ (8000ba8 <Sys_Init+0x34>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	2100      	movs	r1, #0
 8000b98:	6898      	ldr	r0, [r3, #8]
 8000b9a:	f002 ffdd 	bl	8003b58 <setbuf>
}
 8000b9e:	bd08      	pop	{r3, pc}
 8000ba0:	40011000 	.word	0x40011000
 8000ba4:	2000072c 	.word	0x2000072c
 8000ba8:	20000070 	.word	0x20000070

08000bac <SysTick_Handler>:

// This function is what makes everything work
// Don't touch it...
// (Increments the system clock)
void SysTick_Handler(void) {
 8000bac:	b508      	push	{r3, lr}
  HAL_IncTick();
 8000bae:	f000 fb47 	bl	8001240 <HAL_IncTick>
}
 8000bb2:	bd08      	pop	{r3, pc}

08000bb4 <cart_nss_activate>:
 *  Initialization Function
    ============================================================= */

// A very simple function for driving the nss pin low or high
void cart_nss_activate(uint8_t cart_num)
{
 8000bb4:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(cartridge_nss_ports[cart_num], cartridge_nss_pin_numbers[cart_num], GPIO_PIN_RESET);
 8000bb6:	4b05      	ldr	r3, [pc, #20]	@ (8000bcc <cart_nss_activate+0x18>)
 8000bb8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
 8000bc2:	f8dc 0008 	ldr.w	r0, [ip, #8]
 8000bc6:	f000 fee5 	bl	8001994 <HAL_GPIO_WritePin>
}
 8000bca:	bd08      	pop	{r3, pc}
 8000bcc:	20000040 	.word	0x20000040

08000bd0 <cart_nss_deactivate>:
void cart_nss_deactivate(uint8_t cart_num)
{
 8000bd0:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(cartridge_nss_ports[cart_num], cartridge_nss_pin_numbers[cart_num], GPIO_PIN_SET);
 8000bd2:	4b05      	ldr	r3, [pc, #20]	@ (8000be8 <cart_nss_deactivate+0x18>)
 8000bd4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8000bd8:	2201      	movs	r2, #1
 8000bda:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
 8000bde:	f8dc 0008 	ldr.w	r0, [ip, #8]
 8000be2:	f000 fed7 	bl	8001994 <HAL_GPIO_WritePin>
}
 8000be6:	bd08      	pop	{r3, pc}
 8000be8:	20000040 	.word	0x20000040

08000bec <inc_cart_to_read_ind>:
void inc_cart_to_read_ind(uint8_t * ind)
{
	++(*ind);
 8000bec:	7803      	ldrb	r3, [r0, #0]
 8000bee:	3301      	adds	r3, #1
 8000bf0:	b2db      	uxtb	r3, r3
 8000bf2:	7003      	strb	r3, [r0, #0]
	if (*ind == 3)
 8000bf4:	2b03      	cmp	r3, #3
 8000bf6:	d000      	beq.n	8000bfa <inc_cart_to_read_ind+0xe>
	{
		*ind = 0;
	}
}
 8000bf8:	4770      	bx	lr
		*ind = 0;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	7003      	strb	r3, [r0, #0]
}
 8000bfe:	e7fb      	b.n	8000bf8 <inc_cart_to_read_ind+0xc>

08000c00 <spi_flash_dma_init>:


void spi_flash_dma_init()
{
 8000c00:	b538      	push	{r3, r4, r5, lr}
	// Configure the DMA first, then the SPI
	flash_tx_dma_handle.Instance = DMA1_Stream4;
 8000c02:	4c19      	ldr	r4, [pc, #100]	@ (8000c68 <spi_flash_dma_init+0x68>)
 8000c04:	4b19      	ldr	r3, [pc, #100]	@ (8000c6c <spi_flash_dma_init+0x6c>)
 8000c06:	6023      	str	r3, [r4, #0]
	flash_tx_dma_handle.Init.Channel = DMA_CHANNEL_0;
 8000c08:	2500      	movs	r5, #0
 8000c0a:	6065      	str	r5, [r4, #4]
	flash_tx_dma_handle.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c0c:	2340      	movs	r3, #64	@ 0x40
 8000c0e:	60a3      	str	r3, [r4, #8]
	// This might not make a lot of sense but when reading its actually far more
	//     efficient to just continually tx the same byte as the SPI flash chip
	//     requires a lot of dummy bytes.  txing the instruction is only 1 byte
	//     but even then we really shouldnt be using DMA for that as its efficiency
	//     is vastly reduced when only transmitting 1 byte
	flash_tx_dma_handle.Init.MemInc = DMA_MINC_DISABLE;
 8000c10:	6125      	str	r5, [r4, #16]
	flash_tx_dma_handle.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c12:	60e5      	str	r5, [r4, #12]
	flash_tx_dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c14:	6165      	str	r5, [r4, #20]
	flash_tx_dma_handle.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c16:	61a5      	str	r5, [r4, #24]
	flash_tx_dma_handle.Init.Mode = DMA_NORMAL;
 8000c18:	61e5      	str	r5, [r4, #28]
	flash_tx_dma_handle.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c1a:	6265      	str	r5, [r4, #36]	@ 0x24
	flash_tx_dma_handle.Init.MemBurst = DMA_MBURST_SINGLE;
 8000c1c:	62e5      	str	r5, [r4, #44]	@ 0x2c
	flash_tx_dma_handle.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000c1e:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8000c22:	6223      	str	r3, [r4, #32]

	HAL_DMA_Init(&flash_tx_dma_handle);
 8000c24:	4620      	mov	r0, r4
 8000c26:	f000 fc11 	bl	800144c <HAL_DMA_Init>



	// Configure the DMA first, then the SPI
	flash_rx_dma_handle.Instance = DMA1_Stream3;
 8000c2a:	4b11      	ldr	r3, [pc, #68]	@ (8000c70 <spi_flash_dma_init+0x70>)
 8000c2c:	6623      	str	r3, [r4, #96]	@ 0x60
	flash_rx_dma_handle.Init.Channel = DMA_CHANNEL_0;
 8000c2e:	6665      	str	r5, [r4, #100]	@ 0x64
	flash_rx_dma_handle.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c30:	66a5      	str	r5, [r4, #104]	@ 0x68
	flash_rx_dma_handle.Init.MemInc = DMA_MINC_ENABLE;
 8000c32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c36:	6723      	str	r3, [r4, #112]	@ 0x70
	flash_rx_dma_handle.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c38:	66e5      	str	r5, [r4, #108]	@ 0x6c
	flash_rx_dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c3a:	6765      	str	r5, [r4, #116]	@ 0x74
	flash_rx_dma_handle.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c3c:	67a5      	str	r5, [r4, #120]	@ 0x78
	flash_rx_dma_handle.Init.Mode = DMA_NORMAL;
 8000c3e:	67e5      	str	r5, [r4, #124]	@ 0x7c
	flash_rx_dma_handle.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c40:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
	flash_rx_dma_handle.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000c44:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
	flash_rx_dma_handle.Init.Priority = DMA_PRIORITY_HIGH;
 8000c48:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000c4c:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80


	// Initialize the dma
	HAL_DMA_Init(&flash_rx_dma_handle);
 8000c50:	f104 0060 	add.w	r0, r4, #96	@ 0x60
 8000c54:	f000 fbfa 	bl	800144c <HAL_DMA_Init>

	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000c58:	200e      	movs	r0, #14
 8000c5a:	f000 fb57 	bl	800130c <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000c5e:	200f      	movs	r0, #15
 8000c60:	f000 fb54 	bl	800130c <HAL_NVIC_EnableIRQ>

}
 8000c64:	bd38      	pop	{r3, r4, r5, pc}
 8000c66:	bf00      	nop
 8000c68:	20000590 	.word	0x20000590
 8000c6c:	40026070 	.word	0x40026070
 8000c70:	40026058 	.word	0x40026058

08000c74 <spi_flash_gpio_init>:

void spi_flash_gpio_init()
{
 8000c74:	b530      	push	{r4, r5, lr}
 8000c76:	b08b      	sub	sp, #44	@ 0x2c
	// Initialize the MOSI and MISO pins
	GPIO_InitTypeDef spi_pins_init_struct = {0};
 8000c78:	2400      	movs	r4, #0
 8000c7a:	9405      	str	r4, [sp, #20]
 8000c7c:	9406      	str	r4, [sp, #24]
 8000c7e:	9407      	str	r4, [sp, #28]
 8000c80:	9408      	str	r4, [sp, #32]
 8000c82:	9409      	str	r4, [sp, #36]	@ 0x24

	spi_pins_init_struct.Pin = MOSI_PIN | MISO_PIN;
 8000c84:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000c88:	9305      	str	r3, [sp, #20]
	spi_pins_init_struct.Mode = GPIO_MODE_AF_PP;
 8000c8a:	2302      	movs	r3, #2
 8000c8c:	9306      	str	r3, [sp, #24]
	spi_pins_init_struct.Pull = GPIO_NOPULL;
	spi_pins_init_struct.Speed = GPIO_SPEED_HIGH;
 8000c8e:	2503      	movs	r5, #3
 8000c90:	9508      	str	r5, [sp, #32]
	spi_pins_init_struct.Alternate = GPIO_AF5_SPI2;			// From Table 13 of stm32f769xx_Datasheet
 8000c92:	2305      	movs	r3, #5
 8000c94:	9309      	str	r3, [sp, #36]	@ 0x24
	HAL_GPIO_Init(MOSI_MISO_PORT, &spi_pins_init_struct);
 8000c96:	a905      	add	r1, sp, #20
 8000c98:	4812      	ldr	r0, [pc, #72]	@ (8000ce4 <spi_flash_gpio_init+0x70>)
 8000c9a:	f000 fd79 	bl	8001790 <HAL_GPIO_Init>

	// Initialize the SCLK PIN
	spi_pins_init_struct.Pin = SCLK_PIN;
 8000c9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ca2:	9305      	str	r3, [sp, #20]

	HAL_GPIO_Init(SCLK_PORT, &spi_pins_init_struct);
 8000ca4:	a905      	add	r1, sp, #20
 8000ca6:	4810      	ldr	r0, [pc, #64]	@ (8000ce8 <spi_flash_gpio_init+0x74>)
 8000ca8:	f000 fd72 	bl	8001790 <HAL_GPIO_Init>

	// Initialize the NSS Pins as normal GPIO Pins

	GPIO_InitTypeDef nss_control_pin_init_struct = {0};
 8000cac:	9400      	str	r4, [sp, #0]
 8000cae:	9401      	str	r4, [sp, #4]
 8000cb0:	9402      	str	r4, [sp, #8]
 8000cb2:	9403      	str	r4, [sp, #12]
 8000cb4:	9404      	str	r4, [sp, #16]

	nss_control_pin_init_struct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	9301      	str	r3, [sp, #4]
	nss_control_pin_init_struct.Pull = GPIO_NOPULL;
	nss_control_pin_init_struct.Speed = GPIO_SPEED_HIGH;
 8000cba:	9503      	str	r5, [sp, #12]

	for (uint8_t i = 0; i<MAX_NUMBER_OF_CARTRIDGES; ++i)
 8000cbc:	e00e      	b.n	8000cdc <spi_flash_gpio_init+0x68>
	{
		nss_control_pin_init_struct.Pin = cartridge_nss_pin_numbers[i];
 8000cbe:	4b0b      	ldr	r3, [pc, #44]	@ (8000cec <spi_flash_gpio_init+0x78>)
 8000cc0:	f833 2014 	ldrh.w	r2, [r3, r4, lsl #1]
 8000cc4:	9200      	str	r2, [sp, #0]
		HAL_GPIO_Init(cartridge_nss_ports[i], &nss_control_pin_init_struct);
 8000cc6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8000cca:	4669      	mov	r1, sp
 8000ccc:	6898      	ldr	r0, [r3, #8]
 8000cce:	f000 fd5f 	bl	8001790 <HAL_GPIO_Init>

		// MAKE SURE IT IS HIGH TO START
		cart_nss_deactivate(i);
 8000cd2:	4620      	mov	r0, r4
 8000cd4:	f7ff ff7c 	bl	8000bd0 <cart_nss_deactivate>
	for (uint8_t i = 0; i<MAX_NUMBER_OF_CARTRIDGES; ++i)
 8000cd8:	3401      	adds	r4, #1
 8000cda:	b2e4      	uxtb	r4, r4
 8000cdc:	2c02      	cmp	r4, #2
 8000cde:	d9ee      	bls.n	8000cbe <spi_flash_gpio_init+0x4a>
	}

}
 8000ce0:	b00b      	add	sp, #44	@ 0x2c
 8000ce2:	bd30      	pop	{r4, r5, pc}
 8000ce4:	40020400 	.word	0x40020400
 8000ce8:	40020000 	.word	0x40020000
 8000cec:	20000040 	.word	0x20000040

08000cf0 <spi_flash_interface_initialize_SPI>:

void spi_flash_interface_initialize_SPI()
{
 8000cf0:	b570      	push	{r4, r5, r6, lr}
	spi_flash_gpio_init();
 8000cf2:	f7ff ffbf 	bl	8000c74 <spi_flash_gpio_init>

	spi_flash_dma_init();
 8000cf6:	f7ff ff83 	bl	8000c00 <spi_flash_dma_init>

	flash_spi_handle.Instance = SPI2;
 8000cfa:	4c19      	ldr	r4, [pc, #100]	@ (8000d60 <spi_flash_interface_initialize_SPI+0x70>)
 8000cfc:	4b19      	ldr	r3, [pc, #100]	@ (8000d64 <spi_flash_interface_initialize_SPI+0x74>)
 8000cfe:	f8c4 30c0 	str.w	r3, [r4, #192]	@ 0xc0
	flash_spi_handle.Init.Mode = SPI_MODE_MASTER; // Set master mode
 8000d02:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000d06:	f8c4 30c4 	str.w	r3, [r4, #196]	@ 0xc4
	flash_spi_handle.Init.TIMode = SPI_TIMODE_DISABLE; // Use Motorola mode, not TI mode
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	f8c4 30e4 	str.w	r3, [r4, #228]	@ 0xe4
	flash_spi_handle.Init.Direction = SPI_DIRECTION_2LINES; //Subject to change?
 8000d10:	f8c4 30c8 	str.w	r3, [r4, #200]	@ 0xc8
	flash_spi_handle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d14:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
	flash_spi_handle.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d18:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000d1c:	f8c4 20cc 	str.w	r2, [r4, #204]	@ 0xcc
	flash_spi_handle.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d20:	f8c4 30d0 	str.w	r3, [r4, #208]	@ 0xd0
	flash_spi_handle.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d24:	f8c4 30d4 	str.w	r3, [r4, #212]	@ 0xd4
	flash_spi_handle.Init.NSS = SPI_NSS_SOFT;
 8000d28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d2c:	f8c4 20d8 	str.w	r2, [r4, #216]	@ 0xd8
	flash_spi_handle.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000d30:	f8c4 30f4 	str.w	r3, [r4, #244]	@ 0xf4
	flash_spi_handle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000d34:	2318      	movs	r3, #24
 8000d36:	f8c4 30dc 	str.w	r3, [r4, #220]	@ 0xdc

	flash_spi_handle.hdmatx = &flash_tx_dma_handle;
 8000d3a:	f8c4 4114 	str.w	r4, [r4, #276]	@ 0x114
	flash_spi_handle.hdmatx = &flash_rx_dma_handle;
 8000d3e:	f104 0660 	add.w	r6, r4, #96	@ 0x60
 8000d42:	f8c4 6114 	str.w	r6, [r4, #276]	@ 0x114

	HAL_SPI_Init(&flash_spi_handle);
 8000d46:	f104 05c0 	add.w	r5, r4, #192	@ 0xc0
 8000d4a:	4628      	mov	r0, r5
 8000d4c:	f001 fb47 	bl	80023de <HAL_SPI_Init>

	// Even for writing entire programs (which wont use dma), no reason it needs
	//     To remain uninitialized
	__HAL_LINKDMA(&flash_spi_handle, hdmatx, flash_tx_dma_handle);
 8000d50:	f8c4 4114 	str.w	r4, [r4, #276]	@ 0x114
 8000d54:	63a5      	str	r5, [r4, #56]	@ 0x38
	__HAL_LINKDMA(&flash_spi_handle, hdmarx, flash_rx_dma_handle);
 8000d56:	f8c4 6118 	str.w	r6, [r4, #280]	@ 0x118
 8000d5a:	f8c4 5098 	str.w	r5, [r4, #152]	@ 0x98
}
 8000d5e:	bd70      	pop	{r4, r5, r6, pc}
 8000d60:	20000590 	.word	0x20000590
 8000d64:	40003800 	.word	0x40003800

08000d68 <timer_init>:
/**
 * Below we define all the functions for continuous reads.  This allows for the dma to just
 * 	put the program data into the flash carts
 */
void timer_init()
{
 8000d68:	b510      	push	{r4, lr}
	begin_poll_timer_handle.Instance = TIM7;
 8000d6a:	4c0f      	ldr	r4, [pc, #60]	@ (8000da8 <timer_init+0x40>)
 8000d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000dac <timer_init+0x44>)
 8000d6e:	f8c4 312c 	str.w	r3, [r4, #300]	@ 0x12c
	begin_poll_timer_handle.Init.Prescaler = 10800;
 8000d72:	f642 2330 	movw	r3, #10800	@ 0x2a30
 8000d76:	f8c4 3130 	str.w	r3, [r4, #304]	@ 0x130
	begin_poll_timer_handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	f8c4 3134 	str.w	r3, [r4, #308]	@ 0x134
	begin_poll_timer_handle.Init.Period = 10000; // Overflow causes an interrupt every 1s
 8000d80:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000d84:	f8c4 3138 	str.w	r3, [r4, #312]	@ 0x138


	begin_poll_timer_handle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000d88:	2380      	movs	r3, #128	@ 0x80
 8000d8a:	f8c4 3144 	str.w	r3, [r4, #324]	@ 0x144


	HAL_TIM_Base_Init(&begin_poll_timer_handle);
 8000d8e:	f504 7496 	add.w	r4, r4, #300	@ 0x12c
 8000d92:	4620      	mov	r0, r4
 8000d94:	f002 fa20 	bl	80031d8 <HAL_TIM_Base_Init>

	HAL_TIM_Base_Start_IT(&begin_poll_timer_handle);
 8000d98:	4620      	mov	r0, r4
 8000d9a:	f002 f87b 	bl	8002e94 <HAL_TIM_Base_Start_IT>

	HAL_NVIC_EnableIRQ(TIM7_IRQn); //TIM 7 Interupt Enable through NVIC (TIM 7 Position is 55)
 8000d9e:	2037      	movs	r0, #55	@ 0x37
 8000da0:	f000 fab4 	bl	800130c <HAL_NVIC_EnableIRQ>
}
 8000da4:	bd10      	pop	{r4, pc}
 8000da6:	bf00      	nop
 8000da8:	20000590 	.word	0x20000590
 8000dac:	40001400 	.word	0x40001400

08000db0 <spi_flash_begin_autonomous_reads>:

void spi_flash_begin_autonomous_reads(cartridge_t * const cart_slots)
{
 8000db0:	b508      	push	{r3, lr}
	// Initialize a timer and have it trigger interrupts every 1 second to start a cart poll
	cart_read_state = READY_TO_POLL_STATE;
 8000db2:	4b05      	ldr	r3, [pc, #20]	@ (8000dc8 <spi_flash_begin_autonomous_reads+0x18>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	f883 2178 	strb.w	r2, [r3, #376]	@ 0x178
	cart_to_read_ind = 0;
 8000dba:	f883 2179 	strb.w	r2, [r3, #377]	@ 0x179
	cartidges_slots_to_read_into = cart_slots;
 8000dbe:	f8c3 017c 	str.w	r0, [r3, #380]	@ 0x17c

	// Initialize the timer and wait for everything to get loaded
	timer_init();
 8000dc2:	f7ff ffd1 	bl	8000d68 <timer_init>
}
 8000dc6:	bd08      	pop	{r3, pc}
 8000dc8:	20000590 	.word	0x20000590

08000dcc <TIM7_IRQHandler>:

void TIM7_IRQHandler() {
 8000dcc:	b508      	push	{r3, lr}
	HAL_TIM_IRQHandler(&begin_poll_timer_handle);
 8000dce:	4802      	ldr	r0, [pc, #8]	@ (8000dd8 <TIM7_IRQHandler+0xc>)
 8000dd0:	f002 f8ac 	bl	8002f2c <HAL_TIM_IRQHandler>

}
 8000dd4:	bd08      	pop	{r3, pc}
 8000dd6:	bf00      	nop
 8000dd8:	200006bc 	.word	0x200006bc

08000ddc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim)
{
	static uint8_t read_device_id_instruction_byte = 0x4B;
	if (htim->Instance == TIM7)
 8000ddc:	6802      	ldr	r2, [r0, #0]
 8000dde:	4b0c      	ldr	r3, [pc, #48]	@ (8000e10 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d000      	beq.n	8000de6 <HAL_TIM_PeriodElapsedCallback+0xa>
 8000de4:	4770      	bx	lr
	{
		// ONLY DO anything if we are actually ready to poll
		if (cart_read_state == READY_TO_POLL_STATE)
 8000de6:	4b0b      	ldr	r3, [pc, #44]	@ (8000e14 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000de8:	f893 3178 	ldrb.w	r3, [r3, #376]	@ 0x178
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d1f9      	bne.n	8000de4 <HAL_TIM_PeriodElapsedCallback+0x8>
{
 8000df0:	b510      	push	{r4, lr}
		{
			cart_read_state = POLLING_DEVICE_ID_STATE;
 8000df2:	4c08      	ldr	r4, [pc, #32]	@ (8000e14 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000df4:	2301      	movs	r3, #1
 8000df6:	f884 3178 	strb.w	r3, [r4, #376]	@ 0x178
			// Just start transmitting using the dma while we go back to doing other stuff
			cart_nss_activate(0);
 8000dfa:	2000      	movs	r0, #0
 8000dfc:	f7ff feda 	bl	8000bb4 <cart_nss_activate>
			HAL_SPI_Transmit_DMA(&flash_spi_handle, &read_device_id_instruction_byte, 5);
 8000e00:	2205      	movs	r2, #5
 8000e02:	4905      	ldr	r1, [pc, #20]	@ (8000e18 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000e04:	f104 00c0 	add.w	r0, r4, #192	@ 0xc0
 8000e08:	f001 fc96 	bl	8002738 <HAL_SPI_Transmit_DMA>
		}
	}
}
 8000e0c:	bd10      	pop	{r4, pc}
 8000e0e:	bf00      	nop
 8000e10:	40001400 	.word	0x40001400
 8000e14:	20000590 	.word	0x20000590
 8000e18:	20000054 	.word	0x20000054

08000e1c <DMA1_Stream3_IRQHandler>:

// DMA and SPI IRQ Handlers
void DMA1_Stream3_IRQHandler()
{
 8000e1c:	b508      	push	{r3, lr}
	HAL_DMA_IRQHandler(&flash_rx_dma_handle);
 8000e1e:	4802      	ldr	r0, [pc, #8]	@ (8000e28 <DMA1_Stream3_IRQHandler+0xc>)
 8000e20:	f000 fbc8 	bl	80015b4 <HAL_DMA_IRQHandler>
}
 8000e24:	bd08      	pop	{r3, pc}
 8000e26:	bf00      	nop
 8000e28:	200005f0 	.word	0x200005f0

08000e2c <DMA1_Stream4_IRQHandler>:

void DMA1_Stream4_IRQHandler()
{
 8000e2c:	b508      	push	{r3, lr}
	HAL_DMA_IRQHandler(&flash_tx_dma_handle);
 8000e2e:	4802      	ldr	r0, [pc, #8]	@ (8000e38 <DMA1_Stream4_IRQHandler+0xc>)
 8000e30:	f000 fbc0 	bl	80015b4 <HAL_DMA_IRQHandler>
}
 8000e34:	bd08      	pop	{r3, pc}
 8000e36:	bf00      	nop
 8000e38:	20000590 	.word	0x20000590

08000e3c <SPI2_IRQHandler>:
void SPI2_IRQHandler()
{
 8000e3c:	b508      	push	{r3, lr}
	HAL_SPI_IRQHandler(&flash_spi_handle);
 8000e3e:	4802      	ldr	r0, [pc, #8]	@ (8000e48 <SPI2_IRQHandler+0xc>)
 8000e40:	f001 ff92 	bl	8002d68 <HAL_SPI_IRQHandler>
}
 8000e44:	bd08      	pop	{r3, pc}
 8000e46:	bf00      	nop
 8000e48:	20000650 	.word	0x20000650

08000e4c <HAL_SPI_TxCpltCallback>:

// SPI Callbacks
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef * hspi)
{
 8000e4c:	b508      	push	{r3, lr}
	static uint8_t dummy_byte = 0;
	if (hspi->Instance == SPI2)
 8000e4e:	6802      	ldr	r2, [r0, #0]
 8000e50:	4b09      	ldr	r3, [pc, #36]	@ (8000e78 <HAL_SPI_TxCpltCallback+0x2c>)
 8000e52:	429a      	cmp	r2, r3
 8000e54:	d000      	beq.n	8000e58 <HAL_SPI_TxCpltCallback+0xc>
			//     to read in the device id so transmit + receive via dma
			// No need to change state though.
			HAL_SPI_TransmitReceive_DMA( &flash_spi_handle, &dummy_byte , device_id_buf, 8);
		}
	}
}
 8000e56:	bd08      	pop	{r3, pc}
		if (cart_read_state == POLLING_DEVICE_ID_STATE)
 8000e58:	4b08      	ldr	r3, [pc, #32]	@ (8000e7c <HAL_SPI_TxCpltCallback+0x30>)
 8000e5a:	f893 3178 	ldrb.w	r3, [r3, #376]	@ 0x178
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d1f9      	bne.n	8000e56 <HAL_SPI_TxCpltCallback+0xa>
			HAL_SPI_TransmitReceive_DMA( &flash_spi_handle, &dummy_byte , device_id_buf, 8);
 8000e62:	4806      	ldr	r0, [pc, #24]	@ (8000e7c <HAL_SPI_TxCpltCallback+0x30>)
 8000e64:	2308      	movs	r3, #8
 8000e66:	f500 72c0 	add.w	r2, r0, #384	@ 0x180
 8000e6a:	f500 71c4 	add.w	r1, r0, #392	@ 0x188
 8000e6e:	30c0      	adds	r0, #192	@ 0xc0
 8000e70:	f001 fd0e 	bl	8002890 <HAL_SPI_TransmitReceive_DMA>
}
 8000e74:	e7ef      	b.n	8000e56 <HAL_SPI_TxCpltCallback+0xa>
 8000e76:	bf00      	nop
 8000e78:	40003800 	.word	0x40003800
 8000e7c:	20000590 	.word	0x20000590

08000e80 <HAL_SPI_TxRxCpltCallback>:
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef * hspi)
{
 8000e80:	b538      	push	{r3, r4, r5, lr}
	static uint8_t dummy_byte = 0;
	if (hspi->Instance == SPI2)
 8000e82:	6802      	ldr	r2, [r0, #0]
 8000e84:	4b68      	ldr	r3, [pc, #416]	@ (8001028 <HAL_SPI_TxRxCpltCallback+0x1a8>)
 8000e86:	429a      	cmp	r2, r3
 8000e88:	d000      	beq.n	8000e8c <HAL_SPI_TxRxCpltCallback+0xc>
			cartidges_slots_to_read_into[cart_to_read_ind].data_initialized = true;
			inc_cart_to_read_ind(&cart_to_read_ind);
			cart_read_state = READY_TO_POLL_STATE;
		}
	}
}
 8000e8a:	bd38      	pop	{r3, r4, r5, pc}
		if (cart_read_state == POLLING_DEVICE_ID_STATE)
 8000e8c:	4b67      	ldr	r3, [pc, #412]	@ (800102c <HAL_SPI_TxRxCpltCallback+0x1ac>)
 8000e8e:	f893 3178 	ldrb.w	r3, [r3, #376]	@ 0x178
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	d01b      	beq.n	8000ece <HAL_SPI_TxRxCpltCallback+0x4e>
		else if (cart_read_state == READING_IN_ROM_HEADER_STATE)
 8000e96:	2b02      	cmp	r3, #2
 8000e98:	f000 808d 	beq.w	8000fb6 <HAL_SPI_TxRxCpltCallback+0x136>
		else if (cart_read_state == READING_IN_ROM_STATE)
 8000e9c:	2b03      	cmp	r3, #3
 8000e9e:	d1f4      	bne.n	8000e8a <HAL_SPI_TxRxCpltCallback+0xa>
			cart_nss_deactivate(0);
 8000ea0:	2000      	movs	r0, #0
 8000ea2:	f7ff fe95 	bl	8000bd0 <cart_nss_deactivate>
			cartidges_slots_to_read_into[cart_to_read_ind].data_initialized = true;
 8000ea6:	4c61      	ldr	r4, [pc, #388]	@ (800102c <HAL_SPI_TxRxCpltCallback+0x1ac>)
 8000ea8:	f894 2179 	ldrb.w	r2, [r4, #377]	@ 0x179
 8000eac:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8000eb0:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8000eb4:	fb01 3302 	mla	r3, r1, r2, r3
 8000eb8:	2201      	movs	r2, #1
 8000eba:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
			inc_cart_to_read_ind(&cart_to_read_ind);
 8000ebe:	f204 1079 	addw	r0, r4, #377	@ 0x179
 8000ec2:	f7ff fe93 	bl	8000bec <inc_cart_to_read_ind>
			cart_read_state = READY_TO_POLL_STATE;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	f884 3178 	strb.w	r3, [r4, #376]	@ 0x178
}
 8000ecc:	e7dd      	b.n	8000e8a <HAL_SPI_TxRxCpltCallback+0xa>
			cart_nss_deactivate(0);
 8000ece:	2000      	movs	r0, #0
 8000ed0:	f7ff fe7e 	bl	8000bd0 <cart_nss_deactivate>
			for (uint8_t i = 0; i<8; ++i)
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	2b07      	cmp	r3, #7
 8000ed8:	d808      	bhi.n	8000eec <HAL_SPI_TxRxCpltCallback+0x6c>
				if (device_id_buf[i] != 0) {cart_all_zeros = false; break;}
 8000eda:	4a54      	ldr	r2, [pc, #336]	@ (800102c <HAL_SPI_TxRxCpltCallback+0x1ac>)
 8000edc:	441a      	add	r2, r3
 8000ede:	f892 2180 	ldrb.w	r2, [r2, #384]	@ 0x180
 8000ee2:	2a00      	cmp	r2, #0
 8000ee4:	d149      	bne.n	8000f7a <HAL_SPI_TxRxCpltCallback+0xfa>
			for (uint8_t i = 0; i<8; ++i)
 8000ee6:	3301      	adds	r3, #1
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	e7f4      	b.n	8000ed6 <HAL_SPI_TxRxCpltCallback+0x56>
			bool cart_all_zeros = true;
 8000eec:	2301      	movs	r3, #1
			if (cart_all_zeros)
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d145      	bne.n	8000f7e <HAL_SPI_TxRxCpltCallback+0xfe>
			else if (cartidges_slots_to_read_into[cart_to_read_ind].data_initialized == true &&
 8000ef2:	4b4e      	ldr	r3, [pc, #312]	@ (800102c <HAL_SPI_TxRxCpltCallback+0x1ac>)
 8000ef4:	f893 2179 	ldrb.w	r2, [r3, #377]	@ 0x179
 8000ef8:	f8d3 017c 	ldr.w	r0, [r3, #380]	@ 0x17c
 8000efc:	f44f 738a 	mov.w	r3, #276	@ 0x114
 8000f00:	fb03 0002 	mla	r0, r3, r2, r0
 8000f04:	f890 3110 	ldrb.w	r3, [r0, #272]	@ 0x110
 8000f08:	b123      	cbz	r3, 8000f14 <HAL_SPI_TxRxCpltCallback+0x94>
					cart_ids_match(cartidges_slots_to_read_into+cart_to_read_ind, device_id_buf))
 8000f0a:	4949      	ldr	r1, [pc, #292]	@ (8001030 <HAL_SPI_TxRxCpltCallback+0x1b0>)
 8000f0c:	f7ff fc2c 	bl	8000768 <cart_ids_match>
			else if (cartidges_slots_to_read_into[cart_to_read_ind].data_initialized == true &&
 8000f10:	2800      	cmp	r0, #0
 8000f12:	d147      	bne.n	8000fa4 <HAL_SPI_TxRxCpltCallback+0x124>
				memcpy(cartidges_slots_to_read_into[cart_to_read_ind].cart_unique_id, device_id_buf, 8);
 8000f14:	4c45      	ldr	r4, [pc, #276]	@ (800102c <HAL_SPI_TxRxCpltCallback+0x1ac>)
 8000f16:	f894 2179 	ldrb.w	r2, [r4, #377]	@ 0x179
 8000f1a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8000f1e:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8000f22:	fb01 3302 	mla	r3, r1, r2, r3
 8000f26:	f504 72c0 	add.w	r2, r4, #384	@ 0x180
 8000f2a:	ca03      	ldmia	r2!, {r0, r1}
 8000f2c:	f8c3 0108 	str.w	r0, [r3, #264]	@ 0x108
 8000f30:	f8c3 110c 	str.w	r1, [r3, #268]	@ 0x10c
				cart_read_state = READING_IN_ROM_HEADER_STATE;
 8000f34:	2302      	movs	r3, #2
 8000f36:	f884 3178 	strb.w	r3, [r4, #376]	@ 0x178
				cart_nss_activate(0);
 8000f3a:	2000      	movs	r0, #0
 8000f3c:	f7ff fe3a 	bl	8000bb4 <cart_nss_activate>
				begin_read_header[0] = 0x03;
 8000f40:	2303      	movs	r3, #3
 8000f42:	f884 318c 	strb.w	r3, [r4, #396]	@ 0x18c
				begin_read_header[1] = 0x00;
 8000f46:	2300      	movs	r3, #0
 8000f48:	f884 318d 	strb.w	r3, [r4, #397]	@ 0x18d
				begin_read_header[2] = 0x00;
 8000f4c:	f884 318e 	strb.w	r3, [r4, #398]	@ 0x18e
				begin_read_header[3] = 0x00;
 8000f50:	f884 318f 	strb.w	r3, [r4, #399]	@ 0x18f
				HAL_SPI_Transmit(&flash_spi_handle, begin_read_header, 4, HAL_MAX_DELAY);
 8000f54:	f104 05c0 	add.w	r5, r4, #192	@ 0xc0
 8000f58:	f04f 33ff 	mov.w	r3, #4294967295
 8000f5c:	2204      	movs	r2, #4
 8000f5e:	f504 71c6 	add.w	r1, r4, #396	@ 0x18c
 8000f62:	4628      	mov	r0, r5
 8000f64:	f001 face 	bl	8002504 <HAL_SPI_Transmit>
				HAL_SPI_TransmitReceive_DMA(&flash_spi_handle, &dummy_byte,
 8000f68:	2308      	movs	r3, #8
 8000f6a:	f504 72c8 	add.w	r2, r4, #400	@ 0x190
 8000f6e:	f504 71cc 	add.w	r1, r4, #408	@ 0x198
 8000f72:	4628      	mov	r0, r5
 8000f74:	f001 fc8c 	bl	8002890 <HAL_SPI_TransmitReceive_DMA>
 8000f78:	e787      	b.n	8000e8a <HAL_SPI_TxRxCpltCallback+0xa>
				if (device_id_buf[i] != 0) {cart_all_zeros = false; break;}
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	e7b7      	b.n	8000eee <HAL_SPI_TxRxCpltCallback+0x6e>
				cartidges_slots_to_read_into[cart_to_read_ind].data_initialized = false;
 8000f7e:	482b      	ldr	r0, [pc, #172]	@ (800102c <HAL_SPI_TxRxCpltCallback+0x1ac>)
 8000f80:	f890 2179 	ldrb.w	r2, [r0, #377]	@ 0x179
 8000f84:	f8d0 317c 	ldr.w	r3, [r0, #380]	@ 0x17c
 8000f88:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8000f8c:	fb01 3302 	mla	r3, r1, r2, r3
 8000f90:	2200      	movs	r2, #0
 8000f92:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
				cart_read_state = READY_TO_POLL_STATE;
 8000f96:	f880 2178 	strb.w	r2, [r0, #376]	@ 0x178
				inc_cart_to_read_ind(&cart_to_read_ind);
 8000f9a:	f200 1079 	addw	r0, r0, #377	@ 0x179
 8000f9e:	f7ff fe25 	bl	8000bec <inc_cart_to_read_ind>
 8000fa2:	e772      	b.n	8000e8a <HAL_SPI_TxRxCpltCallback+0xa>
				cart_read_state = READY_TO_POLL_STATE;
 8000fa4:	4821      	ldr	r0, [pc, #132]	@ (800102c <HAL_SPI_TxRxCpltCallback+0x1ac>)
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	f880 3178 	strb.w	r3, [r0, #376]	@ 0x178
				inc_cart_to_read_ind(&cart_to_read_ind);
 8000fac:	f200 1079 	addw	r0, r0, #377	@ 0x179
 8000fb0:	f7ff fe1c 	bl	8000bec <inc_cart_to_read_ind>
 8000fb4:	e769      	b.n	8000e8a <HAL_SPI_TxRxCpltCallback+0xa>
			if (processCartHeader(&cartidges_slots_to_read_into[cart_to_read_ind],
 8000fb6:	491d      	ldr	r1, [pc, #116]	@ (800102c <HAL_SPI_TxRxCpltCallback+0x1ac>)
 8000fb8:	f891 2179 	ldrb.w	r2, [r1, #377]	@ 0x179
 8000fbc:	f8d1 317c 	ldr.w	r3, [r1, #380]	@ 0x17c
 8000fc0:	f501 71c8 	add.w	r1, r1, #400	@ 0x190
 8000fc4:	f44f 708a 	mov.w	r0, #276	@ 0x114
 8000fc8:	fb00 3002 	mla	r0, r0, r2, r3
 8000fcc:	f7ff fbdc 	bl	8000788 <processCartHeader>
 8000fd0:	b198      	cbz	r0, 8000ffa <HAL_SPI_TxRxCpltCallback+0x17a>
				cart_read_state = READING_IN_ROM_STATE;
 8000fd2:	4816      	ldr	r0, [pc, #88]	@ (800102c <HAL_SPI_TxRxCpltCallback+0x1ac>)
 8000fd4:	2303      	movs	r3, #3
 8000fd6:	f880 3178 	strb.w	r3, [r0, #376]	@ 0x178
					cartidges_slots_to_read_into[cart_to_read_ind].cart_rom,
 8000fda:	f890 3179 	ldrb.w	r3, [r0, #377]	@ 0x179
 8000fde:	f8d0 217c 	ldr.w	r2, [r0, #380]	@ 0x17c
 8000fe2:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8000fe6:	fb01 2203 	mla	r2, r1, r3, r2
				HAL_SPI_TransmitReceive_DMA(&flash_spi_handle, &dummy_byte,
 8000fea:	f8b2 3100 	ldrh.w	r3, [r2, #256]	@ 0x100
 8000fee:	f500 71cc 	add.w	r1, r0, #408	@ 0x198
 8000ff2:	30c0      	adds	r0, #192	@ 0xc0
 8000ff4:	f001 fc4c 	bl	8002890 <HAL_SPI_TransmitReceive_DMA>
 8000ff8:	e747      	b.n	8000e8a <HAL_SPI_TxRxCpltCallback+0xa>
				cart_nss_deactivate(0);
 8000ffa:	2000      	movs	r0, #0
 8000ffc:	f7ff fde8 	bl	8000bd0 <cart_nss_deactivate>
				cart_read_state = READY_TO_POLL_STATE;
 8001000:	480a      	ldr	r0, [pc, #40]	@ (800102c <HAL_SPI_TxRxCpltCallback+0x1ac>)
 8001002:	2200      	movs	r2, #0
 8001004:	f880 2178 	strb.w	r2, [r0, #376]	@ 0x178
				cartidges_slots_to_read_into[cart_to_read_ind].data_initialized = false;
 8001008:	f890 1179 	ldrb.w	r1, [r0, #377]	@ 0x179
 800100c:	f8d0 317c 	ldr.w	r3, [r0, #380]	@ 0x17c
 8001010:	f44f 748a 	mov.w	r4, #276	@ 0x114
 8001014:	fb04 3301 	mla	r3, r4, r1, r3
 8001018:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
				inc_cart_to_read_ind(&cart_to_read_ind);
 800101c:	f200 1079 	addw	r0, r0, #377	@ 0x179
 8001020:	f7ff fde4 	bl	8000bec <inc_cart_to_read_ind>
 8001024:	e731      	b.n	8000e8a <HAL_SPI_TxRxCpltCallback+0xa>
 8001026:	bf00      	nop
 8001028:	40003800 	.word	0x40003800
 800102c:	20000590 	.word	0x20000590
 8001030:	20000710 	.word	0x20000710

08001034 <HAL_UART_MspInit>:
UART_HandleTypeDef USB_UART;

// Initialize Hardware Resources
// Peripheral's clock enable
// Peripheral's GPIO Configuration
void HAL_UART_MspInit(UART_HandleTypeDef *huart){
 8001034:	b530      	push	{r4, r5, lr}
 8001036:	b08b      	sub	sp, #44	@ 0x2c
	GPIO_InitTypeDef  GPIO_InitStruct;

	if (huart->Instance == USART1) {
 8001038:	6803      	ldr	r3, [r0, #0]
 800103a:	4a2e      	ldr	r2, [pc, #184]	@ (80010f4 <HAL_UART_MspInit+0xc0>)
 800103c:	4293      	cmp	r3, r2
 800103e:	d004      	beq.n	800104a <HAL_UART_MspInit+0x16>
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //RX Config

		// Enable UART Clocking
		__USART1_CLK_ENABLE();

	} else if (huart->Instance == USART6) {
 8001040:	4a2d      	ldr	r2, [pc, #180]	@ (80010f8 <HAL_UART_MspInit+0xc4>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d02c      	beq.n	80010a0 <HAL_UART_MspInit+0x6c>

		// Enable UART Clocking
		__USART6_CLK_ENABLE();

	}
}
 8001046:	b00b      	add	sp, #44	@ 0x2c
 8001048:	bd30      	pop	{r4, r5, pc}
		__GPIOA_CLK_ENABLE();
 800104a:	4c2c      	ldr	r4, [pc, #176]	@ (80010fc <HAL_UART_MspInit+0xc8>)
 800104c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800104e:	f043 0301 	orr.w	r3, r3, #1
 8001052:	6323      	str	r3, [r4, #48]	@ 0x30
 8001054:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001056:	f003 0301 	and.w	r3, r3, #1
 800105a:	9301      	str	r3, [sp, #4]
 800105c:	9b01      	ldr	r3, [sp, #4]
		GPIO_InitStruct.Pin       = GPIO_PIN_9;
 800105e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001062:	9305      	str	r3, [sp, #20]
		GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001064:	2302      	movs	r3, #2
 8001066:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8001068:	2301      	movs	r3, #1
 800106a:	9307      	str	r3, [sp, #28]
		GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 800106c:	2303      	movs	r3, #3
 800106e:	9308      	str	r3, [sp, #32]
		GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001070:	2307      	movs	r3, #7
 8001072:	9309      	str	r3, [sp, #36]	@ 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //TX Config
 8001074:	4d22      	ldr	r5, [pc, #136]	@ (8001100 <HAL_UART_MspInit+0xcc>)
 8001076:	a905      	add	r1, sp, #20
 8001078:	4628      	mov	r0, r5
 800107a:	f000 fb89 	bl	8001790 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_10;
 800107e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001082:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //RX Config
 8001084:	a905      	add	r1, sp, #20
 8001086:	4628      	mov	r0, r5
 8001088:	f000 fb82 	bl	8001790 <HAL_GPIO_Init>
		__USART1_CLK_ENABLE();
 800108c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800108e:	f043 0310 	orr.w	r3, r3, #16
 8001092:	6463      	str	r3, [r4, #68]	@ 0x44
 8001094:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001096:	f003 0310 	and.w	r3, r3, #16
 800109a:	9302      	str	r3, [sp, #8]
 800109c:	9b02      	ldr	r3, [sp, #8]
 800109e:	e7d2      	b.n	8001046 <HAL_UART_MspInit+0x12>
		__GPIOC_CLK_ENABLE();
 80010a0:	4c16      	ldr	r4, [pc, #88]	@ (80010fc <HAL_UART_MspInit+0xc8>)
 80010a2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80010a4:	f043 0304 	orr.w	r3, r3, #4
 80010a8:	6323      	str	r3, [r4, #48]	@ 0x30
 80010aa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80010ac:	f003 0304 	and.w	r3, r3, #4
 80010b0:	9303      	str	r3, [sp, #12]
 80010b2:	9b03      	ldr	r3, [sp, #12]
		GPIO_InitStruct.Pin       = GPIO_PIN_6;
 80010b4:	2340      	movs	r3, #64	@ 0x40
 80010b6:	9305      	str	r3, [sp, #20]
		GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80010b8:	2302      	movs	r3, #2
 80010ba:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80010bc:	2301      	movs	r3, #1
 80010be:	9307      	str	r3, [sp, #28]
		GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 80010c0:	2303      	movs	r3, #3
 80010c2:	9308      	str	r3, [sp, #32]
		GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80010c4:	2308      	movs	r3, #8
 80010c6:	9309      	str	r3, [sp, #36]	@ 0x24
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); //TX Config
 80010c8:	4d0e      	ldr	r5, [pc, #56]	@ (8001104 <HAL_UART_MspInit+0xd0>)
 80010ca:	a905      	add	r1, sp, #20
 80010cc:	4628      	mov	r0, r5
 80010ce:	f000 fb5f 	bl	8001790 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_7;
 80010d2:	2380      	movs	r3, #128	@ 0x80
 80010d4:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); //RX Config
 80010d6:	a905      	add	r1, sp, #20
 80010d8:	4628      	mov	r0, r5
 80010da:	f000 fb59 	bl	8001790 <HAL_GPIO_Init>
		__USART6_CLK_ENABLE();
 80010de:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80010e0:	f043 0320 	orr.w	r3, r3, #32
 80010e4:	6463      	str	r3, [r4, #68]	@ 0x44
 80010e6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80010e8:	f003 0320 	and.w	r3, r3, #32
 80010ec:	9304      	str	r3, [sp, #16]
 80010ee:	9b04      	ldr	r3, [sp, #16]
}
 80010f0:	e7a9      	b.n	8001046 <HAL_UART_MspInit+0x12>
 80010f2:	bf00      	nop
 80010f4:	40011000 	.word	0x40011000
 80010f8:	40011400 	.word	0x40011400
 80010fc:	40023800 	.word	0x40023800
 8001100:	40020000 	.word	0x40020000
 8001104:	40020800 	.word	0x40020800

08001108 <initUart>:

//UART Initialization
void initUart(UART_HandleTypeDef* Uhand, uint32_t Baud, USART_TypeDef* Tgt) {
 8001108:	b508      	push	{r3, lr}
	Uhand->Instance        = Tgt;
 800110a:	6002      	str	r2, [r0, #0]

	Uhand->Init.BaudRate   = Baud;
 800110c:	6041      	str	r1, [r0, #4]
	Uhand->Init.WordLength = UART_WORDLENGTH_8B;
 800110e:	2200      	movs	r2, #0
 8001110:	6082      	str	r2, [r0, #8]
	Uhand->Init.StopBits   = UART_STOPBITS_1;
 8001112:	60c2      	str	r2, [r0, #12]
	Uhand->Init.Parity     = UART_PARITY_NONE;
 8001114:	6102      	str	r2, [r0, #16]
	Uhand->Init.Mode       = UART_MODE_TX_RX;
 8001116:	210c      	movs	r1, #12
 8001118:	6141      	str	r1, [r0, #20]
	Uhand->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 800111a:	6182      	str	r2, [r0, #24]

	HAL_UART_Init(Uhand);
 800111c:	f002 fc16 	bl	800394c <HAL_UART_Init>
}
 8001120:	bd08      	pop	{r3, pc}
	...

08001124 <_write>:

============================================================================= */


// Make printf(), putchar(), etc. default to work over USB UART
int _write(int file, char *ptr, int len) {
 8001124:	b510      	push	{r4, lr}
 8001126:	4614      	mov	r4, r2
	HAL_UART_Transmit(&USB_UART, (uint8_t*) ptr, len, 1000);
 8001128:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800112c:	b292      	uxth	r2, r2
 800112e:	4802      	ldr	r0, [pc, #8]	@ (8001138 <_write+0x14>)
 8001130:	f002 faed 	bl	800370e <HAL_UART_Transmit>
	return len;
}
 8001134:	4620      	mov	r0, r4
 8001136:	bd10      	pop	{r4, pc}
 8001138:	2000072c 	.word	0x2000072c

0800113c <_read>:

// Make scanf(), getchar(), etc. default to work over USB UART
int _read(int file, char *ptr, int len) {
 800113c:	b508      	push	{r3, lr}
	*ptr = 0x00; // Clear the character buffer because scanf() is finicky
 800113e:	2200      	movs	r2, #0
 8001140:	700a      	strb	r2, [r1, #0]
	len = 1; // Again because of scanf's finickiness, len must = 1
	HAL_UART_Receive(&USB_UART, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8001142:	f04f 33ff 	mov.w	r3, #4294967295
 8001146:	2201      	movs	r2, #1
 8001148:	4802      	ldr	r0, [pc, #8]	@ (8001154 <_read+0x18>)
 800114a:	f002 fb3e 	bl	80037ca <HAL_UART_Receive>
	return len;
}
 800114e:	2001      	movs	r0, #1
 8001150:	bd08      	pop	{r3, pc}
 8001152:	bf00      	nop
 8001154:	2000072c 	.word	0x2000072c

08001158 <_close>:
	}
  return i; // The way this is set up, it will always report the wrong size
}

// These functions need to be defined for compiler version gcc-arm version 11.3
__attribute__((weak)) void _close(void){}
 8001158:	4770      	bx	lr

0800115a <_lseek>:
__attribute__((weak)) void _lseek(void){}
 800115a:	4770      	bx	lr

0800115c <_fstat>:
__attribute__((weak)) void _fstat(void){}
 800115c:	4770      	bx	lr

0800115e <_isatty>:
__attribute__((weak)) void _getpid(void){}
__attribute__((weak)) void _ispid(void){}
__attribute__((weak)) void _kill(void){}
__attribute__((weak)) void _isatty(void){}
 800115e:	4770      	bx	lr

08001160 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001160:	480d      	ldr	r0, [pc, #52]	@ (8001198 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001162:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */

  ldr r0, =_sdata
 8001164:	480d      	ldr	r0, [pc, #52]	@ (800119c <LoopForever+0x6>)
  ldr r1, =_edata
 8001166:	490e      	ldr	r1, [pc, #56]	@ (80011a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001168:	4a0e      	ldr	r2, [pc, #56]	@ (80011a4 <LoopForever+0xe>)
  movs r3, #0
 800116a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800116c:	e002      	b.n	8001174 <LoopCopyDataInit>

0800116e <CopyDataInit>:

CopyDataInit:


  ldr r4, [r2, r3]
 800116e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001170:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001172:	3304      	adds	r3, #4

08001174 <LoopCopyDataInit>:

LoopCopyDataInit:


  adds r4, r0, r3
 8001174:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001176:	428c      	cmp	r4, r1



  bcc CopyDataInit
 8001178:	d3f9      	bcc.n	800116e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800117a:	4a0b      	ldr	r2, [pc, #44]	@ (80011a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800117c:	4c0b      	ldr	r4, [pc, #44]	@ (80011ac <LoopForever+0x16>)
  movs r3, #0
 800117e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001180:	e001      	b.n	8001186 <LoopFillZerobss>

08001182 <FillZerobss>:

FillZerobss:

  str  r3, [r2]
 8001182:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001184:	3204      	adds	r2, #4

08001186 <LoopFillZerobss>:

LoopFillZerobss:

  cmp r2, r4
 8001186:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001188:	d3fb      	bcc.n	8001182 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800118a:	f000 f813 	bl	80011b4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800118e:	f002 fec5 	bl	8003f1c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001192:	f7ff fab1 	bl	80006f8 <main>

08001196 <LoopForever>:

LoopForever:
    b LoopForever
 8001196:	e7fe      	b.n	8001196 <LoopForever>
  ldr   r0, =_estack
 8001198:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 800119c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011a0:	200000c0 	.word	0x200000c0
  ldr r2, =_sidata
 80011a4:	08004a70 	.word	0x08004a70
  ldr r2, =_sbss
 80011a8:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 80011ac:	20000908 	.word	0x20000908

080011b0 <ADC_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011b0:	e7fe      	b.n	80011b0 <ADC_IRQHandler>
	...

080011b4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011b4:	4a03      	ldr	r2, [pc, #12]	@ (80011c4 <SystemInit+0x10>)
 80011b6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80011ba:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011be:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011c2:	4770      	bx	lr
 80011c4:	e000ed00 	.word	0xe000ed00

080011c8 <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 80011c8:	4770      	bx	lr
	...

080011cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011cc:	b510      	push	{r4, lr}
 80011ce:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011d0:	4b0e      	ldr	r3, [pc, #56]	@ (800120c <HAL_InitTick+0x40>)
 80011d2:	781a      	ldrb	r2, [r3, #0]
 80011d4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80011dc:	4a0c      	ldr	r2, [pc, #48]	@ (8001210 <HAL_InitTick+0x44>)
 80011de:	6810      	ldr	r0, [r2, #0]
 80011e0:	fbb0 f0f3 	udiv	r0, r0, r3
 80011e4:	f000 f8a0 	bl	8001328 <HAL_SYSTICK_Config>
 80011e8:	b968      	cbnz	r0, 8001206 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011ea:	2c0f      	cmp	r4, #15
 80011ec:	d901      	bls.n	80011f2 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 80011ee:	2001      	movs	r0, #1
 80011f0:	e00a      	b.n	8001208 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011f2:	2200      	movs	r2, #0
 80011f4:	4621      	mov	r1, r4
 80011f6:	f04f 30ff 	mov.w	r0, #4294967295
 80011fa:	f000 f877 	bl	80012ec <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011fe:	4b03      	ldr	r3, [pc, #12]	@ (800120c <HAL_InitTick+0x40>)
 8001200:	605c      	str	r4, [r3, #4]
  }

  /* Return function status */
  return HAL_OK;
 8001202:	2000      	movs	r0, #0
 8001204:	e000      	b.n	8001208 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8001206:	2001      	movs	r0, #1
}
 8001208:	bd10      	pop	{r4, pc}
 800120a:	bf00      	nop
 800120c:	2000005c 	.word	0x2000005c
 8001210:	20000058 	.word	0x20000058

08001214 <HAL_Init>:
{
 8001214:	b508      	push	{r3, lr}
  __HAL_FLASH_ART_ENABLE();
 8001216:	4b09      	ldr	r3, [pc, #36]	@ (800123c <HAL_Init+0x28>)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800121e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001226:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001228:	2003      	movs	r0, #3
 800122a:	f000 f84d 	bl	80012c8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800122e:	200f      	movs	r0, #15
 8001230:	f7ff ffcc 	bl	80011cc <HAL_InitTick>
  HAL_MspInit();
 8001234:	f7ff ffc8 	bl	80011c8 <HAL_MspInit>
}
 8001238:	2000      	movs	r0, #0
 800123a:	bd08      	pop	{r3, pc}
 800123c:	40023c00 	.word	0x40023c00

08001240 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001240:	4a03      	ldr	r2, [pc, #12]	@ (8001250 <HAL_IncTick+0x10>)
 8001242:	6811      	ldr	r1, [r2, #0]
 8001244:	4b03      	ldr	r3, [pc, #12]	@ (8001254 <HAL_IncTick+0x14>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	440b      	add	r3, r1
 800124a:	6013      	str	r3, [r2, #0]
}
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	200007b4 	.word	0x200007b4
 8001254:	2000005c 	.word	0x2000005c

08001258 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001258:	4b01      	ldr	r3, [pc, #4]	@ (8001260 <HAL_GetTick+0x8>)
 800125a:	6818      	ldr	r0, [r3, #0]
}
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	200007b4 	.word	0x200007b4

08001264 <__NVIC_SetPriority>:
  if ((int32_t)(IRQn) >= 0)
 8001264:	2800      	cmp	r0, #0
 8001266:	db04      	blt.n	8001272 <__NVIC_SetPriority+0xe>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001268:	0109      	lsls	r1, r1, #4
 800126a:	b2c9      	uxtb	r1, r1
 800126c:	4b04      	ldr	r3, [pc, #16]	@ (8001280 <__NVIC_SetPriority+0x1c>)
 800126e:	5419      	strb	r1, [r3, r0]
 8001270:	4770      	bx	lr
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001272:	f000 000f 	and.w	r0, r0, #15
 8001276:	0109      	lsls	r1, r1, #4
 8001278:	b2c9      	uxtb	r1, r1
 800127a:	4b02      	ldr	r3, [pc, #8]	@ (8001284 <__NVIC_SetPriority+0x20>)
 800127c:	5419      	strb	r1, [r3, r0]
}
 800127e:	4770      	bx	lr
 8001280:	e000e400 	.word	0xe000e400
 8001284:	e000ed14 	.word	0xe000ed14

08001288 <NVIC_EncodePriority>:
{
 8001288:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800128a:	f000 0007 	and.w	r0, r0, #7
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800128e:	f1c0 0c07 	rsb	ip, r0, #7
 8001292:	f1bc 0f04 	cmp.w	ip, #4
 8001296:	bf28      	it	cs
 8001298:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800129c:	1d03      	adds	r3, r0, #4
 800129e:	2b06      	cmp	r3, #6
 80012a0:	d90f      	bls.n	80012c2 <NVIC_EncodePriority+0x3a>
 80012a2:	1ec3      	subs	r3, r0, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a4:	f04f 3eff 	mov.w	lr, #4294967295
 80012a8:	fa0e f00c 	lsl.w	r0, lr, ip
 80012ac:	ea21 0100 	bic.w	r1, r1, r0
 80012b0:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012b2:	fa0e fe03 	lsl.w	lr, lr, r3
 80012b6:	ea22 020e 	bic.w	r2, r2, lr
}
 80012ba:	ea41 0002 	orr.w	r0, r1, r2
 80012be:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012c2:	2300      	movs	r3, #0
 80012c4:	e7ee      	b.n	80012a4 <NVIC_EncodePriority+0x1c>
	...

080012c8 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012c8:	4906      	ldr	r1, [pc, #24]	@ (80012e4 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 80012ca:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012cc:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80012d0:	041b      	lsls	r3, r3, #16
 80012d2:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012d4:	0200      	lsls	r0, r0, #8
 80012d6:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012da:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80012dc:	4a02      	ldr	r2, [pc, #8]	@ (80012e8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80012de:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 80012e0:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80012e2:	4770      	bx	lr
 80012e4:	e000ed00 	.word	0xe000ed00
 80012e8:	05fa0000 	.word	0x05fa0000

080012ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012ec:	b510      	push	{r4, lr}
 80012ee:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012f0:	4b05      	ldr	r3, [pc, #20]	@ (8001308 <HAL_NVIC_SetPriority+0x1c>)
 80012f2:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012f4:	f3c0 2002 	ubfx	r0, r0, #8, #3
 80012f8:	f7ff ffc6 	bl	8001288 <NVIC_EncodePriority>
 80012fc:	4601      	mov	r1, r0
 80012fe:	4620      	mov	r0, r4
 8001300:	f7ff ffb0 	bl	8001264 <__NVIC_SetPriority>
}
 8001304:	bd10      	pop	{r4, pc}
 8001306:	bf00      	nop
 8001308:	e000ed00 	.word	0xe000ed00

0800130c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800130c:	2800      	cmp	r0, #0
 800130e:	db07      	blt.n	8001320 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001310:	f000 021f 	and.w	r2, r0, #31
 8001314:	0940      	lsrs	r0, r0, #5
 8001316:	2301      	movs	r3, #1
 8001318:	4093      	lsls	r3, r2
 800131a:	4a02      	ldr	r2, [pc, #8]	@ (8001324 <HAL_NVIC_EnableIRQ+0x18>)
 800131c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	e000e100 	.word	0xe000e100

08001328 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001328:	3801      	subs	r0, #1
 800132a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800132e:	d20b      	bcs.n	8001348 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001330:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001334:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001336:	4a05      	ldr	r2, [pc, #20]	@ (800134c <HAL_SYSTICK_Config+0x24>)
 8001338:	21f0      	movs	r1, #240	@ 0xf0
 800133a:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800133e:	2000      	movs	r0, #0
 8001340:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001342:	2207      	movs	r2, #7
 8001344:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001346:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001348:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800134a:	4770      	bx	lr
 800134c:	e000ed00 	.word	0xe000ed00

08001350 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001350:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001352:	6805      	ldr	r5, [r0, #0]
 8001354:	682c      	ldr	r4, [r5, #0]
 8001356:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
 800135a:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800135c:	6804      	ldr	r4, [r0, #0]
 800135e:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001360:	6883      	ldr	r3, [r0, #8]
 8001362:	2b40      	cmp	r3, #64	@ 0x40
 8001364:	d005      	beq.n	8001372 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8001366:	6803      	ldr	r3, [r0, #0]
 8001368:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 800136a:	6803      	ldr	r3, [r0, #0]
 800136c:	60da      	str	r2, [r3, #12]
  }
}
 800136e:	bc30      	pop	{r4, r5}
 8001370:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 8001372:	6803      	ldr	r3, [r0, #0]
 8001374:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 8001376:	6803      	ldr	r3, [r0, #0]
 8001378:	60d9      	str	r1, [r3, #12]
 800137a:	e7f8      	b.n	800136e <DMA_SetConfig+0x1e>

0800137c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800137c:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800137e:	6801      	ldr	r1, [r0, #0]
 8001380:	b2ca      	uxtb	r2, r1
 8001382:	3a10      	subs	r2, #16
 8001384:	4b0a      	ldr	r3, [pc, #40]	@ (80013b0 <DMA_CalcBaseAndBitshift+0x34>)
 8001386:	fba3 4302 	umull	r4, r3, r3, r2
 800138a:	091b      	lsrs	r3, r3, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800138c:	4c09      	ldr	r4, [pc, #36]	@ (80013b4 <DMA_CalcBaseAndBitshift+0x38>)
 800138e:	5ce3      	ldrb	r3, [r4, r3]
 8001390:	65c3      	str	r3, [r0, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001392:	2a5f      	cmp	r2, #95	@ 0x5f
 8001394:	d907      	bls.n	80013a6 <DMA_CalcBaseAndBitshift+0x2a>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001396:	4b08      	ldr	r3, [pc, #32]	@ (80013b8 <DMA_CalcBaseAndBitshift+0x3c>)
 8001398:	400b      	ands	r3, r1
 800139a:	3304      	adds	r3, #4
 800139c:	6583      	str	r3, [r0, #88]	@ 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 800139e:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 80013a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80013a4:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80013a6:	4b04      	ldr	r3, [pc, #16]	@ (80013b8 <DMA_CalcBaseAndBitshift+0x3c>)
 80013a8:	400b      	ands	r3, r1
 80013aa:	6583      	str	r3, [r0, #88]	@ 0x58
 80013ac:	e7f7      	b.n	800139e <DMA_CalcBaseAndBitshift+0x22>
 80013ae:	bf00      	nop
 80013b0:	aaaaaaab 	.word	0xaaaaaaab
 80013b4:	080049d8 	.word	0x080049d8
 80013b8:	fffffc00 	.word	0xfffffc00

080013bc <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80013bc:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80013be:	6982      	ldr	r2, [r0, #24]
 80013c0:	b992      	cbnz	r2, 80013e8 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	d00a      	beq.n	80013dc <DMA_CheckFifoParam+0x20>
 80013c6:	2b02      	cmp	r3, #2
 80013c8:	d002      	beq.n	80013d0 <DMA_CheckFifoParam+0x14>
 80013ca:	b10b      	cbz	r3, 80013d0 <DMA_CheckFifoParam+0x14>
 80013cc:	2000      	movs	r0, #0
 80013ce:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80013d0:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80013d2:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 80013d6:	d128      	bne.n	800142a <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 80013d8:	2000      	movs	r0, #0
 80013da:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80013dc:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80013de:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80013e2:	d024      	beq.n	800142e <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 80013e4:	2000      	movs	r0, #0
 80013e6:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80013e8:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80013ec:	d009      	beq.n	8001402 <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80013ee:	2b02      	cmp	r3, #2
 80013f0:	d925      	bls.n	800143e <DMA_CheckFifoParam+0x82>
 80013f2:	2b03      	cmp	r3, #3
 80013f4:	d125      	bne.n	8001442 <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80013f6:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80013f8:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 80013fc:	d123      	bne.n	8001446 <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 80013fe:	2000      	movs	r0, #0
 8001400:	4770      	bx	lr
    switch (tmp)
 8001402:	2b03      	cmp	r3, #3
 8001404:	d803      	bhi.n	800140e <DMA_CheckFifoParam+0x52>
 8001406:	e8df f003 	tbb	[pc, r3]
 800140a:	0414      	.short	0x0414
 800140c:	0a14      	.short	0x0a14
 800140e:	2000      	movs	r0, #0
 8001410:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001412:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001414:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001418:	d10d      	bne.n	8001436 <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 800141a:	2000      	movs	r0, #0
 800141c:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800141e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001420:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001424:	d009      	beq.n	800143a <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 8001426:	2000      	movs	r0, #0
 8001428:	4770      	bx	lr
        status = HAL_ERROR;
 800142a:	2001      	movs	r0, #1
 800142c:	4770      	bx	lr
        status = HAL_ERROR;
 800142e:	2001      	movs	r0, #1
 8001430:	4770      	bx	lr
      status = HAL_ERROR;
 8001432:	2001      	movs	r0, #1
 8001434:	4770      	bx	lr
        status = HAL_ERROR;
 8001436:	2001      	movs	r0, #1
 8001438:	4770      	bx	lr
        status = HAL_ERROR;
 800143a:	2001      	movs	r0, #1
 800143c:	4770      	bx	lr
      status = HAL_ERROR;
 800143e:	2001      	movs	r0, #1
 8001440:	4770      	bx	lr
    switch (tmp)
 8001442:	2000      	movs	r0, #0
 8001444:	4770      	bx	lr
      {
        status = HAL_ERROR;
 8001446:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8001448:	4770      	bx	lr
	...

0800144c <HAL_DMA_Init>:
{
 800144c:	b570      	push	{r4, r5, r6, lr}
 800144e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001450:	f7ff ff02 	bl	8001258 <HAL_GetTick>
  if(hdma == NULL)
 8001454:	2c00      	cmp	r4, #0
 8001456:	d05b      	beq.n	8001510 <HAL_DMA_Init+0xc4>
 8001458:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 800145a:	2302      	movs	r3, #2
 800145c:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 8001460:	2300      	movs	r3, #0
 8001462:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 8001466:	6822      	ldr	r2, [r4, #0]
 8001468:	6813      	ldr	r3, [r2, #0]
 800146a:	f023 0301 	bic.w	r3, r3, #1
 800146e:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001470:	6823      	ldr	r3, [r4, #0]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	f012 0f01 	tst.w	r2, #1
 8001478:	d00a      	beq.n	8001490 <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800147a:	f7ff feed 	bl	8001258 <HAL_GetTick>
 800147e:	1b43      	subs	r3, r0, r5
 8001480:	2b05      	cmp	r3, #5
 8001482:	d9f5      	bls.n	8001470 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001484:	2320      	movs	r3, #32
 8001486:	6563      	str	r3, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001488:	2003      	movs	r0, #3
 800148a:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
}
 800148e:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 8001490:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001492:	4920      	ldr	r1, [pc, #128]	@ (8001514 <HAL_DMA_Init+0xc8>)
 8001494:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001496:	6862      	ldr	r2, [r4, #4]
 8001498:	68a0      	ldr	r0, [r4, #8]
 800149a:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800149c:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800149e:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014a0:	6920      	ldr	r0, [r4, #16]
 80014a2:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014a4:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014a6:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014a8:	69a0      	ldr	r0, [r4, #24]
 80014aa:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80014ac:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014ae:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80014b0:	6a20      	ldr	r0, [r4, #32]
 80014b2:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80014b4:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80014b6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80014b8:	2904      	cmp	r1, #4
 80014ba:	d01e      	beq.n	80014fa <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 80014bc:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 80014be:	6826      	ldr	r6, [r4, #0]
 80014c0:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80014c2:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 80014c6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80014c8:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80014ca:	2b04      	cmp	r3, #4
 80014cc:	d107      	bne.n	80014de <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 80014ce:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80014d0:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80014d2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80014d4:	b11b      	cbz	r3, 80014de <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80014d6:	4620      	mov	r0, r4
 80014d8:	f7ff ff70 	bl	80013bc <DMA_CheckFifoParam>
 80014dc:	b990      	cbnz	r0, 8001504 <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 80014de:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80014e0:	4620      	mov	r0, r4
 80014e2:	f7ff ff4b 	bl	800137c <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80014e6:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80014e8:	233f      	movs	r3, #63	@ 0x3f
 80014ea:	4093      	lsls	r3, r2
 80014ec:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014ee:	2000      	movs	r0, #0
 80014f0:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80014f2:	2301      	movs	r3, #1
 80014f4:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 80014f8:	e7c9      	b.n	800148e <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80014fa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80014fc:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80014fe:	4301      	orrs	r1, r0
 8001500:	430a      	orrs	r2, r1
 8001502:	e7db      	b.n	80014bc <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001504:	2340      	movs	r3, #64	@ 0x40
 8001506:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001508:	2001      	movs	r0, #1
 800150a:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
        return HAL_ERROR; 
 800150e:	e7be      	b.n	800148e <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 8001510:	2001      	movs	r0, #1
 8001512:	e7bc      	b.n	800148e <HAL_DMA_Init+0x42>
 8001514:	e010803f 	.word	0xe010803f

08001518 <HAL_DMA_Start_IT>:
{
 8001518:	b538      	push	{r3, r4, r5, lr}
 800151a:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800151c:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 800151e:	f890 0034 	ldrb.w	r0, [r0, #52]	@ 0x34
 8001522:	2801      	cmp	r0, #1
 8001524:	d030      	beq.n	8001588 <HAL_DMA_Start_IT+0x70>
 8001526:	2001      	movs	r0, #1
 8001528:	f884 0034 	strb.w	r0, [r4, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 800152c:	f894 0035 	ldrb.w	r0, [r4, #53]	@ 0x35
 8001530:	b2c0      	uxtb	r0, r0
 8001532:	2801      	cmp	r0, #1
 8001534:	d004      	beq.n	8001540 <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 8001536:	2300      	movs	r3, #0
 8001538:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    status = HAL_BUSY;
 800153c:	2002      	movs	r0, #2
}
 800153e:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8001540:	2002      	movs	r0, #2
 8001542:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001546:	2000      	movs	r0, #0
 8001548:	6560      	str	r0, [r4, #84]	@ 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800154a:	4620      	mov	r0, r4
 800154c:	f7ff ff00 	bl	8001350 <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001550:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001552:	233f      	movs	r3, #63	@ 0x3f
 8001554:	4093      	lsls	r3, r2
 8001556:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001558:	6822      	ldr	r2, [r4, #0]
 800155a:	6813      	ldr	r3, [r2, #0]
 800155c:	f043 0316 	orr.w	r3, r3, #22
 8001560:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001562:	6822      	ldr	r2, [r4, #0]
 8001564:	6953      	ldr	r3, [r2, #20]
 8001566:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800156a:	6153      	str	r3, [r2, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 800156c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800156e:	b123      	cbz	r3, 800157a <HAL_DMA_Start_IT+0x62>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001570:	6822      	ldr	r2, [r4, #0]
 8001572:	6813      	ldr	r3, [r2, #0]
 8001574:	f043 0308 	orr.w	r3, r3, #8
 8001578:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 800157a:	6822      	ldr	r2, [r4, #0]
 800157c:	6813      	ldr	r3, [r2, #0]
 800157e:	f043 0301 	orr.w	r3, r3, #1
 8001582:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001584:	2000      	movs	r0, #0
 8001586:	e7da      	b.n	800153e <HAL_DMA_Start_IT+0x26>
  __HAL_LOCK(hdma);
 8001588:	2002      	movs	r0, #2
 800158a:	e7d8      	b.n	800153e <HAL_DMA_Start_IT+0x26>

0800158c <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800158c:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8001590:	b2db      	uxtb	r3, r3
 8001592:	2b02      	cmp	r3, #2
 8001594:	d003      	beq.n	800159e <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001596:	2380      	movs	r3, #128	@ 0x80
 8001598:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 800159a:	2001      	movs	r0, #1
 800159c:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 800159e:	2305      	movs	r3, #5
 80015a0:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 80015a4:	6802      	ldr	r2, [r0, #0]
 80015a6:	6813      	ldr	r3, [r2, #0]
 80015a8:	f023 0301 	bic.w	r3, r3, #1
 80015ac:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80015ae:	2000      	movs	r0, #0
}
 80015b0:	4770      	bx	lr
	...

080015b4 <HAL_DMA_IRQHandler>:
{
 80015b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015b6:	b083      	sub	sp, #12
 80015b8:	4604      	mov	r4, r0
  __IO uint32_t count = 0;
 80015ba:	2300      	movs	r3, #0
 80015bc:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600;
 80015be:	4b72      	ldr	r3, [pc, #456]	@ (8001788 <HAL_DMA_IRQHandler+0x1d4>)
 80015c0:	681d      	ldr	r5, [r3, #0]
 80015c2:	4b72      	ldr	r3, [pc, #456]	@ (800178c <HAL_DMA_IRQHandler+0x1d8>)
 80015c4:	fba3 3505 	umull	r3, r5, r3, r5
 80015c8:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80015ca:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  tmpisr = regs->ISR;
 80015cc:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80015ce:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 80015d0:	2308      	movs	r3, #8
 80015d2:	4093      	lsls	r3, r2
 80015d4:	4233      	tst	r3, r6
 80015d6:	d010      	beq.n	80015fa <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80015d8:	6803      	ldr	r3, [r0, #0]
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	f012 0f04 	tst.w	r2, #4
 80015e0:	d00b      	beq.n	80015fa <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	f022 0204 	bic.w	r2, r2, #4
 80015e8:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80015ea:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 80015ec:	2308      	movs	r3, #8
 80015ee:	4093      	lsls	r3, r2
 80015f0:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80015f2:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	6543      	str	r3, [r0, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80015fa:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80015fc:	2301      	movs	r3, #1
 80015fe:	4093      	lsls	r3, r2
 8001600:	4233      	tst	r3, r6
 8001602:	d009      	beq.n	8001618 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001604:	6822      	ldr	r2, [r4, #0]
 8001606:	6952      	ldr	r2, [r2, #20]
 8001608:	f012 0f80 	tst.w	r2, #128	@ 0x80
 800160c:	d004      	beq.n	8001618 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800160e:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001610:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001612:	f043 0302 	orr.w	r3, r3, #2
 8001616:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001618:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800161a:	2304      	movs	r3, #4
 800161c:	4093      	lsls	r3, r2
 800161e:	4233      	tst	r3, r6
 8001620:	d009      	beq.n	8001636 <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001622:	6822      	ldr	r2, [r4, #0]
 8001624:	6812      	ldr	r2, [r2, #0]
 8001626:	f012 0f02 	tst.w	r2, #2
 800162a:	d004      	beq.n	8001636 <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800162c:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800162e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001630:	f043 0304 	orr.w	r3, r3, #4
 8001634:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001636:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001638:	2310      	movs	r3, #16
 800163a:	4093      	lsls	r3, r2
 800163c:	4233      	tst	r3, r6
 800163e:	d024      	beq.n	800168a <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001640:	6822      	ldr	r2, [r4, #0]
 8001642:	6812      	ldr	r2, [r2, #0]
 8001644:	f012 0f08 	tst.w	r2, #8
 8001648:	d01f      	beq.n	800168a <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800164a:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800164c:	6823      	ldr	r3, [r4, #0]
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8001654:	d00d      	beq.n	8001672 <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 800165c:	d104      	bne.n	8001668 <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 800165e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001660:	b19b      	cbz	r3, 800168a <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 8001662:	4620      	mov	r0, r4
 8001664:	4798      	blx	r3
 8001666:	e010      	b.n	800168a <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001668:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800166a:	b173      	cbz	r3, 800168a <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 800166c:	4620      	mov	r0, r4
 800166e:	4798      	blx	r3
 8001670:	e00b      	b.n	800168a <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8001678:	d103      	bne.n	8001682 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	f022 0208 	bic.w	r2, r2, #8
 8001680:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8001682:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001684:	b10b      	cbz	r3, 800168a <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 8001686:	4620      	mov	r0, r4
 8001688:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800168a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800168c:	2320      	movs	r3, #32
 800168e:	4093      	lsls	r3, r2
 8001690:	4233      	tst	r3, r6
 8001692:	d055      	beq.n	8001740 <HAL_DMA_IRQHandler+0x18c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001694:	6822      	ldr	r2, [r4, #0]
 8001696:	6812      	ldr	r2, [r2, #0]
 8001698:	f012 0f10 	tst.w	r2, #16
 800169c:	d050      	beq.n	8001740 <HAL_DMA_IRQHandler+0x18c>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800169e:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80016a0:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	2b05      	cmp	r3, #5
 80016a8:	d00e      	beq.n	80016c8 <HAL_DMA_IRQHandler+0x114>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80016aa:	6823      	ldr	r3, [r4, #0]
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 80016b2:	d033      	beq.n	800171c <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 80016ba:	d12a      	bne.n	8001712 <HAL_DMA_IRQHandler+0x15e>
          if(hdma->XferM1CpltCallback != NULL)
 80016bc:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d03e      	beq.n	8001740 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferM1CpltCallback(hdma);
 80016c2:	4620      	mov	r0, r4
 80016c4:	4798      	blx	r3
 80016c6:	e03b      	b.n	8001740 <HAL_DMA_IRQHandler+0x18c>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80016c8:	6822      	ldr	r2, [r4, #0]
 80016ca:	6813      	ldr	r3, [r2, #0]
 80016cc:	f023 0316 	bic.w	r3, r3, #22
 80016d0:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80016d2:	6822      	ldr	r2, [r4, #0]
 80016d4:	6953      	ldr	r3, [r2, #20]
 80016d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80016da:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80016dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80016de:	b1a3      	cbz	r3, 800170a <HAL_DMA_IRQHandler+0x156>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80016e0:	6822      	ldr	r2, [r4, #0]
 80016e2:	6813      	ldr	r3, [r2, #0]
 80016e4:	f023 0308 	bic.w	r3, r3, #8
 80016e8:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016ea:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80016ec:	233f      	movs	r3, #63	@ 0x3f
 80016ee:	4093      	lsls	r3, r2
 80016f0:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 80016f2:	2301      	movs	r3, #1
 80016f4:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 80016f8:	2300      	movs	r3, #0
 80016fa:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 80016fe:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001700:	2b00      	cmp	r3, #0
 8001702:	d03f      	beq.n	8001784 <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 8001704:	4620      	mov	r0, r4
 8001706:	4798      	blx	r3
        return;
 8001708:	e03c      	b.n	8001784 <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800170a:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800170c:	2b00      	cmp	r3, #0
 800170e:	d1e7      	bne.n	80016e0 <HAL_DMA_IRQHandler+0x12c>
 8001710:	e7eb      	b.n	80016ea <HAL_DMA_IRQHandler+0x136>
          if(hdma->XferCpltCallback != NULL)
 8001712:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001714:	b1a3      	cbz	r3, 8001740 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferCpltCallback(hdma);
 8001716:	4620      	mov	r0, r4
 8001718:	4798      	blx	r3
 800171a:	e011      	b.n	8001740 <HAL_DMA_IRQHandler+0x18c>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8001722:	d109      	bne.n	8001738 <HAL_DMA_IRQHandler+0x184>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	f022 0210 	bic.w	r2, r2, #16
 800172a:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800172c:	2301      	movs	r3, #1
 800172e:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8001732:	2300      	movs	r3, #0
 8001734:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8001738:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800173a:	b10b      	cbz	r3, 8001740 <HAL_DMA_IRQHandler+0x18c>
          hdma->XferCpltCallback(hdma);
 800173c:	4620      	mov	r0, r4
 800173e:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001740:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001742:	b1fb      	cbz	r3, 8001784 <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001744:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001746:	f013 0f01 	tst.w	r3, #1
 800174a:	d017      	beq.n	800177c <HAL_DMA_IRQHandler+0x1c8>
      hdma->State = HAL_DMA_STATE_ABORT;
 800174c:	2305      	movs	r3, #5
 800174e:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8001752:	6822      	ldr	r2, [r4, #0]
 8001754:	6813      	ldr	r3, [r2, #0]
 8001756:	f023 0301 	bic.w	r3, r3, #1
 800175a:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 800175c:	9b01      	ldr	r3, [sp, #4]
 800175e:	3301      	adds	r3, #1
 8001760:	9301      	str	r3, [sp, #4]
 8001762:	42ab      	cmp	r3, r5
 8001764:	d804      	bhi.n	8001770 <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001766:	6823      	ldr	r3, [r4, #0]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f013 0f01 	tst.w	r3, #1
 800176e:	d1f5      	bne.n	800175c <HAL_DMA_IRQHandler+0x1a8>
      hdma->State = HAL_DMA_STATE_READY;
 8001770:	2301      	movs	r3, #1
 8001772:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8001776:	2300      	movs	r3, #0
 8001778:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 800177c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800177e:	b10b      	cbz	r3, 8001784 <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 8001780:	4620      	mov	r0, r4
 8001782:	4798      	blx	r3
}
 8001784:	b003      	add	sp, #12
 8001786:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001788:	20000058 	.word	0x20000058
 800178c:	1b4e81b5 	.word	0x1b4e81b5

08001790 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001790:	2300      	movs	r3, #0
 8001792:	2b0f      	cmp	r3, #15
 8001794:	f200 80f4 	bhi.w	8001980 <HAL_GPIO_Init+0x1f0>
{
 8001798:	b570      	push	{r4, r5, r6, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	e066      	b.n	800186c <HAL_GPIO_Init+0xdc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800179e:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80017a0:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80017a4:	2403      	movs	r4, #3
 80017a6:	fa04 f40e 	lsl.w	r4, r4, lr
 80017aa:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 80017ae:	68cc      	ldr	r4, [r1, #12]
 80017b0:	fa04 f40e 	lsl.w	r4, r4, lr
 80017b4:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80017b6:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017b8:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017ba:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017be:	684a      	ldr	r2, [r1, #4]
 80017c0:	f3c2 1200 	ubfx	r2, r2, #4, #1
 80017c4:	409a      	lsls	r2, r3
 80017c6:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 80017c8:	6042      	str	r2, [r0, #4]
 80017ca:	e05d      	b.n	8001888 <HAL_GPIO_Init+0xf8>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80017cc:	08dc      	lsrs	r4, r3, #3
 80017ce:	3408      	adds	r4, #8
 80017d0:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80017d4:	f003 0507 	and.w	r5, r3, #7
 80017d8:	00ad      	lsls	r5, r5, #2
 80017da:	f04f 0e0f 	mov.w	lr, #15
 80017de:	fa0e fe05 	lsl.w	lr, lr, r5
 80017e2:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80017e6:	690a      	ldr	r2, [r1, #16]
 80017e8:	40aa      	lsls	r2, r5
 80017ea:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3] = temp;
 80017ee:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 80017f2:	e05d      	b.n	80018b0 <HAL_GPIO_Init+0x120>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80017f4:	2209      	movs	r2, #9
 80017f6:	e000      	b.n	80017fa <HAL_GPIO_Init+0x6a>
 80017f8:	2200      	movs	r2, #0
 80017fa:	fa02 f20e 	lsl.w	r2, r2, lr
 80017fe:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2] = temp;
 8001800:	3402      	adds	r4, #2
 8001802:	4d60      	ldr	r5, [pc, #384]	@ (8001984 <HAL_GPIO_Init+0x1f4>)
 8001804:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001808:	4a5f      	ldr	r2, [pc, #380]	@ (8001988 <HAL_GPIO_Init+0x1f8>)
 800180a:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 800180c:	ea6f 020c 	mvn.w	r2, ip
 8001810:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001814:	684e      	ldr	r6, [r1, #4]
 8001816:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 800181a:	d001      	beq.n	8001820 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 800181c:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8001820:	4c59      	ldr	r4, [pc, #356]	@ (8001988 <HAL_GPIO_Init+0x1f8>)
 8001822:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8001824:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8001826:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800182a:	684e      	ldr	r6, [r1, #4]
 800182c:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8001830:	d001      	beq.n	8001836 <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 8001832:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 8001836:	4c54      	ldr	r4, [pc, #336]	@ (8001988 <HAL_GPIO_Init+0x1f8>)
 8001838:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 800183a:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 800183c:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001840:	684e      	ldr	r6, [r1, #4]
 8001842:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8001846:	d001      	beq.n	800184c <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8001848:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 800184c:	4c4e      	ldr	r4, [pc, #312]	@ (8001988 <HAL_GPIO_Init+0x1f8>)
 800184e:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001850:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8001852:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001854:	684d      	ldr	r5, [r1, #4]
 8001856:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 800185a:	d001      	beq.n	8001860 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 800185c:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8001860:	4c49      	ldr	r4, [pc, #292]	@ (8001988 <HAL_GPIO_Init+0x1f8>)
 8001862:	6022      	str	r2, [r4, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001864:	3301      	adds	r3, #1
 8001866:	2b0f      	cmp	r3, #15
 8001868:	f200 8088 	bhi.w	800197c <HAL_GPIO_Init+0x1ec>
    ioposition = ((uint32_t)0x01) << position;
 800186c:	2201      	movs	r2, #1
 800186e:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001870:	680c      	ldr	r4, [r1, #0]
 8001872:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8001876:	ea32 0404 	bics.w	r4, r2, r4
 800187a:	d1f3      	bne.n	8001864 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800187c:	684c      	ldr	r4, [r1, #4]
 800187e:	f004 0403 	and.w	r4, r4, #3
 8001882:	3c01      	subs	r4, #1
 8001884:	2c01      	cmp	r4, #1
 8001886:	d98a      	bls.n	800179e <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001888:	684a      	ldr	r2, [r1, #4]
 800188a:	f002 0203 	and.w	r2, r2, #3
 800188e:	2a03      	cmp	r2, #3
 8001890:	d009      	beq.n	80018a6 <HAL_GPIO_Init+0x116>
        temp = GPIOx->PUPDR;
 8001892:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001894:	005d      	lsls	r5, r3, #1
 8001896:	2203      	movs	r2, #3
 8001898:	40aa      	lsls	r2, r5
 800189a:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800189e:	688a      	ldr	r2, [r1, #8]
 80018a0:	40aa      	lsls	r2, r5
 80018a2:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 80018a4:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018a6:	684a      	ldr	r2, [r1, #4]
 80018a8:	f002 0203 	and.w	r2, r2, #3
 80018ac:	2a02      	cmp	r2, #2
 80018ae:	d08d      	beq.n	80017cc <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 80018b0:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80018b2:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80018b6:	2203      	movs	r2, #3
 80018b8:	fa02 f20e 	lsl.w	r2, r2, lr
 80018bc:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80018c0:	684a      	ldr	r2, [r1, #4]
 80018c2:	f002 0203 	and.w	r2, r2, #3
 80018c6:	fa02 f20e 	lsl.w	r2, r2, lr
 80018ca:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 80018cc:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80018ce:	684a      	ldr	r2, [r1, #4]
 80018d0:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 80018d4:	d0c6      	beq.n	8001864 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018d6:	4a2d      	ldr	r2, [pc, #180]	@ (800198c <HAL_GPIO_Init+0x1fc>)
 80018d8:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 80018da:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 80018de:	6454      	str	r4, [r2, #68]	@ 0x44
 80018e0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80018e2:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80018e6:	9201      	str	r2, [sp, #4]
 80018e8:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 80018ea:	089c      	lsrs	r4, r3, #2
 80018ec:	1ca5      	adds	r5, r4, #2
 80018ee:	4a25      	ldr	r2, [pc, #148]	@ (8001984 <HAL_GPIO_Init+0x1f4>)
 80018f0:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80018f4:	f003 0e03 	and.w	lr, r3, #3
 80018f8:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80018fc:	220f      	movs	r2, #15
 80018fe:	fa02 f20e 	lsl.w	r2, r2, lr
 8001902:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001906:	4a22      	ldr	r2, [pc, #136]	@ (8001990 <HAL_GPIO_Init+0x200>)
 8001908:	4290      	cmp	r0, r2
 800190a:	f43f af75 	beq.w	80017f8 <HAL_GPIO_Init+0x68>
 800190e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001912:	4290      	cmp	r0, r2
 8001914:	d022      	beq.n	800195c <HAL_GPIO_Init+0x1cc>
 8001916:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800191a:	4290      	cmp	r0, r2
 800191c:	d020      	beq.n	8001960 <HAL_GPIO_Init+0x1d0>
 800191e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001922:	4290      	cmp	r0, r2
 8001924:	d01e      	beq.n	8001964 <HAL_GPIO_Init+0x1d4>
 8001926:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800192a:	4290      	cmp	r0, r2
 800192c:	d01c      	beq.n	8001968 <HAL_GPIO_Init+0x1d8>
 800192e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001932:	4290      	cmp	r0, r2
 8001934:	d01a      	beq.n	800196c <HAL_GPIO_Init+0x1dc>
 8001936:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800193a:	4290      	cmp	r0, r2
 800193c:	d018      	beq.n	8001970 <HAL_GPIO_Init+0x1e0>
 800193e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001942:	4290      	cmp	r0, r2
 8001944:	d016      	beq.n	8001974 <HAL_GPIO_Init+0x1e4>
 8001946:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800194a:	4290      	cmp	r0, r2
 800194c:	d014      	beq.n	8001978 <HAL_GPIO_Init+0x1e8>
 800194e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001952:	4290      	cmp	r0, r2
 8001954:	f43f af4e 	beq.w	80017f4 <HAL_GPIO_Init+0x64>
 8001958:	220a      	movs	r2, #10
 800195a:	e74e      	b.n	80017fa <HAL_GPIO_Init+0x6a>
 800195c:	2201      	movs	r2, #1
 800195e:	e74c      	b.n	80017fa <HAL_GPIO_Init+0x6a>
 8001960:	2202      	movs	r2, #2
 8001962:	e74a      	b.n	80017fa <HAL_GPIO_Init+0x6a>
 8001964:	2203      	movs	r2, #3
 8001966:	e748      	b.n	80017fa <HAL_GPIO_Init+0x6a>
 8001968:	2204      	movs	r2, #4
 800196a:	e746      	b.n	80017fa <HAL_GPIO_Init+0x6a>
 800196c:	2205      	movs	r2, #5
 800196e:	e744      	b.n	80017fa <HAL_GPIO_Init+0x6a>
 8001970:	2206      	movs	r2, #6
 8001972:	e742      	b.n	80017fa <HAL_GPIO_Init+0x6a>
 8001974:	2207      	movs	r2, #7
 8001976:	e740      	b.n	80017fa <HAL_GPIO_Init+0x6a>
 8001978:	2208      	movs	r2, #8
 800197a:	e73e      	b.n	80017fa <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 800197c:	b002      	add	sp, #8
 800197e:	bd70      	pop	{r4, r5, r6, pc}
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	40013800 	.word	0x40013800
 8001988:	40013c00 	.word	0x40013c00
 800198c:	40023800 	.word	0x40023800
 8001990:	40020000 	.word	0x40020000

08001994 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001994:	b10a      	cbz	r2, 800199a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001996:	6181      	str	r1, [r0, #24]
 8001998:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800199a:	0409      	lsls	r1, r1, #16
 800199c:	6181      	str	r1, [r0, #24]
  }
}
 800199e:	4770      	bx	lr

080019a0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80019a0:	b510      	push	{r4, lr}
 80019a2:	b082      	sub	sp, #8
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 80019a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a14 <HAL_PWREx_EnableOverDrive+0x74>)
 80019a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019a8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80019ac:	641a      	str	r2, [r3, #64]	@ 0x40
 80019ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019b4:	9301      	str	r3, [sp, #4]
 80019b6:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80019b8:	4a17      	ldr	r2, [pc, #92]	@ (8001a18 <HAL_PWREx_EnableOverDrive+0x78>)
 80019ba:	6813      	ldr	r3, [r2, #0]
 80019bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019c0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80019c2:	f7ff fc49 	bl	8001258 <HAL_GetTick>
 80019c6:	4604      	mov	r4, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80019c8:	4b13      	ldr	r3, [pc, #76]	@ (8001a18 <HAL_PWREx_EnableOverDrive+0x78>)
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80019d0:	d108      	bne.n	80019e4 <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80019d2:	f7ff fc41 	bl	8001258 <HAL_GetTick>
 80019d6:	1b00      	subs	r0, r0, r4
 80019d8:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80019dc:	d9f4      	bls.n	80019c8 <HAL_PWREx_EnableOverDrive+0x28>
    {
      return HAL_TIMEOUT;
 80019de:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 80019e0:	b002      	add	sp, #8
 80019e2:	bd10      	pop	{r4, pc}
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80019e4:	4a0c      	ldr	r2, [pc, #48]	@ (8001a18 <HAL_PWREx_EnableOverDrive+0x78>)
 80019e6:	6813      	ldr	r3, [r2, #0]
 80019e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019ec:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 80019ee:	f7ff fc33 	bl	8001258 <HAL_GetTick>
 80019f2:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80019f4:	4b08      	ldr	r3, [pc, #32]	@ (8001a18 <HAL_PWREx_EnableOverDrive+0x78>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80019fc:	d107      	bne.n	8001a0e <HAL_PWREx_EnableOverDrive+0x6e>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80019fe:	f7ff fc2b 	bl	8001258 <HAL_GetTick>
 8001a02:	1b00      	subs	r0, r0, r4
 8001a04:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8001a08:	d9f4      	bls.n	80019f4 <HAL_PWREx_EnableOverDrive+0x54>
      return HAL_TIMEOUT;
 8001a0a:	2003      	movs	r0, #3
 8001a0c:	e7e8      	b.n	80019e0 <HAL_PWREx_EnableOverDrive+0x40>
  return HAL_OK;
 8001a0e:	2000      	movs	r0, #0
 8001a10:	e7e6      	b.n	80019e0 <HAL_PWREx_EnableOverDrive+0x40>
 8001a12:	bf00      	nop
 8001a14:	40023800 	.word	0x40023800
 8001a18:	40007000 	.word	0x40007000

08001a1c <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a1c:	2800      	cmp	r0, #0
 8001a1e:	f000 8206 	beq.w	8001e2e <HAL_RCC_OscConfig+0x412>
{
 8001a22:	b570      	push	{r4, r5, r6, lr}
 8001a24:	b082      	sub	sp, #8
 8001a26:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a28:	6803      	ldr	r3, [r0, #0]
 8001a2a:	f013 0f01 	tst.w	r3, #1
 8001a2e:	d029      	beq.n	8001a84 <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a30:	4b95      	ldr	r3, [pc, #596]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	f003 030c 	and.w	r3, r3, #12
 8001a38:	2b04      	cmp	r3, #4
 8001a3a:	d01a      	beq.n	8001a72 <HAL_RCC_OscConfig+0x56>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a3c:	4b92      	ldr	r3, [pc, #584]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	f003 030c 	and.w	r3, r3, #12
 8001a44:	2b08      	cmp	r3, #8
 8001a46:	d00f      	beq.n	8001a68 <HAL_RCC_OscConfig+0x4c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a48:	6863      	ldr	r3, [r4, #4]
 8001a4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a4e:	d040      	beq.n	8001ad2 <HAL_RCC_OscConfig+0xb6>
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d154      	bne.n	8001afe <HAL_RCC_OscConfig+0xe2>
 8001a54:	4b8c      	ldr	r3, [pc, #560]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	e039      	b.n	8001adc <HAL_RCC_OscConfig+0xc0>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a68:	4b87      	ldr	r3, [pc, #540]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001a70:	d0ea      	beq.n	8001a48 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a72:	4b85      	ldr	r3, [pc, #532]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001a7a:	d003      	beq.n	8001a84 <HAL_RCC_OscConfig+0x68>
 8001a7c:	6863      	ldr	r3, [r4, #4]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	f000 81d7 	beq.w	8001e32 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a84:	6823      	ldr	r3, [r4, #0]
 8001a86:	f013 0f02 	tst.w	r3, #2
 8001a8a:	d074      	beq.n	8001b76 <HAL_RCC_OscConfig+0x15a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a8c:	4b7e      	ldr	r3, [pc, #504]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	f013 0f0c 	tst.w	r3, #12
 8001a94:	d05e      	beq.n	8001b54 <HAL_RCC_OscConfig+0x138>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a96:	4b7c      	ldr	r3, [pc, #496]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a98:	689b      	ldr	r3, [r3, #8]
 8001a9a:	f003 030c 	and.w	r3, r3, #12
 8001a9e:	2b08      	cmp	r3, #8
 8001aa0:	d053      	beq.n	8001b4a <HAL_RCC_OscConfig+0x12e>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001aa2:	68e3      	ldr	r3, [r4, #12]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	f000 8089 	beq.w	8001bbc <HAL_RCC_OscConfig+0x1a0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001aaa:	4a77      	ldr	r2, [pc, #476]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001aac:	6813      	ldr	r3, [r2, #0]
 8001aae:	f043 0301 	orr.w	r3, r3, #1
 8001ab2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ab4:	f7ff fbd0 	bl	8001258 <HAL_GetTick>
 8001ab8:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aba:	4b73      	ldr	r3, [pc, #460]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f013 0f02 	tst.w	r3, #2
 8001ac2:	d172      	bne.n	8001baa <HAL_RCC_OscConfig+0x18e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ac4:	f7ff fbc8 	bl	8001258 <HAL_GetTick>
 8001ac8:	1b40      	subs	r0, r0, r5
 8001aca:	2802      	cmp	r0, #2
 8001acc:	d9f5      	bls.n	8001aba <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_TIMEOUT;
 8001ace:	2003      	movs	r0, #3
 8001ad0:	e1b4      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ad2:	4a6d      	ldr	r2, [pc, #436]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001ad4:	6813      	ldr	r3, [r2, #0]
 8001ad6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ada:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001adc:	6863      	ldr	r3, [r4, #4]
 8001ade:	b32b      	cbz	r3, 8001b2c <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 8001ae0:	f7ff fbba 	bl	8001258 <HAL_GetTick>
 8001ae4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ae6:	4b68      	ldr	r3, [pc, #416]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001aee:	d1c9      	bne.n	8001a84 <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001af0:	f7ff fbb2 	bl	8001258 <HAL_GetTick>
 8001af4:	1b40      	subs	r0, r0, r5
 8001af6:	2864      	cmp	r0, #100	@ 0x64
 8001af8:	d9f5      	bls.n	8001ae6 <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 8001afa:	2003      	movs	r0, #3
 8001afc:	e19e      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001afe:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b02:	d009      	beq.n	8001b18 <HAL_RCC_OscConfig+0xfc>
 8001b04:	4b60      	ldr	r3, [pc, #384]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001b0c:	601a      	str	r2, [r3, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	e7e1      	b.n	8001adc <HAL_RCC_OscConfig+0xc0>
 8001b18:	4b5b      	ldr	r3, [pc, #364]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001b28:	601a      	str	r2, [r3, #0]
 8001b2a:	e7d7      	b.n	8001adc <HAL_RCC_OscConfig+0xc0>
        tickstart = HAL_GetTick();
 8001b2c:	f7ff fb94 	bl	8001258 <HAL_GetTick>
 8001b30:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b32:	4b55      	ldr	r3, [pc, #340]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001b3a:	d0a3      	beq.n	8001a84 <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b3c:	f7ff fb8c 	bl	8001258 <HAL_GetTick>
 8001b40:	1b40      	subs	r0, r0, r5
 8001b42:	2864      	cmp	r0, #100	@ 0x64
 8001b44:	d9f5      	bls.n	8001b32 <HAL_RCC_OscConfig+0x116>
            return HAL_TIMEOUT;
 8001b46:	2003      	movs	r0, #3
 8001b48:	e178      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b4a:	4b4f      	ldr	r3, [pc, #316]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001b52:	d1a6      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x86>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b54:	4b4c      	ldr	r3, [pc, #304]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f013 0f02 	tst.w	r3, #2
 8001b5c:	d003      	beq.n	8001b66 <HAL_RCC_OscConfig+0x14a>
 8001b5e:	68e3      	ldr	r3, [r4, #12]
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	f040 8168 	bne.w	8001e36 <HAL_RCC_OscConfig+0x41a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b66:	4a48      	ldr	r2, [pc, #288]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b68:	6813      	ldr	r3, [r2, #0]
 8001b6a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001b6e:	6921      	ldr	r1, [r4, #16]
 8001b70:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001b74:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b76:	6823      	ldr	r3, [r4, #0]
 8001b78:	f013 0f08 	tst.w	r3, #8
 8001b7c:	d046      	beq.n	8001c0c <HAL_RCC_OscConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001b7e:	6963      	ldr	r3, [r4, #20]
 8001b80:	b383      	cbz	r3, 8001be4 <HAL_RCC_OscConfig+0x1c8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b82:	4a41      	ldr	r2, [pc, #260]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b84:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8001b86:	f043 0301 	orr.w	r3, r3, #1
 8001b8a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b8c:	f7ff fb64 	bl	8001258 <HAL_GetTick>
 8001b90:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b92:	4b3d      	ldr	r3, [pc, #244]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b96:	f013 0f02 	tst.w	r3, #2
 8001b9a:	d137      	bne.n	8001c0c <HAL_RCC_OscConfig+0x1f0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b9c:	f7ff fb5c 	bl	8001258 <HAL_GetTick>
 8001ba0:	1b40      	subs	r0, r0, r5
 8001ba2:	2802      	cmp	r0, #2
 8001ba4:	d9f5      	bls.n	8001b92 <HAL_RCC_OscConfig+0x176>
        {
          return HAL_TIMEOUT;
 8001ba6:	2003      	movs	r0, #3
 8001ba8:	e148      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001baa:	4a37      	ldr	r2, [pc, #220]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001bac:	6813      	ldr	r3, [r2, #0]
 8001bae:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001bb2:	6921      	ldr	r1, [r4, #16]
 8001bb4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001bb8:	6013      	str	r3, [r2, #0]
 8001bba:	e7dc      	b.n	8001b76 <HAL_RCC_OscConfig+0x15a>
        __HAL_RCC_HSI_DISABLE();
 8001bbc:	4a32      	ldr	r2, [pc, #200]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001bbe:	6813      	ldr	r3, [r2, #0]
 8001bc0:	f023 0301 	bic.w	r3, r3, #1
 8001bc4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001bc6:	f7ff fb47 	bl	8001258 <HAL_GetTick>
 8001bca:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bcc:	4b2e      	ldr	r3, [pc, #184]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f013 0f02 	tst.w	r3, #2
 8001bd4:	d0cf      	beq.n	8001b76 <HAL_RCC_OscConfig+0x15a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bd6:	f7ff fb3f 	bl	8001258 <HAL_GetTick>
 8001bda:	1b40      	subs	r0, r0, r5
 8001bdc:	2802      	cmp	r0, #2
 8001bde:	d9f5      	bls.n	8001bcc <HAL_RCC_OscConfig+0x1b0>
            return HAL_TIMEOUT;
 8001be0:	2003      	movs	r0, #3
 8001be2:	e12b      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001be4:	4a28      	ldr	r2, [pc, #160]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001be6:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8001be8:	f023 0301 	bic.w	r3, r3, #1
 8001bec:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bee:	f7ff fb33 	bl	8001258 <HAL_GetTick>
 8001bf2:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bf4:	4b24      	ldr	r3, [pc, #144]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001bf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bf8:	f013 0f02 	tst.w	r3, #2
 8001bfc:	d006      	beq.n	8001c0c <HAL_RCC_OscConfig+0x1f0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bfe:	f7ff fb2b 	bl	8001258 <HAL_GetTick>
 8001c02:	1b40      	subs	r0, r0, r5
 8001c04:	2802      	cmp	r0, #2
 8001c06:	d9f5      	bls.n	8001bf4 <HAL_RCC_OscConfig+0x1d8>
        {
          return HAL_TIMEOUT;
 8001c08:	2003      	movs	r0, #3
 8001c0a:	e117      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c0c:	6823      	ldr	r3, [r4, #0]
 8001c0e:	f013 0f04 	tst.w	r3, #4
 8001c12:	d07d      	beq.n	8001d10 <HAL_RCC_OscConfig+0x2f4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c14:	4b1c      	ldr	r3, [pc, #112]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c18:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8001c1c:	d11e      	bne.n	8001c5c <HAL_RCC_OscConfig+0x240>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c1e:	4b1a      	ldr	r3, [pc, #104]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001c20:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c22:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001c26:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c2e:	9301      	str	r3, [sp, #4]
 8001c30:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001c32:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c34:	4b15      	ldr	r3, [pc, #84]	@ (8001c8c <HAL_RCC_OscConfig+0x270>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001c3c:	d010      	beq.n	8001c60 <HAL_RCC_OscConfig+0x244>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c3e:	68a3      	ldr	r3, [r4, #8]
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d025      	beq.n	8001c90 <HAL_RCC_OscConfig+0x274>
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d13b      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x2a4>
 8001c48:	4b0f      	ldr	r3, [pc, #60]	@ (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001c4a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001c4c:	f022 0201 	bic.w	r2, r2, #1
 8001c50:	671a      	str	r2, [r3, #112]	@ 0x70
 8001c52:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001c54:	f022 0204 	bic.w	r2, r2, #4
 8001c58:	671a      	str	r2, [r3, #112]	@ 0x70
 8001c5a:	e01e      	b.n	8001c9a <HAL_RCC_OscConfig+0x27e>
  FlagStatus pwrclkchanged = RESET;
 8001c5c:	2500      	movs	r5, #0
 8001c5e:	e7e9      	b.n	8001c34 <HAL_RCC_OscConfig+0x218>
      PWR->CR1 |= PWR_CR1_DBP;
 8001c60:	4a0a      	ldr	r2, [pc, #40]	@ (8001c8c <HAL_RCC_OscConfig+0x270>)
 8001c62:	6813      	ldr	r3, [r2, #0]
 8001c64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c68:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001c6a:	f7ff faf5 	bl	8001258 <HAL_GetTick>
 8001c6e:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c70:	4b06      	ldr	r3, [pc, #24]	@ (8001c8c <HAL_RCC_OscConfig+0x270>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001c78:	d1e1      	bne.n	8001c3e <HAL_RCC_OscConfig+0x222>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c7a:	f7ff faed 	bl	8001258 <HAL_GetTick>
 8001c7e:	1b80      	subs	r0, r0, r6
 8001c80:	2864      	cmp	r0, #100	@ 0x64
 8001c82:	d9f5      	bls.n	8001c70 <HAL_RCC_OscConfig+0x254>
          return HAL_TIMEOUT;
 8001c84:	2003      	movs	r0, #3
 8001c86:	e0d9      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
 8001c88:	40023800 	.word	0x40023800
 8001c8c:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c90:	4a72      	ldr	r2, [pc, #456]	@ (8001e5c <HAL_RCC_OscConfig+0x440>)
 8001c92:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8001c94:	f043 0301 	orr.w	r3, r3, #1
 8001c98:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c9a:	68a3      	ldr	r3, [r4, #8]
 8001c9c:	b333      	cbz	r3, 8001cec <HAL_RCC_OscConfig+0x2d0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c9e:	f7ff fadb 	bl	8001258 <HAL_GetTick>
 8001ca2:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ca4:	4b6d      	ldr	r3, [pc, #436]	@ (8001e5c <HAL_RCC_OscConfig+0x440>)
 8001ca6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ca8:	f013 0f02 	tst.w	r3, #2
 8001cac:	d12f      	bne.n	8001d0e <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cae:	f7ff fad3 	bl	8001258 <HAL_GetTick>
 8001cb2:	1b80      	subs	r0, r0, r6
 8001cb4:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001cb8:	4298      	cmp	r0, r3
 8001cba:	d9f3      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001cbc:	2003      	movs	r0, #3
 8001cbe:	e0bd      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cc0:	2b05      	cmp	r3, #5
 8001cc2:	d009      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x2bc>
 8001cc4:	4b65      	ldr	r3, [pc, #404]	@ (8001e5c <HAL_RCC_OscConfig+0x440>)
 8001cc6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001cc8:	f022 0201 	bic.w	r2, r2, #1
 8001ccc:	671a      	str	r2, [r3, #112]	@ 0x70
 8001cce:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001cd0:	f022 0204 	bic.w	r2, r2, #4
 8001cd4:	671a      	str	r2, [r3, #112]	@ 0x70
 8001cd6:	e7e0      	b.n	8001c9a <HAL_RCC_OscConfig+0x27e>
 8001cd8:	4b60      	ldr	r3, [pc, #384]	@ (8001e5c <HAL_RCC_OscConfig+0x440>)
 8001cda:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001cdc:	f042 0204 	orr.w	r2, r2, #4
 8001ce0:	671a      	str	r2, [r3, #112]	@ 0x70
 8001ce2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001ce4:	f042 0201 	orr.w	r2, r2, #1
 8001ce8:	671a      	str	r2, [r3, #112]	@ 0x70
 8001cea:	e7d6      	b.n	8001c9a <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cec:	f7ff fab4 	bl	8001258 <HAL_GetTick>
 8001cf0:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cf2:	4b5a      	ldr	r3, [pc, #360]	@ (8001e5c <HAL_RCC_OscConfig+0x440>)
 8001cf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cf6:	f013 0f02 	tst.w	r3, #2
 8001cfa:	d008      	beq.n	8001d0e <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cfc:	f7ff faac 	bl	8001258 <HAL_GetTick>
 8001d00:	1b80      	subs	r0, r0, r6
 8001d02:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001d06:	4298      	cmp	r0, r3
 8001d08:	d9f3      	bls.n	8001cf2 <HAL_RCC_OscConfig+0x2d6>
        {
          return HAL_TIMEOUT;
 8001d0a:	2003      	movs	r0, #3
 8001d0c:	e096      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d0e:	b9fd      	cbnz	r5, 8001d50 <HAL_RCC_OscConfig+0x334>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d10:	69a3      	ldr	r3, [r4, #24]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	f000 8091 	beq.w	8001e3a <HAL_RCC_OscConfig+0x41e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d18:	4a50      	ldr	r2, [pc, #320]	@ (8001e5c <HAL_RCC_OscConfig+0x440>)
 8001d1a:	6892      	ldr	r2, [r2, #8]
 8001d1c:	f002 020c 	and.w	r2, r2, #12
 8001d20:	2a08      	cmp	r2, #8
 8001d22:	d059      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x3bc>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d24:	2b02      	cmp	r3, #2
 8001d26:	d019      	beq.n	8001d5c <HAL_RCC_OscConfig+0x340>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d28:	4a4c      	ldr	r2, [pc, #304]	@ (8001e5c <HAL_RCC_OscConfig+0x440>)
 8001d2a:	6813      	ldr	r3, [r2, #0]
 8001d2c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d32:	f7ff fa91 	bl	8001258 <HAL_GetTick>
 8001d36:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d38:	4b48      	ldr	r3, [pc, #288]	@ (8001e5c <HAL_RCC_OscConfig+0x440>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001d40:	d048      	beq.n	8001dd4 <HAL_RCC_OscConfig+0x3b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d42:	f7ff fa89 	bl	8001258 <HAL_GetTick>
 8001d46:	1b00      	subs	r0, r0, r4
 8001d48:	2802      	cmp	r0, #2
 8001d4a:	d9f5      	bls.n	8001d38 <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 8001d4c:	2003      	movs	r0, #3
 8001d4e:	e075      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d50:	4a42      	ldr	r2, [pc, #264]	@ (8001e5c <HAL_RCC_OscConfig+0x440>)
 8001d52:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001d54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d5a:	e7d9      	b.n	8001d10 <HAL_RCC_OscConfig+0x2f4>
        __HAL_RCC_PLL_DISABLE();
 8001d5c:	4a3f      	ldr	r2, [pc, #252]	@ (8001e5c <HAL_RCC_OscConfig+0x440>)
 8001d5e:	6813      	ldr	r3, [r2, #0]
 8001d60:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d64:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001d66:	f7ff fa77 	bl	8001258 <HAL_GetTick>
 8001d6a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d6c:	4b3b      	ldr	r3, [pc, #236]	@ (8001e5c <HAL_RCC_OscConfig+0x440>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001d74:	d006      	beq.n	8001d84 <HAL_RCC_OscConfig+0x368>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d76:	f7ff fa6f 	bl	8001258 <HAL_GetTick>
 8001d7a:	1b40      	subs	r0, r0, r5
 8001d7c:	2802      	cmp	r0, #2
 8001d7e:	d9f5      	bls.n	8001d6c <HAL_RCC_OscConfig+0x350>
            return HAL_TIMEOUT;
 8001d80:	2003      	movs	r0, #3
 8001d82:	e05b      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d84:	69e3      	ldr	r3, [r4, #28]
 8001d86:	6a22      	ldr	r2, [r4, #32]
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001d8c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001d90:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001d92:	0852      	lsrs	r2, r2, #1
 8001d94:	3a01      	subs	r2, #1
 8001d96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001d9a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001d9c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001da0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001da2:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001da6:	4a2d      	ldr	r2, [pc, #180]	@ (8001e5c <HAL_RCC_OscConfig+0x440>)
 8001da8:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8001daa:	6813      	ldr	r3, [r2, #0]
 8001dac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001db0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001db2:	f7ff fa51 	bl	8001258 <HAL_GetTick>
 8001db6:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001db8:	4b28      	ldr	r3, [pc, #160]	@ (8001e5c <HAL_RCC_OscConfig+0x440>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001dc0:	d106      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x3b4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dc2:	f7ff fa49 	bl	8001258 <HAL_GetTick>
 8001dc6:	1b00      	subs	r0, r0, r4
 8001dc8:	2802      	cmp	r0, #2
 8001dca:	d9f5      	bls.n	8001db8 <HAL_RCC_OscConfig+0x39c>
            return HAL_TIMEOUT;
 8001dcc:	2003      	movs	r0, #3
 8001dce:	e035      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8001dd0:	2000      	movs	r0, #0
 8001dd2:	e033      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
 8001dd4:	2000      	movs	r0, #0
 8001dd6:	e031      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
      pll_config = RCC->PLLCFGR;
 8001dd8:	4a20      	ldr	r2, [pc, #128]	@ (8001e5c <HAL_RCC_OscConfig+0x440>)
 8001dda:	6852      	ldr	r2, [r2, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d02f      	beq.n	8001e40 <HAL_RCC_OscConfig+0x424>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001de0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8001de4:	69e1      	ldr	r1, [r4, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001de6:	428b      	cmp	r3, r1
 8001de8:	d12c      	bne.n	8001e44 <HAL_RCC_OscConfig+0x428>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001dea:	f002 033f 	and.w	r3, r2, #63	@ 0x3f
 8001dee:	6a21      	ldr	r1, [r4, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001df0:	428b      	cmp	r3, r1
 8001df2:	d129      	bne.n	8001e48 <HAL_RCC_OscConfig+0x42c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001df4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001df6:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 8001e00:	d124      	bne.n	8001e4c <HAL_RCC_OscConfig+0x430>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001e02:	f402 3140 	and.w	r1, r2, #196608	@ 0x30000
 8001e06:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001e08:	085b      	lsrs	r3, r3, #1
 8001e0a:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e0c:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 8001e10:	d11e      	bne.n	8001e50 <HAL_RCC_OscConfig+0x434>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e12:	f002 6370 	and.w	r3, r2, #251658240	@ 0xf000000
 8001e16:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001e18:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 8001e1c:	d11a      	bne.n	8001e54 <HAL_RCC_OscConfig+0x438>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001e1e:	f002 42e0 	and.w	r2, r2, #1879048192	@ 0x70000000
 8001e22:	6b23      	ldr	r3, [r4, #48]	@ 0x30
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e24:	ebb2 7f03 	cmp.w	r2, r3, lsl #28
 8001e28:	d116      	bne.n	8001e58 <HAL_RCC_OscConfig+0x43c>
  return HAL_OK;
 8001e2a:	2000      	movs	r0, #0
 8001e2c:	e006      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
    return HAL_ERROR;
 8001e2e:	2001      	movs	r0, #1
}
 8001e30:	4770      	bx	lr
        return HAL_ERROR;
 8001e32:	2001      	movs	r0, #1
 8001e34:	e002      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
        return HAL_ERROR;
 8001e36:	2001      	movs	r0, #1
 8001e38:	e000      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
  return HAL_OK;
 8001e3a:	2000      	movs	r0, #0
}
 8001e3c:	b002      	add	sp, #8
 8001e3e:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8001e40:	2001      	movs	r0, #1
 8001e42:	e7fb      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
 8001e44:	2001      	movs	r0, #1
 8001e46:	e7f9      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
 8001e48:	2001      	movs	r0, #1
 8001e4a:	e7f7      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
 8001e4c:	2001      	movs	r0, #1
 8001e4e:	e7f5      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
 8001e50:	2001      	movs	r0, #1
 8001e52:	e7f3      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
 8001e54:	2001      	movs	r0, #1
 8001e56:	e7f1      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
 8001e58:	2001      	movs	r0, #1
 8001e5a:	e7ef      	b.n	8001e3c <HAL_RCC_OscConfig+0x420>
 8001e5c:	40023800 	.word	0x40023800

08001e60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e60:	b508      	push	{r3, lr}
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e62:	4b26      	ldr	r3, [pc, #152]	@ (8001efc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	f003 030c 	and.w	r3, r3, #12
 8001e6a:	2b04      	cmp	r3, #4
 8001e6c:	d041      	beq.n	8001ef2 <HAL_RCC_GetSysClockFreq+0x92>
 8001e6e:	2b08      	cmp	r3, #8
 8001e70:	d141      	bne.n	8001ef6 <HAL_RCC_GetSysClockFreq+0x96>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e72:	4b22      	ldr	r3, [pc, #136]	@ (8001efc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e74:	685a      	ldr	r2, [r3, #4]
 8001e76:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001e80:	d012      	beq.n	8001ea8 <HAL_RCC_GetSysClockFreq+0x48>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e82:	4b1e      	ldr	r3, [pc, #120]	@ (8001efc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e84:	6859      	ldr	r1, [r3, #4]
 8001e86:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001e8a:	481d      	ldr	r0, [pc, #116]	@ (8001f00 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	fba1 0100 	umull	r0, r1, r1, r0
 8001e92:	f7fe fa25 	bl	80002e0 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001e96:	4b19      	ldr	r3, [pc, #100]	@ (8001efc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8001ea2:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8001ea6:	e027      	b.n	8001ef8 <HAL_RCC_GetSysClockFreq+0x98>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ea8:	4b14      	ldr	r3, [pc, #80]	@ (8001efc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001eaa:	6858      	ldr	r0, [r3, #4]
 8001eac:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001eb0:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8001eb4:	ebbc 0c00 	subs.w	ip, ip, r0
 8001eb8:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8001ebc:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8001ec0:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8001ec4:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8001ec8:	ebb1 010c 	subs.w	r1, r1, ip
 8001ecc:	eb63 030e 	sbc.w	r3, r3, lr
 8001ed0:	00db      	lsls	r3, r3, #3
 8001ed2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001ed6:	00c9      	lsls	r1, r1, #3
 8001ed8:	eb11 0c00 	adds.w	ip, r1, r0
 8001edc:	f143 0300 	adc.w	r3, r3, #0
 8001ee0:	0299      	lsls	r1, r3, #10
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8001ee8:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8001eec:	f7fe f9f8 	bl	80002e0 <__aeabi_uldivmod>
 8001ef0:	e7d1      	b.n	8001e96 <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = HSE_VALUE;
 8001ef2:	4803      	ldr	r0, [pc, #12]	@ (8001f00 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ef4:	e000      	b.n	8001ef8 <HAL_RCC_GetSysClockFreq+0x98>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ef6:	4803      	ldr	r0, [pc, #12]	@ (8001f04 <HAL_RCC_GetSysClockFreq+0xa4>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001ef8:	bd08      	pop	{r3, pc}
 8001efa:	bf00      	nop
 8001efc:	40023800 	.word	0x40023800
 8001f00:	017d7840 	.word	0x017d7840
 8001f04:	00f42400 	.word	0x00f42400

08001f08 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8001f08:	2800      	cmp	r0, #0
 8001f0a:	f000 80a0 	beq.w	800204e <HAL_RCC_ClockConfig+0x146>
{
 8001f0e:	b570      	push	{r4, r5, r6, lr}
 8001f10:	460d      	mov	r5, r1
 8001f12:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f14:	4b52      	ldr	r3, [pc, #328]	@ (8002060 <HAL_RCC_ClockConfig+0x158>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 030f 	and.w	r3, r3, #15
 8001f1c:	428b      	cmp	r3, r1
 8001f1e:	d20b      	bcs.n	8001f38 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f20:	4a4f      	ldr	r2, [pc, #316]	@ (8002060 <HAL_RCC_ClockConfig+0x158>)
 8001f22:	6813      	ldr	r3, [r2, #0]
 8001f24:	f023 030f 	bic.w	r3, r3, #15
 8001f28:	430b      	orrs	r3, r1
 8001f2a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f2c:	6813      	ldr	r3, [r2, #0]
 8001f2e:	f003 030f 	and.w	r3, r3, #15
 8001f32:	428b      	cmp	r3, r1
 8001f34:	f040 808d 	bne.w	8002052 <HAL_RCC_ClockConfig+0x14a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f38:	6823      	ldr	r3, [r4, #0]
 8001f3a:	f013 0f02 	tst.w	r3, #2
 8001f3e:	d017      	beq.n	8001f70 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f40:	f013 0f04 	tst.w	r3, #4
 8001f44:	d004      	beq.n	8001f50 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f46:	4a47      	ldr	r2, [pc, #284]	@ (8002064 <HAL_RCC_ClockConfig+0x15c>)
 8001f48:	6893      	ldr	r3, [r2, #8]
 8001f4a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001f4e:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f50:	6823      	ldr	r3, [r4, #0]
 8001f52:	f013 0f08 	tst.w	r3, #8
 8001f56:	d004      	beq.n	8001f62 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f58:	4a42      	ldr	r2, [pc, #264]	@ (8002064 <HAL_RCC_ClockConfig+0x15c>)
 8001f5a:	6893      	ldr	r3, [r2, #8]
 8001f5c:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001f60:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f62:	4a40      	ldr	r2, [pc, #256]	@ (8002064 <HAL_RCC_ClockConfig+0x15c>)
 8001f64:	6893      	ldr	r3, [r2, #8]
 8001f66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001f6a:	68a1      	ldr	r1, [r4, #8]
 8001f6c:	430b      	orrs	r3, r1
 8001f6e:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f70:	6823      	ldr	r3, [r4, #0]
 8001f72:	f013 0f01 	tst.w	r3, #1
 8001f76:	d031      	beq.n	8001fdc <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f78:	6863      	ldr	r3, [r4, #4]
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d020      	beq.n	8001fc0 <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d025      	beq.n	8001fce <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f82:	4a38      	ldr	r2, [pc, #224]	@ (8002064 <HAL_RCC_ClockConfig+0x15c>)
 8001f84:	6812      	ldr	r2, [r2, #0]
 8001f86:	f012 0f02 	tst.w	r2, #2
 8001f8a:	d064      	beq.n	8002056 <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f8c:	4935      	ldr	r1, [pc, #212]	@ (8002064 <HAL_RCC_ClockConfig+0x15c>)
 8001f8e:	688a      	ldr	r2, [r1, #8]
 8001f90:	f022 0203 	bic.w	r2, r2, #3
 8001f94:	4313      	orrs	r3, r2
 8001f96:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8001f98:	f7ff f95e 	bl	8001258 <HAL_GetTick>
 8001f9c:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f9e:	4b31      	ldr	r3, [pc, #196]	@ (8002064 <HAL_RCC_ClockConfig+0x15c>)
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	f003 030c 	and.w	r3, r3, #12
 8001fa6:	6862      	ldr	r2, [r4, #4]
 8001fa8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001fac:	d016      	beq.n	8001fdc <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fae:	f7ff f953 	bl	8001258 <HAL_GetTick>
 8001fb2:	1b80      	subs	r0, r0, r6
 8001fb4:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001fb8:	4298      	cmp	r0, r3
 8001fba:	d9f0      	bls.n	8001f9e <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 8001fbc:	2003      	movs	r0, #3
 8001fbe:	e045      	b.n	800204c <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fc0:	4a28      	ldr	r2, [pc, #160]	@ (8002064 <HAL_RCC_ClockConfig+0x15c>)
 8001fc2:	6812      	ldr	r2, [r2, #0]
 8001fc4:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8001fc8:	d1e0      	bne.n	8001f8c <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8001fca:	2001      	movs	r0, #1
 8001fcc:	e03e      	b.n	800204c <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fce:	4a25      	ldr	r2, [pc, #148]	@ (8002064 <HAL_RCC_ClockConfig+0x15c>)
 8001fd0:	6812      	ldr	r2, [r2, #0]
 8001fd2:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8001fd6:	d1d9      	bne.n	8001f8c <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8001fd8:	2001      	movs	r0, #1
 8001fda:	e037      	b.n	800204c <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001fdc:	4b20      	ldr	r3, [pc, #128]	@ (8002060 <HAL_RCC_ClockConfig+0x158>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f003 030f 	and.w	r3, r3, #15
 8001fe4:	42ab      	cmp	r3, r5
 8001fe6:	d90a      	bls.n	8001ffe <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fe8:	4a1d      	ldr	r2, [pc, #116]	@ (8002060 <HAL_RCC_ClockConfig+0x158>)
 8001fea:	6813      	ldr	r3, [r2, #0]
 8001fec:	f023 030f 	bic.w	r3, r3, #15
 8001ff0:	432b      	orrs	r3, r5
 8001ff2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ff4:	6813      	ldr	r3, [r2, #0]
 8001ff6:	f003 030f 	and.w	r3, r3, #15
 8001ffa:	42ab      	cmp	r3, r5
 8001ffc:	d12d      	bne.n	800205a <HAL_RCC_ClockConfig+0x152>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ffe:	6823      	ldr	r3, [r4, #0]
 8002000:	f013 0f04 	tst.w	r3, #4
 8002004:	d006      	beq.n	8002014 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002006:	4a17      	ldr	r2, [pc, #92]	@ (8002064 <HAL_RCC_ClockConfig+0x15c>)
 8002008:	6893      	ldr	r3, [r2, #8]
 800200a:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 800200e:	68e1      	ldr	r1, [r4, #12]
 8002010:	430b      	orrs	r3, r1
 8002012:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002014:	6823      	ldr	r3, [r4, #0]
 8002016:	f013 0f08 	tst.w	r3, #8
 800201a:	d007      	beq.n	800202c <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800201c:	4a11      	ldr	r2, [pc, #68]	@ (8002064 <HAL_RCC_ClockConfig+0x15c>)
 800201e:	6893      	ldr	r3, [r2, #8]
 8002020:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8002024:	6921      	ldr	r1, [r4, #16]
 8002026:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800202a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800202c:	f7ff ff18 	bl	8001e60 <HAL_RCC_GetSysClockFreq>
 8002030:	4b0c      	ldr	r3, [pc, #48]	@ (8002064 <HAL_RCC_ClockConfig+0x15c>)
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002038:	4a0b      	ldr	r2, [pc, #44]	@ (8002068 <HAL_RCC_ClockConfig+0x160>)
 800203a:	5cd3      	ldrb	r3, [r2, r3]
 800203c:	40d8      	lsrs	r0, r3
 800203e:	4b0b      	ldr	r3, [pc, #44]	@ (800206c <HAL_RCC_ClockConfig+0x164>)
 8002040:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8002042:	4b0b      	ldr	r3, [pc, #44]	@ (8002070 <HAL_RCC_ClockConfig+0x168>)
 8002044:	6818      	ldr	r0, [r3, #0]
 8002046:	f7ff f8c1 	bl	80011cc <HAL_InitTick>
  return HAL_OK;
 800204a:	2000      	movs	r0, #0
}
 800204c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800204e:	2001      	movs	r0, #1
}
 8002050:	4770      	bx	lr
      return HAL_ERROR;
 8002052:	2001      	movs	r0, #1
 8002054:	e7fa      	b.n	800204c <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 8002056:	2001      	movs	r0, #1
 8002058:	e7f8      	b.n	800204c <HAL_RCC_ClockConfig+0x144>
      return HAL_ERROR;
 800205a:	2001      	movs	r0, #1
 800205c:	e7f6      	b.n	800204c <HAL_RCC_ClockConfig+0x144>
 800205e:	bf00      	nop
 8002060:	40023c00 	.word	0x40023c00
 8002064:	40023800 	.word	0x40023800
 8002068:	080049c0 	.word	0x080049c0
 800206c:	20000058 	.word	0x20000058
 8002070:	20000060 	.word	0x20000060

08002074 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002074:	4b01      	ldr	r3, [pc, #4]	@ (800207c <HAL_RCC_GetHCLKFreq+0x8>)
 8002076:	6818      	ldr	r0, [r3, #0]
 8002078:	4770      	bx	lr
 800207a:	bf00      	nop
 800207c:	20000058 	.word	0x20000058

08002080 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002080:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002082:	f7ff fff7 	bl	8002074 <HAL_RCC_GetHCLKFreq>
 8002086:	4b04      	ldr	r3, [pc, #16]	@ (8002098 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800208e:	4a03      	ldr	r2, [pc, #12]	@ (800209c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002090:	5cd3      	ldrb	r3, [r2, r3]
}
 8002092:	40d8      	lsrs	r0, r3
 8002094:	bd08      	pop	{r3, pc}
 8002096:	bf00      	nop
 8002098:	40023800 	.word	0x40023800
 800209c:	080049d0 	.word	0x080049d0

080020a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020a0:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80020a2:	f7ff ffe7 	bl	8002074 <HAL_RCC_GetHCLKFreq>
 80020a6:	4b04      	ldr	r3, [pc, #16]	@ (80020b8 <HAL_RCC_GetPCLK2Freq+0x18>)
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80020ae:	4a03      	ldr	r2, [pc, #12]	@ (80020bc <HAL_RCC_GetPCLK2Freq+0x1c>)
 80020b0:	5cd3      	ldrb	r3, [r2, r3]
}
 80020b2:	40d8      	lsrs	r0, r3
 80020b4:	bd08      	pop	{r3, pc}
 80020b6:	bf00      	nop
 80020b8:	40023800 	.word	0x40023800
 80020bc:	080049d0 	.word	0x080049d0

080020c0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80020c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80020c4:	b082      	sub	sp, #8
 80020c6:	4605      	mov	r5, r0
 80020c8:	4688      	mov	r8, r1
 80020ca:	4617      	mov	r7, r2
 80020cc:	461e      	mov	r6, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80020ce:	f7ff f8c3 	bl	8001258 <HAL_GetTick>
 80020d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80020d4:	1a1b      	subs	r3, r3, r0
 80020d6:	eb03 0906 	add.w	r9, r3, r6
  tmp_tickstart = HAL_GetTick();
 80020da:	f7ff f8bd 	bl	8001258 <HAL_GetTick>
 80020de:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80020e0:	4b28      	ldr	r3, [pc, #160]	@ (8002184 <SPI_WaitFlagStateUntilTimeout+0xc4>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 80020e8:	fb09 f303 	mul.w	r3, r9, r3
 80020ec:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80020ee:	682b      	ldr	r3, [r5, #0]
 80020f0:	689c      	ldr	r4, [r3, #8]
 80020f2:	ea38 0404 	bics.w	r4, r8, r4
 80020f6:	bf0c      	ite	eq
 80020f8:	2301      	moveq	r3, #1
 80020fa:	2300      	movne	r3, #0
 80020fc:	42bb      	cmp	r3, r7
 80020fe:	d03d      	beq.n	800217c <SPI_WaitFlagStateUntilTimeout+0xbc>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002100:	f1b6 3fff 	cmp.w	r6, #4294967295
 8002104:	d0f3      	beq.n	80020ee <SPI_WaitFlagStateUntilTimeout+0x2e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002106:	f7ff f8a7 	bl	8001258 <HAL_GetTick>
 800210a:	eba0 000a 	sub.w	r0, r0, sl
 800210e:	4548      	cmp	r0, r9
 8002110:	d207      	bcs.n	8002122 <SPI_WaitFlagStateUntilTimeout+0x62>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002112:	9a01      	ldr	r2, [sp, #4]
 8002114:	b102      	cbz	r2, 8002118 <SPI_WaitFlagStateUntilTimeout+0x58>
 8002116:	464a      	mov	r2, r9
      {
        tmp_timeout = 0U;
      }
      count--;
 8002118:	9b01      	ldr	r3, [sp, #4]
 800211a:	3b01      	subs	r3, #1
 800211c:	9301      	str	r3, [sp, #4]
 800211e:	4691      	mov	r9, r2
 8002120:	e7e5      	b.n	80020ee <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002122:	682a      	ldr	r2, [r5, #0]
 8002124:	6853      	ldr	r3, [r2, #4]
 8002126:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 800212a:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800212c:	686b      	ldr	r3, [r5, #4]
 800212e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002132:	d00b      	beq.n	800214c <SPI_WaitFlagStateUntilTimeout+0x8c>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002134:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8002136:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800213a:	d014      	beq.n	8002166 <SPI_WaitFlagStateUntilTimeout+0xa6>
        hspi->State = HAL_SPI_STATE_READY;
 800213c:	2301      	movs	r3, #1
 800213e:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8002142:	2300      	movs	r3, #0
 8002144:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8002148:	2003      	movs	r0, #3
 800214a:	e018      	b.n	800217e <SPI_WaitFlagStateUntilTimeout+0xbe>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800214c:	68ab      	ldr	r3, [r5, #8]
 800214e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002152:	bf18      	it	ne
 8002154:	f5b3 4f00 	cmpne.w	r3, #32768	@ 0x8000
 8002158:	d1ec      	bne.n	8002134 <SPI_WaitFlagStateUntilTimeout+0x74>
          __HAL_SPI_DISABLE(hspi);
 800215a:	682a      	ldr	r2, [r5, #0]
 800215c:	6813      	ldr	r3, [r2, #0]
 800215e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002162:	6013      	str	r3, [r2, #0]
 8002164:	e7e6      	b.n	8002134 <SPI_WaitFlagStateUntilTimeout+0x74>
          SPI_RESET_CRC(hspi);
 8002166:	682a      	ldr	r2, [r5, #0]
 8002168:	6813      	ldr	r3, [r2, #0]
 800216a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800216e:	6013      	str	r3, [r2, #0]
 8002170:	682a      	ldr	r2, [r5, #0]
 8002172:	6813      	ldr	r3, [r2, #0]
 8002174:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002178:	6013      	str	r3, [r2, #0]
 800217a:	e7df      	b.n	800213c <SPI_WaitFlagStateUntilTimeout+0x7c>
    }
  }

  return HAL_OK;
 800217c:	2000      	movs	r0, #0
}
 800217e:	b002      	add	sp, #8
 8002180:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002184:	20000058 	.word	0x20000058

08002188 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800218c:	b082      	sub	sp, #8
 800218e:	4606      	mov	r6, r0
 8002190:	460d      	mov	r5, r1
 8002192:	4614      	mov	r4, r2
 8002194:	461f      	mov	r7, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002196:	2300      	movs	r3, #0
 8002198:	f88d 3003 	strb.w	r3, [sp, #3]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800219c:	f7ff f85c 	bl	8001258 <HAL_GetTick>
 80021a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80021a2:	1a1b      	subs	r3, r3, r0
 80021a4:	eb03 0907 	add.w	r9, r3, r7
  tmp_tickstart = HAL_GetTick();
 80021a8:	f7ff f856 	bl	8001258 <HAL_GetTick>
 80021ac:	4682      	mov	sl, r0

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80021ae:	f8d6 8000 	ldr.w	r8, [r6]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80021b2:	4b30      	ldr	r3, [pc, #192]	@ (8002274 <SPI_WaitFifoStateUntilTimeout+0xec>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80021ba:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80021be:	0d1b      	lsrs	r3, r3, #20
 80021c0:	fb09 f303 	mul.w	r3, r9, r3
 80021c4:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 80021c6:	e002      	b.n	80021ce <SPI_WaitFifoStateUntilTimeout+0x46>
      tmpreg8 = *ptmpreg8;
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
    }

    if (Timeout != HAL_MAX_DELAY)
 80021c8:	f1b7 3fff 	cmp.w	r7, #4294967295
 80021cc:	d112      	bne.n	80021f4 <SPI_WaitFifoStateUntilTimeout+0x6c>
  while ((hspi->Instance->SR & Fifo) != State)
 80021ce:	6833      	ldr	r3, [r6, #0]
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	ea03 0c05 	and.w	ip, r3, r5
 80021d6:	45a4      	cmp	ip, r4
 80021d8:	d047      	beq.n	800226a <SPI_WaitFifoStateUntilTimeout+0xe2>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80021da:	f5b5 6fc0 	cmp.w	r5, #1536	@ 0x600
 80021de:	bf08      	it	eq
 80021e0:	2c00      	cmpeq	r4, #0
 80021e2:	d1f1      	bne.n	80021c8 <SPI_WaitFifoStateUntilTimeout+0x40>
      tmpreg8 = *ptmpreg8;
 80021e4:	f898 300c 	ldrb.w	r3, [r8, #12]
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 80021ee:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80021f2:	e7e9      	b.n	80021c8 <SPI_WaitFifoStateUntilTimeout+0x40>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80021f4:	f7ff f830 	bl	8001258 <HAL_GetTick>
 80021f8:	eba0 000a 	sub.w	r0, r0, sl
 80021fc:	4548      	cmp	r0, r9
 80021fe:	d207      	bcs.n	8002210 <SPI_WaitFifoStateUntilTimeout+0x88>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002200:	9a01      	ldr	r2, [sp, #4]
 8002202:	b102      	cbz	r2, 8002206 <SPI_WaitFifoStateUntilTimeout+0x7e>
 8002204:	464a      	mov	r2, r9
      {
        tmp_timeout = 0U;
      }
      count--;
 8002206:	9b01      	ldr	r3, [sp, #4]
 8002208:	3b01      	subs	r3, #1
 800220a:	9301      	str	r3, [sp, #4]
 800220c:	4691      	mov	r9, r2
 800220e:	e7de      	b.n	80021ce <SPI_WaitFifoStateUntilTimeout+0x46>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002210:	6832      	ldr	r2, [r6, #0]
 8002212:	6853      	ldr	r3, [r2, #4]
 8002214:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8002218:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800221a:	6873      	ldr	r3, [r6, #4]
 800221c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002220:	d00b      	beq.n	800223a <SPI_WaitFifoStateUntilTimeout+0xb2>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002222:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 8002224:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002228:	d014      	beq.n	8002254 <SPI_WaitFifoStateUntilTimeout+0xcc>
        hspi->State = HAL_SPI_STATE_READY;
 800222a:	2301      	movs	r3, #1
 800222c:	f886 305d 	strb.w	r3, [r6, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8002230:	2300      	movs	r3, #0
 8002232:	f886 305c 	strb.w	r3, [r6, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8002236:	2003      	movs	r0, #3
 8002238:	e018      	b.n	800226c <SPI_WaitFifoStateUntilTimeout+0xe4>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800223a:	68b3      	ldr	r3, [r6, #8]
 800223c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002240:	bf18      	it	ne
 8002242:	f5b3 4f00 	cmpne.w	r3, #32768	@ 0x8000
 8002246:	d1ec      	bne.n	8002222 <SPI_WaitFifoStateUntilTimeout+0x9a>
          __HAL_SPI_DISABLE(hspi);
 8002248:	6832      	ldr	r2, [r6, #0]
 800224a:	6813      	ldr	r3, [r2, #0]
 800224c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002250:	6013      	str	r3, [r2, #0]
 8002252:	e7e6      	b.n	8002222 <SPI_WaitFifoStateUntilTimeout+0x9a>
          SPI_RESET_CRC(hspi);
 8002254:	6832      	ldr	r2, [r6, #0]
 8002256:	6813      	ldr	r3, [r2, #0]
 8002258:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800225c:	6013      	str	r3, [r2, #0]
 800225e:	6832      	ldr	r2, [r6, #0]
 8002260:	6813      	ldr	r3, [r2, #0]
 8002262:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002266:	6013      	str	r3, [r2, #0]
 8002268:	e7df      	b.n	800222a <SPI_WaitFifoStateUntilTimeout+0xa2>
    }
  }

  return HAL_OK;
 800226a:	2000      	movs	r0, #0
}
 800226c:	b002      	add	sp, #8
 800226e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002272:	bf00      	nop
 8002274:	20000058 	.word	0x20000058

08002278 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002278:	b570      	push	{r4, r5, r6, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	4604      	mov	r4, r0
 800227e:	460d      	mov	r5, r1
 8002280:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002282:	9200      	str	r2, [sp, #0]
 8002284:	460b      	mov	r3, r1
 8002286:	2200      	movs	r2, #0
 8002288:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800228c:	f7ff ff7c 	bl	8002188 <SPI_WaitFifoStateUntilTimeout>
 8002290:	bb18      	cbnz	r0, 80022da <SPI_EndRxTxTransaction+0x62>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002292:	4b1f      	ldr	r3, [pc, #124]	@ (8002310 <SPI_EndRxTxTransaction+0x98>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a1f      	ldr	r2, [pc, #124]	@ (8002314 <SPI_EndRxTxTransaction+0x9c>)
 8002298:	fba2 2303 	umull	r2, r3, r2, r3
 800229c:	0d5b      	lsrs	r3, r3, #21
 800229e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80022a2:	fb02 f303 	mul.w	r3, r2, r3
 80022a6:	9303      	str	r3, [sp, #12]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80022a8:	6863      	ldr	r3, [r4, #4]
 80022aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80022ae:	d01a      	beq.n	80022e6 <SPI_EndRxTxTransaction+0x6e>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80022b0:	9b03      	ldr	r3, [sp, #12]
 80022b2:	b13b      	cbz	r3, 80022c4 <SPI_EndRxTxTransaction+0x4c>
      {
        break;
      }
      count--;
 80022b4:	9b03      	ldr	r3, [sp, #12]
 80022b6:	3b01      	subs	r3, #1
 80022b8:	9303      	str	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80022ba:	6823      	ldr	r3, [r4, #0]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80022c2:	d1f5      	bne.n	80022b0 <SPI_EndRxTxTransaction+0x38>
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80022c4:	9600      	str	r6, [sp, #0]
 80022c6:	462b      	mov	r3, r5
 80022c8:	2200      	movs	r2, #0
 80022ca:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80022ce:	4620      	mov	r0, r4
 80022d0:	f7ff ff5a 	bl	8002188 <SPI_WaitFifoStateUntilTimeout>
 80022d4:	b9b0      	cbnz	r0, 8002304 <SPI_EndRxTxTransaction+0x8c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 80022d6:	b004      	add	sp, #16
 80022d8:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80022da:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80022dc:	f043 0320 	orr.w	r3, r3, #32
 80022e0:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 80022e2:	2003      	movs	r0, #3
 80022e4:	e7f7      	b.n	80022d6 <SPI_EndRxTxTransaction+0x5e>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80022e6:	9600      	str	r6, [sp, #0]
 80022e8:	462b      	mov	r3, r5
 80022ea:	2200      	movs	r2, #0
 80022ec:	2180      	movs	r1, #128	@ 0x80
 80022ee:	4620      	mov	r0, r4
 80022f0:	f7ff fee6 	bl	80020c0 <SPI_WaitFlagStateUntilTimeout>
 80022f4:	2800      	cmp	r0, #0
 80022f6:	d0e5      	beq.n	80022c4 <SPI_EndRxTxTransaction+0x4c>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80022f8:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80022fa:	f043 0320 	orr.w	r3, r3, #32
 80022fe:	6623      	str	r3, [r4, #96]	@ 0x60
      return HAL_TIMEOUT;
 8002300:	2003      	movs	r0, #3
 8002302:	e7e8      	b.n	80022d6 <SPI_EndRxTxTransaction+0x5e>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002304:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002306:	f043 0320 	orr.w	r3, r3, #32
 800230a:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 800230c:	2003      	movs	r0, #3
 800230e:	e7e2      	b.n	80022d6 <SPI_EndRxTxTransaction+0x5e>
 8002310:	20000058 	.word	0x20000058
 8002314:	165e9f81 	.word	0x165e9f81

08002318 <SPI_EndRxTransaction>:
{
 8002318:	b570      	push	{r4, r5, r6, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	4604      	mov	r4, r0
 800231e:	460d      	mov	r5, r1
 8002320:	4616      	mov	r6, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002322:	6843      	ldr	r3, [r0, #4]
 8002324:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002328:	d01f      	beq.n	800236a <SPI_EndRxTransaction+0x52>
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800232a:	6863      	ldr	r3, [r4, #4]
 800232c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002330:	d028      	beq.n	8002384 <SPI_EndRxTransaction+0x6c>
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002332:	4b28      	ldr	r3, [pc, #160]	@ (80023d4 <SPI_EndRxTransaction+0xbc>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a28      	ldr	r2, [pc, #160]	@ (80023d8 <SPI_EndRxTransaction+0xc0>)
 8002338:	fba2 2303 	umull	r2, r3, r2, r3
 800233c:	0d5b      	lsrs	r3, r3, #21
 800233e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002342:	fb02 f303 	mul.w	r3, r2, r3
 8002346:	9303      	str	r3, [sp, #12]
      if (count == 0U)
 8002348:	9b03      	ldr	r3, [sp, #12]
 800234a:	b13b      	cbz	r3, 800235c <SPI_EndRxTransaction+0x44>
      count--;
 800234c:	9b03      	ldr	r3, [sp, #12]
 800234e:	3b01      	subs	r3, #1
 8002350:	9303      	str	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002352:	6820      	ldr	r0, [r4, #0]
 8002354:	6880      	ldr	r0, [r0, #8]
 8002356:	f010 0f80 	tst.w	r0, #128	@ 0x80
 800235a:	d1f5      	bne.n	8002348 <SPI_EndRxTransaction+0x30>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800235c:	6863      	ldr	r3, [r4, #4]
 800235e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002362:	d01e      	beq.n	80023a2 <SPI_EndRxTransaction+0x8a>
  return HAL_OK;
 8002364:	2000      	movs	r0, #0
}
 8002366:	b004      	add	sp, #16
 8002368:	bd70      	pop	{r4, r5, r6, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800236a:	6883      	ldr	r3, [r0, #8]
 800236c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002370:	bf18      	it	ne
 8002372:	f5b3 4f00 	cmpne.w	r3, #32768	@ 0x8000
 8002376:	d1d8      	bne.n	800232a <SPI_EndRxTransaction+0x12>
    __HAL_SPI_DISABLE(hspi);
 8002378:	6802      	ldr	r2, [r0, #0]
 800237a:	6813      	ldr	r3, [r2, #0]
 800237c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002380:	6013      	str	r3, [r2, #0]
 8002382:	e7d2      	b.n	800232a <SPI_EndRxTransaction+0x12>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002384:	9600      	str	r6, [sp, #0]
 8002386:	462b      	mov	r3, r5
 8002388:	2200      	movs	r2, #0
 800238a:	2180      	movs	r1, #128	@ 0x80
 800238c:	4620      	mov	r0, r4
 800238e:	f7ff fe97 	bl	80020c0 <SPI_WaitFlagStateUntilTimeout>
 8002392:	2800      	cmp	r0, #0
 8002394:	d0e2      	beq.n	800235c <SPI_EndRxTransaction+0x44>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002396:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002398:	f043 0320 	orr.w	r3, r3, #32
 800239c:	6623      	str	r3, [r4, #96]	@ 0x60
      return HAL_TIMEOUT;
 800239e:	2003      	movs	r0, #3
 80023a0:	e7e1      	b.n	8002366 <SPI_EndRxTransaction+0x4e>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80023a2:	68a3      	ldr	r3, [r4, #8]
 80023a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023a8:	bf18      	it	ne
 80023aa:	f5b3 4f00 	cmpne.w	r3, #32768	@ 0x8000
 80023ae:	d001      	beq.n	80023b4 <SPI_EndRxTransaction+0x9c>
  return HAL_OK;
 80023b0:	2000      	movs	r0, #0
 80023b2:	e7d8      	b.n	8002366 <SPI_EndRxTransaction+0x4e>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80023b4:	9600      	str	r6, [sp, #0]
 80023b6:	462b      	mov	r3, r5
 80023b8:	2200      	movs	r2, #0
 80023ba:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80023be:	4620      	mov	r0, r4
 80023c0:	f7ff fee2 	bl	8002188 <SPI_WaitFifoStateUntilTimeout>
 80023c4:	2800      	cmp	r0, #0
 80023c6:	d0ce      	beq.n	8002366 <SPI_EndRxTransaction+0x4e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80023c8:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80023ca:	f043 0320 	orr.w	r3, r3, #32
 80023ce:	6623      	str	r3, [r4, #96]	@ 0x60
      return HAL_TIMEOUT;
 80023d0:	2003      	movs	r0, #3
 80023d2:	e7c8      	b.n	8002366 <SPI_EndRxTransaction+0x4e>
 80023d4:	20000058 	.word	0x20000058
 80023d8:	165e9f81 	.word	0x165e9f81

080023dc <HAL_SPI_MspInit>:
}
 80023dc:	4770      	bx	lr

080023de <HAL_SPI_Init>:
  if (hspi == NULL)
 80023de:	2800      	cmp	r0, #0
 80023e0:	f000 808e 	beq.w	8002500 <HAL_SPI_Init+0x122>
{
 80023e4:	b510      	push	{r4, lr}
 80023e6:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80023e8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80023ea:	b933      	cbnz	r3, 80023fa <HAL_SPI_Init+0x1c>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80023ec:	6843      	ldr	r3, [r0, #4]
 80023ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80023f2:	d005      	beq.n	8002400 <HAL_SPI_Init+0x22>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80023f4:	2300      	movs	r3, #0
 80023f6:	61c3      	str	r3, [r0, #28]
 80023f8:	e002      	b.n	8002400 <HAL_SPI_Init+0x22>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80023fa:	2300      	movs	r3, #0
 80023fc:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80023fe:	6143      	str	r3, [r0, #20]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002400:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8002404:	2b00      	cmp	r3, #0
 8002406:	d05a      	beq.n	80024be <HAL_SPI_Init+0xe0>
  hspi->State = HAL_SPI_STATE_BUSY;
 8002408:	2302      	movs	r3, #2
 800240a:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 800240e:	6822      	ldr	r2, [r4, #0]
 8002410:	6813      	ldr	r3, [r2, #0]
 8002412:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002416:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002418:	68e3      	ldr	r3, [r4, #12]
 800241a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800241e:	d954      	bls.n	80024ca <HAL_SPI_Init+0xec>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002420:	2200      	movs	r2, #0
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002422:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002426:	bf18      	it	ne
 8002428:	f5b3 6fe0 	cmpne.w	r3, #1792	@ 0x700
 800242c:	d001      	beq.n	8002432 <HAL_SPI_Init+0x54>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800242e:	2300      	movs	r3, #0
 8002430:	62a3      	str	r3, [r4, #40]	@ 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002432:	6863      	ldr	r3, [r4, #4]
 8002434:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8002438:	68a1      	ldr	r1, [r4, #8]
 800243a:	f401 4104 	and.w	r1, r1, #33792	@ 0x8400
 800243e:	430b      	orrs	r3, r1
 8002440:	6921      	ldr	r1, [r4, #16]
 8002442:	f001 0102 	and.w	r1, r1, #2
 8002446:	430b      	orrs	r3, r1
 8002448:	6961      	ldr	r1, [r4, #20]
 800244a:	f001 0101 	and.w	r1, r1, #1
 800244e:	430b      	orrs	r3, r1
 8002450:	69a1      	ldr	r1, [r4, #24]
 8002452:	f401 7100 	and.w	r1, r1, #512	@ 0x200
 8002456:	430b      	orrs	r3, r1
 8002458:	69e1      	ldr	r1, [r4, #28]
 800245a:	f001 0138 	and.w	r1, r1, #56	@ 0x38
 800245e:	430b      	orrs	r3, r1
 8002460:	6a21      	ldr	r1, [r4, #32]
 8002462:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8002466:	430b      	orrs	r3, r1
 8002468:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800246a:	f401 5100 	and.w	r1, r1, #8192	@ 0x2000
 800246e:	6820      	ldr	r0, [r4, #0]
 8002470:	430b      	orrs	r3, r1
 8002472:	6003      	str	r3, [r0, #0]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002474:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002476:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800247a:	d029      	beq.n	80024d0 <HAL_SPI_Init+0xf2>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800247c:	8b63      	ldrh	r3, [r4, #26]
 800247e:	f003 0304 	and.w	r3, r3, #4
 8002482:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002484:	f001 0110 	and.w	r1, r1, #16
 8002488:	430b      	orrs	r3, r1
 800248a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800248c:	f001 0108 	and.w	r1, r1, #8
 8002490:	430b      	orrs	r3, r1
 8002492:	68e1      	ldr	r1, [r4, #12]
 8002494:	f401 6170 	and.w	r1, r1, #3840	@ 0xf00
 8002498:	430b      	orrs	r3, r1
 800249a:	6821      	ldr	r1, [r4, #0]
 800249c:	431a      	orrs	r2, r3
 800249e:	604a      	str	r2, [r1, #4]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80024a0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80024a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80024a6:	d027      	beq.n	80024f8 <HAL_SPI_Init+0x11a>
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80024a8:	6822      	ldr	r2, [r4, #0]
 80024aa:	69d3      	ldr	r3, [r2, #28]
 80024ac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80024b0:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80024b2:	2000      	movs	r0, #0
 80024b4:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80024b6:	2301      	movs	r3, #1
 80024b8:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
}
 80024bc:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 80024be:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 80024c2:	4620      	mov	r0, r4
 80024c4:	f7ff ff8a 	bl	80023dc <HAL_SPI_MspInit>
 80024c8:	e79e      	b.n	8002408 <HAL_SPI_Init+0x2a>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80024ca:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80024ce:	e7a8      	b.n	8002422 <HAL_SPI_Init+0x44>
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80024d0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80024d2:	b92b      	cbnz	r3, 80024e0 <HAL_SPI_Init+0x102>
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80024d4:	68e3      	ldr	r3, [r4, #12]
 80024d6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80024da:	d90a      	bls.n	80024f2 <HAL_SPI_Init+0x114>
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80024dc:	2302      	movs	r3, #2
 80024de:	6323      	str	r3, [r4, #48]	@ 0x30
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 80024e0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80024e2:	2b02      	cmp	r3, #2
 80024e4:	d1ca      	bne.n	800247c <HAL_SPI_Init+0x9e>
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 80024e6:	6821      	ldr	r1, [r4, #0]
 80024e8:	680b      	ldr	r3, [r1, #0]
 80024ea:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80024ee:	600b      	str	r3, [r1, #0]
 80024f0:	e7c4      	b.n	800247c <HAL_SPI_Init+0x9e>
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80024f2:	2301      	movs	r3, #1
 80024f4:	6323      	str	r3, [r4, #48]	@ 0x30
 80024f6:	e7f3      	b.n	80024e0 <HAL_SPI_Init+0x102>
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 80024f8:	6823      	ldr	r3, [r4, #0]
 80024fa:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
 80024fc:	611a      	str	r2, [r3, #16]
 80024fe:	e7d3      	b.n	80024a8 <HAL_SPI_Init+0xca>
    return HAL_ERROR;
 8002500:	2001      	movs	r0, #1
}
 8002502:	4770      	bx	lr

08002504 <HAL_SPI_Transmit>:
{
 8002504:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002508:	b083      	sub	sp, #12
 800250a:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 800250c:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 8002510:	2b01      	cmp	r3, #1
 8002512:	f000 810e 	beq.w	8002732 <HAL_SPI_Transmit+0x22e>
 8002516:	4604      	mov	r4, r0
 8002518:	4689      	mov	r9, r1
 800251a:	4690      	mov	r8, r2
 800251c:	2301      	movs	r3, #1
 800251e:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 8002522:	f7fe fe99 	bl	8001258 <HAL_GetTick>
 8002526:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002528:	f894 605d 	ldrb.w	r6, [r4, #93]	@ 0x5d
 800252c:	b2f6      	uxtb	r6, r6
 800252e:	2e01      	cmp	r6, #1
 8002530:	f040 80ec 	bne.w	800270c <HAL_SPI_Transmit+0x208>
  if ((pData == NULL) || (Size == 0U))
 8002534:	f1b8 0f00 	cmp.w	r8, #0
 8002538:	bf18      	it	ne
 800253a:	f1b9 0f00 	cmpne.w	r9, #0
 800253e:	f000 80e6 	beq.w	800270e <HAL_SPI_Transmit+0x20a>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002542:	2303      	movs	r3, #3
 8002544:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002548:	2300      	movs	r3, #0
 800254a:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800254c:	f8c4 9038 	str.w	r9, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002550:	f8a4 803c 	strh.w	r8, [r4, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002554:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002558:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800255a:	f8a4 3044 	strh.w	r3, [r4, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800255e:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8002562:	6523      	str	r3, [r4, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002564:	64e3      	str	r3, [r4, #76]	@ 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002566:	68a3      	ldr	r3, [r4, #8]
 8002568:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800256c:	d022      	beq.n	80025b4 <HAL_SPI_Transmit+0xb0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800256e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002570:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002574:	d029      	beq.n	80025ca <HAL_SPI_Transmit+0xc6>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002576:	6823      	ldr	r3, [r4, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800257e:	d103      	bne.n	8002588 <HAL_SPI_Transmit+0x84>
    __HAL_SPI_ENABLE(hspi);
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002586:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002588:	68e3      	ldr	r3, [r4, #12]
 800258a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800258e:	d94d      	bls.n	800262c <HAL_SPI_Transmit+0x128>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002590:	6863      	ldr	r3, [r4, #4]
 8002592:	b113      	cbz	r3, 800259a <HAL_SPI_Transmit+0x96>
 8002594:	f1b8 0f01 	cmp.w	r8, #1
 8002598:	d12e      	bne.n	80025f8 <HAL_SPI_Transmit+0xf4>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800259a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800259c:	6823      	ldr	r3, [r4, #0]
 800259e:	8812      	ldrh	r2, [r2, #0]
 80025a0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80025a2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80025a4:	3302      	adds	r3, #2
 80025a6:	63a3      	str	r3, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 80025a8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	3b01      	subs	r3, #1
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 80025b2:	e021      	b.n	80025f8 <HAL_SPI_Transmit+0xf4>
    __HAL_SPI_DISABLE(hspi);
 80025b4:	6822      	ldr	r2, [r4, #0]
 80025b6:	6813      	ldr	r3, [r2, #0]
 80025b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80025bc:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 80025be:	6822      	ldr	r2, [r4, #0]
 80025c0:	6813      	ldr	r3, [r2, #0]
 80025c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025c6:	6013      	str	r3, [r2, #0]
 80025c8:	e7d1      	b.n	800256e <HAL_SPI_Transmit+0x6a>
    SPI_RESET_CRC(hspi);
 80025ca:	6822      	ldr	r2, [r4, #0]
 80025cc:	6813      	ldr	r3, [r2, #0]
 80025ce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80025d2:	6013      	str	r3, [r2, #0]
 80025d4:	6822      	ldr	r2, [r4, #0]
 80025d6:	6813      	ldr	r3, [r2, #0]
 80025d8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80025dc:	6013      	str	r3, [r2, #0]
 80025de:	e7ca      	b.n	8002576 <HAL_SPI_Transmit+0x72>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80025e0:	f7fe fe3a 	bl	8001258 <HAL_GetTick>
 80025e4:	1bc0      	subs	r0, r0, r7
 80025e6:	42a8      	cmp	r0, r5
 80025e8:	d303      	bcc.n	80025f2 <HAL_SPI_Transmit+0xee>
 80025ea:	f1b5 3fff 	cmp.w	r5, #4294967295
 80025ee:	f040 8098 	bne.w	8002722 <HAL_SPI_Transmit+0x21e>
 80025f2:	2d00      	cmp	r5, #0
 80025f4:	f000 8097 	beq.w	8002726 <HAL_SPI_Transmit+0x222>
    while (hspi->TxXferCount > 0U)
 80025f8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80025fa:	b29b      	uxth	r3, r3
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d066      	beq.n	80026ce <HAL_SPI_Transmit+0x1ca>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002600:	6823      	ldr	r3, [r4, #0]
 8002602:	689a      	ldr	r2, [r3, #8]
 8002604:	f012 0f02 	tst.w	r2, #2
 8002608:	d0ea      	beq.n	80025e0 <HAL_SPI_Transmit+0xdc>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800260a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800260c:	8812      	ldrh	r2, [r2, #0]
 800260e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002610:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002612:	3302      	adds	r3, #2
 8002614:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8002616:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	@ 0x3e
 800261a:	fa1f fc8c 	uxth.w	ip, ip
 800261e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8002622:	fa1f fc8c 	uxth.w	ip, ip
 8002626:	f8a4 c03e 	strh.w	ip, [r4, #62]	@ 0x3e
 800262a:	e7e5      	b.n	80025f8 <HAL_SPI_Transmit+0xf4>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800262c:	6863      	ldr	r3, [r4, #4]
 800262e:	b113      	cbz	r3, 8002636 <HAL_SPI_Transmit+0x132>
 8002630:	f1b8 0f01 	cmp.w	r8, #1
 8002634:	d133      	bne.n	800269e <HAL_SPI_Transmit+0x19a>
      if (hspi->TxXferCount > 1U)
 8002636:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002638:	b29b      	uxth	r3, r3
 800263a:	2b01      	cmp	r3, #1
 800263c:	d90c      	bls.n	8002658 <HAL_SPI_Transmit+0x154>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800263e:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8002640:	6823      	ldr	r3, [r4, #0]
 8002642:	8812      	ldrh	r2, [r2, #0]
 8002644:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002646:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002648:	3302      	adds	r3, #2
 800264a:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800264c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800264e:	b29b      	uxth	r3, r3
 8002650:	3b02      	subs	r3, #2
 8002652:	b29b      	uxth	r3, r3
 8002654:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8002656:	e022      	b.n	800269e <HAL_SPI_Transmit+0x19a>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002658:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800265a:	6823      	ldr	r3, [r4, #0]
 800265c:	7812      	ldrb	r2, [r2, #0]
 800265e:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr ++;
 8002660:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002662:	3301      	adds	r3, #1
 8002664:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8002666:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002668:	b29b      	uxth	r3, r3
 800266a:	3b01      	subs	r3, #1
 800266c:	b29b      	uxth	r3, r3
 800266e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8002670:	e015      	b.n	800269e <HAL_SPI_Transmit+0x19a>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002672:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8002678:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800267a:	3301      	adds	r3, #1
 800267c:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 800267e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002680:	b29b      	uxth	r3, r3
 8002682:	3b01      	subs	r3, #1
 8002684:	b29b      	uxth	r3, r3
 8002686:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8002688:	e009      	b.n	800269e <HAL_SPI_Transmit+0x19a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800268a:	f7fe fde5 	bl	8001258 <HAL_GetTick>
 800268e:	1bc0      	subs	r0, r0, r7
 8002690:	42a8      	cmp	r0, r5
 8002692:	d302      	bcc.n	800269a <HAL_SPI_Transmit+0x196>
 8002694:	f1b5 3fff 	cmp.w	r5, #4294967295
 8002698:	d147      	bne.n	800272a <HAL_SPI_Transmit+0x226>
 800269a:	2d00      	cmp	r5, #0
 800269c:	d047      	beq.n	800272e <HAL_SPI_Transmit+0x22a>
    while (hspi->TxXferCount > 0U)
 800269e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	b1a3      	cbz	r3, 80026ce <HAL_SPI_Transmit+0x1ca>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80026a4:	6822      	ldr	r2, [r4, #0]
 80026a6:	6893      	ldr	r3, [r2, #8]
 80026a8:	f013 0f02 	tst.w	r3, #2
 80026ac:	d0ed      	beq.n	800268a <HAL_SPI_Transmit+0x186>
        if (hspi->TxXferCount > 1U)
 80026ae:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80026b0:	b29b      	uxth	r3, r3
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d9dd      	bls.n	8002672 <HAL_SPI_Transmit+0x16e>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80026b6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80026b8:	881b      	ldrh	r3, [r3, #0]
 80026ba:	60d3      	str	r3, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80026bc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80026be:	3302      	adds	r3, #2
 80026c0:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80026c2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	3b02      	subs	r3, #2
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 80026cc:	e7e7      	b.n	800269e <HAL_SPI_Transmit+0x19a>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80026ce:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80026d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026d4:	d014      	beq.n	8002700 <HAL_SPI_Transmit+0x1fc>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80026d6:	463a      	mov	r2, r7
 80026d8:	4629      	mov	r1, r5
 80026da:	4620      	mov	r0, r4
 80026dc:	f7ff fdcc 	bl	8002278 <SPI_EndRxTxTransaction>
 80026e0:	b108      	cbz	r0, 80026e6 <HAL_SPI_Transmit+0x1e2>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80026e2:	2320      	movs	r3, #32
 80026e4:	6623      	str	r3, [r4, #96]	@ 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80026e6:	68a3      	ldr	r3, [r4, #8]
 80026e8:	b933      	cbnz	r3, 80026f8 <HAL_SPI_Transmit+0x1f4>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80026ea:	9301      	str	r3, [sp, #4]
 80026ec:	6823      	ldr	r3, [r4, #0]
 80026ee:	68da      	ldr	r2, [r3, #12]
 80026f0:	9201      	str	r2, [sp, #4]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	9301      	str	r3, [sp, #4]
 80026f6:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80026f8:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80026fa:	b943      	cbnz	r3, 800270e <HAL_SPI_Transmit+0x20a>
  HAL_StatusTypeDef errorcode = HAL_OK;
 80026fc:	2600      	movs	r6, #0
 80026fe:	e006      	b.n	800270e <HAL_SPI_Transmit+0x20a>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002700:	6822      	ldr	r2, [r4, #0]
 8002702:	6813      	ldr	r3, [r2, #0]
 8002704:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002708:	6013      	str	r3, [r2, #0]
 800270a:	e7e4      	b.n	80026d6 <HAL_SPI_Transmit+0x1d2>
    errorcode = HAL_BUSY;
 800270c:	2602      	movs	r6, #2
  hspi->State = HAL_SPI_STATE_READY;
 800270e:	2301      	movs	r3, #1
 8002710:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_UNLOCK(hspi);
 8002714:	2300      	movs	r3, #0
 8002716:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 800271a:	4630      	mov	r0, r6
 800271c:	b003      	add	sp, #12
 800271e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          errorcode = HAL_TIMEOUT;
 8002722:	2603      	movs	r6, #3
 8002724:	e7f3      	b.n	800270e <HAL_SPI_Transmit+0x20a>
 8002726:	2603      	movs	r6, #3
 8002728:	e7f1      	b.n	800270e <HAL_SPI_Transmit+0x20a>
          errorcode = HAL_TIMEOUT;
 800272a:	2603      	movs	r6, #3
 800272c:	e7ef      	b.n	800270e <HAL_SPI_Transmit+0x20a>
 800272e:	2603      	movs	r6, #3
 8002730:	e7ed      	b.n	800270e <HAL_SPI_Transmit+0x20a>
  __HAL_LOCK(hspi);
 8002732:	2602      	movs	r6, #2
 8002734:	e7f1      	b.n	800271a <HAL_SPI_Transmit+0x216>
	...

08002738 <HAL_SPI_Transmit_DMA>:
{
 8002738:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hspi);
 800273a:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 800273e:	2b01      	cmp	r3, #1
 8002740:	f000 809d 	beq.w	800287e <HAL_SPI_Transmit_DMA+0x146>
 8002744:	4604      	mov	r4, r0
 8002746:	2301      	movs	r3, #1
 8002748:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
  if (hspi->State != HAL_SPI_STATE_READY)
 800274c:	f890 505d 	ldrb.w	r5, [r0, #93]	@ 0x5d
 8002750:	b2ed      	uxtb	r5, r5
 8002752:	429d      	cmp	r5, r3
 8002754:	f040 808d 	bne.w	8002872 <HAL_SPI_Transmit_DMA+0x13a>
  if ((pData == NULL) || (Size == 0U))
 8002758:	2a00      	cmp	r2, #0
 800275a:	bf18      	it	ne
 800275c:	2900      	cmpne	r1, #0
 800275e:	f000 8089 	beq.w	8002874 <HAL_SPI_Transmit_DMA+0x13c>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002762:	2303      	movs	r3, #3
 8002764:	f880 305d 	strb.w	r3, [r0, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002768:	2300      	movs	r3, #0
 800276a:	6603      	str	r3, [r0, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800276c:	6381      	str	r1, [r0, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800276e:	8782      	strh	r2, [r0, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002770:	87c2      	strh	r2, [r0, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002772:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002774:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002776:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8002778:	f8a0 3044 	strh.w	r3, [r0, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800277c:	f8a0 3046 	strh.w	r3, [r0, #70]	@ 0x46
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002780:	6883      	ldr	r3, [r0, #8]
 8002782:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002786:	d03d      	beq.n	8002804 <HAL_SPI_Transmit_DMA+0xcc>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002788:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800278a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800278e:	d044      	beq.n	800281a <HAL_SPI_Transmit_DMA+0xe2>
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8002790:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002792:	4a3c      	ldr	r2, [pc, #240]	@ (8002884 <HAL_SPI_Transmit_DMA+0x14c>)
 8002794:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8002796:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002798:	4a3b      	ldr	r2, [pc, #236]	@ (8002888 <HAL_SPI_Transmit_DMA+0x150>)
 800279a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800279c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800279e:	4a3b      	ldr	r2, [pc, #236]	@ (800288c <HAL_SPI_Transmit_DMA+0x154>)
 80027a0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback = NULL;
 80027a2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80027a4:	2200      	movs	r2, #0
 80027a6:	651a      	str	r2, [r3, #80]	@ 0x50
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80027a8:	6822      	ldr	r2, [r4, #0]
 80027aa:	6853      	ldr	r3, [r2, #4]
 80027ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80027b0:	6053      	str	r3, [r2, #4]
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 80027b2:	68e3      	ldr	r3, [r4, #12]
 80027b4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80027b8:	d804      	bhi.n	80027c4 <HAL_SPI_Transmit_DMA+0x8c>
 80027ba:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80027bc:	699b      	ldr	r3, [r3, #24]
 80027be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027c2:	d035      	beq.n	8002830 <HAL_SPI_Transmit_DMA+0xf8>
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80027c4:	6822      	ldr	r2, [r4, #0]
                                 hspi->TxXferCount))
 80027c6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80027c8:	b29b      	uxth	r3, r3
 80027ca:	320c      	adds	r2, #12
 80027cc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80027ce:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 80027d0:	f7fe fea2 	bl	8001518 <HAL_DMA_Start_IT>
 80027d4:	4601      	mov	r1, r0
 80027d6:	2800      	cmp	r0, #0
 80027d8:	d143      	bne.n	8002862 <HAL_SPI_Transmit_DMA+0x12a>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80027da:	6823      	ldr	r3, [r4, #0]
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80027e2:	d103      	bne.n	80027ec <HAL_SPI_Transmit_DMA+0xb4>
    __HAL_SPI_ENABLE(hspi);
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80027ea:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80027ec:	6822      	ldr	r2, [r4, #0]
 80027ee:	6853      	ldr	r3, [r2, #4]
 80027f0:	f043 0320 	orr.w	r3, r3, #32
 80027f4:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80027f6:	6822      	ldr	r2, [r4, #0]
 80027f8:	6853      	ldr	r3, [r2, #4]
 80027fa:	f043 0302 	orr.w	r3, r3, #2
 80027fe:	6053      	str	r3, [r2, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002800:	460d      	mov	r5, r1
 8002802:	e037      	b.n	8002874 <HAL_SPI_Transmit_DMA+0x13c>
    __HAL_SPI_DISABLE(hspi);
 8002804:	6802      	ldr	r2, [r0, #0]
 8002806:	6813      	ldr	r3, [r2, #0]
 8002808:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800280c:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 800280e:	6802      	ldr	r2, [r0, #0]
 8002810:	6813      	ldr	r3, [r2, #0]
 8002812:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002816:	6013      	str	r3, [r2, #0]
 8002818:	e7b6      	b.n	8002788 <HAL_SPI_Transmit_DMA+0x50>
    SPI_RESET_CRC(hspi);
 800281a:	6822      	ldr	r2, [r4, #0]
 800281c:	6813      	ldr	r3, [r2, #0]
 800281e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002822:	6013      	str	r3, [r2, #0]
 8002824:	6822      	ldr	r2, [r4, #0]
 8002826:	6813      	ldr	r3, [r2, #0]
 8002828:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800282c:	6013      	str	r3, [r2, #0]
 800282e:	e7af      	b.n	8002790 <HAL_SPI_Transmit_DMA+0x58>
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8002830:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002832:	f013 0f01 	tst.w	r3, #1
 8002836:	d109      	bne.n	800284c <HAL_SPI_Transmit_DMA+0x114>
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002838:	6822      	ldr	r2, [r4, #0]
 800283a:	6853      	ldr	r3, [r2, #4]
 800283c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002840:	6053      	str	r3, [r2, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8002842:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002844:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8002848:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 800284a:	e7bb      	b.n	80027c4 <HAL_SPI_Transmit_DMA+0x8c>
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800284c:	6822      	ldr	r2, [r4, #0]
 800284e:	6853      	ldr	r3, [r2, #4]
 8002850:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002854:	6053      	str	r3, [r2, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8002856:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002858:	f3c3 034e 	ubfx	r3, r3, #1, #15
 800285c:	3301      	adds	r3, #1
 800285e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8002860:	e7b0      	b.n	80027c4 <HAL_SPI_Transmit_DMA+0x8c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002862:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002864:	f043 0310 	orr.w	r3, r3, #16
 8002868:	6623      	str	r3, [r4, #96]	@ 0x60
    hspi->State = HAL_SPI_STATE_READY;
 800286a:	2301      	movs	r3, #1
 800286c:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
    goto error;
 8002870:	e000      	b.n	8002874 <HAL_SPI_Transmit_DMA+0x13c>
    errorcode = HAL_BUSY;
 8002872:	2502      	movs	r5, #2
  __HAL_UNLOCK(hspi);
 8002874:	2300      	movs	r3, #0
 8002876:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 800287a:	4628      	mov	r0, r5
 800287c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hspi);
 800287e:	2502      	movs	r5, #2
 8002880:	e7fb      	b.n	800287a <HAL_SPI_Transmit_DMA+0x142>
 8002882:	bf00      	nop
 8002884:	08002ac1 	.word	0x08002ac1
 8002888:	08002b07 	.word	0x08002b07
 800288c:	08002ae5 	.word	0x08002ae5

08002890 <HAL_SPI_TransmitReceive_DMA>:
{
 8002890:	b538      	push	{r3, r4, r5, lr}
 8002892:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8002894:	f890 005c 	ldrb.w	r0, [r0, #92]	@ 0x5c
 8002898:	2801      	cmp	r0, #1
 800289a:	f000 8103 	beq.w	8002aa4 <HAL_SPI_TransmitReceive_DMA+0x214>
 800289e:	2001      	movs	r0, #1
 80028a0:	f884 005c 	strb.w	r0, [r4, #92]	@ 0x5c
  tmp_state           = hspi->State;
 80028a4:	f894 005d 	ldrb.w	r0, [r4, #93]	@ 0x5d
 80028a8:	b2c0      	uxtb	r0, r0
  tmp_mode            = hspi->Init.Mode;
 80028aa:	6865      	ldr	r5, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80028ac:	2801      	cmp	r0, #1
 80028ae:	d00a      	beq.n	80028c6 <HAL_SPI_TransmitReceive_DMA+0x36>
 80028b0:	f5b5 7f82 	cmp.w	r5, #260	@ 0x104
 80028b4:	f040 80e9 	bne.w	8002a8a <HAL_SPI_TransmitReceive_DMA+0x1fa>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80028b8:	68a5      	ldr	r5, [r4, #8]
 80028ba:	2d00      	cmp	r5, #0
 80028bc:	f040 80ea 	bne.w	8002a94 <HAL_SPI_TransmitReceive_DMA+0x204>
 80028c0:	2804      	cmp	r0, #4
 80028c2:	f040 80e9 	bne.w	8002a98 <HAL_SPI_TransmitReceive_DMA+0x208>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80028c6:	2a00      	cmp	r2, #0
 80028c8:	bf18      	it	ne
 80028ca:	2900      	cmpne	r1, #0
 80028cc:	f000 80e6 	beq.w	8002a9c <HAL_SPI_TransmitReceive_DMA+0x20c>
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	f000 80e5 	beq.w	8002aa0 <HAL_SPI_TransmitReceive_DMA+0x210>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80028d6:	f894 005d 	ldrb.w	r0, [r4, #93]	@ 0x5d
 80028da:	b2c0      	uxtb	r0, r0
 80028dc:	2804      	cmp	r0, #4
 80028de:	d002      	beq.n	80028e6 <HAL_SPI_TransmitReceive_DMA+0x56>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80028e0:	2005      	movs	r0, #5
 80028e2:	f884 005d 	strb.w	r0, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80028e6:	2000      	movs	r0, #0
 80028e8:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80028ea:	63a1      	str	r1, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80028ec:	87a3      	strh	r3, [r4, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80028ee:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80028f0:	6422      	str	r2, [r4, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80028f2:	f8a4 3044 	strh.w	r3, [r4, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80028f6:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
  hspi->RxISR       = NULL;
 80028fa:	64e0      	str	r0, [r4, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80028fc:	6520      	str	r0, [r4, #80]	@ 0x50
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80028fe:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002900:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002904:	d031      	beq.n	800296a <HAL_SPI_TransmitReceive_DMA+0xda>
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8002906:	6822      	ldr	r2, [r4, #0]
 8002908:	6853      	ldr	r3, [r2, #4]
 800290a:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 800290e:	6053      	str	r3, [r2, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002910:	68e3      	ldr	r3, [r4, #12]
 8002912:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002916:	d933      	bls.n	8002980 <HAL_SPI_TransmitReceive_DMA+0xf0>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002918:	6822      	ldr	r2, [r4, #0]
 800291a:	6853      	ldr	r3, [r2, #4]
 800291c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002920:	6053      	str	r3, [r2, #4]
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8002922:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8002926:	b2db      	uxtb	r3, r3
 8002928:	2b04      	cmp	r3, #4
 800292a:	d074      	beq.n	8002a16 <HAL_SPI_TransmitReceive_DMA+0x186>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800292c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800292e:	4a5e      	ldr	r2, [pc, #376]	@ (8002aa8 <HAL_SPI_TransmitReceive_DMA+0x218>)
 8002930:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8002932:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002934:	4a5d      	ldr	r2, [pc, #372]	@ (8002aac <HAL_SPI_TransmitReceive_DMA+0x21c>)
 8002936:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8002938:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800293a:	4a5d      	ldr	r2, [pc, #372]	@ (8002ab0 <HAL_SPI_TransmitReceive_DMA+0x220>)
 800293c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmarx->XferAbortCallback = NULL;
 800293e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002940:	2200      	movs	r2, #0
 8002942:	651a      	str	r2, [r3, #80]	@ 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8002944:	6821      	ldr	r1, [r4, #0]
                                 hspi->RxXferCount))
 8002946:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800294a:	b29b      	uxth	r3, r3
 800294c:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800294e:	310c      	adds	r1, #12
 8002950:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002952:	f7fe fde1 	bl	8001518 <HAL_DMA_Start_IT>
 8002956:	2800      	cmp	r0, #0
 8002958:	d064      	beq.n	8002a24 <HAL_SPI_TransmitReceive_DMA+0x194>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800295a:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800295c:	f043 0310 	orr.w	r3, r3, #16
 8002960:	6623      	str	r3, [r4, #96]	@ 0x60
    hspi->State = HAL_SPI_STATE_READY;
 8002962:	2001      	movs	r0, #1
 8002964:	f884 005d 	strb.w	r0, [r4, #93]	@ 0x5d
    goto error;
 8002968:	e090      	b.n	8002a8c <HAL_SPI_TransmitReceive_DMA+0x1fc>
    SPI_RESET_CRC(hspi);
 800296a:	6822      	ldr	r2, [r4, #0]
 800296c:	6813      	ldr	r3, [r2, #0]
 800296e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002972:	6013      	str	r3, [r2, #0]
 8002974:	6822      	ldr	r2, [r4, #0]
 8002976:	6813      	ldr	r3, [r2, #0]
 8002978:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800297c:	6013      	str	r3, [r2, #0]
 800297e:	e7c2      	b.n	8002906 <HAL_SPI_TransmitReceive_DMA+0x76>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002980:	6822      	ldr	r2, [r4, #0]
 8002982:	6853      	ldr	r3, [r2, #4]
 8002984:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002988:	6053      	str	r3, [r2, #4]
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800298a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800298c:	699b      	ldr	r3, [r3, #24]
 800298e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002992:	d01a      	beq.n	80029ca <HAL_SPI_TransmitReceive_DMA+0x13a>
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002994:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002996:	699b      	ldr	r3, [r3, #24]
 8002998:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800299c:	d1c1      	bne.n	8002922 <HAL_SPI_TransmitReceive_DMA+0x92>
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800299e:	6822      	ldr	r2, [r4, #0]
 80029a0:	6853      	ldr	r3, [r2, #4]
 80029a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80029a6:	6053      	str	r3, [r2, #4]
      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80029a8:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80029ac:	f013 0f01 	tst.w	r3, #1
 80029b0:	d124      	bne.n	80029fc <HAL_SPI_TransmitReceive_DMA+0x16c>
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80029b2:	6822      	ldr	r2, [r4, #0]
 80029b4:	6853      	ldr	r3, [r2, #4]
 80029b6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80029ba:	6053      	str	r3, [r2, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 80029bc:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80029c0:	f3c3 034e 	ubfx	r3, r3, #1, #15
 80029c4:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
 80029c8:	e7ab      	b.n	8002922 <HAL_SPI_TransmitReceive_DMA+0x92>
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 80029ca:	8fa3      	ldrh	r3, [r4, #60]	@ 0x3c
 80029cc:	f013 0f01 	tst.w	r3, #1
 80029d0:	d109      	bne.n	80029e6 <HAL_SPI_TransmitReceive_DMA+0x156>
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80029d2:	6822      	ldr	r2, [r4, #0]
 80029d4:	6853      	ldr	r3, [r2, #4]
 80029d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80029da:	6053      	str	r3, [r2, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 80029dc:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80029de:	f3c3 034e 	ubfx	r3, r3, #1, #15
 80029e2:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 80029e4:	e7d6      	b.n	8002994 <HAL_SPI_TransmitReceive_DMA+0x104>
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80029e6:	6822      	ldr	r2, [r4, #0]
 80029e8:	6853      	ldr	r3, [r2, #4]
 80029ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029ee:	6053      	str	r3, [r2, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80029f0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80029f2:	f3c3 034e 	ubfx	r3, r3, #1, #15
 80029f6:	3301      	adds	r3, #1
 80029f8:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 80029fa:	e7cb      	b.n	8002994 <HAL_SPI_TransmitReceive_DMA+0x104>
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80029fc:	6822      	ldr	r2, [r4, #0]
 80029fe:	6853      	ldr	r3, [r2, #4]
 8002a00:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a04:	6053      	str	r3, [r2, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8002a06:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8002a0a:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8002a0e:	3301      	adds	r3, #1
 8002a10:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
 8002a14:	e785      	b.n	8002922 <HAL_SPI_TransmitReceive_DMA+0x92>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8002a16:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002a18:	4a26      	ldr	r2, [pc, #152]	@ (8002ab4 <HAL_SPI_TransmitReceive_DMA+0x224>)
 8002a1a:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8002a1c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002a1e:	4a26      	ldr	r2, [pc, #152]	@ (8002ab8 <HAL_SPI_TransmitReceive_DMA+0x228>)
 8002a20:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002a22:	e789      	b.n	8002938 <HAL_SPI_TransmitReceive_DMA+0xa8>
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8002a24:	6822      	ldr	r2, [r4, #0]
 8002a26:	6853      	ldr	r3, [r2, #4]
 8002a28:	f043 0301 	orr.w	r3, r3, #1
 8002a2c:	6053      	str	r3, [r2, #4]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8002a2e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002a30:	2300      	movs	r3, #0
 8002a32:	6413      	str	r3, [r2, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8002a34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002a36:	63d3      	str	r3, [r2, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8002a38:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002a3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8002a3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002a3e:	6513      	str	r3, [r2, #80]	@ 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002a40:	6822      	ldr	r2, [r4, #0]
                                 hspi->TxXferCount))
 8002a42:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	320c      	adds	r2, #12
 8002a48:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8002a4a:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8002a4c:	f7fe fd64 	bl	8001518 <HAL_DMA_Start_IT>
 8002a50:	b998      	cbnz	r0, 8002a7a <HAL_SPI_TransmitReceive_DMA+0x1ea>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002a52:	6823      	ldr	r3, [r4, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8002a5a:	d103      	bne.n	8002a64 <HAL_SPI_TransmitReceive_DMA+0x1d4>
    __HAL_SPI_ENABLE(hspi);
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a62:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002a64:	6822      	ldr	r2, [r4, #0]
 8002a66:	6853      	ldr	r3, [r2, #4]
 8002a68:	f043 0320 	orr.w	r3, r3, #32
 8002a6c:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002a6e:	6822      	ldr	r2, [r4, #0]
 8002a70:	6853      	ldr	r3, [r2, #4]
 8002a72:	f043 0302 	orr.w	r3, r3, #2
 8002a76:	6053      	str	r3, [r2, #4]
 8002a78:	e008      	b.n	8002a8c <HAL_SPI_TransmitReceive_DMA+0x1fc>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002a7a:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002a7c:	f043 0310 	orr.w	r3, r3, #16
 8002a80:	6623      	str	r3, [r4, #96]	@ 0x60
    hspi->State = HAL_SPI_STATE_READY;
 8002a82:	2001      	movs	r0, #1
 8002a84:	f884 005d 	strb.w	r0, [r4, #93]	@ 0x5d
    goto error;
 8002a88:	e000      	b.n	8002a8c <HAL_SPI_TransmitReceive_DMA+0x1fc>
    errorcode = HAL_BUSY;
 8002a8a:	2002      	movs	r0, #2
  __HAL_UNLOCK(hspi);
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 8002a92:	bd38      	pop	{r3, r4, r5, pc}
    errorcode = HAL_BUSY;
 8002a94:	2002      	movs	r0, #2
 8002a96:	e7f9      	b.n	8002a8c <HAL_SPI_TransmitReceive_DMA+0x1fc>
 8002a98:	2002      	movs	r0, #2
 8002a9a:	e7f7      	b.n	8002a8c <HAL_SPI_TransmitReceive_DMA+0x1fc>
    errorcode = HAL_ERROR;
 8002a9c:	2001      	movs	r0, #1
 8002a9e:	e7f5      	b.n	8002a8c <HAL_SPI_TransmitReceive_DMA+0x1fc>
 8002aa0:	2001      	movs	r0, #1
 8002aa2:	e7f3      	b.n	8002a8c <HAL_SPI_TransmitReceive_DMA+0x1fc>
  __HAL_LOCK(hspi);
 8002aa4:	2002      	movs	r0, #2
 8002aa6:	e7f4      	b.n	8002a92 <HAL_SPI_TransmitReceive_DMA+0x202>
 8002aa8:	08002ad9 	.word	0x08002ad9
 8002aac:	08002c7b 	.word	0x08002c7b
 8002ab0:	08002ae5 	.word	0x08002ae5
 8002ab4:	08002acd 	.word	0x08002acd
 8002ab8:	08002b77 	.word	0x08002b77

08002abc <HAL_SPI_RxCpltCallback>:
}
 8002abc:	4770      	bx	lr

08002abe <HAL_SPI_TxHalfCpltCallback>:
}
 8002abe:	4770      	bx	lr

08002ac0 <SPI_DMAHalfTransmitCplt>:
{
 8002ac0:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 8002ac2:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8002ac4:	f7ff fffb 	bl	8002abe <HAL_SPI_TxHalfCpltCallback>
}
 8002ac8:	bd08      	pop	{r3, pc}

08002aca <HAL_SPI_RxHalfCpltCallback>:
}
 8002aca:	4770      	bx	lr

08002acc <SPI_DMAHalfReceiveCplt>:
{
 8002acc:	b508      	push	{r3, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 8002ace:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8002ad0:	f7ff fffb 	bl	8002aca <HAL_SPI_RxHalfCpltCallback>
}
 8002ad4:	bd08      	pop	{r3, pc}

08002ad6 <HAL_SPI_TxRxHalfCpltCallback>:
}
 8002ad6:	4770      	bx	lr

08002ad8 <SPI_DMAHalfTransmitReceiveCplt>:
{
 8002ad8:	b508      	push	{r3, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8002ada:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8002adc:	f7ff fffb 	bl	8002ad6 <HAL_SPI_TxRxHalfCpltCallback>
}
 8002ae0:	bd08      	pop	{r3, pc}

08002ae2 <HAL_SPI_ErrorCallback>:
}
 8002ae2:	4770      	bx	lr

08002ae4 <SPI_DMAError>:
{
 8002ae4:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002ae6:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002ae8:	6802      	ldr	r2, [r0, #0]
 8002aea:	6853      	ldr	r3, [r2, #4]
 8002aec:	f023 0303 	bic.w	r3, r3, #3
 8002af0:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002af2:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8002af4:	f043 0310 	orr.w	r3, r3, #16
 8002af8:	6603      	str	r3, [r0, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8002afa:	2301      	movs	r3, #1
 8002afc:	f880 305d 	strb.w	r3, [r0, #93]	@ 0x5d
  HAL_SPI_ErrorCallback(hspi);
 8002b00:	f7ff ffef 	bl	8002ae2 <HAL_SPI_ErrorCallback>
}
 8002b04:	bd08      	pop	{r3, pc}

08002b06 <SPI_DMATransmitCplt>:
{
 8002b06:	b530      	push	{r4, r5, lr}
 8002b08:	b083      	sub	sp, #12
 8002b0a:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002b0c:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  tickstart = HAL_GetTick();
 8002b0e:	f7fe fba3 	bl	8001258 <HAL_GetTick>
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8002b12:	682b      	ldr	r3, [r5, #0]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002b1a:	d123      	bne.n	8002b64 <SPI_DMATransmitCplt+0x5e>
 8002b1c:	4602      	mov	r2, r0
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002b1e:	6821      	ldr	r1, [r4, #0]
 8002b20:	684b      	ldr	r3, [r1, #4]
 8002b22:	f023 0320 	bic.w	r3, r3, #32
 8002b26:	604b      	str	r3, [r1, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002b28:	6821      	ldr	r1, [r4, #0]
 8002b2a:	684b      	ldr	r3, [r1, #4]
 8002b2c:	f023 0302 	bic.w	r3, r3, #2
 8002b30:	604b      	str	r3, [r1, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002b32:	2164      	movs	r1, #100	@ 0x64
 8002b34:	4620      	mov	r0, r4
 8002b36:	f7ff fb9f 	bl	8002278 <SPI_EndRxTxTransaction>
 8002b3a:	b118      	cbz	r0, 8002b44 <SPI_DMATransmitCplt+0x3e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b3c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002b3e:	f043 0320 	orr.w	r3, r3, #32
 8002b42:	6623      	str	r3, [r4, #96]	@ 0x60
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002b44:	68a3      	ldr	r3, [r4, #8]
 8002b46:	b933      	cbnz	r3, 8002b56 <SPI_DMATransmitCplt+0x50>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002b48:	9301      	str	r3, [sp, #4]
 8002b4a:	6823      	ldr	r3, [r4, #0]
 8002b4c:	68da      	ldr	r2, [r3, #12]
 8002b4e:	9201      	str	r2, [sp, #4]
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	9301      	str	r3, [sp, #4]
 8002b54:	9b01      	ldr	r3, [sp, #4]
    hspi->TxXferCount = 0U;
 8002b56:	2300      	movs	r3, #0
 8002b58:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b60:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002b62:	b923      	cbnz	r3, 8002b6e <SPI_DMATransmitCplt+0x68>
  HAL_SPI_TxCpltCallback(hspi);
 8002b64:	4620      	mov	r0, r4
 8002b66:	f7fe f971 	bl	8000e4c <HAL_SPI_TxCpltCallback>
}
 8002b6a:	b003      	add	sp, #12
 8002b6c:	bd30      	pop	{r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 8002b6e:	4620      	mov	r0, r4
 8002b70:	f7ff ffb7 	bl	8002ae2 <HAL_SPI_ErrorCallback>
      return;
 8002b74:	e7f9      	b.n	8002b6a <SPI_DMATransmitCplt+0x64>

08002b76 <SPI_DMAReceiveCplt>:
{
 8002b76:	b570      	push	{r4, r5, r6, lr}
 8002b78:	b084      	sub	sp, #16
 8002b7a:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002b7c:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  __IO uint32_t tmpreg = 0U;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	9303      	str	r3, [sp, #12]
  __IO uint8_t  tmpreg8 = 0;
 8002b82:	f88d 300b 	strb.w	r3, [sp, #11]
  tickstart = HAL_GetTick();
 8002b86:	f7fe fb67 	bl	8001258 <HAL_GetTick>
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8002b8a:	682b      	ldr	r3, [r5, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002b92:	d131      	bne.n	8002bf8 <SPI_DMAReceiveCplt+0x82>
 8002b94:	4606      	mov	r6, r0
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002b96:	6822      	ldr	r2, [r4, #0]
 8002b98:	6853      	ldr	r3, [r2, #4]
 8002b9a:	f023 0320 	bic.w	r3, r3, #32
 8002b9e:	6053      	str	r3, [r2, #4]
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002ba0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002ba2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ba6:	d02c      	beq.n	8002c02 <SPI_DMAReceiveCplt+0x8c>
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8002ba8:	68a3      	ldr	r3, [r4, #8]
 8002baa:	b91b      	cbnz	r3, 8002bb4 <SPI_DMAReceiveCplt+0x3e>
 8002bac:	6863      	ldr	r3, [r4, #4]
 8002bae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002bb2:	d058      	beq.n	8002c66 <SPI_DMAReceiveCplt+0xf0>
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8002bb4:	6822      	ldr	r2, [r4, #0]
 8002bb6:	6853      	ldr	r3, [r2, #4]
 8002bb8:	f023 0301 	bic.w	r3, r3, #1
 8002bbc:	6053      	str	r3, [r2, #4]
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002bbe:	4632      	mov	r2, r6
 8002bc0:	2164      	movs	r1, #100	@ 0x64
 8002bc2:	4620      	mov	r0, r4
 8002bc4:	f7ff fba8 	bl	8002318 <SPI_EndRxTransaction>
 8002bc8:	b108      	cbz	r0, 8002bce <SPI_DMAReceiveCplt+0x58>
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002bca:	2320      	movs	r3, #32
 8002bcc:	6623      	str	r3, [r4, #96]	@ 0x60
    hspi->RxXferCount = 0U;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
    if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8002bda:	6823      	ldr	r3, [r4, #0]
 8002bdc:	689a      	ldr	r2, [r3, #8]
 8002bde:	f012 0f10 	tst.w	r2, #16
 8002be2:	d006      	beq.n	8002bf2 <SPI_DMAReceiveCplt+0x7c>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002be4:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002be6:	f042 0202 	orr.w	r2, r2, #2
 8002bea:	6622      	str	r2, [r4, #96]	@ 0x60
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8002bec:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8002bf0:	609a      	str	r2, [r3, #8]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002bf2:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d13c      	bne.n	8002c72 <SPI_DMAReceiveCplt+0xfc>
  HAL_SPI_RxCpltCallback(hspi);
 8002bf8:	4620      	mov	r0, r4
 8002bfa:	f7ff ff5f 	bl	8002abc <HAL_SPI_RxCpltCallback>
}
 8002bfe:	b004      	add	sp, #16
 8002c00:	bd70      	pop	{r4, r5, r6, pc}
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002c02:	9000      	str	r0, [sp, #0]
 8002c04:	2364      	movs	r3, #100	@ 0x64
 8002c06:	2201      	movs	r2, #1
 8002c08:	4611      	mov	r1, r2
 8002c0a:	4620      	mov	r0, r4
 8002c0c:	f7ff fa58 	bl	80020c0 <SPI_WaitFlagStateUntilTimeout>
 8002c10:	b118      	cbz	r0, 8002c1a <SPI_DMAReceiveCplt+0xa4>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002c12:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002c14:	f043 0302 	orr.w	r3, r3, #2
 8002c18:	6623      	str	r3, [r4, #96]	@ 0x60
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002c1a:	68e3      	ldr	r3, [r4, #12]
 8002c1c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002c20:	d904      	bls.n	8002c2c <SPI_DMAReceiveCplt+0xb6>
        tmpreg = READ_REG(hspi->Instance->DR);
 8002c22:	6823      	ldr	r3, [r4, #0]
 8002c24:	68db      	ldr	r3, [r3, #12]
 8002c26:	9303      	str	r3, [sp, #12]
        UNUSED(tmpreg);
 8002c28:	9b03      	ldr	r3, [sp, #12]
 8002c2a:	e7bd      	b.n	8002ba8 <SPI_DMAReceiveCplt+0x32>
        ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002c2c:	6825      	ldr	r5, [r4, #0]
        tmpreg8 = *ptmpreg8;
 8002c2e:	7b2b      	ldrb	r3, [r5, #12]
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	f88d 300b 	strb.w	r3, [sp, #11]
        UNUSED(tmpreg8);
 8002c36:	f89d 300b 	ldrb.w	r3, [sp, #11]
        if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8002c3a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002c3c:	2b02      	cmp	r3, #2
 8002c3e:	d1b3      	bne.n	8002ba8 <SPI_DMAReceiveCplt+0x32>
          if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002c40:	9600      	str	r6, [sp, #0]
 8002c42:	2364      	movs	r3, #100	@ 0x64
 8002c44:	2201      	movs	r2, #1
 8002c46:	4611      	mov	r1, r2
 8002c48:	4620      	mov	r0, r4
 8002c4a:	f7ff fa39 	bl	80020c0 <SPI_WaitFlagStateUntilTimeout>
 8002c4e:	b118      	cbz	r0, 8002c58 <SPI_DMAReceiveCplt+0xe2>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002c50:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002c52:	f043 0302 	orr.w	r3, r3, #2
 8002c56:	6623      	str	r3, [r4, #96]	@ 0x60
          tmpreg8 = *ptmpreg8;
 8002c58:	7b2b      	ldrb	r3, [r5, #12]
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	f88d 300b 	strb.w	r3, [sp, #11]
          UNUSED(tmpreg8);
 8002c60:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8002c64:	e7a0      	b.n	8002ba8 <SPI_DMAReceiveCplt+0x32>
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002c66:	6822      	ldr	r2, [r4, #0]
 8002c68:	6853      	ldr	r3, [r2, #4]
 8002c6a:	f023 0303 	bic.w	r3, r3, #3
 8002c6e:	6053      	str	r3, [r2, #4]
 8002c70:	e7a5      	b.n	8002bbe <SPI_DMAReceiveCplt+0x48>
      HAL_SPI_ErrorCallback(hspi);
 8002c72:	4620      	mov	r0, r4
 8002c74:	f7ff ff35 	bl	8002ae2 <HAL_SPI_ErrorCallback>
      return;
 8002c78:	e7c1      	b.n	8002bfe <SPI_DMAReceiveCplt+0x88>

08002c7a <SPI_DMATransmitReceiveCplt>:
{
 8002c7a:	b570      	push	{r4, r5, r6, lr}
 8002c7c:	b084      	sub	sp, #16
 8002c7e:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002c80:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  __IO uint32_t tmpreg = 0U;
 8002c82:	2300      	movs	r3, #0
 8002c84:	9303      	str	r3, [sp, #12]
  __IO uint8_t  tmpreg8 = 0;
 8002c86:	f88d 300b 	strb.w	r3, [sp, #11]
  tickstart = HAL_GetTick();
 8002c8a:	f7fe fae5 	bl	8001258 <HAL_GetTick>
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8002c8e:	682b      	ldr	r3, [r5, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002c96:	d12e      	bne.n	8002cf6 <SPI_DMATransmitReceiveCplt+0x7c>
 8002c98:	4606      	mov	r6, r0
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002c9a:	6821      	ldr	r1, [r4, #0]
 8002c9c:	684b      	ldr	r3, [r1, #4]
 8002c9e:	f023 0320 	bic.w	r3, r3, #32
 8002ca2:	604b      	str	r3, [r1, #4]
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002ca4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002ca6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002caa:	d029      	beq.n	8002d00 <SPI_DMATransmitReceiveCplt+0x86>
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002cac:	4632      	mov	r2, r6
 8002cae:	2164      	movs	r1, #100	@ 0x64
 8002cb0:	4620      	mov	r0, r4
 8002cb2:	f7ff fae1 	bl	8002278 <SPI_EndRxTxTransaction>
 8002cb6:	b118      	cbz	r0, 8002cc0 <SPI_DMATransmitReceiveCplt+0x46>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002cb8:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002cba:	f043 0320 	orr.w	r3, r3, #32
 8002cbe:	6623      	str	r3, [r4, #96]	@ 0x60
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002cc0:	6822      	ldr	r2, [r4, #0]
 8002cc2:	6853      	ldr	r3, [r2, #4]
 8002cc4:	f023 0303 	bic.w	r3, r3, #3
 8002cc8:	6053      	str	r3, [r2, #4]
    hspi->TxXferCount = 0U;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8002cce:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
    if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8002cd8:	6823      	ldr	r3, [r4, #0]
 8002cda:	689a      	ldr	r2, [r3, #8]
 8002cdc:	f012 0f10 	tst.w	r2, #16
 8002ce0:	d006      	beq.n	8002cf0 <SPI_DMATransmitReceiveCplt+0x76>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002ce2:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002ce4:	f042 0202 	orr.w	r2, r2, #2
 8002ce8:	6622      	str	r2, [r4, #96]	@ 0x60
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8002cea:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8002cee:	609a      	str	r2, [r3, #8]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002cf0:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d134      	bne.n	8002d60 <SPI_DMATransmitReceiveCplt+0xe6>
  HAL_SPI_TxRxCpltCallback(hspi);
 8002cf6:	4620      	mov	r0, r4
 8002cf8:	f7fe f8c2 	bl	8000e80 <HAL_SPI_TxRxCpltCallback>
}
 8002cfc:	b004      	add	sp, #16
 8002cfe:	bd70      	pop	{r4, r5, r6, pc}
      if ((hspi->Init.DataSize == SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_8BIT))
 8002d00:	68e3      	ldr	r3, [r4, #12]
 8002d02:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002d06:	d102      	bne.n	8002d0e <SPI_DMATransmitReceiveCplt+0x94>
 8002d08:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d012      	beq.n	8002d34 <SPI_DMATransmitReceiveCplt+0xba>
        if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_HALF_FULL, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002d0e:	9600      	str	r6, [sp, #0]
 8002d10:	2364      	movs	r3, #100	@ 0x64
 8002d12:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d16:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8002d1a:	4620      	mov	r0, r4
 8002d1c:	f7ff fa34 	bl	8002188 <SPI_WaitFifoStateUntilTimeout>
 8002d20:	b118      	cbz	r0, 8002d2a <SPI_DMATransmitReceiveCplt+0xb0>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002d22:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002d24:	f043 0302 	orr.w	r3, r3, #2
 8002d28:	6623      	str	r3, [r4, #96]	@ 0x60
        tmpreg = READ_REG(hspi->Instance->DR);
 8002d2a:	6823      	ldr	r3, [r4, #0]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	9303      	str	r3, [sp, #12]
        UNUSED(tmpreg);
 8002d30:	9b03      	ldr	r3, [sp, #12]
 8002d32:	e7bb      	b.n	8002cac <SPI_DMATransmitReceiveCplt+0x32>
        if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_QUARTER_FULL, SPI_DEFAULT_TIMEOUT,
 8002d34:	9000      	str	r0, [sp, #0]
 8002d36:	2364      	movs	r3, #100	@ 0x64
 8002d38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d3c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8002d40:	4620      	mov	r0, r4
 8002d42:	f7ff fa21 	bl	8002188 <SPI_WaitFifoStateUntilTimeout>
 8002d46:	b118      	cbz	r0, 8002d50 <SPI_DMATransmitReceiveCplt+0xd6>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002d48:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002d4a:	f043 0302 	orr.w	r3, r3, #2
 8002d4e:	6623      	str	r3, [r4, #96]	@ 0x60
        ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002d50:	6823      	ldr	r3, [r4, #0]
        tmpreg8 = *ptmpreg8;
 8002d52:	7b1b      	ldrb	r3, [r3, #12]
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	f88d 300b 	strb.w	r3, [sp, #11]
        UNUSED(tmpreg8);
 8002d5a:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8002d5e:	e7a5      	b.n	8002cac <SPI_DMATransmitReceiveCplt+0x32>
      HAL_SPI_ErrorCallback(hspi);
 8002d60:	4620      	mov	r0, r4
 8002d62:	f7ff febe 	bl	8002ae2 <HAL_SPI_ErrorCallback>
      return;
 8002d66:	e7c9      	b.n	8002cfc <SPI_DMATransmitReceiveCplt+0x82>

08002d68 <HAL_SPI_IRQHandler>:
{
 8002d68:	b510      	push	{r4, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 8002d6e:	6802      	ldr	r2, [r0, #0]
 8002d70:	6851      	ldr	r1, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8002d72:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002d74:	f003 0041 	and.w	r0, r3, #65	@ 0x41
 8002d78:	2801      	cmp	r0, #1
 8002d7a:	d067      	beq.n	8002e4c <HAL_SPI_IRQHandler+0xe4>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002d7c:	f013 0f02 	tst.w	r3, #2
 8002d80:	d002      	beq.n	8002d88 <HAL_SPI_IRQHandler+0x20>
 8002d82:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8002d86:	d168      	bne.n	8002e5a <HAL_SPI_IRQHandler+0xf2>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002d88:	f413 7fb0 	tst.w	r3, #352	@ 0x160
 8002d8c:	d068      	beq.n	8002e60 <HAL_SPI_IRQHandler+0xf8>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002d8e:	f011 0f20 	tst.w	r1, #32
 8002d92:	d065      	beq.n	8002e60 <HAL_SPI_IRQHandler+0xf8>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002d94:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8002d98:	d00f      	beq.n	8002dba <HAL_SPI_IRQHandler+0x52>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002d9a:	f894 005d 	ldrb.w	r0, [r4, #93]	@ 0x5d
 8002d9e:	b2c0      	uxtb	r0, r0
 8002da0:	2803      	cmp	r0, #3
 8002da2:	d05f      	beq.n	8002e64 <HAL_SPI_IRQHandler+0xfc>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002da4:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8002da6:	f040 0004 	orr.w	r0, r0, #4
 8002daa:	6620      	str	r0, [r4, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002dac:	2000      	movs	r0, #0
 8002dae:	9000      	str	r0, [sp, #0]
 8002db0:	68d0      	ldr	r0, [r2, #12]
 8002db2:	9000      	str	r0, [sp, #0]
 8002db4:	6890      	ldr	r0, [r2, #8]
 8002db6:	9000      	str	r0, [sp, #0]
 8002db8:	9800      	ldr	r0, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002dba:	f013 0f20 	tst.w	r3, #32
 8002dbe:	d00c      	beq.n	8002dda <HAL_SPI_IRQHandler+0x72>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002dc0:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8002dc2:	f040 0001 	orr.w	r0, r0, #1
 8002dc6:	6620      	str	r0, [r4, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002dc8:	2000      	movs	r0, #0
 8002dca:	9002      	str	r0, [sp, #8]
 8002dcc:	6890      	ldr	r0, [r2, #8]
 8002dce:	9002      	str	r0, [sp, #8]
 8002dd0:	6810      	ldr	r0, [r2, #0]
 8002dd2:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8002dd6:	6010      	str	r0, [r2, #0]
 8002dd8:	9a02      	ldr	r2, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002dda:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002dde:	d009      	beq.n	8002df4 <HAL_SPI_IRQHandler+0x8c>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002de0:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002de2:	f043 0308 	orr.w	r3, r3, #8
 8002de6:	6623      	str	r3, [r4, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002de8:	2300      	movs	r3, #0
 8002dea:	9303      	str	r3, [sp, #12]
 8002dec:	6823      	ldr	r3, [r4, #0]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	9303      	str	r3, [sp, #12]
 8002df2:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002df4:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d032      	beq.n	8002e60 <HAL_SPI_IRQHandler+0xf8>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002dfa:	6822      	ldr	r2, [r4, #0]
 8002dfc:	6853      	ldr	r3, [r2, #4]
 8002dfe:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8002e02:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8002e04:	2301      	movs	r3, #1
 8002e06:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002e0a:	f011 0f03 	tst.w	r1, #3
 8002e0e:	d031      	beq.n	8002e74 <HAL_SPI_IRQHandler+0x10c>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002e10:	6822      	ldr	r2, [r4, #0]
 8002e12:	6853      	ldr	r3, [r2, #4]
 8002e14:	f023 0303 	bic.w	r3, r3, #3
 8002e18:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8002e1a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002e1c:	b14b      	cbz	r3, 8002e32 <HAL_SPI_IRQHandler+0xca>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002e1e:	4a17      	ldr	r2, [pc, #92]	@ (8002e7c <HAL_SPI_IRQHandler+0x114>)
 8002e20:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002e22:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002e24:	f7fe fbb2 	bl	800158c <HAL_DMA_Abort_IT>
 8002e28:	b118      	cbz	r0, 8002e32 <HAL_SPI_IRQHandler+0xca>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002e2a:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002e2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e30:	6623      	str	r3, [r4, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8002e32:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002e34:	b1a3      	cbz	r3, 8002e60 <HAL_SPI_IRQHandler+0xf8>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002e36:	4a11      	ldr	r2, [pc, #68]	@ (8002e7c <HAL_SPI_IRQHandler+0x114>)
 8002e38:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002e3a:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8002e3c:	f7fe fba6 	bl	800158c <HAL_DMA_Abort_IT>
 8002e40:	b170      	cbz	r0, 8002e60 <HAL_SPI_IRQHandler+0xf8>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002e42:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002e44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e48:	6623      	str	r3, [r4, #96]	@ 0x60
 8002e4a:	e009      	b.n	8002e60 <HAL_SPI_IRQHandler+0xf8>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002e4c:	f011 0f40 	tst.w	r1, #64	@ 0x40
 8002e50:	d094      	beq.n	8002d7c <HAL_SPI_IRQHandler+0x14>
    hspi->RxISR(hspi);
 8002e52:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8002e54:	4620      	mov	r0, r4
 8002e56:	4798      	blx	r3
    return;
 8002e58:	e002      	b.n	8002e60 <HAL_SPI_IRQHandler+0xf8>
    hspi->TxISR(hspi);
 8002e5a:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8002e5c:	4620      	mov	r0, r4
 8002e5e:	4798      	blx	r3
}
 8002e60:	b004      	add	sp, #16
 8002e62:	bd10      	pop	{r4, pc}
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e64:	2300      	movs	r3, #0
 8002e66:	9301      	str	r3, [sp, #4]
 8002e68:	68d3      	ldr	r3, [r2, #12]
 8002e6a:	9301      	str	r3, [sp, #4]
 8002e6c:	6893      	ldr	r3, [r2, #8]
 8002e6e:	9301      	str	r3, [sp, #4]
 8002e70:	9b01      	ldr	r3, [sp, #4]
        return;
 8002e72:	e7f5      	b.n	8002e60 <HAL_SPI_IRQHandler+0xf8>
        HAL_SPI_ErrorCallback(hspi);
 8002e74:	4620      	mov	r0, r4
 8002e76:	f7ff fe34 	bl	8002ae2 <HAL_SPI_ErrorCallback>
    return;
 8002e7a:	e7f1      	b.n	8002e60 <HAL_SPI_IRQHandler+0xf8>
 8002e7c:	08002e81 	.word	0x08002e81

08002e80 <SPI_DMAAbortOnError>:
{
 8002e80:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002e82:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  hspi->RxXferCount = 0U;
 8002e84:	2300      	movs	r3, #0
 8002e86:	f8a0 3046 	strh.w	r3, [r0, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8002e8a:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  HAL_SPI_ErrorCallback(hspi);
 8002e8c:	f7ff fe29 	bl	8002ae2 <HAL_SPI_ErrorCallback>
}
 8002e90:	bd08      	pop	{r3, pc}

08002e92 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002e92:	4770      	bx	lr

08002e94 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e94:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d13a      	bne.n	8002f14 <HAL_TIM_Base_Start_IT+0x80>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e9e:	2302      	movs	r3, #2
 8002ea0:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ea4:	6802      	ldr	r2, [r0, #0]
 8002ea6:	68d3      	ldr	r3, [r2, #12]
 8002ea8:	f043 0301 	orr.w	r3, r3, #1
 8002eac:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002eae:	6803      	ldr	r3, [r0, #0]
 8002eb0:	4a1a      	ldr	r2, [pc, #104]	@ (8002f1c <HAL_TIM_Base_Start_IT+0x88>)
 8002eb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002eb6:	bf18      	it	ne
 8002eb8:	4293      	cmpne	r3, r2
 8002eba:	d01d      	beq.n	8002ef8 <HAL_TIM_Base_Start_IT+0x64>
 8002ebc:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d019      	beq.n	8002ef8 <HAL_TIM_Base_Start_IT+0x64>
 8002ec4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d015      	beq.n	8002ef8 <HAL_TIM_Base_Start_IT+0x64>
 8002ecc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d011      	beq.n	8002ef8 <HAL_TIM_Base_Start_IT+0x64>
 8002ed4:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d00d      	beq.n	8002ef8 <HAL_TIM_Base_Start_IT+0x64>
 8002edc:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d009      	beq.n	8002ef8 <HAL_TIM_Base_Start_IT+0x64>
 8002ee4:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d005      	beq.n	8002ef8 <HAL_TIM_Base_Start_IT+0x64>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	f042 0201 	orr.w	r2, r2, #1
 8002ef2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ef4:	2000      	movs	r0, #0
 8002ef6:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ef8:	6899      	ldr	r1, [r3, #8]
 8002efa:	4a09      	ldr	r2, [pc, #36]	@ (8002f20 <HAL_TIM_Base_Start_IT+0x8c>)
 8002efc:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002efe:	2a06      	cmp	r2, #6
 8002f00:	bf18      	it	ne
 8002f02:	f5b2 3f80 	cmpne.w	r2, #65536	@ 0x10000
 8002f06:	d007      	beq.n	8002f18 <HAL_TIM_Base_Start_IT+0x84>
      __HAL_TIM_ENABLE(htim);
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	f042 0201 	orr.w	r2, r2, #1
 8002f0e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002f10:	2000      	movs	r0, #0
 8002f12:	4770      	bx	lr
    return HAL_ERROR;
 8002f14:	2001      	movs	r0, #1
 8002f16:	4770      	bx	lr
  return HAL_OK;
 8002f18:	2000      	movs	r0, #0
}
 8002f1a:	4770      	bx	lr
 8002f1c:	40010000 	.word	0x40010000
 8002f20:	00010007 	.word	0x00010007

08002f24 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f24:	4770      	bx	lr

08002f26 <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f26:	4770      	bx	lr

08002f28 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f28:	4770      	bx	lr

08002f2a <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f2a:	4770      	bx	lr

08002f2c <HAL_TIM_IRQHandler>:
{
 8002f2c:	b510      	push	{r4, lr}
 8002f2e:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002f30:	6803      	ldr	r3, [r0, #0]
 8002f32:	691a      	ldr	r2, [r3, #16]
 8002f34:	f012 0f02 	tst.w	r2, #2
 8002f38:	d011      	beq.n	8002f5e <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002f3a:	68da      	ldr	r2, [r3, #12]
 8002f3c:	f012 0f02 	tst.w	r2, #2
 8002f40:	d00d      	beq.n	8002f5e <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002f42:	f06f 0202 	mvn.w	r2, #2
 8002f46:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f4c:	6803      	ldr	r3, [r0, #0]
 8002f4e:	699b      	ldr	r3, [r3, #24]
 8002f50:	f013 0f03 	tst.w	r3, #3
 8002f54:	d079      	beq.n	800304a <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8002f56:	f7ff ffe6 	bl	8002f26 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f5e:	6823      	ldr	r3, [r4, #0]
 8002f60:	691a      	ldr	r2, [r3, #16]
 8002f62:	f012 0f04 	tst.w	r2, #4
 8002f66:	d012      	beq.n	8002f8e <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002f68:	68da      	ldr	r2, [r3, #12]
 8002f6a:	f012 0f04 	tst.w	r2, #4
 8002f6e:	d00e      	beq.n	8002f8e <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002f70:	f06f 0204 	mvn.w	r2, #4
 8002f74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f76:	2302      	movs	r3, #2
 8002f78:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f7a:	6823      	ldr	r3, [r4, #0]
 8002f7c:	699b      	ldr	r3, [r3, #24]
 8002f7e:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8002f82:	d068      	beq.n	8003056 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002f84:	4620      	mov	r0, r4
 8002f86:	f7ff ffce 	bl	8002f26 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002f8e:	6823      	ldr	r3, [r4, #0]
 8002f90:	691a      	ldr	r2, [r3, #16]
 8002f92:	f012 0f08 	tst.w	r2, #8
 8002f96:	d012      	beq.n	8002fbe <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002f98:	68da      	ldr	r2, [r3, #12]
 8002f9a:	f012 0f08 	tst.w	r2, #8
 8002f9e:	d00e      	beq.n	8002fbe <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002fa0:	f06f 0208 	mvn.w	r2, #8
 8002fa4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fa6:	2304      	movs	r3, #4
 8002fa8:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002faa:	6823      	ldr	r3, [r4, #0]
 8002fac:	69db      	ldr	r3, [r3, #28]
 8002fae:	f013 0f03 	tst.w	r3, #3
 8002fb2:	d057      	beq.n	8003064 <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8002fb4:	4620      	mov	r0, r4
 8002fb6:	f7ff ffb6 	bl	8002f26 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002fbe:	6823      	ldr	r3, [r4, #0]
 8002fc0:	691a      	ldr	r2, [r3, #16]
 8002fc2:	f012 0f10 	tst.w	r2, #16
 8002fc6:	d012      	beq.n	8002fee <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002fc8:	68da      	ldr	r2, [r3, #12]
 8002fca:	f012 0f10 	tst.w	r2, #16
 8002fce:	d00e      	beq.n	8002fee <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002fd0:	f06f 0210 	mvn.w	r2, #16
 8002fd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fd6:	2308      	movs	r3, #8
 8002fd8:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002fda:	6823      	ldr	r3, [r4, #0]
 8002fdc:	69db      	ldr	r3, [r3, #28]
 8002fde:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8002fe2:	d046      	beq.n	8003072 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8002fe4:	4620      	mov	r0, r4
 8002fe6:	f7ff ff9e 	bl	8002f26 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fea:	2300      	movs	r3, #0
 8002fec:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002fee:	6823      	ldr	r3, [r4, #0]
 8002ff0:	691a      	ldr	r2, [r3, #16]
 8002ff2:	f012 0f01 	tst.w	r2, #1
 8002ff6:	d003      	beq.n	8003000 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002ff8:	68da      	ldr	r2, [r3, #12]
 8002ffa:	f012 0f01 	tst.w	r2, #1
 8002ffe:	d13f      	bne.n	8003080 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003000:	6823      	ldr	r3, [r4, #0]
 8003002:	691a      	ldr	r2, [r3, #16]
 8003004:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8003008:	d003      	beq.n	8003012 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800300a:	68da      	ldr	r2, [r3, #12]
 800300c:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8003010:	d13d      	bne.n	800308e <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003012:	6823      	ldr	r3, [r4, #0]
 8003014:	691a      	ldr	r2, [r3, #16]
 8003016:	f412 7f80 	tst.w	r2, #256	@ 0x100
 800301a:	d003      	beq.n	8003024 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800301c:	68da      	ldr	r2, [r3, #12]
 800301e:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8003022:	d13b      	bne.n	800309c <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003024:	6823      	ldr	r3, [r4, #0]
 8003026:	691a      	ldr	r2, [r3, #16]
 8003028:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800302c:	d003      	beq.n	8003036 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800302e:	68da      	ldr	r2, [r3, #12]
 8003030:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8003034:	d139      	bne.n	80030aa <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003036:	6823      	ldr	r3, [r4, #0]
 8003038:	691a      	ldr	r2, [r3, #16]
 800303a:	f012 0f20 	tst.w	r2, #32
 800303e:	d003      	beq.n	8003048 <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003040:	68da      	ldr	r2, [r3, #12]
 8003042:	f012 0f20 	tst.w	r2, #32
 8003046:	d137      	bne.n	80030b8 <HAL_TIM_IRQHandler+0x18c>
}
 8003048:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800304a:	f7ff ff6b 	bl	8002f24 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800304e:	4620      	mov	r0, r4
 8003050:	f7ff ff6a 	bl	8002f28 <HAL_TIM_PWM_PulseFinishedCallback>
 8003054:	e781      	b.n	8002f5a <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003056:	4620      	mov	r0, r4
 8003058:	f7ff ff64 	bl	8002f24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800305c:	4620      	mov	r0, r4
 800305e:	f7ff ff63 	bl	8002f28 <HAL_TIM_PWM_PulseFinishedCallback>
 8003062:	e792      	b.n	8002f8a <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003064:	4620      	mov	r0, r4
 8003066:	f7ff ff5d 	bl	8002f24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800306a:	4620      	mov	r0, r4
 800306c:	f7ff ff5c 	bl	8002f28 <HAL_TIM_PWM_PulseFinishedCallback>
 8003070:	e7a3      	b.n	8002fba <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003072:	4620      	mov	r0, r4
 8003074:	f7ff ff56 	bl	8002f24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003078:	4620      	mov	r0, r4
 800307a:	f7ff ff55 	bl	8002f28 <HAL_TIM_PWM_PulseFinishedCallback>
 800307e:	e7b4      	b.n	8002fea <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003080:	f06f 0201 	mvn.w	r2, #1
 8003084:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003086:	4620      	mov	r0, r4
 8003088:	f7fd fea8 	bl	8000ddc <HAL_TIM_PeriodElapsedCallback>
 800308c:	e7b8      	b.n	8003000 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800308e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003092:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003094:	4620      	mov	r0, r4
 8003096:	f000 f8d0 	bl	800323a <HAL_TIMEx_BreakCallback>
 800309a:	e7ba      	b.n	8003012 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800309c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80030a0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80030a2:	4620      	mov	r0, r4
 80030a4:	f000 f8ca 	bl	800323c <HAL_TIMEx_Break2Callback>
 80030a8:	e7bc      	b.n	8003024 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80030aa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80030ae:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80030b0:	4620      	mov	r0, r4
 80030b2:	f7ff ff3a 	bl	8002f2a <HAL_TIM_TriggerCallback>
 80030b6:	e7be      	b.n	8003036 <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80030b8:	f06f 0220 	mvn.w	r2, #32
 80030bc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80030be:	4620      	mov	r0, r4
 80030c0:	f000 f8ba 	bl	8003238 <HAL_TIMEx_CommutCallback>
}
 80030c4:	e7c0      	b.n	8003048 <HAL_TIM_IRQHandler+0x11c>
	...

080030c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80030c8:	b530      	push	{r4, r5, lr}
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80030ca:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030cc:	4a3b      	ldr	r2, [pc, #236]	@ (80031bc <TIM_Base_SetConfig+0xf4>)
 80030ce:	4290      	cmp	r0, r2
 80030d0:	bf14      	ite	ne
 80030d2:	f04f 0e00 	movne.w	lr, #0
 80030d6:	f04f 0e01 	moveq.w	lr, #1
 80030da:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80030de:	bf14      	ite	ne
 80030e0:	4672      	movne	r2, lr
 80030e2:	f04e 0201 	orreq.w	r2, lr, #1
 80030e6:	b9aa      	cbnz	r2, 8003114 <TIM_Base_SetConfig+0x4c>
 80030e8:	4c35      	ldr	r4, [pc, #212]	@ (80031c0 <TIM_Base_SetConfig+0xf8>)
 80030ea:	42a0      	cmp	r0, r4
 80030ec:	bf14      	ite	ne
 80030ee:	2400      	movne	r4, #0
 80030f0:	2401      	moveq	r4, #1
 80030f2:	4d34      	ldr	r5, [pc, #208]	@ (80031c4 <TIM_Base_SetConfig+0xfc>)
 80030f4:	42a8      	cmp	r0, r5
 80030f6:	d00d      	beq.n	8003114 <TIM_Base_SetConfig+0x4c>
 80030f8:	b964      	cbnz	r4, 8003114 <TIM_Base_SetConfig+0x4c>
 80030fa:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 80030fe:	f504 3482 	add.w	r4, r4, #66560	@ 0x10400
 8003102:	42a0      	cmp	r0, r4
 8003104:	bf14      	ite	ne
 8003106:	2400      	movne	r4, #0
 8003108:	2401      	moveq	r4, #1
 800310a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800310e:	42a8      	cmp	r0, r5
 8003110:	d000      	beq.n	8003114 <TIM_Base_SetConfig+0x4c>
 8003112:	b11c      	cbz	r4, 800311c <TIM_Base_SetConfig+0x54>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003114:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003118:	684c      	ldr	r4, [r1, #4]
 800311a:	4323      	orrs	r3, r4
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800311c:	2a00      	cmp	r2, #0
 800311e:	d133      	bne.n	8003188 <TIM_Base_SetConfig+0xc0>
 8003120:	4a27      	ldr	r2, [pc, #156]	@ (80031c0 <TIM_Base_SetConfig+0xf8>)
 8003122:	4290      	cmp	r0, r2
 8003124:	bf14      	ite	ne
 8003126:	2200      	movne	r2, #0
 8003128:	2201      	moveq	r2, #1
 800312a:	4c26      	ldr	r4, [pc, #152]	@ (80031c4 <TIM_Base_SetConfig+0xfc>)
 800312c:	42a0      	cmp	r0, r4
 800312e:	d02b      	beq.n	8003188 <TIM_Base_SetConfig+0xc0>
 8003130:	bb52      	cbnz	r2, 8003188 <TIM_Base_SetConfig+0xc0>
 8003132:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8003136:	f502 3282 	add.w	r2, r2, #66560	@ 0x10400
 800313a:	4290      	cmp	r0, r2
 800313c:	bf14      	ite	ne
 800313e:	2200      	movne	r2, #0
 8003140:	2201      	moveq	r2, #1
 8003142:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8003146:	42a0      	cmp	r0, r4
 8003148:	d01e      	beq.n	8003188 <TIM_Base_SetConfig+0xc0>
 800314a:	b9ea      	cbnz	r2, 8003188 <TIM_Base_SetConfig+0xc0>
 800314c:	4a1e      	ldr	r2, [pc, #120]	@ (80031c8 <TIM_Base_SetConfig+0x100>)
 800314e:	4290      	cmp	r0, r2
 8003150:	bf14      	ite	ne
 8003152:	2200      	movne	r2, #0
 8003154:	2201      	moveq	r2, #1
 8003156:	f504 349a 	add.w	r4, r4, #78848	@ 0x13400
 800315a:	42a0      	cmp	r0, r4
 800315c:	d014      	beq.n	8003188 <TIM_Base_SetConfig+0xc0>
 800315e:	b99a      	cbnz	r2, 8003188 <TIM_Base_SetConfig+0xc0>
 8003160:	4a1a      	ldr	r2, [pc, #104]	@ (80031cc <TIM_Base_SetConfig+0x104>)
 8003162:	4290      	cmp	r0, r2
 8003164:	bf14      	ite	ne
 8003166:	2200      	movne	r2, #0
 8003168:	2201      	moveq	r2, #1
 800316a:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 800316e:	42a0      	cmp	r0, r4
 8003170:	d00a      	beq.n	8003188 <TIM_Base_SetConfig+0xc0>
 8003172:	b94a      	cbnz	r2, 8003188 <TIM_Base_SetConfig+0xc0>
 8003174:	4a16      	ldr	r2, [pc, #88]	@ (80031d0 <TIM_Base_SetConfig+0x108>)
 8003176:	4290      	cmp	r0, r2
 8003178:	bf14      	ite	ne
 800317a:	2200      	movne	r2, #0
 800317c:	2201      	moveq	r2, #1
 800317e:	f5a4 3496 	sub.w	r4, r4, #76800	@ 0x12c00
 8003182:	42a0      	cmp	r0, r4
 8003184:	d000      	beq.n	8003188 <TIM_Base_SetConfig+0xc0>
 8003186:	b122      	cbz	r2, 8003192 <TIM_Base_SetConfig+0xca>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003188:	f423 7c40 	bic.w	ip, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800318c:	68cb      	ldr	r3, [r1, #12]
 800318e:	ea43 030c 	orr.w	r3, r3, ip
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003192:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003196:	694a      	ldr	r2, [r1, #20]
 8003198:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800319a:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800319c:	688a      	ldr	r2, [r1, #8]
 800319e:	62c2      	str	r2, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031a0:	680a      	ldr	r2, [r1, #0]
 80031a2:	6282      	str	r2, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031a4:	4a0b      	ldr	r2, [pc, #44]	@ (80031d4 <TIM_Base_SetConfig+0x10c>)
 80031a6:	4290      	cmp	r0, r2
 80031a8:	bf14      	ite	ne
 80031aa:	4673      	movne	r3, lr
 80031ac:	f04e 0301 	orreq.w	r3, lr, #1
 80031b0:	b10b      	cbz	r3, 80031b6 <TIM_Base_SetConfig+0xee>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80031b2:	690b      	ldr	r3, [r1, #16]
 80031b4:	6303      	str	r3, [r0, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80031b6:	2301      	movs	r3, #1
 80031b8:	6143      	str	r3, [r0, #20]
}
 80031ba:	bd30      	pop	{r4, r5, pc}
 80031bc:	40010000 	.word	0x40010000
 80031c0:	40000800 	.word	0x40000800
 80031c4:	40000400 	.word	0x40000400
 80031c8:	40014400 	.word	0x40014400
 80031cc:	40001800 	.word	0x40001800
 80031d0:	40002000 	.word	0x40002000
 80031d4:	40010400 	.word	0x40010400

080031d8 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80031d8:	b360      	cbz	r0, 8003234 <HAL_TIM_Base_Init+0x5c>
{
 80031da:	b510      	push	{r4, lr}
 80031dc:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80031de:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80031e2:	b313      	cbz	r3, 800322a <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 80031e4:	2302      	movs	r3, #2
 80031e6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031ea:	4621      	mov	r1, r4
 80031ec:	f851 0b04 	ldr.w	r0, [r1], #4
 80031f0:	f7ff ff6a 	bl	80030c8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031f4:	2301      	movs	r3, #1
 80031f6:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031fa:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80031fe:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8003202:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8003206:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800320a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800320e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003212:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8003216:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800321a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 800321e:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003222:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8003226:	2000      	movs	r0, #0
}
 8003228:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800322a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800322e:	f7ff fe30 	bl	8002e92 <HAL_TIM_Base_MspInit>
 8003232:	e7d7      	b.n	80031e4 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8003234:	2001      	movs	r0, #1
}
 8003236:	4770      	bx	lr

08003238 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003238:	4770      	bx	lr

0800323a <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800323a:	4770      	bx	lr

0800323c <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800323c:	4770      	bx	lr
	...

08003240 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003240:	b510      	push	{r4, lr}
 8003242:	4604      	mov	r4, r0
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003244:	6883      	ldr	r3, [r0, #8]
 8003246:	6902      	ldr	r2, [r0, #16]
 8003248:	4313      	orrs	r3, r2
 800324a:	6942      	ldr	r2, [r0, #20]
 800324c:	4313      	orrs	r3, r2
 800324e:	69c2      	ldr	r2, [r0, #28]
 8003250:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003252:	6801      	ldr	r1, [r0, #0]
 8003254:	6808      	ldr	r0, [r1, #0]
 8003256:	4a93      	ldr	r2, [pc, #588]	@ (80034a4 <UART_SetConfig+0x264>)
 8003258:	4002      	ands	r2, r0
 800325a:	431a      	orrs	r2, r3
 800325c:	600a      	str	r2, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800325e:	6822      	ldr	r2, [r4, #0]
 8003260:	6853      	ldr	r3, [r2, #4]
 8003262:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003266:	68e1      	ldr	r1, [r4, #12]
 8003268:	430b      	orrs	r3, r1
 800326a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800326c:	69a2      	ldr	r2, [r4, #24]

  tmpreg |= huart->Init.OneBitSampling;
 800326e:	6a23      	ldr	r3, [r4, #32]
 8003270:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003272:	6821      	ldr	r1, [r4, #0]
 8003274:	688b      	ldr	r3, [r1, #8]
 8003276:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800327a:	4313      	orrs	r3, r2
 800327c:	608b      	str	r3, [r1, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800327e:	6823      	ldr	r3, [r4, #0]
 8003280:	4a89      	ldr	r2, [pc, #548]	@ (80034a8 <UART_SetConfig+0x268>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d019      	beq.n	80032ba <UART_SetConfig+0x7a>
 8003286:	4a89      	ldr	r2, [pc, #548]	@ (80034ac <UART_SetConfig+0x26c>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d029      	beq.n	80032e0 <UART_SetConfig+0xa0>
 800328c:	4a88      	ldr	r2, [pc, #544]	@ (80034b0 <UART_SetConfig+0x270>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d03e      	beq.n	8003310 <UART_SetConfig+0xd0>
 8003292:	4a88      	ldr	r2, [pc, #544]	@ (80034b4 <UART_SetConfig+0x274>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d062      	beq.n	800335e <UART_SetConfig+0x11e>
 8003298:	4a87      	ldr	r2, [pc, #540]	@ (80034b8 <UART_SetConfig+0x278>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d071      	beq.n	8003382 <UART_SetConfig+0x142>
 800329e:	4a87      	ldr	r2, [pc, #540]	@ (80034bc <UART_SetConfig+0x27c>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	f000 8083 	beq.w	80033ac <UART_SetConfig+0x16c>
 80032a6:	4a86      	ldr	r2, [pc, #536]	@ (80034c0 <UART_SetConfig+0x280>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	f000 8094 	beq.w	80033d6 <UART_SetConfig+0x196>
 80032ae:	4a85      	ldr	r2, [pc, #532]	@ (80034c4 <UART_SetConfig+0x284>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	f000 80a5 	beq.w	8003400 <UART_SetConfig+0x1c0>
 80032b6:	2310      	movs	r3, #16
 80032b8:	e03a      	b.n	8003330 <UART_SetConfig+0xf0>
 80032ba:	4b83      	ldr	r3, [pc, #524]	@ (80034c8 <UART_SetConfig+0x288>)
 80032bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032c0:	f003 0303 	and.w	r3, r3, #3
 80032c4:	2b03      	cmp	r3, #3
 80032c6:	d809      	bhi.n	80032dc <UART_SetConfig+0x9c>
 80032c8:	e8df f003 	tbb	[pc, r3]
 80032cc:	06ae0402 	.word	0x06ae0402
 80032d0:	2301      	movs	r3, #1
 80032d2:	e02d      	b.n	8003330 <UART_SetConfig+0xf0>
 80032d4:	2304      	movs	r3, #4
 80032d6:	e02b      	b.n	8003330 <UART_SetConfig+0xf0>
 80032d8:	2308      	movs	r3, #8
 80032da:	e029      	b.n	8003330 <UART_SetConfig+0xf0>
 80032dc:	2310      	movs	r3, #16
 80032de:	e027      	b.n	8003330 <UART_SetConfig+0xf0>
 80032e0:	4b79      	ldr	r3, [pc, #484]	@ (80034c8 <UART_SetConfig+0x288>)
 80032e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032e6:	f003 030c 	and.w	r3, r3, #12
 80032ea:	2b0c      	cmp	r3, #12
 80032ec:	d80e      	bhi.n	800330c <UART_SetConfig+0xcc>
 80032ee:	e8df f003 	tbb	[pc, r3]
 80032f2:	0d07      	.short	0x0d07
 80032f4:	0d090d0d 	.word	0x0d090d0d
 80032f8:	0d9d0d0d 	.word	0x0d9d0d0d
 80032fc:	0d0d      	.short	0x0d0d
 80032fe:	0b          	.byte	0x0b
 80032ff:	00          	.byte	0x00
 8003300:	2300      	movs	r3, #0
 8003302:	e015      	b.n	8003330 <UART_SetConfig+0xf0>
 8003304:	2304      	movs	r3, #4
 8003306:	e013      	b.n	8003330 <UART_SetConfig+0xf0>
 8003308:	2308      	movs	r3, #8
 800330a:	e011      	b.n	8003330 <UART_SetConfig+0xf0>
 800330c:	2310      	movs	r3, #16
 800330e:	e00f      	b.n	8003330 <UART_SetConfig+0xf0>
 8003310:	4b6d      	ldr	r3, [pc, #436]	@ (80034c8 <UART_SetConfig+0x288>)
 8003312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003316:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800331a:	2b20      	cmp	r3, #32
 800331c:	f000 8088 	beq.w	8003430 <UART_SetConfig+0x1f0>
 8003320:	d819      	bhi.n	8003356 <UART_SetConfig+0x116>
 8003322:	2b00      	cmp	r3, #0
 8003324:	f000 8086 	beq.w	8003434 <UART_SetConfig+0x1f4>
 8003328:	2b10      	cmp	r3, #16
 800332a:	f040 8085 	bne.w	8003438 <UART_SetConfig+0x1f8>
 800332e:	2304      	movs	r3, #4

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003330:	69e0      	ldr	r0, [r4, #28]
 8003332:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003336:	f000 80ab 	beq.w	8003490 <UART_SetConfig+0x250>
      }
    }
  }
  else
  {
    switch (clocksource)
 800333a:	2b08      	cmp	r3, #8
 800333c:	f200 810c 	bhi.w	8003558 <UART_SetConfig+0x318>
 8003340:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003344:	00fb00e8 	.word	0x00fb00e8
 8003348:	010a00e6 	.word	0x010a00e6
 800334c:	010a00fe 	.word	0x010a00fe
 8003350:	010a010a 	.word	0x010a010a
 8003354:	0101      	.short	0x0101
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003356:	2b30      	cmp	r3, #48	@ 0x30
 8003358:	d170      	bne.n	800343c <UART_SetConfig+0x1fc>
 800335a:	2308      	movs	r3, #8
 800335c:	e7e8      	b.n	8003330 <UART_SetConfig+0xf0>
 800335e:	4b5a      	ldr	r3, [pc, #360]	@ (80034c8 <UART_SetConfig+0x288>)
 8003360:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003364:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003368:	2b80      	cmp	r3, #128	@ 0x80
 800336a:	d069      	beq.n	8003440 <UART_SetConfig+0x200>
 800336c:	d805      	bhi.n	800337a <UART_SetConfig+0x13a>
 800336e:	2b00      	cmp	r3, #0
 8003370:	d068      	beq.n	8003444 <UART_SetConfig+0x204>
 8003372:	2b40      	cmp	r3, #64	@ 0x40
 8003374:	d168      	bne.n	8003448 <UART_SetConfig+0x208>
 8003376:	2304      	movs	r3, #4
 8003378:	e7da      	b.n	8003330 <UART_SetConfig+0xf0>
 800337a:	2bc0      	cmp	r3, #192	@ 0xc0
 800337c:	d166      	bne.n	800344c <UART_SetConfig+0x20c>
 800337e:	2308      	movs	r3, #8
 8003380:	e7d6      	b.n	8003330 <UART_SetConfig+0xf0>
 8003382:	4b51      	ldr	r3, [pc, #324]	@ (80034c8 <UART_SetConfig+0x288>)
 8003384:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003388:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800338c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003390:	d05e      	beq.n	8003450 <UART_SetConfig+0x210>
 8003392:	d806      	bhi.n	80033a2 <UART_SetConfig+0x162>
 8003394:	2b00      	cmp	r3, #0
 8003396:	d05d      	beq.n	8003454 <UART_SetConfig+0x214>
 8003398:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800339c:	d15c      	bne.n	8003458 <UART_SetConfig+0x218>
 800339e:	2304      	movs	r3, #4
 80033a0:	e7c6      	b.n	8003330 <UART_SetConfig+0xf0>
 80033a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80033a6:	d159      	bne.n	800345c <UART_SetConfig+0x21c>
 80033a8:	2308      	movs	r3, #8
 80033aa:	e7c1      	b.n	8003330 <UART_SetConfig+0xf0>
 80033ac:	4b46      	ldr	r3, [pc, #280]	@ (80034c8 <UART_SetConfig+0x288>)
 80033ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033b2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80033b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80033ba:	d051      	beq.n	8003460 <UART_SetConfig+0x220>
 80033bc:	d806      	bhi.n	80033cc <UART_SetConfig+0x18c>
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d050      	beq.n	8003464 <UART_SetConfig+0x224>
 80033c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033c6:	d14f      	bne.n	8003468 <UART_SetConfig+0x228>
 80033c8:	2304      	movs	r3, #4
 80033ca:	e7b1      	b.n	8003330 <UART_SetConfig+0xf0>
 80033cc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80033d0:	d14c      	bne.n	800346c <UART_SetConfig+0x22c>
 80033d2:	2308      	movs	r3, #8
 80033d4:	e7ac      	b.n	8003330 <UART_SetConfig+0xf0>
 80033d6:	4b3c      	ldr	r3, [pc, #240]	@ (80034c8 <UART_SetConfig+0x288>)
 80033d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033dc:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80033e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033e4:	d044      	beq.n	8003470 <UART_SetConfig+0x230>
 80033e6:	d806      	bhi.n	80033f6 <UART_SetConfig+0x1b6>
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d043      	beq.n	8003474 <UART_SetConfig+0x234>
 80033ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033f0:	d142      	bne.n	8003478 <UART_SetConfig+0x238>
 80033f2:	2304      	movs	r3, #4
 80033f4:	e79c      	b.n	8003330 <UART_SetConfig+0xf0>
 80033f6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80033fa:	d13f      	bne.n	800347c <UART_SetConfig+0x23c>
 80033fc:	2308      	movs	r3, #8
 80033fe:	e797      	b.n	8003330 <UART_SetConfig+0xf0>
 8003400:	4b31      	ldr	r3, [pc, #196]	@ (80034c8 <UART_SetConfig+0x288>)
 8003402:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003406:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800340a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800340e:	d037      	beq.n	8003480 <UART_SetConfig+0x240>
 8003410:	d805      	bhi.n	800341e <UART_SetConfig+0x1de>
 8003412:	b3bb      	cbz	r3, 8003484 <UART_SetConfig+0x244>
 8003414:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003418:	d136      	bne.n	8003488 <UART_SetConfig+0x248>
 800341a:	2304      	movs	r3, #4
 800341c:	e788      	b.n	8003330 <UART_SetConfig+0xf0>
 800341e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003422:	d133      	bne.n	800348c <UART_SetConfig+0x24c>
 8003424:	2308      	movs	r3, #8
 8003426:	e783      	b.n	8003330 <UART_SetConfig+0xf0>
 8003428:	2302      	movs	r3, #2
 800342a:	e781      	b.n	8003330 <UART_SetConfig+0xf0>
 800342c:	2302      	movs	r3, #2
 800342e:	e77f      	b.n	8003330 <UART_SetConfig+0xf0>
 8003430:	2302      	movs	r3, #2
 8003432:	e77d      	b.n	8003330 <UART_SetConfig+0xf0>
 8003434:	2300      	movs	r3, #0
 8003436:	e77b      	b.n	8003330 <UART_SetConfig+0xf0>
 8003438:	2310      	movs	r3, #16
 800343a:	e779      	b.n	8003330 <UART_SetConfig+0xf0>
 800343c:	2310      	movs	r3, #16
 800343e:	e777      	b.n	8003330 <UART_SetConfig+0xf0>
 8003440:	2302      	movs	r3, #2
 8003442:	e775      	b.n	8003330 <UART_SetConfig+0xf0>
 8003444:	2300      	movs	r3, #0
 8003446:	e773      	b.n	8003330 <UART_SetConfig+0xf0>
 8003448:	2310      	movs	r3, #16
 800344a:	e771      	b.n	8003330 <UART_SetConfig+0xf0>
 800344c:	2310      	movs	r3, #16
 800344e:	e76f      	b.n	8003330 <UART_SetConfig+0xf0>
 8003450:	2302      	movs	r3, #2
 8003452:	e76d      	b.n	8003330 <UART_SetConfig+0xf0>
 8003454:	2300      	movs	r3, #0
 8003456:	e76b      	b.n	8003330 <UART_SetConfig+0xf0>
 8003458:	2310      	movs	r3, #16
 800345a:	e769      	b.n	8003330 <UART_SetConfig+0xf0>
 800345c:	2310      	movs	r3, #16
 800345e:	e767      	b.n	8003330 <UART_SetConfig+0xf0>
 8003460:	2302      	movs	r3, #2
 8003462:	e765      	b.n	8003330 <UART_SetConfig+0xf0>
 8003464:	2301      	movs	r3, #1
 8003466:	e763      	b.n	8003330 <UART_SetConfig+0xf0>
 8003468:	2310      	movs	r3, #16
 800346a:	e761      	b.n	8003330 <UART_SetConfig+0xf0>
 800346c:	2310      	movs	r3, #16
 800346e:	e75f      	b.n	8003330 <UART_SetConfig+0xf0>
 8003470:	2302      	movs	r3, #2
 8003472:	e75d      	b.n	8003330 <UART_SetConfig+0xf0>
 8003474:	2300      	movs	r3, #0
 8003476:	e75b      	b.n	8003330 <UART_SetConfig+0xf0>
 8003478:	2310      	movs	r3, #16
 800347a:	e759      	b.n	8003330 <UART_SetConfig+0xf0>
 800347c:	2310      	movs	r3, #16
 800347e:	e757      	b.n	8003330 <UART_SetConfig+0xf0>
 8003480:	2302      	movs	r3, #2
 8003482:	e755      	b.n	8003330 <UART_SetConfig+0xf0>
 8003484:	2300      	movs	r3, #0
 8003486:	e753      	b.n	8003330 <UART_SetConfig+0xf0>
 8003488:	2310      	movs	r3, #16
 800348a:	e751      	b.n	8003330 <UART_SetConfig+0xf0>
 800348c:	2310      	movs	r3, #16
 800348e:	e74f      	b.n	8003330 <UART_SetConfig+0xf0>
    switch (clocksource)
 8003490:	2b08      	cmp	r3, #8
 8003492:	d85b      	bhi.n	800354c <UART_SetConfig+0x30c>
 8003494:	e8df f003 	tbb	[pc, r3]
 8003498:	5a3a341a 	.word	0x5a3a341a
 800349c:	5a5a5a37 	.word	0x5a5a5a37
 80034a0:	1e          	.byte	0x1e
 80034a1:	00          	.byte	0x00
 80034a2:	bf00      	nop
 80034a4:	efff69f3 	.word	0xefff69f3
 80034a8:	40011000 	.word	0x40011000
 80034ac:	40004400 	.word	0x40004400
 80034b0:	40004800 	.word	0x40004800
 80034b4:	40004c00 	.word	0x40004c00
 80034b8:	40005000 	.word	0x40005000
 80034bc:	40011400 	.word	0x40011400
 80034c0:	40007800 	.word	0x40007800
 80034c4:	40007c00 	.word	0x40007c00
 80034c8:	40023800 	.word	0x40023800
        pclk = HAL_RCC_GetPCLK1Freq();
 80034cc:	f7fe fdd8 	bl	8002080 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80034d0:	2800      	cmp	r0, #0
 80034d2:	d03d      	beq.n	8003550 <UART_SetConfig+0x310>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80034d4:	6862      	ldr	r2, [r4, #4]
 80034d6:	0853      	lsrs	r3, r2, #1
 80034d8:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80034dc:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034e0:	f1a3 0110 	sub.w	r1, r3, #16
 80034e4:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80034e8:	4291      	cmp	r1, r2
 80034ea:	d833      	bhi.n	8003554 <UART_SetConfig+0x314>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80034ec:	b29a      	uxth	r2, r3
 80034ee:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80034f2:	f3c3 0342 	ubfx	r3, r3, #1, #3
 80034f6:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 80034f8:	6822      	ldr	r2, [r4, #0]
 80034fa:	60d3      	str	r3, [r2, #12]
 80034fc:	2000      	movs	r0, #0
 80034fe:	e030      	b.n	8003562 <UART_SetConfig+0x322>
        pclk = HAL_RCC_GetPCLK2Freq();
 8003500:	f7fe fdce 	bl	80020a0 <HAL_RCC_GetPCLK2Freq>
        break;
 8003504:	e7e4      	b.n	80034d0 <UART_SetConfig+0x290>
        pclk = HAL_RCC_GetSysClockFreq();
 8003506:	f7fe fcab 	bl	8001e60 <HAL_RCC_GetSysClockFreq>
        break;
 800350a:	e7e1      	b.n	80034d0 <UART_SetConfig+0x290>
        pclk = (uint32_t) HSI_VALUE;
 800350c:	4817      	ldr	r0, [pc, #92]	@ (800356c <UART_SetConfig+0x32c>)
 800350e:	e7e1      	b.n	80034d4 <UART_SetConfig+0x294>
    switch (clocksource)
 8003510:	4816      	ldr	r0, [pc, #88]	@ (800356c <UART_SetConfig+0x32c>)
 8003512:	e002      	b.n	800351a <UART_SetConfig+0x2da>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003514:	f7fe fdb4 	bl	8002080 <HAL_RCC_GetPCLK1Freq>
        pclk = 0U;
        ret = HAL_ERROR;
        break;
    }

    if (pclk != 0U)
 8003518:	b300      	cbz	r0, 800355c <UART_SetConfig+0x31c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800351a:	6863      	ldr	r3, [r4, #4]
 800351c:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8003520:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003524:	f1a0 0210 	sub.w	r2, r0, #16
 8003528:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 800352c:	429a      	cmp	r2, r3
 800352e:	d817      	bhi.n	8003560 <UART_SetConfig+0x320>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003530:	6823      	ldr	r3, [r4, #0]
 8003532:	b280      	uxth	r0, r0
 8003534:	60d8      	str	r0, [r3, #12]
 8003536:	2000      	movs	r0, #0
 8003538:	e013      	b.n	8003562 <UART_SetConfig+0x322>
        pclk = HAL_RCC_GetPCLK2Freq();
 800353a:	f7fe fdb1 	bl	80020a0 <HAL_RCC_GetPCLK2Freq>
        break;
 800353e:	e7eb      	b.n	8003518 <UART_SetConfig+0x2d8>
        pclk = HAL_RCC_GetSysClockFreq();
 8003540:	f7fe fc8e 	bl	8001e60 <HAL_RCC_GetSysClockFreq>
        break;
 8003544:	e7e8      	b.n	8003518 <UART_SetConfig+0x2d8>
        pclk = (uint32_t) LSE_VALUE;
 8003546:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800354a:	e7e6      	b.n	800351a <UART_SetConfig+0x2da>
    switch (clocksource)
 800354c:	2001      	movs	r0, #1
 800354e:	e008      	b.n	8003562 <UART_SetConfig+0x322>
 8003550:	2000      	movs	r0, #0
 8003552:	e006      	b.n	8003562 <UART_SetConfig+0x322>
        ret = HAL_ERROR;
 8003554:	2001      	movs	r0, #1
 8003556:	e004      	b.n	8003562 <UART_SetConfig+0x322>
    switch (clocksource)
 8003558:	2001      	movs	r0, #1
 800355a:	e002      	b.n	8003562 <UART_SetConfig+0x322>
 800355c:	2000      	movs	r0, #0
 800355e:	e000      	b.n	8003562 <UART_SetConfig+0x322>
      }
      else
      {
        ret = HAL_ERROR;
 8003560:	2001      	movs	r0, #1
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003562:	2300      	movs	r3, #0
 8003564:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8003566:	66e3      	str	r3, [r4, #108]	@ 0x6c

  return ret;
}
 8003568:	bd10      	pop	{r4, pc}
 800356a:	bf00      	nop
 800356c:	00f42400 	.word	0x00f42400

08003570 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003570:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8003572:	f013 0f01 	tst.w	r3, #1
 8003576:	d006      	beq.n	8003586 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003578:	6802      	ldr	r2, [r0, #0]
 800357a:	6853      	ldr	r3, [r2, #4]
 800357c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003580:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8003582:	430b      	orrs	r3, r1
 8003584:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003586:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8003588:	f013 0f02 	tst.w	r3, #2
 800358c:	d006      	beq.n	800359c <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800358e:	6802      	ldr	r2, [r0, #0]
 8003590:	6853      	ldr	r3, [r2, #4]
 8003592:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003596:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8003598:	430b      	orrs	r3, r1
 800359a:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800359c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800359e:	f013 0f04 	tst.w	r3, #4
 80035a2:	d006      	beq.n	80035b2 <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80035a4:	6802      	ldr	r2, [r0, #0]
 80035a6:	6853      	ldr	r3, [r2, #4]
 80035a8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035ac:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 80035ae:	430b      	orrs	r3, r1
 80035b0:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80035b2:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80035b4:	f013 0f08 	tst.w	r3, #8
 80035b8:	d006      	beq.n	80035c8 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80035ba:	6802      	ldr	r2, [r0, #0]
 80035bc:	6853      	ldr	r3, [r2, #4]
 80035be:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80035c2:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 80035c4:	430b      	orrs	r3, r1
 80035c6:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80035c8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80035ca:	f013 0f10 	tst.w	r3, #16
 80035ce:	d006      	beq.n	80035de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80035d0:	6802      	ldr	r2, [r0, #0]
 80035d2:	6893      	ldr	r3, [r2, #8]
 80035d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80035d8:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 80035da:	430b      	orrs	r3, r1
 80035dc:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80035de:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80035e0:	f013 0f20 	tst.w	r3, #32
 80035e4:	d006      	beq.n	80035f4 <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80035e6:	6802      	ldr	r2, [r0, #0]
 80035e8:	6893      	ldr	r3, [r2, #8]
 80035ea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80035ee:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 80035f0:	430b      	orrs	r3, r1
 80035f2:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80035f4:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80035f6:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80035fa:	d00a      	beq.n	8003612 <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80035fc:	6802      	ldr	r2, [r0, #0]
 80035fe:	6853      	ldr	r3, [r2, #4]
 8003600:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003604:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8003606:	430b      	orrs	r3, r1
 8003608:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800360a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800360c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003610:	d00b      	beq.n	800362a <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003612:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8003614:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003618:	d006      	beq.n	8003628 <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800361a:	6802      	ldr	r2, [r0, #0]
 800361c:	6853      	ldr	r3, [r2, #4]
 800361e:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8003622:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8003624:	430b      	orrs	r3, r1
 8003626:	6053      	str	r3, [r2, #4]
  }
}
 8003628:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800362a:	6802      	ldr	r2, [r0, #0]
 800362c:	6853      	ldr	r3, [r2, #4]
 800362e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003632:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8003634:	430b      	orrs	r3, r1
 8003636:	6053      	str	r3, [r2, #4]
 8003638:	e7eb      	b.n	8003612 <UART_AdvFeatureConfig+0xa2>

0800363a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800363a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800363e:	4605      	mov	r5, r0
 8003640:	460f      	mov	r7, r1
 8003642:	4616      	mov	r6, r2
 8003644:	4699      	mov	r9, r3
 8003646:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800364a:	682b      	ldr	r3, [r5, #0]
 800364c:	69dc      	ldr	r4, [r3, #28]
 800364e:	ea37 0404 	bics.w	r4, r7, r4
 8003652:	bf0c      	ite	eq
 8003654:	2401      	moveq	r4, #1
 8003656:	2400      	movne	r4, #0
 8003658:	42b4      	cmp	r4, r6
 800365a:	d155      	bne.n	8003708 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800365c:	f1b8 3fff 	cmp.w	r8, #4294967295
 8003660:	d0f3      	beq.n	800364a <UART_WaitOnFlagUntilTimeout+0x10>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003662:	f7fd fdf9 	bl	8001258 <HAL_GetTick>
 8003666:	eba0 0009 	sub.w	r0, r0, r9
 800366a:	4540      	cmp	r0, r8
 800366c:	d82e      	bhi.n	80036cc <UART_WaitOnFlagUntilTimeout+0x92>
 800366e:	f1b8 0f00 	cmp.w	r8, #0
 8003672:	d02b      	beq.n	80036cc <UART_WaitOnFlagUntilTimeout+0x92>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003674:	682b      	ldr	r3, [r5, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	f012 0f04 	tst.w	r2, #4
 800367c:	d0e5      	beq.n	800364a <UART_WaitOnFlagUntilTimeout+0x10>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800367e:	69da      	ldr	r2, [r3, #28]
 8003680:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8003684:	d0e1      	beq.n	800364a <UART_WaitOnFlagUntilTimeout+0x10>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003686:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800368a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800368c:	682a      	ldr	r2, [r5, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800368e:	e852 3f00 	ldrex	r3, [r2]
 8003692:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003696:	e842 3100 	strex	r1, r3, [r2]
 800369a:	2900      	cmp	r1, #0
 800369c:	d1f6      	bne.n	800368c <UART_WaitOnFlagUntilTimeout+0x52>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800369e:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036a0:	f102 0308 	add.w	r3, r2, #8
 80036a4:	e853 3f00 	ldrex	r3, [r3]
 80036a8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036ac:	3208      	adds	r2, #8
 80036ae:	e842 3100 	strex	r1, r3, [r2]
 80036b2:	2900      	cmp	r1, #0
 80036b4:	d1f3      	bne.n	800369e <UART_WaitOnFlagUntilTimeout+0x64>

          huart->gState = HAL_UART_STATE_READY;
 80036b6:	2320      	movs	r3, #32
 80036b8:	67eb      	str	r3, [r5, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80036ba:	f8c5 3080 	str.w	r3, [r5, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80036be:	f8c5 3084 	str.w	r3, [r5, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036c2:	2300      	movs	r3, #0
 80036c4:	f885 3078 	strb.w	r3, [r5, #120]	@ 0x78

          return HAL_TIMEOUT;
 80036c8:	2003      	movs	r0, #3
 80036ca:	e01e      	b.n	800370a <UART_WaitOnFlagUntilTimeout+0xd0>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80036cc:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036ce:	e852 3f00 	ldrex	r3, [r2]
 80036d2:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036d6:	e842 3100 	strex	r1, r3, [r2]
 80036da:	2900      	cmp	r1, #0
 80036dc:	d1f6      	bne.n	80036cc <UART_WaitOnFlagUntilTimeout+0x92>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036de:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036e0:	f102 0308 	add.w	r3, r2, #8
 80036e4:	e853 3f00 	ldrex	r3, [r3]
 80036e8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036ec:	3208      	adds	r2, #8
 80036ee:	e842 3100 	strex	r1, r3, [r2]
 80036f2:	2900      	cmp	r1, #0
 80036f4:	d1f3      	bne.n	80036de <UART_WaitOnFlagUntilTimeout+0xa4>
        huart->gState = HAL_UART_STATE_READY;
 80036f6:	2320      	movs	r3, #32
 80036f8:	67eb      	str	r3, [r5, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80036fa:	f8c5 3080 	str.w	r3, [r5, #128]	@ 0x80
        __HAL_UNLOCK(huart);
 80036fe:	2300      	movs	r3, #0
 8003700:	f885 3078 	strb.w	r3, [r5, #120]	@ 0x78
        return HAL_TIMEOUT;
 8003704:	2003      	movs	r0, #3
 8003706:	e000      	b.n	800370a <UART_WaitOnFlagUntilTimeout+0xd0>
        }
      }
    }
  }
  return HAL_OK;
 8003708:	2000      	movs	r0, #0
}
 800370a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800370e <HAL_UART_Transmit>:
{
 800370e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003712:	b082      	sub	sp, #8
 8003714:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8003716:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8003718:	2b20      	cmp	r3, #32
 800371a:	d14e      	bne.n	80037ba <HAL_UART_Transmit+0xac>
 800371c:	4604      	mov	r4, r0
 800371e:	460d      	mov	r5, r1
 8003720:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8003722:	2a00      	cmp	r2, #0
 8003724:	bf18      	it	ne
 8003726:	2900      	cmpne	r1, #0
 8003728:	d101      	bne.n	800372e <HAL_UART_Transmit+0x20>
      return  HAL_ERROR;
 800372a:	2001      	movs	r0, #1
 800372c:	e046      	b.n	80037bc <HAL_UART_Transmit+0xae>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800372e:	2300      	movs	r3, #0
 8003730:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003734:	2321      	movs	r3, #33	@ 0x21
 8003736:	67c3      	str	r3, [r0, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 8003738:	f7fd fd8e 	bl	8001258 <HAL_GetTick>
 800373c:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 800373e:	f8a4 8050 	strh.w	r8, [r4, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003742:	f8a4 8052 	strh.w	r8, [r4, #82]	@ 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003746:	68a3      	ldr	r3, [r4, #8]
 8003748:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800374c:	d002      	beq.n	8003754 <HAL_UART_Transmit+0x46>
      pdata16bits = NULL;
 800374e:	f04f 0800 	mov.w	r8, #0
 8003752:	e011      	b.n	8003778 <HAL_UART_Transmit+0x6a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003754:	6923      	ldr	r3, [r4, #16]
 8003756:	b313      	cbz	r3, 800379e <HAL_UART_Transmit+0x90>
      pdata16bits = NULL;
 8003758:	f04f 0800 	mov.w	r8, #0
 800375c:	e00c      	b.n	8003778 <HAL_UART_Transmit+0x6a>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800375e:	f838 3b02 	ldrh.w	r3, [r8], #2
 8003762:	6822      	ldr	r2, [r4, #0]
 8003764:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003768:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 800376a:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 800376e:	b292      	uxth	r2, r2
 8003770:	3a01      	subs	r2, #1
 8003772:	b292      	uxth	r2, r2
 8003774:	f8a4 2052 	strh.w	r2, [r4, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003778:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 800377c:	b29b      	uxth	r3, r3
 800377e:	b18b      	cbz	r3, 80037a4 <HAL_UART_Transmit+0x96>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003780:	9600      	str	r6, [sp, #0]
 8003782:	463b      	mov	r3, r7
 8003784:	2200      	movs	r2, #0
 8003786:	2180      	movs	r1, #128	@ 0x80
 8003788:	4620      	mov	r0, r4
 800378a:	f7ff ff56 	bl	800363a <UART_WaitOnFlagUntilTimeout>
 800378e:	b9c0      	cbnz	r0, 80037c2 <HAL_UART_Transmit+0xb4>
      if (pdata8bits == NULL)
 8003790:	2d00      	cmp	r5, #0
 8003792:	d0e4      	beq.n	800375e <HAL_UART_Transmit+0x50>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003794:	f815 2b01 	ldrb.w	r2, [r5], #1
 8003798:	6823      	ldr	r3, [r4, #0]
 800379a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800379c:	e7e5      	b.n	800376a <HAL_UART_Transmit+0x5c>
      pdata16bits = (const uint16_t *) pData;
 800379e:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 80037a0:	2500      	movs	r5, #0
 80037a2:	e7e9      	b.n	8003778 <HAL_UART_Transmit+0x6a>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037a4:	9600      	str	r6, [sp, #0]
 80037a6:	463b      	mov	r3, r7
 80037a8:	2200      	movs	r2, #0
 80037aa:	2140      	movs	r1, #64	@ 0x40
 80037ac:	4620      	mov	r0, r4
 80037ae:	f7ff ff44 	bl	800363a <UART_WaitOnFlagUntilTimeout>
 80037b2:	b940      	cbnz	r0, 80037c6 <HAL_UART_Transmit+0xb8>
    huart->gState = HAL_UART_STATE_READY;
 80037b4:	2320      	movs	r3, #32
 80037b6:	67e3      	str	r3, [r4, #124]	@ 0x7c
    return HAL_OK;
 80037b8:	e000      	b.n	80037bc <HAL_UART_Transmit+0xae>
    return HAL_BUSY;
 80037ba:	2002      	movs	r0, #2
}
 80037bc:	b002      	add	sp, #8
 80037be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_TIMEOUT;
 80037c2:	2003      	movs	r0, #3
 80037c4:	e7fa      	b.n	80037bc <HAL_UART_Transmit+0xae>
      return HAL_TIMEOUT;
 80037c6:	2003      	movs	r0, #3
 80037c8:	e7f8      	b.n	80037bc <HAL_UART_Transmit+0xae>

080037ca <HAL_UART_Receive>:
{
 80037ca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80037ce:	b083      	sub	sp, #12
 80037d0:	461e      	mov	r6, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 80037d2:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 80037d6:	2b20      	cmp	r3, #32
 80037d8:	d178      	bne.n	80038cc <HAL_UART_Receive+0x102>
 80037da:	4604      	mov	r4, r0
 80037dc:	460d      	mov	r5, r1
 80037de:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 80037e0:	2a00      	cmp	r2, #0
 80037e2:	bf18      	it	ne
 80037e4:	2900      	cmpne	r1, #0
 80037e6:	d101      	bne.n	80037ec <HAL_UART_Receive+0x22>
      return  HAL_ERROR;
 80037e8:	2001      	movs	r0, #1
 80037ea:	e070      	b.n	80038ce <HAL_UART_Receive+0x104>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037ec:	2300      	movs	r3, #0
 80037ee:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80037f2:	2222      	movs	r2, #34	@ 0x22
 80037f4:	f8c0 2080 	str.w	r2, [r0, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037f8:	6603      	str	r3, [r0, #96]	@ 0x60
    tickstart = HAL_GetTick();
 80037fa:	f7fd fd2d 	bl	8001258 <HAL_GetTick>
 80037fe:	4607      	mov	r7, r0
    huart->RxXferSize  = Size;
 8003800:	f8a4 8058 	strh.w	r8, [r4, #88]	@ 0x58
    huart->RxXferCount = Size;
 8003804:	f8a4 805a 	strh.w	r8, [r4, #90]	@ 0x5a
    UART_MASK_COMPUTATION(huart);
 8003808:	68a3      	ldr	r3, [r4, #8]
 800380a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800380e:	d006      	beq.n	800381e <HAL_UART_Receive+0x54>
 8003810:	b9a3      	cbnz	r3, 800383c <HAL_UART_Receive+0x72>
 8003812:	6922      	ldr	r2, [r4, #16]
 8003814:	b972      	cbnz	r2, 8003834 <HAL_UART_Receive+0x6a>
 8003816:	22ff      	movs	r2, #255	@ 0xff
 8003818:	f8a4 205c 	strh.w	r2, [r4, #92]	@ 0x5c
 800381c:	e014      	b.n	8003848 <HAL_UART_Receive+0x7e>
 800381e:	6922      	ldr	r2, [r4, #16]
 8003820:	b922      	cbnz	r2, 800382c <HAL_UART_Receive+0x62>
 8003822:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003826:	f8a4 205c 	strh.w	r2, [r4, #92]	@ 0x5c
 800382a:	e00d      	b.n	8003848 <HAL_UART_Receive+0x7e>
 800382c:	22ff      	movs	r2, #255	@ 0xff
 800382e:	f8a4 205c 	strh.w	r2, [r4, #92]	@ 0x5c
 8003832:	e009      	b.n	8003848 <HAL_UART_Receive+0x7e>
 8003834:	227f      	movs	r2, #127	@ 0x7f
 8003836:	f8a4 205c 	strh.w	r2, [r4, #92]	@ 0x5c
 800383a:	e005      	b.n	8003848 <HAL_UART_Receive+0x7e>
 800383c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003840:	d00a      	beq.n	8003858 <HAL_UART_Receive+0x8e>
 8003842:	2200      	movs	r2, #0
 8003844:	f8a4 205c 	strh.w	r2, [r4, #92]	@ 0x5c
    uhMask = huart->Mask;
 8003848:	f8b4 805c 	ldrh.w	r8, [r4, #92]	@ 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800384c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003850:	d00c      	beq.n	800386c <HAL_UART_Receive+0xa2>
      pdata16bits = NULL;
 8003852:	f04f 0900 	mov.w	r9, #0
 8003856:	e01f      	b.n	8003898 <HAL_UART_Receive+0xce>
    UART_MASK_COMPUTATION(huart);
 8003858:	6922      	ldr	r2, [r4, #16]
 800385a:	b91a      	cbnz	r2, 8003864 <HAL_UART_Receive+0x9a>
 800385c:	227f      	movs	r2, #127	@ 0x7f
 800385e:	f8a4 205c 	strh.w	r2, [r4, #92]	@ 0x5c
 8003862:	e7f1      	b.n	8003848 <HAL_UART_Receive+0x7e>
 8003864:	223f      	movs	r2, #63	@ 0x3f
 8003866:	f8a4 205c 	strh.w	r2, [r4, #92]	@ 0x5c
 800386a:	e7ed      	b.n	8003848 <HAL_UART_Receive+0x7e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800386c:	6923      	ldr	r3, [r4, #16]
 800386e:	b113      	cbz	r3, 8003876 <HAL_UART_Receive+0xac>
      pdata16bits = NULL;
 8003870:	f04f 0900 	mov.w	r9, #0
 8003874:	e010      	b.n	8003898 <HAL_UART_Receive+0xce>
      pdata16bits = (uint16_t *) pData;
 8003876:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 8003878:	2500      	movs	r5, #0
 800387a:	e00d      	b.n	8003898 <HAL_UART_Receive+0xce>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800387c:	6823      	ldr	r3, [r4, #0]
 800387e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003880:	fa5f f388 	uxtb.w	r3, r8
 8003884:	4013      	ands	r3, r2
 8003886:	f805 3b01 	strb.w	r3, [r5], #1
      huart->RxXferCount--;
 800388a:	f8b4 205a 	ldrh.w	r2, [r4, #90]	@ 0x5a
 800388e:	b292      	uxth	r2, r2
 8003890:	3a01      	subs	r2, #1
 8003892:	b292      	uxth	r2, r2
 8003894:	f8a4 205a 	strh.w	r2, [r4, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8003898:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 800389c:	b29b      	uxth	r3, r3
 800389e:	b183      	cbz	r3, 80038c2 <HAL_UART_Receive+0xf8>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80038a0:	9600      	str	r6, [sp, #0]
 80038a2:	463b      	mov	r3, r7
 80038a4:	2200      	movs	r2, #0
 80038a6:	2120      	movs	r1, #32
 80038a8:	4620      	mov	r0, r4
 80038aa:	f7ff fec6 	bl	800363a <UART_WaitOnFlagUntilTimeout>
 80038ae:	b988      	cbnz	r0, 80038d4 <HAL_UART_Receive+0x10a>
      if (pdata8bits == NULL)
 80038b0:	2d00      	cmp	r5, #0
 80038b2:	d1e3      	bne.n	800387c <HAL_UART_Receive+0xb2>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80038b4:	6823      	ldr	r3, [r4, #0]
 80038b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b8:	ea08 0303 	and.w	r3, r8, r3
 80038bc:	f829 3b02 	strh.w	r3, [r9], #2
        pdata16bits++;
 80038c0:	e7e3      	b.n	800388a <HAL_UART_Receive+0xc0>
    huart->RxState = HAL_UART_STATE_READY;
 80038c2:	2320      	movs	r3, #32
 80038c4:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
    return HAL_OK;
 80038c8:	2000      	movs	r0, #0
 80038ca:	e000      	b.n	80038ce <HAL_UART_Receive+0x104>
    return HAL_BUSY;
 80038cc:	2002      	movs	r0, #2
}
 80038ce:	b003      	add	sp, #12
 80038d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 80038d4:	2003      	movs	r0, #3
 80038d6:	e7fa      	b.n	80038ce <HAL_UART_Receive+0x104>

080038d8 <UART_CheckIdleState>:
{
 80038d8:	b530      	push	{r4, r5, lr}
 80038da:	b083      	sub	sp, #12
 80038dc:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038de:	2300      	movs	r3, #0
 80038e0:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  tickstart = HAL_GetTick();
 80038e4:	f7fd fcb8 	bl	8001258 <HAL_GetTick>
 80038e8:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80038ea:	6822      	ldr	r2, [r4, #0]
 80038ec:	6812      	ldr	r2, [r2, #0]
 80038ee:	f012 0f08 	tst.w	r2, #8
 80038f2:	d10f      	bne.n	8003914 <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80038f4:	6823      	ldr	r3, [r4, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f013 0f04 	tst.w	r3, #4
 80038fc:	d118      	bne.n	8003930 <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 80038fe:	2320      	movs	r3, #32
 8003900:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003902:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003906:	2000      	movs	r0, #0
 8003908:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800390a:	6660      	str	r0, [r4, #100]	@ 0x64
  __HAL_UNLOCK(huart);
 800390c:	f884 0078 	strb.w	r0, [r4, #120]	@ 0x78
}
 8003910:	b003      	add	sp, #12
 8003912:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003914:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003918:	9300      	str	r3, [sp, #0]
 800391a:	4603      	mov	r3, r0
 800391c:	2200      	movs	r2, #0
 800391e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003922:	4620      	mov	r0, r4
 8003924:	f7ff fe89 	bl	800363a <UART_WaitOnFlagUntilTimeout>
 8003928:	2800      	cmp	r0, #0
 800392a:	d0e3      	beq.n	80038f4 <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 800392c:	2003      	movs	r0, #3
 800392e:	e7ef      	b.n	8003910 <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003930:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003934:	9300      	str	r3, [sp, #0]
 8003936:	462b      	mov	r3, r5
 8003938:	2200      	movs	r2, #0
 800393a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800393e:	4620      	mov	r0, r4
 8003940:	f7ff fe7b 	bl	800363a <UART_WaitOnFlagUntilTimeout>
 8003944:	2800      	cmp	r0, #0
 8003946:	d0da      	beq.n	80038fe <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 8003948:	2003      	movs	r0, #3
 800394a:	e7e1      	b.n	8003910 <UART_CheckIdleState+0x38>

0800394c <HAL_UART_Init>:
  if (huart == NULL)
 800394c:	b368      	cbz	r0, 80039aa <HAL_UART_Init+0x5e>
{
 800394e:	b510      	push	{r4, lr}
 8003950:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8003952:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8003954:	b303      	cbz	r3, 8003998 <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 8003956:	2324      	movs	r3, #36	@ 0x24
 8003958:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 800395a:	6822      	ldr	r2, [r4, #0]
 800395c:	6813      	ldr	r3, [r2, #0]
 800395e:	f023 0301 	bic.w	r3, r3, #1
 8003962:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003964:	4620      	mov	r0, r4
 8003966:	f7ff fc6b 	bl	8003240 <UART_SetConfig>
 800396a:	2801      	cmp	r0, #1
 800396c:	d013      	beq.n	8003996 <HAL_UART_Init+0x4a>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800396e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003970:	b9bb      	cbnz	r3, 80039a2 <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003972:	6822      	ldr	r2, [r4, #0]
 8003974:	6853      	ldr	r3, [r2, #4]
 8003976:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 800397a:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800397c:	6822      	ldr	r2, [r4, #0]
 800397e:	6893      	ldr	r3, [r2, #8]
 8003980:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8003984:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8003986:	6822      	ldr	r2, [r4, #0]
 8003988:	6813      	ldr	r3, [r2, #0]
 800398a:	f043 0301 	orr.w	r3, r3, #1
 800398e:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8003990:	4620      	mov	r0, r4
 8003992:	f7ff ffa1 	bl	80038d8 <UART_CheckIdleState>
}
 8003996:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003998:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 800399c:	f7fd fb4a 	bl	8001034 <HAL_UART_MspInit>
 80039a0:	e7d9      	b.n	8003956 <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 80039a2:	4620      	mov	r0, r4
 80039a4:	f7ff fde4 	bl	8003570 <UART_AdvFeatureConfig>
 80039a8:	e7e3      	b.n	8003972 <HAL_UART_Init+0x26>
    return HAL_ERROR;
 80039aa:	2001      	movs	r0, #1
}
 80039ac:	4770      	bx	lr
	...

080039b0 <std>:
 80039b0:	2300      	movs	r3, #0
 80039b2:	b510      	push	{r4, lr}
 80039b4:	4604      	mov	r4, r0
 80039b6:	e9c0 3300 	strd	r3, r3, [r0]
 80039ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80039be:	6083      	str	r3, [r0, #8]
 80039c0:	8181      	strh	r1, [r0, #12]
 80039c2:	6643      	str	r3, [r0, #100]	@ 0x64
 80039c4:	81c2      	strh	r2, [r0, #14]
 80039c6:	6183      	str	r3, [r0, #24]
 80039c8:	4619      	mov	r1, r3
 80039ca:	2208      	movs	r2, #8
 80039cc:	305c      	adds	r0, #92	@ 0x5c
 80039ce:	f000 fa57 	bl	8003e80 <memset>
 80039d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003a08 <std+0x58>)
 80039d4:	6263      	str	r3, [r4, #36]	@ 0x24
 80039d6:	4b0d      	ldr	r3, [pc, #52]	@ (8003a0c <std+0x5c>)
 80039d8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80039da:	4b0d      	ldr	r3, [pc, #52]	@ (8003a10 <std+0x60>)
 80039dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80039de:	4b0d      	ldr	r3, [pc, #52]	@ (8003a14 <std+0x64>)
 80039e0:	6323      	str	r3, [r4, #48]	@ 0x30
 80039e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003a18 <std+0x68>)
 80039e4:	6224      	str	r4, [r4, #32]
 80039e6:	429c      	cmp	r4, r3
 80039e8:	d006      	beq.n	80039f8 <std+0x48>
 80039ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80039ee:	4294      	cmp	r4, r2
 80039f0:	d002      	beq.n	80039f8 <std+0x48>
 80039f2:	33d0      	adds	r3, #208	@ 0xd0
 80039f4:	429c      	cmp	r4, r3
 80039f6:	d105      	bne.n	8003a04 <std+0x54>
 80039f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80039fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a00:	f000 bab0 	b.w	8003f64 <__retarget_lock_init_recursive>
 8003a04:	bd10      	pop	{r4, pc}
 8003a06:	bf00      	nop
 8003a08:	08003cd1 	.word	0x08003cd1
 8003a0c:	08003cf3 	.word	0x08003cf3
 8003a10:	08003d2b 	.word	0x08003d2b
 8003a14:	08003d4f 	.word	0x08003d4f
 8003a18:	200007b8 	.word	0x200007b8

08003a1c <stdio_exit_handler>:
 8003a1c:	4a02      	ldr	r2, [pc, #8]	@ (8003a28 <stdio_exit_handler+0xc>)
 8003a1e:	4903      	ldr	r1, [pc, #12]	@ (8003a2c <stdio_exit_handler+0x10>)
 8003a20:	4803      	ldr	r0, [pc, #12]	@ (8003a30 <stdio_exit_handler+0x14>)
 8003a22:	f000 b869 	b.w	8003af8 <_fwalk_sglue>
 8003a26:	bf00      	nop
 8003a28:	20000064 	.word	0x20000064
 8003a2c:	08004815 	.word	0x08004815
 8003a30:	20000074 	.word	0x20000074

08003a34 <cleanup_stdio>:
 8003a34:	6841      	ldr	r1, [r0, #4]
 8003a36:	4b0c      	ldr	r3, [pc, #48]	@ (8003a68 <cleanup_stdio+0x34>)
 8003a38:	4299      	cmp	r1, r3
 8003a3a:	b510      	push	{r4, lr}
 8003a3c:	4604      	mov	r4, r0
 8003a3e:	d001      	beq.n	8003a44 <cleanup_stdio+0x10>
 8003a40:	f000 fee8 	bl	8004814 <_fflush_r>
 8003a44:	68a1      	ldr	r1, [r4, #8]
 8003a46:	4b09      	ldr	r3, [pc, #36]	@ (8003a6c <cleanup_stdio+0x38>)
 8003a48:	4299      	cmp	r1, r3
 8003a4a:	d002      	beq.n	8003a52 <cleanup_stdio+0x1e>
 8003a4c:	4620      	mov	r0, r4
 8003a4e:	f000 fee1 	bl	8004814 <_fflush_r>
 8003a52:	68e1      	ldr	r1, [r4, #12]
 8003a54:	4b06      	ldr	r3, [pc, #24]	@ (8003a70 <cleanup_stdio+0x3c>)
 8003a56:	4299      	cmp	r1, r3
 8003a58:	d004      	beq.n	8003a64 <cleanup_stdio+0x30>
 8003a5a:	4620      	mov	r0, r4
 8003a5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a60:	f000 bed8 	b.w	8004814 <_fflush_r>
 8003a64:	bd10      	pop	{r4, pc}
 8003a66:	bf00      	nop
 8003a68:	200007b8 	.word	0x200007b8
 8003a6c:	20000820 	.word	0x20000820
 8003a70:	20000888 	.word	0x20000888

08003a74 <global_stdio_init.part.0>:
 8003a74:	b510      	push	{r4, lr}
 8003a76:	4b0b      	ldr	r3, [pc, #44]	@ (8003aa4 <global_stdio_init.part.0+0x30>)
 8003a78:	4c0b      	ldr	r4, [pc, #44]	@ (8003aa8 <global_stdio_init.part.0+0x34>)
 8003a7a:	4a0c      	ldr	r2, [pc, #48]	@ (8003aac <global_stdio_init.part.0+0x38>)
 8003a7c:	601a      	str	r2, [r3, #0]
 8003a7e:	4620      	mov	r0, r4
 8003a80:	2200      	movs	r2, #0
 8003a82:	2104      	movs	r1, #4
 8003a84:	f7ff ff94 	bl	80039b0 <std>
 8003a88:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	2109      	movs	r1, #9
 8003a90:	f7ff ff8e 	bl	80039b0 <std>
 8003a94:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003a98:	2202      	movs	r2, #2
 8003a9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a9e:	2112      	movs	r1, #18
 8003aa0:	f7ff bf86 	b.w	80039b0 <std>
 8003aa4:	200008f0 	.word	0x200008f0
 8003aa8:	200007b8 	.word	0x200007b8
 8003aac:	08003a1d 	.word	0x08003a1d

08003ab0 <__sfp_lock_acquire>:
 8003ab0:	4801      	ldr	r0, [pc, #4]	@ (8003ab8 <__sfp_lock_acquire+0x8>)
 8003ab2:	f000 ba58 	b.w	8003f66 <__retarget_lock_acquire_recursive>
 8003ab6:	bf00      	nop
 8003ab8:	200008f9 	.word	0x200008f9

08003abc <__sfp_lock_release>:
 8003abc:	4801      	ldr	r0, [pc, #4]	@ (8003ac4 <__sfp_lock_release+0x8>)
 8003abe:	f000 ba53 	b.w	8003f68 <__retarget_lock_release_recursive>
 8003ac2:	bf00      	nop
 8003ac4:	200008f9 	.word	0x200008f9

08003ac8 <__sinit>:
 8003ac8:	b510      	push	{r4, lr}
 8003aca:	4604      	mov	r4, r0
 8003acc:	f7ff fff0 	bl	8003ab0 <__sfp_lock_acquire>
 8003ad0:	6a23      	ldr	r3, [r4, #32]
 8003ad2:	b11b      	cbz	r3, 8003adc <__sinit+0x14>
 8003ad4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ad8:	f7ff bff0 	b.w	8003abc <__sfp_lock_release>
 8003adc:	4b04      	ldr	r3, [pc, #16]	@ (8003af0 <__sinit+0x28>)
 8003ade:	6223      	str	r3, [r4, #32]
 8003ae0:	4b04      	ldr	r3, [pc, #16]	@ (8003af4 <__sinit+0x2c>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d1f5      	bne.n	8003ad4 <__sinit+0xc>
 8003ae8:	f7ff ffc4 	bl	8003a74 <global_stdio_init.part.0>
 8003aec:	e7f2      	b.n	8003ad4 <__sinit+0xc>
 8003aee:	bf00      	nop
 8003af0:	08003a35 	.word	0x08003a35
 8003af4:	200008f0 	.word	0x200008f0

08003af8 <_fwalk_sglue>:
 8003af8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003afc:	4607      	mov	r7, r0
 8003afe:	4688      	mov	r8, r1
 8003b00:	4614      	mov	r4, r2
 8003b02:	2600      	movs	r6, #0
 8003b04:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003b08:	f1b9 0901 	subs.w	r9, r9, #1
 8003b0c:	d505      	bpl.n	8003b1a <_fwalk_sglue+0x22>
 8003b0e:	6824      	ldr	r4, [r4, #0]
 8003b10:	2c00      	cmp	r4, #0
 8003b12:	d1f7      	bne.n	8003b04 <_fwalk_sglue+0xc>
 8003b14:	4630      	mov	r0, r6
 8003b16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b1a:	89ab      	ldrh	r3, [r5, #12]
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d907      	bls.n	8003b30 <_fwalk_sglue+0x38>
 8003b20:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003b24:	3301      	adds	r3, #1
 8003b26:	d003      	beq.n	8003b30 <_fwalk_sglue+0x38>
 8003b28:	4629      	mov	r1, r5
 8003b2a:	4638      	mov	r0, r7
 8003b2c:	47c0      	blx	r8
 8003b2e:	4306      	orrs	r6, r0
 8003b30:	3568      	adds	r5, #104	@ 0x68
 8003b32:	e7e9      	b.n	8003b08 <_fwalk_sglue+0x10>

08003b34 <iprintf>:
 8003b34:	b40f      	push	{r0, r1, r2, r3}
 8003b36:	b507      	push	{r0, r1, r2, lr}
 8003b38:	4906      	ldr	r1, [pc, #24]	@ (8003b54 <iprintf+0x20>)
 8003b3a:	ab04      	add	r3, sp, #16
 8003b3c:	6808      	ldr	r0, [r1, #0]
 8003b3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b42:	6881      	ldr	r1, [r0, #8]
 8003b44:	9301      	str	r3, [sp, #4]
 8003b46:	f000 fb3b 	bl	80041c0 <_vfiprintf_r>
 8003b4a:	b003      	add	sp, #12
 8003b4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b50:	b004      	add	sp, #16
 8003b52:	4770      	bx	lr
 8003b54:	20000070 	.word	0x20000070

08003b58 <setbuf>:
 8003b58:	fab1 f281 	clz	r2, r1
 8003b5c:	0952      	lsrs	r2, r2, #5
 8003b5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b62:	0052      	lsls	r2, r2, #1
 8003b64:	f000 b800 	b.w	8003b68 <setvbuf>

08003b68 <setvbuf>:
 8003b68:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003b6c:	461d      	mov	r5, r3
 8003b6e:	4b57      	ldr	r3, [pc, #348]	@ (8003ccc <setvbuf+0x164>)
 8003b70:	681f      	ldr	r7, [r3, #0]
 8003b72:	4604      	mov	r4, r0
 8003b74:	460e      	mov	r6, r1
 8003b76:	4690      	mov	r8, r2
 8003b78:	b127      	cbz	r7, 8003b84 <setvbuf+0x1c>
 8003b7a:	6a3b      	ldr	r3, [r7, #32]
 8003b7c:	b913      	cbnz	r3, 8003b84 <setvbuf+0x1c>
 8003b7e:	4638      	mov	r0, r7
 8003b80:	f7ff ffa2 	bl	8003ac8 <__sinit>
 8003b84:	f1b8 0f02 	cmp.w	r8, #2
 8003b88:	d006      	beq.n	8003b98 <setvbuf+0x30>
 8003b8a:	f1b8 0f01 	cmp.w	r8, #1
 8003b8e:	f200 809a 	bhi.w	8003cc6 <setvbuf+0x15e>
 8003b92:	2d00      	cmp	r5, #0
 8003b94:	f2c0 8097 	blt.w	8003cc6 <setvbuf+0x15e>
 8003b98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003b9a:	07d9      	lsls	r1, r3, #31
 8003b9c:	d405      	bmi.n	8003baa <setvbuf+0x42>
 8003b9e:	89a3      	ldrh	r3, [r4, #12]
 8003ba0:	059a      	lsls	r2, r3, #22
 8003ba2:	d402      	bmi.n	8003baa <setvbuf+0x42>
 8003ba4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ba6:	f000 f9de 	bl	8003f66 <__retarget_lock_acquire_recursive>
 8003baa:	4621      	mov	r1, r4
 8003bac:	4638      	mov	r0, r7
 8003bae:	f000 fe31 	bl	8004814 <_fflush_r>
 8003bb2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003bb4:	b141      	cbz	r1, 8003bc8 <setvbuf+0x60>
 8003bb6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003bba:	4299      	cmp	r1, r3
 8003bbc:	d002      	beq.n	8003bc4 <setvbuf+0x5c>
 8003bbe:	4638      	mov	r0, r7
 8003bc0:	f000 f9d4 	bl	8003f6c <_free_r>
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	6363      	str	r3, [r4, #52]	@ 0x34
 8003bc8:	2300      	movs	r3, #0
 8003bca:	61a3      	str	r3, [r4, #24]
 8003bcc:	6063      	str	r3, [r4, #4]
 8003bce:	89a3      	ldrh	r3, [r4, #12]
 8003bd0:	061b      	lsls	r3, r3, #24
 8003bd2:	d503      	bpl.n	8003bdc <setvbuf+0x74>
 8003bd4:	6921      	ldr	r1, [r4, #16]
 8003bd6:	4638      	mov	r0, r7
 8003bd8:	f000 f9c8 	bl	8003f6c <_free_r>
 8003bdc:	89a3      	ldrh	r3, [r4, #12]
 8003bde:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8003be2:	f023 0303 	bic.w	r3, r3, #3
 8003be6:	f1b8 0f02 	cmp.w	r8, #2
 8003bea:	81a3      	strh	r3, [r4, #12]
 8003bec:	d061      	beq.n	8003cb2 <setvbuf+0x14a>
 8003bee:	ab01      	add	r3, sp, #4
 8003bf0:	466a      	mov	r2, sp
 8003bf2:	4621      	mov	r1, r4
 8003bf4:	4638      	mov	r0, r7
 8003bf6:	f000 fe35 	bl	8004864 <__swhatbuf_r>
 8003bfa:	89a3      	ldrh	r3, [r4, #12]
 8003bfc:	4318      	orrs	r0, r3
 8003bfe:	81a0      	strh	r0, [r4, #12]
 8003c00:	bb2d      	cbnz	r5, 8003c4e <setvbuf+0xe6>
 8003c02:	9d00      	ldr	r5, [sp, #0]
 8003c04:	4628      	mov	r0, r5
 8003c06:	f000 f9fb 	bl	8004000 <malloc>
 8003c0a:	4606      	mov	r6, r0
 8003c0c:	2800      	cmp	r0, #0
 8003c0e:	d152      	bne.n	8003cb6 <setvbuf+0x14e>
 8003c10:	f8dd 9000 	ldr.w	r9, [sp]
 8003c14:	45a9      	cmp	r9, r5
 8003c16:	d140      	bne.n	8003c9a <setvbuf+0x132>
 8003c18:	f04f 35ff 	mov.w	r5, #4294967295
 8003c1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c20:	f043 0202 	orr.w	r2, r3, #2
 8003c24:	81a2      	strh	r2, [r4, #12]
 8003c26:	2200      	movs	r2, #0
 8003c28:	60a2      	str	r2, [r4, #8]
 8003c2a:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8003c2e:	6022      	str	r2, [r4, #0]
 8003c30:	6122      	str	r2, [r4, #16]
 8003c32:	2201      	movs	r2, #1
 8003c34:	6162      	str	r2, [r4, #20]
 8003c36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003c38:	07d6      	lsls	r6, r2, #31
 8003c3a:	d404      	bmi.n	8003c46 <setvbuf+0xde>
 8003c3c:	0598      	lsls	r0, r3, #22
 8003c3e:	d402      	bmi.n	8003c46 <setvbuf+0xde>
 8003c40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c42:	f000 f991 	bl	8003f68 <__retarget_lock_release_recursive>
 8003c46:	4628      	mov	r0, r5
 8003c48:	b003      	add	sp, #12
 8003c4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003c4e:	2e00      	cmp	r6, #0
 8003c50:	d0d8      	beq.n	8003c04 <setvbuf+0x9c>
 8003c52:	6a3b      	ldr	r3, [r7, #32]
 8003c54:	b913      	cbnz	r3, 8003c5c <setvbuf+0xf4>
 8003c56:	4638      	mov	r0, r7
 8003c58:	f7ff ff36 	bl	8003ac8 <__sinit>
 8003c5c:	f1b8 0f01 	cmp.w	r8, #1
 8003c60:	bf08      	it	eq
 8003c62:	89a3      	ldrheq	r3, [r4, #12]
 8003c64:	6026      	str	r6, [r4, #0]
 8003c66:	bf04      	itt	eq
 8003c68:	f043 0301 	orreq.w	r3, r3, #1
 8003c6c:	81a3      	strheq	r3, [r4, #12]
 8003c6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c72:	f013 0208 	ands.w	r2, r3, #8
 8003c76:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003c7a:	d01e      	beq.n	8003cba <setvbuf+0x152>
 8003c7c:	07d9      	lsls	r1, r3, #31
 8003c7e:	bf41      	itttt	mi
 8003c80:	2200      	movmi	r2, #0
 8003c82:	426d      	negmi	r5, r5
 8003c84:	60a2      	strmi	r2, [r4, #8]
 8003c86:	61a5      	strmi	r5, [r4, #24]
 8003c88:	bf58      	it	pl
 8003c8a:	60a5      	strpl	r5, [r4, #8]
 8003c8c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003c8e:	07d2      	lsls	r2, r2, #31
 8003c90:	d401      	bmi.n	8003c96 <setvbuf+0x12e>
 8003c92:	059b      	lsls	r3, r3, #22
 8003c94:	d513      	bpl.n	8003cbe <setvbuf+0x156>
 8003c96:	2500      	movs	r5, #0
 8003c98:	e7d5      	b.n	8003c46 <setvbuf+0xde>
 8003c9a:	4648      	mov	r0, r9
 8003c9c:	f000 f9b0 	bl	8004000 <malloc>
 8003ca0:	4606      	mov	r6, r0
 8003ca2:	2800      	cmp	r0, #0
 8003ca4:	d0b8      	beq.n	8003c18 <setvbuf+0xb0>
 8003ca6:	89a3      	ldrh	r3, [r4, #12]
 8003ca8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cac:	81a3      	strh	r3, [r4, #12]
 8003cae:	464d      	mov	r5, r9
 8003cb0:	e7cf      	b.n	8003c52 <setvbuf+0xea>
 8003cb2:	2500      	movs	r5, #0
 8003cb4:	e7b2      	b.n	8003c1c <setvbuf+0xb4>
 8003cb6:	46a9      	mov	r9, r5
 8003cb8:	e7f5      	b.n	8003ca6 <setvbuf+0x13e>
 8003cba:	60a2      	str	r2, [r4, #8]
 8003cbc:	e7e6      	b.n	8003c8c <setvbuf+0x124>
 8003cbe:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003cc0:	f000 f952 	bl	8003f68 <__retarget_lock_release_recursive>
 8003cc4:	e7e7      	b.n	8003c96 <setvbuf+0x12e>
 8003cc6:	f04f 35ff 	mov.w	r5, #4294967295
 8003cca:	e7bc      	b.n	8003c46 <setvbuf+0xde>
 8003ccc:	20000070 	.word	0x20000070

08003cd0 <__sread>:
 8003cd0:	b510      	push	{r4, lr}
 8003cd2:	460c      	mov	r4, r1
 8003cd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cd8:	f000 f8fc 	bl	8003ed4 <_read_r>
 8003cdc:	2800      	cmp	r0, #0
 8003cde:	bfab      	itete	ge
 8003ce0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003ce2:	89a3      	ldrhlt	r3, [r4, #12]
 8003ce4:	181b      	addge	r3, r3, r0
 8003ce6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003cea:	bfac      	ite	ge
 8003cec:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003cee:	81a3      	strhlt	r3, [r4, #12]
 8003cf0:	bd10      	pop	{r4, pc}

08003cf2 <__swrite>:
 8003cf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cf6:	461f      	mov	r7, r3
 8003cf8:	898b      	ldrh	r3, [r1, #12]
 8003cfa:	05db      	lsls	r3, r3, #23
 8003cfc:	4605      	mov	r5, r0
 8003cfe:	460c      	mov	r4, r1
 8003d00:	4616      	mov	r6, r2
 8003d02:	d505      	bpl.n	8003d10 <__swrite+0x1e>
 8003d04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d08:	2302      	movs	r3, #2
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f000 f8d0 	bl	8003eb0 <_lseek_r>
 8003d10:	89a3      	ldrh	r3, [r4, #12]
 8003d12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003d16:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003d1a:	81a3      	strh	r3, [r4, #12]
 8003d1c:	4632      	mov	r2, r6
 8003d1e:	463b      	mov	r3, r7
 8003d20:	4628      	mov	r0, r5
 8003d22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003d26:	f000 b8e7 	b.w	8003ef8 <_write_r>

08003d2a <__sseek>:
 8003d2a:	b510      	push	{r4, lr}
 8003d2c:	460c      	mov	r4, r1
 8003d2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d32:	f000 f8bd 	bl	8003eb0 <_lseek_r>
 8003d36:	1c43      	adds	r3, r0, #1
 8003d38:	89a3      	ldrh	r3, [r4, #12]
 8003d3a:	bf15      	itete	ne
 8003d3c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003d3e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003d42:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003d46:	81a3      	strheq	r3, [r4, #12]
 8003d48:	bf18      	it	ne
 8003d4a:	81a3      	strhne	r3, [r4, #12]
 8003d4c:	bd10      	pop	{r4, pc}

08003d4e <__sclose>:
 8003d4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d52:	f000 b89d 	b.w	8003e90 <_close_r>

08003d56 <__swbuf_r>:
 8003d56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d58:	460e      	mov	r6, r1
 8003d5a:	4614      	mov	r4, r2
 8003d5c:	4605      	mov	r5, r0
 8003d5e:	b118      	cbz	r0, 8003d68 <__swbuf_r+0x12>
 8003d60:	6a03      	ldr	r3, [r0, #32]
 8003d62:	b90b      	cbnz	r3, 8003d68 <__swbuf_r+0x12>
 8003d64:	f7ff feb0 	bl	8003ac8 <__sinit>
 8003d68:	69a3      	ldr	r3, [r4, #24]
 8003d6a:	60a3      	str	r3, [r4, #8]
 8003d6c:	89a3      	ldrh	r3, [r4, #12]
 8003d6e:	071a      	lsls	r2, r3, #28
 8003d70:	d501      	bpl.n	8003d76 <__swbuf_r+0x20>
 8003d72:	6923      	ldr	r3, [r4, #16]
 8003d74:	b943      	cbnz	r3, 8003d88 <__swbuf_r+0x32>
 8003d76:	4621      	mov	r1, r4
 8003d78:	4628      	mov	r0, r5
 8003d7a:	f000 f82b 	bl	8003dd4 <__swsetup_r>
 8003d7e:	b118      	cbz	r0, 8003d88 <__swbuf_r+0x32>
 8003d80:	f04f 37ff 	mov.w	r7, #4294967295
 8003d84:	4638      	mov	r0, r7
 8003d86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d88:	6823      	ldr	r3, [r4, #0]
 8003d8a:	6922      	ldr	r2, [r4, #16]
 8003d8c:	1a98      	subs	r0, r3, r2
 8003d8e:	6963      	ldr	r3, [r4, #20]
 8003d90:	b2f6      	uxtb	r6, r6
 8003d92:	4283      	cmp	r3, r0
 8003d94:	4637      	mov	r7, r6
 8003d96:	dc05      	bgt.n	8003da4 <__swbuf_r+0x4e>
 8003d98:	4621      	mov	r1, r4
 8003d9a:	4628      	mov	r0, r5
 8003d9c:	f000 fd3a 	bl	8004814 <_fflush_r>
 8003da0:	2800      	cmp	r0, #0
 8003da2:	d1ed      	bne.n	8003d80 <__swbuf_r+0x2a>
 8003da4:	68a3      	ldr	r3, [r4, #8]
 8003da6:	3b01      	subs	r3, #1
 8003da8:	60a3      	str	r3, [r4, #8]
 8003daa:	6823      	ldr	r3, [r4, #0]
 8003dac:	1c5a      	adds	r2, r3, #1
 8003dae:	6022      	str	r2, [r4, #0]
 8003db0:	701e      	strb	r6, [r3, #0]
 8003db2:	6962      	ldr	r2, [r4, #20]
 8003db4:	1c43      	adds	r3, r0, #1
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d004      	beq.n	8003dc4 <__swbuf_r+0x6e>
 8003dba:	89a3      	ldrh	r3, [r4, #12]
 8003dbc:	07db      	lsls	r3, r3, #31
 8003dbe:	d5e1      	bpl.n	8003d84 <__swbuf_r+0x2e>
 8003dc0:	2e0a      	cmp	r6, #10
 8003dc2:	d1df      	bne.n	8003d84 <__swbuf_r+0x2e>
 8003dc4:	4621      	mov	r1, r4
 8003dc6:	4628      	mov	r0, r5
 8003dc8:	f000 fd24 	bl	8004814 <_fflush_r>
 8003dcc:	2800      	cmp	r0, #0
 8003dce:	d0d9      	beq.n	8003d84 <__swbuf_r+0x2e>
 8003dd0:	e7d6      	b.n	8003d80 <__swbuf_r+0x2a>
	...

08003dd4 <__swsetup_r>:
 8003dd4:	b538      	push	{r3, r4, r5, lr}
 8003dd6:	4b29      	ldr	r3, [pc, #164]	@ (8003e7c <__swsetup_r+0xa8>)
 8003dd8:	4605      	mov	r5, r0
 8003dda:	6818      	ldr	r0, [r3, #0]
 8003ddc:	460c      	mov	r4, r1
 8003dde:	b118      	cbz	r0, 8003de8 <__swsetup_r+0x14>
 8003de0:	6a03      	ldr	r3, [r0, #32]
 8003de2:	b90b      	cbnz	r3, 8003de8 <__swsetup_r+0x14>
 8003de4:	f7ff fe70 	bl	8003ac8 <__sinit>
 8003de8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003dec:	0719      	lsls	r1, r3, #28
 8003dee:	d422      	bmi.n	8003e36 <__swsetup_r+0x62>
 8003df0:	06da      	lsls	r2, r3, #27
 8003df2:	d407      	bmi.n	8003e04 <__swsetup_r+0x30>
 8003df4:	2209      	movs	r2, #9
 8003df6:	602a      	str	r2, [r5, #0]
 8003df8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003dfc:	81a3      	strh	r3, [r4, #12]
 8003dfe:	f04f 30ff 	mov.w	r0, #4294967295
 8003e02:	e033      	b.n	8003e6c <__swsetup_r+0x98>
 8003e04:	0758      	lsls	r0, r3, #29
 8003e06:	d512      	bpl.n	8003e2e <__swsetup_r+0x5a>
 8003e08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003e0a:	b141      	cbz	r1, 8003e1e <__swsetup_r+0x4a>
 8003e0c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003e10:	4299      	cmp	r1, r3
 8003e12:	d002      	beq.n	8003e1a <__swsetup_r+0x46>
 8003e14:	4628      	mov	r0, r5
 8003e16:	f000 f8a9 	bl	8003f6c <_free_r>
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	6363      	str	r3, [r4, #52]	@ 0x34
 8003e1e:	89a3      	ldrh	r3, [r4, #12]
 8003e20:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003e24:	81a3      	strh	r3, [r4, #12]
 8003e26:	2300      	movs	r3, #0
 8003e28:	6063      	str	r3, [r4, #4]
 8003e2a:	6923      	ldr	r3, [r4, #16]
 8003e2c:	6023      	str	r3, [r4, #0]
 8003e2e:	89a3      	ldrh	r3, [r4, #12]
 8003e30:	f043 0308 	orr.w	r3, r3, #8
 8003e34:	81a3      	strh	r3, [r4, #12]
 8003e36:	6923      	ldr	r3, [r4, #16]
 8003e38:	b94b      	cbnz	r3, 8003e4e <__swsetup_r+0x7a>
 8003e3a:	89a3      	ldrh	r3, [r4, #12]
 8003e3c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003e40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e44:	d003      	beq.n	8003e4e <__swsetup_r+0x7a>
 8003e46:	4621      	mov	r1, r4
 8003e48:	4628      	mov	r0, r5
 8003e4a:	f000 fd31 	bl	80048b0 <__smakebuf_r>
 8003e4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e52:	f013 0201 	ands.w	r2, r3, #1
 8003e56:	d00a      	beq.n	8003e6e <__swsetup_r+0x9a>
 8003e58:	2200      	movs	r2, #0
 8003e5a:	60a2      	str	r2, [r4, #8]
 8003e5c:	6962      	ldr	r2, [r4, #20]
 8003e5e:	4252      	negs	r2, r2
 8003e60:	61a2      	str	r2, [r4, #24]
 8003e62:	6922      	ldr	r2, [r4, #16]
 8003e64:	b942      	cbnz	r2, 8003e78 <__swsetup_r+0xa4>
 8003e66:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003e6a:	d1c5      	bne.n	8003df8 <__swsetup_r+0x24>
 8003e6c:	bd38      	pop	{r3, r4, r5, pc}
 8003e6e:	0799      	lsls	r1, r3, #30
 8003e70:	bf58      	it	pl
 8003e72:	6962      	ldrpl	r2, [r4, #20]
 8003e74:	60a2      	str	r2, [r4, #8]
 8003e76:	e7f4      	b.n	8003e62 <__swsetup_r+0x8e>
 8003e78:	2000      	movs	r0, #0
 8003e7a:	e7f7      	b.n	8003e6c <__swsetup_r+0x98>
 8003e7c:	20000070 	.word	0x20000070

08003e80 <memset>:
 8003e80:	4402      	add	r2, r0
 8003e82:	4603      	mov	r3, r0
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d100      	bne.n	8003e8a <memset+0xa>
 8003e88:	4770      	bx	lr
 8003e8a:	f803 1b01 	strb.w	r1, [r3], #1
 8003e8e:	e7f9      	b.n	8003e84 <memset+0x4>

08003e90 <_close_r>:
 8003e90:	b538      	push	{r3, r4, r5, lr}
 8003e92:	4d06      	ldr	r5, [pc, #24]	@ (8003eac <_close_r+0x1c>)
 8003e94:	2300      	movs	r3, #0
 8003e96:	4604      	mov	r4, r0
 8003e98:	4608      	mov	r0, r1
 8003e9a:	602b      	str	r3, [r5, #0]
 8003e9c:	f7fd f95c 	bl	8001158 <_close>
 8003ea0:	1c43      	adds	r3, r0, #1
 8003ea2:	d102      	bne.n	8003eaa <_close_r+0x1a>
 8003ea4:	682b      	ldr	r3, [r5, #0]
 8003ea6:	b103      	cbz	r3, 8003eaa <_close_r+0x1a>
 8003ea8:	6023      	str	r3, [r4, #0]
 8003eaa:	bd38      	pop	{r3, r4, r5, pc}
 8003eac:	200008f4 	.word	0x200008f4

08003eb0 <_lseek_r>:
 8003eb0:	b538      	push	{r3, r4, r5, lr}
 8003eb2:	4d07      	ldr	r5, [pc, #28]	@ (8003ed0 <_lseek_r+0x20>)
 8003eb4:	4604      	mov	r4, r0
 8003eb6:	4608      	mov	r0, r1
 8003eb8:	4611      	mov	r1, r2
 8003eba:	2200      	movs	r2, #0
 8003ebc:	602a      	str	r2, [r5, #0]
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	f7fd f94b 	bl	800115a <_lseek>
 8003ec4:	1c43      	adds	r3, r0, #1
 8003ec6:	d102      	bne.n	8003ece <_lseek_r+0x1e>
 8003ec8:	682b      	ldr	r3, [r5, #0]
 8003eca:	b103      	cbz	r3, 8003ece <_lseek_r+0x1e>
 8003ecc:	6023      	str	r3, [r4, #0]
 8003ece:	bd38      	pop	{r3, r4, r5, pc}
 8003ed0:	200008f4 	.word	0x200008f4

08003ed4 <_read_r>:
 8003ed4:	b538      	push	{r3, r4, r5, lr}
 8003ed6:	4d07      	ldr	r5, [pc, #28]	@ (8003ef4 <_read_r+0x20>)
 8003ed8:	4604      	mov	r4, r0
 8003eda:	4608      	mov	r0, r1
 8003edc:	4611      	mov	r1, r2
 8003ede:	2200      	movs	r2, #0
 8003ee0:	602a      	str	r2, [r5, #0]
 8003ee2:	461a      	mov	r2, r3
 8003ee4:	f7fd f92a 	bl	800113c <_read>
 8003ee8:	1c43      	adds	r3, r0, #1
 8003eea:	d102      	bne.n	8003ef2 <_read_r+0x1e>
 8003eec:	682b      	ldr	r3, [r5, #0]
 8003eee:	b103      	cbz	r3, 8003ef2 <_read_r+0x1e>
 8003ef0:	6023      	str	r3, [r4, #0]
 8003ef2:	bd38      	pop	{r3, r4, r5, pc}
 8003ef4:	200008f4 	.word	0x200008f4

08003ef8 <_write_r>:
 8003ef8:	b538      	push	{r3, r4, r5, lr}
 8003efa:	4d07      	ldr	r5, [pc, #28]	@ (8003f18 <_write_r+0x20>)
 8003efc:	4604      	mov	r4, r0
 8003efe:	4608      	mov	r0, r1
 8003f00:	4611      	mov	r1, r2
 8003f02:	2200      	movs	r2, #0
 8003f04:	602a      	str	r2, [r5, #0]
 8003f06:	461a      	mov	r2, r3
 8003f08:	f7fd f90c 	bl	8001124 <_write>
 8003f0c:	1c43      	adds	r3, r0, #1
 8003f0e:	d102      	bne.n	8003f16 <_write_r+0x1e>
 8003f10:	682b      	ldr	r3, [r5, #0]
 8003f12:	b103      	cbz	r3, 8003f16 <_write_r+0x1e>
 8003f14:	6023      	str	r3, [r4, #0]
 8003f16:	bd38      	pop	{r3, r4, r5, pc}
 8003f18:	200008f4 	.word	0x200008f4

08003f1c <__libc_init_array>:
 8003f1c:	b570      	push	{r4, r5, r6, lr}
 8003f1e:	4d0d      	ldr	r5, [pc, #52]	@ (8003f54 <__libc_init_array+0x38>)
 8003f20:	4c0d      	ldr	r4, [pc, #52]	@ (8003f58 <__libc_init_array+0x3c>)
 8003f22:	1b64      	subs	r4, r4, r5
 8003f24:	10a4      	asrs	r4, r4, #2
 8003f26:	2600      	movs	r6, #0
 8003f28:	42a6      	cmp	r6, r4
 8003f2a:	d109      	bne.n	8003f40 <__libc_init_array+0x24>
 8003f2c:	4d0b      	ldr	r5, [pc, #44]	@ (8003f5c <__libc_init_array+0x40>)
 8003f2e:	4c0c      	ldr	r4, [pc, #48]	@ (8003f60 <__libc_init_array+0x44>)
 8003f30:	f000 fd3a 	bl	80049a8 <_init>
 8003f34:	1b64      	subs	r4, r4, r5
 8003f36:	10a4      	asrs	r4, r4, #2
 8003f38:	2600      	movs	r6, #0
 8003f3a:	42a6      	cmp	r6, r4
 8003f3c:	d105      	bne.n	8003f4a <__libc_init_array+0x2e>
 8003f3e:	bd70      	pop	{r4, r5, r6, pc}
 8003f40:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f44:	4798      	blx	r3
 8003f46:	3601      	adds	r6, #1
 8003f48:	e7ee      	b.n	8003f28 <__libc_init_array+0xc>
 8003f4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f4e:	4798      	blx	r3
 8003f50:	3601      	adds	r6, #1
 8003f52:	e7f2      	b.n	8003f3a <__libc_init_array+0x1e>
 8003f54:	08004a68 	.word	0x08004a68
 8003f58:	08004a68 	.word	0x08004a68
 8003f5c:	08004a68 	.word	0x08004a68
 8003f60:	08004a6c 	.word	0x08004a6c

08003f64 <__retarget_lock_init_recursive>:
 8003f64:	4770      	bx	lr

08003f66 <__retarget_lock_acquire_recursive>:
 8003f66:	4770      	bx	lr

08003f68 <__retarget_lock_release_recursive>:
 8003f68:	4770      	bx	lr
	...

08003f6c <_free_r>:
 8003f6c:	b538      	push	{r3, r4, r5, lr}
 8003f6e:	4605      	mov	r5, r0
 8003f70:	2900      	cmp	r1, #0
 8003f72:	d041      	beq.n	8003ff8 <_free_r+0x8c>
 8003f74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f78:	1f0c      	subs	r4, r1, #4
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	bfb8      	it	lt
 8003f7e:	18e4      	addlt	r4, r4, r3
 8003f80:	f000 f8e8 	bl	8004154 <__malloc_lock>
 8003f84:	4a1d      	ldr	r2, [pc, #116]	@ (8003ffc <_free_r+0x90>)
 8003f86:	6813      	ldr	r3, [r2, #0]
 8003f88:	b933      	cbnz	r3, 8003f98 <_free_r+0x2c>
 8003f8a:	6063      	str	r3, [r4, #4]
 8003f8c:	6014      	str	r4, [r2, #0]
 8003f8e:	4628      	mov	r0, r5
 8003f90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f94:	f000 b8e4 	b.w	8004160 <__malloc_unlock>
 8003f98:	42a3      	cmp	r3, r4
 8003f9a:	d908      	bls.n	8003fae <_free_r+0x42>
 8003f9c:	6820      	ldr	r0, [r4, #0]
 8003f9e:	1821      	adds	r1, r4, r0
 8003fa0:	428b      	cmp	r3, r1
 8003fa2:	bf01      	itttt	eq
 8003fa4:	6819      	ldreq	r1, [r3, #0]
 8003fa6:	685b      	ldreq	r3, [r3, #4]
 8003fa8:	1809      	addeq	r1, r1, r0
 8003faa:	6021      	streq	r1, [r4, #0]
 8003fac:	e7ed      	b.n	8003f8a <_free_r+0x1e>
 8003fae:	461a      	mov	r2, r3
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	b10b      	cbz	r3, 8003fb8 <_free_r+0x4c>
 8003fb4:	42a3      	cmp	r3, r4
 8003fb6:	d9fa      	bls.n	8003fae <_free_r+0x42>
 8003fb8:	6811      	ldr	r1, [r2, #0]
 8003fba:	1850      	adds	r0, r2, r1
 8003fbc:	42a0      	cmp	r0, r4
 8003fbe:	d10b      	bne.n	8003fd8 <_free_r+0x6c>
 8003fc0:	6820      	ldr	r0, [r4, #0]
 8003fc2:	4401      	add	r1, r0
 8003fc4:	1850      	adds	r0, r2, r1
 8003fc6:	4283      	cmp	r3, r0
 8003fc8:	6011      	str	r1, [r2, #0]
 8003fca:	d1e0      	bne.n	8003f8e <_free_r+0x22>
 8003fcc:	6818      	ldr	r0, [r3, #0]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	6053      	str	r3, [r2, #4]
 8003fd2:	4408      	add	r0, r1
 8003fd4:	6010      	str	r0, [r2, #0]
 8003fd6:	e7da      	b.n	8003f8e <_free_r+0x22>
 8003fd8:	d902      	bls.n	8003fe0 <_free_r+0x74>
 8003fda:	230c      	movs	r3, #12
 8003fdc:	602b      	str	r3, [r5, #0]
 8003fde:	e7d6      	b.n	8003f8e <_free_r+0x22>
 8003fe0:	6820      	ldr	r0, [r4, #0]
 8003fe2:	1821      	adds	r1, r4, r0
 8003fe4:	428b      	cmp	r3, r1
 8003fe6:	bf04      	itt	eq
 8003fe8:	6819      	ldreq	r1, [r3, #0]
 8003fea:	685b      	ldreq	r3, [r3, #4]
 8003fec:	6063      	str	r3, [r4, #4]
 8003fee:	bf04      	itt	eq
 8003ff0:	1809      	addeq	r1, r1, r0
 8003ff2:	6021      	streq	r1, [r4, #0]
 8003ff4:	6054      	str	r4, [r2, #4]
 8003ff6:	e7ca      	b.n	8003f8e <_free_r+0x22>
 8003ff8:	bd38      	pop	{r3, r4, r5, pc}
 8003ffa:	bf00      	nop
 8003ffc:	20000900 	.word	0x20000900

08004000 <malloc>:
 8004000:	4b02      	ldr	r3, [pc, #8]	@ (800400c <malloc+0xc>)
 8004002:	4601      	mov	r1, r0
 8004004:	6818      	ldr	r0, [r3, #0]
 8004006:	f000 b825 	b.w	8004054 <_malloc_r>
 800400a:	bf00      	nop
 800400c:	20000070 	.word	0x20000070

08004010 <sbrk_aligned>:
 8004010:	b570      	push	{r4, r5, r6, lr}
 8004012:	4e0f      	ldr	r6, [pc, #60]	@ (8004050 <sbrk_aligned+0x40>)
 8004014:	460c      	mov	r4, r1
 8004016:	6831      	ldr	r1, [r6, #0]
 8004018:	4605      	mov	r5, r0
 800401a:	b911      	cbnz	r1, 8004022 <sbrk_aligned+0x12>
 800401c:	f000 fca6 	bl	800496c <_sbrk_r>
 8004020:	6030      	str	r0, [r6, #0]
 8004022:	4621      	mov	r1, r4
 8004024:	4628      	mov	r0, r5
 8004026:	f000 fca1 	bl	800496c <_sbrk_r>
 800402a:	1c43      	adds	r3, r0, #1
 800402c:	d103      	bne.n	8004036 <sbrk_aligned+0x26>
 800402e:	f04f 34ff 	mov.w	r4, #4294967295
 8004032:	4620      	mov	r0, r4
 8004034:	bd70      	pop	{r4, r5, r6, pc}
 8004036:	1cc4      	adds	r4, r0, #3
 8004038:	f024 0403 	bic.w	r4, r4, #3
 800403c:	42a0      	cmp	r0, r4
 800403e:	d0f8      	beq.n	8004032 <sbrk_aligned+0x22>
 8004040:	1a21      	subs	r1, r4, r0
 8004042:	4628      	mov	r0, r5
 8004044:	f000 fc92 	bl	800496c <_sbrk_r>
 8004048:	3001      	adds	r0, #1
 800404a:	d1f2      	bne.n	8004032 <sbrk_aligned+0x22>
 800404c:	e7ef      	b.n	800402e <sbrk_aligned+0x1e>
 800404e:	bf00      	nop
 8004050:	200008fc 	.word	0x200008fc

08004054 <_malloc_r>:
 8004054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004058:	1ccd      	adds	r5, r1, #3
 800405a:	f025 0503 	bic.w	r5, r5, #3
 800405e:	3508      	adds	r5, #8
 8004060:	2d0c      	cmp	r5, #12
 8004062:	bf38      	it	cc
 8004064:	250c      	movcc	r5, #12
 8004066:	2d00      	cmp	r5, #0
 8004068:	4606      	mov	r6, r0
 800406a:	db01      	blt.n	8004070 <_malloc_r+0x1c>
 800406c:	42a9      	cmp	r1, r5
 800406e:	d904      	bls.n	800407a <_malloc_r+0x26>
 8004070:	230c      	movs	r3, #12
 8004072:	6033      	str	r3, [r6, #0]
 8004074:	2000      	movs	r0, #0
 8004076:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800407a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004150 <_malloc_r+0xfc>
 800407e:	f000 f869 	bl	8004154 <__malloc_lock>
 8004082:	f8d8 3000 	ldr.w	r3, [r8]
 8004086:	461c      	mov	r4, r3
 8004088:	bb44      	cbnz	r4, 80040dc <_malloc_r+0x88>
 800408a:	4629      	mov	r1, r5
 800408c:	4630      	mov	r0, r6
 800408e:	f7ff ffbf 	bl	8004010 <sbrk_aligned>
 8004092:	1c43      	adds	r3, r0, #1
 8004094:	4604      	mov	r4, r0
 8004096:	d158      	bne.n	800414a <_malloc_r+0xf6>
 8004098:	f8d8 4000 	ldr.w	r4, [r8]
 800409c:	4627      	mov	r7, r4
 800409e:	2f00      	cmp	r7, #0
 80040a0:	d143      	bne.n	800412a <_malloc_r+0xd6>
 80040a2:	2c00      	cmp	r4, #0
 80040a4:	d04b      	beq.n	800413e <_malloc_r+0xea>
 80040a6:	6823      	ldr	r3, [r4, #0]
 80040a8:	4639      	mov	r1, r7
 80040aa:	4630      	mov	r0, r6
 80040ac:	eb04 0903 	add.w	r9, r4, r3
 80040b0:	f000 fc5c 	bl	800496c <_sbrk_r>
 80040b4:	4581      	cmp	r9, r0
 80040b6:	d142      	bne.n	800413e <_malloc_r+0xea>
 80040b8:	6821      	ldr	r1, [r4, #0]
 80040ba:	1a6d      	subs	r5, r5, r1
 80040bc:	4629      	mov	r1, r5
 80040be:	4630      	mov	r0, r6
 80040c0:	f7ff ffa6 	bl	8004010 <sbrk_aligned>
 80040c4:	3001      	adds	r0, #1
 80040c6:	d03a      	beq.n	800413e <_malloc_r+0xea>
 80040c8:	6823      	ldr	r3, [r4, #0]
 80040ca:	442b      	add	r3, r5
 80040cc:	6023      	str	r3, [r4, #0]
 80040ce:	f8d8 3000 	ldr.w	r3, [r8]
 80040d2:	685a      	ldr	r2, [r3, #4]
 80040d4:	bb62      	cbnz	r2, 8004130 <_malloc_r+0xdc>
 80040d6:	f8c8 7000 	str.w	r7, [r8]
 80040da:	e00f      	b.n	80040fc <_malloc_r+0xa8>
 80040dc:	6822      	ldr	r2, [r4, #0]
 80040de:	1b52      	subs	r2, r2, r5
 80040e0:	d420      	bmi.n	8004124 <_malloc_r+0xd0>
 80040e2:	2a0b      	cmp	r2, #11
 80040e4:	d917      	bls.n	8004116 <_malloc_r+0xc2>
 80040e6:	1961      	adds	r1, r4, r5
 80040e8:	42a3      	cmp	r3, r4
 80040ea:	6025      	str	r5, [r4, #0]
 80040ec:	bf18      	it	ne
 80040ee:	6059      	strne	r1, [r3, #4]
 80040f0:	6863      	ldr	r3, [r4, #4]
 80040f2:	bf08      	it	eq
 80040f4:	f8c8 1000 	streq.w	r1, [r8]
 80040f8:	5162      	str	r2, [r4, r5]
 80040fa:	604b      	str	r3, [r1, #4]
 80040fc:	4630      	mov	r0, r6
 80040fe:	f000 f82f 	bl	8004160 <__malloc_unlock>
 8004102:	f104 000b 	add.w	r0, r4, #11
 8004106:	1d23      	adds	r3, r4, #4
 8004108:	f020 0007 	bic.w	r0, r0, #7
 800410c:	1ac2      	subs	r2, r0, r3
 800410e:	bf1c      	itt	ne
 8004110:	1a1b      	subne	r3, r3, r0
 8004112:	50a3      	strne	r3, [r4, r2]
 8004114:	e7af      	b.n	8004076 <_malloc_r+0x22>
 8004116:	6862      	ldr	r2, [r4, #4]
 8004118:	42a3      	cmp	r3, r4
 800411a:	bf0c      	ite	eq
 800411c:	f8c8 2000 	streq.w	r2, [r8]
 8004120:	605a      	strne	r2, [r3, #4]
 8004122:	e7eb      	b.n	80040fc <_malloc_r+0xa8>
 8004124:	4623      	mov	r3, r4
 8004126:	6864      	ldr	r4, [r4, #4]
 8004128:	e7ae      	b.n	8004088 <_malloc_r+0x34>
 800412a:	463c      	mov	r4, r7
 800412c:	687f      	ldr	r7, [r7, #4]
 800412e:	e7b6      	b.n	800409e <_malloc_r+0x4a>
 8004130:	461a      	mov	r2, r3
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	42a3      	cmp	r3, r4
 8004136:	d1fb      	bne.n	8004130 <_malloc_r+0xdc>
 8004138:	2300      	movs	r3, #0
 800413a:	6053      	str	r3, [r2, #4]
 800413c:	e7de      	b.n	80040fc <_malloc_r+0xa8>
 800413e:	230c      	movs	r3, #12
 8004140:	6033      	str	r3, [r6, #0]
 8004142:	4630      	mov	r0, r6
 8004144:	f000 f80c 	bl	8004160 <__malloc_unlock>
 8004148:	e794      	b.n	8004074 <_malloc_r+0x20>
 800414a:	6005      	str	r5, [r0, #0]
 800414c:	e7d6      	b.n	80040fc <_malloc_r+0xa8>
 800414e:	bf00      	nop
 8004150:	20000900 	.word	0x20000900

08004154 <__malloc_lock>:
 8004154:	4801      	ldr	r0, [pc, #4]	@ (800415c <__malloc_lock+0x8>)
 8004156:	f7ff bf06 	b.w	8003f66 <__retarget_lock_acquire_recursive>
 800415a:	bf00      	nop
 800415c:	200008f8 	.word	0x200008f8

08004160 <__malloc_unlock>:
 8004160:	4801      	ldr	r0, [pc, #4]	@ (8004168 <__malloc_unlock+0x8>)
 8004162:	f7ff bf01 	b.w	8003f68 <__retarget_lock_release_recursive>
 8004166:	bf00      	nop
 8004168:	200008f8 	.word	0x200008f8

0800416c <__sfputc_r>:
 800416c:	6893      	ldr	r3, [r2, #8]
 800416e:	3b01      	subs	r3, #1
 8004170:	2b00      	cmp	r3, #0
 8004172:	b410      	push	{r4}
 8004174:	6093      	str	r3, [r2, #8]
 8004176:	da08      	bge.n	800418a <__sfputc_r+0x1e>
 8004178:	6994      	ldr	r4, [r2, #24]
 800417a:	42a3      	cmp	r3, r4
 800417c:	db01      	blt.n	8004182 <__sfputc_r+0x16>
 800417e:	290a      	cmp	r1, #10
 8004180:	d103      	bne.n	800418a <__sfputc_r+0x1e>
 8004182:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004186:	f7ff bde6 	b.w	8003d56 <__swbuf_r>
 800418a:	6813      	ldr	r3, [r2, #0]
 800418c:	1c58      	adds	r0, r3, #1
 800418e:	6010      	str	r0, [r2, #0]
 8004190:	7019      	strb	r1, [r3, #0]
 8004192:	4608      	mov	r0, r1
 8004194:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004198:	4770      	bx	lr

0800419a <__sfputs_r>:
 800419a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800419c:	4606      	mov	r6, r0
 800419e:	460f      	mov	r7, r1
 80041a0:	4614      	mov	r4, r2
 80041a2:	18d5      	adds	r5, r2, r3
 80041a4:	42ac      	cmp	r4, r5
 80041a6:	d101      	bne.n	80041ac <__sfputs_r+0x12>
 80041a8:	2000      	movs	r0, #0
 80041aa:	e007      	b.n	80041bc <__sfputs_r+0x22>
 80041ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041b0:	463a      	mov	r2, r7
 80041b2:	4630      	mov	r0, r6
 80041b4:	f7ff ffda 	bl	800416c <__sfputc_r>
 80041b8:	1c43      	adds	r3, r0, #1
 80041ba:	d1f3      	bne.n	80041a4 <__sfputs_r+0xa>
 80041bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080041c0 <_vfiprintf_r>:
 80041c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041c4:	460d      	mov	r5, r1
 80041c6:	b09d      	sub	sp, #116	@ 0x74
 80041c8:	4614      	mov	r4, r2
 80041ca:	4698      	mov	r8, r3
 80041cc:	4606      	mov	r6, r0
 80041ce:	b118      	cbz	r0, 80041d8 <_vfiprintf_r+0x18>
 80041d0:	6a03      	ldr	r3, [r0, #32]
 80041d2:	b90b      	cbnz	r3, 80041d8 <_vfiprintf_r+0x18>
 80041d4:	f7ff fc78 	bl	8003ac8 <__sinit>
 80041d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80041da:	07d9      	lsls	r1, r3, #31
 80041dc:	d405      	bmi.n	80041ea <_vfiprintf_r+0x2a>
 80041de:	89ab      	ldrh	r3, [r5, #12]
 80041e0:	059a      	lsls	r2, r3, #22
 80041e2:	d402      	bmi.n	80041ea <_vfiprintf_r+0x2a>
 80041e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80041e6:	f7ff febe 	bl	8003f66 <__retarget_lock_acquire_recursive>
 80041ea:	89ab      	ldrh	r3, [r5, #12]
 80041ec:	071b      	lsls	r3, r3, #28
 80041ee:	d501      	bpl.n	80041f4 <_vfiprintf_r+0x34>
 80041f0:	692b      	ldr	r3, [r5, #16]
 80041f2:	b99b      	cbnz	r3, 800421c <_vfiprintf_r+0x5c>
 80041f4:	4629      	mov	r1, r5
 80041f6:	4630      	mov	r0, r6
 80041f8:	f7ff fdec 	bl	8003dd4 <__swsetup_r>
 80041fc:	b170      	cbz	r0, 800421c <_vfiprintf_r+0x5c>
 80041fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004200:	07dc      	lsls	r4, r3, #31
 8004202:	d504      	bpl.n	800420e <_vfiprintf_r+0x4e>
 8004204:	f04f 30ff 	mov.w	r0, #4294967295
 8004208:	b01d      	add	sp, #116	@ 0x74
 800420a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800420e:	89ab      	ldrh	r3, [r5, #12]
 8004210:	0598      	lsls	r0, r3, #22
 8004212:	d4f7      	bmi.n	8004204 <_vfiprintf_r+0x44>
 8004214:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004216:	f7ff fea7 	bl	8003f68 <__retarget_lock_release_recursive>
 800421a:	e7f3      	b.n	8004204 <_vfiprintf_r+0x44>
 800421c:	2300      	movs	r3, #0
 800421e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004220:	2320      	movs	r3, #32
 8004222:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004226:	f8cd 800c 	str.w	r8, [sp, #12]
 800422a:	2330      	movs	r3, #48	@ 0x30
 800422c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80043dc <_vfiprintf_r+0x21c>
 8004230:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004234:	f04f 0901 	mov.w	r9, #1
 8004238:	4623      	mov	r3, r4
 800423a:	469a      	mov	sl, r3
 800423c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004240:	b10a      	cbz	r2, 8004246 <_vfiprintf_r+0x86>
 8004242:	2a25      	cmp	r2, #37	@ 0x25
 8004244:	d1f9      	bne.n	800423a <_vfiprintf_r+0x7a>
 8004246:	ebba 0b04 	subs.w	fp, sl, r4
 800424a:	d00b      	beq.n	8004264 <_vfiprintf_r+0xa4>
 800424c:	465b      	mov	r3, fp
 800424e:	4622      	mov	r2, r4
 8004250:	4629      	mov	r1, r5
 8004252:	4630      	mov	r0, r6
 8004254:	f7ff ffa1 	bl	800419a <__sfputs_r>
 8004258:	3001      	adds	r0, #1
 800425a:	f000 80a7 	beq.w	80043ac <_vfiprintf_r+0x1ec>
 800425e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004260:	445a      	add	r2, fp
 8004262:	9209      	str	r2, [sp, #36]	@ 0x24
 8004264:	f89a 3000 	ldrb.w	r3, [sl]
 8004268:	2b00      	cmp	r3, #0
 800426a:	f000 809f 	beq.w	80043ac <_vfiprintf_r+0x1ec>
 800426e:	2300      	movs	r3, #0
 8004270:	f04f 32ff 	mov.w	r2, #4294967295
 8004274:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004278:	f10a 0a01 	add.w	sl, sl, #1
 800427c:	9304      	str	r3, [sp, #16]
 800427e:	9307      	str	r3, [sp, #28]
 8004280:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004284:	931a      	str	r3, [sp, #104]	@ 0x68
 8004286:	4654      	mov	r4, sl
 8004288:	2205      	movs	r2, #5
 800428a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800428e:	4853      	ldr	r0, [pc, #332]	@ (80043dc <_vfiprintf_r+0x21c>)
 8004290:	f7fb ffd6 	bl	8000240 <memchr>
 8004294:	9a04      	ldr	r2, [sp, #16]
 8004296:	b9d8      	cbnz	r0, 80042d0 <_vfiprintf_r+0x110>
 8004298:	06d1      	lsls	r1, r2, #27
 800429a:	bf44      	itt	mi
 800429c:	2320      	movmi	r3, #32
 800429e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80042a2:	0713      	lsls	r3, r2, #28
 80042a4:	bf44      	itt	mi
 80042a6:	232b      	movmi	r3, #43	@ 0x2b
 80042a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80042ac:	f89a 3000 	ldrb.w	r3, [sl]
 80042b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80042b2:	d015      	beq.n	80042e0 <_vfiprintf_r+0x120>
 80042b4:	9a07      	ldr	r2, [sp, #28]
 80042b6:	4654      	mov	r4, sl
 80042b8:	2000      	movs	r0, #0
 80042ba:	f04f 0c0a 	mov.w	ip, #10
 80042be:	4621      	mov	r1, r4
 80042c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80042c4:	3b30      	subs	r3, #48	@ 0x30
 80042c6:	2b09      	cmp	r3, #9
 80042c8:	d94b      	bls.n	8004362 <_vfiprintf_r+0x1a2>
 80042ca:	b1b0      	cbz	r0, 80042fa <_vfiprintf_r+0x13a>
 80042cc:	9207      	str	r2, [sp, #28]
 80042ce:	e014      	b.n	80042fa <_vfiprintf_r+0x13a>
 80042d0:	eba0 0308 	sub.w	r3, r0, r8
 80042d4:	fa09 f303 	lsl.w	r3, r9, r3
 80042d8:	4313      	orrs	r3, r2
 80042da:	9304      	str	r3, [sp, #16]
 80042dc:	46a2      	mov	sl, r4
 80042de:	e7d2      	b.n	8004286 <_vfiprintf_r+0xc6>
 80042e0:	9b03      	ldr	r3, [sp, #12]
 80042e2:	1d19      	adds	r1, r3, #4
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	9103      	str	r1, [sp, #12]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	bfbb      	ittet	lt
 80042ec:	425b      	neglt	r3, r3
 80042ee:	f042 0202 	orrlt.w	r2, r2, #2
 80042f2:	9307      	strge	r3, [sp, #28]
 80042f4:	9307      	strlt	r3, [sp, #28]
 80042f6:	bfb8      	it	lt
 80042f8:	9204      	strlt	r2, [sp, #16]
 80042fa:	7823      	ldrb	r3, [r4, #0]
 80042fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80042fe:	d10a      	bne.n	8004316 <_vfiprintf_r+0x156>
 8004300:	7863      	ldrb	r3, [r4, #1]
 8004302:	2b2a      	cmp	r3, #42	@ 0x2a
 8004304:	d132      	bne.n	800436c <_vfiprintf_r+0x1ac>
 8004306:	9b03      	ldr	r3, [sp, #12]
 8004308:	1d1a      	adds	r2, r3, #4
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	9203      	str	r2, [sp, #12]
 800430e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004312:	3402      	adds	r4, #2
 8004314:	9305      	str	r3, [sp, #20]
 8004316:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80043ec <_vfiprintf_r+0x22c>
 800431a:	7821      	ldrb	r1, [r4, #0]
 800431c:	2203      	movs	r2, #3
 800431e:	4650      	mov	r0, sl
 8004320:	f7fb ff8e 	bl	8000240 <memchr>
 8004324:	b138      	cbz	r0, 8004336 <_vfiprintf_r+0x176>
 8004326:	9b04      	ldr	r3, [sp, #16]
 8004328:	eba0 000a 	sub.w	r0, r0, sl
 800432c:	2240      	movs	r2, #64	@ 0x40
 800432e:	4082      	lsls	r2, r0
 8004330:	4313      	orrs	r3, r2
 8004332:	3401      	adds	r4, #1
 8004334:	9304      	str	r3, [sp, #16]
 8004336:	f814 1b01 	ldrb.w	r1, [r4], #1
 800433a:	4829      	ldr	r0, [pc, #164]	@ (80043e0 <_vfiprintf_r+0x220>)
 800433c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004340:	2206      	movs	r2, #6
 8004342:	f7fb ff7d 	bl	8000240 <memchr>
 8004346:	2800      	cmp	r0, #0
 8004348:	d03f      	beq.n	80043ca <_vfiprintf_r+0x20a>
 800434a:	4b26      	ldr	r3, [pc, #152]	@ (80043e4 <_vfiprintf_r+0x224>)
 800434c:	bb1b      	cbnz	r3, 8004396 <_vfiprintf_r+0x1d6>
 800434e:	9b03      	ldr	r3, [sp, #12]
 8004350:	3307      	adds	r3, #7
 8004352:	f023 0307 	bic.w	r3, r3, #7
 8004356:	3308      	adds	r3, #8
 8004358:	9303      	str	r3, [sp, #12]
 800435a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800435c:	443b      	add	r3, r7
 800435e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004360:	e76a      	b.n	8004238 <_vfiprintf_r+0x78>
 8004362:	fb0c 3202 	mla	r2, ip, r2, r3
 8004366:	460c      	mov	r4, r1
 8004368:	2001      	movs	r0, #1
 800436a:	e7a8      	b.n	80042be <_vfiprintf_r+0xfe>
 800436c:	2300      	movs	r3, #0
 800436e:	3401      	adds	r4, #1
 8004370:	9305      	str	r3, [sp, #20]
 8004372:	4619      	mov	r1, r3
 8004374:	f04f 0c0a 	mov.w	ip, #10
 8004378:	4620      	mov	r0, r4
 800437a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800437e:	3a30      	subs	r2, #48	@ 0x30
 8004380:	2a09      	cmp	r2, #9
 8004382:	d903      	bls.n	800438c <_vfiprintf_r+0x1cc>
 8004384:	2b00      	cmp	r3, #0
 8004386:	d0c6      	beq.n	8004316 <_vfiprintf_r+0x156>
 8004388:	9105      	str	r1, [sp, #20]
 800438a:	e7c4      	b.n	8004316 <_vfiprintf_r+0x156>
 800438c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004390:	4604      	mov	r4, r0
 8004392:	2301      	movs	r3, #1
 8004394:	e7f0      	b.n	8004378 <_vfiprintf_r+0x1b8>
 8004396:	ab03      	add	r3, sp, #12
 8004398:	9300      	str	r3, [sp, #0]
 800439a:	462a      	mov	r2, r5
 800439c:	4b12      	ldr	r3, [pc, #72]	@ (80043e8 <_vfiprintf_r+0x228>)
 800439e:	a904      	add	r1, sp, #16
 80043a0:	4630      	mov	r0, r6
 80043a2:	f3af 8000 	nop.w
 80043a6:	4607      	mov	r7, r0
 80043a8:	1c78      	adds	r0, r7, #1
 80043aa:	d1d6      	bne.n	800435a <_vfiprintf_r+0x19a>
 80043ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80043ae:	07d9      	lsls	r1, r3, #31
 80043b0:	d405      	bmi.n	80043be <_vfiprintf_r+0x1fe>
 80043b2:	89ab      	ldrh	r3, [r5, #12]
 80043b4:	059a      	lsls	r2, r3, #22
 80043b6:	d402      	bmi.n	80043be <_vfiprintf_r+0x1fe>
 80043b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80043ba:	f7ff fdd5 	bl	8003f68 <__retarget_lock_release_recursive>
 80043be:	89ab      	ldrh	r3, [r5, #12]
 80043c0:	065b      	lsls	r3, r3, #25
 80043c2:	f53f af1f 	bmi.w	8004204 <_vfiprintf_r+0x44>
 80043c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80043c8:	e71e      	b.n	8004208 <_vfiprintf_r+0x48>
 80043ca:	ab03      	add	r3, sp, #12
 80043cc:	9300      	str	r3, [sp, #0]
 80043ce:	462a      	mov	r2, r5
 80043d0:	4b05      	ldr	r3, [pc, #20]	@ (80043e8 <_vfiprintf_r+0x228>)
 80043d2:	a904      	add	r1, sp, #16
 80043d4:	4630      	mov	r0, r6
 80043d6:	f000 f879 	bl	80044cc <_printf_i>
 80043da:	e7e4      	b.n	80043a6 <_vfiprintf_r+0x1e6>
 80043dc:	08004a2d 	.word	0x08004a2d
 80043e0:	08004a37 	.word	0x08004a37
 80043e4:	00000000 	.word	0x00000000
 80043e8:	0800419b 	.word	0x0800419b
 80043ec:	08004a33 	.word	0x08004a33

080043f0 <_printf_common>:
 80043f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043f4:	4616      	mov	r6, r2
 80043f6:	4698      	mov	r8, r3
 80043f8:	688a      	ldr	r2, [r1, #8]
 80043fa:	690b      	ldr	r3, [r1, #16]
 80043fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004400:	4293      	cmp	r3, r2
 8004402:	bfb8      	it	lt
 8004404:	4613      	movlt	r3, r2
 8004406:	6033      	str	r3, [r6, #0]
 8004408:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800440c:	4607      	mov	r7, r0
 800440e:	460c      	mov	r4, r1
 8004410:	b10a      	cbz	r2, 8004416 <_printf_common+0x26>
 8004412:	3301      	adds	r3, #1
 8004414:	6033      	str	r3, [r6, #0]
 8004416:	6823      	ldr	r3, [r4, #0]
 8004418:	0699      	lsls	r1, r3, #26
 800441a:	bf42      	ittt	mi
 800441c:	6833      	ldrmi	r3, [r6, #0]
 800441e:	3302      	addmi	r3, #2
 8004420:	6033      	strmi	r3, [r6, #0]
 8004422:	6825      	ldr	r5, [r4, #0]
 8004424:	f015 0506 	ands.w	r5, r5, #6
 8004428:	d106      	bne.n	8004438 <_printf_common+0x48>
 800442a:	f104 0a19 	add.w	sl, r4, #25
 800442e:	68e3      	ldr	r3, [r4, #12]
 8004430:	6832      	ldr	r2, [r6, #0]
 8004432:	1a9b      	subs	r3, r3, r2
 8004434:	42ab      	cmp	r3, r5
 8004436:	dc26      	bgt.n	8004486 <_printf_common+0x96>
 8004438:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800443c:	6822      	ldr	r2, [r4, #0]
 800443e:	3b00      	subs	r3, #0
 8004440:	bf18      	it	ne
 8004442:	2301      	movne	r3, #1
 8004444:	0692      	lsls	r2, r2, #26
 8004446:	d42b      	bmi.n	80044a0 <_printf_common+0xb0>
 8004448:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800444c:	4641      	mov	r1, r8
 800444e:	4638      	mov	r0, r7
 8004450:	47c8      	blx	r9
 8004452:	3001      	adds	r0, #1
 8004454:	d01e      	beq.n	8004494 <_printf_common+0xa4>
 8004456:	6823      	ldr	r3, [r4, #0]
 8004458:	6922      	ldr	r2, [r4, #16]
 800445a:	f003 0306 	and.w	r3, r3, #6
 800445e:	2b04      	cmp	r3, #4
 8004460:	bf02      	ittt	eq
 8004462:	68e5      	ldreq	r5, [r4, #12]
 8004464:	6833      	ldreq	r3, [r6, #0]
 8004466:	1aed      	subeq	r5, r5, r3
 8004468:	68a3      	ldr	r3, [r4, #8]
 800446a:	bf0c      	ite	eq
 800446c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004470:	2500      	movne	r5, #0
 8004472:	4293      	cmp	r3, r2
 8004474:	bfc4      	itt	gt
 8004476:	1a9b      	subgt	r3, r3, r2
 8004478:	18ed      	addgt	r5, r5, r3
 800447a:	2600      	movs	r6, #0
 800447c:	341a      	adds	r4, #26
 800447e:	42b5      	cmp	r5, r6
 8004480:	d11a      	bne.n	80044b8 <_printf_common+0xc8>
 8004482:	2000      	movs	r0, #0
 8004484:	e008      	b.n	8004498 <_printf_common+0xa8>
 8004486:	2301      	movs	r3, #1
 8004488:	4652      	mov	r2, sl
 800448a:	4641      	mov	r1, r8
 800448c:	4638      	mov	r0, r7
 800448e:	47c8      	blx	r9
 8004490:	3001      	adds	r0, #1
 8004492:	d103      	bne.n	800449c <_printf_common+0xac>
 8004494:	f04f 30ff 	mov.w	r0, #4294967295
 8004498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800449c:	3501      	adds	r5, #1
 800449e:	e7c6      	b.n	800442e <_printf_common+0x3e>
 80044a0:	18e1      	adds	r1, r4, r3
 80044a2:	1c5a      	adds	r2, r3, #1
 80044a4:	2030      	movs	r0, #48	@ 0x30
 80044a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80044aa:	4422      	add	r2, r4
 80044ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80044b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80044b4:	3302      	adds	r3, #2
 80044b6:	e7c7      	b.n	8004448 <_printf_common+0x58>
 80044b8:	2301      	movs	r3, #1
 80044ba:	4622      	mov	r2, r4
 80044bc:	4641      	mov	r1, r8
 80044be:	4638      	mov	r0, r7
 80044c0:	47c8      	blx	r9
 80044c2:	3001      	adds	r0, #1
 80044c4:	d0e6      	beq.n	8004494 <_printf_common+0xa4>
 80044c6:	3601      	adds	r6, #1
 80044c8:	e7d9      	b.n	800447e <_printf_common+0x8e>
	...

080044cc <_printf_i>:
 80044cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044d0:	7e0f      	ldrb	r7, [r1, #24]
 80044d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80044d4:	2f78      	cmp	r7, #120	@ 0x78
 80044d6:	4691      	mov	r9, r2
 80044d8:	4680      	mov	r8, r0
 80044da:	460c      	mov	r4, r1
 80044dc:	469a      	mov	sl, r3
 80044de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80044e2:	d807      	bhi.n	80044f4 <_printf_i+0x28>
 80044e4:	2f62      	cmp	r7, #98	@ 0x62
 80044e6:	d80a      	bhi.n	80044fe <_printf_i+0x32>
 80044e8:	2f00      	cmp	r7, #0
 80044ea:	f000 80d2 	beq.w	8004692 <_printf_i+0x1c6>
 80044ee:	2f58      	cmp	r7, #88	@ 0x58
 80044f0:	f000 80b9 	beq.w	8004666 <_printf_i+0x19a>
 80044f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80044f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80044fc:	e03a      	b.n	8004574 <_printf_i+0xa8>
 80044fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004502:	2b15      	cmp	r3, #21
 8004504:	d8f6      	bhi.n	80044f4 <_printf_i+0x28>
 8004506:	a101      	add	r1, pc, #4	@ (adr r1, 800450c <_printf_i+0x40>)
 8004508:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800450c:	08004565 	.word	0x08004565
 8004510:	08004579 	.word	0x08004579
 8004514:	080044f5 	.word	0x080044f5
 8004518:	080044f5 	.word	0x080044f5
 800451c:	080044f5 	.word	0x080044f5
 8004520:	080044f5 	.word	0x080044f5
 8004524:	08004579 	.word	0x08004579
 8004528:	080044f5 	.word	0x080044f5
 800452c:	080044f5 	.word	0x080044f5
 8004530:	080044f5 	.word	0x080044f5
 8004534:	080044f5 	.word	0x080044f5
 8004538:	08004679 	.word	0x08004679
 800453c:	080045a3 	.word	0x080045a3
 8004540:	08004633 	.word	0x08004633
 8004544:	080044f5 	.word	0x080044f5
 8004548:	080044f5 	.word	0x080044f5
 800454c:	0800469b 	.word	0x0800469b
 8004550:	080044f5 	.word	0x080044f5
 8004554:	080045a3 	.word	0x080045a3
 8004558:	080044f5 	.word	0x080044f5
 800455c:	080044f5 	.word	0x080044f5
 8004560:	0800463b 	.word	0x0800463b
 8004564:	6833      	ldr	r3, [r6, #0]
 8004566:	1d1a      	adds	r2, r3, #4
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	6032      	str	r2, [r6, #0]
 800456c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004570:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004574:	2301      	movs	r3, #1
 8004576:	e09d      	b.n	80046b4 <_printf_i+0x1e8>
 8004578:	6833      	ldr	r3, [r6, #0]
 800457a:	6820      	ldr	r0, [r4, #0]
 800457c:	1d19      	adds	r1, r3, #4
 800457e:	6031      	str	r1, [r6, #0]
 8004580:	0606      	lsls	r6, r0, #24
 8004582:	d501      	bpl.n	8004588 <_printf_i+0xbc>
 8004584:	681d      	ldr	r5, [r3, #0]
 8004586:	e003      	b.n	8004590 <_printf_i+0xc4>
 8004588:	0645      	lsls	r5, r0, #25
 800458a:	d5fb      	bpl.n	8004584 <_printf_i+0xb8>
 800458c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004590:	2d00      	cmp	r5, #0
 8004592:	da03      	bge.n	800459c <_printf_i+0xd0>
 8004594:	232d      	movs	r3, #45	@ 0x2d
 8004596:	426d      	negs	r5, r5
 8004598:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800459c:	4859      	ldr	r0, [pc, #356]	@ (8004704 <_printf_i+0x238>)
 800459e:	230a      	movs	r3, #10
 80045a0:	e011      	b.n	80045c6 <_printf_i+0xfa>
 80045a2:	6821      	ldr	r1, [r4, #0]
 80045a4:	6833      	ldr	r3, [r6, #0]
 80045a6:	0608      	lsls	r0, r1, #24
 80045a8:	f853 5b04 	ldr.w	r5, [r3], #4
 80045ac:	d402      	bmi.n	80045b4 <_printf_i+0xe8>
 80045ae:	0649      	lsls	r1, r1, #25
 80045b0:	bf48      	it	mi
 80045b2:	b2ad      	uxthmi	r5, r5
 80045b4:	2f6f      	cmp	r7, #111	@ 0x6f
 80045b6:	4853      	ldr	r0, [pc, #332]	@ (8004704 <_printf_i+0x238>)
 80045b8:	6033      	str	r3, [r6, #0]
 80045ba:	bf14      	ite	ne
 80045bc:	230a      	movne	r3, #10
 80045be:	2308      	moveq	r3, #8
 80045c0:	2100      	movs	r1, #0
 80045c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80045c6:	6866      	ldr	r6, [r4, #4]
 80045c8:	60a6      	str	r6, [r4, #8]
 80045ca:	2e00      	cmp	r6, #0
 80045cc:	bfa2      	ittt	ge
 80045ce:	6821      	ldrge	r1, [r4, #0]
 80045d0:	f021 0104 	bicge.w	r1, r1, #4
 80045d4:	6021      	strge	r1, [r4, #0]
 80045d6:	b90d      	cbnz	r5, 80045dc <_printf_i+0x110>
 80045d8:	2e00      	cmp	r6, #0
 80045da:	d04b      	beq.n	8004674 <_printf_i+0x1a8>
 80045dc:	4616      	mov	r6, r2
 80045de:	fbb5 f1f3 	udiv	r1, r5, r3
 80045e2:	fb03 5711 	mls	r7, r3, r1, r5
 80045e6:	5dc7      	ldrb	r7, [r0, r7]
 80045e8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80045ec:	462f      	mov	r7, r5
 80045ee:	42bb      	cmp	r3, r7
 80045f0:	460d      	mov	r5, r1
 80045f2:	d9f4      	bls.n	80045de <_printf_i+0x112>
 80045f4:	2b08      	cmp	r3, #8
 80045f6:	d10b      	bne.n	8004610 <_printf_i+0x144>
 80045f8:	6823      	ldr	r3, [r4, #0]
 80045fa:	07df      	lsls	r7, r3, #31
 80045fc:	d508      	bpl.n	8004610 <_printf_i+0x144>
 80045fe:	6923      	ldr	r3, [r4, #16]
 8004600:	6861      	ldr	r1, [r4, #4]
 8004602:	4299      	cmp	r1, r3
 8004604:	bfde      	ittt	le
 8004606:	2330      	movle	r3, #48	@ 0x30
 8004608:	f806 3c01 	strble.w	r3, [r6, #-1]
 800460c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004610:	1b92      	subs	r2, r2, r6
 8004612:	6122      	str	r2, [r4, #16]
 8004614:	f8cd a000 	str.w	sl, [sp]
 8004618:	464b      	mov	r3, r9
 800461a:	aa03      	add	r2, sp, #12
 800461c:	4621      	mov	r1, r4
 800461e:	4640      	mov	r0, r8
 8004620:	f7ff fee6 	bl	80043f0 <_printf_common>
 8004624:	3001      	adds	r0, #1
 8004626:	d14a      	bne.n	80046be <_printf_i+0x1f2>
 8004628:	f04f 30ff 	mov.w	r0, #4294967295
 800462c:	b004      	add	sp, #16
 800462e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004632:	6823      	ldr	r3, [r4, #0]
 8004634:	f043 0320 	orr.w	r3, r3, #32
 8004638:	6023      	str	r3, [r4, #0]
 800463a:	4833      	ldr	r0, [pc, #204]	@ (8004708 <_printf_i+0x23c>)
 800463c:	2778      	movs	r7, #120	@ 0x78
 800463e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004642:	6823      	ldr	r3, [r4, #0]
 8004644:	6831      	ldr	r1, [r6, #0]
 8004646:	061f      	lsls	r7, r3, #24
 8004648:	f851 5b04 	ldr.w	r5, [r1], #4
 800464c:	d402      	bmi.n	8004654 <_printf_i+0x188>
 800464e:	065f      	lsls	r7, r3, #25
 8004650:	bf48      	it	mi
 8004652:	b2ad      	uxthmi	r5, r5
 8004654:	6031      	str	r1, [r6, #0]
 8004656:	07d9      	lsls	r1, r3, #31
 8004658:	bf44      	itt	mi
 800465a:	f043 0320 	orrmi.w	r3, r3, #32
 800465e:	6023      	strmi	r3, [r4, #0]
 8004660:	b11d      	cbz	r5, 800466a <_printf_i+0x19e>
 8004662:	2310      	movs	r3, #16
 8004664:	e7ac      	b.n	80045c0 <_printf_i+0xf4>
 8004666:	4827      	ldr	r0, [pc, #156]	@ (8004704 <_printf_i+0x238>)
 8004668:	e7e9      	b.n	800463e <_printf_i+0x172>
 800466a:	6823      	ldr	r3, [r4, #0]
 800466c:	f023 0320 	bic.w	r3, r3, #32
 8004670:	6023      	str	r3, [r4, #0]
 8004672:	e7f6      	b.n	8004662 <_printf_i+0x196>
 8004674:	4616      	mov	r6, r2
 8004676:	e7bd      	b.n	80045f4 <_printf_i+0x128>
 8004678:	6833      	ldr	r3, [r6, #0]
 800467a:	6825      	ldr	r5, [r4, #0]
 800467c:	6961      	ldr	r1, [r4, #20]
 800467e:	1d18      	adds	r0, r3, #4
 8004680:	6030      	str	r0, [r6, #0]
 8004682:	062e      	lsls	r6, r5, #24
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	d501      	bpl.n	800468c <_printf_i+0x1c0>
 8004688:	6019      	str	r1, [r3, #0]
 800468a:	e002      	b.n	8004692 <_printf_i+0x1c6>
 800468c:	0668      	lsls	r0, r5, #25
 800468e:	d5fb      	bpl.n	8004688 <_printf_i+0x1bc>
 8004690:	8019      	strh	r1, [r3, #0]
 8004692:	2300      	movs	r3, #0
 8004694:	6123      	str	r3, [r4, #16]
 8004696:	4616      	mov	r6, r2
 8004698:	e7bc      	b.n	8004614 <_printf_i+0x148>
 800469a:	6833      	ldr	r3, [r6, #0]
 800469c:	1d1a      	adds	r2, r3, #4
 800469e:	6032      	str	r2, [r6, #0]
 80046a0:	681e      	ldr	r6, [r3, #0]
 80046a2:	6862      	ldr	r2, [r4, #4]
 80046a4:	2100      	movs	r1, #0
 80046a6:	4630      	mov	r0, r6
 80046a8:	f7fb fdca 	bl	8000240 <memchr>
 80046ac:	b108      	cbz	r0, 80046b2 <_printf_i+0x1e6>
 80046ae:	1b80      	subs	r0, r0, r6
 80046b0:	6060      	str	r0, [r4, #4]
 80046b2:	6863      	ldr	r3, [r4, #4]
 80046b4:	6123      	str	r3, [r4, #16]
 80046b6:	2300      	movs	r3, #0
 80046b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80046bc:	e7aa      	b.n	8004614 <_printf_i+0x148>
 80046be:	6923      	ldr	r3, [r4, #16]
 80046c0:	4632      	mov	r2, r6
 80046c2:	4649      	mov	r1, r9
 80046c4:	4640      	mov	r0, r8
 80046c6:	47d0      	blx	sl
 80046c8:	3001      	adds	r0, #1
 80046ca:	d0ad      	beq.n	8004628 <_printf_i+0x15c>
 80046cc:	6823      	ldr	r3, [r4, #0]
 80046ce:	079b      	lsls	r3, r3, #30
 80046d0:	d413      	bmi.n	80046fa <_printf_i+0x22e>
 80046d2:	68e0      	ldr	r0, [r4, #12]
 80046d4:	9b03      	ldr	r3, [sp, #12]
 80046d6:	4298      	cmp	r0, r3
 80046d8:	bfb8      	it	lt
 80046da:	4618      	movlt	r0, r3
 80046dc:	e7a6      	b.n	800462c <_printf_i+0x160>
 80046de:	2301      	movs	r3, #1
 80046e0:	4632      	mov	r2, r6
 80046e2:	4649      	mov	r1, r9
 80046e4:	4640      	mov	r0, r8
 80046e6:	47d0      	blx	sl
 80046e8:	3001      	adds	r0, #1
 80046ea:	d09d      	beq.n	8004628 <_printf_i+0x15c>
 80046ec:	3501      	adds	r5, #1
 80046ee:	68e3      	ldr	r3, [r4, #12]
 80046f0:	9903      	ldr	r1, [sp, #12]
 80046f2:	1a5b      	subs	r3, r3, r1
 80046f4:	42ab      	cmp	r3, r5
 80046f6:	dcf2      	bgt.n	80046de <_printf_i+0x212>
 80046f8:	e7eb      	b.n	80046d2 <_printf_i+0x206>
 80046fa:	2500      	movs	r5, #0
 80046fc:	f104 0619 	add.w	r6, r4, #25
 8004700:	e7f5      	b.n	80046ee <_printf_i+0x222>
 8004702:	bf00      	nop
 8004704:	08004a3e 	.word	0x08004a3e
 8004708:	08004a4f 	.word	0x08004a4f

0800470c <__sflush_r>:
 800470c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004714:	0716      	lsls	r6, r2, #28
 8004716:	4605      	mov	r5, r0
 8004718:	460c      	mov	r4, r1
 800471a:	d454      	bmi.n	80047c6 <__sflush_r+0xba>
 800471c:	684b      	ldr	r3, [r1, #4]
 800471e:	2b00      	cmp	r3, #0
 8004720:	dc02      	bgt.n	8004728 <__sflush_r+0x1c>
 8004722:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004724:	2b00      	cmp	r3, #0
 8004726:	dd48      	ble.n	80047ba <__sflush_r+0xae>
 8004728:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800472a:	2e00      	cmp	r6, #0
 800472c:	d045      	beq.n	80047ba <__sflush_r+0xae>
 800472e:	2300      	movs	r3, #0
 8004730:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004734:	682f      	ldr	r7, [r5, #0]
 8004736:	6a21      	ldr	r1, [r4, #32]
 8004738:	602b      	str	r3, [r5, #0]
 800473a:	d030      	beq.n	800479e <__sflush_r+0x92>
 800473c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800473e:	89a3      	ldrh	r3, [r4, #12]
 8004740:	0759      	lsls	r1, r3, #29
 8004742:	d505      	bpl.n	8004750 <__sflush_r+0x44>
 8004744:	6863      	ldr	r3, [r4, #4]
 8004746:	1ad2      	subs	r2, r2, r3
 8004748:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800474a:	b10b      	cbz	r3, 8004750 <__sflush_r+0x44>
 800474c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800474e:	1ad2      	subs	r2, r2, r3
 8004750:	2300      	movs	r3, #0
 8004752:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004754:	6a21      	ldr	r1, [r4, #32]
 8004756:	4628      	mov	r0, r5
 8004758:	47b0      	blx	r6
 800475a:	1c43      	adds	r3, r0, #1
 800475c:	89a3      	ldrh	r3, [r4, #12]
 800475e:	d106      	bne.n	800476e <__sflush_r+0x62>
 8004760:	6829      	ldr	r1, [r5, #0]
 8004762:	291d      	cmp	r1, #29
 8004764:	d82b      	bhi.n	80047be <__sflush_r+0xb2>
 8004766:	4a2a      	ldr	r2, [pc, #168]	@ (8004810 <__sflush_r+0x104>)
 8004768:	410a      	asrs	r2, r1
 800476a:	07d6      	lsls	r6, r2, #31
 800476c:	d427      	bmi.n	80047be <__sflush_r+0xb2>
 800476e:	2200      	movs	r2, #0
 8004770:	6062      	str	r2, [r4, #4]
 8004772:	04d9      	lsls	r1, r3, #19
 8004774:	6922      	ldr	r2, [r4, #16]
 8004776:	6022      	str	r2, [r4, #0]
 8004778:	d504      	bpl.n	8004784 <__sflush_r+0x78>
 800477a:	1c42      	adds	r2, r0, #1
 800477c:	d101      	bne.n	8004782 <__sflush_r+0x76>
 800477e:	682b      	ldr	r3, [r5, #0]
 8004780:	b903      	cbnz	r3, 8004784 <__sflush_r+0x78>
 8004782:	6560      	str	r0, [r4, #84]	@ 0x54
 8004784:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004786:	602f      	str	r7, [r5, #0]
 8004788:	b1b9      	cbz	r1, 80047ba <__sflush_r+0xae>
 800478a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800478e:	4299      	cmp	r1, r3
 8004790:	d002      	beq.n	8004798 <__sflush_r+0x8c>
 8004792:	4628      	mov	r0, r5
 8004794:	f7ff fbea 	bl	8003f6c <_free_r>
 8004798:	2300      	movs	r3, #0
 800479a:	6363      	str	r3, [r4, #52]	@ 0x34
 800479c:	e00d      	b.n	80047ba <__sflush_r+0xae>
 800479e:	2301      	movs	r3, #1
 80047a0:	4628      	mov	r0, r5
 80047a2:	47b0      	blx	r6
 80047a4:	4602      	mov	r2, r0
 80047a6:	1c50      	adds	r0, r2, #1
 80047a8:	d1c9      	bne.n	800473e <__sflush_r+0x32>
 80047aa:	682b      	ldr	r3, [r5, #0]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d0c6      	beq.n	800473e <__sflush_r+0x32>
 80047b0:	2b1d      	cmp	r3, #29
 80047b2:	d001      	beq.n	80047b8 <__sflush_r+0xac>
 80047b4:	2b16      	cmp	r3, #22
 80047b6:	d11e      	bne.n	80047f6 <__sflush_r+0xea>
 80047b8:	602f      	str	r7, [r5, #0]
 80047ba:	2000      	movs	r0, #0
 80047bc:	e022      	b.n	8004804 <__sflush_r+0xf8>
 80047be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047c2:	b21b      	sxth	r3, r3
 80047c4:	e01b      	b.n	80047fe <__sflush_r+0xf2>
 80047c6:	690f      	ldr	r7, [r1, #16]
 80047c8:	2f00      	cmp	r7, #0
 80047ca:	d0f6      	beq.n	80047ba <__sflush_r+0xae>
 80047cc:	0793      	lsls	r3, r2, #30
 80047ce:	680e      	ldr	r6, [r1, #0]
 80047d0:	bf08      	it	eq
 80047d2:	694b      	ldreq	r3, [r1, #20]
 80047d4:	600f      	str	r7, [r1, #0]
 80047d6:	bf18      	it	ne
 80047d8:	2300      	movne	r3, #0
 80047da:	eba6 0807 	sub.w	r8, r6, r7
 80047de:	608b      	str	r3, [r1, #8]
 80047e0:	f1b8 0f00 	cmp.w	r8, #0
 80047e4:	dde9      	ble.n	80047ba <__sflush_r+0xae>
 80047e6:	6a21      	ldr	r1, [r4, #32]
 80047e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80047ea:	4643      	mov	r3, r8
 80047ec:	463a      	mov	r2, r7
 80047ee:	4628      	mov	r0, r5
 80047f0:	47b0      	blx	r6
 80047f2:	2800      	cmp	r0, #0
 80047f4:	dc08      	bgt.n	8004808 <__sflush_r+0xfc>
 80047f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047fe:	81a3      	strh	r3, [r4, #12]
 8004800:	f04f 30ff 	mov.w	r0, #4294967295
 8004804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004808:	4407      	add	r7, r0
 800480a:	eba8 0800 	sub.w	r8, r8, r0
 800480e:	e7e7      	b.n	80047e0 <__sflush_r+0xd4>
 8004810:	dfbffffe 	.word	0xdfbffffe

08004814 <_fflush_r>:
 8004814:	b538      	push	{r3, r4, r5, lr}
 8004816:	690b      	ldr	r3, [r1, #16]
 8004818:	4605      	mov	r5, r0
 800481a:	460c      	mov	r4, r1
 800481c:	b913      	cbnz	r3, 8004824 <_fflush_r+0x10>
 800481e:	2500      	movs	r5, #0
 8004820:	4628      	mov	r0, r5
 8004822:	bd38      	pop	{r3, r4, r5, pc}
 8004824:	b118      	cbz	r0, 800482e <_fflush_r+0x1a>
 8004826:	6a03      	ldr	r3, [r0, #32]
 8004828:	b90b      	cbnz	r3, 800482e <_fflush_r+0x1a>
 800482a:	f7ff f94d 	bl	8003ac8 <__sinit>
 800482e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d0f3      	beq.n	800481e <_fflush_r+0xa>
 8004836:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004838:	07d0      	lsls	r0, r2, #31
 800483a:	d404      	bmi.n	8004846 <_fflush_r+0x32>
 800483c:	0599      	lsls	r1, r3, #22
 800483e:	d402      	bmi.n	8004846 <_fflush_r+0x32>
 8004840:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004842:	f7ff fb90 	bl	8003f66 <__retarget_lock_acquire_recursive>
 8004846:	4628      	mov	r0, r5
 8004848:	4621      	mov	r1, r4
 800484a:	f7ff ff5f 	bl	800470c <__sflush_r>
 800484e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004850:	07da      	lsls	r2, r3, #31
 8004852:	4605      	mov	r5, r0
 8004854:	d4e4      	bmi.n	8004820 <_fflush_r+0xc>
 8004856:	89a3      	ldrh	r3, [r4, #12]
 8004858:	059b      	lsls	r3, r3, #22
 800485a:	d4e1      	bmi.n	8004820 <_fflush_r+0xc>
 800485c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800485e:	f7ff fb83 	bl	8003f68 <__retarget_lock_release_recursive>
 8004862:	e7dd      	b.n	8004820 <_fflush_r+0xc>

08004864 <__swhatbuf_r>:
 8004864:	b570      	push	{r4, r5, r6, lr}
 8004866:	460c      	mov	r4, r1
 8004868:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800486c:	2900      	cmp	r1, #0
 800486e:	b096      	sub	sp, #88	@ 0x58
 8004870:	4615      	mov	r5, r2
 8004872:	461e      	mov	r6, r3
 8004874:	da0d      	bge.n	8004892 <__swhatbuf_r+0x2e>
 8004876:	89a3      	ldrh	r3, [r4, #12]
 8004878:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800487c:	f04f 0100 	mov.w	r1, #0
 8004880:	bf14      	ite	ne
 8004882:	2340      	movne	r3, #64	@ 0x40
 8004884:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004888:	2000      	movs	r0, #0
 800488a:	6031      	str	r1, [r6, #0]
 800488c:	602b      	str	r3, [r5, #0]
 800488e:	b016      	add	sp, #88	@ 0x58
 8004890:	bd70      	pop	{r4, r5, r6, pc}
 8004892:	466a      	mov	r2, sp
 8004894:	f000 f848 	bl	8004928 <_fstat_r>
 8004898:	2800      	cmp	r0, #0
 800489a:	dbec      	blt.n	8004876 <__swhatbuf_r+0x12>
 800489c:	9901      	ldr	r1, [sp, #4]
 800489e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80048a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80048a6:	4259      	negs	r1, r3
 80048a8:	4159      	adcs	r1, r3
 80048aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80048ae:	e7eb      	b.n	8004888 <__swhatbuf_r+0x24>

080048b0 <__smakebuf_r>:
 80048b0:	898b      	ldrh	r3, [r1, #12]
 80048b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048b4:	079d      	lsls	r5, r3, #30
 80048b6:	4606      	mov	r6, r0
 80048b8:	460c      	mov	r4, r1
 80048ba:	d507      	bpl.n	80048cc <__smakebuf_r+0x1c>
 80048bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80048c0:	6023      	str	r3, [r4, #0]
 80048c2:	6123      	str	r3, [r4, #16]
 80048c4:	2301      	movs	r3, #1
 80048c6:	6163      	str	r3, [r4, #20]
 80048c8:	b003      	add	sp, #12
 80048ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048cc:	ab01      	add	r3, sp, #4
 80048ce:	466a      	mov	r2, sp
 80048d0:	f7ff ffc8 	bl	8004864 <__swhatbuf_r>
 80048d4:	9f00      	ldr	r7, [sp, #0]
 80048d6:	4605      	mov	r5, r0
 80048d8:	4639      	mov	r1, r7
 80048da:	4630      	mov	r0, r6
 80048dc:	f7ff fbba 	bl	8004054 <_malloc_r>
 80048e0:	b948      	cbnz	r0, 80048f6 <__smakebuf_r+0x46>
 80048e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048e6:	059a      	lsls	r2, r3, #22
 80048e8:	d4ee      	bmi.n	80048c8 <__smakebuf_r+0x18>
 80048ea:	f023 0303 	bic.w	r3, r3, #3
 80048ee:	f043 0302 	orr.w	r3, r3, #2
 80048f2:	81a3      	strh	r3, [r4, #12]
 80048f4:	e7e2      	b.n	80048bc <__smakebuf_r+0xc>
 80048f6:	89a3      	ldrh	r3, [r4, #12]
 80048f8:	6020      	str	r0, [r4, #0]
 80048fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048fe:	81a3      	strh	r3, [r4, #12]
 8004900:	9b01      	ldr	r3, [sp, #4]
 8004902:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004906:	b15b      	cbz	r3, 8004920 <__smakebuf_r+0x70>
 8004908:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800490c:	4630      	mov	r0, r6
 800490e:	f000 f81d 	bl	800494c <_isatty_r>
 8004912:	b128      	cbz	r0, 8004920 <__smakebuf_r+0x70>
 8004914:	89a3      	ldrh	r3, [r4, #12]
 8004916:	f023 0303 	bic.w	r3, r3, #3
 800491a:	f043 0301 	orr.w	r3, r3, #1
 800491e:	81a3      	strh	r3, [r4, #12]
 8004920:	89a3      	ldrh	r3, [r4, #12]
 8004922:	431d      	orrs	r5, r3
 8004924:	81a5      	strh	r5, [r4, #12]
 8004926:	e7cf      	b.n	80048c8 <__smakebuf_r+0x18>

08004928 <_fstat_r>:
 8004928:	b538      	push	{r3, r4, r5, lr}
 800492a:	4d07      	ldr	r5, [pc, #28]	@ (8004948 <_fstat_r+0x20>)
 800492c:	2300      	movs	r3, #0
 800492e:	4604      	mov	r4, r0
 8004930:	4608      	mov	r0, r1
 8004932:	4611      	mov	r1, r2
 8004934:	602b      	str	r3, [r5, #0]
 8004936:	f7fc fc11 	bl	800115c <_fstat>
 800493a:	1c43      	adds	r3, r0, #1
 800493c:	d102      	bne.n	8004944 <_fstat_r+0x1c>
 800493e:	682b      	ldr	r3, [r5, #0]
 8004940:	b103      	cbz	r3, 8004944 <_fstat_r+0x1c>
 8004942:	6023      	str	r3, [r4, #0]
 8004944:	bd38      	pop	{r3, r4, r5, pc}
 8004946:	bf00      	nop
 8004948:	200008f4 	.word	0x200008f4

0800494c <_isatty_r>:
 800494c:	b538      	push	{r3, r4, r5, lr}
 800494e:	4d06      	ldr	r5, [pc, #24]	@ (8004968 <_isatty_r+0x1c>)
 8004950:	2300      	movs	r3, #0
 8004952:	4604      	mov	r4, r0
 8004954:	4608      	mov	r0, r1
 8004956:	602b      	str	r3, [r5, #0]
 8004958:	f7fc fc01 	bl	800115e <_isatty>
 800495c:	1c43      	adds	r3, r0, #1
 800495e:	d102      	bne.n	8004966 <_isatty_r+0x1a>
 8004960:	682b      	ldr	r3, [r5, #0]
 8004962:	b103      	cbz	r3, 8004966 <_isatty_r+0x1a>
 8004964:	6023      	str	r3, [r4, #0]
 8004966:	bd38      	pop	{r3, r4, r5, pc}
 8004968:	200008f4 	.word	0x200008f4

0800496c <_sbrk_r>:
 800496c:	b538      	push	{r3, r4, r5, lr}
 800496e:	4d06      	ldr	r5, [pc, #24]	@ (8004988 <_sbrk_r+0x1c>)
 8004970:	2300      	movs	r3, #0
 8004972:	4604      	mov	r4, r0
 8004974:	4608      	mov	r0, r1
 8004976:	602b      	str	r3, [r5, #0]
 8004978:	f000 f808 	bl	800498c <_sbrk>
 800497c:	1c43      	adds	r3, r0, #1
 800497e:	d102      	bne.n	8004986 <_sbrk_r+0x1a>
 8004980:	682b      	ldr	r3, [r5, #0]
 8004982:	b103      	cbz	r3, 8004986 <_sbrk_r+0x1a>
 8004984:	6023      	str	r3, [r4, #0]
 8004986:	bd38      	pop	{r3, r4, r5, pc}
 8004988:	200008f4 	.word	0x200008f4

0800498c <_sbrk>:
 800498c:	4a04      	ldr	r2, [pc, #16]	@ (80049a0 <_sbrk+0x14>)
 800498e:	6811      	ldr	r1, [r2, #0]
 8004990:	4603      	mov	r3, r0
 8004992:	b909      	cbnz	r1, 8004998 <_sbrk+0xc>
 8004994:	4903      	ldr	r1, [pc, #12]	@ (80049a4 <_sbrk+0x18>)
 8004996:	6011      	str	r1, [r2, #0]
 8004998:	6810      	ldr	r0, [r2, #0]
 800499a:	4403      	add	r3, r0
 800499c:	6013      	str	r3, [r2, #0]
 800499e:	4770      	bx	lr
 80049a0:	20000904 	.word	0x20000904
 80049a4:	20000908 	.word	0x20000908

080049a8 <_init>:
 80049a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049aa:	bf00      	nop
 80049ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049ae:	bc08      	pop	{r3}
 80049b0:	469e      	mov	lr, r3
 80049b2:	4770      	bx	lr

080049b4 <_fini>:
 80049b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049b6:	bf00      	nop
 80049b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049ba:	bc08      	pop	{r3}
 80049bc:	469e      	mov	lr, r3
 80049be:	4770      	bx	lr
