//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_30
.address_size 64

	// .globl	convolutionKernel

.visible .entry convolutionKernel(
	.param .u64 convolutionKernel_param_0,
	.param .u64 convolutionKernel_param_1,
	.param .u64 convolutionKernel_param_2,
	.param .u32 convolutionKernel_param_3,
	.param .u32 convolutionKernel_param_4,
	.param .u32 convolutionKernel_param_5,
	.param .u32 convolutionKernel_param_6
)
{
	.reg .pred 	%p<61>;
	.reg .f32 	%f<47>;
	.reg .b32 	%r<132>;
	.reg .b64 	%rd<187>;


	ld.param.u64 	%rd14, [convolutionKernel_param_0];
	ld.param.u64 	%rd15, [convolutionKernel_param_1];
	ld.param.u64 	%rd16, [convolutionKernel_param_2];
	ld.param.u32 	%r12, [convolutionKernel_param_3];
	ld.param.u32 	%r13, [convolutionKernel_param_4];
	ld.param.u32 	%r14, [convolutionKernel_param_5];
	ld.param.u32 	%r15, [convolutionKernel_param_6];
	mov.u32 	%r16, %ctaid.x;
	mov.u32 	%r17, %ntid.x;
	mov.u32 	%r18, %tid.x;
	mad.lo.s32 	%r19, %r17, %r16, %r18;
	cvt.u64.u32	%rd17, %r19;
	mov.u32 	%r20, %ntid.y;
	mov.u32 	%r21, %ctaid.y;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r20, %r21, %r22;
	cvt.u64.u32	%rd18, %r23;
	cvt.s64.s32	%rd19, %r13;
	setp.ge.s64	%p1, %rd17, %rd19;
	cvt.s64.s32	%rd20, %r12;
	setp.ge.s64	%p2, %rd18, %rd20;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB0_27;

	cvta.to.global.u64 	%rd21, %rd16;
	mul.lo.s64 	%rd24, %rd17, %rd20;
	add.s64 	%rd26, %rd18, %rd24;
	shl.b64 	%rd27, %rd26, 2;
	add.s64 	%rd28, %rd21, %rd27;
	mov.u32 	%r127, 0;
	st.global.u32 	[%rd28], %r127;
	shr.u32 	%r33, %r15, 31;
	add.s32 	%r34, %r15, %r33;
	shr.s32 	%r1, %r34, 1;
	cvt.s64.s32	%rd29, %r1;
	add.s64 	%rd1, %rd29, %rd17;
	shr.u32 	%r35, %r14, 31;
	add.s32 	%r36, %r14, %r35;
	shr.s32 	%r2, %r36, 1;
	setp.lt.s32	%p4, %r15, 1;
	@%p4 bra 	BB0_27;

	mov.f32 	%f41, 0f00000000;

BB0_3:
	setp.lt.s32	%p5, %r14, 1;
	@%p5 bra 	BB0_26;

	and.b32  	%r45, %r14, 3;
	mov.u32 	%r128, 0;
	setp.eq.s32	%p6, %r45, 0;
	@%p6 bra 	BB0_15;

	setp.eq.s32	%p7, %r45, 1;
	@%p7 bra 	BB0_12;

	setp.eq.s32	%p8, %r45, 2;
	@%p8 bra 	BB0_9;

	cvt.s64.s32	%rd34, %r2;
	add.s64 	%rd35, %rd34, %rd18;
	setp.ge.s64	%p9, %rd35, %rd20;
	setp.lt.s64	%p10, %rd35, 0;
	cvt.s64.s32	%rd36, %r127;
	sub.s64 	%rd37, %rd1, %rd36;
	setp.lt.s64	%p11, %rd37, 0;
	setp.ge.s64	%p12, %rd37, %rd19;
	or.pred  	%p13, %p11, %p12;
	or.pred  	%p14, %p13, %p10;
	mov.u32 	%r128, 1;
	or.pred  	%p15, %p14, %p9;
	@%p15 bra 	BB0_9;

	cvta.to.global.u64 	%rd39, %rd14;
	mul.lo.s64 	%rd43, %rd37, %rd20;
	add.s64 	%rd47, %rd43, %rd35;
	shl.b64 	%rd48, %rd47, 2;
	add.s64 	%rd49, %rd39, %rd48;
	mul.lo.s32 	%r56, %r127, %r14;
	cvta.to.global.u64 	%rd50, %rd15;
	mul.wide.s32 	%rd51, %r56, 4;
	add.s64 	%rd52, %rd50, %rd51;
	ld.global.f32 	%f21, [%rd52];
	ld.global.f32 	%f22, [%rd49];
	fma.rn.f32 	%f41, %f22, %f21, %f41;
	st.global.f32 	[%rd28], %f41;

BB0_9:
	cvt.s64.s32	%rd60, %r2;
	add.s64 	%rd61, %rd60, %rd18;
	cvt.u64.u32	%rd3, %r128;
	sub.s64 	%rd62, %rd61, %rd3;
	setp.lt.s64	%p16, %rd62, 0;
	cvt.s64.s32	%rd63, %r127;
	sub.s64 	%rd64, %rd1, %rd63;
	setp.lt.s64	%p17, %rd64, 0;
	setp.ge.s64	%p18, %rd64, %rd19;
	or.pred  	%p19, %p17, %p18;
	or.pred  	%p20, %p19, %p16;
	setp.ge.s64	%p21, %rd62, %rd20;
	or.pred  	%p22, %p20, %p21;
	@%p22 bra 	BB0_11;

	mul.lo.s64 	%rd70, %rd64, %rd20;
	add.s64 	%rd74, %rd70, %rd61;
	sub.s64 	%rd75, %rd74, %rd3;
	cvta.to.global.u64 	%rd76, %rd14;
	shl.b64 	%rd77, %rd75, 2;
	add.s64 	%rd78, %rd76, %rd77;
	mad.lo.s32 	%r69, %r127, %r14, %r128;
	cvta.to.global.u64 	%rd79, %rd15;
	mul.wide.s32 	%rd80, %r69, 4;
	add.s64 	%rd81, %rd79, %rd80;
	ld.global.f32 	%f23, [%rd81];
	ld.global.f32 	%f24, [%rd78];
	fma.rn.f32 	%f41, %f24, %f23, %f41;
	st.global.f32 	[%rd28], %f41;

BB0_11:
	cvt.u32.u64	%r74, %rd3;
	add.s32 	%r128, %r74, 1;

BB0_12:
	cvt.s64.s32	%rd89, %r2;
	add.s64 	%rd90, %rd89, %rd18;
	cvt.s64.s32	%rd4, %r128;
	sub.s64 	%rd91, %rd90, %rd4;
	setp.lt.s64	%p23, %rd91, 0;
	cvt.s64.s32	%rd92, %r127;
	sub.s64 	%rd93, %rd1, %rd92;
	setp.lt.s64	%p24, %rd93, 0;
	setp.ge.s64	%p25, %rd93, %rd19;
	or.pred  	%p26, %p24, %p25;
	or.pred  	%p27, %p26, %p23;
	setp.ge.s64	%p28, %rd91, %rd20;
	or.pred  	%p29, %p27, %p28;
	@%p29 bra 	BB0_14;

	mul.lo.s64 	%rd99, %rd93, %rd20;
	add.s64 	%rd103, %rd99, %rd90;
	sub.s64 	%rd104, %rd103, %rd4;
	cvta.to.global.u64 	%rd105, %rd14;
	shl.b64 	%rd106, %rd104, 2;
	add.s64 	%rd107, %rd105, %rd106;
	mad.lo.s32 	%r83, %r127, %r14, %r128;
	cvta.to.global.u64 	%rd108, %rd15;
	mul.wide.s32 	%rd109, %r83, 4;
	add.s64 	%rd110, %rd108, %rd109;
	ld.global.f32 	%f25, [%rd110];
	ld.global.f32 	%f26, [%rd107];
	fma.rn.f32 	%f41, %f26, %f25, %f41;
	st.global.f32 	[%rd28], %f41;

BB0_14:
	cvt.u32.u64	%r88, %rd4;
	add.s32 	%r128, %r88, 1;

BB0_15:
	setp.lt.u32	%p30, %r14, 4;
	@%p30 bra 	BB0_26;

	mad.lo.s32 	%r89, %r14, %r127, %r128;
	cvta.to.global.u64 	%rd117, %rd15;
	mul.wide.s32 	%rd118, %r89, 4;
	add.s64 	%rd186, %rd117, %rd118;
	cvt.s64.s32	%rd119, %r127;
	sub.s64 	%rd120, %rd1, %rd119;
	mul.lo.s64 	%rd122, %rd20, %rd120;
	sub.s32 	%r90, %r2, %r128;
	cvt.s64.s32	%rd123, %r90;
	add.s64 	%rd124, %rd122, %rd123;
	cvta.to.global.u64 	%rd126, %rd14;
	mul.wide.u32 	%rd127, %r23, 4;
	add.s64 	%rd128, %rd126, %rd127;
	shl.b64 	%rd129, %rd124, 2;
	add.s64 	%rd185, %rd128, %rd129;
	cvt.s64.s32	%rd130, %r2;
	add.s64 	%rd131, %rd130, %rd18;
	cvt.s64.s32	%rd132, %r128;
	sub.s64 	%rd184, %rd131, %rd132;

BB0_17:
	setp.lt.s64	%p31, %rd120, 0;
	setp.ge.s64	%p32, %rd120, %rd19;
	or.pred  	%p33, %p31, %p32;
	setp.lt.s64	%p34, %rd184, 0;
	or.pred  	%p35, %p33, %p34;
	setp.ge.s64	%p36, %rd184, %rd20;
	or.pred  	%p37, %p35, %p36;
	@%p37 bra 	BB0_19;

	ld.global.f32 	%f27, [%rd185];
	ld.global.f32 	%f28, [%rd186];
	fma.rn.f32 	%f41, %f27, %f28, %f41;
	st.global.f32 	[%rd28], %f41;

BB0_19:
	add.s64 	%rd145, %rd184, -1;
	setp.lt.s64	%p38, %rd145, 0;
	or.pred  	%p42, %p33, %p38;
	setp.ge.s64	%p43, %rd145, %rd20;
	or.pred  	%p44, %p42, %p43;
	@%p44 bra 	BB0_21;

	ld.global.f32 	%f29, [%rd186+4];
	ld.global.f32 	%f30, [%rd185+-4];
	fma.rn.f32 	%f41, %f30, %f29, %f41;
	st.global.f32 	[%rd28], %f41;

BB0_21:
	add.s64 	%rd158, %rd184, -2;
	setp.lt.s64	%p45, %rd158, 0;
	or.pred  	%p49, %p33, %p45;
	setp.ge.s64	%p50, %rd158, %rd20;
	or.pred  	%p51, %p49, %p50;
	@%p51 bra 	BB0_23;

	ld.global.f32 	%f31, [%rd186+8];
	ld.global.f32 	%f32, [%rd185+-8];
	fma.rn.f32 	%f41, %f32, %f31, %f41;
	st.global.f32 	[%rd28], %f41;

BB0_23:
	add.s64 	%rd171, %rd184, -3;
	setp.lt.s64	%p52, %rd171, 0;
	or.pred  	%p56, %p33, %p52;
	setp.ge.s64	%p57, %rd171, %rd20;
	or.pred  	%p58, %p56, %p57;
	@%p58 bra 	BB0_25;

	ld.global.f32 	%f33, [%rd186+12];
	ld.global.f32 	%f34, [%rd185+-12];
	fma.rn.f32 	%f41, %f34, %f33, %f41;
	st.global.f32 	[%rd28], %f41;

BB0_25:
	add.s64 	%rd186, %rd186, 16;
	add.s64 	%rd184, %rd184, -4;
	add.s32 	%r128, %r128, 4;
	setp.lt.s32	%p59, %r128, %r14;
	add.s64 	%rd185, %rd185, -16;
	@%p59 bra 	BB0_17;

BB0_26:
	add.s32 	%r127, %r127, 1;
	setp.lt.s32	%p60, %r127, %r15;
	@%p60 bra 	BB0_3;

BB0_27:
	ret;
}


