#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri May 26 14:59:55 2023
# Process ID: 14948
# Current directory: C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13568 C:\Users\lifei\Desktop\FPGA\ss\SPWM1\PWM\PWM.xpr
# Log file: C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/vivado.log
# Journal file: C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lifei/Desktop/FPGA/sin.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/BYSYS/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
generate_target all [get_files C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.srcs/sources_1/ip/rom_sin/rom_sin.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_sin'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_sin'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'd:/BYSYS/Vivado/2019.1/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'rom_sin'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'rom_sin'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/BYSYS/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'gen_PWMTB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.sim/sim_1/behav/xsim/sin.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.sim/sim_1/behav/xsim/sin.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gen_PWMTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.srcs/sources_1/ip/rom_sin/rom_sin_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sin
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_3
INFO: [VRFC 10-311] analyzing module rom_sin_blk_mem_gen_v8_4_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.srcs/sources_1/new/DDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.srcs/sources_1/new/PWM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.srcs/sources_1/new/SPWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.srcs/sources_1/new/pwm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.srcs/sim_1/new/gen_PWMTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_PWMTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.sim/sim_1/behav/xsim'
"xelab -wto a10874853dee4b59ba30e1d3171ddd64 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot gen_PWMTB_behav xil_defaultlib.gen_PWMTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/BYSYS/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a10874853dee4b59ba30e1d3171ddd64 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot gen_PWMTB_behav xil_defaultlib.gen_PWMTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'xclock' [C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.srcs/sources_1/new/PWM1.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fclock' [C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.srcs/sources_1/new/PWM1.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wave' [C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.srcs/sources_1/new/SPWM.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fclock' [C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.srcs/sources_1/new/PWM1.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fclock' [C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.srcs/sources_1/new/PWM1.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pwm_gen
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.rom_sin_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.rom_sin_blk_mem_gen_prim_width
Compiling module xil_defaultlib.rom_sin_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.rom_sin_blk_mem_gen_top
Compiling module xil_defaultlib.rom_sin_blk_mem_gen_v8_4_3_synth
Compiling module xil_defaultlib.rom_sin_blk_mem_gen_v8_4_3
Compiling module xil_defaultlib.rom_sin
Compiling module xil_defaultlib.DDS
Compiling module xil_defaultlib.SPWM
Compiling module xil_defaultlib.PWM1
Compiling module xil_defaultlib.gen_PWMTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot gen_PWMTB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.sim/sim_1/behav/xsim/xsim.dir/gen_PWMTB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.sim/sim_1/behav/xsim/xsim.dir/gen_PWMTB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 26 15:51:58 2023. For additional details about this file, please refer to the WebTalk help file at D:/BYSYS/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 26 15:51:58 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 882.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lifei/Desktop/FPGA/ss/SPWM1/PWM/PWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gen_PWMTB_behav -key {Behavioral:sim_1:Functional:gen_PWMTB} -tclbatch {gen_PWMTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source gen_PWMTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gen_PWMTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 916.027 ; gain = 33.770
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 918.301 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 26 16:07:37 2023...
