{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597802890820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597802890825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 19 10:08:10 2020 " "Processing started: Wed Aug 19 10:08:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597802890825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597802890825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off idu_top -c idu_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off idu_top -c idu_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597802890825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597802891200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597802891200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/idu/id_reg/id_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/idu/id_reg/id_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_reg " "Found entity 1: id_reg" {  } { { "../id_reg/id_reg.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg/id_reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597802899042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597802899042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/idu/decoder/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/idu/decoder/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../decoder/decoder.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder/decoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597802899050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597802899050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file idu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 idu_top " "Found entity 1: idu_top" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597802899052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597802899052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_en idu_top.v(123) " "Verilog HDL Implicit Net warning at idu_top.v(123): created implicit net for \"ex_en\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597802899054 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_op idu_top.v(137) " "Verilog HDL Implicit Net warning at idu_top.v(137): created implicit net for \"alu_op\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597802899054 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_in_0 idu_top.v(138) " "Verilog HDL Implicit Net warning at idu_top.v(138): created implicit net for \"alu_in_0\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597802899054 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_in_1 idu_top.v(139) " "Verilog HDL Implicit Net warning at idu_top.v(139): created implicit net for \"alu_in_1\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597802899054 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "br_flag idu_top.v(142) " "Verilog HDL Implicit Net warning at idu_top.v(142): created implicit net for \"br_flag\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597802899054 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_op idu_top.v(143) " "Verilog HDL Implicit Net warning at idu_top.v(143): created implicit net for \"mem_op\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597802899054 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_wr_data idu_top.v(144) " "Verilog HDL Implicit Net warning at idu_top.v(144): created implicit net for \"mem_wr_data\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597802899054 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_op idu_top.v(145) " "Verilog HDL Implicit Net warning at idu_top.v(145): created implicit net for \"ctrl_op\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597802899054 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dst_addr idu_top.v(146) " "Verilog HDL Implicit Net warning at idu_top.v(146): created implicit net for \"dst_addr\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597802899054 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gpr_we_ idu_top.v(147) " "Verilog HDL Implicit Net warning at idu_top.v(147): created implicit net for \"gpr_we_\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597802899054 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "exp_code idu_top.v(148) " "Verilog HDL Implicit Net warning at idu_top.v(148): created implicit net for \"exp_code\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597802899054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "idu_top " "Elaborating entity \"idu_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597802899102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decode_0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decode_0\"" {  } { { "idu_top.v" "decode_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597802899114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_reg id_reg:id_reg_0 " "Elaborating entity \"id_reg\" for hierarchy \"id_reg:id_reg_0\"" {  } { { "idu_top.v" "id_reg_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597802899130 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1597802899642 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../id_reg/id_reg.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg/id_reg.v" 80 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1597802899668 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1597802899668 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_op\[1\] GND " "Pin \"id_alu_op\[1\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_op[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_op\[2\] GND " "Pin \"id_alu_op\[2\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_op[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_op\[3\] GND " "Pin \"id_alu_op\[3\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_op[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[1\] GND " "Pin \"id_alu_in_0\[1\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[2\] GND " "Pin \"id_alu_in_0\[2\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[3\] GND " "Pin \"id_alu_in_0\[3\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[4\] GND " "Pin \"id_alu_in_0\[4\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[5\] GND " "Pin \"id_alu_in_0\[5\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[6\] GND " "Pin \"id_alu_in_0\[6\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[7\] GND " "Pin \"id_alu_in_0\[7\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[8\] GND " "Pin \"id_alu_in_0\[8\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[9\] GND " "Pin \"id_alu_in_0\[9\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[10\] GND " "Pin \"id_alu_in_0\[10\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[11\] GND " "Pin \"id_alu_in_0\[11\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[12\] GND " "Pin \"id_alu_in_0\[12\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[13\] GND " "Pin \"id_alu_in_0\[13\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[14\] GND " "Pin \"id_alu_in_0\[14\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[15\] GND " "Pin \"id_alu_in_0\[15\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[16\] GND " "Pin \"id_alu_in_0\[16\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[17\] GND " "Pin \"id_alu_in_0\[17\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[18\] GND " "Pin \"id_alu_in_0\[18\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[19\] GND " "Pin \"id_alu_in_0\[19\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[20\] GND " "Pin \"id_alu_in_0\[20\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[21\] GND " "Pin \"id_alu_in_0\[21\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[22\] GND " "Pin \"id_alu_in_0\[22\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[23\] GND " "Pin \"id_alu_in_0\[23\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[24\] GND " "Pin \"id_alu_in_0\[24\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[25\] GND " "Pin \"id_alu_in_0\[25\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[26\] GND " "Pin \"id_alu_in_0\[26\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[27\] GND " "Pin \"id_alu_in_0\[27\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[28\] GND " "Pin \"id_alu_in_0\[28\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[29\] GND " "Pin \"id_alu_in_0\[29\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[30\] GND " "Pin \"id_alu_in_0\[30\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_0\[31\] GND " "Pin \"id_alu_in_0\[31\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_0[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[1\] GND " "Pin \"id_alu_in_1\[1\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[2\] GND " "Pin \"id_alu_in_1\[2\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[3\] GND " "Pin \"id_alu_in_1\[3\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[4\] GND " "Pin \"id_alu_in_1\[4\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[5\] GND " "Pin \"id_alu_in_1\[5\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[6\] GND " "Pin \"id_alu_in_1\[6\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[7\] GND " "Pin \"id_alu_in_1\[7\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[8\] GND " "Pin \"id_alu_in_1\[8\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[9\] GND " "Pin \"id_alu_in_1\[9\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[10\] GND " "Pin \"id_alu_in_1\[10\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[11\] GND " "Pin \"id_alu_in_1\[11\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[12\] GND " "Pin \"id_alu_in_1\[12\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[13\] GND " "Pin \"id_alu_in_1\[13\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[14\] GND " "Pin \"id_alu_in_1\[14\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[15\] GND " "Pin \"id_alu_in_1\[15\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[16\] GND " "Pin \"id_alu_in_1\[16\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[17\] GND " "Pin \"id_alu_in_1\[17\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[18\] GND " "Pin \"id_alu_in_1\[18\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[19\] GND " "Pin \"id_alu_in_1\[19\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[20\] GND " "Pin \"id_alu_in_1\[20\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[21\] GND " "Pin \"id_alu_in_1\[21\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[22\] GND " "Pin \"id_alu_in_1\[22\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[23\] GND " "Pin \"id_alu_in_1\[23\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[24\] GND " "Pin \"id_alu_in_1\[24\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[25\] GND " "Pin \"id_alu_in_1\[25\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[26\] GND " "Pin \"id_alu_in_1\[26\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[27\] GND " "Pin \"id_alu_in_1\[27\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[28\] GND " "Pin \"id_alu_in_1\[28\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[29\] GND " "Pin \"id_alu_in_1\[29\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[30\] GND " "Pin \"id_alu_in_1\[30\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_alu_in_1\[31\] GND " "Pin \"id_alu_in_1\[31\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_alu_in_1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_op\[1\] GND " "Pin \"id_mem_op\[1\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_op[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[1\] GND " "Pin \"id_mem_wr_data\[1\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[2\] GND " "Pin \"id_mem_wr_data\[2\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[3\] GND " "Pin \"id_mem_wr_data\[3\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[4\] GND " "Pin \"id_mem_wr_data\[4\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[5\] GND " "Pin \"id_mem_wr_data\[5\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[6\] GND " "Pin \"id_mem_wr_data\[6\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[7\] GND " "Pin \"id_mem_wr_data\[7\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[8\] GND " "Pin \"id_mem_wr_data\[8\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[9\] GND " "Pin \"id_mem_wr_data\[9\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[10\] GND " "Pin \"id_mem_wr_data\[10\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[11\] GND " "Pin \"id_mem_wr_data\[11\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[12\] GND " "Pin \"id_mem_wr_data\[12\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[13\] GND " "Pin \"id_mem_wr_data\[13\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[14\] GND " "Pin \"id_mem_wr_data\[14\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[15\] GND " "Pin \"id_mem_wr_data\[15\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[16\] GND " "Pin \"id_mem_wr_data\[16\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[17\] GND " "Pin \"id_mem_wr_data\[17\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[18\] GND " "Pin \"id_mem_wr_data\[18\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[19\] GND " "Pin \"id_mem_wr_data\[19\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[20\] GND " "Pin \"id_mem_wr_data\[20\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[21\] GND " "Pin \"id_mem_wr_data\[21\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[22\] GND " "Pin \"id_mem_wr_data\[22\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[23\] GND " "Pin \"id_mem_wr_data\[23\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[24\] GND " "Pin \"id_mem_wr_data\[24\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[25\] GND " "Pin \"id_mem_wr_data\[25\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[26\] GND " "Pin \"id_mem_wr_data\[26\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[27\] GND " "Pin \"id_mem_wr_data\[27\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[28\] GND " "Pin \"id_mem_wr_data\[28\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[29\] GND " "Pin \"id_mem_wr_data\[29\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[30\] GND " "Pin \"id_mem_wr_data\[30\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_mem_wr_data\[31\] GND " "Pin \"id_mem_wr_data\[31\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_mem_wr_data[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_ctrl_op\[1\] GND " "Pin \"id_ctrl_op\[1\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_ctrl_op[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_dst_addr\[1\] GND " "Pin \"id_dst_addr\[1\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_dst_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_dst_addr\[2\] GND " "Pin \"id_dst_addr\[2\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_dst_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_dst_addr\[3\] GND " "Pin \"id_dst_addr\[3\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_dst_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_dst_addr\[4\] GND " "Pin \"id_dst_addr\[4\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_dst_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_exp_code\[1\] GND " "Pin \"id_exp_code\[1\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_exp_code[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_exp_code\[2\] GND " "Pin \"id_exp_code\[2\]\" is stuck at GND" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597802899735 "|idu_top|id_exp_code[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1597802899735 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1597802899798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1597802900505 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597802900505 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "83 " "Design contains 83 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[0\] " "No output dependent on input pin \"mem_fwd_data\[0\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[1\] " "No output dependent on input pin \"mem_fwd_data\[1\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[2\] " "No output dependent on input pin \"mem_fwd_data\[2\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[3\] " "No output dependent on input pin \"mem_fwd_data\[3\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[4\] " "No output dependent on input pin \"mem_fwd_data\[4\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[5\] " "No output dependent on input pin \"mem_fwd_data\[5\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[6\] " "No output dependent on input pin \"mem_fwd_data\[6\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[7\] " "No output dependent on input pin \"mem_fwd_data\[7\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[8\] " "No output dependent on input pin \"mem_fwd_data\[8\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[9\] " "No output dependent on input pin \"mem_fwd_data\[9\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[10\] " "No output dependent on input pin \"mem_fwd_data\[10\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[11\] " "No output dependent on input pin \"mem_fwd_data\[11\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[12\] " "No output dependent on input pin \"mem_fwd_data\[12\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[13\] " "No output dependent on input pin \"mem_fwd_data\[13\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[14\] " "No output dependent on input pin \"mem_fwd_data\[14\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[15\] " "No output dependent on input pin \"mem_fwd_data\[15\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[16\] " "No output dependent on input pin \"mem_fwd_data\[16\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[17\] " "No output dependent on input pin \"mem_fwd_data\[17\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[18\] " "No output dependent on input pin \"mem_fwd_data\[18\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[19\] " "No output dependent on input pin \"mem_fwd_data\[19\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[20\] " "No output dependent on input pin \"mem_fwd_data\[20\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[21\] " "No output dependent on input pin \"mem_fwd_data\[21\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[22\] " "No output dependent on input pin \"mem_fwd_data\[22\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[23\] " "No output dependent on input pin \"mem_fwd_data\[23\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[24\] " "No output dependent on input pin \"mem_fwd_data\[24\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[25\] " "No output dependent on input pin \"mem_fwd_data\[25\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[26\] " "No output dependent on input pin \"mem_fwd_data\[26\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[27\] " "No output dependent on input pin \"mem_fwd_data\[27\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[28\] " "No output dependent on input pin \"mem_fwd_data\[28\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[29\] " "No output dependent on input pin \"mem_fwd_data\[29\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[30\] " "No output dependent on input pin \"mem_fwd_data\[30\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_fwd_data\[31\] " "No output dependent on input pin \"mem_fwd_data\[31\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|mem_fwd_data[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ex_gpr_we_ " "No output dependent on input pin \"ex_gpr_we_\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|ex_gpr_we_"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ex_dst_addr\[0\] " "No output dependent on input pin \"ex_dst_addr\[0\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|ex_dst_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ex_dst_addr\[1\] " "No output dependent on input pin \"ex_dst_addr\[1\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|ex_dst_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ex_dst_addr\[2\] " "No output dependent on input pin \"ex_dst_addr\[2\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|ex_dst_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ex_dst_addr\[3\] " "No output dependent on input pin \"ex_dst_addr\[3\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|ex_dst_addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ex_dst_addr\[4\] " "No output dependent on input pin \"ex_dst_addr\[4\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|ex_dst_addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[1\] " "No output dependent on input pin \"creg_rd_data\[1\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[2\] " "No output dependent on input pin \"creg_rd_data\[2\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[3\] " "No output dependent on input pin \"creg_rd_data\[3\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[4\] " "No output dependent on input pin \"creg_rd_data\[4\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[5\] " "No output dependent on input pin \"creg_rd_data\[5\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[6\] " "No output dependent on input pin \"creg_rd_data\[6\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[7\] " "No output dependent on input pin \"creg_rd_data\[7\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[8\] " "No output dependent on input pin \"creg_rd_data\[8\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[9\] " "No output dependent on input pin \"creg_rd_data\[9\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[10\] " "No output dependent on input pin \"creg_rd_data\[10\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[11\] " "No output dependent on input pin \"creg_rd_data\[11\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[12\] " "No output dependent on input pin \"creg_rd_data\[12\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[13\] " "No output dependent on input pin \"creg_rd_data\[13\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[14\] " "No output dependent on input pin \"creg_rd_data\[14\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[15\] " "No output dependent on input pin \"creg_rd_data\[15\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[16\] " "No output dependent on input pin \"creg_rd_data\[16\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[17\] " "No output dependent on input pin \"creg_rd_data\[17\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[18\] " "No output dependent on input pin \"creg_rd_data\[18\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[19\] " "No output dependent on input pin \"creg_rd_data\[19\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[20\] " "No output dependent on input pin \"creg_rd_data\[20\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[21\] " "No output dependent on input pin \"creg_rd_data\[21\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[22\] " "No output dependent on input pin \"creg_rd_data\[22\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[23\] " "No output dependent on input pin \"creg_rd_data\[23\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[24\] " "No output dependent on input pin \"creg_rd_data\[24\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[25\] " "No output dependent on input pin \"creg_rd_data\[25\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[26\] " "No output dependent on input pin \"creg_rd_data\[26\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[27\] " "No output dependent on input pin \"creg_rd_data\[27\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[28\] " "No output dependent on input pin \"creg_rd_data\[28\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[29\] " "No output dependent on input pin \"creg_rd_data\[29\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[30\] " "No output dependent on input pin \"creg_rd_data\[30\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "creg_rd_data\[31\] " "No output dependent on input pin \"creg_rd_data\[31\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|creg_rd_data[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_insn\[1\] " "No output dependent on input pin \"if_insn\[1\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|if_insn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_insn\[2\] " "No output dependent on input pin \"if_insn\[2\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|if_insn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_insn\[3\] " "No output dependent on input pin \"if_insn\[3\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|if_insn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_insn\[4\] " "No output dependent on input pin \"if_insn\[4\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|if_insn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_insn\[5\] " "No output dependent on input pin \"if_insn\[5\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|if_insn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_insn\[6\] " "No output dependent on input pin \"if_insn\[6\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|if_insn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_insn\[7\] " "No output dependent on input pin \"if_insn\[7\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|if_insn[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_insn\[8\] " "No output dependent on input pin \"if_insn\[8\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|if_insn[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_insn\[9\] " "No output dependent on input pin \"if_insn\[9\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|if_insn[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_insn\[10\] " "No output dependent on input pin \"if_insn\[10\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|if_insn[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_insn\[12\] " "No output dependent on input pin \"if_insn\[12\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|if_insn[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_insn\[13\] " "No output dependent on input pin \"if_insn\[13\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|if_insn[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_insn\[14\] " "No output dependent on input pin \"if_insn\[14\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|if_insn[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "if_insn\[15\] " "No output dependent on input pin \"if_insn\[15\]\"" {  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597802900674 "|idu_top|if_insn[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1597802900674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "619 " "Implemented 619 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "234 " "Implemented 234 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1597802900677 ""} { "Info" "ICUT_CUT_TM_OPINS" "163 " "Implemented 163 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1597802900677 ""} { "Info" "ICUT_CUT_TM_LCELLS" "222 " "Implemented 222 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1597802900677 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1597802900677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 202 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 202 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597802900711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 19 10:08:20 2020 " "Processing ended: Wed Aug 19 10:08:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597802900711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597802900711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597802900711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597802900711 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1597802902114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597802902119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 19 10:08:21 2020 " "Processing started: Wed Aug 19 10:08:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597802902119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1597802902119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off idu_top -c idu_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off idu_top -c idu_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1597802902120 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1597802902952 ""}
{ "Info" "0" "" "Project  = idu_top" {  } {  } 0 0 "Project  = idu_top" 0 0 "Fitter" 0 0 1597802902953 ""}
{ "Info" "0" "" "Revision = idu_top" {  } {  } 0 0 "Revision = idu_top" 0 0 "Fitter" 0 0 1597802902953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1597802903035 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1597802903035 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "idu_top EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"idu_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1597802903077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1597802903123 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1597802903123 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1597802903315 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1597802903538 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1597802903538 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1597802903538 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1597802903538 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1597802903538 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1597802903538 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 1247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1597802903559 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 1249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1597802903559 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 1251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1597802903559 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 1253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1597802903559 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 1255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1597802903559 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1597802903559 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1597802903567 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "397 397 " "No exact pin location assignment(s) for 397 pins of 397 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1597802903933 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "idu_top.sdc " "Synopsys Design Constraints File file not found: 'idu_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1597802904246 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1597802904247 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1597802904251 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1597802904251 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1597802904251 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1597802904295 ""}  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 1207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1597802904295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1597802904295 ""}  } { { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 1208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1597802904295 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1597802904557 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1597802904558 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1597802904558 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1597802904559 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1597802904561 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1597802904562 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1597802904562 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1597802904563 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1597802904576 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1597802904576 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1597802904576 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "395 unused 2.5V 232 163 0 " "Number of I/O pins in group: 395 (unused VREF, 2.5V VCCIO, 232 input, 163 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1597802904583 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1597802904583 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1597802904583 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597802904584 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 46 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597802904584 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597802904584 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597802904584 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 45 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597802904584 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597802904584 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597802904584 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597802904584 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1597802904584 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1597802904584 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "I/O bank details after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597802904586 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 46 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597802904586 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597802904586 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597802904586 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 45 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597802904586 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597802904586 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597802904586 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1597802904586 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1597802904586 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1597802904586 ""}
{ "Error" "EFSAC_FSAC_IOSTD_CAPACITY_FAIL" "395 2.5 V 337 " "Can't place 395 pins with 2.5 V I/O standard because Fitter has only 337 such free pins available for general purpose I/O placement" {  } {  } 0 176205 "Can't place %1!d! pins with %2!s! I/O standard because Fitter has only %3!d! such free pins available for general purpose I/O placement" 0 0 "Fitter" 0 -1 1597802904586 ""}
{ "Error" "EFSAC_FSAC_FAIL_TO_PLACE_PIN" "" "Can't place pins due to device constraints" {  } {  } 0 176204 "Can't place pins due to device constraints" 0 0 "Fitter" 0 -1 1597802904586 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597802904586 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1597802904883 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "104 " "Following 104 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_op\[1\] GND " "Pin id_alu_op\[1\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_op[1] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_op\[2\] GND " "Pin id_alu_op\[2\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_op[2] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_op\[3\] GND " "Pin id_alu_op\[3\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_op[3] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[1\] GND " "Pin id_alu_in_0\[1\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[1] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[2\] GND " "Pin id_alu_in_0\[2\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[2] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[3\] GND " "Pin id_alu_in_0\[3\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[3] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[4\] GND " "Pin id_alu_in_0\[4\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[4] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[5\] GND " "Pin id_alu_in_0\[5\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[5] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[6\] GND " "Pin id_alu_in_0\[6\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[6] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[7\] GND " "Pin id_alu_in_0\[7\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[7] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[8\] GND " "Pin id_alu_in_0\[8\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[8] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[9\] GND " "Pin id_alu_in_0\[9\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[9] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[10\] GND " "Pin id_alu_in_0\[10\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[10] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[11\] GND " "Pin id_alu_in_0\[11\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[11] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[12\] GND " "Pin id_alu_in_0\[12\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[12] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[13\] GND " "Pin id_alu_in_0\[13\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[13] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[14\] GND " "Pin id_alu_in_0\[14\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[14] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[15\] GND " "Pin id_alu_in_0\[15\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[15] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[16\] GND " "Pin id_alu_in_0\[16\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[16] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[17\] GND " "Pin id_alu_in_0\[17\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[17] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[18\] GND " "Pin id_alu_in_0\[18\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[18] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[19\] GND " "Pin id_alu_in_0\[19\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[19] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[20\] GND " "Pin id_alu_in_0\[20\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[20] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[21\] GND " "Pin id_alu_in_0\[21\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[21] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[22\] GND " "Pin id_alu_in_0\[22\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[22] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[23\] GND " "Pin id_alu_in_0\[23\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[23] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[24\] GND " "Pin id_alu_in_0\[24\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[24] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[25\] GND " "Pin id_alu_in_0\[25\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[25] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[26\] GND " "Pin id_alu_in_0\[26\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[26] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[27\] GND " "Pin id_alu_in_0\[27\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[27] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[28\] GND " "Pin id_alu_in_0\[28\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[28] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[29\] GND " "Pin id_alu_in_0\[29\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[29] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[30\] GND " "Pin id_alu_in_0\[30\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[30] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_0\[31\] GND " "Pin id_alu_in_0\[31\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_0[31] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[1\] GND " "Pin id_alu_in_1\[1\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[1] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[2\] GND " "Pin id_alu_in_1\[2\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[2] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[3\] GND " "Pin id_alu_in_1\[3\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[3] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[4\] GND " "Pin id_alu_in_1\[4\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[4] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[5\] GND " "Pin id_alu_in_1\[5\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[5] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[6\] GND " "Pin id_alu_in_1\[6\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[6] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[7\] GND " "Pin id_alu_in_1\[7\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[7] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[8\] GND " "Pin id_alu_in_1\[8\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[8] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[9\] GND " "Pin id_alu_in_1\[9\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[9] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[10\] GND " "Pin id_alu_in_1\[10\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[10] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[11\] GND " "Pin id_alu_in_1\[11\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[11] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[12\] GND " "Pin id_alu_in_1\[12\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[12] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[13\] GND " "Pin id_alu_in_1\[13\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[13] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[14\] GND " "Pin id_alu_in_1\[14\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[14] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[15\] GND " "Pin id_alu_in_1\[15\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[15] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[16\] GND " "Pin id_alu_in_1\[16\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[16] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[17\] GND " "Pin id_alu_in_1\[17\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[17] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[18\] GND " "Pin id_alu_in_1\[18\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[18] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[19\] GND " "Pin id_alu_in_1\[19\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[19] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[20\] GND " "Pin id_alu_in_1\[20\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[20] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[21\] GND " "Pin id_alu_in_1\[21\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[21] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[22\] GND " "Pin id_alu_in_1\[22\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[22] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[23\] GND " "Pin id_alu_in_1\[23\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[23] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[24\] GND " "Pin id_alu_in_1\[24\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[24] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[25\] GND " "Pin id_alu_in_1\[25\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[25] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[26\] GND " "Pin id_alu_in_1\[26\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[26] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[27\] GND " "Pin id_alu_in_1\[27\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[27] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[28\] GND " "Pin id_alu_in_1\[28\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[28] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[29\] GND " "Pin id_alu_in_1\[29\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[29] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[30\] GND " "Pin id_alu_in_1\[30\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[30] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_alu_in_1\[31\] GND " "Pin id_alu_in_1\[31\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_alu_in_1[31] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_op\[1\] GND " "Pin id_mem_op\[1\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_op[1] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[1\] GND " "Pin id_mem_wr_data\[1\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[1] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[2\] GND " "Pin id_mem_wr_data\[2\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[2] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[3\] GND " "Pin id_mem_wr_data\[3\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[3] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[4\] GND " "Pin id_mem_wr_data\[4\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[4] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[5\] GND " "Pin id_mem_wr_data\[5\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[5] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[6\] GND " "Pin id_mem_wr_data\[6\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[6] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[7\] GND " "Pin id_mem_wr_data\[7\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[7] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[8\] GND " "Pin id_mem_wr_data\[8\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[8] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[9\] GND " "Pin id_mem_wr_data\[9\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[9] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[10\] GND " "Pin id_mem_wr_data\[10\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[10] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[11\] GND " "Pin id_mem_wr_data\[11\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[11] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[12\] GND " "Pin id_mem_wr_data\[12\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[12] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[13\] GND " "Pin id_mem_wr_data\[13\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[13] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[14\] GND " "Pin id_mem_wr_data\[14\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[14] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[15\] GND " "Pin id_mem_wr_data\[15\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[15] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[16\] GND " "Pin id_mem_wr_data\[16\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[16] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[17\] GND " "Pin id_mem_wr_data\[17\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[17] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[18\] GND " "Pin id_mem_wr_data\[18\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[18] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[19\] GND " "Pin id_mem_wr_data\[19\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[19] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[20\] GND " "Pin id_mem_wr_data\[20\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[20] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[21\] GND " "Pin id_mem_wr_data\[21\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[21] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[22\] GND " "Pin id_mem_wr_data\[22\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[22] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[23\] GND " "Pin id_mem_wr_data\[23\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[23] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[24\] GND " "Pin id_mem_wr_data\[24\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[24] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[25\] GND " "Pin id_mem_wr_data\[25\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[25] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[26\] GND " "Pin id_mem_wr_data\[26\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[26] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[27\] GND " "Pin id_mem_wr_data\[27\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[27] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[28\] GND " "Pin id_mem_wr_data\[28\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[28] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[29\] GND " "Pin id_mem_wr_data\[29\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[29] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[30\] GND " "Pin id_mem_wr_data\[30\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[30] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_mem_wr_data\[31\] GND " "Pin id_mem_wr_data\[31\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_mem_wr_data[31] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_ctrl_op\[1\] GND " "Pin id_ctrl_op\[1\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_ctrl_op[1] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_dst_addr\[1\] GND " "Pin id_dst_addr\[1\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_dst_addr[1] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_dst_addr\[2\] GND " "Pin id_dst_addr\[2\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_dst_addr[2] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_dst_addr\[3\] GND " "Pin id_dst_addr\[3\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_dst_addr[3] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_dst_addr\[4\] GND " "Pin id_dst_addr\[4\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_dst_addr[4] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_exp_code\[1\] GND " "Pin id_exp_code\[1\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_exp_code[1] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "id_exp_code\[2\] GND " "Pin id_exp_code\[2\] has GND driving its datain port" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { id_exp_code[2] } } } { "idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1597802904887 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1597802904887 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/output_files/idu_top.fit.smsg " "Generated suppressed messages file E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/output_files/idu_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1597802905020 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5254 " "Peak virtual memory: 5254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597802905136 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 19 10:08:25 2020 " "Processing ended: Wed Aug 19 10:08:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597802905136 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597802905136 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597802905136 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1597802905136 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 207 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 207 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1597802905782 ""}
